
---------- Begin Simulation Statistics ----------
final_tick                               485077076500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  98746                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740100                       # Number of bytes of host memory used
host_op_rate                                    99074                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6211.97                       # Real time elapsed on the host
host_tick_rate                               78087530                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   613408595                       # Number of instructions simulated
sim_ops                                     615447381                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.485077                       # Number of seconds simulated
sim_ticks                                485077076500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.148970                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               77410265                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            89856286                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          6975413                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        121445446                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          11668721                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       11785487                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          116766                       # Number of indirect misses.
system.cpu0.branchPred.lookups              157364689                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1052454                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        509383                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          4828548                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 138977805                       # Number of branches committed
system.cpu0.commit.bw_lim_events             17028279                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1532331                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       61685257                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           561803515                       # Number of instructions committed
system.cpu0.commit.committedOps             562314178                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    875452711                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.642312                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.431423                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    609909922     69.67%     69.67% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    158906306     18.15%     87.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     34651004      3.96%     91.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     35107912      4.01%     95.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     12240488      1.40%     97.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4333640      0.50%     97.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1000376      0.11%     97.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2274784      0.26%     98.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     17028279      1.95%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    875452711                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11672334                       # Number of function calls committed.
system.cpu0.commit.int_insts                543441697                       # Number of committed integer instructions.
system.cpu0.commit.loads                    174758048                       # Number of loads committed
system.cpu0.commit.membars                    1019944                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1019950      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       311063497     55.32%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4137156      0.74%     56.24% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      175267423     31.17%     87.59% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      69808329     12.41%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        562314178                       # Class of committed instruction
system.cpu0.commit.refs                     245075780                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  561803515                       # Number of Instructions Simulated
system.cpu0.committedOps                    562314178                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.702889                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.702889                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             94570973                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2151507                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            75373637                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             636179671                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               345647500                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                438621019                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               4833417                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              8659658                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2537769                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  157364689                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                102211167                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    541165493                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2373209                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          117                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     657234512                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  20                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           73                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               13960582                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.164489                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         338064684                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          89078986                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.686989                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         886210678                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.743184                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.950741                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               428248338     48.32%     48.32% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               337110083     38.04%     86.36% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                62657340      7.07%     93.43% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                43829711      4.95%     98.38% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                10704340      1.21%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2120173      0.24%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  519682      0.06%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     462      0.00%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1020549      0.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           886210678                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      24                       # number of floating regfile writes
system.cpu0.idleCycles                       70478076                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             4936701                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               147029066                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.639741                       # Inst execution rate
system.cpu0.iew.exec_refs                   274850696                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  77303685                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               78087967                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            199704944                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1015452                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2328855                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            79279827                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          623986566                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            197547011                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3910988                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            612032652                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                527243                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              1817116                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               4833417                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              2915718                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        64638                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         9127915                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        30114                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         4989                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3527443                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     24946896                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      8962095                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          4989                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       821462                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4115239                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                271351053                       # num instructions consuming a value
system.cpu0.iew.wb_count                    605578625                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.837805                       # average fanout of values written-back
system.cpu0.iew.wb_producers                227339256                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.632994                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     605703731                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               745169030                       # number of integer regfile reads
system.cpu0.int_regfile_writes              386953834                       # number of integer regfile writes
system.cpu0.ipc                              0.587238                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.587238                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1020960      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            333188399     54.09%     54.26% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4213159      0.68%     54.94% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018061      0.17%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           199339514     32.36%     87.47% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           77163495     12.53%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             10      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             615943640                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     56                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                108                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           52                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                54                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     680044                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001104                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 106664     15.68%     15.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     1      0.00%     15.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     15.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     15.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     15.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     15.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     15.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     15.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     15.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     15.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     15.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     15.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     15.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     15.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     15.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     15.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     15.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     15.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     15.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     15.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     15.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     15.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     15.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     15.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     15.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     15.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     15.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     15.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     15.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     15.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     15.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     15.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     15.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     15.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     15.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     15.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     15.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     15.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     15.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     15.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     15.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     15.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     15.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                497814     73.20%     88.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                75561     11.11%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             615602668                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2118825369                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    605578573                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        685663237                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 620945319                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                615943640                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3041247                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       61672385                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            47475                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       1508916                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     18455506                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    886210678                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.695031                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.869107                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          457263227     51.60%     51.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          286689474     32.35%     83.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          104814337     11.83%     95.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           31240398      3.53%     99.30% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5583724      0.63%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             289755      0.03%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             229593      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              58291      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              41879      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      886210678                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.643829                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          9862354                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1821168                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           199704944                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           79279827                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1028                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                       956688754                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    13465401                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               84442844                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            357827353                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3160991                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               350285601                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               2875356                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                11358                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            770969165                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             632632765                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          405800393                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                436005166                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               4280549                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               4833417                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             10544139                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                47973036                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       770969121                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         99511                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              3157                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  7319903                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          3135                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1482411036                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1258762247                       # The number of ROB writes
system.cpu0.timesIdled                       11605866                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  995                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            77.817299                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4196834                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             5393189                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1095718                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7216981                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            136644                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         304404                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          167760                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8378096                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         8828                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        509162                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           648606                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4418856                       # Number of branches committed
system.cpu1.commit.bw_lim_events               436109                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1528203                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       12393020                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            19240919                       # Number of instructions committed
system.cpu1.commit.committedOps              19750299                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    109321220                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.180663                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.817299                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    100733494     92.14%     92.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      4357384      3.99%     96.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1526432      1.40%     97.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1350532      1.24%     98.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       326534      0.30%     99.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       117431      0.11%     99.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       406836      0.37%     99.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        66468      0.06%     99.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       436109      0.40%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    109321220                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              227322                       # Number of function calls committed.
system.cpu1.commit.int_insts                 18549865                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5319750                       # Number of loads committed
system.cpu1.commit.membars                    1018431                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1018431      5.16%      5.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        11643619     58.95%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5828912     29.51%     93.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1259199      6.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         19750299                       # Class of committed instruction
system.cpu1.commit.refs                       7088123                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   19240919                       # Number of Instructions Simulated
system.cpu1.committedOps                     19750299                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.847136                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.847136                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             86979917                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               451984                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             3735799                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              34895709                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 6814139                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 15815883                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                649013                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               467877                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1096951                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8378096                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  5913279                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    103486571                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                86543                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           36                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      40501576                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                 129                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                2192250                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.074469                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           6773042                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4333478                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.360000                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         111355903                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.378251                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.886853                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                86369610     77.56%     77.56% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                15311129     13.75%     91.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 5842975      5.25%     96.56% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2019391      1.81%     98.37% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  661224      0.59%     98.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  489617      0.44%     99.41% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  661727      0.59%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       9      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     221      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           111355903                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1148364                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              665788                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 5687434                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.204308                       # Inst execution rate
system.cpu1.iew.exec_refs                     7703411                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1862479                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               76738528                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              9023820                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1109709                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           517423                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             3127836                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           32136489                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              5840932                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           290733                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             22985490                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                446874                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1349113                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                649013                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2366393                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        12430                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          130607                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         5994                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          420                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          864                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3704070                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1359463                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           420                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       158753                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        507035                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 12732341                       # num instructions consuming a value
system.cpu1.iew.wb_count                     22763229                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.832497                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 10599633                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.202332                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      22769898                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                29055846                       # number of integer regfile reads
system.cpu1.int_regfile_writes               14836081                       # number of integer regfile writes
system.cpu1.ipc                              0.171024                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.171024                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1018623      4.38%      4.38% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             14472125     62.18%     66.55% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     66.55% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     66.55% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.55% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.55% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.55% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.55% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.55% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.55% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.55% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.55% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             6416753     27.57%     94.12% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1368577      5.88%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              23276223                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     527133                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.022647                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  75336     14.29%     14.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     14.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     14.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     14.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     14.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     14.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     14.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     14.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     14.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     14.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     14.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     14.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     14.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     14.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     14.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     14.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     14.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     14.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     14.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     14.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     14.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     14.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     14.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     14.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     14.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     14.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     14.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     14.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     14.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     14.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     14.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     14.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     14.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     14.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     14.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     14.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     14.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     14.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     14.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     14.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     14.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     14.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     14.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                411115     77.99%     92.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                40678      7.72%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              22784717                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         158455369                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     22763217                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         44522923                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  28775896                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 23276223                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3360593                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       12386189                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            19915                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       1832390                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      9368555                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    111355903                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.209025                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.645114                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           96371575     86.54%     86.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           10140133      9.11%     95.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2837316      2.55%     98.20% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1044492      0.94%     99.14% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             707088      0.63%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5              96990      0.09%     99.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             112796      0.10%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              26200      0.02%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              19313      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      111355903                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.206892                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6376876                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          970555                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             9023820                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            3127836                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    192                       # number of misc regfile reads
system.cpu1.numCycles                       112504267                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   857633170                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               81449538                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             13163408                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               2211381                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 7697618                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                986173                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 8782                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             41771995                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              33951887                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           22467423                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 15559609                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               2449558                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                649013                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              5974594                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 9304015                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        41771983                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         25531                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               820                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  5508597                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           820                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   141027507                       # The number of ROB reads
system.cpu1.rob.rob_writes                   66322186                       # The number of ROB writes
system.cpu1.timesIdled                          13394                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            79.211967                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                2201638                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             2779426                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           254427                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          3888981                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             96632                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          99910                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            3278                       # Number of indirect misses.
system.cpu2.branchPred.lookups                4287454                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2652                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        509202                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           170054                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   3647109                       # Number of branches committed
system.cpu2.commit.bw_lim_events               357599                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        1528274                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        1433724                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            16504350                       # Number of instructions committed
system.cpu2.commit.committedOps              17013751                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    109047172                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.156022                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.771496                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    101828673     93.38%     93.38% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3623632      3.32%     96.70% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1242456      1.14%     97.84% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1145162      1.05%     98.89% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       226666      0.21%     99.10% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        91537      0.08%     99.18% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       475549      0.44%     99.62% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        55898      0.05%     99.67% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       357599      0.33%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    109047172                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              174054                       # Number of function calls committed.
system.cpu2.commit.int_insts                 15892116                       # Number of committed integer instructions.
system.cpu2.commit.loads                      4697042                       # Number of loads committed
system.cpu2.commit.membars                    1018448                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1018448      5.99%      5.99% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         9796097     57.58%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             42      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              84      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5206244     30.60%     94.16% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        992824      5.84%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         17013751                       # Class of committed instruction
system.cpu2.commit.refs                       6199080                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   16504350                       # Number of Instructions Simulated
system.cpu2.committedOps                     17013751                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.647859                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.647859                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             98777511                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                86949                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             2101067                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              19042452                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 2894600                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  6490438                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                170379                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               222002                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1012773                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    4287454                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  3015438                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    105882238                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                46514                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles            3                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      19353091                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.cpu2.fetch.SquashCycles                 509504                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.039077                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           3208697                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           2298270                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.176388                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         109345701                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.181660                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.595600                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                97011588     88.72%     88.72% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 7517581      6.88%     95.60% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 2842121      2.60%     98.19% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1454648      1.33%     99.52% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  367028      0.34%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   86923      0.08%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   65627      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      12      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     173      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           109345701                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         372890                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              182006                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 3880257                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.164511                       # Inst execution rate
system.cpu2.iew.exec_refs                     6569297                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1527983                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               86008038                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              5067434                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            510084                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           183074                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1555629                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           18442863                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              5041314                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           154933                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             18049888                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                354922                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              1328779                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                170379                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2276572                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        10516                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           90974                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         3692                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          164                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads          372                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       370392                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores        53591                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           164                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        47382                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        134624                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 10334833                       # num instructions consuming a value
system.cpu2.iew.wb_count                     17925965                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.866372                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  8953814                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.163381                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      17929916                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                22297068                       # number of integer regfile reads
system.cpu2.int_regfile_writes               12111717                       # number of integer regfile writes
system.cpu2.ipc                              0.150424                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.150424                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1018670      5.60%      5.60% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             10578123     58.11%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  45      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   86      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             5584230     30.67%     94.38% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1023655      5.62%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              18204821                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     510600                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.028048                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  70623     13.83%     13.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     13.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     13.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     13.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     13.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     13.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     13.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     13.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     13.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     13.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     13.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     13.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     13.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     13.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     13.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     13.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     13.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     13.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     13.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     13.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     13.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     13.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     13.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     13.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     13.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     13.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     13.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     13.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     13.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     13.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     13.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     13.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     13.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     13.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     13.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     13.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     13.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     13.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     13.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     13.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     13.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     13.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     13.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     13.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     13.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                402588     78.85%     92.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                37385      7.32%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              17696735                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         146286758                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     17925953                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         19872076                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  16914189                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 18204821                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            1528674                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        1429111                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            20843                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           400                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined       528151                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    109345701                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.166489                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.589707                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           97745278     89.39%     89.39% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            7895682      7.22%     96.61% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2080813      1.90%     98.51% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             750636      0.69%     99.20% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             655336      0.60%     99.80% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5              79838      0.07%     99.87% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             104429      0.10%     99.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              21015      0.02%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              12674      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      109345701                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.165923                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          3187421                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          357465                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             5067434                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1555629                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    221                       # number of misc regfile reads
system.cpu2.numCycles                       109718591                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   860418833                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               92025343                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             11441415                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               3478775                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 3382441                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                967401                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 4466                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             23296547                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              18826027                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           12738908                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  6756568                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               2452736                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                170379                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              6983198                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 1297493                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        23296535                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         27772                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               847                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  6736485                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           846                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   127136021                       # The number of ROB reads
system.cpu2.rob.rob_writes                   37193690                       # The number of ROB writes
system.cpu2.timesIdled                           4656                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            81.014178                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                2132311                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             2632022                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           403508                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          3704864                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            112653                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         200229                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           87576                       # Number of indirect misses.
system.cpu3.branchPred.lookups                4178027                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1232                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        509153                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           234538                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   3470511                       # Number of branches committed
system.cpu3.commit.bw_lim_events               315865                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        1528170                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        1762294                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            15859811                       # Number of instructions committed
system.cpu3.commit.committedOps              16369153                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    100911297                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.162213                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.778385                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     93872187     93.02%     93.02% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3529840      3.50%     96.52% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1273110      1.26%     97.78% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1101951      1.09%     98.88% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       211400      0.21%     99.09% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        79246      0.08%     99.16% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       475396      0.47%     99.64% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        52302      0.05%     99.69% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       315865      0.31%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    100911297                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              151190                       # Number of function calls committed.
system.cpu3.commit.int_insts                 15254036                       # Number of committed integer instructions.
system.cpu3.commit.loads                      4568598                       # Number of loads committed
system.cpu3.commit.membars                    1018382                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1018382      6.22%      6.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         9353293     57.14%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             42      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              84      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5077751     31.02%     94.38% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        919589      5.62%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         16369153                       # Class of committed instruction
system.cpu3.commit.refs                       5997352                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   15859811                       # Number of Instructions Simulated
system.cpu3.committedOps                     16369153                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.396906                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.396906                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             90551185                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               169839                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             2049862                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              19242230                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 3023521                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  6462684                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                234833                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               309542                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1012918                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    4178027                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  3053219                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     97629122                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                44471                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      19656208                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                 807606                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.041182                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           3252215                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           2244964                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.193746                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         101285141                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.199114                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.632076                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                89148560     88.02%     88.02% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 7121508      7.03%     95.05% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 2829399      2.79%     97.84% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1570661      1.55%     99.39% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  465093      0.46%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   85316      0.08%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   64391      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      11      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     202      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           101285141                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         168585                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              244462                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 3716227                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.171902                       # Inst execution rate
system.cpu3.iew.exec_refs                     6309107                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1441671                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               78084593                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              4898254                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            510095                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           405349                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1457115                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           18127796                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              4867436                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           307393                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             17440050                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                510664                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              1265114                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                234833                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2318354                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked         9383                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           78575                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         1844                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          109                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads           85                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       329656                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores        28361                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           109                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        42072                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        202390                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                  9990373                       # num instructions consuming a value
system.cpu3.iew.wb_count                     17338298                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.865754                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  8649206                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.170899                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      17341603                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                21422745                       # number of integer regfile reads
system.cpu3.int_regfile_writes               11765262                       # number of integer regfile writes
system.cpu3.ipc                              0.156326                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.156326                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1018593      5.74%      5.74% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             10388572     58.54%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  46      0.00%     64.28% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   84      0.00%     64.28% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.28% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.28% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.28% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.28% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.28% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.28% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.28% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.28% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             5404638     30.45%     94.73% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             935498      5.27%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              17747443                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     504206                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.028410                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  72259     14.33%     14.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     14.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     14.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     14.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     14.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     14.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     14.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     14.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     14.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     14.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     14.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     14.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     14.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     14.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     14.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     14.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     14.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     14.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     14.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     14.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     14.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     14.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     14.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     14.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     14.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     14.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     14.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     14.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     14.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     14.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     14.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     14.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     14.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     14.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     14.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     14.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     14.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     14.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     14.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     14.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     14.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     14.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     14.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                398308     79.00%     93.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                33635      6.67%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              17233040                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         137313782                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     17338286                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         19886518                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  16599206                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 17747443                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            1528590                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        1758642                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            29577                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           420                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined       748344                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    101285141                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.175223                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.601966                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           89925490     88.78%     88.78% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            7780907      7.68%     96.47% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            2002363      1.98%     98.44% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             721112      0.71%     99.16% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             649928      0.64%     99.80% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5              74906      0.07%     99.87% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             100378      0.10%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              18492      0.02%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              11565      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      101285141                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.174931                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          3173713                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          355751                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             4898254                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1457115                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    211                       # number of misc regfile reads
system.cpu3.numCycles                       101453726                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   868683979                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               84103387                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             11036310                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3310650                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 3670592                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                938509                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 3381                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             23359127                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              18972842                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           13082195                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  6663390                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               2303454                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                234833                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              6581213                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 2045885                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        23359115                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         31726                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               929                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  6542572                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           927                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   118725644                       # The number of ROB reads
system.cpu3.rob.rob_writes                   36637226                       # The number of ROB writes
system.cpu3.timesIdled                           2346                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          3138104                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              1495527                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             5072057                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             216565                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                271308                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4371830                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8686526                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       314432                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        96572                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     25956936                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2202961                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     52043579                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2299533                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 485077076500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3129318                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1594115                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2720465                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              917                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            589                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1240003                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1239972                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3129318                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1112                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     13055809                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               13055809                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    381657920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               381657920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1379                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4371939                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4371939    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4371939                       # Request fanout histogram
system.membus.respLayer1.occupancy        22604295503                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         16137110728                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                283                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          142                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    3027560070.422535                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   19164528695.414532                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          139     97.89%     97.89% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.70%     98.59% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.70%     99.30% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1.5e+11-2e+11            1      0.70%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        33000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 197501913000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            142                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    55163546500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 429913530000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 485077076500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      3009608                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         3009608                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      3009608                       # number of overall hits
system.cpu2.icache.overall_hits::total        3009608                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         5830                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          5830                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         5830                       # number of overall misses
system.cpu2.icache.overall_misses::total         5830                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    328677499                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    328677499                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    328677499                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    328677499                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      3015438                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      3015438                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      3015438                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      3015438                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.001933                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001933                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.001933                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001933                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 56376.929503                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 56376.929503                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 56376.929503                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 56376.929503                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          431                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    43.100000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         5127                       # number of writebacks
system.cpu2.icache.writebacks::total             5127                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          671                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          671                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          671                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          671                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         5159                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         5159                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         5159                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         5159                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    292130999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    292130999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    292130999                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    292130999                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.001711                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001711                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.001711                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001711                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 56625.508626                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 56625.508626                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 56625.508626                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 56625.508626                       # average overall mshr miss latency
system.cpu2.icache.replacements                  5127                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      3009608                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        3009608                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         5830                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         5830                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    328677499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    328677499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      3015438                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      3015438                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.001933                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001933                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 56376.929503                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 56376.929503                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          671                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          671                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         5159                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         5159                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    292130999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    292130999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.001711                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001711                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 56625.508626                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 56625.508626                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 485077076500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.979804                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2928057                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5127                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           571.105325                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        304336000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.979804                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999369                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999369                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          6036035                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         6036035                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 485077076500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4786561                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4786561                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4786561                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4786561                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      1113032                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1113032                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      1113032                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1113032                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 112202270720                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 112202270720                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 112202270720                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 112202270720                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      5899593                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5899593                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      5899593                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5899593                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.188663                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.188663                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.188663                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.188663                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 100807.767180                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 100807.767180                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 100807.767180                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 100807.767180                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs       867844                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        50868                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            11705                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            392                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    74.143016                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   129.765306                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       532053                       # number of writebacks
system.cpu2.dcache.writebacks::total           532053                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data       786810                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       786810                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data       786810                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       786810                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       326222                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       326222                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       326222                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       326222                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  31975264707                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  31975264707                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  31975264707                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  31975264707                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.055296                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.055296                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.055296                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.055296                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 98016.886375                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 98016.886375                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 98016.886375                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 98016.886375                       # average overall mshr miss latency
system.cpu2.dcache.replacements                532053                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4290444                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4290444                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       616716                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       616716                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  57099877500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  57099877500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4907160                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4907160                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.125677                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.125677                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 92586.988987                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 92586.988987                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       460994                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       460994                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       155722                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       155722                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  12612710000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  12612710000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.031734                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.031734                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 80995.042447                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 80995.042447                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       496117                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        496117                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       496316                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       496316                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  55102393220                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  55102393220                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       992433                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       992433                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.500100                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.500100                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 111022.802448                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 111022.802448                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       325816                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       325816                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       170500                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       170500                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  19362554707                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  19362554707                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.171800                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.171800                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 113563.370716                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 113563.370716                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          310                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          310                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          247                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          247                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      4641000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      4641000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          557                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          557                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.443447                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.443447                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 18789.473684                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 18789.473684                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          158                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          158                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           89                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           89                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       584000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       584000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.159785                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.159785                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  6561.797753                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6561.797753                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          191                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          191                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          150                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          150                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       825000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       825000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          341                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          341                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.439883                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.439883                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data         5500                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total         5500                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          144                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          144                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       698000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       698000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.422287                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.422287                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  4847.222222                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  4847.222222                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       277500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       277500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       260500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       260500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       284889                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         284889                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       224313                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       224313                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  21174151000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  21174151000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       509202                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       509202                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.440519                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.440519                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 94395.558884                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 94395.558884                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       224313                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       224313                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  20949838000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  20949838000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.440519                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.440519                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 93395.558884                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 93395.558884                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 485077076500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.621592                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5620455                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           550376                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            10.212028                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        304347500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.621592                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.894425                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.894425                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         13369790                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        13369790                       # Number of data accesses
system.cpu3.numPwrStateTransitions                231                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          116                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    3741730064.655172                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   21158203213.022217                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          113     97.41%     97.41% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.86%     98.28% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.86%     99.14% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1.5e+11-2e+11            1      0.86%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         9000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 197501840500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            116                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    51036389000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 434040687500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 485077076500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      3050088                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         3050088                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      3050088                       # number of overall hits
system.cpu3.icache.overall_hits::total        3050088                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         3131                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          3131                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         3131                       # number of overall misses
system.cpu3.icache.overall_misses::total         3131                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    172178500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    172178500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    172178500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    172178500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      3053219                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      3053219                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      3053219                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      3053219                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.001025                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001025                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.001025                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001025                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 54991.536250                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 54991.536250                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 54991.536250                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 54991.536250                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          152                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    25.333333                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         2825                       # number of writebacks
system.cpu3.icache.writebacks::total             2825                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          274                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          274                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          274                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          274                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         2857                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2857                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         2857                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2857                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    153353500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    153353500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    153353500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    153353500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000936                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000936                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000936                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000936                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 53676.408820                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 53676.408820                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 53676.408820                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 53676.408820                       # average overall mshr miss latency
system.cpu3.icache.replacements                  2825                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      3050088                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        3050088                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         3131                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         3131                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    172178500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    172178500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      3053219                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      3053219                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.001025                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001025                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 54991.536250                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 54991.536250                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          274                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          274                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         2857                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2857                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    153353500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    153353500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000936                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000936                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 53676.408820                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 53676.408820                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 485077076500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.979504                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2995944                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2825                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1060.511150                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        309598000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.979504                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999359                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999359                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          6109295                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         6109295                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 485077076500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4598670                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4598670                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4598670                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4598670                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1073199                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1073199                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1073199                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1073199                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 103145901646                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 103145901646                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 103145901646                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 103145901646                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      5671869                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5671869                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      5671869                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5671869                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.189214                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.189214                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.189214                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.189214                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 96110.694891                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 96110.694891                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 96110.694891                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 96110.694891                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       825634                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        25467                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            10656                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            199                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    77.480668                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   127.974874                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       496168                       # number of writebacks
system.cpu3.dcache.writebacks::total           496168                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data       767288                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       767288                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data       767288                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       767288                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       305911                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       305911                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       305911                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       305911                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  28727645743                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  28727645743                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  28727645743                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  28727645743                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.053935                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.053935                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.053935                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.053935                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 93908.508498                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 93908.508498                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 93908.508498                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 93908.508498                       # average overall mshr miss latency
system.cpu3.dcache.replacements                496168                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      4153503                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4153503                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       599189                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       599189                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  53212800500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  53212800500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      4752692                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      4752692                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.126074                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.126074                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 88808.039700                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 88808.039700                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       448983                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       448983                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       150206                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       150206                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  11982992500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  11982992500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.031604                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.031604                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 79777.056176                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 79777.056176                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       445167                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        445167                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       474010                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       474010                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  49933101146                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  49933101146                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       919177                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       919177                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.515690                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.515690                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 105341.872842                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 105341.872842                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       318305                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       318305                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       155705                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       155705                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  16744653243                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  16744653243                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.169396                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.169396                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 107540.883356                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 107540.883356                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          342                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          342                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          219                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          219                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      4837000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      4837000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          561                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          561                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.390374                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.390374                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 22086.757991                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 22086.757991                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          149                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          149                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           70                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           70                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       636500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       636500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.124777                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.124777                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  9092.857143                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9092.857143                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          203                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          203                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          180                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          180                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1174500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1174500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          383                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          383                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.469974                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.469974                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data         6525                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total         6525                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          173                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          173                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1021500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1021500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.451697                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.451697                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5904.624277                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5904.624277                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       290500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       290500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       270500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       270500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       305698                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         305698                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       203455                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       203455                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  19147418500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  19147418500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       509153                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       509153                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.399595                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.399595                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 94111.319456                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 94111.319456                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       203455                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       203455                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  18943963500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  18943963500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.399595                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.399595                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 93111.319456                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 93111.319456                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 485077076500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.987922                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5412697                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           509162                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.630599                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        309609500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.987922                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.874623                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.874623                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         12873121                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        12873121                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 20                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       673270550                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   904323201.144322                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        79000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2260082500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   478344371000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6732705500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 485077076500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     88398087                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        88398087                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     88398087                       # number of overall hits
system.cpu0.icache.overall_hits::total       88398087                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     13813080                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      13813080                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     13813080                       # number of overall misses
system.cpu0.icache.overall_misses::total     13813080                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 179203268495                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 179203268495                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 179203268495                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 179203268495                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    102211167                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    102211167                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    102211167                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    102211167                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.135143                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.135143                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.135143                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.135143                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 12973.447522                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12973.447522                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 12973.447522                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12973.447522                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1980                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               61                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    32.459016                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     12796983                       # number of writebacks
system.cpu0.icache.writebacks::total         12796983                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1016064                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1016064                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1016064                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1016064                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     12797016                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     12797016                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     12797016                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     12797016                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 157149136495                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 157149136495                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 157149136495                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 157149136495                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.125202                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.125202                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.125202                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.125202                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12280.139096                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12280.139096                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12280.139096                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12280.139096                       # average overall mshr miss latency
system.cpu0.icache.replacements              12796983                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     88398087                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       88398087                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     13813080                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     13813080                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 179203268495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 179203268495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    102211167                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    102211167                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.135143                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.135143                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 12973.447522                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12973.447522                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1016064                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1016064                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     12797016                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     12797016                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 157149136495                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 157149136495                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.125202                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.125202                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12280.139096                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12280.139096                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 485077076500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999905                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          101193702                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         12796983                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.907622                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999905                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        217219349                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       217219349                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 485077076500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    239024515                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       239024515                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    239024515                       # number of overall hits
system.cpu0.dcache.overall_hits::total      239024515                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     15360084                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      15360084                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     15360084                       # number of overall misses
system.cpu0.dcache.overall_misses::total     15360084                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 391319344392                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 391319344392                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 391319344392                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 391319344392                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    254384599                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    254384599                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    254384599                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    254384599                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.060381                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.060381                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.060381                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.060381                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 25476.380493                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25476.380493                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 25476.380493                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25476.380493                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      3577306                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        96805                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            71354                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1033                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    50.134625                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    93.712488                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     11579948                       # number of writebacks
system.cpu0.dcache.writebacks::total         11579948                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      3951301                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      3951301                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      3951301                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      3951301                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     11408783                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     11408783                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     11408783                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     11408783                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 204167618700                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 204167618700                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 204167618700                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 204167618700                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.044849                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.044849                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.044849                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.044849                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17895.652735                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17895.652735                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17895.652735                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17895.652735                       # average overall mshr miss latency
system.cpu0.dcache.replacements              11579948                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    172881040                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      172881040                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     11697214                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     11697214                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 264521814500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 264521814500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    184578254                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    184578254                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.063373                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.063373                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 22614.086953                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 22614.086953                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2232463                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2232463                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      9464751                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9464751                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 155988657500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 155988657500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.051278                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.051278                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16481.010171                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16481.010171                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     66143475                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      66143475                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3662870                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3662870                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 126797529892                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 126797529892                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     69806345                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     69806345                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.052472                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.052472                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 34616.988834                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 34616.988834                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1718838                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1718838                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1944032                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1944032                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  48178961200                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  48178961200                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.027849                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.027849                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 24783.008304                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 24783.008304                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1540                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1540                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          560                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          560                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      6977000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      6977000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         2100                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2100                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.266667                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.266667                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 12458.928571                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 12458.928571                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          534                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          534                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           26                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           26                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1007000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1007000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.012381                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.012381                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 38730.769231                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 38730.769231                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1717                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1717                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          284                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          284                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2452500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2452500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2001                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2001                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.141929                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.141929                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8635.563380                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8635.563380                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          278                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          278                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2177500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2177500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.138931                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.138931                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7832.733813                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7832.733813                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        55500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        55500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        52500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        52500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       318310                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         318310                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       191073                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       191073                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  16212773500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  16212773500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       509383                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       509383                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.375107                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.375107                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 84851.200850                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 84851.200850                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       191073                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       191073                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  16021700500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  16021700500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.375107                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.375107                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 83851.200850                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 83851.200850                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 485077076500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.846832                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          250946296                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11599580                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            21.634085                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.846832                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.995214                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.995214                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        521395778                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       521395778                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 485077076500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            12770401                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            10992945                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                7773                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              138203                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                2707                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              120639                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1530                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              128529                       # number of demand (read+write) hits
system.l2.demand_hits::total                 24162727                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           12770401                       # number of overall hits
system.l2.overall_hits::.cpu0.data           10992945                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               7773                       # number of overall hits
system.l2.overall_hits::.cpu1.data             138203                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               2707                       # number of overall hits
system.l2.overall_hits::.cpu2.data             120639                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1530                       # number of overall hits
system.l2.overall_hits::.cpu3.data             128529                       # number of overall hits
system.l2.overall_hits::total                24162727                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             26612                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            584434                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              6934                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            407867                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              2452                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            411573                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1327                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            367880                       # number of demand (read+write) misses
system.l2.demand_misses::total                1809079                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            26612                       # number of overall misses
system.l2.overall_misses::.cpu0.data           584434                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             6934                       # number of overall misses
system.l2.overall_misses::.cpu1.data           407867                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             2452                       # number of overall misses
system.l2.overall_misses::.cpu2.data           411573                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1327                       # number of overall misses
system.l2.overall_misses::.cpu3.data           367880                       # number of overall misses
system.l2.overall_misses::total               1809079                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2523922911                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  65285541745                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    746371432                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  50096115458                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    250835980                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  50316315106                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    130381494                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  45073040189                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     214422524315                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2523922911                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  65285541745                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    746371432                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  50096115458                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    250835980                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  50316315106                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    130381494                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  45073040189                       # number of overall miss cycles
system.l2.overall_miss_latency::total    214422524315                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        12797013                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        11577379                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           14707                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          546070                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            5159                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          532212                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            2857                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          496409                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             25971806                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       12797013                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       11577379                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          14707                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         546070                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           5159                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         532212                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           2857                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         496409                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            25971806                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002080                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.050481                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.471476                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.746913                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.475286                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.773325                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.464473                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.741082                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.069655                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002080                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.050481                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.471476                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.746913                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.475286                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.773325                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.464473                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.741082                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.069655                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 94841.534308                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 111707.295854                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 107639.375829                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 122824.635134                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 102298.523654                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 122253.683079                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 98252.821402                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 122521.039983                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 118525.793686                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 94841.534308                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 111707.295854                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 107639.375829                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 122824.635134                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 102298.523654                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 122253.683079                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 98252.821402                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 122521.039983                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 118525.793686                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            1260296                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     39674                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      31.766295                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2073620                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1594116                       # number of writebacks
system.l2.writebacks::total                   1594116                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            234                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          61944                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            470                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          15593                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            399                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          14452                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            246                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          13528                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              106866                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           234                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         61944                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           470                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         15593                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           399                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         14452                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           246                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         13528                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             106866                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        26378                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       522490                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         6464                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       392274                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         2053                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       397121                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1081                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       354352                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1702213                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        26378                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       522490                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         6464                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       392274                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         2053                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       397121                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1081                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       354352                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2736569                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4438782                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2241864914                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  55456424730                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    645209938                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  44541395829                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    199862983                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  44733115928                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    102859995                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  40050588522                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 187971322839                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2241864914                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  55456424730                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    645209938                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  44541395829                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    199862983                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  44733115928                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    102859995                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  40050588522                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 273573502225                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 461544825064                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002061                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.045130                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.439519                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.718358                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.397945                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.746171                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.378369                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.713831                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.065541                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002061                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.045130                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.439519                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.718358                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.397945                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.746171                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.378369                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.713831                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.170908                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 84989.950489                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 106138.729411                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 99815.893874                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 113546.642982                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 97351.672187                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 112643.541711                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 95152.631822                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 113024.869401                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 110427.615603                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 84989.950489                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 106138.729411                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 99815.893874                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 113546.642982                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 97351.672187                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 112643.541711                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 95152.631822                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 113024.869401                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 99969.524695                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 103980.061437                       # average overall mshr miss latency
system.l2.replacements                        6538265                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3385425                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3385425                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3385425                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3385425                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     22476503                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         22476503                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     22476503                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     22476503                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2736569                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2736569                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 273573502225                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 273573502225                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 99969.524695                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 99969.524695                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              44                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              43                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              31                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  123                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            82                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 98                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1686000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1715500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           87                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           50                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           46                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           38                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              221                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.942529                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.120000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.065217                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.184211                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.443439                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 20560.975610                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  4214.285714                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 17505.102041                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           82                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            6                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            98                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1649000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       132499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data        63000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       144000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1988499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.942529                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.120000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.065217                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.184211                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.443439                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20109.756098                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 22083.166667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        21000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20571.428571                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20290.806122                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            45                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            19                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            26                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                100                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           30                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               59                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        30500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        60000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           75                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           31                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           17                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           36                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            159                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.400000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.387097                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.411765                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.277778                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.371069                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data   983.333333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2541.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1016.949153                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           30                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           59                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       617000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       243500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       142000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       203000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1205500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.400000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.387097                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.411765                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.277778                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.371069                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20566.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20291.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20285.714286                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data        20300                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20432.203390                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1757184                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            58099                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            50363                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            60756                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1926402                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         360723                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         315833                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         326604                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         286020                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1289180                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  41819762444                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  37966471798                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  38906992872                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  34246608882                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  152939835996                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      2117907                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       373932                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       376967                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       346776                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3215582                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.170321                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.844627                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.866399                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.824798                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.400917                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 115933.174330                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 120210.591667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 119125.892126                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 119735.014621                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 118633.422793                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        30257                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         6922                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data         6541                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data         6436                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            50156                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       330466                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       308911                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       320063                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       279584                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1239024                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  36019086632                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  34079634927                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  34927162483                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  30718236500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 135744120542                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.156034                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.826115                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.849048                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.806238                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.385319                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 108994.833453                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 110321.856221                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 109125.898598                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 109871.224748                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 109557.297148                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      12770401                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          7773                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          2707                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1530                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           12782411                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        26612                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         6934                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         2452                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1327                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            37325                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2523922911                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    746371432                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    250835980                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    130381494                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3651511817                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     12797013                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        14707                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         5159                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         2857                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       12819736                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002080                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.471476                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.475286                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.464473                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002912                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 94841.534308                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 107639.375829                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 102298.523654                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 98252.821402                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97830.189337                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          234                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          470                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          399                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          246                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1349                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        26378                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         6464                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         2053                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1081                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        35976                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2241864914                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    645209938                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    199862983                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    102859995                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3189797830                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002061                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.439519                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.397945                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.378369                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002806                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 84989.950489                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 99815.893874                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 97351.672187                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 95152.631822                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 88664.605014                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      9235761                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        80104                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        70276                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        67773                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           9453914                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       223711                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        92034                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data        84969                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data        81860                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          482574                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  23465779301                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  12129643660                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  11409322234                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  10826431307                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  57831176502                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      9459472                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       172138                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       155245                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       149633                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9936488                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.023649                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.534652                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.547322                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.547072                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.048566                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 104893.274363                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 131795.245887                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 134276.291753                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 132255.452077                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 119838.981176                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        31687                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         8671                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         7911                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         7092                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        55361                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       192024                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        83363                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data        77058                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data        74768                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       427213                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  19437338098                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  10461760902                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data   9805953445                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data   9332352022                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  49037404467                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.020300                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.484280                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.496364                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.499676                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.042994                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 101223.482992                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 125496.454086                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 127254.190934                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 124817.462310                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 114784.438833                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          438                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          135                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data          136                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data          143                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               852                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          586                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          254                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data          253                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data          274                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1367                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      8804460                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      5073966                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data      3939462                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data      3969970                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     21787858                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1024                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          389                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data          389                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data          417                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          2219                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.572266                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.652956                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.650386                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.657074                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.616043                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 15024.675768                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 19976.244094                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 15570.996047                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 14488.941606                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 15938.447696                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          109                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           47                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data           51                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data           49                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          256                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          477                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          207                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data          202                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data          225                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1111                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      9673946                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      4312947                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data      4206959                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data      4765942                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     22959794                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.465820                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.532134                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.519280                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.539568                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.500676                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20280.809224                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20835.492754                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20826.529703                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 21181.964444                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20665.881188                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 485077076500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 485077076500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999817                       # Cycle average of tags in use
system.l2.tags.total_refs                    54395012                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6539372                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.318079                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.913569                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.183033                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.640290                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.020294                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.507180                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.004433                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.517054                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.002218                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.491886                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    19.719860                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.436150                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.065360                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.166255                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000317                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.007925                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000069                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.008079                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000035                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.007686                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.308123                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            31                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.484375                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.515625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 421230116                       # Number of tag accesses
system.l2.tags.data_accesses                421230116                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 485077076500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       1688192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      33483136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        413696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      25119936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        131392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      25428608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         69184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      22690048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    170610368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          279634560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1688192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       413696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       131392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        69184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2302464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    102023360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       102023360                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          26378                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         523174                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           6464                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         392499                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           2053                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         397322                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1081                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         354532                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2665787                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4369290                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1594115                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1594115                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3480255                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         69026424                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           852846                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         51785453                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           270868                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         52421789                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           142625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         46776170                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    351718059                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             576474489                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3480255                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       852846                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       270868                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       142625                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4746594                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      210324018                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            210324018                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      210324018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3480255                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        69026424                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          852846                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        51785453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          270868                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        52421789                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          142625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        46776170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    351718059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            786798508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1588343.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     26378.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    511824.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      6464.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    387415.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      2053.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    391005.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1081.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    347759.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2656559.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002147406750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        97742                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        97742                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7174944                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1498914                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4369290                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1594115                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4369290                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1594115                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  38752                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  5772                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            215981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            213550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            227148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            281700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            280365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            322486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            301670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            271783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            312061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            329327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           367704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           258381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           265925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           232192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           226888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           223377                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             74240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             70998                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             67786                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             66358                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            115705                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            134029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            114804                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            102462                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            134837                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            145165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           123881                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           101073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            96862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            83873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            80421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            75822                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.25                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.15                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 224812748559                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                21652690000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            306010336059                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     51913.35                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                70663.35                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         7                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3178397                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  982730                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.39                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                61.87                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4369290                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1594115                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  446202                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  548535                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  528681                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  479035                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  380841                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  300011                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  221264                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  171923                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  135698                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  132573                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 177985                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 306938                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 208904                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  90247                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  70374                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  55123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  38968                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  24385                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   8481                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   4370                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  17295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  34778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  56919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  75674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  88064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  96016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 100454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 103574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 106122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 109391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 105616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 104439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 102500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  99553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  98785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  97825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  16057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   9278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   5324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   6617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   7920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   9676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  10131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  10299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  10421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  10446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  10462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  10559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  11915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   7114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     14                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1757724                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    215.508838                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   147.354192                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   230.396119                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       587324     33.41%     33.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       695121     39.55%     72.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       176147     10.02%     82.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        84226      4.79%     87.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        89395      5.09%     92.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        28963      1.65%     94.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        15343      0.87%     95.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        11007      0.63%     96.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        70198      3.99%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1757724                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        97742                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      44.305672                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     39.192668                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    208.488458                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        97737     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-65535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         97742                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        97742                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.250087                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.230715                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.846279                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            88169     90.21%     90.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              734      0.75%     90.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5312      5.43%     96.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2126      2.18%     98.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              841      0.86%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              322      0.33%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              108      0.11%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               60      0.06%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               35      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               11      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                9      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                6      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         97742                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              277154432                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2480128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               101652224                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               279634560                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            102023360                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       571.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       209.56                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    576.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    210.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.46                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.64                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  485077052500                       # Total gap between requests
system.mem_ctrls.avgGap                      81342.30                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1688192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     32756736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       413696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     24794560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       131392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     25024320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        69184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     22256576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    170019776                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    101652224                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3480255.163119422272                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 67528930.116325542331                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 852845.908499656827                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 51114680.946997918189                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 270868.293649411411                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 51588337.631947450340                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 142624.756665861525                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 45882555.738541483879                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 350500537.413047611713                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 209558911.201197534800                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        26378                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       523174                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         6464                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       392499                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         2053                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       397322                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1081                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       354532                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2665787                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1594115                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1145218269                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  33691719383                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    371691146                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  28138472739                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    112952621                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  28143194723                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     57215785                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  25263607200                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 189086264193                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 11666520393219                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     43415.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     64398.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     57501.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     71690.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     55018.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     70832.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     52928.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     71259.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     70930.75                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7318493.58                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6825939960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3628065540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         15821204700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4394895480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     38291457360.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      68524961100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     128564367360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       266050891500                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        548.471376                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 333494245669                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  16197740000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 135385090831                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           5724230820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3042497040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         15098836620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3896114040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     38291457360.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     112421360490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      91598978400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       270073474770                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        556.764044                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 236922527878                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  16197740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 231956808622                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                241                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          121                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    3541540595.041322                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   20721978804.802402                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          118     97.52%     97.52% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.83%     98.35% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.83%     99.17% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1.5e+11-2e+11            1      0.83%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        14500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 197501908000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            121                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    56550664500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 428526412000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 485077076500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5896290                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5896290                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5896290                       # number of overall hits
system.cpu1.icache.overall_hits::total        5896290                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        16988                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         16988                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        16988                       # number of overall misses
system.cpu1.icache.overall_misses::total        16988                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    977676500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    977676500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    977676500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    977676500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5913278                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5913278                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5913278                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5913278                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002873                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002873                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002873                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002873                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 57551.006593                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 57551.006593                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 57551.006593                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 57551.006593                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          486                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    69.428571                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        14675                       # number of writebacks
system.cpu1.icache.writebacks::total            14675                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2281                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2281                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2281                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2281                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        14707                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        14707                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        14707                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        14707                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    860975000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    860975000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    860975000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    860975000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002487                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002487                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002487                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002487                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 58541.850819                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 58541.850819                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 58541.850819                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 58541.850819                       # average overall mshr miss latency
system.cpu1.icache.replacements                 14675                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5896290                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5896290                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        16988                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        16988                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    977676500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    977676500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5913278                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5913278                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002873                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002873                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 57551.006593                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 57551.006593                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2281                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2281                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        14707                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        14707                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    860975000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    860975000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002487                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002487                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 58541.850819                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 58541.850819                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 485077076500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.980088                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5862929                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            14675                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           399.518160                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        298606000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.980088                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999378                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999378                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         11841263                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        11841263                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 485077076500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5701748                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5701748                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5701748                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5701748                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1212362                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1212362                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1212362                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1212362                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 117209338270                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 117209338270                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 117209338270                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 117209338270                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6914110                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6914110                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6914110                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6914110                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.175346                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.175346                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.175346                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.175346                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 96678.498889                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 96678.498889                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 96678.498889                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 96678.498889                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       956627                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        65064                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            13695                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            549                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    69.852282                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   118.513661                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       545900                       # number of writebacks
system.cpu1.dcache.writebacks::total           545900                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       862441                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       862441                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       862441                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       862441                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       349921                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       349921                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       349921                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       349921                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  33487904786                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  33487904786                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  33487904786                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  33487904786                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050610                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050610                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050610                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050610                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 95701.329117                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 95701.329117                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 95701.329117                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 95701.329117                       # average overall mshr miss latency
system.cpu1.dcache.replacements                545900                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      4972989                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        4972989                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       682328                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       682328                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  59915940500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  59915940500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      5655317                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      5655317                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.120652                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.120652                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 87811.053482                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 87811.053482                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       509692                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       509692                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       172636                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       172636                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  13482004000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  13482004000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030526                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030526                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 78094.974397                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 78094.974397                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       728759                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        728759                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       530034                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       530034                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  57293397770                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  57293397770                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1258793                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1258793                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.421065                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.421065                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 108093.816189                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 108093.816189                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       352749                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       352749                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       177285                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       177285                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  20005900786                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  20005900786                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.140837                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.140837                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 112845.986891                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 112845.986891                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          283                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          283                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          255                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          255                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5849500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5849500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          538                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          538                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.473978                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.473978                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 22939.215686                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 22939.215686                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          176                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          176                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           79                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           79                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       578000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       578000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.146840                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.146840                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  7316.455696                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7316.455696                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          202                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          202                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          148                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          148                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1082000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1082000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          350                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          350                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.422857                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.422857                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7310.810811                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7310.810811                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          148                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          148                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       948000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       948000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.422857                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.422857                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6405.405405                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6405.405405                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       252500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       252500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       238500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       238500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       292101                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         292101                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       217061                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       217061                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  19691946000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  19691946000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       509162                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       509162                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.426310                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.426310                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 90720.792773                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 90720.792773                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       217061                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       217061                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  19474885000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  19474885000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.426310                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.426310                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 89720.792773                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 89720.792773                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 485077076500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.450252                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6560053                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           566817                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.573494                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        298617500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.450252                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.920320                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.920320                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         15415167                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        15415167                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 485077076500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          22758580                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4979541                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     22588233                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4944149                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          4307502                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               6                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1039                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           689                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1728                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           54                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           54                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3284936                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3284936                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      12819739                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9938843                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         2219                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         2219                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     38391011                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     34758674                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        44089                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1659654                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        15445                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1615498                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         8539                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1502677                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              77995587                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1638015680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1482068800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1880448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     69885632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       658304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     68112832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       363648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     63524672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3324510016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        10918887                       # Total snoops (count)
system.tol2bus.snoopTraffic                 106616832                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         36905001                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.081150                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.333246                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               34318565     92.99%     92.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2389242      6.47%     99.47% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  39632      0.11%     99.57% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 103913      0.28%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  53641      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      8      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           36905001                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        52006153950                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         826521677                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           7945012                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         764486116                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           4409195                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       17400287699                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       19233032827                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         851292967                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          22284459                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             9002                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               526782545000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 435406                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746932                       # Number of bytes of host memory used
host_op_rate                                   436780                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1650.51                       # Real time elapsed on the host
host_tick_rate                               25268159                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   718644760                       # Number of instructions simulated
sim_ops                                     720911450                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.041705                       # Number of seconds simulated
sim_ticks                                 41705468500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            95.711468                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                7083957                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             7401367                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1329129                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         12923864                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             33521                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          54531                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           21010                       # Number of indirect misses.
system.cpu0.branchPred.lookups               13895828                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        12517                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          4208                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1121820                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   5976745                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1390581                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         141227                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       21259562                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            27452805                       # Number of instructions committed
system.cpu0.commit.committedOps              27518548                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     68232081                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.403308                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.371067                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     57961937     84.95%     84.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      5674161      8.32%     93.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      1414329      2.07%     95.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       766586      1.12%     96.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       355951      0.52%     96.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       170213      0.25%     97.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       171807      0.25%     97.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       326516      0.48%     97.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1390581      2.04%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     68232081                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3262                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               69735                       # Number of function calls committed.
system.cpu0.commit.int_insts                 27078951                       # Number of committed integer instructions.
system.cpu0.commit.loads                      6792661                       # Number of loads committed
system.cpu0.commit.membars                      98933                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        99617      0.36%      0.36% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        19551956     71.05%     71.41% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6922      0.03%     71.44% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1882      0.01%     71.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     71.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           456      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1369      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           228      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          310      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        6796295     24.70%     96.15% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1058614      3.85%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          574      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          309      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         27518548                       # Class of committed instruction
system.cpu0.commit.refs                       7855792                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   27452805                       # Number of Instructions Simulated
system.cpu0.committedOps                     27518548                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.932116                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.932116                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             34873610                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               209117                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             6148629                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              54122480                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 7549668                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 27445895                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1124526                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               642828                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles               990128                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   13895828                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  3730912                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     63869751                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                84976                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          821                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      61677519                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  74                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           39                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                2663680                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.172630                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           6781302                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           7117478                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.766230                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          71983827                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.861821                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.047452                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                34885008     48.46%     48.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                19657510     27.31%     75.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                11461772     15.92%     91.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 5245921      7.29%     98.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  252164      0.35%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  293142      0.41%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  123165      0.17%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   16125      0.02%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   49020      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            71983827                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2830                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2045                       # number of floating regfile writes
system.cpu0.idleCycles                        8510988                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1242564                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 9123854                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.534831                       # Inst execution rate
system.cpu0.iew.exec_refs                    12429751                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1153747                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                9766653                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             12095281                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             72170                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           577750                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1244702                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           48736217                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             11276004                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1329386                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             43051131                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 61596                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3948691                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1124526                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4052182                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       104144                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           21557                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          232                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          238                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           11                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      5302620                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       181571                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           238                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       445794                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        796770                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 30021653                       # num instructions consuming a value
system.cpu0.iew.wb_count                     41301338                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.824520                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 24753448                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.513093                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      41555342                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                55313761                       # number of integer regfile reads
system.cpu0.int_regfile_writes               31265013                       # number of integer regfile writes
system.cpu0.ipc                              0.341051                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.341051                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           102155      0.23%      0.23% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             31292935     70.51%     70.74% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7345      0.02%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1979      0.00%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 18      0.00%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                456      0.00%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1383      0.00%     70.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     70.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     70.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                228      0.00%     70.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               310      0.00%     70.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     70.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     70.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     70.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     70.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     70.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     70.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     70.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     70.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     70.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     70.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     70.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     70.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     70.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     70.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     70.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     70.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     70.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     70.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     70.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     70.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     70.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     70.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     70.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     70.77% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            11811652     26.61%     97.38% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1161082      2.62%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            637      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           337      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              44380517                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3419                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               6792                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3307                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3466                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     232217                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.005232                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 119870     51.62%     51.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                   110      0.05%     51.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     50      0.02%     51.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     51.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     51.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     51.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     51.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     51.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     51.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.01%     51.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     51.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     51.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     51.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     51.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     51.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     51.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     51.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     51.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     51.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     51.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     51.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     51.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     51.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     51.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     51.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     51.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     51.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     51.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     51.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     51.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     51.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     51.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     51.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     51.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     51.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     51.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     51.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     51.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     51.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     51.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     51.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     51.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     51.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     51.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     51.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     51.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 95694     41.21%     92.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                16443      7.08%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               34      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              44507160                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         161040228                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     41298031                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         69950629                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  48524259                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 44380517                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             211958                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       21217671                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            69942                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         70731                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      8607798                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     71983827                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.616535                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.111215                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           48051537     66.75%     66.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           12719819     17.67%     84.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            5932337      8.24%     92.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2763070      3.84%     96.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1691767      2.35%     98.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             417101      0.58%     99.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             240207      0.33%     99.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             130913      0.18%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              37076      0.05%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       71983827                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.551346                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           140952                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           10643                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            12095281                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1244702                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   6083                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2379                       # number of misc regfile writes
system.cpu0.numCycles                        80494815                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2916125                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               20134613                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             20454860                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                395515                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 8853131                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               9766399                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               302318                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             67152313                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              51847983                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           38983681                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 26874897                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                526362                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1124526                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             10941310                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                18528825                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2909                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        67149404                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       4055350                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             66099                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  2365538                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         66102                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   115589515                       # The number of ROB reads
system.cpu0.rob.rob_writes                  101315241                       # The number of ROB writes
system.cpu0.timesIdled                         109018                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2532                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            98.763488                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                7090215                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             7178984                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1330318                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         12810016                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             12104                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          17136                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            5032                       # Number of indirect misses.
system.cpu1.branchPred.lookups               13693825                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         2005                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          3864                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1132344                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   5723488                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1287801                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         128166                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       21727353                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            26121407                       # Number of instructions committed
system.cpu1.commit.committedOps              26182502                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     64785247                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.404143                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.363958                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     54838722     84.65%     84.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      5585558      8.62%     93.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1374717      2.12%     95.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       708592      1.09%     96.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       336437      0.52%     97.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       164972      0.25%     97.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       170418      0.26%     97.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       318030      0.49%     98.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1287801      1.99%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     64785247                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               20288                       # Number of function calls committed.
system.cpu1.commit.int_insts                 25760400                       # Number of committed integer instructions.
system.cpu1.commit.loads                      6533574                       # Number of loads committed
system.cpu1.commit.membars                      91909                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        91909      0.35%      0.35% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        18797809     71.80%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            207      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             354      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        6537438     24.97%     97.12% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        754785      2.88%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         26182502                       # Class of committed instruction
system.cpu1.commit.refs                       7292223                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   26121407                       # Number of Instructions Simulated
system.cpu1.committedOps                     26182502                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.695108                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.695108                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             33599201                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               198976                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             6183849                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              53420888                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5618255                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 27260931                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1133806                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               630946                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               979776                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   13693825                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  3567285                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     62667191                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                61727                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           85                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      60792663                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                2663560                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.194515                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           4592910                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           7102319                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.863532                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          68591969                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.890145                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.037487                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                31864426     46.46%     46.46% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                19474518     28.39%     74.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                11394507     16.61%     91.46% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 5248936      7.65%     99.11% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  209939      0.31%     99.42% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  276689      0.40%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   74019      0.11%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   12365      0.02%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   36570      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            68591969                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        1808048                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1257433                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 8957489                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.597260                       # Inst execution rate
system.cpu1.iew.exec_refs                    11900258                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    868638                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                9860150                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             11893697                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             56679                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           600515                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              997678                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           47872400                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             11031620                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1343547                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             42047115                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 60129                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3525300                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1133806                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3627863                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        86300                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           13067                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           65                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           59                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5360123                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       239029                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            59                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       455447                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        801986                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 29540998                       # num instructions consuming a value
system.cpu1.iew.wb_count                     40331351                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.825116                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 24374742                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.572888                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      40611611                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                53983431                       # number of integer regfile reads
system.cpu1.int_regfile_writes               30749976                       # number of integer regfile writes
system.cpu1.ipc                              0.371043                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.371043                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            93324      0.22%      0.22% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             30854470     71.11%     71.32% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 251      0.00%     71.32% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  354      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.33% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11566614     26.66%     97.98% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             875649      2.02%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              43390662                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     192690                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.004441                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 112428     58.35%     58.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     58.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     58.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     58.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     58.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     58.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     58.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     58.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     58.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     58.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     58.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     58.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     58.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     58.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     58.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     58.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     58.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     58.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     58.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     58.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     58.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     58.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     58.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     58.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     58.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     58.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     58.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     58.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     58.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     58.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     58.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     58.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     58.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     58.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     58.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     58.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     58.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     58.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     58.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     58.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     58.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     58.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     58.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     58.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     58.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 79290     41.15%     99.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  972      0.50%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              43490028                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         155639477                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     40331351                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         69562352                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  47694855                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 43390662                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             177545                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       21689898                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            73494                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         49379                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      8819216                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     68591969                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.632591                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.116231                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           45221311     65.93%     65.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           12262431     17.88%     83.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            5937857      8.66%     92.46% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2747303      4.01%     96.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1659229      2.42%     98.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             392702      0.57%     99.46% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             219134      0.32%     99.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             120638      0.18%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              31364      0.05%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       68591969                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.616344                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           132551                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           10432                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            11893697                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             997678                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                   1415                       # number of misc regfile reads
system.cpu1.numCycles                        70400017                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    12938779                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               19836203                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             19654447                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                373103                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6939743                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               9735204                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               301718                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             66242842                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              51090886                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           38567223                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 26655973                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                119393                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1133806                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             10478439                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                18912776                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        66242842                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       3547805                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             52134                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  2224029                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         52104                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   111398604                       # The number of ROB reads
system.cpu1.rob.rob_writes                   99633271                       # The number of ROB writes
system.cpu1.timesIdled                          22055                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            96.743114                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                7108743                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             7348061                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1329670                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         12699458                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             12658                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          16837                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            4179                       # Number of indirect misses.
system.cpu2.branchPred.lookups               13583901                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1963                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          4099                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1137675                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   5691197                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1234709                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         115788                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       21927215                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            25954576                       # Number of instructions committed
system.cpu2.commit.committedOps              26009391                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     64165189                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.405350                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.353759                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     54084085     84.29%     84.29% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      5732691      8.93%     93.22% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1401759      2.18%     95.41% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       716011      1.12%     96.52% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       330988      0.52%     97.04% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       178506      0.28%     97.32% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       174085      0.27%     97.59% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       312355      0.49%     98.08% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1234709      1.92%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     64165189                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               20599                       # Number of function calls committed.
system.cpu2.commit.int_insts                 25596986                       # Number of committed integer instructions.
system.cpu2.commit.loads                      6473797                       # Number of loads committed
system.cpu2.commit.membars                      82360                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        82360      0.32%      0.32% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        18718356     71.97%     72.28% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            221      0.00%     72.29% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             354      0.00%     72.29% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     72.29% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     72.29% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     72.29% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     72.29% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     72.29% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     72.29% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     72.29% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     72.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     72.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     72.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     72.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     72.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     72.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     72.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     72.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     72.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     72.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     72.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     72.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     72.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     72.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     72.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     72.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     72.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     72.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     72.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     72.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     72.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     72.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     72.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     72.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     72.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     72.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     72.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     72.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     72.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     72.29% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        6477896     24.91%     97.19% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        730204      2.81%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         26009391                       # Class of committed instruction
system.cpu2.commit.refs                       7208100                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   25954576                       # Number of Instructions Simulated
system.cpu2.committedOps                     26009391                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.686395                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.686395                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             32795118                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               192927                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             6210620                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              53376467                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 5687400                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 27393757                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1139310                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               621808                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               976671                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   13583901                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  3630434                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     62026804                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                58912                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           38                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      60708683                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                2662610                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.194823                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           4634105                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           7121401                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.870697                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          67992256                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.896448                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.033195                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                31186602     45.87%     45.87% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                19622251     28.86%     74.73% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                11394813     16.76%     91.49% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 5184594      7.63%     99.11% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  215451      0.32%     99.43% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  278458      0.41%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   68796      0.10%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   11311      0.02%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   29980      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            67992256                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        1731981                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1264221                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 8931035                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.602163                       # Inst execution rate
system.cpu2.iew.exec_refs                    11843945                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    860115                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                9917384                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             11827761                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             51374                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           575358                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1019734                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           47900006                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             10983830                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1349637                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             41985347                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                 61350                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              3405160                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1139310                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              3510702                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        86315                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           13086                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           77                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation           72                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      5353964                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       285431                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents            72                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       467260                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        796961                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 29379326                       # num instructions consuming a value
system.cpu2.iew.wb_count                     40273761                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.823601                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 24196836                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.577615                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      40562008                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                53896857                       # number of integer regfile reads
system.cpu2.int_regfile_writes               30742108                       # number of integer regfile writes
system.cpu2.ipc                              0.372246                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.372246                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            83930      0.19%      0.19% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             30876832     71.25%     71.45% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 259      0.00%     71.45% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  354      0.00%     71.45% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     71.45% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     71.45% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     71.45% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     71.45% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     71.45% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     71.45% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     71.45% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     71.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     71.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     71.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     71.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     71.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     71.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     71.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     71.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     71.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     71.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     71.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     71.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     71.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     71.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     71.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     71.45% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            11511315     26.56%     98.01% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             862294      1.99%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              43334984                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     186475                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.004303                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 107930     57.88%     57.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     57.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     57.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     57.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     57.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     57.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     57.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     57.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     57.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     57.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     57.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     57.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     57.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     57.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     57.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     57.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     57.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     57.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     57.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     57.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     57.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     57.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     57.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     57.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     57.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     57.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     57.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     57.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     57.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     57.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     57.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     57.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     57.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     57.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     57.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     57.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     57.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     57.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     57.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     57.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     57.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     57.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     57.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     57.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     57.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 77890     41.77%     99.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  655      0.35%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              43437529                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         154922708                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     40273761                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         69790687                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  47740721                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 43334984                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             159285                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       21890615                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            74009                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         43497                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      8945203                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     67992256                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.637352                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.115423                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           44632277     65.64%     65.64% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           12211110     17.96%     83.60% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            5993105      8.81%     92.42% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2739579      4.03%     96.45% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1678496      2.47%     98.92% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             390417      0.57%     99.49% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             205855      0.30%     99.79% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             113608      0.17%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              27809      0.04%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       67992256                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.621520                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           129299                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           11877                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            11827761                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1019734                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                   1570                       # number of misc regfile reads
system.cpu2.numCycles                        69724237                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    13614572                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               19783822                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             19544707                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                360962                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 7003620                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               9555192                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               299663                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             66238323                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              51064219                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           38587120                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 26787529                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 69641                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1139310                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             10234837                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                19042413                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        66238323                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       3043138                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             45712                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  2213843                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         45725                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   110857869                       # The number of ROB reads
system.cpu2.rob.rob_writes                   99706985                       # The number of ROB writes
system.cpu2.timesIdled                          22494                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            96.807953                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                6956543                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             7185921                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1310703                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         12497282                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             12648                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          16626                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            3978                       # Number of indirect misses.
system.cpu3.branchPred.lookups               13372755                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1692                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          4036                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1114468                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   5631705                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1234116                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          98582                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       21694823                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            25707377                       # Number of instructions committed
system.cpu3.commit.committedOps              25753628                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     62862674                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.409681                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.360967                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     52902672     84.16%     84.16% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      5644921      8.98%     93.14% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1377749      2.19%     95.33% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       736593      1.17%     96.50% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       324542      0.52%     97.02% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       176326      0.28%     97.30% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       169581      0.27%     97.57% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       296174      0.47%     98.04% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1234116      1.96%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     62862674                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               20318                       # Number of function calls committed.
system.cpu3.commit.int_insts                 25355459                       # Number of committed integer instructions.
system.cpu3.commit.loads                      6387904                       # Number of loads committed
system.cpu3.commit.membars                      69550                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        69550      0.27%      0.27% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        18567570     72.10%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            203      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             354      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        6391940     24.82%     97.19% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        724011      2.81%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         25753628                       # Class of committed instruction
system.cpu3.commit.refs                       7115951                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   25707377                       # Number of Instructions Simulated
system.cpu3.committedOps                     25753628                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.660224                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.660224                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             31856523                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               197233                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             6095575                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              52825312                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 5631786                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 27073878                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1116048                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               630313                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               962383                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   13372755                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  3537563                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     60793413                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                57924                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           85                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      60042524                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                  57                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2624566                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.195544                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           4534780                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           6969191                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.877977                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          66640618                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.904248                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.035162                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                30345167     45.54%     45.54% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                19261098     28.90%     74.44% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                11244156     16.87%     91.31% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 5188905      7.79%     99.10% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  223238      0.33%     99.43% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  279034      0.42%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   63949      0.10%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    8873      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   26198      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            66640618                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        1746772                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1237374                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 8815989                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.607415                       # Inst execution rate
system.cpu3.iew.exec_refs                    11647050                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    836584                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                9896648                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             11690167                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             44999                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           554854                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              985363                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           47413548                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             10810466                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1339416                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             41539555                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                 61714                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              3210495                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1116048                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              3316396                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        79025                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           12506                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           73                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           66                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      5302263                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       257316                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            66                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       454257                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        783117                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 29100885                       # num instructions consuming a value
system.cpu3.iew.wb_count                     39883093                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.823746                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 23971746                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.583194                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      40162553                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                53311998                       # number of integer regfile reads
system.cpu3.int_regfile_writes               30489051                       # number of integer regfile writes
system.cpu3.ipc                              0.375908                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.375908                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            71079      0.17%      0.17% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             30632694     71.44%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 234      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  354      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            11337670     26.44%     98.05% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             836940      1.95%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              42878971                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     184233                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.004297                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 109848     59.62%     59.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     59.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     59.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     59.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     59.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     59.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     59.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     59.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     59.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     59.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     59.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     59.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     59.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     59.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     59.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     59.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     59.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     59.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     59.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     59.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     59.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     59.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     59.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     59.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     59.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     59.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     59.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     59.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     59.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     59.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     59.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     59.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     59.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     59.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     59.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     59.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     59.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     59.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     59.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     59.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     59.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     59.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     59.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     59.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     59.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 73440     39.86%     99.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                  945      0.51%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              42992125                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         152654529                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     39883093                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         69073530                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  47278730                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 42878971                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             134818                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       21659920                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            71736                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         36236                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      8828566                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     66640618                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.643436                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.120100                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           43577730     65.39%     65.39% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           11992246     18.00%     83.39% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            5952580      8.93%     92.32% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2741434      4.11%     96.43% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1645956      2.47%     98.90% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             382168      0.57%     99.48% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             205561      0.31%     99.79% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             114311      0.17%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              28632      0.04%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       66640618                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.627001                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           113007                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores            8712                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            11690167                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             985363                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                   1529                       # number of misc regfile reads
system.cpu3.numCycles                        68387390                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    14951578                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               19541973                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             19363000                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                367424                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 6918306                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               9416945                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               286927                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             65543791                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              50558086                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           38287537                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 26487534                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                 91197                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1116048                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             10106402                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                18924537                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        65543791                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       2470355                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             39734                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  2141640                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         39716                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   109068052                       # The number of ROB reads
system.cpu3.rob.rob_writes                   98681785                       # The number of ROB writes
system.cpu3.timesIdled                          21788                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          3793263                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              1125958                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             5352401                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             272773                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                317768                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4441679                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8573051                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       738557                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       362887                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2587806                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2126095                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5650778                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2488982                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  41705468500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4348709                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       380168                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3752462                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            13300                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          21113                       # Transaction distribution
system.membus.trans_dist::ReadExReq             57173                       # Transaction distribution
system.membus.trans_dist::ReadExResp            56671                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4348711                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           124                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     12978431                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               12978431                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    306275072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               306275072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            30470                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4440421                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4440421    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4440421                       # Request fanout histogram
system.membus.respLayer1.occupancy        22533136088                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             54.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         11336989365                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              27.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1748                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          875                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    7821470.857143                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   12107268.591565                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          875    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    125682500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            875                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    34861681500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   6843787000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  41705468500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      3605344                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         3605344                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      3605344                       # number of overall hits
system.cpu2.icache.overall_hits::total        3605344                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        25090                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         25090                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        25090                       # number of overall misses
system.cpu2.icache.overall_misses::total        25090                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1467206999                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1467206999                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1467206999                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1467206999                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      3630434                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      3630434                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      3630434                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      3630434                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.006911                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.006911                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.006911                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.006911                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 58477.760024                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 58477.760024                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 58477.760024                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 58477.760024                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1366                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               36                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    37.944444                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        23443                       # number of writebacks
system.cpu2.icache.writebacks::total            23443                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1647                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1647                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1647                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1647                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        23443                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        23443                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        23443                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        23443                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1344227500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1344227500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1344227500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1344227500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.006457                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.006457                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.006457                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.006457                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 57340.250821                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 57340.250821                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 57340.250821                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 57340.250821                       # average overall mshr miss latency
system.cpu2.icache.replacements                 23443                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      3605344                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        3605344                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        25090                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        25090                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1467206999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1467206999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      3630434                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      3630434                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.006911                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.006911                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 58477.760024                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 58477.760024                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1647                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1647                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        23443                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        23443                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1344227500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1344227500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.006457                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.006457                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 57340.250821                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 57340.250821                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  41705468500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            3715497                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            23475                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           158.274633                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          7284311                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         7284311                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  41705468500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      8693230                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8693230                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      8693230                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8693230                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2509628                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2509628                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2509628                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2509628                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 190865066067                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 190865066067                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 190865066067                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 190865066067                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     11202858                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     11202858                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     11202858                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     11202858                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.224017                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.224017                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.224017                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.224017                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 76053.130610                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 76053.130610                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 76053.130610                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 76053.130610                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      5675402                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       102081                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            92865                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           1169                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    61.114543                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    87.323353                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       618760                       # number of writebacks
system.cpu2.dcache.writebacks::total           618760                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1878409                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1878409                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1878409                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1878409                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       631219                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       631219                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       631219                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       631219                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  51890481363                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  51890481363                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  51890481363                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  51890481363                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.056344                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.056344                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.056344                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.056344                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 82206.779839                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 82206.779839                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 82206.779839                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 82206.779839                       # average overall mshr miss latency
system.cpu2.dcache.replacements                618759                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      8128510                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8128510                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2371903                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2371903                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 181307122500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 181307122500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     10500413                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10500413                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.225887                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.225887                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 76439.518184                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 76439.518184                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1769948                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1769948                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       601955                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       601955                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  50187448000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  50187448000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.057327                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.057327                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 83374.086103                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 83374.086103                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       564720                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        564720                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       137725                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       137725                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data   9557943567                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   9557943567                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       702445                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       702445                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.196065                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.196065                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 69398.755251                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 69398.755251                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       108461                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       108461                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        29264                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        29264                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   1703033363                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1703033363                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.041660                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.041660                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 58195.508577                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 58195.508577                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        27145                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        27145                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1722                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1722                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     40201000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     40201000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        28867                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        28867                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.059653                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.059653                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 23345.528455                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 23345.528455                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          455                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          455                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         1267                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1267                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     15399500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     15399500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.043891                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.043891                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 12154.301500                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12154.301500                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        21853                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        21853                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         5560                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         5560                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     40694500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     40694500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        27413                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        27413                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.202823                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.202823                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7319.154676                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7319.154676                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         5370                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         5370                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     35468500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     35468500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.195892                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.195892                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6604.934823                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6604.934823                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      2139000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      2139000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1995000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1995000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1070                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1070                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         3029                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         3029                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     52336000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     52336000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         4099                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         4099                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.738961                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.738961                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 17278.309673                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 17278.309673                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            4                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            4                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         3025                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         3025                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     49303000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     49303000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.737985                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.737985                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 16298.512397                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 16298.512397                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  41705468500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.001977                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            9387901                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           632433                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.844104                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.001977                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.968812                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.968812                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         23158879                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        23158879                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1690                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          846                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    8879664.893617                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   16005702.213789                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          846    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        25500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    234257500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            846                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    34193272000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   7512196500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  41705468500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      3512895                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         3512895                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      3512895                       # number of overall hits
system.cpu3.icache.overall_hits::total        3512895                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        24666                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         24666                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        24666                       # number of overall misses
system.cpu3.icache.overall_misses::total        24666                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1477214499                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1477214499                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1477214499                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1477214499                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      3537561                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      3537561                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      3537561                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      3537561                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.006973                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.006973                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.006973                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.006973                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 59888.692897                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 59888.692897                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 59888.692897                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 59888.692897                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         2283                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets           73                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               38                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    60.078947                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets           73                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        22895                       # number of writebacks
system.cpu3.icache.writebacks::total            22895                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1771                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1771                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1771                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1771                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        22895                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        22895                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        22895                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        22895                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1345964000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1345964000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1345964000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1345964000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.006472                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.006472                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.006472                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.006472                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 58788.556453                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 58788.556453                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 58788.556453                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 58788.556453                       # average overall mshr miss latency
system.cpu3.icache.replacements                 22895                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      3512895                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        3512895                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        24666                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        24666                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1477214499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1477214499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      3537561                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      3537561                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.006973                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.006973                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 59888.692897                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 59888.692897                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1771                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1771                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        22895                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        22895                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1345964000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1345964000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.006472                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.006472                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 58788.556453                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 58788.556453                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  41705468500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            3592791                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            22927                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           156.705675                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          7098017                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         7098017                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  41705468500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      8584204                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         8584204                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      8584204                       # number of overall hits
system.cpu3.dcache.overall_hits::total        8584204                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2487003                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2487003                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2487003                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2487003                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 189468024379                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 189468024379                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 189468024379                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 189468024379                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     11071207                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     11071207                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     11071207                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     11071207                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.224637                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.224637                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.224637                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.224637                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 76183.271343                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 76183.271343                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 76183.271343                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 76183.271343                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      5300553                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       103323                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            84891                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           1262                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    62.439517                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    81.872425                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       602643                       # number of writebacks
system.cpu3.dcache.writebacks::total           602643                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1871118                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1871118                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1871118                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1871118                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       615885                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       615885                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       615885                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       615885                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  50580440868                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  50580440868                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  50580440868                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  50580440868                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.055629                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.055629                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.055629                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.055629                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 82126.437351                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 82126.437351                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 82126.437351                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 82126.437351                       # average overall mshr miss latency
system.cpu3.dcache.replacements                602641                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      8025627                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8025627                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2345036                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2345036                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 179676883000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 179676883000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     10370663                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10370663                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.226122                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.226122                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 76620.095811                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 76620.095811                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1759012                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1759012                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       586024                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       586024                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  48881744500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  48881744500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.056508                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.056508                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 83412.530033                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 83412.530033                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       558577                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        558577                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       141967                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       141967                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data   9791141379                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   9791141379                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       700544                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       700544                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.202653                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.202653                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 68967.727563                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 68967.727563                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       112106                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       112106                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        29861                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        29861                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   1698696368                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1698696368                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.042625                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.042625                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 56886.787716                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 56886.787716                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        22905                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        22905                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         1670                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1670                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     46449000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     46449000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        24575                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        24575                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.067955                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.067955                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 27813.772455                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 27813.772455                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          484                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          484                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         1186                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1186                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     16242500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     16242500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.048260                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.048260                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 13695.193929                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13695.193929                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        17711                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17711                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         5369                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         5369                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     35420000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     35420000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        23080                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        23080                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.232626                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.232626                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6597.131682                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6597.131682                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         5223                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         5223                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     30341000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     30341000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.226300                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.226300                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5809.113536                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5809.113536                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      2026500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      2026500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      1882500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      1882500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1114                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1114                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         2922                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         2922                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     50714500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     50714500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         4036                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         4036                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.723984                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.723984                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 17356.091718                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 17356.091718                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         2921                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         2921                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     47792500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     47792500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.723736                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.723736                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 16361.691202                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 16361.691202                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  41705468500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.774339                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            9254425                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           616522                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            15.010697                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.774339                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.961698                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.961698                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         22862291                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        22862291                       # Number of data accesses
system.cpu0.numPwrStateTransitions                444                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          222                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    6568349.099099                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   12690018.949099                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          222    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        21000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    100440000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            222                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    40247295000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1458173500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  41705468500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      3612973                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         3612973                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      3612973                       # number of overall hits
system.cpu0.icache.overall_hits::total        3612973                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       117939                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        117939                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       117939                       # number of overall misses
system.cpu0.icache.overall_misses::total       117939                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   7069058486                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   7069058486                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   7069058486                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   7069058486                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      3730912                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      3730912                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      3730912                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      3730912                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.031611                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.031611                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.031611                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.031611                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 59938.260338                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 59938.260338                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 59938.260338                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 59938.260338                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        18391                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets           14                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              354                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    51.951977                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets           14                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       109497                       # number of writebacks
system.cpu0.icache.writebacks::total           109497                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         8441                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         8441                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         8441                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         8441                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       109498                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       109498                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       109498                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       109498                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   6530633486                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   6530633486                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   6530633486                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   6530633486                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.029349                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.029349                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.029349                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.029349                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 59641.577801                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 59641.577801                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 59641.577801                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 59641.577801                       # average overall mshr miss latency
system.cpu0.icache.replacements                109497                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      3612973                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        3612973                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       117939                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       117939                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   7069058486                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   7069058486                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      3730912                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      3730912                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.031611                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.031611                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 59938.260338                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 59938.260338                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         8441                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         8441                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       109498                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       109498                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   6530633486                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   6530633486                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.029349                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.029349                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 59641.577801                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 59641.577801                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  41705468500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            3723870                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           109529                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            33.998941                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          7571321                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         7571321                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  41705468500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      8972982                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         8972982                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      8972982                       # number of overall hits
system.cpu0.dcache.overall_hits::total        8972982                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2763502                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2763502                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2763502                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2763502                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 205190773817                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 205190773817                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 205190773817                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 205190773817                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     11736484                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     11736484                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     11736484                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     11736484                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.235463                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.235463                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.235463                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.235463                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 74250.271509                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 74250.271509                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 74250.271509                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 74250.271509                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      6719323                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       101560                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           115577                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1173                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    58.137199                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    86.581415                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       699040                       # number of writebacks
system.cpu0.dcache.writebacks::total           699040                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      2053227                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2053227                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      2053227                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2053227                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       710275                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       710275                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       710275                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       710275                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  57264713566                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  57264713566                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  57264713566                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  57264713566                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.060519                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.060519                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.060519                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.060519                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 80623.298815                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 80623.298815                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 80623.298815                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 80623.298815                       # average overall mshr miss latency
system.cpu0.dcache.replacements                699040                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      8246903                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8246903                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2465527                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2465527                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 186871455500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 186871455500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     10712430                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10712430                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.230156                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.230156                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 75793.716921                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 75793.716921                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      1814549                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1814549                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       650978                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       650978                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  53720817500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  53720817500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.060768                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.060768                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 82523.245793                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 82523.245793                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       726079                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        726079                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       297975                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       297975                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  18319318317                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  18319318317                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1024054                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1024054                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.290976                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.290976                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 61479.380206                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 61479.380206                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       238678                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       238678                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        59297                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        59297                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   3543896066                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   3543896066                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.057904                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.057904                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 59765.183163                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 59765.183163                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        33010                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        33010                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2851                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2851                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     68721500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     68721500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        35861                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        35861                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.079501                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.079501                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 24104.349351                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 24104.349351                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2039                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2039                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          812                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          812                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      7562000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      7562000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.022643                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.022643                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  9312.807882                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9312.807882                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        27574                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        27574                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         7091                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         7091                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     60441000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     60441000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        34665                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        34665                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.204558                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.204558                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8523.621492                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8523.621492                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         6870                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         6870                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     53623000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     53623000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.198183                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.198183                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7805.385735                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7805.385735                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       763500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       763500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       711500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       711500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2050                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2050                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         2158                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         2158                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     46882000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     46882000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         4208                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         4208                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.512833                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.512833                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 21724.745134                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 21724.745134                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         2158                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         2158                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     44724000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     44724000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.512833                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.512833                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 20724.745134                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 20724.745134                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  41705468500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.741770                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            9757081                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           709672                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            13.748719                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.741770                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.991930                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.991930                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         24332076                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        24332076                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  41705468500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               43652                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              238008                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               10415                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              219753                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               11355                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              218589                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               10918                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              215171                       # number of demand (read+write) hits
system.l2.demand_hits::total                   967861                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              43652                       # number of overall hits
system.l2.overall_hits::.cpu0.data             238008                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              10415                       # number of overall hits
system.l2.overall_hits::.cpu1.data             219753                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              11355                       # number of overall hits
system.l2.overall_hits::.cpu2.data             218589                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              10918                       # number of overall hits
system.l2.overall_hits::.cpu3.data             215171                       # number of overall hits
system.l2.overall_hits::total                  967861                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             65845                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            458573                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             12910                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            406006                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             12088                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            401233                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             11977                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            388498                       # number of demand (read+write) misses
system.l2.demand_misses::total                1757130                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            65845                       # number of overall misses
system.l2.overall_misses::.cpu0.data           458573                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            12910                       # number of overall misses
system.l2.overall_misses::.cpu1.data           406006                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            12088                       # number of overall misses
system.l2.overall_misses::.cpu2.data           401233                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            11977                       # number of overall misses
system.l2.overall_misses::.cpu3.data           388498                       # number of overall misses
system.l2.overall_misses::total               1757130                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5880712926                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  52637751270                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1235589458                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  48187736069                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1166947462                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  47656194705                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1175130450                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  46415097381                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     204355159721                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5880712926                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  52637751270                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1235589458                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  48187736069                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1166947462                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  47656194705                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1175130450                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  46415097381                       # number of overall miss cycles
system.l2.overall_miss_latency::total    204355159721                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          109497                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          696581                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           23325                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          625759                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           23443                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          619822                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           22895                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          603669                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2724991                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         109497                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         696581                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          23325                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         625759                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          23443                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         619822                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          22895                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         603669                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2724991                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.601341                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.658320                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.553483                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.648822                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.515634                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.647336                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.523127                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.643561                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.644820                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.601341                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.658320                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.553483                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.648822                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.515634                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.647336                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.523127                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.643561                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.644820                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 89311.457605                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 114785.980138                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 95707.936328                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 118687.251097                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 96537.678855                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 118774.364783                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 98115.592385                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 119473.195180                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 116300.535374                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 89311.457605                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 114785.980138                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 95707.936328                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 118687.251097                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 96537.678855                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 118774.364783                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 98115.592385                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 119473.195180                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 116300.535374                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            3322524                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    199873                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      16.623176                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2292735                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              380167                       # number of writebacks
system.l2.writebacks::total                    380167                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           1346                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          64031                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           4216                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          53990                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           4290                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          52751                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           3983                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          51020                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              235627                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          1346                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         64031                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          4216                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         53990                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          4290                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         52751                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          3983                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         51020                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             235627                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        64499                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       394542                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         8694                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       352016                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         7798                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       348482                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         7994                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       337478                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1521503                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        64499                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       394542                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         8694                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       352016                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         7798                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       348482                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         7994                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       337478                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3075593                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4597096                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5145566438                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  44390300275                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    780988475                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  40867835081                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    712593971                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  40517410293                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    741062463                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  39473650463                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 172629407459                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5145566438                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  44390300275                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    780988475                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  40867835081                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    712593971                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  40517410293                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    741062463                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  39473650463                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 298027808846                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 470657216305                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.589048                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.566398                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.372733                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.562542                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.332637                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.562229                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.349159                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.559045                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.558352                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.589048                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.566398                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.372733                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.562542                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.332637                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.562229                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.349159                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.559045                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.687013                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 79777.460705                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 112510.962775                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 89830.742466                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 116096.527093                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 91381.632598                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 116268.301643                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 92702.334626                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 116966.588824                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 113459.787762                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 79777.460705                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 112510.962775                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 89830.742466                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 116096.527093                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 91381.632598                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 116268.301643                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 92702.334626                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 116966.588824                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 96900.925723                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 102381.419989                       # average overall mshr miss latency
system.l2.replacements                        6402507                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       446635                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           446635                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       446635                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       446635                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1831450                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1831450                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1831450                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1831450                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3075593                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3075593                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 298027808846                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 298027808846                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 96900.925723                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 96900.925723                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              94                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             263                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             288                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             255                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  900                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           704                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           410                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           395                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           417                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1926                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      9712500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       577499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       788000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       630500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     11708499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          798                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          673                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          683                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          672                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             2826                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.882206                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.609212                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.578331                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.620536                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.681529                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 13796.164773                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1408.534146                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  1994.936709                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  1511.990408                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6079.179128                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          703                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          409                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          394                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          417                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1923                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     14157493                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      8349498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      8075998                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      8414492                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     38997481                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.880952                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.607727                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.576867                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.620536                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.680467                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20138.681366                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20414.420538                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20497.456853                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20178.637890                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20279.501300                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           600                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           465                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           359                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           284                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               1708                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          932                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          565                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          551                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          411                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             2459                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     14672998                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      9491497                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      8967998                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      5999498                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     39131991                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         1532                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         1030                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          910                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          695                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           4167                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.608355                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.548544                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.605495                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.591367                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.590113                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 15743.560086                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 16799.109735                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data 16275.858439                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data 14597.318735                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 15913.782432                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            5                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             7                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          932                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          565                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          549                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          406                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         2452                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     18706499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     11263000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data     11142500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      8445498                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     49557497                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.608355                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.548544                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.603297                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.584173                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.588433                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20071.350858                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19934.513274                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20295.992714                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20801.719212                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20211.050979                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            19852                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            13466                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            13725                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            13785                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 60828                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          35787                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          13855                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          13461                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          13515                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               76618                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   3187858896                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1519705901                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   1494879391                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   1490562391                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7693006579                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        55639                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        27321                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        27186                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        27300                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            137446                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.643200                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.507119                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.495145                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.495055                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.557441                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 89078.684886                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 109686.459834                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 111052.625436                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 110289.485091                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 100407.300882                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        12615                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         2941                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data         2176                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data         2444                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            20176                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        23172                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        10914                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        11285                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        11071                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          56442                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2219487933                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1220274433                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   1240276415                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   1226135917                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   5906174698                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.416470                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.399473                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.415103                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.405531                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.410649                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 95783.183713                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 111808.176012                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 109904.866194                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 110752.047421                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 104641.485029                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         43652                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         10415                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         11355                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         10918                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              76340                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        65845                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        12910                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        12088                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        11977                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           102820                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5880712926                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1235589458                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1166947462                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1175130450                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   9458380296                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       109497                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        23325                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        23443                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        22895                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         179160                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.601341                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.553483                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.515634                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.523127                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.573900                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 89311.457605                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 95707.936328                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 96537.678855                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 98115.592385                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91989.693600                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         1346                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         4216                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         4290                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         3983                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         13835                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        64499                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         8694                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         7798                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         7994                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        88985                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5145566438                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    780988475                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    712593971                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    741062463                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   7380211347                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.589048                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.372733                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.332637                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.349159                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.496679                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 79777.460705                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 89830.742466                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 91381.632598                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 92702.334626                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 82937.701264                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       218156                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       206287                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       204864                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       201386                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            830693                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       422786                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       392151                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       387772                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       374983                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1577692                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  49449892374                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  46668030168                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  46161315314                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  44924534990                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 187203772846                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       640942                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       598438                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       592636                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       576369                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2408385                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.659632                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.655291                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.654317                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.650595                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.655083                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 116961.991111                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 119005.256057                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 119042.414909                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 119804.191097                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 118656.729480                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        51416                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        51049                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        50575                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        48576                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       201616                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       371370                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       341102                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       337197                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       326407                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1376076                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  42170812342                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  39647560648                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  39277133878                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  38247514546                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 159343021414                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.579413                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.569987                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.568978                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.566316                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.571369                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 113554.709163                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 116233.738436                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 116481.267265                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 117177.372256                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 115795.218734                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          141                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           10                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            7                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data           22                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               180                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          177                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           27                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           28                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           28                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             260                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      7436498                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       472500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data       295499                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data       537500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      8741997                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          318                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           37                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           35                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           50                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           440                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.556604                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.729730                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.800000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.560000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.590909                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 42014.112994                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data        17500                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 10553.535714                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 19196.428571                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 33623.065385                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          127                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            5                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data            3                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data            6                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          141                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           50                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           22                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           25                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           22                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          119                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1040492                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       441998                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       498496                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       433500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2414486                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.157233                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.594595                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.714286                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.440000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.270455                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20809.840000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20090.818182                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 19939.840000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19704.545455                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20289.798319                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  41705468500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  41705468500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999784                       # Cycle average of tags in use
system.l2.tags.total_refs                     7655923                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6402887                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.195699                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      20.723068                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.002258                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        4.097450                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.201450                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        3.016336                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.178224                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        2.917495                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.157782                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        2.796710                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    27.909013                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.323798                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.031285                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.064023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.003148                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.047130                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.002785                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.045586                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.002465                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.043699                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.436078                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            17                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            47                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.265625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.734375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  46487919                       # Number of tag accesses
system.l2.tags.data_accesses                 46487919                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  41705468500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4128192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      25287808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        556544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      22556928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        499136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      22329600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        511680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      21616576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    184457856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          281944320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4128192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       556544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       499136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       511680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5695552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     24330752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        24330752                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          64503                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         395122                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           8696                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         352452                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           7799                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         348900                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           7995                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         337759                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2882154                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4405380                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       380168                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             380168                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         98984429                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        606342739                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         13344629                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        540862597                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst         11968119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        535411801                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst         12268895                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        518315146                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   4422869773                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            6760368128                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     98984429                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     13344629                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst     11968119                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst     12268895                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        136566072                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      583394765                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            583394765                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      583394765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        98984429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       606342739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        13344629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       540862597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst        11968119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       535411801                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst        12268895                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       518315146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   4422869773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           7343762893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    370829.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     64504.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    387050.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      8696.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    347985.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      7799.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    344600.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      7995.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    333969.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2876420.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000254168500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        22742                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        22742                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5442614                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             351226                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4405382                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     380168                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4405382                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   380168                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  26364                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  9339                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            191269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            206800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            205271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            211966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            281972                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            277118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            271963                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            257994                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            261595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            212939                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           251343                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           194815                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           210327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           314898                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           487553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           541195                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             17137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             15665                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             19857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             28620                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             27812                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             29078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             31745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             30455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             22039                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            18372                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            19894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            22700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            28124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            27051                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       9.19                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      28.73                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 233305526387                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                21895090000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            315412113887                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     53278.05                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                72028.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3768609                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  335983                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.06                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.60                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4405382                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               380168                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  139290                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  173976                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  166212                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  170435                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  171693                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  172378                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  171357                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  170671                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  169887                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  192734                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 415763                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                1028295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 663822                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 188217                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 149420                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 113382                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  72254                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  33964                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   9941                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   5327                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  10776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  17194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  19295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  20675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  21741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  22360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  23010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  24047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  22964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  22968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  22780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  22845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  22818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  22897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       645250                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    471.117960                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   313.049853                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   369.912741                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        97527     15.11%     15.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       151080     23.41%     38.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        79405     12.31%     50.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        56581      8.77%     59.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        44186      6.85%     66.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        29860      4.63%     71.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        19508      3.02%     74.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        13466      2.09%     76.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       153637     23.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       645250                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        22742                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     192.548457                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    102.292298                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    228.827300                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         12891     56.68%     56.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255         3399     14.95%     71.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383         2940     12.93%     84.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511         1513      6.65%     91.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639          925      4.07%     95.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767          437      1.92%     97.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895          230      1.01%     98.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023          161      0.71%     98.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          107      0.47%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279           53      0.23%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407           32      0.14%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535           24      0.11%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            7      0.03%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            2      0.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            6      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            5      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         22742                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        22742                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.306042                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.270691                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.194434                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            20672     90.90%     90.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              312      1.37%     92.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              662      2.91%     95.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              398      1.75%     96.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              237      1.04%     97.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              144      0.63%     98.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              111      0.49%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               81      0.36%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               48      0.21%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               20      0.09%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               23      0.10%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               12      0.05%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                7      0.03%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                4      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                2      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                7      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         22742                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              280257152                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1687296                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23733248                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               281944448                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             24330752                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      6719.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       569.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   6760.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    583.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        56.95                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    52.50                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   41705446000                       # Total gap between requests
system.mem_ctrls.avgGap                       8714.87                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4128256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     24771200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       556544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     22271040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       499136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     22054400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       511680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     21374016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    184090880                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     23733248                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 98985963.915019914508                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 593955682.334560036659                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 13344628.894409853965                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 534007668.562696993351                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 11968118.761212332174                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 528813145.930730879307                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 12268894.665456160903                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 512499122.267383217812                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 4414070543.290983200073                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 569068010.829323172569                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        64504                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       395122                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         8696                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       352452                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         7799                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       348900                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         7995                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       337759                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2882155                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       380168                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2469206585                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  27889057297                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    416004890                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  26105567406                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    385029385                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  25900993145                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    405313146                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  25318624077                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 206522317956                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1163455423216                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     38279.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     70583.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     47838.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     74068.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     49369.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     74236.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     50695.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     74960.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     71655.52                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3060371.79                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2785928040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1480752075                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         17669108100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          963831240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3292011840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      18796404360                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        186348480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        45174384135                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1083.176518                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    327705487                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1392560000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  39985203013                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1821214080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            967971675                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         13597080420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          971911800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3292011840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      18282829800                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        618832320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        39551851935                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        948.361291                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1449421526                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1392560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  38863486974                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1504                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          753                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    8639889.110226                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   10700203.056708                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          753    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        20000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     65345000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            753                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    35199632000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   6505836500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  41705468500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3542510                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3542510                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3542510                       # number of overall hits
system.cpu1.icache.overall_hits::total        3542510                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        24775                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         24775                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        24775                       # number of overall misses
system.cpu1.icache.overall_misses::total        24775                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1523629499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1523629499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1523629499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1523629499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3567285                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3567285                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3567285                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3567285                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.006945                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006945                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.006945                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006945                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 61498.667972                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 61498.667972                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 61498.667972                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 61498.667972                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1783                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets           92                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               36                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    49.527778                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets           92                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        23325                       # number of writebacks
system.cpu1.icache.writebacks::total            23325                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1450                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1450                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1450                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1450                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        23325                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        23325                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        23325                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        23325                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1400819999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1400819999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1400819999                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1400819999                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.006539                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.006539                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.006539                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.006539                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 60056.591597                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 60056.591597                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 60056.591597                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 60056.591597                       # average overall mshr miss latency
system.cpu1.icache.replacements                 23325                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3542510                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3542510                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        24775                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        24775                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1523629499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1523629499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3567285                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3567285                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.006945                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006945                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 61498.667972                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 61498.667972                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1450                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1450                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        23325                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        23325                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1400819999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1400819999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.006539                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.006539                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 60056.591597                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 60056.591597                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  41705468500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3613903                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            23357                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           154.724622                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          7157895                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         7157895                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  41705468500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      8725722                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         8725722                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      8725722                       # number of overall hits
system.cpu1.dcache.overall_hits::total        8725722                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2546239                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2546239                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2546239                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2546239                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 194074944541                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 194074944541                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 194074944541                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 194074944541                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11271961                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11271961                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11271961                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11271961                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.225891                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.225891                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.225891                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.225891                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 76220.238768                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 76220.238768                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 76220.238768                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 76220.238768                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      5732596                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       106130                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            93047                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1209                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    61.609681                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    87.783292                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       624684                       # number of writebacks
system.cpu1.dcache.writebacks::total           624684                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1908791                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1908791                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1908791                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1908791                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       637448                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       637448                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       637448                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       637448                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  52458975339                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  52458975339                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  52458975339                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  52458975339                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.056552                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.056552                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.056552                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.056552                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 82295.301482                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 82295.301482                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 82295.301482                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 82295.301482                       # average overall mshr miss latency
system.cpu1.dcache.replacements                624681                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8149078                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8149078                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2399076                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2399076                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 183733820000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 183733820000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     10548154                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10548154                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.227440                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.227440                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 76585.243652                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 76585.243652                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1790970                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1790970                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       608106                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       608106                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  50736972500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  50736972500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.057650                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.057650                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 83434.421795                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 83434.421795                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       576644                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        576644                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       147163                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       147163                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  10341124541                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  10341124541                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       723807                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       723807                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.203318                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.203318                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 70269.867705                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 70269.867705                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       117821                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       117821                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        29342                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        29342                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1722002839                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1722002839                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.040538                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.040538                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 58687.302808                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 58687.302808                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        30383                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        30383                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1661                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1661                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     43109500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     43109500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        32044                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        32044                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.051835                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.051835                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 25953.943408                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 25953.943408                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          459                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          459                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         1202                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1202                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     16907500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     16907500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.037511                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.037511                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 14066.139767                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14066.139767                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        24700                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        24700                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         6009                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         6009                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     44095500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     44095500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        30709                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        30709                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.195676                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.195676                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7338.242636                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7338.242636                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         5830                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         5830                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     38396500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     38396500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.189847                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.189847                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6586.020583                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6586.020583                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1846500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1846500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1715500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1715500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1045                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1045                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         2819                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         2819                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     54824500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     54824500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         3864                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         3864                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.729555                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.729555                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 19448.208585                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 19448.208585                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         2818                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         2818                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     52005500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     52005500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.729296                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.729296                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 18454.755145                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 18454.755145                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  41705468500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.079457                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            9432181                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           638427                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.774095                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.079457                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.971233                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.971233                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         23315553                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        23315553                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  41705468500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2629940                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           17                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       826802                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2277638                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6022340                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          4750562                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               7                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           14139                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         22822                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          36961                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          471                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          471                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           145235                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          145235                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        179160                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2450797                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          440                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          440                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       328491                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      2118452                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        69975                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1899580                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        70329                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1881206                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        68685                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1833050                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8269768                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     14015616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     89319616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2985600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     80028224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3000704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     79268992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2930560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     77204032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              348753344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        11233716                       # Total snoops (count)
system.tol2bus.snoopTraffic                  27574144                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         14039856                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.287079                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.639283                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10990908     78.28%     78.28% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2439336     17.37%     95.66% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 316237      2.25%     97.91% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 214764      1.53%     99.44% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  78611      0.56%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           14039856                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5604187729                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         959290569                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          37330037                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         935176478                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          36335005                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1075193789                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         164725505                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         968388221                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          37123030                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            10504                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
