============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Mon May 13 17:26:10 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(93)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(107)
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
RUN-1001 : Project manager successfully analyzed 37 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.316983s wall, 0.890625s user + 0.031250s system = 0.921875s CPU (70.0%)

RUN-1004 : used memory is 266 MB, reserved memory is 242 MB, peak memory is 271 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 8.3333 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 8.3333 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 94227287506944"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4252017623040"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4243427688448"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 94227287506944"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 83618718285824"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4243427688448"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../apb.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 7 view nodes, 7 trigger nets, 7 data nets.
KIT-1004 : Chipwatcher code = 1100100110001011
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/eg4s20/TD 5.6.2/cw/ -file m0soc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\register.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\tap.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file m0soc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in m0soc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=7,BUS_DIN_NUM=7,BUS_CTRL_NUM=42,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb0101,32'sb0110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb011110,32'sb0100100}) in D:/eg4s20/TD 5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=64) in D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=64) in D:/eg4s20/TD 5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/eg4s20/TD 5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=7,BUS_DIN_NUM=7,BUS_CTRL_NUM=42,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb0101,32'sb0110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb011110,32'sb0100100}) in D:/eg4s20/TD 5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=7,BUS_DIN_NUM=7,BUS_CTRL_NUM=42,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb0101,32'sb0110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb011110,32'sb0100100}) in D:/eg4s20/TD 5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=7,BUS_DIN_NUM=7,BUS_CTRL_NUM=42,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb0101,32'sb0110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb011110,32'sb0100100})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=64)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=64)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=7,BUS_DIN_NUM=7,BUS_CTRL_NUM=42,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb0101,32'sb0110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb011110,32'sb0100100})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=7,BUS_DIN_NUM=7,BUS_CTRL_NUM=42,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb0101,32'sb0110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb011110,32'sb0100100})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1032 : 12332/23 useful/useless nets, 10651/21 useful/useless insts
SYN-1016 : Merged 40 instances.
SYN-1032 : 12129/14 useful/useless nets, 10919/14 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 12113/16 useful/useless nets, 10907/12 useful/useless insts
SYN-1020 : Optimized 1 distributor mux.
SYN-1015 : Optimize round 1, 263 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 45 IOs to PADs
RUN-1002 : start command "update_pll_param -module CortexM0_SoC"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 2 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 8 instances.
SYN-1032 : 12272/2 useful/useless nets, 11066/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 49830, tnet num: 12272, tinst num: 11065, tnode num: 60982, tedge num: 81186.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12272 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 128 (4.13), #lev = 5 (2.46)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 128 (4.13), #lev = 5 (2.46)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 408 instances into 128 LUTs, name keeping = 75%.
SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 234 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 86 adder to BLE ...
SYN-4008 : Packed 86 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  1.670849s wall, 0.828125s user + 0.031250s system = 0.859375s CPU (51.4%)

RUN-1004 : used memory is 290 MB, reserved memory is 267 MB, peak memory is 403 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.624652s wall, 1.453125s user + 0.078125s system = 1.531250s CPU (58.3%)

RUN-1004 : used memory is 290 MB, reserved memory is 267 MB, peak memory is 403 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net Interconncet/HADDR[31] will be merged to another kept net HADDR_P2[31]
SYN-5055 WARNING: The kept net Interconncet/HADDR[30] will be merged to another kept net HADDR_P2[30]
SYN-5055 WARNING: The kept net Interconncet/HADDR[29] will be merged to another kept net HADDR_P2[29]
SYN-5055 WARNING: The kept net Interconncet/HADDR[28] will be merged to another kept net HADDR_P2[28]
SYN-5055 WARNING: The kept net Interconncet/HADDR[27] will be merged to another kept net HADDR_P2[27]
SYN-5055 WARNING: The kept net Interconncet/HADDR[26] will be merged to another kept net HADDR_P2[26]
SYN-5055 WARNING: The kept net Interconncet/HADDR[25] will be merged to another kept net HADDR_P2[25]
SYN-5055 WARNING: The kept net Interconncet/HADDR[24] will be merged to another kept net HADDR_P2[24]
SYN-5055 WARNING: The kept net Interconncet/HADDR[23] will be merged to another kept net HADDR_P2[23]
SYN-5055 WARNING: The kept net Interconncet/HADDR[22] will be merged to another kept net HADDR_P2[22]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (142 clock/control pins, 0 other pins).
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 10038 instances
RUN-0007 : 6105 luts, 3047 seqs, 494 mslices, 259 lslices, 100 pads, 25 brams, 3 dsps
RUN-1001 : There are total 11277 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 6680 nets have 2 pins
RUN-1001 : 3300 nets have [3 - 5] pins
RUN-1001 : 789 nets have [6 - 10] pins
RUN-1001 : 283 nets have [11 - 20] pins
RUN-1001 : 203 nets have [21 - 99] pins
RUN-1001 : 14 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     228     
RUN-1001 :   No   |  No   |  Yes  |    1365     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     683     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    6    |  59   |     14     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 78
PHY-3001 : Initial placement ...
PHY-3001 : design contains 10036 instances, 6105 luts, 3047 seqs, 753 slices, 144 macros(753 instances: 494 mslices 259 lslices)
PHY-0007 : Cell area utilization is 38%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 47645, tnet num: 11275, tinst num: 10036, tnode num: 57739, tedge num: 78027.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 11275 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.975591s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (56.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.624e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 10036.
PHY-3001 : Level 1 #clusters 1500.
PHY-3001 : End clustering;  0.085448s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (54.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 774026, overlap = 287.812
PHY-3002 : Step(2): len = 678965, overlap = 329.344
PHY-3002 : Step(3): len = 491492, overlap = 456.094
PHY-3002 : Step(4): len = 429378, overlap = 488.375
PHY-3002 : Step(5): len = 360223, overlap = 558.656
PHY-3002 : Step(6): len = 315203, overlap = 623.375
PHY-3002 : Step(7): len = 250539, overlap = 674.281
PHY-3002 : Step(8): len = 214822, overlap = 702.031
PHY-3002 : Step(9): len = 187183, overlap = 733.938
PHY-3002 : Step(10): len = 176692, overlap = 752.219
PHY-3002 : Step(11): len = 154517, overlap = 765.969
PHY-3002 : Step(12): len = 145293, overlap = 773.688
PHY-3002 : Step(13): len = 129160, overlap = 776.531
PHY-3002 : Step(14): len = 127932, overlap = 799.5
PHY-3002 : Step(15): len = 118018, overlap = 822.594
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.19111e-06
PHY-3002 : Step(16): len = 137098, overlap = 808.531
PHY-3002 : Step(17): len = 183886, overlap = 764.25
PHY-3002 : Step(18): len = 198339, overlap = 660
PHY-3002 : Step(19): len = 200823, overlap = 617.156
PHY-3002 : Step(20): len = 195716, overlap = 602.719
PHY-3002 : Step(21): len = 191155, overlap = 579.688
PHY-3002 : Step(22): len = 186827, overlap = 568.25
PHY-3002 : Step(23): len = 182285, overlap = 550.656
PHY-3002 : Step(24): len = 180355, overlap = 547.75
PHY-3002 : Step(25): len = 178886, overlap = 547.344
PHY-3002 : Step(26): len = 178031, overlap = 548.656
PHY-3002 : Step(27): len = 176232, overlap = 571.406
PHY-3002 : Step(28): len = 174696, overlap = 594.75
PHY-3002 : Step(29): len = 172912, overlap = 597.438
PHY-3002 : Step(30): len = 170443, overlap = 586.312
PHY-3002 : Step(31): len = 168688, overlap = 603.312
PHY-3002 : Step(32): len = 167223, overlap = 622.312
PHY-3002 : Step(33): len = 165784, overlap = 630.656
PHY-3002 : Step(34): len = 164391, overlap = 623.656
PHY-3002 : Step(35): len = 163051, overlap = 625.406
PHY-3002 : Step(36): len = 162072, overlap = 616.844
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.38222e-06
PHY-3002 : Step(37): len = 168198, overlap = 610.312
PHY-3002 : Step(38): len = 180796, overlap = 589.75
PHY-3002 : Step(39): len = 187817, overlap = 555.156
PHY-3002 : Step(40): len = 191782, overlap = 541.5
PHY-3002 : Step(41): len = 193914, overlap = 548.562
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.76443e-06
PHY-3002 : Step(42): len = 203723, overlap = 540.094
PHY-3002 : Step(43): len = 226596, overlap = 479.031
PHY-3002 : Step(44): len = 234760, overlap = 457.875
PHY-3002 : Step(45): len = 236729, overlap = 420.375
PHY-3002 : Step(46): len = 234639, overlap = 403.938
PHY-3002 : Step(47): len = 233935, overlap = 392.688
PHY-3002 : Step(48): len = 232457, overlap = 397.031
PHY-3002 : Step(49): len = 232308, overlap = 402.688
PHY-3002 : Step(50): len = 231696, overlap = 404.312
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.75289e-05
PHY-3002 : Step(51): len = 246979, overlap = 383.562
PHY-3002 : Step(52): len = 267375, overlap = 337.156
PHY-3002 : Step(53): len = 278385, overlap = 315.969
PHY-3002 : Step(54): len = 281834, overlap = 309.219
PHY-3002 : Step(55): len = 282297, overlap = 309.281
PHY-3002 : Step(56): len = 281435, overlap = 319.781
PHY-3002 : Step(57): len = 280272, overlap = 319.75
PHY-3002 : Step(58): len = 278924, overlap = 313.156
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.50577e-05
PHY-3002 : Step(59): len = 294895, overlap = 267.375
PHY-3002 : Step(60): len = 312059, overlap = 207.344
PHY-3002 : Step(61): len = 321850, overlap = 193.594
PHY-3002 : Step(62): len = 325481, overlap = 192.688
PHY-3002 : Step(63): len = 325705, overlap = 205.219
PHY-3002 : Step(64): len = 324508, overlap = 198.062
PHY-3002 : Step(65): len = 322270, overlap = 185.656
PHY-3002 : Step(66): len = 322301, overlap = 191.031
PHY-3002 : Step(67): len = 322488, overlap = 195.438
PHY-3002 : Step(68): len = 322318, overlap = 192.562
PHY-3002 : Step(69): len = 321416, overlap = 178.281
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.01154e-05
PHY-3002 : Step(70): len = 336813, overlap = 176.562
PHY-3002 : Step(71): len = 348266, overlap = 168.719
PHY-3002 : Step(72): len = 353177, overlap = 159.844
PHY-3002 : Step(73): len = 356962, overlap = 146.781
PHY-3002 : Step(74): len = 359766, overlap = 145.625
PHY-3002 : Step(75): len = 361235, overlap = 137.188
PHY-3002 : Step(76): len = 360314, overlap = 150.438
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000140231
PHY-3002 : Step(77): len = 373183, overlap = 138.125
PHY-3002 : Step(78): len = 382896, overlap = 120.406
PHY-3002 : Step(79): len = 384537, overlap = 113.406
PHY-3002 : Step(80): len = 387987, overlap = 110.312
PHY-3002 : Step(81): len = 392883, overlap = 112.156
PHY-3002 : Step(82): len = 395716, overlap = 110.812
PHY-3002 : Step(83): len = 393731, overlap = 114
PHY-3002 : Step(84): len = 393026, overlap = 106.594
PHY-3002 : Step(85): len = 393283, overlap = 101.719
PHY-3002 : Step(86): len = 393725, overlap = 103.594
PHY-3002 : Step(87): len = 391673, overlap = 98.5312
PHY-3002 : Step(88): len = 391491, overlap = 94.1875
PHY-3002 : Step(89): len = 392288, overlap = 83.1562
PHY-3002 : Step(90): len = 393005, overlap = 80.4688
PHY-3002 : Step(91): len = 391921, overlap = 85.6875
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000280462
PHY-3002 : Step(92): len = 400244, overlap = 87.1562
PHY-3002 : Step(93): len = 405762, overlap = 82.4062
PHY-3002 : Step(94): len = 407049, overlap = 76.4688
PHY-3002 : Step(95): len = 408669, overlap = 71.2812
PHY-3002 : Step(96): len = 412385, overlap = 67.6562
PHY-3002 : Step(97): len = 414430, overlap = 65.5312
PHY-3002 : Step(98): len = 413849, overlap = 65.9688
PHY-3002 : Step(99): len = 413849, overlap = 62.9688
PHY-3002 : Step(100): len = 415227, overlap = 61.1562
PHY-3002 : Step(101): len = 415720, overlap = 60.0938
PHY-3002 : Step(102): len = 414912, overlap = 60.0938
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00053491
PHY-3002 : Step(103): len = 420271, overlap = 64.7812
PHY-3002 : Step(104): len = 423366, overlap = 67.2188
PHY-3002 : Step(105): len = 423276, overlap = 67.0938
PHY-3002 : Step(106): len = 424008, overlap = 67.5312
PHY-3002 : Step(107): len = 426409, overlap = 64.7812
PHY-3002 : Step(108): len = 428647, overlap = 61.25
PHY-3002 : Step(109): len = 428551, overlap = 63.5938
PHY-3002 : Step(110): len = 429045, overlap = 63.4062
PHY-3002 : Step(111): len = 430867, overlap = 60.9062
PHY-3002 : Step(112): len = 431874, overlap = 58.7188
PHY-3002 : Step(113): len = 431078, overlap = 56.9688
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000982924
PHY-3002 : Step(114): len = 434561, overlap = 58.5938
PHY-3002 : Step(115): len = 437820, overlap = 59.5938
PHY-3002 : Step(116): len = 437913, overlap = 63.5
PHY-3002 : Step(117): len = 438644, overlap = 66.0312
PHY-3002 : Step(118): len = 441081, overlap = 65.8438
PHY-3002 : Step(119): len = 443163, overlap = 64.0938
PHY-3002 : Step(120): len = 442150, overlap = 62.2812
PHY-3002 : Step(121): len = 441829, overlap = 61.6562
PHY-3002 : Step(122): len = 443600, overlap = 62.2188
PHY-3002 : Step(123): len = 445171, overlap = 61.3438
PHY-3002 : Step(124): len = 444095, overlap = 63.5938
PHY-3002 : Step(125): len = 443710, overlap = 62.6562
PHY-3002 : Step(126): len = 445015, overlap = 60.9688
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00196585
PHY-3002 : Step(127): len = 447081, overlap = 61.1562
PHY-3002 : Step(128): len = 450703, overlap = 61.7188
PHY-3002 : Step(129): len = 451329, overlap = 60.7188
PHY-3002 : Step(130): len = 452081, overlap = 59.625
PHY-3002 : Step(131): len = 453844, overlap = 55.9062
PHY-3002 : Step(132): len = 456236, overlap = 53.3125
PHY-3002 : Step(133): len = 456559, overlap = 53.375
PHY-3002 : Step(134): len = 456517, overlap = 46.125
PHY-3002 : Step(135): len = 457191, overlap = 46.375
PHY-3002 : Step(136): len = 457782, overlap = 53.9375
PHY-3002 : Step(137): len = 457720, overlap = 48.375
PHY-3002 : Step(138): len = 457654, overlap = 46.625
PHY-3002 : Step(139): len = 457961, overlap = 50.625
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00320811
PHY-3002 : Step(140): len = 459054, overlap = 44.5
PHY-3002 : Step(141): len = 460148, overlap = 44.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019389s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/11277.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 602352, over cnt = 1276(3%), over = 7265, worst = 46
PHY-1001 : End global iterations;  0.320396s wall, 0.062500s user + 0.046875s system = 0.109375s CPU (34.1%)

PHY-1001 : Congestion index: top1 = 78.88, top5 = 59.96, top10 = 50.72, top15 = 44.87.
PHY-3001 : End congestion estimation;  0.443793s wall, 0.078125s user + 0.046875s system = 0.125000s CPU (28.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11275 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.393295s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (39.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000196533
PHY-3002 : Step(142): len = 496174, overlap = 14.8125
PHY-3002 : Step(143): len = 496802, overlap = 17.7812
PHY-3002 : Step(144): len = 496092, overlap = 20
PHY-3002 : Step(145): len = 494543, overlap = 21.6875
PHY-3002 : Step(146): len = 495996, overlap = 20.4375
PHY-3002 : Step(147): len = 496368, overlap = 19.8438
PHY-3002 : Step(148): len = 495571, overlap = 20.75
PHY-3002 : Step(149): len = 495273, overlap = 20.625
PHY-3002 : Step(150): len = 494718, overlap = 19.5625
PHY-3002 : Step(151): len = 492312, overlap = 20.1562
PHY-3002 : Step(152): len = 490395, overlap = 19.9375
PHY-3002 : Step(153): len = 488362, overlap = 17.4062
PHY-3002 : Step(154): len = 485750, overlap = 14.9688
PHY-3002 : Step(155): len = 483353, overlap = 13.9688
PHY-3002 : Step(156): len = 481072, overlap = 13.25
PHY-3002 : Step(157): len = 479529, overlap = 13.2812
PHY-3002 : Step(158): len = 477369, overlap = 13.0625
PHY-3002 : Step(159): len = 475671, overlap = 12
PHY-3002 : Step(160): len = 474140, overlap = 12.625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000393066
PHY-3002 : Step(161): len = 474965, overlap = 11.9375
PHY-3002 : Step(162): len = 478621, overlap = 11.1875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000751625
PHY-3002 : Step(163): len = 481254, overlap = 10.5625
PHY-3002 : Step(164): len = 490111, overlap = 10.625
PHY-3002 : Step(165): len = 495840, overlap = 9.6875
PHY-3002 : Step(166): len = 497050, overlap = 7.40625
PHY-3002 : Step(167): len = 497294, overlap = 6.875
PHY-3002 : Step(168): len = 497463, overlap = 9.125
PHY-3002 : Step(169): len = 498025, overlap = 9.03125
PHY-3002 : Step(170): len = 498387, overlap = 9.6875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00150325
PHY-3002 : Step(171): len = 500333, overlap = 9.8125
PHY-3002 : Step(172): len = 502966, overlap = 8
PHY-3002 : Step(173): len = 506576, overlap = 6.59375
PHY-3002 : Step(174): len = 512693, overlap = 4.0625
PHY-3002 : Step(175): len = 513197, overlap = 5.375
PHY-3002 : Step(176): len = 512237, overlap = 5.6875
PHY-3002 : Step(177): len = 511046, overlap = 5.3125
PHY-3002 : Step(178): len = 509776, overlap = 5.75
PHY-3002 : Step(179): len = 509429, overlap = 4.75
PHY-3002 : Step(180): len = 509437, overlap = 4.875
PHY-3002 : Step(181): len = 509613, overlap = 4.75
PHY-3002 : Step(182): len = 509989, overlap = 4.3125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00291584
PHY-3002 : Step(183): len = 511385, overlap = 4.3125
PHY-3002 : Step(184): len = 512918, overlap = 4.3125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 63/11277.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 609552, over cnt = 1722(4%), over = 7048, worst = 44
PHY-1001 : End global iterations;  0.392226s wall, 0.375000s user + 0.015625s system = 0.390625s CPU (99.6%)

PHY-1001 : Congestion index: top1 = 69.96, top5 = 53.43, top10 = 46.57, top15 = 42.40.
PHY-3001 : End congestion estimation;  0.526551s wall, 0.406250s user + 0.015625s system = 0.421875s CPU (80.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11275 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.390443s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (40.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00020441
PHY-3002 : Step(185): len = 511167, overlap = 60.9062
PHY-3002 : Step(186): len = 507289, overlap = 49.2188
PHY-3002 : Step(187): len = 501901, overlap = 43.7188
PHY-3002 : Step(188): len = 495913, overlap = 36.6562
PHY-3002 : Step(189): len = 491560, overlap = 37.3125
PHY-3002 : Step(190): len = 487587, overlap = 37.9375
PHY-3002 : Step(191): len = 484904, overlap = 37.1562
PHY-3002 : Step(192): len = 482933, overlap = 40.2188
PHY-3002 : Step(193): len = 480378, overlap = 39.0938
PHY-3002 : Step(194): len = 477493, overlap = 39.875
PHY-3002 : Step(195): len = 475231, overlap = 40.625
PHY-3002 : Step(196): len = 472874, overlap = 43
PHY-3002 : Step(197): len = 471465, overlap = 44.5312
PHY-3002 : Step(198): len = 469816, overlap = 44.6562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000408821
PHY-3002 : Step(199): len = 471668, overlap = 42.4688
PHY-3002 : Step(200): len = 474606, overlap = 38.6562
PHY-3002 : Step(201): len = 475564, overlap = 35.8125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000817641
PHY-3002 : Step(202): len = 480109, overlap = 30.375
PHY-3002 : Step(203): len = 484574, overlap = 28.4375
PHY-3002 : Step(204): len = 486938, overlap = 27.0312
PHY-3002 : Step(205): len = 488626, overlap = 24.2812
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 47645, tnet num: 11275, tinst num: 10036, tnode num: 57739, tedge num: 78027.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 223.56 peak overflow 3.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 355/11277.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 595416, over cnt = 1861(5%), over = 5970, worst = 32
PHY-1001 : End global iterations;  0.414829s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (79.1%)

PHY-1001 : Congestion index: top1 = 58.41, top5 = 48.21, top10 = 42.92, top15 = 39.64.
PHY-1001 : End incremental global routing;  0.549086s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (76.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11275 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.403921s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (50.3%)

OPT-1001 : 6 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 9927 has valid locations, 37 needs to be replaced
PHY-3001 : design contains 10067 instances, 6110 luts, 3073 seqs, 753 slices, 144 macros(753 instances: 494 mslices 259 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 491360
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9496/11308.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 597680, over cnt = 1858(5%), over = 5975, worst = 32
PHY-1001 : End global iterations;  0.072591s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (64.6%)

PHY-1001 : Congestion index: top1 = 58.32, top5 = 48.18, top10 = 42.92, top15 = 39.69.
PHY-3001 : End congestion estimation;  0.222779s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (70.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 47769, tnet num: 11306, tinst num: 10067, tnode num: 57941, tedge num: 78213.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11306 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.185192s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (51.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(206): len = 491196, overlap = 0
PHY-3002 : Step(207): len = 491128, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9507/11308.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 597456, over cnt = 1872(5%), over = 6001, worst = 32
PHY-1001 : End global iterations;  0.067350s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (69.6%)

PHY-1001 : Congestion index: top1 = 58.49, top5 = 48.24, top10 = 42.98, top15 = 39.72.
PHY-3001 : End congestion estimation;  0.217948s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (93.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11306 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.413149s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (64.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000782089
PHY-3002 : Step(208): len = 491103, overlap = 24.2812
PHY-3002 : Step(209): len = 491146, overlap = 24.4062
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00156418
PHY-3002 : Step(210): len = 491129, overlap = 24.2812
PHY-3002 : Step(211): len = 491129, overlap = 24.2812
PHY-3001 : Final: Len = 491129, Over = 24.2812
PHY-3001 : End incremental placement;  2.344452s wall, 1.296875s user + 0.000000s system = 1.296875s CPU (55.3%)

OPT-1001 : Total overflow 223.88 peak overflow 3.00
OPT-1001 : End high-fanout net optimization;  3.532405s wall, 1.921875s user + 0.000000s system = 1.921875s CPU (54.4%)

OPT-1001 : Current memory(MB): used = 503, reserve = 482, peak = 513.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9506/11308.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 597384, over cnt = 1858(5%), over = 5892, worst = 32
PHY-1002 : len = 618464, over cnt = 1159(3%), over = 3159, worst = 32
PHY-1002 : len = 645896, over cnt = 263(0%), over = 557, worst = 16
PHY-1002 : len = 649176, over cnt = 114(0%), over = 212, worst = 9
PHY-1002 : len = 649736, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.592900s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (44.8%)

PHY-1001 : Congestion index: top1 = 48.36, top5 = 42.66, top10 = 39.45, top15 = 37.21.
OPT-1001 : End congestion update;  0.746353s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (44.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11306 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.333154s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (89.1%)

OPT-0007 : Start: WNS -4311 TNS -48338 NUM_FEPS 43
OPT-0007 : Iter 1: improved WNS -4311 TNS -47764 NUM_FEPS 41 with 8 cells processed and 206 slack improved
OPT-0007 : Iter 2: improved WNS -4311 TNS -47764 NUM_FEPS 41 with 3 cells processed and 0 slack improved
OPT-1001 : End global optimization;  1.096085s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (58.4%)

OPT-1001 : Current memory(MB): used = 500, reserve = 479, peak = 513.
OPT-1001 : End physical optimization;  5.633334s wall, 3.156250s user + 0.062500s system = 3.218750s CPU (57.1%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6110 LUT to BLE ...
SYN-4008 : Packed 6110 LUT and 1133 SEQ to BLE.
SYN-4003 : Packing 1940 remaining SEQ's ...
SYN-4005 : Packed 1414 SEQ with LUT/SLICE
SYN-4006 : 3696 single LUT's are left
SYN-4006 : 526 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 6636/8100 primitive instances ...
PHY-3001 : End packing;  0.428096s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (69.3%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 4556 instances
RUN-1001 : 2211 mslices, 2212 lslices, 100 pads, 25 brams, 3 dsps
RUN-1001 : There are total 10341 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 5472 nets have 2 pins
RUN-1001 : 3445 nets have [3 - 5] pins
RUN-1001 : 875 nets have [6 - 10] pins
RUN-1001 : 302 nets have [11 - 20] pins
RUN-1001 : 232 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : design contains 4554 instances, 4423 slices, 144 macros(753 instances: 494 mslices 259 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : After packing: Len = 501205, Over = 82.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5422/10341.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 639896, over cnt = 1048(2%), over = 1576, worst = 8
PHY-1002 : len = 643752, over cnt = 619(1%), over = 844, worst = 7
PHY-1002 : len = 650576, over cnt = 178(0%), over = 231, worst = 4
PHY-1002 : len = 652168, over cnt = 71(0%), over = 88, worst = 4
PHY-1002 : len = 653480, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.682893s wall, 0.531250s user + 0.015625s system = 0.546875s CPU (80.1%)

PHY-1001 : Congestion index: top1 = 49.16, top5 = 43.08, top10 = 39.73, top15 = 37.31.
PHY-3001 : End congestion estimation;  0.898108s wall, 0.656250s user + 0.015625s system = 0.671875s CPU (74.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 44881, tnet num: 10339, tinst num: 4554, tnode num: 52761, tedge num: 75868.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10339 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.294260s wall, 0.750000s user + 0.015625s system = 0.765625s CPU (59.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.79722e-05
PHY-3002 : Step(212): len = 492668, overlap = 84
PHY-3002 : Step(213): len = 485317, overlap = 94.5
PHY-3002 : Step(214): len = 481404, overlap = 103.25
PHY-3002 : Step(215): len = 478292, overlap = 106
PHY-3002 : Step(216): len = 475667, overlap = 114.75
PHY-3002 : Step(217): len = 474054, overlap = 123.25
PHY-3002 : Step(218): len = 473088, overlap = 125
PHY-3002 : Step(219): len = 472360, overlap = 128.25
PHY-3002 : Step(220): len = 471964, overlap = 128.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000135944
PHY-3002 : Step(221): len = 478497, overlap = 123
PHY-3002 : Step(222): len = 483594, overlap = 112.75
PHY-3002 : Step(223): len = 484439, overlap = 107.5
PHY-3002 : Step(224): len = 485220, overlap = 110.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000271889
PHY-3002 : Step(225): len = 491136, overlap = 97.5
PHY-3002 : Step(226): len = 496664, overlap = 85.75
PHY-3002 : Step(227): len = 500578, overlap = 77.75
PHY-3002 : Step(228): len = 499685, overlap = 77.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.879688s wall, 0.109375s user + 0.234375s system = 0.343750s CPU (39.1%)

PHY-3001 : Trial Legalized: Len = 537455
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 517/10341.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 650512, over cnt = 1438(4%), over = 2392, worst = 7
PHY-1002 : len = 660160, over cnt = 863(2%), over = 1274, worst = 6
PHY-1002 : len = 669216, over cnt = 346(0%), over = 499, worst = 6
PHY-1002 : len = 674440, over cnt = 60(0%), over = 72, worst = 4
PHY-1002 : len = 675312, over cnt = 12(0%), over = 12, worst = 1
PHY-1001 : End global iterations;  0.992176s wall, 0.453125s user + 0.031250s system = 0.484375s CPU (48.8%)

PHY-1001 : Congestion index: top1 = 49.83, top5 = 43.88, top10 = 40.74, top15 = 38.60.
PHY-3001 : End congestion estimation;  1.209340s wall, 0.609375s user + 0.031250s system = 0.640625s CPU (53.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10339 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.421557s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (48.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000171806
PHY-3002 : Step(229): len = 521765, overlap = 9.25
PHY-3002 : Step(230): len = 513448, overlap = 19
PHY-3002 : Step(231): len = 506743, overlap = 29.5
PHY-3002 : Step(232): len = 501209, overlap = 44.25
PHY-3002 : Step(233): len = 498803, overlap = 55.25
PHY-3002 : Step(234): len = 497808, overlap = 57
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000343611
PHY-3002 : Step(235): len = 504617, overlap = 46.5
PHY-3002 : Step(236): len = 507826, overlap = 43
PHY-3002 : Step(237): len = 508690, overlap = 43.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000655842
PHY-3002 : Step(238): len = 513483, overlap = 39.25
PHY-3002 : Step(239): len = 520133, overlap = 39
PHY-3002 : Step(240): len = 524652, overlap = 33.75
PHY-3002 : Step(241): len = 522812, overlap = 33
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010254s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 536403, Over = 0
PHY-3001 : Spreading special nets. 46 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.028633s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (109.1%)

PHY-3001 : 64 instances has been re-located, deltaX = 17, deltaY = 38, maxDist = 2.
PHY-3001 : Final: Len = 537395, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 44881, tnet num: 10339, tinst num: 4554, tnode num: 52761, tedge num: 75868.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.007586s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (57.4%)

RUN-1004 : used memory is 466 MB, reserved memory is 446 MB, peak memory is 526 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2655/10341.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 662648, over cnt = 1340(3%), over = 2132, worst = 7
PHY-1002 : len = 669728, over cnt = 839(2%), over = 1165, worst = 7
PHY-1002 : len = 679352, over cnt = 249(0%), over = 318, worst = 3
PHY-1002 : len = 680272, over cnt = 179(0%), over = 225, worst = 3
PHY-1002 : len = 682752, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.933500s wall, 0.562500s user + 0.015625s system = 0.578125s CPU (61.9%)

PHY-1001 : Congestion index: top1 = 48.53, top5 = 43.26, top10 = 40.01, top15 = 37.79.
PHY-1001 : End incremental global routing;  1.135655s wall, 0.781250s user + 0.015625s system = 0.796875s CPU (70.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10339 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.415205s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (75.3%)

OPT-1001 : 3 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4448 has valid locations, 13 needs to be replaced
PHY-3001 : design contains 4564 instances, 4433 slices, 144 macros(753 instances: 494 mslices 259 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 539296
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9411/10351.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 684920, over cnt = 26(0%), over = 29, worst = 2
PHY-1002 : len = 685040, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 685072, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.275076s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (45.4%)

PHY-1001 : Congestion index: top1 = 48.53, top5 = 43.26, top10 = 40.02, top15 = 37.83.
PHY-3001 : End congestion estimation;  0.490268s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (54.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 44980, tnet num: 10349, tinst num: 4564, tnode num: 52890, tedge num: 76018.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10349 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.403632s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (51.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(242): len = 538511, overlap = 0
PHY-3002 : Step(243): len = 538392, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9403/10351.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 683656, over cnt = 34(0%), over = 45, worst = 3
PHY-1002 : len = 683632, over cnt = 19(0%), over = 25, worst = 3
PHY-1002 : len = 683808, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 683840, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.361991s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (69.1%)

PHY-1001 : Congestion index: top1 = 48.53, top5 = 43.32, top10 = 40.05, top15 = 37.85.
PHY-3001 : End congestion estimation;  0.565954s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (69.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10349 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.433153s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (79.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000188691
PHY-3002 : Step(244): len = 538245, overlap = 0
PHY-3002 : Step(245): len = 538245, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004042s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 538255, Over = 0
PHY-3001 : End spreading;  0.025777s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (60.6%)

PHY-3001 : Final: Len = 538255, Over = 0
PHY-3001 : End incremental placement;  3.164153s wall, 1.843750s user + 0.046875s system = 1.890625s CPU (59.8%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  4.986238s wall, 3.140625s user + 0.093750s system = 3.234375s CPU (64.9%)

OPT-1001 : Current memory(MB): used = 542, reserve = 526, peak = 544.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9409/10351.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 683696, over cnt = 20(0%), over = 28, worst = 4
PHY-1002 : len = 683848, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 683904, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.267736s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (52.5%)

PHY-1001 : Congestion index: top1 = 48.53, top5 = 43.29, top10 = 40.04, top15 = 37.86.
OPT-1001 : End congestion update;  0.473436s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (52.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10349 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.340458s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (82.6%)

OPT-0007 : Start: WNS -4205 TNS -44436 NUM_FEPS 28
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4461 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4564 instances, 4433 slices, 144 macros(753 instances: 494 mslices 259 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Initial: Len = 547303, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.024830s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 5 instances has been re-located, deltaX = 0, deltaY = 3, maxDist = 1.
PHY-3001 : Final: Len = 547393, Over = 0
PHY-3001 : End incremental legalization;  0.196469s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (79.5%)

OPT-0007 : Iter 1: improved WNS -4155 TNS -27698 NUM_FEPS 20 with 35 cells processed and 12577 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4461 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4564 instances, 4433 slices, 144 macros(753 instances: 494 mslices 259 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Initial: Len = 549985, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.027804s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 2 instances has been re-located, deltaX = 0, deltaY = 2, maxDist = 1.
PHY-3001 : Final: Len = 550007, Over = 0
PHY-3001 : End incremental legalization;  0.199706s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (78.2%)

OPT-0007 : Iter 2: improved WNS -4105 TNS -25097 NUM_FEPS 20 with 23 cells processed and 3868 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4461 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4564 instances, 4433 slices, 144 macros(753 instances: 494 mslices 259 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Initial: Len = 550221, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.028918s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (54.0%)

PHY-3001 : 3 instances has been re-located, deltaX = 0, deltaY = 3, maxDist = 1.
PHY-3001 : Final: Len = 550247, Over = 0
PHY-3001 : End incremental legalization;  0.196811s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (79.4%)

OPT-0007 : Iter 3: improved WNS -4105 TNS -24727 NUM_FEPS 20 with 17 cells processed and 413 slack improved
OPT-1001 : End path based optimization;  1.663391s wall, 1.187500s user + 0.031250s system = 1.218750s CPU (73.3%)

OPT-1001 : Current memory(MB): used = 542, reserve = 526, peak = 544.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10349 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.332465s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (89.3%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9245/10351.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 696304, over cnt = 62(0%), over = 68, worst = 3
PHY-1002 : len = 696392, over cnt = 34(0%), over = 35, worst = 2
PHY-1002 : len = 696560, over cnt = 10(0%), over = 10, worst = 1
PHY-1002 : len = 696680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.396646s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (55.1%)

PHY-1001 : Congestion index: top1 = 48.71, top5 = 43.51, top10 = 40.29, top15 = 38.14.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10349 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.333315s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (79.7%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -4105 TNS -24727 NUM_FEPS 20
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 48.241379
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -4105ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 10351 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 10351 nets
OPT-1001 : End physical optimization;  9.103907s wall, 5.921875s user + 0.140625s system = 6.062500s CPU (66.6%)

RUN-1003 : finish command "place" in  28.934757s wall, 15.125000s user + 1.593750s system = 16.718750s CPU (57.8%)

RUN-1004 : used memory is 453 MB, reserved memory is 431 MB, peak memory is 544 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_place.db" in  1.124726s wall, 1.281250s user + 0.015625s system = 1.296875s CPU (115.3%)

RUN-1004 : used memory is 454 MB, reserved memory is 435 MB, peak memory is 544 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 4566 instances
RUN-1001 : 2214 mslices, 2219 lslices, 100 pads, 25 brams, 3 dsps
RUN-1001 : There are total 10351 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 5469 nets have 2 pins
RUN-1001 : 3446 nets have [3 - 5] pins
RUN-1001 : 879 nets have [6 - 10] pins
RUN-1001 : 305 nets have [11 - 20] pins
RUN-1001 : 237 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 44980, tnet num: 10349, tinst num: 4564, tnode num: 52890, tedge num: 76018.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 2214 mslices, 2219 lslices, 100 pads, 25 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10349 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 660480, over cnt = 1392(3%), over = 2405, worst = 7
PHY-1002 : len = 670152, over cnt = 782(2%), over = 1207, worst = 6
PHY-1002 : len = 677440, over cnt = 457(1%), over = 661, worst = 5
PHY-1002 : len = 685040, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.778467s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (44.2%)

PHY-1001 : Congestion index: top1 = 48.99, top5 = 42.97, top10 = 39.89, top15 = 37.63.
PHY-1001 : End global routing;  0.958055s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (45.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 546, reserve = 532, peak = 546.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[0] is skipped due to 0 input or output
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 797, reserve = 784, peak = 797.
PHY-1001 : End build detailed router design. 2.749669s wall, 1.500000s user + 0.000000s system = 1.500000s CPU (54.6%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 117656, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.455261s wall, 0.906250s user + 0.000000s system = 0.906250s CPU (62.3%)

PHY-1001 : Current memory(MB): used = 831, reserve = 820, peak = 831.
PHY-1001 : End phase 1; 1.460806s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (63.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 1.82374e+06, over cnt = 763(0%), over = 767, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 836, reserve = 823, peak = 836.
PHY-1001 : End initial routed; 23.806653s wall, 11.953125s user + 0.046875s system = 12.000000s CPU (50.4%)

PHY-1001 : Update timing.....
PHY-1001 : 244/9687(2%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.797   |  -120.261  |  89   
RUN-1001 :   Hold   |   0.088   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.605239s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (47.7%)

PHY-1001 : Current memory(MB): used = 843, reserve = 830, peak = 843.
PHY-1001 : End phase 2; 25.411954s wall, 12.718750s user + 0.046875s system = 12.765625s CPU (50.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 23 pins with SWNS -3.797ns STNS -114.466ns FEP 89.
PHY-1001 : End OPT Iter 1; 0.131176s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (47.6%)

PHY-1022 : len = 1.82393e+06, over cnt = 776(0%), over = 780, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.264899s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (47.2%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.79169e+06, over cnt = 186(0%), over = 186, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 1.560461s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (44.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.78924e+06, over cnt = 36(0%), over = 36, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.366123s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (34.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.78922e+06, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.148644s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (42.0%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.78897e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.111732s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (28.0%)

PHY-1001 : Update timing.....
PHY-1001 : 242/9687(2%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.797   |  -118.990  |  90   
RUN-1001 :   Hold   |   0.088   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.616120s wall, 0.843750s user + 0.000000s system = 0.843750s CPU (52.2%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 233 feed throughs used by 149 nets
PHY-1001 : End commit to database; 1.138831s wall, 0.531250s user + 0.031250s system = 0.562500s CPU (49.4%)

PHY-1001 : Current memory(MB): used = 912, reserve = 902, peak = 912.
PHY-1001 : End phase 3; 5.401282s wall, 2.546875s user + 0.031250s system = 2.578125s CPU (47.7%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 19 pins with SWNS -3.652ns STNS -109.913ns FEP 90.
PHY-1001 : End OPT Iter 1; 0.158074s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (69.2%)

PHY-1022 : len = 1.789e+06, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.280464s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (55.7%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-3.652ns, -109.913ns, 90}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.78897e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.103725s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (30.1%)

PHY-1001 : Update timing.....
PHY-1001 : 242/9687(2%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.652   |  -119.544  |  91   
RUN-1001 :   Hold   |   0.088   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.578643s wall, 0.812500s user + 0.000000s system = 0.812500s CPU (51.5%)

PHY-1001 : Current memory(MB): used = 919, reserve = 908, peak = 919.
PHY-1001 : End phase 4; 1.986720s wall, 1.015625s user + 0.000000s system = 1.015625s CPU (51.1%)

PHY-1003 : Routed, final wirelength = 1.78897e+06
PHY-1001 : Current memory(MB): used = 919, reserve = 908, peak = 919.
PHY-1001 : End export database. 0.032105s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (97.3%)

PHY-1001 : End detail routing;  37.289377s wall, 18.875000s user + 0.078125s system = 18.953125s CPU (50.8%)

RUN-1003 : finish command "route" in  39.624002s wall, 20.140625s user + 0.125000s system = 20.265625s CPU (51.1%)

RUN-1004 : used memory is 864 MB, reserved memory is 854 MB, peak memory is 919 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        45
  #input                    7
  #output                  36
  #inout                    2

Utilization Statistics
#lut                     8011   out of  19600   40.87%
#reg                     3203   out of  19600   16.34%
#le                      8528
  #lut only              5325   out of   8528   62.44%
  #reg only               517   out of   8528    6.06%
  #lut&reg               2686   out of   8528   31.50%
#dsp                        3   out of     29   10.34%
#bram                      17   out of     64   26.56%
  #bram9k                  17
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       45   out of    188   23.94%
  #ireg                     5
  #oreg                    10
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  1570
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    256
#3        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    198
#4        config_inst_syn_9                        GCLK               config             config_inst.jtck               92
#5        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 75
#6        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    55


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS25          N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[7]        OUTPUT         P5        LVCMOS33           8            NONE        OREG     
     LED[6]        OUTPUT         N5        LVCMOS33           8            NONE        OREG     
     LED[5]        OUTPUT         P4        LVCMOS33           8            NONE        OREG     
     LED[4]        OUTPUT         M5        LVCMOS33           8            NONE        OREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS25           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                        |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |CortexM0_SoC                                  |8528   |7258    |753     |3219    |25      |3       |
|  ISP                               |AHBISP                                        |1349   |675     |329     |771     |8       |0       |
|    u_5X5Window                     |slidingWindow_5X5                             |607    |237     |145     |343     |8       |0       |
|      u_fifo_1                      |fifo_buf                                      |68     |25      |18      |43      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |6      |2       |0       |6       |2       |0       |
|      u_fifo_2                      |fifo_buf                                      |70     |24      |18      |44      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |4      |4       |0       |4       |2       |0       |
|      u_fifo_3                      |fifo_buf                                      |67     |31      |18      |42      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |7      |4       |0       |7       |2       |0       |
|      u_fifo_4                      |fifo_buf                                      |67     |30      |18      |42      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |7      |3       |0       |7       |2       |0       |
|    u_bypass                        |bypass                                        |134    |94      |40      |34      |0       |0       |
|    u_demosaic                      |demosaic                                      |397    |151     |132     |275     |0       |0       |
|      u1_conv_mask5                 |conv_mask5                                    |105    |30      |30      |78      |0       |0       |
|      u2_conv_mask5                 |conv_mask5                                    |66     |27      |23      |44      |0       |0       |
|      u_conv_mask4                  |conv_mask4                                    |74     |29      |29      |46      |0       |0       |
|      u_conv_mask6                  |conv_mask6                                    |87     |33      |33      |68      |0       |0       |
|    u_gamma                         |gamma                                         |22     |22      |0       |19      |0       |0       |
|      u_blue_gamma_rom              |gamma_rom                                     |14     |14      |0       |11      |0       |0       |
|      u_green_gamma_rom             |gamma_rom                                     |5      |5       |0       |5       |0       |0       |
|      u_red_gamma_rom               |gamma_rom                                     |3      |3       |0       |3       |0       |0       |
|  Interconncet                      |AHBlite_Interconnect                          |5      |5       |0       |3       |0       |0       |
|    Decoder                         |AHBlite_Decoder                               |2      |2       |0       |0       |0       |0       |
|    SlaveMUX                        |AHBlite_SlaveMUX                              |3      |3       |0       |3       |0       |0       |
|  RAMCODE_Interface                 |AHBlite_Block_RAM                             |14     |14      |0       |14      |0       |0       |
|  RAMDATA_Interface                 |AHBlite_Block_RAM                             |50     |50      |0       |23      |0       |0       |
|  RAM_CODE                          |Block_RAM                                     |2      |2       |0       |1       |4       |0       |
|  RAM_DATA                          |Block_RAM                                     |0      |0       |0       |0       |4       |0       |
|  U_APB_GPIO                        |APB_GPIO                                      |2      |2       |0       |2       |0       |0       |
|  U_APB_SDCARD_CONTROL              |APB_SDCARD_CONTROL                            |2      |2       |0       |2       |0       |0       |
|  U_sdram                           |SDRAM                                         |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                        |cmsdk_ahb_to_apb                              |8      |8       |0       |6       |0       |0       |
|  clk_gen_inst                      |clk_gen                                       |0      |0       |0       |0       |0       |0       |
|  fifo                              |sd2isp_fifo                                   |145    |101     |18      |116     |2       |0       |
|    ram_inst                        |ram_infer_sd2isp_fifo                         |12     |12      |0       |12      |2       |0       |
|    rd_to_wr_cross_inst             |fifo_cross_domain_addr_process_al_sd2isp_fifo |35     |25      |0       |35      |0       |0       |
|    wr_to_rd_cross_inst             |fifo_cross_domain_addr_process_al_sd2isp_fifo |39     |37      |0       |39      |0       |0       |
|  sd_reader                         |sd_reader                                     |596    |482     |100     |272     |0       |0       |
|    u_sdcmd_ctrl                    |sdcmd_ctrl                                    |290    |248     |34      |144     |0       |0       |
|  sdram_top_inst                    |sdram_top                                     |778    |594     |115     |388     |6       |0       |
|    fifo_ctrl_inst                  |fifo_ctrl                                     |396    |258     |69      |267     |6       |0       |
|      rd_fifo_data                  |fifo_data                                     |137    |90      |18      |110     |2       |0       |
|        ram_inst                    |ram_infer_fifo_data                           |18     |14      |0       |18      |2       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |38     |32      |0       |38      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |23     |18      |0       |23      |0       |0       |
|      wr_fifo_data                  |fifo_data                                     |174    |107     |27      |129     |4       |0       |
|        ram_inst                    |ram_infer_fifo_data                           |32     |14      |0       |32      |4       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |35     |28      |0       |35      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |40     |32      |0       |37      |0       |0       |
|    sdram_ctrl_inst                 |sdram_ctrl                                    |382    |336     |46      |121     |0       |0       |
|      sdram_a_ref_inst              |sdram_a_ref                                   |57     |45      |12      |22      |0       |0       |
|      sdram_arbit_inst              |sdram_arbit                                   |59     |59      |0       |9       |0       |0       |
|      sdram_init_inst               |sdram_init                                    |49     |45      |4       |30      |0       |0       |
|      sdram_read_inst               |sdram_read                                    |120    |102     |18      |30      |0       |0       |
|      sdram_write_inst              |sdram_write                                   |97     |85      |12      |30      |0       |0       |
|  u_logic                           |cortexm0ds_logic                              |5057   |4990    |51      |1363    |0       |3       |
|  vga_ctrl_inst                     |vga_ctrl                                      |150    |85      |65      |26      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER                                |346    |230     |69      |211     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                       |346    |230     |69      |211     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                   |125    |85      |0       |116     |0       |0       |
|        reg_inst                    |register                                      |125    |85      |0       |116     |0       |0       |
|      trigger_inst                  |trigger                                       |221    |145     |69      |95      |0       |0       |
|        bus_inst                    |bus_top                                       |9      |9       |0       |9       |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det                                       |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det                                       |1      |1       |0       |1       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det                                       |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det                                       |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[5]$bus_nodes |bus_det                                       |2      |2       |0       |2       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                      |125    |88      |37      |54      |0       |0       |
+----------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5424  
    #2          2       2100  
    #3          3       727   
    #4          4       619   
    #5        5-10      942   
    #6        11-50     458   
    #7       51-100      18   
    #8       101-500     2    
  Average     3.14            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.372038s wall, 1.078125s user + 0.015625s system = 1.093750s CPU (79.7%)

RUN-1004 : used memory is 865 MB, reserved memory is 856 MB, peak memory is 920 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 44980, tnet num: 10349, tinst num: 4564, tnode num: 52890, tedge num: 76018.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 10349 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 6 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
		SWCLK_dup_1
		config_inst_syn_10
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: bfd6631dc55fe05ef388e2d8469b4d6b082d457722894efc336616c787f98a09 -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 4564
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 10351, pip num: 117465
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 233
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3153 valid insts, and 319312 bits set as '1'.
BIT-1004 : the usercode register value: 00000000100111111100100110001011
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  16.574535s wall, 83.125000s user + 0.937500s system = 84.062500s CPU (507.2%)

RUN-1004 : used memory is 921 MB, reserved memory is 918 MB, peak memory is 1087 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240513_172610.log"
