static void F_1 ( enum V_1 V_2 )\r\n{\r\nT_1 V_3 , V_4 , V_5 ;\r\nT_1 V_6 , V_7 ;\r\nint V_8 = 0 ;\r\nV_3 = F_2 ( V_9 + V_10 ) &\r\n~ ( V_11 ) ;\r\nV_5 = F_2 ( V_12 + V_13 ) &\r\n~ ( V_14 ) ;\r\nV_4 = F_2 ( V_15 + V_16 ) &\r\n~ ( V_17 ) ;\r\nV_6 = F_2 ( V_15 + V_18 ) &\r\n~ ( V_17 ) ;\r\nV_7 = F_2 ( V_15 + V_19 ) &\r\n~ ( V_17 ) ;\r\nswitch ( V_2 ) {\r\ncase V_20 :\r\nbreak;\r\ncase V_21 :\r\nV_5 |= 0x1 << V_22 ;\r\nbreak;\r\ncase V_23 :\r\ncase V_24 :\r\nV_3 |= V_11\r\n| V_25 ;\r\nif ( V_2 == V_23 ) {\r\nV_5 |= 0x1 << V_22 ;\r\nV_5 &= ~ V_26 ;\r\nV_5 &= ~ V_27 ;\r\nV_8 = 0 ;\r\n} else {\r\nV_5 |= 0x2 << V_22 ;\r\nV_5 |= 0x3 << V_28 ;\r\nV_5 |= V_26 ;\r\nV_5 |= V_27 ;\r\nV_8 = 1 ;\r\n}\r\nV_4 |= V_17 ;\r\nbreak;\r\ncase V_29 :\r\nV_5 |= 0x2 << V_22 ;\r\nbreak;\r\ndefault:\r\nF_3 ( V_30 L_1 , V_2 ) ;\r\nreturn;\r\n}\r\nF_4 ( V_3 , V_9 + V_10 ) ;\r\nF_4 ( V_5 , V_12 + V_13 ) ;\r\nF_4 ( V_4 , V_15 + V_16 ) ;\r\nF_4 ( V_4 , V_15 + V_31 ) ;\r\nif ( V_8 ) {\r\nV_6 |= V_17 ;\r\nV_7 |= V_17 ;\r\nF_4 ( V_6 , V_15 + V_18 ) ;\r\nF_4 ( V_7 , V_15 + V_19 ) ;\r\n}\r\n}\r\nstatic int F_5 ( T_2 V_32 )\r\n{\r\nswitch ( V_32 ) {\r\ncase V_33 :\r\nF_1 ( V_24 ) ;\r\nbreak;\r\ncase V_34 :\r\nbreak;\r\ndefault:\r\nreturn - V_35 ;\r\n}\r\nif ( V_32 == V_33 ) {\r\nF_6 () ;\r\nF_7 () ;\r\nF_4 ( 0 , V_15 + V_18 ) ;\r\nF_4 ( 0 , V_15 + V_19 ) ;\r\nif ( V_36 )\r\nV_36 ( V_37 ) ;\r\nelse\r\nF_8 () ;\r\n} else {\r\nF_8 () ;\r\n}\r\nF_1 ( V_38 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_9 ( T_2 V_32 )\r\n{\r\nreturn ( V_32 > V_39 && V_32 <= V_40 ) ;\r\n}\r\nstatic inline int F_10 ( void )\r\n{\r\nint V_41 = F_11 () ;\r\nif ( F_12 ( ! V_41 ) )\r\nF_8 () ;\r\nreturn V_41 ;\r\n}\r\nstatic void F_13 ( void )\r\n{\r\nF_10 () ;\r\n}\r\nstatic int T_3 F_14 (\r\nT_4 V_42 ,\r\nvoid T_5 * * V_43 ,\r\nT_6 * V_44 )\r\n{\r\nstruct V_45 * V_46 ;\r\nstruct V_47 * V_48 ;\r\nstruct V_49 * V_50 ;\r\nunsigned long V_51 ;\r\nvoid T_5 * V_52 ;\r\nT_6 V_53 ;\r\nint V_41 = 0 ;\r\nV_46 = F_15 ( NULL , NULL , L_2 ) ;\r\nif ( ! V_46 ) {\r\nF_16 ( L_3 , V_54 ) ;\r\nreturn - V_55 ;\r\n}\r\nV_48 = F_17 ( V_46 ) ;\r\nif ( ! V_48 ) {\r\nF_16 ( L_4 , V_54 ) ;\r\nV_41 = - V_55 ;\r\ngoto V_56;\r\n}\r\nV_50 = F_18 ( & V_48 -> V_57 , NULL ) ;\r\nif ( ! V_50 ) {\r\nF_16 ( L_5 , V_54 ) ;\r\nV_41 = - V_55 ;\r\ngoto V_56;\r\n}\r\nV_51 = F_19 ( V_50 , V_42 ) ;\r\nif ( ! V_51 ) {\r\nF_16 ( L_6 , V_54 ) ;\r\nV_41 = - V_58 ;\r\ngoto V_56;\r\n}\r\nV_53 = F_20 ( V_50 , V_51 ) ;\r\nV_52 = F_21 ( V_53 , V_42 , false ) ;\r\nif ( V_44 )\r\n* V_44 = V_53 ;\r\nif ( V_43 )\r\n* V_43 = V_52 ;\r\nV_56:\r\nF_22 ( V_46 ) ;\r\nreturn V_41 ;\r\n}\r\nstatic int T_3 F_23 ( const struct V_59 * V_60 )\r\n{\r\nstruct V_61 * V_62 ;\r\nint V_41 ;\r\nvoid (* F_24)( void T_5 * ) = V_60 -> F_24 ;\r\nif ( ! F_24 )\r\nreturn 0 ;\r\nif ( ! V_60 -> V_63 || ! * V_60 -> V_63 )\r\nreturn - V_35 ;\r\nV_41 = F_14 (\r\n* V_60 -> V_63 + sizeof( * V_62 ) ,\r\n& V_37 , NULL ) ;\r\nif ( V_41 )\r\nreturn V_41 ;\r\nV_62 = V_37 ;\r\nV_62 -> V_64 = V_60 -> V_65 ;\r\nmemcpy ( V_62 -> V_66 , V_60 -> V_67 ,\r\nsizeof( * V_62 -> V_66 ) * V_60 -> V_65 ) ;\r\nV_62 -> V_68 = F_25 ( V_60 -> V_69 , V_70 ) ;\r\nif ( ! V_62 -> V_68 ) {\r\nV_41 = - V_58 ;\r\ngoto V_71;\r\n}\r\nV_62 -> V_72 = F_25 ( V_60 -> V_73 , V_70 ) ;\r\nif ( ! V_62 -> V_72 ) {\r\nV_41 = - V_58 ;\r\ngoto V_74;\r\n}\r\nV_36 = F_26 (\r\nV_37 + sizeof( * V_62 ) ,\r\nF_24 ,\r\n* V_60 -> V_63 ) ;\r\nreturn 0 ;\r\nV_74:\r\nF_27 ( V_62 -> V_68 ) ;\r\nV_71:\r\nreturn V_41 ;\r\n}\r\nstatic int T_3 F_28 ( const struct V_59 * V_75 )\r\n{\r\nint V_41 ;\r\nstruct V_76 * V_77 = F_29 ( NULL , L_7 ) ;\r\nif ( F_30 ( V_77 ) )\r\nreturn F_31 ( V_77 ) ;\r\nV_41 = F_32 ( V_77 ) ;\r\nif ( V_41 )\r\nreturn V_41 ;\r\nV_78 = F_13 ;\r\nV_12 = F_25 ( V_75 -> V_79 , V_70 ) ;\r\nV_9 = F_25 ( V_75 -> V_80 , V_70 ) ;\r\nV_15 = F_25 ( V_75 -> V_81 , V_70 ) ;\r\nF_33 ( ! V_12 || ! V_9 || ! V_15 ) ;\r\nF_1 ( V_38 ) ;\r\nV_41 = F_34 () ;\r\nif ( V_41 )\r\nF_16 ( L_8 , V_54 , V_41 ) ;\r\nV_41 = F_23 ( V_75 ) ;\r\nif ( V_41 )\r\nF_16 ( L_9 ,\r\nV_54 , V_41 ) ;\r\nF_35 ( & V_82 ) ;\r\nreturn 0 ;\r\n}\r\nvoid T_3 F_36 ( void )\r\n{\r\nif ( F_37 ( V_83 ) )\r\nF_28 ( & V_84 ) ;\r\n}\r\nvoid T_3 F_38 ( void )\r\n{\r\nif ( F_37 ( V_85 ) )\r\nF_28 ( & V_86 ) ;\r\n}
