5 a 1 * 0
8 /data/cf/uvlogic1/uvg/trevorw/projects/covered/diags/verilog -t main -vcd generate2.vcd -o generate2.cdd -v generate2.v
3 0 $root $root NA 0 0 1
3 0 main main generate2.v 1 25 1
2 1 20 9000c 1 0 20004 0 0 1 4 0
2 2 20 10005 0 1 400 0 0 bar.x
2 3 20 1000c 1 37 1006 1 2
2 4 21 20003 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 5 21 10003 2 2c 12000a 4 0 32 2 aa aa aa aa aa aa aa aa
2 6 22 9000c 1 0 20008 0 0 1 4 1
2 7 22 10005 0 1 400 0 0 bar.x
2 8 22 1000c 1 37 a 6 7
1 a 0 80000 1 0 31 0 32 1 0 0 0 0 0 0 0 0
4 8 0 0
4 5 8 0
4 3 5 5
3 0 foobar main.bar generate2.v 29 33 1
1 x 31 830004 1 0 0 0 1 1 102
