// Seed: 4045162618
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = id_2;
endmodule
module module_1 #(
    parameter id_11 = 32'd40,
    parameter id_15 = 32'd84,
    parameter id_3  = 32'd1
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    _id_11,
    id_12,
    id_13
);
  input wire id_13;
  input wire id_12;
  inout wire _id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  module_0 modCall_1 (
      id_13,
      id_7,
      id_4
  );
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire _id_3;
  output wire id_2;
  input wire id_1;
  wire id_14 = id_11;
  logic [id_3 : id_11] _id_15;
  id_16 :
  assert property (@(id_14 or posedge 1 | -1) -1'h0 & id_16 == id_7)
  else;
  wire [id_15 : -1 'd0] id_17;
  assign id_17 = id_1;
  wire id_18;
  wire  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ,  id_51  ,  id_52  ,  id_53  ,  id_54  ;
  localparam id_55 = 1;
  logic id_56;
endmodule
