
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Sun Aug  7 17:10:46 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /home/anku/work2/bmanip/64/dataset.yaml \
//                  --cgf /home/anku/work2/bmanip/64/rv64ib.yaml \
 \
//                  -- xlen 64  \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the rori instruction of the RISC-V RV64Zbb,RV64Zbkb,RV64Zk,RV64Zkn,RV64Zks extension for the rori covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV64IZbb,RV64IZbkb,RV64IZk,RV64IZkn,RV64IZks")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*64.*);check ISA:=regex(.*I.*Zbb.*);def TEST_CASE_1=True;",rori)

RVTEST_CASE(1,"//check ISA:=regex(.*64.*);check ISA:=regex(.*I.*Zbkb.*);def TEST_CASE_1=True;",rori)

RVTEST_CASE(2,"//check ISA:=regex(.*64.*);check ISA:=regex(.*I.*Zk.*);def TEST_CASE_1=True;",rori)

RVTEST_CASE(3,"//check ISA:=regex(.*64.*);check ISA:=regex(.*I.*Zkn.*);def TEST_CASE_1=True;",rori)

RVTEST_CASE(4,"//check ISA:=regex(.*64.*);check ISA:=regex(.*I.*Zks.*);def TEST_CASE_1=True;",rori)

RVTEST_SIGBASE(x1,signature_x1_1)

inst_0:
// rs1 != rd, rs1==x30, rd==x31, 
// opcode: rori ; op1:x30; dest:x31; op1val:0xffffffff;  immval:0x2
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0xffffffff, 0x2, x1, 0, x2)

inst_1:
// rs1 == rd, rs1==x29, rd==x29, 
// opcode: rori ; op1:x29; dest:x29; op1val:0x2dedb6a7;  immval:0x0
TEST_IMM_OP( rori, x29, x29, 0x0000000000000000, 0x2dedb6a7, 0x0, x1, 8, x2)

inst_2:
// rs1==x31, rd==x30, 
// opcode: rori ; op1:x31; dest:x30; op1val:0x3c272728;  immval:0x10
TEST_IMM_OP( rori, x30, x31, 0x0000000000000000, 0x3c272728, 0x10, x1, 16, x2)

inst_3:
// rs1==x27, rd==x28, 
// opcode: rori ; op1:x27; dest:x28; op1val:0x4f55c73d;  immval:0x18
TEST_IMM_OP( rori, x28, x27, 0x0000000000000000, 0x4f55c73d, 0x18, x1, 24, x2)

inst_4:
// rs1==x28, rd==x27, 
// opcode: rori ; op1:x28; dest:x27; op1val:0xb0ab577a;  immval:0x14
TEST_IMM_OP( rori, x27, x28, 0x0000000000000000, 0xb0ab577a, 0x14, x1, 32, x2)

inst_5:
// rs1==x25, rd==x26, 
// opcode: rori ; op1:x25; dest:x26; op1val:0xf0eb21aa;  immval:0x1a
TEST_IMM_OP( rori, x26, x25, 0x0000000000000000, 0xf0eb21aa, 0x1a, x1, 40, x2)

inst_6:
// rs1==x26, rd==x25, 
// opcode: rori ; op1:x26; dest:x25; op1val:0xa9e16e27;  immval:0x1b
TEST_IMM_OP( rori, x25, x26, 0x0000000000000000, 0xa9e16e27, 0x1b, x1, 48, x2)

inst_7:
// rs1==x23, rd==x24, 
// opcode: rori ; op1:x23; dest:x24; op1val:0x0;  immval:0xc
TEST_IMM_OP( rori, x24, x23, 0x0000000000000000, 0x0, 0xc, x1, 56, x2)

inst_8:
// rs1==x24, rd==x23, 
// opcode: rori ; op1:x24; dest:x23; op1val:0x80000000;  immval:0x5
TEST_IMM_OP( rori, x23, x24, 0x0000000000000000, 0x80000000, 0x5, x1, 64, x2)

inst_9:
// rs1==x21, rd==x22, 
// opcode: rori ; op1:x21; dest:x22; op1val:0x40000000;  immval:0x1
TEST_IMM_OP( rori, x22, x21, 0x0000000000000000, 0x40000000, 0x1, x1, 72, x2)

inst_10:
// rs1==x22, rd==x21, 
// opcode: rori ; op1:x22; dest:x21; op1val:0x60000000;  immval:0x18
TEST_IMM_OP( rori, x21, x22, 0x0000000000000000, 0x60000000, 0x18, x1, 80, x2)

inst_11:
// rs1==x19, rd==x20, 
// opcode: rori ; op1:x19; dest:x20; op1val:0xb0000000;  immval:0x1e
TEST_IMM_OP( rori, x20, x19, 0x0000000000000000, 0xb0000000, 0x1e, x1, 88, x2)

inst_12:
// rs1==x20, rd==x19, 
// opcode: rori ; op1:x20; dest:x19; op1val:0x8000000;  immval:0x1a
TEST_IMM_OP( rori, x19, x20, 0x0000000000000000, 0x8000000, 0x1a, x1, 96, x2)

inst_13:
// rs1==x17, rd==x18, 
// opcode: rori ; op1:x17; dest:x18; op1val:0xf4000000;  immval:0x5
TEST_IMM_OP( rori, x18, x17, 0x0000000000000000, 0xf4000000, 0x5, x1, 104, x2)

inst_14:
// rs1==x18, rd==x17, 
// opcode: rori ; op1:x18; dest:x17; op1val:0x82000000;  immval:0xa
TEST_IMM_OP( rori, x17, x18, 0x0000000000000000, 0x82000000, 0xa, x1, 112, x2)

inst_15:
// rs1==x15, rd==x16, 
// opcode: rori ; op1:x15; dest:x16; op1val:0xfd000000;  immval:0x3
TEST_IMM_OP( rori, x16, x15, 0x0000000000000000, 0xfd000000, 0x3, x1, 120, x2)

inst_16:
// rs1==x16, rd==x15, 
// opcode: rori ; op1:x16; dest:x15; op1val:0xd8800000;  immval:0xa
TEST_IMM_OP( rori, x15, x16, 0x0000000000000000, 0xd8800000, 0xa, x1, 128, x2)

inst_17:
// rs1==x13, rd==x14, 
// opcode: rori ; op1:x13; dest:x14; op1val:0xc8c00000;  immval:0x14
TEST_IMM_OP( rori, x14, x13, 0x0000000000000000, 0xc8c00000, 0x14, x1, 136, x2)

inst_18:
// rs1==x14, rd==x13, 
// opcode: rori ; op1:x14; dest:x13; op1val:0xa3200000;  immval:0x8
TEST_IMM_OP( rori, x13, x14, 0x0000000000000000, 0xa3200000, 0x8, x1, 144, x2)

inst_19:
// rs1==x11, rd==x12, 
// opcode: rori ; op1:x11; dest:x12; op1val:0xc7900000;  immval:0x1b
TEST_IMM_OP( rori, x12, x11, 0x0000000000000000, 0xc7900000, 0x1b, x1, 152, x2)

inst_20:
// rs1==x12, rd==x11, 
// opcode: rori ; op1:x12; dest:x11; op1val:0x46880000;  immval:0x1c
TEST_IMM_OP( rori, x11, x12, 0x0000000000000000, 0x46880000, 0x1c, x1, 160, x2)

inst_21:
// rs1==x9, rd==x10, 
// opcode: rori ; op1:x9; dest:x10; op1val:0x55440000;  immval:0x1b
TEST_IMM_OP( rori, x10, x9, 0x0000000000000000, 0x55440000, 0x1b, x1, 168, x2)

inst_22:
// rs1==x10, rd==x9, 
// opcode: rori ; op1:x10; dest:x9; op1val:0xa56a0000;  immval:0xe
TEST_IMM_OP( rori, x9, x10, 0x0000000000000000, 0xa56a0000, 0xe, x1, 176, x2)

inst_23:
// rs1==x7, rd==x8, 
// opcode: rori ; op1:x7; dest:x8; op1val:0x405d0000;  immval:0x3
TEST_IMM_OP( rori, x8, x7, 0x0000000000000000, 0x405d0000, 0x3, x1, 184, x2)

inst_24:
// rs1==x8, rd==x7, 
// opcode: rori ; op1:x8; dest:x7; op1val:0xcd2f8000;  immval:0x5
TEST_IMM_OP( rori, x7, x8, 0x0000000000000000, 0xcd2f8000, 0x5, x1, 192, x2)

inst_25:
// rs1==x5, rd==x6, 
// opcode: rori ; op1:x5; dest:x6; op1val:0xa6c04000;  immval:0x19
TEST_IMM_OP( rori, x6, x5, 0x0000000000000000, 0xa6c04000, 0x19, x1, 200, x2)

inst_26:
// rs1==x6, rd==x5, 
// opcode: rori ; op1:x6; dest:x5; op1val:0x33bc2000;  immval:0x15
TEST_IMM_OP( rori, x5, x6, 0x0000000000000000, 0x33bc2000, 0x15, x1, 208, x7)

inst_27:
// rs1==x3, rd==x4, 
// opcode: rori ; op1:x3; dest:x4; op1val:0xf1c6b000;  immval:0xc
TEST_IMM_OP( rori, x4, x3, 0x0000000000000000, 0xf1c6b000, 0xc, x1, 216, x7)
RVTEST_SIGBASE(x5,signature_x5_0)

inst_28:
// rs1==x4, rd==x3, 
// opcode: rori ; op1:x4; dest:x3; op1val:0xaa3d6800;  immval:0xd
TEST_IMM_OP( rori, x3, x4, 0x0000000000000000, 0xaa3d6800, 0xd, x5, 0, x7)

inst_29:
// rs1==x1, rd==x2, 
// opcode: rori ; op1:x1; dest:x2; op1val:0x7aa5e400;  immval:0xa
TEST_IMM_OP( rori, x2, x1, 0x0000000000000000, 0x7aa5e400, 0xa, x5, 8, x7)

inst_30:
// rs1==x2, rd==x1, 
// opcode: rori ; op1:x2; dest:x1; op1val:0xc1b7ae00;  immval:0x1c
TEST_IMM_OP( rori, x1, x2, 0x0000000000000000, 0xc1b7ae00, 0x1c, x5, 16, x7)

inst_31:
// rs1==x0, 
// opcode: rori ; op1:x0; dest:x31; op1val:0x0;  immval:0x9
TEST_IMM_OP( rori, x31, x0, 0x0000000000000000, 0x0, 0x9, x5, 24, x7)

inst_32:
// rd==x0, 
// opcode: rori ; op1:x31; dest:x0; op1val:0x72c58380;  immval:0x0
TEST_IMM_OP( rori, x0, x31, 0x0000000000000000, 0x72c58380, 0x0, x5, 32, x7)

inst_33:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0x32ab8740;  immval:0xe
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0x32ab8740, 0xe, x5, 40, x7)

inst_34:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0x96cdf1a0;  immval:0x1d
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0x96cdf1a0, 0x1d, x5, 48, x7)

inst_35:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0xb87a9e30;  immval:0x11
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0xb87a9e30, 0x11, x5, 56, x7)

inst_36:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0x163dff98;  immval:0x17
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0x163dff98, 0x17, x5, 64, x7)

inst_37:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0x9205d39c;  immval:0x18
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0x9205d39c, 0x18, x5, 72, x7)

inst_38:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0x50a03c5a;  immval:0x16
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0x50a03c5a, 0x16, x5, 80, x7)

inst_39:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0x797d76df;  immval:0x11
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0x797d76df, 0x11, x5, 88, x7)

inst_40:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0x24496fe3;  immval:0x8
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0x24496fe3, 0x8, x5, 96, x7)

inst_41:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0xde14bff2;  immval:0x1d
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0xde14bff2, 0x1d, x5, 104, x7)

inst_42:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0xb808a677;  immval:0x3
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0xb808a677, 0x3, x5, 112, x7)

inst_43:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0x76b1fd3d;  immval:0x7
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0x76b1fd3d, 0x7, x5, 120, x7)

inst_44:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0x5dcf019d;  immval:0xf
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0x5dcf019d, 0xf, x5, 128, x7)

inst_45:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0x47b7097b;  immval:0x1f
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0x47b7097b, 0x1f, x5, 136, x7)

inst_46:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0x759f1b44;  immval:0x10
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0x759f1b44, 0x10, x5, 144, x7)

inst_47:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0x40d90a1d;  immval:0x17
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0x40d90a1d, 0x17, x5, 152, x7)

inst_48:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0x2dedf123;  immval:0x16
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0x2dedf123, 0x16, x5, 160, x7)

inst_49:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0x4b1634e7;  immval:0xc
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0x4b1634e7, 0xc, x5, 168, x7)

inst_50:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0x8935b82f;  immval:0xb
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0x8935b82f, 0xb, x5, 176, x7)

inst_51:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0x70bcb8df;  immval:0x1c
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0x70bcb8df, 0x1c, x5, 184, x7)

inst_52:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0x8de1c73f;  immval:0x8
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0x8de1c73f, 0x8, x5, 192, x7)

inst_53:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0xb0e04e7f;  immval:0x1c
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0xb0e04e7f, 0x1c, x5, 200, x7)

inst_54:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0x589218ff;  immval:0x10
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0x589218ff, 0x10, x5, 208, x7)

inst_55:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0xa7be99ff;  immval:0x7
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0xa7be99ff, 0x7, x5, 216, x7)

inst_56:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0xa37e33ff;  immval:0x14
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0xa37e33ff, 0x14, x5, 224, x7)

inst_57:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0xe37d37ff;  immval:0x1b
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0xe37d37ff, 0x1b, x5, 232, x7)

inst_58:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0xabb4cfff;  immval:0x17
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0xabb4cfff, 0x17, x5, 240, x7)

inst_59:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0x7c9ddfff;  immval:0x1b
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0x7c9ddfff, 0x1b, x5, 248, x7)

inst_60:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0x5b11bfff;  immval:0xe
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0x5b11bfff, 0xe, x5, 256, x7)

inst_61:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0xcb347fff;  immval:0x10
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0xcb347fff, 0x10, x5, 264, x7)

inst_62:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0xf306ffff;  immval:0x8
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0xf306ffff, 0x8, x5, 272, x7)

inst_63:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0xbea5ffff;  immval:0x1b
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0xbea5ffff, 0x1b, x5, 280, x7)

inst_64:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0xd38bffff;  immval:0x1c
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0xd38bffff, 0x1c, x5, 288, x7)

inst_65:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0x15b7ffff;  immval:0x10
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0x15b7ffff, 0x10, x5, 296, x7)

inst_66:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0xd58fffff;  immval:0x9
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0xd58fffff, 0x9, x5, 304, x7)

inst_67:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0xfe1fffff;  immval:0x11
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0xfe1fffff, 0x11, x5, 312, x7)

inst_68:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0x203fffff;  immval:0x0
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0x203fffff, 0x0, x5, 320, x7)

inst_69:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0x77fffff;  immval:0x1b
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0x77fffff, 0x1b, x5, 328, x7)

inst_70:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0xbeffffff;  immval:0x12
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0xbeffffff, 0x12, x5, 336, x7)

inst_71:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0x89ffffff;  immval:0xd
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0x89ffffff, 0xd, x5, 344, x7)

inst_72:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0x23ffffff;  immval:0x4
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0x23ffffff, 0x4, x5, 352, x7)

inst_73:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0xa7ffffff;  immval:0xb
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0xa7ffffff, 0xb, x5, 360, x7)

inst_74:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0xcfffffff;  immval:0xe
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0xcfffffff, 0xe, x5, 368, x7)

inst_75:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0x9fffffff;  immval:0x9
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0x9fffffff, 0x9, x5, 376, x7)

inst_76:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0xbfffffff;  immval:0xe
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0xbfffffff, 0xe, x5, 384, x7)

inst_77:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0x7fffffff;  immval:0xb
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0x7fffffff, 0xb, x5, 392, x7)

inst_78:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0xffffffff;  immval:0x12
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0xffffffff, 0x12, x5, 400, x7)

inst_79:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0x164f1513;  immval:0x1b
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0x164f1513, 0x1b, x5, 408, x7)

inst_80:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0xacc6d8f2;  immval:0x9
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0xacc6d8f2, 0x9, x5, 416, x7)

inst_81:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0xa123f501;  immval:0x6
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0xa123f501, 0x6, x5, 424, x7)

inst_82:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0xb57a6a1d;  immval:0x2
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0xb57a6a1d, 0x2, x5, 432, x7)

inst_83:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0xe90794df;  immval:0x1
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0xe90794df, 0x1, x5, 440, x7)

inst_84:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0xaf5570ee;  immval:0x0
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0xaf5570ee, 0x0, x5, 448, x7)

inst_85:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0xf542441e;  immval:0x1
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0xf542441e, 0x1, x5, 456, x7)

inst_86:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0x62f28d1b;  immval:0x4
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0x62f28d1b, 0x4, x5, 464, x7)

inst_87:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0x38b9b45d;  immval:0x12
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0x38b9b45d, 0x12, x5, 472, x7)

inst_88:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0x16809a12;  immval:0x6
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0x16809a12, 0x6, x5, 480, x7)

inst_89:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0x82a1750;  immval:0x6
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0x82a1750, 0x6, x5, 488, x7)

inst_90:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0x79dd25b;  immval:0x4
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0x79dd25b, 0x4, x5, 496, x7)

inst_91:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0x34c687b;  immval:0x12
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0x34c687b, 0x12, x5, 504, x7)

inst_92:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0x1b601fd;  immval:0xe
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0x1b601fd, 0xe, x5, 512, x7)

inst_93:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0xb302fd;  immval:0x10
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0xb302fd, 0x10, x5, 520, x7)

inst_94:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0x62a6b3;  immval:0x5
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0x62a6b3, 0x5, x5, 528, x7)

inst_95:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0x339238;  immval:0x11
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0x339238, 0x11, x5, 536, x7)

inst_96:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0x164af0;  immval:0x5
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0x164af0, 0x5, x5, 544, x7)

inst_97:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0x9222a;  immval:0x0
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0x9222a, 0x0, x5, 552, x7)

inst_98:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0x6284e;  immval:0x12
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0x6284e, 0x12, x5, 560, x7)

inst_99:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0x35161;  immval:0xe
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0x35161, 0xe, x5, 568, x7)

inst_100:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0x11e24;  immval:0xc
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0x11e24, 0xc, x5, 576, x7)

inst_101:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0xf614;  immval:0x1c
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0xf614, 0x1c, x5, 584, x7)

inst_102:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0x5cc1;  immval:0x1d
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0x5cc1, 0x1d, x5, 592, x7)

inst_103:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0x3226;  immval:0x1
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0x3226, 0x1, x5, 600, x7)

inst_104:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0x1d0c;  immval:0xf
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0x1d0c, 0xf, x5, 608, x7)

inst_105:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0xdd4;  immval:0x2
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0xdd4, 0x2, x5, 616, x7)

inst_106:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0x5d1;  immval:0x4
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0x5d1, 0x4, x5, 624, x7)

inst_107:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0x2a7;  immval:0x0
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0x2a7, 0x0, x5, 632, x7)

inst_108:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0x197;  immval:0xa
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0x197, 0xa, x5, 640, x7)

inst_109:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0xb9;  immval:0x1c
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0xb9, 0x1c, x5, 648, x7)

inst_110:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0x4c;  immval:0x19
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0x4c, 0x19, x5, 656, x7)

inst_111:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0x26;  immval:0x2
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0x26, 0x2, x5, 664, x7)

inst_112:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0x12;  immval:0x9
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0x12, 0x9, x5, 672, x7)

inst_113:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0xc;  immval:0x1c
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0xc, 0x1c, x5, 680, x7)

inst_114:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0x6;  immval:0xb
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0x6, 0xb, x5, 688, x7)

inst_115:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0x3;  immval:0x1e
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0x3, 0x1e, x5, 696, x7)

inst_116:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0x1;  immval:0xc
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0x1, 0xc, x5, 704, x7)

inst_117:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0x0;  immval:0x1d
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0x0, 0x1d, x5, 712, x7)

inst_118:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0x59432a19;  immval:0xf
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0x59432a19, 0xf, x5, 720, x7)

inst_119:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0xceb506f6;  immval:0x17
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0xceb506f6, 0x17, x5, 728, x7)

inst_120:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0xc5ec6148;  immval:0x18
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0xc5ec6148, 0x18, x5, 736, x7)

inst_121:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0x99ef1857;  immval:0x1d
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0x99ef1857, 0x1d, x5, 744, x7)

inst_122:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0x14b91c79;  immval:0x1e
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0x14b91c79, 0x1e, x5, 752, x7)

inst_123:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0x973e89c;  immval:0x1f
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0x973e89c, 0x1f, x5, 760, x7)

inst_124:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0x7843bdb9;  immval:0x1a
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0x7843bdb9, 0x1a, x5, 768, x7)

inst_125:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0x9798c9d0;  immval:0xe
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0x9798c9d0, 0xe, x5, 776, x7)

inst_126:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0xd814d576;  immval:0xa
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0xd814d576, 0xa, x5, 784, x7)

inst_127:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0xe0a37559;  immval:0x14
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0xe0a37559, 0x14, x5, 792, x7)

inst_128:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0xf79fb998;  immval:0x1e
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0xf79fb998, 0x1e, x5, 800, x7)

inst_129:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0xf87a2561;  immval:0x1c
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0xf87a2561, 0x1c, x5, 808, x7)

inst_130:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0xfda56d7f;  immval:0xf
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0xfda56d7f, 0xf, x5, 816, x7)

inst_131:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0xfe4deab5;  immval:0x17
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0xfe4deab5, 0x17, x5, 824, x7)

inst_132:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0xff6875bb;  immval:0x13
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0xff6875bb, 0x13, x5, 832, x7)

inst_133:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0xff93d0e4;  immval:0x8
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0xff93d0e4, 0x8, x5, 840, x7)

inst_134:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0xffd4aa23;  immval:0x0
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0xffd4aa23, 0x0, x5, 848, x7)

inst_135:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0xffe2fc91;  immval:0x18
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0xffe2fc91, 0x18, x5, 856, x7)

inst_136:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0xfff1d2a0;  immval:0x1c
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0xfff1d2a0, 0x1c, x5, 864, x7)

inst_137:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0xfff904d1;  immval:0xf
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0xfff904d1, 0xf, x5, 872, x7)

inst_138:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0xfffcdb0b;  immval:0x1d
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0xfffcdb0b, 0x1d, x5, 880, x7)

inst_139:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0xfffec2b4;  immval:0x17
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0xfffec2b4, 0x17, x5, 888, x7)

inst_140:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0xffff1e5f;  immval:0x13
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0xffff1e5f, 0x13, x5, 896, x7)

inst_141:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0xffffa2ee;  immval:0xb
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0xffffa2ee, 0xb, x5, 904, x7)

inst_142:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0xffffd410;  immval:0x10
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0xffffd410, 0x10, x5, 912, x7)

inst_143:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0xffffee0a;  immval:0x1a
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0xffffee0a, 0x1a, x5, 920, x7)

inst_144:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0xfffff32a;  immval:0x16
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0xfffff32a, 0x16, x5, 928, x7)

inst_145:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0xfffffb84;  immval:0x8
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0xfffffb84, 0x8, x5, 936, x7)

inst_146:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0xfffffc1d;  immval:0x1a
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0xfffffc1d, 0x1a, x5, 944, x7)

inst_147:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0xfffffe31;  immval:0x17
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0xfffffe31, 0x17, x5, 952, x7)

inst_148:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0xffffff44;  immval:0x4
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0xffffff44, 0x4, x5, 960, x7)

inst_149:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0xffffffba;  immval:0x1f
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0xffffffba, 0x1f, x5, 968, x7)

inst_150:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0xffffffc6;  immval:0xa
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0xffffffc6, 0xa, x5, 976, x7)

inst_151:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0xffffffe8;  immval:0x11
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0xffffffe8, 0x11, x5, 984, x7)

inst_152:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0xfffffff2;  immval:0x1f
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0xfffffff2, 0x1f, x5, 992, x7)

inst_153:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0xfffffff9;  immval:0x1d
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0xfffffff9, 0x1d, x5, 1000, x7)

inst_154:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0xfffffffd;  immval:0x0
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0xfffffffd, 0x0, x5, 1008, x7)

inst_155:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0xfffffffe;  immval:0x1e
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0xfffffffe, 0x1e, x5, 1016, x7)

inst_156:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0x4c56bb00;  immval:0x9
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0x4c56bb00, 0x9, x5, 1024, x7)

inst_157:
// 
// opcode: rori ; op1:x30; dest:x31; op1val:0x72c58380;  immval:0x0
TEST_IMM_OP( rori, x31, x30, 0x0000000000000000, 0x72c58380, 0x0, x5, 1032, x7)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*(XLEN/32),4,0xdeadbeef


signature_x1_1:
    .fill 28*(XLEN/32),4,0xdeadbeef


signature_x5_0:
    .fill 130*(XLEN/32),4,0xdeadbeef

#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*(XLEN/32),4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
