<!DOCTYPE html>
<html><head>
    	<!-- Global site tag (gtag.js) - Google Analytics -->
    <!--OLD CODE<script async src="https://www.googletagmanager.com/gtag/js?id=UA-58643-34"></script>-->

    <!--OLD CODE<script>
      window.dataLayer = window.dataLayer || [];
      function gtag(){dataLayer.push(arguments);}
      gtag('js', new Date());

      gtag('config', 'UA-58643-34');
    </script>-->

    <!-- Google Tag Manager -->
    <script type="text/javascript" async="" src="dummy_accesses-Dateien/analytics.js"></script><script async="" src="dummy_accesses-Dateien/gtm.js"></script><script>(function(w,d,s,l,i){w[l]=w[l]||[];w[l].push({'gtm.start':
                new Date().getTime(),event:'gtm.js'});var f=d.getElementsByTagName(s)[0],
            j=d.createElement(s),dl=l!='dataLayer'?'&l='+l:'';j.async=true;j.src=
            'https://www.googletagmanager.com/gtm.js?id='+i+dl;f.parentNode.insertBefore(j,f);
        })(window,document,'script','dataLayer','GTM-5VVPHVN');</script>
    <!-- End Google Tag Manager -->

    

		<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
		<title>  ============================================================================== - Pastebin.com</title>
		<link rel="shortcut icon" href="https://pastebin.com/favicon.ico">
		<script src="dummy_accesses-Dateien/jquery.js"></script>
		<script src="dummy_accesses-Dateien/pastebin.js"></script>
            
            
		<link href="dummy_accesses-Dateien/pastebin.css" rel="stylesheet" type="text/css">
		<!--[if lt IE 10]>
			<link href="/i/pastebin.ie8.css" rel="stylesheet" type="text/css" />
		<![endif]-->


			<link href="dummy_accesses-Dateien/text.css" rel="stylesheet" type="text/css"> 
		<style>body{-webkit-text-size-adjust:none;}</style>
				<meta property="fb:app_id" content="231493360234820">
		<meta property="og:title" content="  ============================================================================== - Pastebin.com">
		<meta property="og:type" content="article">
		<meta property="og:url" content="https://pastebin.com/1iq3C2ZG">
		<meta property="og:image" content="https://pastebin.com/i/facebook.png">
		<meta property="og:site_name" content="Pastebin">
		<meta name="google-site-verification" content="jkUAIOE8owUXu8UXIhRLB9oHJsWBfOgJbZzncqHoF4A">
		<link rel="canonical" href="https://pastebin.com/1iq3C2ZG">
		<meta name="robots" content="noindex,follow">		<meta name="viewport" content="width=device-width, initial-scale=0.75, maximum-scale=1.0, user-scalable=yes">
		<script type="text/javascript">
			if (top != self)
				top.location.href = location.href;
		</script>

                                <!--<script type="text/javascript" src="https://cdn.bidder.dev/clients/StreamAMP/pastebin/sa-script.js"></script>-->
            <style type="text/css" id="YouTubeAdBlocker">body:not(.allowAdsOnThisBody) .ad-container, body:not(.allowAdsOnThisBody) #google_companion_ad_div, body:not(.allowAdsOnThisBody) .iv-promo, body:not(.allowAdsOnThisBody) .iv-promo-video, body:not(.allowAdsOnThisBody) .contains-mute-button, body:not(.allowAdsOnThisBody) .video-annotations, body:not(.allowAdsOnThisBody) .ad-div, body:not(.allowAdsOnThisBody) #masthead-ad, body:not(.allowAdsOnThisBody) #video-masthead, body:not(.allowAdsOnThisBody) .video-masthead-v2, body:not(.allowAdsOnThisBody) ytd-compact-promoted-video-renderer, body:not(.allowAdsOnThisBody) #promotion-shelf, body:not(.allowAdsOnThisBody) .ytp-ad-progress-list, body:not(.allowAdsOnThisBody) .ad-created .annotation, body:not(.allowAdsOnThisBody) .ytp-cards-teaser, body:not(.allowAdsOnThisBody) #player-ads { display:none!important}</style></head>
	<body>

            <!-- Google Tag Manager (noscript) -->
        <noscript><iframe src="https://www.googletagmanager.com/ns.html?id=GTM-5VVPHVN"
                          height="0" width="0" style="display:none;visibility:hidden"></iframe></noscript>
        <!-- End Google Tag Manager (noscript) -->
    
	<div id="main_frame">
		<div id="jq-dropdown-1" class="jq-dropdown jq-dropdown-anchor-right jq-dropdown-scroll">
			<ul class="jq-dropdown-menu">
				
				<li onclick="location.href='/signup'" class="dd_su">Sign Up</li>
				<li onclick="location.href='/login'" class="dd_lo">Login</li>
				<li class="lih_div"></li>
				<li onclick="location.href='/api'" class="lih_640">API</li>
				<li onclick="location.href='/faq'" class="lih_640">FAQ</li>
				<li onclick="location.href='/tools'" class="lih_640">Tools</li>
				<li onclick="location.href='/archive'" class="lih_640">Archive</li>			</ul>
		</div>
		<div id="header">
			<div id="header_wrap">
				<div id="header_top">
					<div id="header_logo" onclick="location.href='/'">PASTEBIN</div>
                    <div id="header_links">
                                                    <a href="https://pastebin.com/pro" class="mmh">GO <img src="dummy_accesses-Dateien/t.gif" alt="" class="header_pro_btn"></a>
                        
                        <a href="https://pastebin.com/api" class="mmh">API</a>
                        <a href="https://pastebin.com/tools" class="mmh">TOOLS</a>
                        <a href="https://pastebin.com/faq" class="mmh">FAQ</a>
                        <a href="https://deals.pastebin.com/" target="_blank" class="mmh">DEALS</a>
                    </div>
                    <!--
                    <div id="header_search">
                        <form class="search_form" name="search_form" method="get" action="/search" id="cse-search-box">
                            <input class="search_input" type="text" name="q" size="5" value="" placeholder="Search..." />
                        </form>
                    </div>
                    -->
                    <div id="header_new_paste" class="new_paste_button" onclick="location.href='/'">paste</div>
                    
			<div class="header_sign">
				<a href="https://pastebin.com/login" class="btn-sign sign-in">SIGN IN</a>
				<a href="https://pastebin.com/signup" class="btn-sign sign-up">SIGN UP</a>
			</div>				</div>
			</div>
		</div>
		<div id="super_frame">
			<div id="monster_frame">
				<div id="content_frame">
					<div id="content_right">						

	<div class="content_right_menu">
									<div class="content_right_title"><a href="https://pastebin.com/archive">Public Pastes</a></div>
									<div id="menu_2">
										<ul class="right_menu"><li><a href="https://pastebin.com/T86t71dk">Untitled</a><span>XML | 1 hour ago</span></li><li><a href="https://pastebin.com/bJdL9Fmx">Untitled</a><span>C++ | 1 hour ago</span></li><li><a href="https://pastebin.com/kC5Qkaam">Untitled</a><span>XML | 1 hour ago</span></li><li><a href="https://pastebin.com/KmLDeqYX">Untitled</a><span>XML | 1 hour ago</span></li><li><a href="https://pastebin.com/ZYgvkJjv">Untitled</a><span>XML | 1 hour ago</span></li><li><a href="https://pastebin.com/5Faq5tsE">Untitled</a><span>XML | 1 hour ago</span></li><li><a href="https://pastebin.com/SsRvr0Hr">Untitled</a><span>XML | 1 hour ago</span></li><li><a href="https://pastebin.com/1QRW21EL">Private Checker</a><span>VB.NET | 2 hours ago</span></li></ul></div></div>	<div id="abrpm2"></div>
	
<div id="steadfast" title="Pastebin is proudly hosted by Steadfast.net" onclick="location.href='http://steadfast.net/?utm_source=pastebin.com&amp;utm_medium=referral&amp;utm_content=hosting_by_banner&amp;utm_campaign=referral_20140118_x_x_pastebin_partner&amp;source=referral_20140118_x_x_pastebin_partner'"></div>
	</div>
	<div id="content_left"><div id="ie_msg"></div>
					
		
	<div class="paste_box_frame">
		<div class="tweet h_800">
			<div onclick="facebookpopup('/1iq3C2ZG'); return false;" id="b_facebook2" title="Share on Facebook!"><span id="b_facebook">SHARE</span></div>
			<div onclick="twitpopup('/1iq3C2ZG'); return false;" id="b_twitter2" title="Share on Twitter!"><span id="b_twitter">TWEET</span></div>
		</div>
		<div class="paste_box_icon">
			<img src="dummy_accesses-Dateien/t.gif" class="i_gb" title="Anonymous guest user" alt="">
		</div>
		<div class="paste_box_info">
			<div class="paste_box_line1" title="Untitled"><img src="dummy_accesses-Dateien/t.gif" class="i_p10 " title="Unlisted paste, only people with this link can see this paste." alt=""> <h1>Untitled</h1></div>
			<div class="paste_box_line2">
				<img src="dummy_accesses-Dateien/t.gif" class="img_line t_us" alt="" style="margin-left:0"> a guest 
				<img src="dummy_accesses-Dateien/t.gif" class="img_line t_da" alt=""> <span title="Monday 9th of March 2020 11:04:41 AM CDT">Mar 9th, 2020</span>
				<img src="dummy_accesses-Dateien/t.gif" class="img_line t_vi" alt="" title="Unique visits to this paste"> 190
				<img src="dummy_accesses-Dateien/t.gif" class="img_line t_ex" alt="" title="When this paste gets automatically deleted"> Never
			</div>
		</div>
	</div>
	
			<div class="banner_728">
				<a href="https://pastebin.com/doc_ads" target="_blank"><img src="dummy_accesses-Dateien/pastebin_special_728x90.jpg" alt="" width="728" height="90" border="0"></a>
			</div>
			<div class="layout_clear"></div>
			<div class="content_text no_padding">
				<div id="notice" style="margin: 0 0 10px 0">
					<b>Not a member of Pastebin yet?</b> <a href="https://pastebin.com/signup"><b><u>Sign Up</u></b></a>, it unlocks many cool features!
				</div>
			</div>
	<div id="code_frame2">
		<div id="code_frame">
			<div id="code_buttons">
				<span class="go_right">
					<a href="https://pastebin.com/raw/1iq3C2ZG" class="buttonsm">raw</a><a href="https://pastebin.com/dl/1iq3C2ZG" class="buttonsm">download</a><a href="https://pastebin.com/index/1iq3C2ZG" class="buttonsm buttonhide">clone</a><a href="https://pastebin.com/embed/1iq3C2ZG" class="buttonsm buttonhide">embed</a><a href="https://pastebin.com/report/1iq3C2ZG" class="buttonsm">report</a><a href="https://pastebin.com/print/1iq3C2ZG" class="buttonsm buttonhide">print</a>
				</span>
				<span class="h_640"><a href="https://pastebin.com/archive/text" class="buttonsm" style="margin:0">text</a></span> 25.63 KB
			</div>
			<div id="selectable">
				<ol class="text"><li class="li1"><div class="de1">&nbsp;</div></li>
<li class="li1"><div class="de1">================================================================================ &nbsp; &nbsp;</div></li>
<li class="li1"><div class="de1">WIP*WIP*WIP*WIP*WIP*WIP*WIP*WIP*WIP*WIP*WIP*WIP*WIP*WIP*WIP*WIP*WIP*WIP*WIP*WIP</div></li>
<li class="li1"><div class="de1">================================================================================ &nbsp; &nbsp;</div></li>
<li class="li2"><div class="de2">&nbsp;</div></li>
<li class="li1"><div class="de1">Since there was no such document around, i started copying something together.</div></li>
<li class="li1"><div class="de1">&nbsp;</div></li>
<li class="li1"><div class="de1">The following is supposed to contain all info regarding so called "dummy"</div></li>
<li class="li1"><div class="de1">accesses on the 6502/6510. very WIP. let me know if you spot errors.</div></li>
<li class="li2"><div class="de2">&nbsp;</div></li>
<li class="li1"><div class="de1">&nbsp;</div></li>
<li class="li1"><div class="de1">================================================================================ &nbsp; &nbsp;</div></li>
<li class="li1"><div class="de1">################################################################################</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; no dummy accesses</div></li>
<li class="li2"><div class="de2">################################################################################</div></li>
<li class="li1"><div class="de1">================================================================================ &nbsp; &nbsp;</div></li>
<li class="li1"><div class="de1">&nbsp;</div></li>
<li class="li1"><div class="de1">Mode: Absolute -- a (3 bytes) &nbsp;(4 cycles)</div></li>
<li class="li1"><div class="de1">&nbsp;</div></li>
<li class="li2"><div class="de2">(ADC,AND,BIT,CMP,CPX,CPY,EOR,LAX,LDA,LDX,LDY,NOP,ORA,SAX,SBC,STA,STX,STY)</div></li>
<li class="li1"><div class="de1">&nbsp;</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; +---------------+------------------+-----------------------+----------+</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; Cycle 
&nbsp; &nbsp; | &nbsp; Address Bus &nbsp; &nbsp;| &nbsp; &nbsp; &nbsp; 
Data Bus &nbsp; &nbsp; &nbsp; &nbsp;|Read/Write|</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; +---------------+------------------+-----------------------+----------+</div></li>
<li class="li2"><div class="de2">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 1 &nbsp; | &nbsp;PC &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp;| Op Code &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; |
 &nbsp; &nbsp;R &nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 2 &nbsp; | &nbsp;PC+1 &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp;| Absolute Address Low &nbsp;| &nbsp; &nbsp;R &nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 3 &nbsp; | &nbsp;PC+2 &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp;| Absolute Address High | &nbsp; &nbsp;R &nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 4 &nbsp; | &nbsp;AA &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp;| Data &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp;| &nbsp; R/W &nbsp; &nbsp;|</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; +---------------+------------------+-----------------------+----------+</div></li>
<li class="li2"><div class="de2">&nbsp;</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; </div></li>
<li class="li1"><div class="de1">Mode: Absolute (JMP) -- a (JMP) (3 bytes) &nbsp;(3 cycles)</div></li>
<li class="li1"><div class="de1">&nbsp;</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; +---------------+------------------+-----------------------+----------+</div></li>
<li class="li2"><div class="de2">&nbsp; &nbsp; | &nbsp; &nbsp; Cycle 
&nbsp; &nbsp; | &nbsp; Address Bus &nbsp; &nbsp;| &nbsp; &nbsp; &nbsp; 
Data Bus &nbsp; &nbsp; &nbsp; &nbsp;|Read/Write|</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; +---------------+------------------+-----------------------+----------+</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 1 &nbsp; | &nbsp;PC &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp;| Op Code &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; |
 &nbsp; &nbsp;R &nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 2 &nbsp; | &nbsp;PC+1 &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp;| NEW PCL &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; | 
&nbsp; &nbsp;R &nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 3 &nbsp; | &nbsp;PC+2 &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp;| NEW PCH &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; | 
&nbsp; &nbsp;R &nbsp; &nbsp; |</div></li>
<li class="li2"><div class="de2">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 1 &nbsp; | &nbsp;NEWPC &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; |
 New Op Code &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; | &nbsp; &nbsp;R &nbsp; 
&nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; +---------------+------------------+-----------------------+----------+</div></li>
<li class="li1"><div class="de1">&nbsp;</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; </div></li>
<li class="li1"><div class="de1">Mode: Absolute Indirect -- (a) &nbsp;(3 bytes) &nbsp;(5 cycles)</div></li>
<li class="li2"><div class="de2">&nbsp;</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; +---------------+------------------+-----------------------+----------+</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; Cycle 
&nbsp; &nbsp; | &nbsp; Address Bus &nbsp; &nbsp;| &nbsp; &nbsp; &nbsp; 
Data Bus &nbsp; &nbsp; &nbsp; &nbsp;|Read/Write|</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; +---------------+------------------+-----------------------+----------+</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 1 &nbsp; | &nbsp;PC &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp;| Op Code &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; |
 &nbsp; &nbsp;R &nbsp; &nbsp; |</div></li>
<li class="li2"><div class="de2">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 2 &nbsp; | &nbsp;PC+1 &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp;| Absolute Address Low &nbsp;| &nbsp; &nbsp;R &nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 3 &nbsp; | &nbsp;PC+2 &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp;| Absolute Address High | &nbsp; &nbsp;R &nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 4 &nbsp; | &nbsp;AA &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp;| NEW PCL &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; |
 &nbsp; &nbsp;R &nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 5 &nbsp; | &nbsp;AA+1 &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp;| NEW PCH &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; | 
&nbsp; &nbsp;R &nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 1 &nbsp; | &nbsp;NewPC &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; |
 New Op Code &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; | &nbsp; &nbsp;R &nbsp; 
&nbsp; |</div></li>
<li class="li2"><div class="de2">&nbsp; &nbsp; +---------------+------------------+-----------------------+----------+</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; </div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; </div></li>
<li class="li1"><div class="de1">Mode: Immediate -- # &nbsp;(2 bytes) &nbsp;(2 cycles)</div></li>
<li class="li1"><div class="de1">&nbsp;</div></li>
<li class="li2"><div class="de2">(ADC,ANC,AND,ANE,ARR,ASR,BIT,CMP,CPX,CPY,EOR,LDA,LDX,LDY,LXA,NOP,ORA,SBC,SBX)</div></li>
<li class="li1"><div class="de1">&nbsp;</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; +---------------+------------------+-----------------------+----------+</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; Cycle 
&nbsp; &nbsp; | &nbsp; Address Bus &nbsp; &nbsp;| &nbsp; &nbsp; &nbsp; 
Data Bus &nbsp; &nbsp; &nbsp; &nbsp;|Read/Write|</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; +---------------+------------------+-----------------------+----------+</div></li>
<li class="li2"><div class="de2">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 1 &nbsp; | &nbsp;PC &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp;| Op Code &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; |
 &nbsp; &nbsp;R &nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 2 &nbsp; | &nbsp;PC+1 &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp;| Immediate Data &nbsp; &nbsp; &nbsp; &nbsp;| &nbsp; &nbsp;R 
&nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; +---------------+------------------+-----------------------+----------+</div></li>
<li class="li1"><div class="de1">&nbsp;</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; </div></li>
<li class="li2"><div class="de2">Mode: Zeropage/Direct -- d &nbsp;(2 bytes) &nbsp;(3 cycles)</div></li>
<li class="li1"><div class="de1">&nbsp;</div></li>
<li class="li1"><div class="de1">(ADC,AND,BIT,CMP,CPX,CPY,EOR,LAX,LDA,LDX,LDY,NOP,ORA,SAX,SBC,STA,STX,STY)</div></li>
<li class="li1"><div class="de1">&nbsp;</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; +---------------+------------------+-----------------------+----------+</div></li>
<li class="li2"><div class="de2">&nbsp; &nbsp; | &nbsp; &nbsp; Cycle 
&nbsp; &nbsp; | &nbsp; Address Bus &nbsp; &nbsp;| &nbsp; &nbsp; &nbsp; 
Data Bus &nbsp; &nbsp; &nbsp; &nbsp;|Read/Write|</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; +---------------+------------------+-----------------------+----------+</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 1 &nbsp; | &nbsp;PC &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp;| Op Code &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; |
 &nbsp; &nbsp;R &nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 2 &nbsp; | &nbsp;PC+1 &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp;| Direct Offset &nbsp; &nbsp; &nbsp; &nbsp; | &nbsp; &nbsp;R 
&nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 3 &nbsp; | &nbsp;DO &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp;| Data &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp;| &nbsp; R/W &nbsp; &nbsp;|</div></li>
<li class="li2"><div class="de2">&nbsp; &nbsp; +---------------+------------------+-----------------------+----------+</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; </div></li>
<li class="li1"><div class="de1">================================================================================ &nbsp; &nbsp;</div></li>
<li class="li1"><div class="de1">################################################################################</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; Dummy Fetches</div></li>
<li class="li2"><div class="de2">################################################################################</div></li>
<li class="li1"><div class="de1">================================================================================ &nbsp; &nbsp;</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; </div></li>
<li class="li1"><div class="de1">================================================================================ &nbsp; &nbsp;</div></li>
<li class="li1"><div class="de1">Most 1-Byte instructions will fetch PC+1 after the opcode fetch</div></li>
<li class="li2"><div class="de2">================================================================================ &nbsp; &nbsp;</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; </div></li>
<li class="li1"><div class="de1">Mode: Accumulator -- A &nbsp;(1 byte) &nbsp;(2 cycles)</div></li>
<li class="li1"><div class="de1">&nbsp;</div></li>
<li class="li1"><div class="de1">&nbsp;(ASL,DEC,INC,LSR,ROL,ROR)</div></li>
<li class="li2"><div class="de2">&nbsp;</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; +---------------+------------------+-----------------------+----------+</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; Cycle 
&nbsp; &nbsp; | &nbsp; Address Bus &nbsp; &nbsp;| &nbsp; &nbsp; &nbsp; 
Data Bus &nbsp; &nbsp; &nbsp; &nbsp;|Read/Write|</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; +---------------+------------------+-----------------------+----------+</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 1 &nbsp; | &nbsp;PC &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp;| Op Code &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; |
 &nbsp; &nbsp;R &nbsp; &nbsp; |</div></li>
<li class="li2"><div class="de2">&nbsp; &nbsp; | &nbsp; &nbsp;(*) &nbsp;
 &nbsp;2 &nbsp; | &nbsp;PC+1 &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;| 
Internal Operation &nbsp; &nbsp;| &nbsp; &nbsp;R &nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; +---------------+------------------+-----------------------+----------+ </div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; (*) fetch byte after opcode</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; </div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; </div></li>
<li class="li2"><div class="de2">Mode: Implied -- i &nbsp;(1 byte) &nbsp;(2 cycles)</div></li>
<li class="li1"><div class="de1">&nbsp;</div></li>
<li class="li1"><div class="de1">(CLC,CLD,CLI,CLV,DEX,DEY,INX,INY,NOP,SEC,SED,SEI,TAX,TAY,TSX,TXA,TXS,TYA)</div></li>
<li class="li1"><div class="de1">&nbsp;</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; +---------------+------------------+-----------------------+----------+</div></li>
<li class="li2"><div class="de2">&nbsp; &nbsp; | &nbsp; &nbsp; Cycle 
&nbsp; &nbsp; | &nbsp; Address Bus &nbsp; &nbsp;| &nbsp; &nbsp; &nbsp; 
Data Bus &nbsp; &nbsp; &nbsp; &nbsp;|Read/Write|</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; +---------------+------------------+-----------------------+----------+</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 1 &nbsp; | &nbsp;PC &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp;| Op Code &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; |
 &nbsp; &nbsp;R &nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp;(*) &nbsp;
 &nbsp;2 &nbsp; | &nbsp;PC+1 &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;| 
Internal Operation &nbsp; &nbsp;| &nbsp; &nbsp;R &nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; +---------------+------------------+-----------------------+----------+</div></li>
<li class="li2"><div class="de2">&nbsp; &nbsp; (*) fetch byte after opcode</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; </div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; </div></li>
<li class="li1"><div class="de1">Mode: Stack (Push) -- s (1 byte) &nbsp;(3 cycles)</div></li>
<li class="li1"><div class="de1">&nbsp;</div></li>
<li class="li2"><div class="de2">(PHA,PHP)</div></li>
<li class="li1"><div class="de1">&nbsp;</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; +---------------+------------------+-----------------------+----------+</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; Cycle 
&nbsp; &nbsp; | &nbsp; Address Bus &nbsp; &nbsp;| &nbsp; &nbsp; &nbsp; 
Data Bus &nbsp; &nbsp; &nbsp; &nbsp;|Read/Write|</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; +---------------+------------------+-----------------------+----------+</div></li>
<li class="li2"><div class="de2">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 1 &nbsp; | &nbsp;PC &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp;| Op Code &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; |
 &nbsp; &nbsp;R &nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp;(*) &nbsp;
 &nbsp;2 &nbsp; | &nbsp;PC+1 &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;| 
Internal Operation &nbsp; &nbsp;| &nbsp; &nbsp;R &nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 3 &nbsp; | &nbsp;S-1 &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp; | Register Low &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;| &nbsp; &nbsp;W
 &nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; +---------------+------------------+-----------------------+----------+</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; (*) fetch byte after opcode</div></li>
<li class="li2"><div class="de2">&nbsp;</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; </div></li>
<li class="li1"><div class="de1">Mode: Stack (Software Interrupts) -- s &nbsp;(2 bytes) &nbsp;(7 cycles)</div></li>
<li class="li1"><div class="de1">&nbsp;</div></li>
<li class="li1"><div class="de1">(BRK)</div></li>
<li class="li2"><div class="de2">&nbsp;</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; +---------------+------------------+-----------------------+----------+</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; Cycle 
&nbsp; &nbsp; | &nbsp; Address Bus &nbsp; &nbsp;| &nbsp; &nbsp; &nbsp; 
Data Bus &nbsp; &nbsp; &nbsp; &nbsp;|Read/Write|</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; +---------------+------------------+-----------------------+----------+</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 1 &nbsp; | &nbsp;PC &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp;| Op Code &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; |
 &nbsp; &nbsp;R &nbsp; &nbsp; |</div></li>
<li class="li2"><div class="de2">&nbsp; &nbsp; | &nbsp; (*) &nbsp; 
&nbsp; 2 &nbsp; | &nbsp;PC+1 &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;| 
Signature &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; | &nbsp; &nbsp;R 
&nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 3 &nbsp; | &nbsp;S-0 &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp; | Program Counter High &nbsp;| &nbsp; &nbsp;W &nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 4 &nbsp; | &nbsp;S-1 &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp; | Program Counter Low &nbsp; | &nbsp; &nbsp;W &nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 5 &nbsp; | &nbsp;S-2 &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp; | Status Register &nbsp; &nbsp; &nbsp; | &nbsp; &nbsp;W &nbsp; 
&nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 6 &nbsp; | &nbsp;VA &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp;| Abs.Addr. Vector Low &nbsp;| &nbsp; &nbsp;R &nbsp; &nbsp;
 |</div></li>
<li class="li2"><div class="de2">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 7 &nbsp; | &nbsp;VA+1 &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp;| Abs.Addr. Vector High | &nbsp; &nbsp;R &nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; &nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; &nbsp;| &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; &nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;|</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 1 &nbsp; | &nbsp;AAV &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp; | New Op Code &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; | &nbsp; &nbsp;R
 &nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; +---------------+------------------+-----------------------+----------+</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; &nbsp; &nbsp; (*) dummy fetch after opcode</div></li>
<li class="li2"><div class="de2">&nbsp;</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; &nbsp; &nbsp; </div></li>
<li class="li1"><div class="de1">Mode: Stack (RTI) -- s &nbsp;(1 byte) &nbsp;(6 and 7 cycles)</div></li>
<li class="li1"><div class="de1">&nbsp;</div></li>
<li class="li1"><div class="de1">(RTI)</div></li>
<li class="li2"><div class="de2">&nbsp;</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; +---------------+------------------+-----------------------+----------+</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; Cycle 
&nbsp; &nbsp; | &nbsp; Address Bus &nbsp; &nbsp;| &nbsp; &nbsp; &nbsp; 
Data Bus &nbsp; &nbsp; &nbsp; &nbsp;|Read/Write|</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; +---------------+------------------+-----------------------+----------+</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 1 &nbsp; | &nbsp;PC &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp;| Op Code &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; |
 &nbsp; &nbsp;R &nbsp; &nbsp; |</div></li>
<li class="li2"><div class="de2">&nbsp; &nbsp; | &nbsp; &nbsp; (*) 
&nbsp; 2 &nbsp; | &nbsp;PC+1 &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;| 
Internal Operation &nbsp; &nbsp;| &nbsp; &nbsp;R &nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 4 &nbsp; | &nbsp;S+1 &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp; | Status Register &nbsp; &nbsp; &nbsp; | &nbsp; &nbsp;R &nbsp; 
&nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 5 &nbsp; | &nbsp;S+2 &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp; | New PCL &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; | 
&nbsp; &nbsp;R &nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 6 &nbsp; | &nbsp;S+3 &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp; | New PCH &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; | 
&nbsp; &nbsp;R &nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; &nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; &nbsp;| &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; &nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;|</div></li>
<li class="li2"><div class="de2">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 1 &nbsp; | &nbsp;NewPC &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; |
 New Op Code &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; | &nbsp; &nbsp;R &nbsp; 
&nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; +---------------+------------------+-----------------------+----------+</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; (*) fetch byte after opcode</div></li>
<li class="li1"><div class="de1">&nbsp;</div></li>
<li class="li1"><div class="de1">================================================================================ &nbsp; &nbsp;</div></li>
<li class="li2"><div class="de2">A special case are hardware interrupts</div></li>
<li class="li1"><div class="de1">================================================================================ &nbsp; &nbsp;</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; &nbsp; &nbsp; </div></li>
<li class="li1"><div class="de1">Mode: Stack (Hardware Interrupts) -- s &nbsp;(0 bytes) &nbsp;(6 cycles)</div></li>
<li class="li1"><div class="de1">&nbsp;</div></li>
<li class="li2"><div class="de2">(IRQ,NMI)</div></li>
<li class="li1"><div class="de1">&nbsp;</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; +---------------+------------------+-----------------------+----------+</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; Cycle 
&nbsp; &nbsp; | &nbsp; Address Bus &nbsp; &nbsp;| &nbsp; &nbsp; &nbsp; 
Data Bus &nbsp; &nbsp; &nbsp; &nbsp;|Read/Write|</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; +---------------+------------------+-----------------------+----------+</div></li>
<li class="li2"><div class="de2">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp;(*)
 &nbsp;1 &nbsp; | &nbsp;PC &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp;| Internal Operation &nbsp; &nbsp;| &nbsp; &nbsp;R &nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; 
&nbsp;(10) 2 &nbsp; | &nbsp;S-1 &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp; | Program Counter High &nbsp;| &nbsp; &nbsp;W &nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; 
&nbsp;(10) 3 &nbsp; | &nbsp;S-2 &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp; | Program Counter Low &nbsp; | &nbsp; &nbsp;W &nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; 
&nbsp;(10) 4 &nbsp; | &nbsp;S-3 &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp; | Status Register &nbsp; &nbsp; &nbsp; | &nbsp; &nbsp;W &nbsp; 
&nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 5 &nbsp; | &nbsp;VA &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp;| Abs.Addr. Vector Low &nbsp;| &nbsp; &nbsp;R &nbsp; &nbsp;
 |</div></li>
<li class="li2"><div class="de2">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 6 &nbsp; | &nbsp;VA+1 &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp;| Abs.Addr. Vector High | &nbsp; &nbsp;R &nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; &nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; &nbsp;| &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; &nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;|</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 1 &nbsp; | &nbsp;AAV &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp; | New Op Code &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; | &nbsp; &nbsp;R
 &nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; +---------------+------------------+-----------------------+----------+</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; (*) dummy fetch from PC</div></li>
<li class="li2"><div class="de2">&nbsp; &nbsp; (10) R/W remains high during Reset.</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; </div></li>
<li class="li1"><div class="de1">================================================================================ &nbsp; &nbsp;</div></li>
<li class="li1"><div class="de1">Indexed instructions read from the target address before the high byte was</div></li>
<li class="li1"><div class="de1">incremented, if the indexing causes a page boundary crossing.</div></li>
<li class="li2"><div class="de2">================================================================================ &nbsp; &nbsp;</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; </div></li>
<li class="li1"><div class="de1">Mode: Absolute Indexed -- a,x &nbsp;a,y (3 bytes) &nbsp;(4 and 5)</div></li>
<li class="li1"><div class="de1">&nbsp;</div></li>
<li class="li1"><div class="de1">(ADC,AND,BIT,CMP,EOR,LAS,LAX,LDA,LDX,LDY,NOP,ORA,SBC,SHA,SHS,SHX,SHY,STA,STZ)</div></li>
<li class="li2"><div class="de2">&nbsp;</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; +---------------+------------------+-----------------------+----------+</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; Cycle 
&nbsp; &nbsp; | &nbsp; Address Bus &nbsp; &nbsp;| &nbsp; &nbsp; &nbsp; 
Data Bus &nbsp; &nbsp; &nbsp; &nbsp;|Read/Write|</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; +---------------+------------------+-----------------------+----------+</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 1 &nbsp; | &nbsp;PC &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp;| Op code &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; |
 &nbsp; &nbsp;R &nbsp; &nbsp; |</div></li>
<li class="li2"><div class="de2">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 2 &nbsp; | &nbsp;PC+1 &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp;| Absolute Address Low &nbsp;| &nbsp; &nbsp;R &nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 3 &nbsp; | &nbsp;PC+2 &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp;| Absolute Address High | &nbsp; &nbsp;R &nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
(4) 3a &nbsp;| &nbsp;AAH,AAL+IL &nbsp; &nbsp; &nbsp;| Internal Operation
 &nbsp; &nbsp;| &nbsp; &nbsp;R &nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 4 &nbsp; | &nbsp;AA+I &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp;| Data &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp;| &nbsp; R/W &nbsp; &nbsp;|</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; +---------------+------------------+-----------------------+----------+</div></li>
<li class="li2"><div class="de2">&nbsp; &nbsp; (4) Add 1 cycle for indexing across page boundaries, or write.</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; &nbsp; &nbsp; a dummy read access happens to the target address - 0x100 (before the </div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; &nbsp; &nbsp; high byte was corrected)</div></li>
<li class="li1"><div class="de1">&nbsp;</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; &nbsp; &nbsp; </div></li>
<li class="li2"><div class="de2">Mode: Zeropage/Direct Indirect Indexed -- (d),y &nbsp;(2 bytes) &nbsp;(5 and 6 cycles)</div></li>
<li class="li1"><div class="de1">&nbsp;</div></li>
<li class="li1"><div class="de1">&nbsp;(ADC,AND,CMP,EOR,LAX,LDA,ORA,SBC,STA)</div></li>
<li class="li1"><div class="de1">&nbsp;</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; +---------------+------------------+-----------------------+----------+</div></li>
<li class="li2"><div class="de2">&nbsp; &nbsp; | &nbsp; &nbsp; Cycle 
&nbsp; &nbsp; | &nbsp; Address Bus &nbsp; &nbsp;| &nbsp; &nbsp; &nbsp; 
Data Bus &nbsp; &nbsp; &nbsp; &nbsp;|Read/Write|</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; +---------------+------------------+-----------------------+----------+</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 1 &nbsp; | &nbsp;PC &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp;| Op Code &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; |
 &nbsp; &nbsp;R &nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 2 &nbsp; | &nbsp;PC+1 &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp;| Direct Offset &nbsp; &nbsp; &nbsp; &nbsp; | &nbsp; &nbsp;R 
&nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 3 &nbsp; | &nbsp;DO &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp;| Absolute Address Low &nbsp;| &nbsp; &nbsp;R &nbsp; &nbsp;
 |</div></li>
<li class="li2"><div class="de2">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 4 &nbsp; | &nbsp;DO+1 &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp;| Absolute Address High | &nbsp; &nbsp;R &nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
(4) 4a &nbsp;| &nbsp;AAH,AAL+YL &nbsp; &nbsp; &nbsp;| Internal Operation
 &nbsp; &nbsp;| &nbsp; &nbsp;R &nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 5 &nbsp; | &nbsp;AA+Y &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp;| Data &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp;| &nbsp; R/W &nbsp; &nbsp;|</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; +---------------+------------------+-----------------------+----------+</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; (4) Add 1 cycle for indexing across page boundaries or write.</div></li>
<li class="li2"><div class="de2">&nbsp; &nbsp; &nbsp; &nbsp; dummy read from target address before high byte is incremented</div></li>
<li class="li1"><div class="de1">&nbsp;</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; </div></li>
<li class="li1"><div class="de1">================================================================================ &nbsp; &nbsp;</div></li>
<li class="li1"><div class="de1">ZP Indexed instructions read from the target address before the index was added</div></li>
<li class="li2"><div class="de2">================================================================================ &nbsp; &nbsp;</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; </div></li>
<li class="li1"><div class="de1">Mode: Zeropage/Direct Indexed -- d,x &nbsp;d,y &nbsp;(2 bytes) &nbsp;(4 cycles)</div></li>
<li class="li1"><div class="de1">&nbsp;</div></li>
<li class="li1"><div class="de1">(ADC,AND,BIT,CMP,EOR,LAX,LDA,LDX,LDY,NOP,ORA,SAX,SBC,STA,STX,STY)</div></li>
<li class="li2"><div class="de2">&nbsp;</div></li>
<li class="li1"><div class="de1">&nbsp;</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; +---------------+------------------+-----------------------+----------+</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; Cycle 
&nbsp; &nbsp; | &nbsp; Address Bus &nbsp; &nbsp;| &nbsp; &nbsp; &nbsp; 
Data Bus &nbsp; &nbsp; &nbsp; &nbsp;|Read/Write|</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; +---------------+------------------+-----------------------+----------+</div></li>
<li class="li2"><div class="de2">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 1 &nbsp; | &nbsp;PC &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp;| Op Code &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; |
 &nbsp; &nbsp;R &nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 2 &nbsp; | &nbsp;PC+1 &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp;| Direct Offset &nbsp; &nbsp; &nbsp; &nbsp; | &nbsp; &nbsp;R 
&nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp;(4) &nbsp;
 &nbsp;3 &nbsp; | &nbsp;DO &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp;| Internal Operation &nbsp; &nbsp;| &nbsp; &nbsp;R &nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 4 &nbsp; | &nbsp;DO+I &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp;| Data &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp;| &nbsp; R/W &nbsp; &nbsp;|</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; +---------------+------------------+-----------------------+----------+</div></li>
<li class="li2"><div class="de2">&nbsp; &nbsp; (4) dummy-fetch from direct offset</div></li>
<li class="li1"><div class="de1">&nbsp;</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; </div></li>
<li class="li1"><div class="de1">Mode: Zeropage/Direct Indexed Indirect -- (d,x) &nbsp;(2 bytes) &nbsp;(6 cycles)</div></li>
<li class="li1"><div class="de1">&nbsp;</div></li>
<li class="li2"><div class="de2">(ADC,AND,CMP,EOR,LAX,LDA,ORA,SAX,SBC,STA)</div></li>
<li class="li1"><div class="de1">&nbsp;</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; +---------------+------------------+-----------------------+----------+</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; Cycle 
&nbsp; &nbsp; | &nbsp; Address Bus &nbsp; &nbsp;| &nbsp; &nbsp; &nbsp; 
Data Bus &nbsp; &nbsp; &nbsp; &nbsp;|Read/Write|</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; +---------------+------------------+-----------------------+----------+</div></li>
<li class="li2"><div class="de2">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 1 &nbsp; | &nbsp;PC &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp;| Op Code &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; |
 &nbsp; &nbsp;R &nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 2 &nbsp; | &nbsp;PC+1 &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp;| Direct Offset &nbsp; &nbsp; &nbsp; &nbsp; | &nbsp; &nbsp;R 
&nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; (4) 
&nbsp; 3 &nbsp; | &nbsp;DO &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp;| Internal Operation &nbsp; &nbsp;| &nbsp; &nbsp;R &nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 4 &nbsp; | &nbsp;DO+X &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp;| Absolute Address Low &nbsp;| &nbsp; &nbsp;R &nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 5 &nbsp; | &nbsp;DO+X+1 &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp;| Absolute Address High | &nbsp; &nbsp;R &nbsp; &nbsp; |</div></li>
<li class="li2"><div class="de2">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 6 &nbsp; | &nbsp;AA &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp;| Data &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp;| &nbsp; R/W &nbsp; &nbsp;|</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; +---------------+------------------+-----------------------+----------+</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; &nbsp; &nbsp; (4) dummy-fetch from direct offset</div></li>
<li class="li1"><div class="de1">&nbsp;</div></li>
<li class="li1"><div class="de1">================================================================================ &nbsp; &nbsp;</div></li>
<li class="li2"><div class="de2">some instructions that use the stack do dummy fetches from the stack</div></li>
<li class="li1"><div class="de1">================================================================================ &nbsp; &nbsp;</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; &nbsp; &nbsp; </div></li>
<li class="li1"><div class="de1">Mode: Absolute (JSR) -- a (3 bytes) &nbsp;(6 cycles)</div></li>
<li class="li1"><div class="de1">&nbsp;</div></li>
<li class="li2"><div class="de2">(JSR)</div></li>
<li class="li1"><div class="de1">&nbsp;</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; +---------------+------------------+-----------------------+----------+</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; Cycle 
&nbsp; &nbsp; | &nbsp; Address Bus &nbsp; &nbsp;| &nbsp; &nbsp; &nbsp; 
Data Bus &nbsp; &nbsp; &nbsp; &nbsp;|Read/Write|</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; +---------------+------------------+-----------------------+----------+</div></li>
<li class="li2"><div class="de2">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 1 &nbsp; | &nbsp;PC &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp;| Op Code &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; |
 &nbsp; &nbsp;R &nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 2 &nbsp; | &nbsp;PC+1 &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp;| NEW PCL &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; | 
&nbsp; &nbsp;R &nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; (4) &nbsp; 
&nbsp; 3 &nbsp; | &nbsp;S &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp; | Internal Operation &nbsp; &nbsp;| &nbsp; &nbsp;R &nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 4 &nbsp; | &nbsp;S &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; | Program Counter High &nbsp;| &nbsp; &nbsp;W &nbsp; 
&nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 5 &nbsp; | &nbsp;S-1 &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp; | Program Counter Low &nbsp; | &nbsp; &nbsp;W &nbsp; &nbsp; |</div></li>
<li class="li2"><div class="de2">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 6 &nbsp; | &nbsp;PC+2 &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp;| NEW PCH &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; | 
&nbsp; &nbsp;R &nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; &nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; &nbsp;| &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; &nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;|</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 1 &nbsp; | &nbsp;NEWPC &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; |
 New Op Code &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; | &nbsp; &nbsp;R &nbsp; 
&nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; +---------------+------------------+-----------------------+----------+</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; &nbsp; &nbsp; (4) dummy fetch from stack</div></li>
<li class="li2"><div class="de2">&nbsp;</div></li>
<li class="li1"><div class="de1">Mode: Stack (RTS) -- s &nbsp;(1 byte) &nbsp;(6 cycles)</div></li>
<li class="li1"><div class="de1">&nbsp;</div></li>
<li class="li1"><div class="de1">(RTS)</div></li>
<li class="li1"><div class="de1">&nbsp;</div></li>
<li class="li2"><div class="de2">&nbsp; &nbsp; +---------------+------------------+-----------------------+----------+</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; Cycle 
&nbsp; &nbsp; | &nbsp; Address Bus &nbsp; &nbsp;| &nbsp; &nbsp; &nbsp; 
Data Bus &nbsp; &nbsp; &nbsp; &nbsp;|Read/Write|</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; +---------------+------------------+-----------------------+----------+</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 1 &nbsp; | &nbsp;PC &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp;| Op Code &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; |
 &nbsp; &nbsp;R &nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; (*) 
&nbsp; 2 &nbsp; | &nbsp;PC+1 &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;| 
Internal Operation &nbsp; &nbsp;| &nbsp; &nbsp;R &nbsp; &nbsp; |</div></li>
<li class="li2"><div class="de2">&nbsp; &nbsp; | &nbsp; &nbsp; (5) 
&nbsp; 3 &nbsp; | &nbsp;S &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp; | Internal Operation &nbsp; &nbsp;| &nbsp; &nbsp;R &nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 4 &nbsp; | &nbsp;S+1 &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp; | New PCL-1 &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; | &nbsp; 
&nbsp;R &nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 5 &nbsp; | &nbsp;S+2 &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp; | New PCH &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; | 
&nbsp; &nbsp;R &nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; (4) 
&nbsp; 6 &nbsp; | &nbsp;NewPC-1 &nbsp; &nbsp; &nbsp; &nbsp; | Internal 
Operation &nbsp; &nbsp;| &nbsp; &nbsp;R &nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; &nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; &nbsp;| &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; &nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;|</div></li>
<li class="li2"><div class="de2">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 1 &nbsp; | &nbsp;NewPC &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; |
 New Op Code &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; | &nbsp; &nbsp;R &nbsp; 
&nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; +---------------+------------------+-----------------------+----------+ </div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; &nbsp; &nbsp;(*) dummy fetch from PC+1</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; &nbsp; &nbsp;(5) dummy read from stack</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; &nbsp; &nbsp;(4) dummy read from target address (NewPC-1)</div></li>
<li class="li2"><div class="de2">&nbsp; &nbsp; &nbsp; &nbsp; </div></li>
<li class="li1"><div class="de1">Mode: Stack (Pull) -- s &nbsp;(1 byte) &nbsp;(4 cycles)</div></li>
<li class="li1"><div class="de1">&nbsp;</div></li>
<li class="li1"><div class="de1">(PLA,PLP)</div></li>
<li class="li1"><div class="de1">&nbsp;</div></li>
<li class="li2"><div class="de2">&nbsp; &nbsp; +---------------+------------------+-----------------------+----------+</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; Cycle 
&nbsp; &nbsp; | &nbsp; Address Bus &nbsp; &nbsp;| &nbsp; &nbsp; &nbsp; 
Data Bus &nbsp; &nbsp; &nbsp; &nbsp;|Read/Write|</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; +---------------+------------------+-----------------------+----------+</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 1 &nbsp; | &nbsp;PC &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp;| Op Code &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; |
 &nbsp; &nbsp;R &nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp;(*) &nbsp;
 &nbsp;2 &nbsp; | &nbsp;PC+1 &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;| 
Internal Operation &nbsp; &nbsp;| &nbsp; &nbsp;R &nbsp; &nbsp; |</div></li>
<li class="li2"><div class="de2">&nbsp; &nbsp; | &nbsp; &nbsp;(4) &nbsp;
 &nbsp;3 &nbsp; | &nbsp;S+0 &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; | 
Internal Operation &nbsp; &nbsp;| &nbsp; &nbsp;R &nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 4 &nbsp; | &nbsp;S+1 &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp; | Register Low &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;| &nbsp; &nbsp;R
 &nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; +---------------+------------------+-----------------------+----------+</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; &nbsp; &nbsp; (*) dummy fetch from PC+1</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; &nbsp; &nbsp; (4) dummy fetch from stack</div></li>
<li class="li2"><div class="de2">&nbsp; &nbsp; </div></li>
<li class="li1"><div class="de1">================================================================================ &nbsp; &nbsp;</div></li>
<li class="li1"><div class="de1">Branches read from various intermediate addresses</div></li>
<li class="li1"><div class="de1">================================================================================ &nbsp; &nbsp;</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; </div></li>
<li class="li2"><div class="de2">Mode: Relative -- r &nbsp;(2 bytes) &nbsp;(2,3 and 4 cycles)</div></li>
<li class="li1"><div class="de1">&nbsp;</div></li>
<li class="li1"><div class="de1">(BCC,BCS,BEQ,BMI,BNE,BPL,BVC,BVS)</div></li>
<li class="li1"><div class="de1">&nbsp;</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; +---------------+------------------+-----------------------+----------+</div></li>
<li class="li2"><div class="de2">&nbsp; &nbsp; | &nbsp; &nbsp; Cycle 
&nbsp; &nbsp; | &nbsp; Address Bus &nbsp; &nbsp;| &nbsp; &nbsp; &nbsp; 
Data Bus &nbsp; &nbsp; &nbsp; &nbsp;|Read/Write|</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; +---------------+------------------+-----------------------+----------+</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 1 &nbsp; | &nbsp;PC &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp;| Op Code &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; |
 &nbsp; &nbsp;R &nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 2 &nbsp; | &nbsp;PC+1 &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp;| Offset &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;| 
&nbsp; &nbsp;R &nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
(5) 2a &nbsp;| &nbsp;PC+2 &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;| 
Internal Operation &nbsp; &nbsp;| &nbsp; &nbsp;R &nbsp; &nbsp; |</div></li>
<li class="li2"><div class="de2">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
(6) 2b &nbsp;| &nbsp;PC+2+OFF &nbsp; &nbsp; &nbsp; &nbsp;| Internal 
Operation &nbsp; &nbsp;| &nbsp; &nbsp;R &nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; &nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; &nbsp;| &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; &nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;|</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 1 &nbsp; | &nbsp;NewPC &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; |
 New Op Code &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; | &nbsp; &nbsp;R &nbsp; 
&nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; +---------------+------------------+-----------------------+----------+</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; (5) Add 1 cycle if branch is taken.</div></li>
<li class="li2"><div class="de2">&nbsp; &nbsp; &nbsp; &nbsp; dummy read from PC+2</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; (6) Add 1 cycle if branch is taken across page boundaries</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; &nbsp; &nbsp; dummy read from PC+2+OFF</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; </div></li>
<li class="li1"><div class="de1">================================================================================ &nbsp; &nbsp;</div></li>
<li class="li2"><div class="de2">################################################################################</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; Dummy Writes</div></li>
<li class="li1"><div class="de1">################################################################################</div></li>
<li class="li1"><div class="de1">================================================================================ &nbsp; &nbsp;</div></li>
<li class="li1"><div class="de1">&nbsp;</div></li>
<li class="li2"><div class="de2">================================================================================ &nbsp; &nbsp;</div></li>
<li class="li1"><div class="de1">R-M-W instructions will write back the unmodified value</div></li>
<li class="li1"><div class="de1">================================================================================ &nbsp; &nbsp;</div></li>
<li class="li1"><div class="de1">&nbsp;</div></li>
<li class="li1"><div class="de1">Mode: Absolute (R-M-W) -- a (3 bytes) &nbsp;(6 and 8 cycles)</div></li>
<li class="li2"><div class="de2">&nbsp;</div></li>
<li class="li1"><div class="de1">(ASL,DCP,DEC,INC,ISC,LSR,RLA,ROL,ROR,RRA,SLO,SRE)</div></li>
<li class="li1"><div class="de1">&nbsp;</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; +---------------+------------------+-----------------------+----------+</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; Cycle 
&nbsp; &nbsp; | &nbsp; Address Bus &nbsp; &nbsp;| &nbsp; &nbsp; &nbsp; 
Data Bus &nbsp; &nbsp; &nbsp; &nbsp;|Read/Write|</div></li>
<li class="li2"><div class="de2">&nbsp; &nbsp; +---------------+------------------+-----------------------+----------+</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 1 &nbsp; | &nbsp;PC &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp;| Op Code &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; |
 &nbsp; &nbsp;R &nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 2 &nbsp; | &nbsp;PC+1 &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp;| Absolute Address Low &nbsp;| &nbsp; &nbsp;R &nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 3 &nbsp; | &nbsp;PC+2 &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp;| Absolute Address High | &nbsp; &nbsp;R &nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 4 &nbsp; | &nbsp;AA &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp;| Data &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp;| &nbsp; &nbsp;R &nbsp; &nbsp; |</div></li>
<li class="li2"><div class="de2">&nbsp; &nbsp; | &nbsp; (12) &nbsp; 
&nbsp;5 &nbsp; | &nbsp;AA &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp;| Internal Operation &nbsp; &nbsp;| &nbsp; &nbsp;W &nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 6 &nbsp; | &nbsp;AA &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp;| Data &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp;| &nbsp; &nbsp;W &nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; +---------------+------------------+-----------------------+----------+</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp;(12) Unmodified Data is written back to memory</div></li>
<li class="li1"><div class="de1">&nbsp;</div></li>
<li class="li2"><div class="de2">&nbsp; &nbsp;</div></li>
<li class="li1"><div class="de1">Mode: Zeropage/Direct (R-M-W) -- d &nbsp;(2 bytes) &nbsp;(5 cycles)</div></li>
<li class="li1"><div class="de1">&nbsp;</div></li>
<li class="li1"><div class="de1">(ASL,DCP,DEC,INC,ISC,LSR,RLA,ROL,ROR,RRA,SLO,SRE)</div></li>
<li class="li1"><div class="de1">&nbsp;</div></li>
<li class="li2"><div class="de2">&nbsp; &nbsp; +---------------+------------------+-----------------------+----------+</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; Cycle 
&nbsp; &nbsp; | &nbsp; Address Bus &nbsp; &nbsp;| &nbsp; &nbsp; &nbsp; 
Data Bus &nbsp; &nbsp; &nbsp; &nbsp;|Read/Write|</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; +---------------+------------------+-----------------------+----------+</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 1 &nbsp; | &nbsp;PC &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp;| Op Code &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; |
 &nbsp; &nbsp;R &nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 2 &nbsp; | &nbsp;PC+1 &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp;| Direct Offset &nbsp; &nbsp; &nbsp; &nbsp; | &nbsp; &nbsp;R 
&nbsp; &nbsp; |</div></li>
<li class="li2"><div class="de2">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 3 &nbsp; | &nbsp;DO &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp;| Data &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp;| &nbsp; &nbsp;R &nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; (12) &nbsp; 
&nbsp;4 &nbsp; | &nbsp;DO &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp;| Internal Operation &nbsp; &nbsp;| &nbsp; &nbsp;W &nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 5 &nbsp; | &nbsp;DO &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp;| Data &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp;| &nbsp; &nbsp;W &nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; +---------------+------------------+-----------------------+----------+</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp;(12) Unmodified Data &nbsp; &nbsp; is written back to memory</div></li>
<li class="li2"><div class="de2">&nbsp;</div></li>
<li class="li1"><div class="de1">================================================================================ &nbsp; &nbsp;</div></li>
<li class="li1"><div class="de1">Indexed R-M-W instructions will do a dummy read and write the unmodified value </div></li>
<li class="li1"><div class="de1">================================================================================ &nbsp; &nbsp;</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp;</div></li>
<li class="li2"><div class="de2">Mode: Absolute Indexed (R-M-W) -- a,x &nbsp;(3 bytes) &nbsp;(7 cycles)</div></li>
<li class="li1"><div class="de1">Illegal Mode: Absolute Indexed (R-M-W) -- a,y (3 bytes) &nbsp;(7 cycles)</div></li>
<li class="li1"><div class="de1">&nbsp;</div></li>
<li class="li1"><div class="de1">(ASL,DCP,DEC,INC,ISC,LSR,RLA,ROL,ROR,RRA,SLO,SRE)</div></li>
<li class="li1"><div class="de1">&nbsp;</div></li>
<li class="li2"><div class="de2">&nbsp; &nbsp; +---------------+------------------+-----------------------+----------+</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; Cycle 
&nbsp; &nbsp; | &nbsp; Address Bus &nbsp; &nbsp;| &nbsp; &nbsp; &nbsp; 
Data Bus &nbsp; &nbsp; &nbsp; &nbsp;|Read/Write|</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; +---------------+------------------+-----------------------+----------+</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 1 &nbsp; | &nbsp;PC &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp;| Op Code &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; |
 &nbsp; &nbsp;R &nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 2 &nbsp; | &nbsp;PC+1 &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp;| Absolute Address Low &nbsp;| &nbsp; &nbsp;R &nbsp; &nbsp; |</div></li>
<li class="li2"><div class="de2">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 3 &nbsp; | &nbsp;PC+2 &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp;| Absolute Address High | &nbsp; &nbsp;R &nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; (4) &nbsp; 
&nbsp; 4 &nbsp; | &nbsp;AAH,AAL+XL &nbsp; &nbsp; &nbsp;| Internal 
Operation &nbsp; &nbsp;| &nbsp; &nbsp;R &nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 5 &nbsp; | &nbsp;AA+X &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp;| Data &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp;| &nbsp; &nbsp;R &nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; (12) &nbsp; 
&nbsp;6 &nbsp; | &nbsp;AA+X+1 &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;| 
Internal Operation &nbsp; &nbsp;| &nbsp; &nbsp;W &nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 7 &nbsp; | &nbsp;AA+X &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp;| Data &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp;| &nbsp; &nbsp;W &nbsp; &nbsp; |</div></li>
<li class="li2"><div class="de2">&nbsp; &nbsp; +---------------+------------------+-----------------------+----------+</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp;(4) dummy fetch from target address before the high byte is incremented</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp;(12) Unmodified Data &nbsp; &nbsp; is written back to memory</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; &nbsp; &nbsp; </div></li>
<li class="li1"><div class="de1">&nbsp;</div></li>
<li class="li2"><div class="de2">Mode: Zeropage/Direct Indexed (R-M-W) -- d,x &nbsp;(2 bytes) &nbsp;(6 cycles)</div></li>
<li class="li1"><div class="de1">&nbsp;</div></li>
<li class="li1"><div class="de1">(ASL,DCP,DEC,INC,ISC,LSR,RLA,ROL,ROR,RRA,SLO,SRE)</div></li>
<li class="li1"><div class="de1">&nbsp;</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; +---------------+------------------+-----------------------+----------+</div></li>
<li class="li2"><div class="de2">&nbsp; &nbsp; | &nbsp; &nbsp; Cycle 
&nbsp; &nbsp; | &nbsp; Address Bus &nbsp; &nbsp;| &nbsp; &nbsp; &nbsp; 
Data Bus &nbsp; &nbsp; &nbsp; &nbsp;|Read/Write|</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; +---------------+------------------+-----------------------+----------+</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 1 &nbsp; | &nbsp;PC &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp;| Op Code &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; |
 &nbsp; &nbsp;R &nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 2 &nbsp; | &nbsp;PC+1 &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp;| Direct Offset &nbsp; &nbsp; &nbsp; &nbsp; | &nbsp; &nbsp;R 
&nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; (4) &nbsp; 
&nbsp; 3 &nbsp; | &nbsp;DO &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp;| Internal Operation &nbsp; &nbsp;| &nbsp; &nbsp;R &nbsp; &nbsp; |</div></li>
<li class="li2"><div class="de2">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 4 &nbsp; | &nbsp;DO+X &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp;| Data &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp;| &nbsp; &nbsp;R &nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; (12) &nbsp; 
&nbsp;5 &nbsp; | &nbsp;DO+X &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;| 
Internal Operation &nbsp; &nbsp;| &nbsp; &nbsp;W &nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 6 &nbsp; | &nbsp;DO+X &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp;| Data &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp;| &nbsp; &nbsp;W &nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; +---------------+------------------+-----------------------+----------+</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; &nbsp;(4) a dummy access happens before target address before the index was added</div></li>
<li class="li2"><div class="de2">&nbsp; &nbsp; (12) Unmodified Data &nbsp; &nbsp; is written back to memory</div></li>
<li class="li1"><div class="de1">&nbsp; </div></li>
<li class="li1"><div class="de1">Illegal Mode: Direct Indexed Indirect (R-M-W) -- (d),y &nbsp;(2 bytes) &nbsp;(7 &nbsp;and 8 cycles)</div></li>
<li class="li1"><div class="de1">&nbsp;</div></li>
<li class="li1"><div class="de1">(DCP,ISC,RLA,RRA,SLO,SRE)</div></li>
<li class="li2"><div class="de2">&nbsp;</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; +---------------+------------------+-----------------------+----------+</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; Cycle 
&nbsp; &nbsp; | &nbsp; Address Bus &nbsp; &nbsp;| &nbsp; &nbsp; &nbsp; 
Data Bus &nbsp; &nbsp; &nbsp; &nbsp;|Read/Write|</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; +---------------+------------------+-----------------------+----------+</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 1 &nbsp; | &nbsp;PC &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp;| Op Code &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; |
 &nbsp; &nbsp;R &nbsp; &nbsp; |</div></li>
<li class="li2"><div class="de2">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 2 &nbsp; | &nbsp;PC+1 &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp;| Direct Offset &nbsp; &nbsp; &nbsp; &nbsp; | &nbsp; &nbsp;R 
&nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 3 &nbsp; | &nbsp;DO &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp;| Absolute Address Low &nbsp;| &nbsp; &nbsp;R &nbsp; &nbsp;
 |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 4 &nbsp; | &nbsp;DO+1 &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp;| Absolute Address High | &nbsp; &nbsp;R &nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
(4) 4a &nbsp;| &nbsp;AAH,AAL+YL &nbsp; &nbsp; &nbsp;| Internal Operation
 &nbsp; &nbsp;| &nbsp; &nbsp;R &nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 5 &nbsp; | &nbsp;AA+Y &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp;| Data &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp;| &nbsp; &nbsp;R &nbsp; &nbsp; |</div></li>
<li class="li2"><div class="de2">&nbsp; &nbsp; | &nbsp; &nbsp; (12) 
&nbsp;6 &nbsp; | &nbsp;AA &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp;| Old Data &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;| 
&nbsp; &nbsp;W &nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 7 &nbsp; | &nbsp;AA &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp;| New Data &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp;| &nbsp; &nbsp;W &nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; +---------------+------------------+-----------------------+----------+</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; (4) Add 1 cycle for indexing across page boundaries or write.</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; &nbsp; &nbsp; dummy read from target address before high byte is incremented</div></li>
<li class="li2"><div class="de2">&nbsp; &nbsp; (12) Unmodified Data &nbsp; &nbsp; is written back to memory</div></li>
<li class="li1"><div class="de1">&nbsp;</div></li>
<li class="li1"><div class="de1">Illegal Mode: Direct Indexed Indirect (R-M-W) -- (d,x) &nbsp;(2 bytes) &nbsp;(8 cycles)</div></li>
<li class="li1"><div class="de1">&nbsp;</div></li>
<li class="li1"><div class="de1">(DCP,ISC,RLA,RRA,SLO,SRE)</div></li>
<li class="li2"><div class="de2">&nbsp;</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; +---------------+------------------+-----------------------+----------+</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; Cycle 
&nbsp; &nbsp; | &nbsp; Address Bus &nbsp; &nbsp;| &nbsp; &nbsp; &nbsp; 
Data Bus &nbsp; &nbsp; &nbsp; &nbsp;|Read/Write|</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; +---------------+------------------+-----------------------+----------+</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 1 &nbsp; | &nbsp;PC &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp;| Op Code &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; |
 &nbsp; &nbsp;R &nbsp; &nbsp; |</div></li>
<li class="li2"><div class="de2">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 2 &nbsp; | &nbsp;PC+1 &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp;| Direct Offset &nbsp; &nbsp; &nbsp; &nbsp; | &nbsp; &nbsp;R 
&nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; (4) &nbsp; 
&nbsp; 3 &nbsp; | &nbsp;DO &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp;| Internal Operation &nbsp; &nbsp;| &nbsp; &nbsp;R &nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 4 &nbsp; | &nbsp;DO+X &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp;| Absolute Address Low &nbsp;| &nbsp; &nbsp;R &nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 5 &nbsp; | &nbsp;DO+X+1 &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp;| Absolute Address High | &nbsp; &nbsp;R &nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 6 &nbsp; | &nbsp;AA &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp;| Data &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp;| &nbsp; &nbsp;R &nbsp; &nbsp; |</div></li>
<li class="li2"><div class="de2">&nbsp; &nbsp; | &nbsp; (12) &nbsp; 
&nbsp;7 &nbsp; | &nbsp;AA &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp;| Old Data &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;| 
&nbsp; &nbsp;W &nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; | &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp; 8 &nbsp; | &nbsp;AA &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp; &nbsp;| New Data &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 
&nbsp;| &nbsp; &nbsp;W &nbsp; &nbsp; |</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; +---------------+------------------+-----------------------+----------+</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; &nbsp; &nbsp; (4) dummy read from direct offset</div></li>
<li class="li1"><div class="de1">&nbsp; &nbsp; &nbsp; &nbsp; (12) Unmodified Data &nbsp; &nbsp; is written back to memory</div></li>
</ol>
			</div>
		</div>
	</div>
	<div class="content_title no_border">RAW Paste Data<div id="bsa-footer"></div></div>
	<div class="textarea_border" style="margin-bottom:0">
		<textarea id="paste_code" class="paste_code" name="paste_code" onkeydown="return catchTab(this,event)">================================================================================    
WIP*WIP*WIP*WIP*WIP*WIP*WIP*WIP*WIP*WIP*WIP*WIP*WIP*WIP*WIP*WIP*WIP*WIP*WIP*WIP
================================================================================    

Since there was no such document around, i started copying something together.

The following is supposed to contain all info regarding so called "dummy"
accesses on the 6502/6510. very WIP. let me know if you spot errors.


================================================================================    
################################################################################
    no dummy accesses
################################################################################
================================================================================    

Mode: Absolute -- a (3 bytes)  (4 cycles)

(ADC,AND,BIT,CMP,CPX,CPY,EOR,LAX,LDA,LDX,LDY,NOP,ORA,SAX,SBC,STA,STX,STY)
 
    +---------------+------------------+-----------------------+----------+
    |     Cycle     |   Address Bus    |       Data Bus        |Read/Write|
    +---------------+------------------+-----------------------+----------+
    |           1   |  PC              | Op Code               |    R     |
    |           2   |  PC+1            | Absolute Address Low  |    R     |
    |           3   |  PC+2            | Absolute Address High |    R     |
    |           4   |  AA              | Data                  |   R/W    |
    +---------------+------------------+-----------------------+----------+

    
Mode: Absolute (JMP) -- a (JMP) (3 bytes)  (3 cycles)

    +---------------+------------------+-----------------------+----------+
    |     Cycle     |   Address Bus    |       Data Bus        |Read/Write|
    +---------------+------------------+-----------------------+----------+
    |           1   |  PC              | Op Code               |    R     |
    |           2   |  PC+1            | NEW PCL               |    R     |
    |           3   |  PC+2            | NEW PCH               |    R     |
    |           1   |  NEWPC           | New Op Code           |    R     |
    +---------------+------------------+-----------------------+----------+

    
Mode: Absolute Indirect -- (a)  (3 bytes)  (5 cycles)

    +---------------+------------------+-----------------------+----------+
    |     Cycle     |   Address Bus    |       Data Bus        |Read/Write|
    +---------------+------------------+-----------------------+----------+
    |           1   |  PC              | Op Code               |    R     |
    |           2   |  PC+1            | Absolute Address Low  |    R     |
    |           3   |  PC+2            | Absolute Address High |    R     |
    |           4   |  AA              | NEW PCL               |    R     |
    |           5   |  AA+1            | NEW PCH               |    R     |
    |           1   |  NewPC           | New Op Code           |    R     |
    +---------------+------------------+-----------------------+----------+
    
    
Mode: Immediate -- #  (2 bytes)  (2 cycles)

(ADC,ANC,AND,ANE,ARR,ASR,BIT,CMP,CPX,CPY,EOR,LDA,LDX,LDY,LXA,NOP,ORA,SBC,SBX)

    +---------------+------------------+-----------------------+----------+
    |     Cycle     |   Address Bus    |       Data Bus        |Read/Write|
    +---------------+------------------+-----------------------+----------+
    |           1   |  PC              | Op Code               |    R     |
    |           2   |  PC+1            | Immediate Data        |    R     |
    +---------------+------------------+-----------------------+----------+

    
Mode: Zeropage/Direct -- d  (2 bytes)  (3 cycles)

(ADC,AND,BIT,CMP,CPX,CPY,EOR,LAX,LDA,LDX,LDY,NOP,ORA,SAX,SBC,STA,STX,STY)

    +---------------+------------------+-----------------------+----------+
    |     Cycle     |   Address Bus    |       Data Bus        |Read/Write|
    +---------------+------------------+-----------------------+----------+
    |           1   |  PC              | Op Code               |    R     |
    |           2   |  PC+1            | Direct Offset         |    R     |
    |           3   |  DO              | Data                  |   R/W    |
    +---------------+------------------+-----------------------+----------+
    
================================================================================    
################################################################################
    Dummy Fetches
################################################################################
================================================================================    
    
================================================================================    
Most 1-Byte instructions will fetch PC+1 after the opcode fetch
================================================================================    
    
Mode: Accumulator -- A  (1 byte)  (2 cycles)

 (ASL,DEC,INC,LSR,ROL,ROR)

    +---------------+------------------+-----------------------+----------+
    |     Cycle     |   Address Bus    |       Data Bus        |Read/Write|
    +---------------+------------------+-----------------------+----------+
    |           1   |  PC              | Op Code               |    R     |
    |    (*)    2   |  PC+1            | Internal Operation    |    R     |
    +---------------+------------------+-----------------------+----------+ 
    (*) fetch byte after opcode
    
    
Mode: Implied -- i  (1 byte)  (2 cycles)

(CLC,CLD,CLI,CLV,DEX,DEY,INX,INY,NOP,SEC,SED,SEI,TAX,TAY,TSX,TXA,TXS,TYA)

    +---------------+------------------+-----------------------+----------+
    |     Cycle     |   Address Bus    |       Data Bus        |Read/Write|
    +---------------+------------------+-----------------------+----------+
    |           1   |  PC              | Op Code               |    R     |
    |    (*)    2   |  PC+1            | Internal Operation    |    R     |
    +---------------+------------------+-----------------------+----------+
    (*) fetch byte after opcode
    
    
Mode: Stack (Push) -- s (1 byte)  (3 cycles)

(PHA,PHP)

    +---------------+------------------+-----------------------+----------+
    |     Cycle     |   Address Bus    |       Data Bus        |Read/Write|
    +---------------+------------------+-----------------------+----------+
    |           1   |  PC              | Op Code               |    R     |
    |    (*)    2   |  PC+1            | Internal Operation    |    R     |
    |           3   |  S-1             | Register Low          |    W     |
    +---------------+------------------+-----------------------+----------+
    (*) fetch byte after opcode

    
Mode: Stack (Software Interrupts) -- s  (2 bytes)  (7 cycles)

(BRK)

    +---------------+------------------+-----------------------+----------+
    |     Cycle     |   Address Bus    |       Data Bus        |Read/Write|
    +---------------+------------------+-----------------------+----------+
    |           1   |  PC              | Op Code               |    R     |
    |   (*)     2   |  PC+1            | Signature             |    R     |
    |           3   |  S-0             | Program Counter High  |    W     |
    |           4   |  S-1             | Program Counter Low   |    W     |
    |           5   |  S-2             | Status Register       |    W     |
    |           6   |  VA              | Abs.Addr. Vector Low  |    R     |
    |           7   |  VA+1            | Abs.Addr. Vector High |    R     |
    |               |                  |                       |          |
    |           1   |  AAV             | New Op Code           |    R     |
    +---------------+------------------+-----------------------+----------+
        (*) dummy fetch after opcode

        
Mode: Stack (RTI) -- s  (1 byte)  (6 and 7 cycles)

(RTI)

    +---------------+------------------+-----------------------+----------+
    |     Cycle     |   Address Bus    |       Data Bus        |Read/Write|
    +---------------+------------------+-----------------------+----------+
    |           1   |  PC              | Op Code               |    R     |
    |     (*)   2   |  PC+1            | Internal Operation    |    R     |
    |           4   |  S+1             | Status Register       |    R     |
    |           5   |  S+2             | New PCL               |    R     |
    |           6   |  S+3             | New PCH               |    R     |
    |               |                  |                       |          |
    |           1   |  NewPC           | New Op Code           |    R     |
    +---------------+------------------+-----------------------+----------+
    (*) fetch byte after opcode

================================================================================    
A special case are hardware interrupts
================================================================================    
        
Mode: Stack (Hardware Interrupts) -- s  (0 bytes)  (6 cycles)

(IRQ,NMI)

    +---------------+------------------+-----------------------+----------+
    |     Cycle     |   Address Bus    |       Data Bus        |Read/Write|
    +---------------+------------------+-----------------------+----------+
    |      (*)  1   |  PC              | Internal Operation    |    R     |
    |      (10) 2   |  S-1             | Program Counter High  |    W     |
    |      (10) 3   |  S-2             | Program Counter Low   |    W     |
    |      (10) 4   |  S-3             | Status Register       |    W     |
    |           5   |  VA              | Abs.Addr. Vector Low  |    R     |
    |           6   |  VA+1            | Abs.Addr. Vector High |    R     |
    |               |                  |                       |          |
    |           1   |  AAV             | New Op Code           |    R     |
    +---------------+------------------+-----------------------+----------+
    (*) dummy fetch from PC
    (10) R/W remains high during Reset.
    
================================================================================    
Indexed instructions read from the target address before the high byte was
incremented, if the indexing causes a page boundary crossing.
================================================================================    
    
Mode: Absolute Indexed -- a,x  a,y (3 bytes)  (4 and 5)

(ADC,AND,BIT,CMP,EOR,LAS,LAX,LDA,LDX,LDY,NOP,ORA,SBC,SHA,SHS,SHX,SHY,STA,STZ)
 
    +---------------+------------------+-----------------------+----------+
    |     Cycle     |   Address Bus    |       Data Bus        |Read/Write|
    +---------------+------------------+-----------------------+----------+
    |           1   |  PC              | Op code               |    R     |
    |           2   |  PC+1            | Absolute Address Low  |    R     |
    |           3   |  PC+2            | Absolute Address High |    R     |
    |       (4) 3a  |  AAH,AAL+IL      | Internal Operation    |    R     |
    |           4   |  AA+I            | Data                  |   R/W    |
    +---------------+------------------+-----------------------+----------+
    (4) Add 1 cycle for indexing across page boundaries, or write.
        a dummy read access happens to the target address - 0x100 (before the 
        high byte was corrected)

        
Mode: Zeropage/Direct Indirect Indexed -- (d),y  (2 bytes)  (5 and 6 cycles)

 (ADC,AND,CMP,EOR,LAX,LDA,ORA,SBC,STA)
 
    +---------------+------------------+-----------------------+----------+
    |     Cycle     |   Address Bus    |       Data Bus        |Read/Write|
    +---------------+------------------+-----------------------+----------+
    |           1   |  PC              | Op Code               |    R     |
    |           2   |  PC+1            | Direct Offset         |    R     |
    |           3   |  DO              | Absolute Address Low  |    R     |
    |           4   |  DO+1            | Absolute Address High |    R     |
    |       (4) 4a  |  AAH,AAL+YL      | Internal Operation    |    R     |
    |           5   |  AA+Y            | Data                  |   R/W    |
    +---------------+------------------+-----------------------+----------+
    (4) Add 1 cycle for indexing across page boundaries or write.
        dummy read from target address before high byte is incremented

    
================================================================================    
ZP Indexed instructions read from the target address before the index was added
================================================================================    
    
Mode: Zeropage/Direct Indexed -- d,x  d,y  (2 bytes)  (4 cycles)

(ADC,AND,BIT,CMP,EOR,LAX,LDA,LDX,LDY,NOP,ORA,SAX,SBC,STA,STX,STY)


    +---------------+------------------+-----------------------+----------+
    |     Cycle     |   Address Bus    |       Data Bus        |Read/Write|
    +---------------+------------------+-----------------------+----------+
    |           1   |  PC              | Op Code               |    R     |
    |           2   |  PC+1            | Direct Offset         |    R     |
    |    (4)    3   |  DO              | Internal Operation    |    R     |
    |           4   |  DO+I            | Data                  |   R/W    |
    +---------------+------------------+-----------------------+----------+
    (4) dummy-fetch from direct offset

    
Mode: Zeropage/Direct Indexed Indirect -- (d,x)  (2 bytes)  (6 cycles)

(ADC,AND,CMP,EOR,LAX,LDA,ORA,SAX,SBC,STA)

    +---------------+------------------+-----------------------+----------+
    |     Cycle     |   Address Bus    |       Data Bus        |Read/Write|
    +---------------+------------------+-----------------------+----------+
    |           1   |  PC              | Op Code               |    R     |
    |           2   |  PC+1            | Direct Offset         |    R     |
    |     (4)   3   |  DO              | Internal Operation    |    R     |
    |           4   |  DO+X            | Absolute Address Low  |    R     |
    |           5   |  DO+X+1          | Absolute Address High |    R     |
    |           6   |  AA              | Data                  |   R/W    |
    +---------------+------------------+-----------------------+----------+
        (4) dummy-fetch from direct offset

================================================================================    
some instructions that use the stack do dummy fetches from the stack
================================================================================    
        
Mode: Absolute (JSR) -- a (3 bytes)  (6 cycles)

(JSR)
 
    +---------------+------------------+-----------------------+----------+
    |     Cycle     |   Address Bus    |       Data Bus        |Read/Write|
    +---------------+------------------+-----------------------+----------+
    |           1   |  PC              | Op Code               |    R     |
    |           2   |  PC+1            | NEW PCL               |    R     |
    |   (4)     3   |  S               | Internal Operation    |    R     |
    |           4   |  S               | Program Counter High  |    W     |
    |           5   |  S-1             | Program Counter Low   |    W     |
    |           6   |  PC+2            | NEW PCH               |    R     |
    |               |                  |                       |          |
    |           1   |  NEWPC           | New Op Code           |    R     |
    +---------------+------------------+-----------------------+----------+
        (4) dummy fetch from stack

Mode: Stack (RTS) -- s  (1 byte)  (6 cycles)

(RTS)

    +---------------+------------------+-----------------------+----------+
    |     Cycle     |   Address Bus    |       Data Bus        |Read/Write|
    +---------------+------------------+-----------------------+----------+
    |           1   |  PC              | Op Code               |    R     |
    |     (*)   2   |  PC+1            | Internal Operation    |    R     |
    |     (5)   3   |  S               | Internal Operation    |    R     |
    |           4   |  S+1             | New PCL-1             |    R     |
    |           5   |  S+2             | New PCH               |    R     |
    |     (4)   6   |  NewPC-1         | Internal Operation    |    R     |
    |               |                  |                       |          |
    |           1   |  NewPC           | New Op Code           |    R     |
    +---------------+------------------+-----------------------+----------+ 
       (*) dummy fetch from PC+1
       (5) dummy read from stack
       (4) dummy read from target address (NewPC-1)
        
Mode: Stack (Pull) -- s  (1 byte)  (4 cycles)

(PLA,PLP)

    +---------------+------------------+-----------------------+----------+
    |     Cycle     |   Address Bus    |       Data Bus        |Read/Write|
    +---------------+------------------+-----------------------+----------+
    |           1   |  PC              | Op Code               |    R     |
    |    (*)    2   |  PC+1            | Internal Operation    |    R     |
    |    (4)    3   |  S+0             | Internal Operation    |    R     |
    |           4   |  S+1             | Register Low          |    R     |
    +---------------+------------------+-----------------------+----------+
        (*) dummy fetch from PC+1
        (4) dummy fetch from stack
    
================================================================================    
Branches read from various intermediate addresses
================================================================================    
    
Mode: Relative -- r  (2 bytes)  (2,3 and 4 cycles)

(BCC,BCS,BEQ,BMI,BNE,BPL,BVC,BVS)

    +---------------+------------------+-----------------------+----------+
    |     Cycle     |   Address Bus    |       Data Bus        |Read/Write|
    +---------------+------------------+-----------------------+----------+
    |           1   |  PC              | Op Code               |    R     |
    |           2   |  PC+1            | Offset                |    R     |
    |       (5) 2a  |  PC+2            | Internal Operation    |    R     |
    |       (6) 2b  |  PC+2+OFF        | Internal Operation    |    R     |
    |               |                  |                       |          |
    |           1   |  NewPC           | New Op Code           |    R     |
    +---------------+------------------+-----------------------+----------+
    (5) Add 1 cycle if branch is taken.
        dummy read from PC+2
    (6) Add 1 cycle if branch is taken across page boundaries
        dummy read from PC+2+OFF
    
================================================================================    
################################################################################
    Dummy Writes
################################################################################
================================================================================    

================================================================================    
R-M-W instructions will write back the unmodified value
================================================================================    

Mode: Absolute (R-M-W) -- a (3 bytes)  (6 and 8 cycles)

(ASL,DCP,DEC,INC,ISC,LSR,RLA,ROL,ROR,RRA,SLO,SRE)

    +---------------+------------------+-----------------------+----------+
    |     Cycle     |   Address Bus    |       Data Bus        |Read/Write|
    +---------------+------------------+-----------------------+----------+
    |           1   |  PC              | Op Code               |    R     |
    |           2   |  PC+1            | Absolute Address Low  |    R     |
    |           3   |  PC+2            | Absolute Address High |    R     |
    |           4   |  AA              | Data                  |    R     |
    |   (12)    5   |  AA              | Internal Operation    |    W     |
    |           6   |  AA              | Data                  |    W     |
    +---------------+------------------+-----------------------+----------+
   (12) Unmodified Data is written back to memory

   
Mode: Zeropage/Direct (R-M-W) -- d  (2 bytes)  (5 cycles)

(ASL,DCP,DEC,INC,ISC,LSR,RLA,ROL,ROR,RRA,SLO,SRE)

    +---------------+------------------+-----------------------+----------+
    |     Cycle     |   Address Bus    |       Data Bus        |Read/Write|
    +---------------+------------------+-----------------------+----------+
    |           1   |  PC              | Op Code               |    R     |
    |           2   |  PC+1            | Direct Offset         |    R     |
    |           3   |  DO              | Data                  |    R     |
    |   (12)    4   |  DO              | Internal Operation    |    W     |
    |           5   |  DO              | Data                  |    W     |
    +---------------+------------------+-----------------------+----------+
   (12) Unmodified Data     is written back to memory

================================================================================    
Indexed R-M-W instructions will do a dummy read and write the unmodified value 
================================================================================    
   
Mode: Absolute Indexed (R-M-W) -- a,x  (3 bytes)  (7 cycles)
Illegal Mode: Absolute Indexed (R-M-W) -- a,y (3 bytes)  (7 cycles)

(ASL,DCP,DEC,INC,ISC,LSR,RLA,ROL,ROR,RRA,SLO,SRE)

    +---------------+------------------+-----------------------+----------+
    |     Cycle     |   Address Bus    |       Data Bus        |Read/Write|
    +---------------+------------------+-----------------------+----------+
    |           1   |  PC              | Op Code               |    R     |
    |           2   |  PC+1            | Absolute Address Low  |    R     |
    |           3   |  PC+2            | Absolute Address High |    R     |
    |   (4)     4   |  AAH,AAL+XL      | Internal Operation    |    R     |
    |           5   |  AA+X            | Data                  |    R     |
    |   (12)    6   |  AA+X+1          | Internal Operation    |    W     |
    |           7   |  AA+X            | Data                  |    W     |
    +---------------+------------------+-----------------------+----------+
   (4) dummy fetch from target address before the high byte is incremented
   (12) Unmodified Data     is written back to memory
        

Mode: Zeropage/Direct Indexed (R-M-W) -- d,x  (2 bytes)  (6 cycles)

(ASL,DCP,DEC,INC,ISC,LSR,RLA,ROL,ROR,RRA,SLO,SRE)

    +---------------+------------------+-----------------------+----------+
    |     Cycle     |   Address Bus    |       Data Bus        |Read/Write|
    +---------------+------------------+-----------------------+----------+
    |           1   |  PC              | Op Code               |    R     |
    |           2   |  PC+1            | Direct Offset         |    R     |
    |   (4)     3   |  DO              | Internal Operation    |    R     |
    |           4   |  DO+X            | Data                  |    R     |
    |   (12)    5   |  DO+X            | Internal Operation    |    W     |
    |           6   |  DO+X            | Data                  |    W     |
    +---------------+------------------+-----------------------+----------+
     (4) a dummy access happens before target address before the index was added
    (12) Unmodified Data     is written back to memory
  
Illegal Mode: Direct Indexed Indirect (R-M-W) -- (d),y  (2 bytes)  (7  and 8 cycles)

(DCP,ISC,RLA,RRA,SLO,SRE)

    +---------------+------------------+-----------------------+----------+
    |     Cycle     |   Address Bus    |       Data Bus        |Read/Write|
    +---------------+------------------+-----------------------+----------+
    |           1   |  PC              | Op Code               |    R     |
    |           2   |  PC+1            | Direct Offset         |    R     |
    |           3   |  DO              | Absolute Address Low  |    R     |
    |           4   |  DO+1            | Absolute Address High |    R     |
    |       (4) 4a  |  AAH,AAL+YL      | Internal Operation    |    R     |
    |           5   |  AA+Y            | Data                  |    R     |
    |     (12)  6   |  AA              | Old Data              |    W     |
    |           7   |  AA              | New Data              |    W     |
    +---------------+------------------+-----------------------+----------+
    (4) Add 1 cycle for indexing across page boundaries or write.
        dummy read from target address before high byte is incremented
    (12) Unmodified Data     is written back to memory
 
Illegal Mode: Direct Indexed Indirect (R-M-W) -- (d,x)  (2 bytes)  (8 cycles)

(DCP,ISC,RLA,RRA,SLO,SRE)

    +---------------+------------------+-----------------------+----------+
    |     Cycle     |   Address Bus    |       Data Bus        |Read/Write|
    +---------------+------------------+-----------------------+----------+
    |           1   |  PC              | Op Code               |    R     |
    |           2   |  PC+1            | Direct Offset         |    R     |
    |   (4)     3   |  DO              | Internal Operation    |    R     |
    |           4   |  DO+X            | Absolute Address Low  |    R     |
    |           5   |  DO+X+1          | Absolute Address High |    R     |
    |           6   |  AA              | Data                  |    R     |
    |   (12)    7   |  AA              | Old Data              |    W     |
    |           8   |  AA              | New Data              |    W     |
    +---------------+------------------+-----------------------+----------+
        (4) dummy read from direct offset
        (12) Unmodified Data     is written back to memory</textarea>
	</div><div id="abrpm3"></div>
	<script type="text/javascript">
	$(document).ready(function(){
		$(".close1").click(function(){return $("#float-box-1").hide(),createCookie("l2c_1",!0,90),!1});
		$(".cookie_button").click(function(){return $("#float-box-1").hide(),createCookie("l2c_1",!0,90),!1});		
		$(".close2").click(function(){return $("#float-box-2").hide(),createCookie("l2c_2",!0,14),!1});
		$(".close3").click(function(){return $("#float-box-3").hide(),createCookie("l2c_2",!0,14),!1});
		$(".close4").click(function(){return $("#float-box-4").hide(),createCookie("l2c_4",!0,7),!1});
	});	
	</script>
	<div id="float-box-frame">		
		<div id="float-box-1">
			We use cookies for various purposes including analytics. By 
continuing to use Pastebin, you agree to our use of cookies as described
 in the <a href="https://pastebin.com/doc_cookies_policy">Cookies Policy</a>. <span class="cookie_button">OK, I Understand</span>
		</div>
		<div id="float-box-3">
			<style>
				#pro_promo_text{color:#333;float:right;display:block;font-size:14px;font-weight:400;width:270px}					
				#pro_promo_img {background: #fff;width: 60px;height: 50px;float: left;}
			</style>			
			<div id="pro_promo_img"><a href="https://pastebin.com/signup"><img src="dummy_accesses-Dateien/hello.png" alt="" style="width:48px;height:48px;" border="0"></a></div> 
			<div id="pro_promo_text">Not a member of Pastebin yet?<br><a href="https://pastebin.com/signup" style="text-decoration: underline dotted"><b>Sign Up</b></a>, it unlocks many cool features!</div>
			<div class="close3" title="Close Me">&nbsp;</div>
		</div></div>						</div>
					</div>
				</div>
			</div>
			<div id="mid_footer">
				<a href="https://pastebin.com/tools#chrome" title="Google Chrome Extension"><img src="dummy_accesses-Dateien/t.gif" alt="" class="icon24 chrome"></a>
				<a href="https://pastebin.com/tools#firefox" title="Firefox Extension"><img src="dummy_accesses-Dateien/t.gif" alt="" class="icon24 firefox"></a>
				<a href="https://pastebin.com/tools#iphone" title="iPhone/iPad Application"><img src="dummy_accesses-Dateien/t.gif" alt="" class="icon24 iphone"></a>
				<a href="https://pastebin.com/tools#windows" title="Windows Desktop Application"><img src="dummy_accesses-Dateien/t.gif" alt="" class="icon24 windows"></a>
				<a href="https://pastebin.com/tools#android" title="Android Application"><img src="dummy_accesses-Dateien/t.gif" alt="" class="icon24 android"></a>
				<a href="https://pastebin.com/tools#macos" title="MacOS X Widget"><img src="dummy_accesses-Dateien/t.gif" alt="" class="icon24 macos"></a>
				<a href="https://pastebin.com/tools#opera" title="Opera Extension"><img src="dummy_accesses-Dateien/t.gif" alt="" class="icon24 opera"></a>
				<a href="https://pastebin.com/tools#pastebincl" title="Linux Application"><img src="dummy_accesses-Dateien/t.gif" alt="" class="icon24 unix"></a>
			</div> 
		</div>
		<div id="footer">
			<div id="footer_links">
				<a href="https://pastebin.com/">create new paste</a> &nbsp;/&nbsp; 
				<a href="https://deals.pastebin.com/">deals</a><sup style="color:red">new!</sup> &nbsp;/&nbsp; 
				<a href="https://pastebin.com/languages">syntax languages</a> &nbsp;/&nbsp; 
				<a href="https://pastebin.com/archive">archive</a> &nbsp;/&nbsp; 
				<a href="https://pastebin.com/faq">faq</a> &nbsp;/&nbsp; 
				<a href="https://pastebin.com/tools">tools</a> &nbsp;/&nbsp; 
				<a href="https://pastebin.com/night_mode">night mode</a> &nbsp;/&nbsp;
                <a href="https://pastebin.com/api">api</a>&nbsp;/&nbsp;
                <a href="https://pastebin.com/doc_scraping_api">scraping api</a>

				<br>
				<a href="https://pastebin.com/doc_privacy_statement">privacy statement</a> &nbsp;/&nbsp; 
				<a href="https://pastebin.com/doc_cookies_policy">cookies policy</a> &nbsp;/&nbsp; 
				<a href="https://pastebin.com/doc_terms_of_service">terms of service</a> &nbsp;/&nbsp; 
				<a href="https://pastebin.com/doc_security_disclosure">security disclosure</a> &nbsp;/&nbsp; 
				<a href="https://pastebin.com/dmca">dmca</a> &nbsp;/&nbsp; 
				<a href="https://pastebin.com/contact">contact</a>
				<br><br>
				<span class="h_800">
					By using Pastebin.com you agree to our <a href="https://pastebin.com/doc_cookies_policy">cookies policy</a> to enhance your experience.
					<br>
					Site design &amp; logo © 2020 Pastebin; user contributions (pastes) licensed under <a href="http://creativecommons.org/licenses/by-sa/3.0/" target="_blank" rel="nofollow">cc by-sa 3.0</a>
				</span>
				<a href="http://steadfast.net/services/dedicated-servers.php?utm_source=pastebin.com&amp;utm_medium=referral&amp;utm_content=footer_link_dedicated_server_hosting_by&amp;utm_campaign=referral_20140118_x_x_pastebin_partner&amp;source=referral_20140118_x_x_pastebin_partner" rel="nofollow" target="_blank">Dedicated Server Hosting</a> by <a href="http://steadfast.net/?utm_source=pastebin.com&amp;utm_medium=referral&amp;utm_content=footer_link_steadfast&amp;utm_campaign=referral_20140118_x_x_pastebin_partner&amp;source=referral_20140118_x_x_pastebin_partner" rel="nofollow" target="_blank">Steadfast</a>
			</div>
			<div id="footer_right" class="h_1024">
			
				<a href="https://facebook.com/pastebin" rel="nofollow" title="Like us on Facebook" target="_blank"><img src="dummy_accesses-Dateien/t.gif" alt="" class="icon40 facebook_circle"></a>
				<a href="https://twitter.com/pastebin" rel="nofollow" title="Follow us on Twitter" target="_blank"><img src="dummy_accesses-Dateien/t.gif" alt="" class="icon40 twitter_circle"></a>
							</div>
		</div>
		<script type="text/javascript">
			function isIE(){var e=navigator.userAgent.toLowerCase();return-1!=e.indexOf("msie")?parseInt(e.split("msie")[1]):!1}if(isIE()&&isIE()<10){var div=document.getElementById("ie_msg");div.innerHTML=div.innerHTML+'<div id="old_browser">Your browser is outdated and insecure! Pastebin does not offer support for your browser. <a href="http://outdatedbrowser.com/" target="_blank" rel="nofollow">Click here to update your browser</a>!</div>'}
		</script>
		<div class="pub_300x250"></div><a href="#0" class="cd-top cd-is-visible cd-fade-out">Top</a>



	
<div><iframe src="dummy_accesses-Dateien/ads.html" style="visibility:hidden"></iframe></div></body></html>