#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Dec  1 00:14:45 2024
# Process ID: 25488
# Current directory: F:/01_SoC/OLED_rgb
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent31888 F:\01_SoC\OLED_rgb\OLED_rgb.xpr
# Log file: F:/01_SoC/OLED_rgb/vivado.log
# Journal file: F:/01_SoC/OLED_rgb\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/01_SoC/OLED_rgb/OLED_rgb.xpr
WARNING: [Board 49-91] Board repository path 'C:/Users/foodbug/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store' does not exist, it will not be used to search board files.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/foodbug/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:packagingInfo' : Bad end of element
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file f:/vivado-library-master/ip/Zmods/ZmodDigitizerController/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:packagingInfo' : Bad end of element
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file f:/vivado-library-master/ip/Zmods/ZmodSDRController/component.xml. This IP will not be included in the IP Catalog.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/vivado-library-master'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {F:/01_SoC/OLED_rgb/OLED_rgb.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
INFO: [BD 41-434] Could not find an IP with XCI file by name: design_1_auto_pc_0 
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- digilentinc.com:IP:PmodOLEDrgb:1.0 - PmodOLEDrgb_0
Successfully read diagram <design_1> from BD file <F:/01_SoC/OLED_rgb/OLED_rgb.srcs/sources_1/bd/design_1/design_1.bd>
INFO: [BD 41-433] 
Design successfully migrated to use XCI files...
Wrote  : <F:/01_SoC/OLED_rgb/OLED_rgb.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
delete_bd_objs [get_bd_intf_nets PmodOLEDrgb_0_PmodOLEDrgb_out] [get_bd_intf_ports jc]
startgroup
make_bd_pins_external  [get_bd_cells PmodOLEDrgb_0]
make_bd_intf_pins_external  [get_bd_cells PmodOLEDrgb_0]
endgroup
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-1771] Block interface /PmodOLEDrgb_0/PmodOLEDrgb_out has associated board param 'PMOD', which is set to board part interface 'jc'. This interface is connected to an external interface /PmodOLEDrgb_out_0, whose name 'PmodOLEDrgb_out_0' does not match with the board interface name 'jc'.
This is a visual-only issue - this interface /PmodOLEDrgb_0/PmodOLEDrgb_out will be connected to board interface 'jc'. If desired, please change the name of this port /PmodOLEDrgb_out_0 manually.
save_bd_design
Wrote  : <F:\01_SoC\OLED_rgb\OLED_rgb.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/01_SoC/OLED_rgb/OLED_rgb.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-1771] Block interface /PmodOLEDrgb_0/PmodOLEDrgb_out has associated board param 'PMOD', which is set to board part interface 'jc'. This interface is connected to an external interface /PmodOLEDrgb_out_0, whose name 'PmodOLEDrgb_out_0' does not match with the board interface name 'jc'.
This is a visual-only issue - this interface /PmodOLEDrgb_0/PmodOLEDrgb_out will be connected to board interface 'jc'. If desired, please change the name of this port /PmodOLEDrgb_out_0 manually.
VHDL Output written to : F:/01_SoC/OLED_rgb/OLED_rgb.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/01_SoC/OLED_rgb/OLED_rgb.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/01_SoC/OLED_rgb/OLED_rgb.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PmodOLEDrgb_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/OLED_rgb/OLED_rgb.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/01_SoC/OLED_rgb/OLED_rgb.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/01_SoC/OLED_rgb/OLED_rgb.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/01_SoC/OLED_rgb/OLED_rgb.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun Dec  1 00:15:54 2024] Launched design_1_auto_pc_0_synth_1, synth_1...
Run output will be captured here:
design_1_auto_pc_0_synth_1: F:/01_SoC/OLED_rgb/OLED_rgb.runs/design_1_auto_pc_0_synth_1/runme.log
synth_1: F:/01_SoC/OLED_rgb/OLED_rgb.runs/synth_1/runme.log
[Sun Dec  1 00:15:55 2024] Launched impl_1...
Run output will be captured here: F:/01_SoC/OLED_rgb/OLED_rgb.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1102.734 ; gain = 15.395
file copy -force F:/01_SoC/OLED_rgb/OLED_rgb.runs/impl_1/design_1_wrapper.sysdef F:/01_SoC/OLED_rgb/OLED_rgb.sdk/design_1_wrapper.hdf

report_ip_status
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Dec  1 00:19:14 2024
| Host         : DESKTOP-2TI4DL6 running 64-bit major release  (build 9200)
| Command      : report_ip_status
------------------------------------------------------------------------------------

IP Status Summary

1. Project IP Status
--------------------
Your project uses 7 IP. Some of these IP may have undergone changes in this release of the software. Please review the recommended actions.

More information on the Xilinx versioning policy is available at www.xilinx.com.

Project IP Instances
+---------------------------------+------------+---------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| Instance Name                   | Status     | Recommendation      | Change    | IP Name            | IP      | New Version   | New        | Original Part        |
|                                 |            |                     | Log       |                    | Version |               | License    |                      |
+---------------------------------+------------+---------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_PmodOLEDrgb_0_8        | Up-to-date | No changes required | Change    | PmodOLEDrgb_v1.0   | 1.0     | 1.0 (Rev. 55) | Included   | xc7z020clg400-1      |
|                                 |            |                     | Log not   |                    | (Rev.   |               |            |                      |
|                                 |            |                     | available |                    | 55)     |               |            |                      |
+---------------------------------+------------+---------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_processing_system7_0_0 | Up-to-date | No changes required |  *(1)     | ZYNQ7 Processing   | 5.5     | 5.5 (Rev. 6)  | Included   | xc7z020clg400-1      |
|                                 |            |                     |           | System             | (Rev.   |               |            |                      |
|                                 |            |                     |           |                    | 6)      |               |            |                      |
+---------------------------------+------------+---------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_ps7_0_axi_periph_0     | Up-to-date | No changes required |  *(2)     | AXI Interconnect   | 2.1     | 2.1 (Rev. 20) | Included   | xc7z020clg400-1      |
|                                 |            |                     |           |                    | (Rev.   |               |            |                      |
|                                 |            |                     |           |                    | 20)     |               |            |                      |
+---------------------------------+------------+---------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_rst_ps7_0_100M_0       | Up-to-date | No changes required |  *(3)     | Processor System   | 5.0     | 5.0 (Rev. 13) | Included   | xc7z020clg400-1      |
|                                 |            |                     |           | Reset              | (Rev.   |               |            |                      |
|                                 |            |                     |           |                    | 13)     |               |            |                      |
+---------------------------------+------------+---------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| PmodOLEDrgb_axi_gpio_0_1        | Up-to-date | No changes required |  *(4)     | AXI GPIO           | 2.0     | 2.0 (Rev. 21) | Included   | xc7z020clg400-1      |
|                                 |            |                     |           |                    | (Rev.   |               |            |                      |
|                                 |            |                     |           |                    | 21)     |               |            |                      |
+---------------------------------+------------+---------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| PmodOLEDrgb_axi_quad_spi_0_0    | Up-to-date | No changes required |  *(5)     | AXI Quad SPI       | 3.2     | 3.2 (Rev. 18) | Included   | xc7z020clg400-1      |
|                                 |            |                     |           |                    | (Rev.   |               |            |                      |
|                                 |            |                     |           |                    | 18)     |               |            |                      |
+---------------------------------+------------+---------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| PmodOLEDrgb_pmod_bridge_0_0     | Up-to-date | No changes required | Change    | Pmod Bridge        | 1.1     | 1.1 (Rev. 8)  | Included   | xc7z020clg400-1      |
|                                 |            |                     | Log not   |                    | (Rev.   |               |            |                      |
|                                 |            |                     | available |                    | 8)      |               |            |                      |
+---------------------------------+------------+---------------------+-----------+--------------------+---------+---------------+------------+----------------------+
*(1) c:/Xilinx/Vivado/2019.1/data/ip/xilinx/processing_system7_v5_5/doc/processing_system7_v5_5_changelog.txt
*(2) c:/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_interconnect_v2_1/doc/axi_interconnect_v2_1_changelog.txt
*(3) c:/Xilinx/Vivado/2019.1/data/ip/xilinx/proc_sys_reset_v5_0/doc/proc_sys_reset_v5_0_changelog.txt
*(4) c:/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_gpio_v2_0/doc/axi_gpio_v2_0_changelog.txt
*(5) c:/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_quad_spi_v3_2/doc/axi_quad_spi_v3_2_changelog.txt


exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec  1 00:32:35 2024...
