#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Fri Apr 15 11:14:33 2022
# Process ID: 14344
# Current directory: C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.runs/synth_1
# Command line: vivado.exe -log au_top_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl
# Log file: C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.runs/synth_1/au_top_0.vds
# Journal file: C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.runs/synth_1\vivado.jou
# Running On: LAPTOP-69752C9G, OS: Windows, CPU Frequency: 1992 MHz, CPU Physical cores: 4, Host memory: 16985 MB
#-----------------------------------------------------------
source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23664
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1247.242 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_1' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_1' (1#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'beta_2' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/beta_2.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_5' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/alu_5.v:7]
INFO: [Synth 8-6157] synthesizing module 'adder_11' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/adder_11.v:7]
INFO: [Synth 8-6155] done synthesizing module 'adder_11' (2#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/adder_11.v:7]
INFO: [Synth 8-6157] synthesizing module 'compare_12' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/compare_12.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/compare_12.v:20]
INFO: [Synth 8-6155] done synthesizing module 'compare_12' (3#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/compare_12.v:7]
INFO: [Synth 8-6157] synthesizing module 'boolean_13' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/boolean_13.v:7]
INFO: [Synth 8-6155] done synthesizing module 'boolean_13' (4#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/boolean_13.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifter_14' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/shifter_14.v:7]
INFO: [Synth 8-6155] done synthesizing module 'shifter_14' (5#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/shifter_14.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/alu_5.v:89]
INFO: [Synth 8-6155] done synthesizing module 'alu_5' (6#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/alu_5.v:7]
INFO: [Synth 8-6157] synthesizing module 'game_6' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_6.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_6.v:260]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_6.v:357]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_6.v:410]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_6.v:472]
INFO: [Synth 8-6155] done synthesizing module 'game_6' (7#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_6.v:7]
INFO: [Synth 8-6157] synthesizing module 'regfile_7' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_7.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_7.v:98]
INFO: [Synth 8-6155] done synthesizing module 'regfile_7' (8#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_7.v:7]
INFO: [Synth 8-6157] synthesizing module 'matrix_controller_8' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/matrix_controller_8.v:7]
INFO: [Synth 8-6157] synthesizing module 'matrix_15' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/matrix_15.v:7]
INFO: [Synth 8-6157] synthesizing module 'led_strip_writer_18' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/led_strip_writer_18.v:11]
INFO: [Synth 8-6155] done synthesizing module 'led_strip_writer_18' (9#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/led_strip_writer_18.v:11]
INFO: [Synth 8-6157] synthesizing module 'white_alphabets_19' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/white_alphabets_19.v:7]
INFO: [Synth 8-6155] done synthesizing module 'white_alphabets_19' (10#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/white_alphabets_19.v:7]
INFO: [Synth 8-6155] done synthesizing module 'matrix_15' (11#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/matrix_15.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/matrix_controller_8.v:75]
INFO: [Synth 8-6155] done synthesizing module 'matrix_controller_8' (12#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/matrix_controller_8.v:7]
INFO: [Synth 8-6157] synthesizing module 'words_9' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/words_9.v:7]
INFO: [Synth 8-6155] done synthesizing module 'words_9' (13#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/words_9.v:7]
INFO: [Synth 8-6155] done synthesizing module 'beta_2' (14#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/beta_2.v:7]
INFO: [Synth 8-6157] synthesizing module 'buttons_controller_3' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/buttons_controller_3.v:7]
INFO: [Synth 8-6157] synthesizing module 'button_10' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/button_10.v:7]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_16' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/button_conditioner_16.v:13]
INFO: [Synth 8-6157] synthesizing module 'pipeline_20' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/pipeline_20.v:11]
INFO: [Synth 8-6155] done synthesizing module 'pipeline_20' (15#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/pipeline_20.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_16' (16#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/button_conditioner_16.v:13]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_17' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/edge_detector_17.v:12]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_17' (17#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/edge_detector_17.v:12]
INFO: [Synth 8-6155] done synthesizing module 'button_10' (18#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/button_10.v:7]
INFO: [Synth 8-6155] done synthesizing module 'buttons_controller_3' (19#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/buttons_controller_3.v:7]
INFO: [Synth 8-6157] synthesizing module 'panel_controller_4' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/panel_controller_4.v:7]
INFO: [Synth 8-6155] done synthesizing module 'panel_controller_4' (20#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/panel_controller_4.v:7]
WARNING: [Synth 8-6014] Unused sequential element M_panel_debugger_q_reg was removed.  [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/au_top_0.v:113]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (21#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/au_top_0.v:7]
WARNING: [Synth 8-3917] design au_top_0 has port io_led[23] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[15] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[7] driven by constant 0
WARNING: [Synth 8-7129] Port rst in module panel_controller_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module buttons_controller_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port selector[10] in module words_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port selector[9] in module words_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port selector[8] in module words_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port selector[7] in module words_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port selector[6] in module words_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port selector[5] in module words_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port selector[4] in module words_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port selector[3] in module words_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port selector[2] in module words_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port selector[1] in module words_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port selector[0] in module words_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[15] in module regfile_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[14] in module regfile_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[13] in module regfile_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[12] in module regfile_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[11] in module regfile_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[15] in module shifter_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[14] in module shifter_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[13] in module shifter_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[12] in module shifter_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[11] in module shifter_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[10] in module shifter_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[9] in module shifter_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[8] in module shifter_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[7] in module shifter_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[6] in module shifter_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[5] in module shifter_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[4] in module shifter_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[5] in module shifter_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[4] in module shifter_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[5] in module boolean_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[4] in module boolean_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[5] in module compare_12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[4] in module compare_12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[3] in module compare_12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[0] in module compare_12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[5] in module adder_11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[4] in module adder_11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[3] in module adder_11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[2] in module adder_11 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1247.242 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1247.242 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1247.242 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 1247.242 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/CompStruct/Desktop/wordle/wordle4/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/CompStruct/Desktop/wordle/wordle4/work/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/CompStruct/Desktop/wordle/wordle4/work/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/CompStruct/Desktop/wordle/wordle4/constraint/au.xdc]
Finished Parsing XDC File [C:/Users/CompStruct/Desktop/wordle/wordle4/constraint/au.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1247.242 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1247.242 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1247.242 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1247.242 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1247.242 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'M_game_fsm_q_reg' in module 'game_6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
SET_CORRECT_WORD_game_fsm | 00000000000000000000000000000000000001 |                           100110
SET_CORRECT_LETTER_1_game_fsm | 00000000000000000000000000000000000010 |                           100111
SET_CORRECT_LETTER_2_game_fsm | 00000000000000000000000000000000000100 |                           101000
SET_CORRECT_LETTER_3_game_fsm | 00000000000000000000000000000000001000 |                           101001
SET_CORRECT_LETTER_4_game_fsm | 00000000000000000000000000000000010000 |                           101010
SET_GUESS_CTR_TO_0_game_fsm | 00000000000000000000000000000000100000 |                           000011
RESET_NUM_CORRECT_INPUTS_TO_0_game_fsm | 00000000000000000000000000000001000000 |                           011110
RESET_TOP_DISPLAY_game_fsm | 00000000000000000000000000000010000000 |                           000000
SET_INPUT_CTR_TO_0_game_fsm | 00000000000000000000000000000100000000 |                           000010
RESET_BOTTOM_DISPLAY_game_fsm | 00000000000000000000000000001000000000 |                           000001
           IDLE_game_fsm | 00000000000000000000000000010000000000 |                           000101
                  iSTATE | 00000000000000000000000000100000000000 |                           001101
*
CHECK_BUTTON_PRESSED_game_fsm | 00000000000000000000000001000000000000 |                           001010
  SET_I_TO_ZERO_game_fsm | 00000000000000000000000010000000000000 |                           010010
  SET_K_TO_ZERO_game_fsm | 00000000000000000000000100000000000000 |                           010011
RETRIEVE_INPUT_I_game_fsm | 00000000000000000000001000000000000000 |                           000110
RETRIEVE_CORRECT_K_game_fsm | 00000000000000000000010000000000000000 |                           000111
COMPARE_INPUT_I_WITH_CORRECT_K_game_fsm | 00000000000000000000100000000000000000 |                           001000
COMPARE_POSITIONS_K_AND_I_game_fsm | 00000000000000000001000000000000000000 |                           010100
SET_TEMP_GUESS_G_LETTER_I_ADDR_GREEN_game_fsm | 00000000000000000010000000000000000000 |                           010110
SET_TEMP_COLOURED_LETTER_GREEN_game_fsm | 00000000000000000100000000000000000000 |                           011011
SET_GREEN_LETTER_game_fsm | 00000000000000001000000000000000000000 |                           011001
INCREMENT_NUM_CORRECT_game_fsm | 00000000000000010000000000000000000000 |                           100000
COMPARE_NUM_CORRECT_EQUALS_3_game_fsm | 00000000000000100000000000000000000000 |                           100001
SET_TEMP_GUESS_G_LETTER_I_ADDR_YELLOW_game_fsm | 00000000000001000000000000000000000000 |                           010111
SET_TEMP_COLOURED_LETTER_YELLOW_game_fsm | 00000000000010000000000000000000000000 |                           011100
SET_YELLOW_LETTER_game_fsm | 00000000000100000000000000000000000000 |                           011010
SET_TEMP_GUESS_G_LETTER_I_ADDR_WHITE_game_fsm | 00000000001000000000000000000000000000 |                           010101
SET_TEMP_COLOURED_LETTER_WHITE_game_fsm | 00000000010000000000000000000000000000 |                           011101
SET_WHITE_LETTER_game_fsm | 00000000100000000000000000000000000000 |                           011000
COMPARE_K_EQUALS_3_AND_INCREMENT_game_fsm | 00000001000000000000000000000000000000 |                           001001
COMPARE_I_EQUALS_3_AND_INCREMENT_game_fsm | 00000010000000000000000000000000000000 |                           100010
SET_NUM_CORRECT_INPUTS_TO_0_game_fsm | 00000100000000000000000000000000000000 |                           000100
SHOW_TOP_DISPLAY_game_fsm | 00001000000000000000000000000000000000 |                           100101
INCREMENT_GUESS_CTR_game_fsm | 00010000000000000000000000000000000000 |                           100011
COMPARE_GUESS_CTR_EQUALS_3_game_fsm | 00100000000000000000000000000000000000 |                           100100
PRINT_LETTER_TO_MATRIX_game_fsm | 01000000000000000000000000000000000000 |                           010001
INCREMENT_INPUT_CTR_game_fsm | 10000000000000000000000000000000000000 |                           010000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_game_fsm_q_reg' using encoding 'one-hot' in module 'game_6'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1247.242 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   16 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 6     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                7 Bit    Registers := 21    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 22    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 11    
+---Muxes : 
	  38 Input   38 Bit        Muxes := 1     
	   2 Input   38 Bit        Muxes := 10    
	   2 Input   16 Bit        Muxes := 9     
	   4 Input   16 Bit        Muxes := 4     
	  38 Input   16 Bit        Muxes := 3     
	   6 Input   16 Bit        Muxes := 1     
	   8 Input   16 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 4     
	   2 Input    6 Bit        Muxes := 5     
	  38 Input    6 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 23    
	   6 Input    5 Bit        Muxes := 4     
	   4 Input    5 Bit        Muxes := 4     
	   3 Input    5 Bit        Muxes := 2     
	  38 Input    5 Bit        Muxes := 6     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 4     
	   4 Input    3 Bit        Muxes := 1     
	  38 Input    3 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 67    
	   6 Input    1 Bit        Muxes := 4     
	   4 Input    1 Bit        Muxes := 1     
	  38 Input    1 Bit        Muxes := 2     
	  37 Input    1 Bit        Muxes := 36    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP adder/add0, operation Mode is: A*B.
DSP Report: operator adder/add0 is absorbed into DSP adder/add0.
WARNING: [Synth 8-3917] design au_top_0 has port io_led[23] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[15] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[7] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[6] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[5] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1247.242 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|adder_11    | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1247.242 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_0/i_724 -from I1 -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_0/i_724 -from I0 -to O'
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:10 ; elapsed = 00:01:11 . Memory (MB): peak = 1501.902 ; gain = 254.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:12 ; elapsed = 00:01:13 . Memory (MB): peak = 1501.902 ; gain = 254.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:16 ; elapsed = 00:01:17 . Memory (MB): peak = 1501.902 ; gain = 254.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:16 ; elapsed = 00:01:17 . Memory (MB): peak = 1501.902 ; gain = 254.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:16 ; elapsed = 00:01:17 . Memory (MB): peak = 1501.902 ; gain = 254.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:16 ; elapsed = 00:01:17 . Memory (MB): peak = 1501.902 ; gain = 254.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:16 ; elapsed = 00:01:17 . Memory (MB): peak = 1501.902 ; gain = 254.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:16 ; elapsed = 00:01:17 . Memory (MB): peak = 1501.902 ; gain = 254.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    63|
|3     |LUT1   |    50|
|4     |LUT2   |    71|
|5     |LUT3   |    65|
|6     |LUT4   |   117|
|7     |LUT5   |   156|
|8     |LUT6   |   318|
|9     |MUXF7  |    28|
|10    |FDRE   |   501|
|11    |FDSE   |     9|
|12    |IBUF   |     9|
|13    |OBUF   |    29|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:16 ; elapsed = 00:01:17 . Memory (MB): peak = 1501.902 ; gain = 254.660
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:08 ; elapsed = 00:01:15 . Memory (MB): peak = 1501.902 ; gain = 254.660
Synthesis Optimization Complete : Time (s): cpu = 00:01:17 ; elapsed = 00:01:17 . Memory (MB): peak = 1501.902 ; gain = 254.660
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1501.902 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 91 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1501.902 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 9ba9e69
INFO: [Common 17-83] Releasing license: Synthesis
67 Infos, 54 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:20 ; elapsed = 00:01:22 . Memory (MB): peak = 1501.902 ; gain = 254.660
INFO: [Common 17-1381] The checkpoint 'C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr 15 11:16:00 2022...
