	component lms_dsp is
		port (
			clk_clk                 : in  std_logic                     := 'X';             -- clk
			fifo_in_wdata           : in  std_logic_vector(47 downto 0) := (others => 'X'); -- wdata
			fifo_in_wrreq           : in  std_logic                     := 'X';             -- wrreq
			fifo_out_wrdata         : out std_logic_vector(47 downto 0);                    -- wrdata
			fifo_out_wrreq          : out std_logic;                                        -- wrreq
			ppd_cfg_passthrough_len : in  std_logic_vector(15 downto 0) := (others => 'X'); -- cfg_passthrough_len
			ppd_cfg_threshold       : in  std_logic_vector(7 downto 0)  := (others => 'X'); -- cfg_threshold
			ppd_cfg_clear_rs        : in  std_logic                     := 'X';             -- cfg_clear_rs
			ppd_debug_count         : out std_logic_vector(31 downto 0);                    -- debug_count
			ppd_debug_long_sum      : out std_logic_vector(31 downto 0);                    -- debug_long_sum
			ppd_debug_short_sum     : out std_logic_vector(31 downto 0);                    -- debug_short_sum
			ppd_cfg_enable_fir      : in  std_logic                     := 'X';             -- cfg_enable_fir
			ppd_cfg_enable_ppd      : in  std_logic                     := 'X';             -- cfg_enable_ppd
			ppd_cfg_pass_sum_signal : in  std_logic                     := 'X';             -- cfg_pass_sum_signal
			ppd_cfg_red_sum_signal  : in  std_logic                     := 'X';             -- cfg_red_sum_signal
			reset_reset_n           : in  std_logic                     := 'X'              -- reset_n
		);
	end component lms_dsp;

