// Seed: 1265833331
module module_0 (
    input  tri1 id_0,
    output wor  id_1,
    output tri0 id_2
);
  assign module_1.id_11 = 0;
  assign id_2 = 1;
endmodule
module module_1 (
    output tri1 id_0,
    input supply1 id_1,
    input wire id_2,
    input tri1 id_3,
    input wor id_4,
    input logic id_5,
    input wor id_6,
    output uwire id_7,
    input wire id_8,
    output tri1 id_9,
    output logic id_10,
    output wire id_11,
    input uwire id_12,
    output tri0 id_13,
    output supply1 id_14,
    input wor id_15,
    output wor id_16,
    output tri0 id_17
);
  always id_10 <= id_5;
  module_0 modCall_1 (
      id_4,
      id_16,
      id_17
  );
endmodule
