eagle_s20
13 2514 2241 25667 973305 116 0
-4.046 0.104 TOP_Simple_RMII_L2_SWITCH eagle_s20 BG256 Detail 11 10
clock: phy0_ref_clk
13 18086 366 4
Setup check
23 3
Endpoint: PHY_TX_INTERFACE[0]$frame_fifo_tx/bram32k_impl_1/inst_4096x8_sub_000000_000
23 7.290000 150 3
Timing path: PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b2.clk->PHY_TX_INTERFACE[0]$frame_fifo_tx/bram32k_impl_1/inst_4096x8_sub_000000_000
PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b2.clk
PHY_TX_INTERFACE[0]$frame_fifo_tx/bram32k_impl_1/inst_4096x8_sub_000000_000
25 7.290000 22.192000 14.902000 5 5
frame_fifo_tx_empty_flag[0] _al_u2205|_al_u1789.a[0]
PHY_TX_INTERFACE[0]$phy_tx/sel2/B0 _al_u1813|_al_u1812.c[1]
PHY_TX_INTERFACE[0]$frame_fifo_tx/n22[0] PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/ucin_al_u7158.e[0]
PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/c3 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/u3_al_u7159.fci
PHY_TX_INTERFACE[0]$frame_fifo_tx/radr_next[4] PHY_TX_INTERFACE[0]$frame_fifo_tx/bram32k_impl_1/inst_4096x8_sub_000000_000.addrb[3]

Timing path: PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b2.clk->PHY_TX_INTERFACE[0]$frame_fifo_tx/bram32k_impl_1/inst_4096x8_sub_000000_000
PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b2.clk
PHY_TX_INTERFACE[0]$frame_fifo_tx/bram32k_impl_1/inst_4096x8_sub_000000_000
59 7.787000 22.192000 14.405000 5 6
frame_fifo_tx_empty_flag[0] _al_u2205|_al_u1789.a[0]
PHY_TX_INTERFACE[0]$phy_tx/sel2/B0 _al_u1813|_al_u1812.c[1]
PHY_TX_INTERFACE[0]$frame_fifo_tx/n22[0] PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/ucin_al_u7158.e[0]
PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/c3 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/u3_al_u7159.fci
PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/c7 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/u7_al_u7160.fci
PHY_TX_INTERFACE[0]$frame_fifo_tx/radr_next[8] PHY_TX_INTERFACE[0]$frame_fifo_tx/bram32k_impl_1/inst_4096x8_sub_000000_000.addrb[7]

Timing path: PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b2.clk->PHY_TX_INTERFACE[0]$frame_fifo_tx/bram32k_impl_1/inst_4096x8_sub_000000_000
PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b2.clk
PHY_TX_INTERFACE[0]$frame_fifo_tx/bram32k_impl_1/inst_4096x8_sub_000000_000
95 7.850000 22.192000 14.342000 4 4
frame_fifo_tx_empty_flag[0] _al_u2205|_al_u1789.a[0]
PHY_TX_INTERFACE[0]$phy_tx/sel2/B0 _al_u1813|_al_u1812.c[1]
PHY_TX_INTERFACE[0]$frame_fifo_tx/n22[0] PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/ucin_al_u7158.e[0]
PHY_TX_INTERFACE[0]$frame_fifo_tx/radr_next[2] PHY_TX_INTERFACE[0]$frame_fifo_tx/bram32k_impl_1/inst_4096x8_sub_000000_000.addrb[1]


Endpoint: PHY_TX_INTERFACE[0]$frame_fifo_tx/bram32k_impl_0/inst_4096x8_sub_000000_000
127 7.476000 150 3
Timing path: PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b2.clk->PHY_TX_INTERFACE[0]$frame_fifo_tx/bram32k_impl_0/inst_4096x8_sub_000000_000
PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b2.clk
PHY_TX_INTERFACE[0]$frame_fifo_tx/bram32k_impl_0/inst_4096x8_sub_000000_000
129 7.476000 22.192000 14.716000 5 7
frame_fifo_tx_empty_flag[0] _al_u2205|_al_u1789.a[0]
PHY_TX_INTERFACE[0]$phy_tx/sel2/B0 _al_u1813|_al_u1812.c[1]
PHY_TX_INTERFACE[0]$frame_fifo_tx/n22[0] PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/ucin_al_u7158.e[0]
PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/c3 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/u3_al_u7159.fci
PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/c7 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/u7_al_u7160.fci
PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/c11 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/u11_al_u7161.fci
PHY_TX_INTERFACE[0]$frame_fifo_tx/radr_next[11] PHY_TX_INTERFACE[0]$frame_fifo_tx/bram32k_impl_0/inst_4096x8_sub_000000_000.addrb[10]

Timing path: PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b2.clk->PHY_TX_INTERFACE[0]$frame_fifo_tx/bram32k_impl_0/inst_4096x8_sub_000000_000
PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b2.clk
PHY_TX_INTERFACE[0]$frame_fifo_tx/bram32k_impl_0/inst_4096x8_sub_000000_000
167 7.541000 22.192000 14.651000 5 6
frame_fifo_tx_empty_flag[0] _al_u2205|_al_u1789.a[0]
PHY_TX_INTERFACE[0]$phy_tx/sel2/B0 _al_u1813|_al_u1812.c[1]
PHY_TX_INTERFACE[0]$frame_fifo_tx/n22[0] PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/ucin_al_u7158.e[0]
PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/c3 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/u3_al_u7159.fci
PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/c7 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/u7_al_u7160.fci
PHY_TX_INTERFACE[0]$frame_fifo_tx/radr_next[10] PHY_TX_INTERFACE[0]$frame_fifo_tx/bram32k_impl_0/inst_4096x8_sub_000000_000.addrb[9]

Timing path: PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b2.clk->PHY_TX_INTERFACE[0]$frame_fifo_tx/bram32k_impl_0/inst_4096x8_sub_000000_000
PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b2.clk
PHY_TX_INTERFACE[0]$frame_fifo_tx/bram32k_impl_0/inst_4096x8_sub_000000_000
203 7.600000 22.192000 14.592000 5 5
frame_fifo_tx_empty_flag[0] _al_u2205|_al_u1789.a[0]
PHY_TX_INTERFACE[0]$phy_tx/sel2/B0 _al_u1813|_al_u1812.c[1]
PHY_TX_INTERFACE[0]$frame_fifo_tx/n22[0] PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/ucin_al_u7158.e[0]
PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/c3 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/u3_al_u7159.fci
PHY_TX_INTERFACE[0]$frame_fifo_tx/radr_next[4] PHY_TX_INTERFACE[0]$frame_fifo_tx/bram32k_impl_0/inst_4096x8_sub_000000_000.addrb[3]


Endpoint: PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b4|_al_u1834
237 8.104000 11 3
Timing path: PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b2.clk->PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b4|_al_u1834
PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b2.clk
PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b4|_al_u1834
239 8.104000 23.255000 15.151000 5 5
frame_fifo_tx_empty_flag[0] _al_u2205|_al_u1789.a[0]
PHY_TX_INTERFACE[0]$phy_tx/sel2/B0 _al_u1813|_al_u1812.c[1]
PHY_TX_INTERFACE[0]$frame_fifo_tx/n22[0] PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/ucin_al_u7158.e[0]
PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/c3 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/u3_al_u7159.fci
PHY_TX_INTERFACE[0]$frame_fifo_tx/radr_next[4] PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b4|_al_u1834.mi[1]

Timing path: PHY_TX_INTERFACE[0]$phy_tx/reg3_b0|PHY_TX_INTERFACE[0]$phy_tx/reg3_b2.clk->PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b4|_al_u1834
PHY_TX_INTERFACE[0]$phy_tx/reg3_b0|PHY_TX_INTERFACE[0]$phy_tx/reg3_b2.clk
PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b4|_al_u1834
273 10.172000 23.255000 13.083000 5 5
PHY_TX_INTERFACE[0]$phy_tx/STATE_reg[0] _al_u2205|_al_u1789.c[0]
PHY_TX_INTERFACE[0]$phy_tx/sel2/B0 _al_u1813|_al_u1812.c[1]
PHY_TX_INTERFACE[0]$frame_fifo_tx/n22[0] PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/ucin_al_u7158.e[0]
PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/c3 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/u3_al_u7159.fci
PHY_TX_INTERFACE[0]$frame_fifo_tx/radr_next[4] PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b4|_al_u1834.mi[1]

Timing path: PHY_TX_INTERFACE[0]$phy_tx/reg3_b0|PHY_TX_INTERFACE[0]$phy_tx/reg3_b2.clk->PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b4|_al_u1834
PHY_TX_INTERFACE[0]$phy_tx/reg3_b0|PHY_TX_INTERFACE[0]$phy_tx/reg3_b2.clk
PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b4|_al_u1834
307 10.211000 23.255000 13.044000 5 5
PHY_TX_INTERFACE[0]$phy_tx/STATE_reg[2] _al_u2205|_al_u1789.d[0]
PHY_TX_INTERFACE[0]$phy_tx/sel2/B0 _al_u1813|_al_u1812.c[1]
PHY_TX_INTERFACE[0]$frame_fifo_tx/n22[0] PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/ucin_al_u7158.e[0]
PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/c3 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/u3_al_u7159.fci
PHY_TX_INTERFACE[0]$frame_fifo_tx/radr_next[4] PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b4|_al_u1834.mi[1]



Hold check
341 3
Endpoint: PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
343 0.286000 22 3
Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b6.clk->PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[0]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b6.clk
PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
345 0.286000 3.576000 3.862000 1 1
PHY_RX_INTERFACE[0]$frame_fifo_rx/wadr[6] PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[6]

Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b8.clk->PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b8.clk
PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
371 0.286000 3.576000 3.862000 1 1
PHY_RX_INTERFACE[0]$frame_fifo_rx/wadr[8] PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[8]

Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/reg0_b1|PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b2.clk->PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[0]$frame_fifo_rx/reg0_b1|PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b2.clk
PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
397 0.337000 3.576000 3.913000 1 1
PHY_RX_INTERFACE[0]$frame_fifo_rx/wadr[2] PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[2]


Endpoint: PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b5|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b6
423 0.347000 1 1
Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b5|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b2.clk->PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b5|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b6
PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b5|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b2.clk
PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b5|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b6
425 0.347000 3.450000 3.797000 1 1
PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/temp1[5] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b5|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b6.mi[1]


Endpoint: PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b7
451 0.359000 1 1
Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b8.clk->PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b7
PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b8.clk
PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b7
453 0.359000 3.450000 3.809000 1 1
PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/temp1[8] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b7.mi[1]



Recovery check
479 2
Endpoint: PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
481 17.645000 1 1
Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2464.clk->PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2464.clk
PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
483 17.645000 23.202000 5.557000 1 1
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_w PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta


Endpoint: PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
509 17.775000 1 1
Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2464.clk->PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2464.clk
PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
511 17.775000 23.202000 5.427000 1 1
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_w PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb



Removal check
537 2
Endpoint: PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
539 1.263000 1 1
Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2464.clk->PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2464.clk
PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
541 1.263000 3.626000 4.889000 1 1
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_w PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb


Endpoint: PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
567 1.388000 1 1
Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2464.clk->PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2464.clk
PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
569 1.388000 3.626000 5.014000 1 1
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_w PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta




clock: phy1_ref_clk
595 18584 366 4
Setup check
605 3
Endpoint: PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13
605 6.681000 1850 3
Timing path: PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.clk->PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13
PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.clk
PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13
607 6.681000 23.336000 16.655000 10 11
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_gray_sync[13] _al_u1708|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12.c[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b4.e[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.d[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.d[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[9] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7.b[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[7] _al_u1551|_al_u1846.a[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[5] PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u7127.d[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c7 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u7_al_u7128.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c11 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u11_al_u7129.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/diff_adr_w[12] PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_11.b[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c13 PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13.fci

Timing path: _al_u1708|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12.clk->PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13
_al_u1708|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12.clk
PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13
653 6.833000 23.336000 16.503000 10 11
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_gray_sync[12] _al_u1708|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12.a[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b4.e[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.d[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.d[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[9] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7.b[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[7] _al_u1551|_al_u1846.a[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[5] PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u7127.d[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c7 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u7_al_u7128.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c11 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u11_al_u7129.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/diff_adr_w[12] PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_11.b[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c13 PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13.fci

Timing path: PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.clk->PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13
PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.clk
PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13
699 6.848000 23.336000 16.488000 10 12
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_gray_sync[13] _al_u1708|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12.c[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b4.e[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.d[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.d[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[9] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7.b[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[7] _al_u1551|_al_u1846.a[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[5] PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u7127.d[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c7 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u7_al_u7128.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/diff_adr_w[8] PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_7.b[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c9 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_9.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c11 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_11.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c13 PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13.fci


Endpoint: PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13
747 6.848000 1850 3
Timing path: PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.clk->PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13
PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.clk
PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13
749 6.848000 23.336000 16.488000 10 12
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_gray_sync[13] _al_u1708|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12.c[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b4.e[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.d[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.d[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[9] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7.b[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[7] _al_u1551|_al_u1846.a[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[5] PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u7127.d[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c7 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u7_al_u7128.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/diff_adr_w[8] PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_7.b[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c9 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_9.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c11 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_11.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c13 PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13.fci

Timing path: PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.clk->PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13
PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.clk
PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13
797 6.878000 23.336000 16.458000 10 11
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_gray_sync[13] _al_u1708|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12.c[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b4.e[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.d[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.d[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[9] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7.b[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[7] _al_u1551|_al_u1846.a[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[5] PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u7127.d[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c7 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u7_al_u7128.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c11 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u11_al_u7129.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/diff_adr_w[12] PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_11.b[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c13 PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13.fci

Timing path: PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.clk->PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13
PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.clk
PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13
843 6.960000 23.336000 16.376000 10 11
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_gray_sync[13] _al_u1708|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12.c[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b4.e[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.d[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.d[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[9] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7.b[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[7] _al_u1551|_al_u1846.a[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[5] PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u7127.d[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c7 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u7_al_u7128.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/diff_adr_w[9] PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_9.b[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c11 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_11.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c13 PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13.fci


Endpoint: PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b6|PHY_RX_INTERFACE[1]$frame_fifo_rx/full_flag_reg
889 7.017000 634 3
Timing path: PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.clk->PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b6|PHY_RX_INTERFACE[1]$frame_fifo_rx/full_flag_reg
PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.clk
PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b6|PHY_RX_INTERFACE[1]$frame_fifo_rx/full_flag_reg
891 7.017000 23.336000 16.319000 9 9
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_gray_sync[13] _al_u1708|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12.c[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b4.e[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.d[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.d[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[9] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7.b[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[7] _al_u1551|_al_u1846.a[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[5] PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b2|_al_u2099.b[0]
_al_u2099_o PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b5|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b4.c[1]
_al_u2101_o PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b6|PHY_RX_INTERFACE[1]$frame_fifo_rx/full_flag_reg.a[1]

Timing path: PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.clk->PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b6|PHY_RX_INTERFACE[1]$frame_fifo_rx/full_flag_reg
PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.clk
PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b6|PHY_RX_INTERFACE[1]$frame_fifo_rx/full_flag_reg
933 7.017000 23.336000 16.319000 9 9
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_gray_sync[13] _al_u1708|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12.c[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b4.e[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.d[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.d[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[9] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7.b[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[7] _al_u1551|_al_u1846.a[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[5] PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b2|_al_u2099.b[0]
_al_u2099_o PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b5|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b4.c[1]
_al_u2101_o PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b6|PHY_RX_INTERFACE[1]$frame_fifo_rx/full_flag_reg.a[0]

Timing path: _al_u1708|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12.clk->PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b6|PHY_RX_INTERFACE[1]$frame_fifo_rx/full_flag_reg
_al_u1708|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12.clk
PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b6|PHY_RX_INTERFACE[1]$frame_fifo_rx/full_flag_reg
975 7.169000 23.336000 16.167000 9 9
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_gray_sync[12] _al_u1708|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12.a[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b4.e[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.d[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.d[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[9] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7.b[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[7] _al_u1551|_al_u1846.a[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[5] PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b2|_al_u2099.b[0]
_al_u2099_o PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b5|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b4.c[1]
_al_u2101_o PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b6|PHY_RX_INTERFACE[1]$frame_fifo_rx/full_flag_reg.a[1]



Hold check
1017 3
Endpoint: _al_u1708|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12
1019 0.454000 1 1
Timing path: PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b8.clk->_al_u1708|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12
PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b8.clk
_al_u1708|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12
1021 0.454000 3.343000 3.797000 1 1
PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/temp1[12] _al_u1708|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12.mi[0]


Endpoint: PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b11
1047 0.454000 1 1
Timing path: PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b8|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b11.clk->PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b11
PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b8|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b11.clk
PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b11
1049 0.454000 3.343000 3.797000 1 1
PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/temp1[11] PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b11.mi[0]


Endpoint: PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b5|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b6
1075 0.466000 1 1
Timing path: PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b2|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b6.clk->PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b5|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b6
PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b2|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b6.clk
PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b5|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b6
1077 0.466000 3.343000 3.809000 1 1
PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/temp1[6] PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b5|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b6.mi[0]



Recovery check
1103 2
Endpoint: PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
1105 18.142000 1 1
Timing path: PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u1662.clk->PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u1662.clk
PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
1107 18.142000 23.202000 5.060000 1 1
PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_n_w PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb


Endpoint: PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
1133 18.348000 1 1
Timing path: PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u1662.clk->PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u1662.clk
PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
1135 18.348000 23.202000 4.854000 1 1
PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_n_w PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta



Removal check
1161 2
Endpoint: PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
1163 0.747000 1 1
Timing path: PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u1662.clk->PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u1662.clk
PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
1165 0.747000 3.626000 4.373000 1 1
PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_n_w PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta


Endpoint: PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
1191 0.935000 1 1
Timing path: PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u1662.clk->PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u1662.clk
PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
1193 0.935000 3.626000 4.561000 1 1
PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_n_w PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb




clock: phy2_ref_clk
1219 19022 410 4
Setup check
1229 3
Endpoint: PHY_TX_INTERFACE[2]$frame_fifo_tx/bram32k_impl_0/inst_4096x8_sub_000000_000
1229 9.366000 150 3
Timing path: PHY_TX_INTERFACE[2]$phy_tx/reg2_b1|PHY_TX_INTERFACE[2]$phy_tx/reg2_b0.clk->PHY_TX_INTERFACE[2]$frame_fifo_tx/bram32k_impl_0/inst_4096x8_sub_000000_000
PHY_TX_INTERFACE[2]$phy_tx/reg2_b1|PHY_TX_INTERFACE[2]$phy_tx/reg2_b0.clk
PHY_TX_INTERFACE[2]$frame_fifo_tx/bram32k_impl_0/inst_4096x8_sub_000000_000
1231 9.366000 22.192000 12.826000 5 5
PHY_TX_INTERFACE[2]$phy_tx/cnt_reg[1] _al_u1817|_al_u1816.a[0]
_al_u1816_o _al_u1817|_al_u1816.a[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/n22[0] PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/ucin_al_u7190.e[0]
PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/c3 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/u3_al_u7191.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/radr_next[6] PHY_TX_INTERFACE[2]$frame_fifo_tx/bram32k_impl_0/inst_4096x8_sub_000000_000.addrb[5]

Timing path: PHY_TX_INTERFACE[2]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b2.clk->PHY_TX_INTERFACE[2]$frame_fifo_tx/bram32k_impl_0/inst_4096x8_sub_000000_000
PHY_TX_INTERFACE[2]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b2.clk
PHY_TX_INTERFACE[2]$frame_fifo_tx/bram32k_impl_0/inst_4096x8_sub_000000_000
1265 9.402000 22.192000 12.790000 5 5
frame_fifo_tx_empty_flag[2] _al_u1793|PHY_TX_INTERFACE[2]$phy_tx/reg3_b0.a[1]
PHY_TX_INTERFACE[2]$phy_tx/sel2/B0 _al_u1817|_al_u1816.d[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/n22[0] PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/ucin_al_u7190.e[0]
PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/c3 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/u3_al_u7191.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/radr_next[6] PHY_TX_INTERFACE[2]$frame_fifo_tx/bram32k_impl_0/inst_4096x8_sub_000000_000.addrb[5]

Timing path: PHY_TX_INTERFACE[2]$phy_tx/reg2_b1|PHY_TX_INTERFACE[2]$phy_tx/reg2_b0.clk->PHY_TX_INTERFACE[2]$frame_fifo_tx/bram32k_impl_0/inst_4096x8_sub_000000_000
PHY_TX_INTERFACE[2]$phy_tx/reg2_b1|PHY_TX_INTERFACE[2]$phy_tx/reg2_b0.clk
PHY_TX_INTERFACE[2]$frame_fifo_tx/bram32k_impl_0/inst_4096x8_sub_000000_000
1299 9.523000 22.192000 12.669000 5 5
PHY_TX_INTERFACE[2]$phy_tx/cnt_reg[0] _al_u1817|_al_u1816.c[0]
_al_u1816_o _al_u1817|_al_u1816.a[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/n22[0] PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/ucin_al_u7190.e[0]
PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/c3 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/u3_al_u7191.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/radr_next[6] PHY_TX_INTERFACE[2]$frame_fifo_tx/bram32k_impl_0/inst_4096x8_sub_000000_000.addrb[5]


Endpoint: PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13
1333 9.672000 1850 3
Timing path: PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b13.clk->PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13
PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b13.clk
PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13
1335 9.672000 23.255000 13.583000 10 14
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_gray_sync[13] _al_u1728|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12.b[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b4.c[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9.c[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7.e[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[8] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4.e[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[3] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1.b[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[2] PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u7138.e[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c3 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u3_al_u7139.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/diff_adr_w[4] PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_4|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_3.b[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c5 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_6|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_5.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c7 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_7.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c9 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_9.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c11 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_11.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c13 PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13.fci

Timing path: PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b13.clk->PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13
PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b13.clk
PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13
1387 9.848000 23.255000 13.407000 10 13
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_gray_sync[13] _al_u1728|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12.b[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b4.c[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9.c[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7.e[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[8] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4.e[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[3] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1.b[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[2] PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u7138.e[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c3 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u3_al_u7139.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/diff_adr_w[6] PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_6|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_5.b[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c7 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_7.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c9 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_9.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c11 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_11.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c13 PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13.fci

Timing path: PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b13.clk->PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13
PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b13.clk
PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13
1437 9.859000 23.255000 13.396000 10 12
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_gray_sync[13] _al_u1728|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12.b[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b4.c[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9.c[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7.e[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[8] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4.e[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[3] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1.b[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[2] PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u7138.e[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c3 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u3_al_u7139.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c7 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u7_al_u7140.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c11 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u11_al_u7141.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/diff_adr_w[12] PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_11.b[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c13 PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13.fci


Endpoint: PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13
1485 9.681000 1850 3
Timing path: PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b13.clk->PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13
PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b13.clk
PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13
1487 9.681000 23.255000 13.574000 10 14
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_gray_sync[13] _al_u1728|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12.b[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b4.c[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9.c[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7.e[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[8] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4.e[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[3] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1.b[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[2] PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u7138.e[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c3 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u3_al_u7139.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/diff_adr_w[4] PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_4|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_3.b[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c5 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_6|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_5.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c7 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_7.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c9 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_9.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c11 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_11.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c13 PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13.fci

Timing path: PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b13.clk->PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13
PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b13.clk
PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13
1539 9.848000 23.255000 13.407000 10 13
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_gray_sync[13] _al_u1728|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12.b[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b4.c[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9.c[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7.e[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[8] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4.e[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[3] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1.b[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[2] PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u7138.e[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c3 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u3_al_u7139.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/diff_adr_w[6] PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_6|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_5.b[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c7 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_7.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c9 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_9.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c11 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_11.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c13 PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13.fci

Timing path: PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b13.clk->PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13
PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b13.clk
PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13
1589 9.859000 23.255000 13.396000 10 12
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_gray_sync[13] _al_u1728|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12.b[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b4.c[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9.c[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7.e[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[8] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4.e[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[3] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1.b[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[2] PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u7138.e[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c3 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u3_al_u7139.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c7 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u7_al_u7140.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c11 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u11_al_u7141.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/diff_adr_w[12] PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_11.b[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c13 PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13.fci



Hold check
1637 3
Endpoint: _al_u1726|PHY_RX_INTERFACE[2]$phy_rx/reg4_b1
1639 0.368000 1 1
Timing path: PHY_RX_INTERFACE[2]$phy_rx/reg4_b3|PHY_RX_INTERFACE[2]$phy_rx/reg4_b5.clk->_al_u1726|PHY_RX_INTERFACE[2]$phy_rx/reg4_b1
PHY_RX_INTERFACE[2]$phy_rx/reg4_b3|PHY_RX_INTERFACE[2]$phy_rx/reg4_b5.clk
_al_u1726|PHY_RX_INTERFACE[2]$phy_rx/reg4_b1
1641 0.368000 3.450000 3.818000 1 1
PHY_RX_INTERFACE[2]$phy_rx/seq_reg[3] _al_u1726|PHY_RX_INTERFACE[2]$phy_rx/reg4_b1.mi[0]


Endpoint: PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b4
1667 0.480000 1 1
Timing path: PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b2|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg1_b4.clk->PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b4
PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b2|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg1_b4.clk
PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b4
1669 0.480000 3.450000 3.930000 1 1
PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/temp1[4] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b4.mi[0]


Endpoint: _al_u1723|PHY_RX_INTERFACE[2]$phy_rx/reg4_b4
1695 0.492000 1 1
Timing path: PHY_RX_INTERFACE[2]$phy_rx/reg4_b6|_al_u1911.clk->_al_u1723|PHY_RX_INTERFACE[2]$phy_rx/reg4_b4
PHY_RX_INTERFACE[2]$phy_rx/reg4_b6|_al_u1911.clk
_al_u1723|PHY_RX_INTERFACE[2]$phy_rx/reg4_b4
1697 0.492000 3.450000 3.942000 1 1
PHY_RX_INTERFACE[2]$phy_rx/seq_reg[6] _al_u1723|PHY_RX_INTERFACE[2]$phy_rx/reg4_b4.mi[0]



Recovery check
1723 2
Endpoint: PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
1725 15.580000 1 1
Timing path: PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2281.clk->PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2281.clk
PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
1727 15.580000 23.202000 7.622000 1 1
PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_n_w PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta


Endpoint: PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
1753 18.217000 1 1
Timing path: PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2281.clk->PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2281.clk
PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
1755 18.217000 23.202000 4.985000 1 1
PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_n_w PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb



Removal check
1781 2
Endpoint: PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
1783 0.865000 1 1
Timing path: PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2281.clk->PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2281.clk
PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
1785 0.865000 3.626000 4.491000 1 1
PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_n_w PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb


Endpoint: PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
1811 3.225000 1 1
Timing path: PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2281.clk->PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2281.clk
PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
1813 3.225000 3.626000 6.851000 1 1
PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_n_w PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta




clock: phy3_ref_clk
1839 18986 370 4
Setup check
1849 3
Endpoint: PHY_RX_INTERFACE[3]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b2
1849 10.196000 666 3
Timing path: PHY_RX_INTERFACE[3]$phy_rx/reg1_b0|PHY_RX_INTERFACE[3]$phy_rx/reg1_b1.clk->PHY_RX_INTERFACE[3]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b2
PHY_RX_INTERFACE[3]$phy_rx/reg1_b0|PHY_RX_INTERFACE[3]$phy_rx/reg1_b1.clk
PHY_RX_INTERFACE[3]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b2
1851 10.196000 24.042000 13.846000 10 12
PHY_RX_INTERFACE[3]$phy_rx/cnt_reg[0] _al_u1580|mac_dec/vec_sync_afull/reg1_b3.b[1]
frame_fifo_rx_fifo_wren[3] _al_u1739|_al_u1745.a[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/n5[0] PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/ucin_al_u7142.e[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/c3 PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/u3_al_u7143.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/c7 PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/u7_al_u7144.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/c11 PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/u11_al_u7145.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/wadr_next[12] PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b10|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b11.b[0]
_al_u2152_o PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b10|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b11.d[1]
_al_u2153_o PHY_RX_INTERFACE[3]$frame_fifo_rx/reg0_b8|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b9.a[0]
_al_u2155_o PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b7|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b3.e[1]
_al_u2157_o PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg1_b0|_al_u2161.a[1]
_al_u2161_o PHY_RX_INTERFACE[3]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b2.d[1]

Timing path: PHY_RX_INTERFACE[3]$phy_rx/reg1_b0|PHY_RX_INTERFACE[3]$phy_rx/reg1_b1.clk->PHY_RX_INTERFACE[3]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b2
PHY_RX_INTERFACE[3]$phy_rx/reg1_b0|PHY_RX_INTERFACE[3]$phy_rx/reg1_b1.clk
PHY_RX_INTERFACE[3]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b2
1899 10.196000 24.042000 13.846000 10 12
PHY_RX_INTERFACE[3]$phy_rx/cnt_reg[0] _al_u1580|mac_dec/vec_sync_afull/reg1_b3.b[1]
frame_fifo_rx_fifo_wren[3] _al_u1739|_al_u1745.a[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/n5[0] PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/ucin_al_u7142.e[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/c3 PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/u3_al_u7143.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/c7 PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/u7_al_u7144.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/c11 PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/u11_al_u7145.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/wadr_next[12] PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b10|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b11.b[0]
_al_u2152_o PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b10|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b11.d[1]
_al_u2153_o PHY_RX_INTERFACE[3]$frame_fifo_rx/reg0_b8|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b9.a[0]
_al_u2155_o PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b7|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b3.e[1]
_al_u2157_o PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg1_b0|_al_u2161.a[0]
_al_u2161_o PHY_RX_INTERFACE[3]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b2.d[1]

Timing path: PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1.clk->PHY_RX_INTERFACE[3]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b2
PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1.clk
PHY_RX_INTERFACE[3]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b2
1947 10.240000 24.042000 13.802000 10 12
PHY_RX_INTERFACE[3]$phy_rx/STATE_reg[0] _al_u1580|mac_dec/vec_sync_afull/reg1_b3.a[1]
frame_fifo_rx_fifo_wren[3] _al_u1739|_al_u1745.a[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/n5[0] PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/ucin_al_u7142.e[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/c3 PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/u3_al_u7143.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/c7 PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/u7_al_u7144.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/c11 PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/u11_al_u7145.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/wadr_next[12] PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b10|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b11.b[0]
_al_u2152_o PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b10|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b11.d[1]
_al_u2153_o PHY_RX_INTERFACE[3]$frame_fifo_rx/reg0_b8|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b9.a[0]
_al_u2155_o PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b7|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b3.e[1]
_al_u2157_o PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg1_b0|_al_u2161.a[1]
_al_u2161_o PHY_RX_INTERFACE[3]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b2.d[1]


Endpoint: PHY_TX_INTERFACE[3]$frame_fifo_tx/bram32k_impl_1/inst_4096x8_sub_000000_000
1995 10.301000 150 3
Timing path: PHY_TX_INTERFACE[3]$phy_tx/reg3_b1|_al_u1879.clk->PHY_TX_INTERFACE[3]$frame_fifo_tx/bram32k_impl_1/inst_4096x8_sub_000000_000
PHY_TX_INTERFACE[3]$phy_tx/reg3_b1|_al_u1879.clk
PHY_TX_INTERFACE[3]$frame_fifo_tx/bram32k_impl_1/inst_4096x8_sub_000000_000
1997 10.301000 22.898000 12.597000 5 5
PHY_TX_INTERFACE[3]$phy_tx/STATE_reg[1] _al_u1796|_al_u1818.c[0]
PHY_TX_INTERFACE[3]$phy_tx/sel2/B0 _al_u1820|_al_u1819.d[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/n22[0] PHY_TX_INTERFACE[3]$frame_fifo_tx/add2/ucin_al_u7206.e[0]
PHY_TX_INTERFACE[3]$frame_fifo_tx/add2/c3 PHY_TX_INTERFACE[3]$frame_fifo_tx/add2/u3_al_u7207.fci
PHY_TX_INTERFACE[3]$frame_fifo_tx/radr_next[4] PHY_TX_INTERFACE[3]$frame_fifo_tx/bram32k_impl_1/inst_4096x8_sub_000000_000.addrb[3]

Timing path: PHY_TX_INTERFACE[3]$phy_tx/reg3_b0|PHY_TX_INTERFACE[3]$phy_tx/reg3_b2.clk->PHY_TX_INTERFACE[3]$frame_fifo_tx/bram32k_impl_1/inst_4096x8_sub_000000_000
PHY_TX_INTERFACE[3]$phy_tx/reg3_b0|PHY_TX_INTERFACE[3]$phy_tx/reg3_b2.clk
PHY_TX_INTERFACE[3]$frame_fifo_tx/bram32k_impl_1/inst_4096x8_sub_000000_000
2031 10.307000 22.898000 12.591000 5 5
PHY_TX_INTERFACE[3]$phy_tx/STATE_reg[0] _al_u1796|_al_u1818.b[0]
PHY_TX_INTERFACE[3]$phy_tx/sel2/B0 _al_u1820|_al_u1819.d[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/n22[0] PHY_TX_INTERFACE[3]$frame_fifo_tx/add2/ucin_al_u7206.e[0]
PHY_TX_INTERFACE[3]$frame_fifo_tx/add2/c3 PHY_TX_INTERFACE[3]$frame_fifo_tx/add2/u3_al_u7207.fci
PHY_TX_INTERFACE[3]$frame_fifo_tx/radr_next[4] PHY_TX_INTERFACE[3]$frame_fifo_tx/bram32k_impl_1/inst_4096x8_sub_000000_000.addrb[3]

Timing path: PHY_TX_INTERFACE[3]$phy_tx/reg2_b1|PHY_TX_INTERFACE[3]$phy_tx/reg2_b0.clk->PHY_TX_INTERFACE[3]$frame_fifo_tx/bram32k_impl_1/inst_4096x8_sub_000000_000
PHY_TX_INTERFACE[3]$phy_tx/reg2_b1|PHY_TX_INTERFACE[3]$phy_tx/reg2_b0.clk
PHY_TX_INTERFACE[3]$frame_fifo_tx/bram32k_impl_1/inst_4096x8_sub_000000_000
2065 10.470000 22.898000 12.428000 5 5
PHY_TX_INTERFACE[3]$phy_tx/cnt_reg[1] _al_u1820|_al_u1819.d[0]
_al_u1819_o _al_u1820|_al_u1819.a[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/n22[0] PHY_TX_INTERFACE[3]$frame_fifo_tx/add2/ucin_al_u7206.e[0]
PHY_TX_INTERFACE[3]$frame_fifo_tx/add2/c3 PHY_TX_INTERFACE[3]$frame_fifo_tx/add2/u3_al_u7207.fci
PHY_TX_INTERFACE[3]$frame_fifo_tx/radr_next[4] PHY_TX_INTERFACE[3]$frame_fifo_tx/bram32k_impl_1/inst_4096x8_sub_000000_000.addrb[3]


Endpoint: PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13
2099 11.034000 1850 3
Timing path: PHY_RX_INTERFACE[3]$phy_rx/reg1_b0|PHY_RX_INTERFACE[3]$phy_rx/reg1_b1.clk->PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13
PHY_RX_INTERFACE[3]$phy_rx/reg1_b0|PHY_RX_INTERFACE[3]$phy_rx/reg1_b1.clk
PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13
2101 11.034000 24.042000 13.008000 7 11
PHY_RX_INTERFACE[3]$phy_rx/cnt_reg[0] _al_u1580|mac_dec/vec_sync_afull/reg1_b3.b[1]
frame_fifo_rx_fifo_wren[3] _al_u1739|_al_u1745.a[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/n5[0] PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/ucin_al_u7142.e[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/wadr_next[2] PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/ucin_al_u7150.b[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/c3 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u3_al_u7151.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/diff_adr_w[4] PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_4|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_3.b[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c5 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_6|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_5.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c7 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_7.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c9 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_9.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c11 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_11.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c13 PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13.fci

Timing path: PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1.clk->PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13
PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1.clk
PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13
2147 11.078000 24.042000 12.964000 7 11
PHY_RX_INTERFACE[3]$phy_rx/STATE_reg[0] _al_u1580|mac_dec/vec_sync_afull/reg1_b3.a[1]
frame_fifo_rx_fifo_wren[3] _al_u1739|_al_u1745.a[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/n5[0] PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/ucin_al_u7142.e[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/wadr_next[2] PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/ucin_al_u7150.b[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/c3 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u3_al_u7151.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/diff_adr_w[4] PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_4|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_3.b[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c5 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_6|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_5.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c7 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_7.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c9 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_9.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c11 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_11.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c13 PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13.fci

Timing path: PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1.clk->PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13
PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1.clk
PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13
2193 11.094000 24.042000 12.948000 7 11
PHY_RX_INTERFACE[3]$phy_rx/STATE_reg[1] _al_u1580|mac_dec/vec_sync_afull/reg1_b3.c[1]
frame_fifo_rx_fifo_wren[3] _al_u1739|_al_u1745.a[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/n5[0] PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/ucin_al_u7142.e[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/wadr_next[2] PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/ucin_al_u7150.b[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/c3 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u3_al_u7151.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/diff_adr_w[4] PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_4|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_3.b[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c5 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_6|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_5.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c7 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_7.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c9 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_9.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c11 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_11.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c13 PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13.fci



Hold check
2239 3
Endpoint: PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
2241 0.104000 22 3
Timing path: PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b5|_al_u2376.clk->PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b5|_al_u2376.clk
PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
2243 0.104000 4.256000 4.360000 1 1
PHY_RX_INTERFACE[3]$frame_fifo_rx/wadr[5] PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[5]

Timing path: PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b6|_al_u2365.clk->PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b6|_al_u2365.clk
PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
2269 0.226000 4.256000 4.482000 1 1
PHY_RX_INTERFACE[3]$frame_fifo_rx/wadr[6] PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[6]

Timing path: PHY_RX_INTERFACE[3]$frame_fifo_rx/reg0_b11|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b12.clk->PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[3]$frame_fifo_rx/reg0_b11|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b12.clk
PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
2295 0.514000 4.256000 4.770000 1 1
PHY_RX_INTERFACE[3]$frame_fifo_rx/wadr[12] PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[12]


Endpoint: PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg
2321 0.347000 1 1
Timing path: PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg1_b10|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg1_b13.clk->PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg
PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg1_b10|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg1_b13.clk
PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg
2323 0.347000 4.130000 4.477000 1 1
PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/temp1[13] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.mi[1]


Endpoint: PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b5|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b6
2349 0.347000 1 1
Timing path: PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg1_b6|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg1_b3.clk->PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b5|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b6
PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg1_b6|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg1_b3.clk
PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b5|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b6
2351 0.347000 4.130000 4.477000 1 1
PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/temp1[6] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b5|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b6.mi[0]



Recovery check
2377 2
Endpoint: PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
2379 18.008000 1 1
Timing path: PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk->PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk
PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
2381 18.008000 23.908000 5.900000 1 1
PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_n_w PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb


Endpoint: PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
2407 18.055000 1 1
Timing path: PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk->PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk
PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
2409 18.055000 23.908000 5.853000 1 1
PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_n_w PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta



Removal check
2435 2
Endpoint: PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
2437 1.032000 1 1
Timing path: PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk->PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk
PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
2439 1.032000 4.306000 5.338000 1 1
PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_n_w PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta


Endpoint: PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
2465 1.078000 1 1
Timing path: PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk->PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk
PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
2467 1.078000 4.306000 5.384000 1 1
PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_n_w PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb




clock: raw_clock
2493 0 0 0

clock: pll_impl/pll_inst.clkc[0]
2504 898519 24079 5
Setup check
2514 3
Endpoint: PHY_TX_INTERFACE[0]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt0_13
2514 -4.046000 13580 3
Timing path: packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_007168_000.clka->PHY_TX_INTERFACE[0]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt0_13
packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_007168_000.clka
PHY_TX_INTERFACE[0]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt0_13
2516 -4.046000 11.808000 15.854000 9 10
packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_doa_i7_000 _al_u1659.c[1]
_al_u1659_o _al_u1660|_al_u2457.b[1]
_al_u1660_o _al_u2620.c[1]
PHY_TX_INTERFACE[0]$frame_fifo_tx/n5[0] PHY_TX_INTERFACE[0]$frame_fifo_tx/add0/ucin_al_u7154.e[0]
PHY_TX_INTERFACE[0]$frame_fifo_tx/add0/c3 PHY_TX_INTERFACE[0]$frame_fifo_tx/add0/u3_al_u7155.fci
PHY_TX_INTERFACE[0]$frame_fifo_tx/add0/c7 PHY_TX_INTERFACE[0]$frame_fifo_tx/add0/u7_al_u7156.fci
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_next[8] PHY_TX_INTERFACE[0]$frame_fifo_tx/sub0/u7_al_u7164.b[0]
PHY_TX_INTERFACE[0]$frame_fifo_tx/sub0/c11 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub0/u11_al_u7165.fci
PHY_TX_INTERFACE[0]$frame_fifo_tx/diff_adr_w[12] PHY_TX_INTERFACE[0]$frame_fifo_tx/lt0_12|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt0_11.b[1]
PHY_TX_INTERFACE[0]$frame_fifo_tx/lt0_c13 PHY_TX_INTERFACE[0]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt0_13.fci

Timing path: packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_007168_000.clka->PHY_TX_INTERFACE[0]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt0_13
packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_007168_000.clka
PHY_TX_INTERFACE[0]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt0_13
2560 -4.046000 11.808000 15.854000 9 10
packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_doa_i7_000 _al_u1659.c[0]
_al_u1659_o _al_u1660|_al_u2457.b[1]
_al_u1660_o _al_u2620.c[1]
PHY_TX_INTERFACE[0]$frame_fifo_tx/n5[0] PHY_TX_INTERFACE[0]$frame_fifo_tx/add0/ucin_al_u7154.e[0]
PHY_TX_INTERFACE[0]$frame_fifo_tx/add0/c3 PHY_TX_INTERFACE[0]$frame_fifo_tx/add0/u3_al_u7155.fci
PHY_TX_INTERFACE[0]$frame_fifo_tx/add0/c7 PHY_TX_INTERFACE[0]$frame_fifo_tx/add0/u7_al_u7156.fci
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_next[8] PHY_TX_INTERFACE[0]$frame_fifo_tx/sub0/u7_al_u7164.b[0]
PHY_TX_INTERFACE[0]$frame_fifo_tx/sub0/c11 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub0/u11_al_u7165.fci
PHY_TX_INTERFACE[0]$frame_fifo_tx/diff_adr_w[12] PHY_TX_INTERFACE[0]$frame_fifo_tx/lt0_12|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt0_11.b[1]
PHY_TX_INTERFACE[0]$frame_fifo_tx/lt0_c13 PHY_TX_INTERFACE[0]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt0_13.fci

Timing path: packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_007168_000.clka->PHY_TX_INTERFACE[0]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt0_13
packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_007168_000.clka
PHY_TX_INTERFACE[0]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt0_13
2604 -4.046000 11.808000 15.854000 9 10
packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_doa_i7_000 _al_u1659.c[1]
_al_u1659_o _al_u1660|_al_u2457.b[1]
_al_u1660_o _al_u2620.c[0]
PHY_TX_INTERFACE[0]$frame_fifo_tx/n5[0] PHY_TX_INTERFACE[0]$frame_fifo_tx/add0/ucin_al_u7154.e[0]
PHY_TX_INTERFACE[0]$frame_fifo_tx/add0/c3 PHY_TX_INTERFACE[0]$frame_fifo_tx/add0/u3_al_u7155.fci
PHY_TX_INTERFACE[0]$frame_fifo_tx/add0/c7 PHY_TX_INTERFACE[0]$frame_fifo_tx/add0/u7_al_u7156.fci
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_next[8] PHY_TX_INTERFACE[0]$frame_fifo_tx/sub0/u7_al_u7164.b[0]
PHY_TX_INTERFACE[0]$frame_fifo_tx/sub0/c11 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub0/u11_al_u7165.fci
PHY_TX_INTERFACE[0]$frame_fifo_tx/diff_adr_w[12] PHY_TX_INTERFACE[0]$frame_fifo_tx/lt0_12|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt0_11.b[1]
PHY_TX_INTERFACE[0]$frame_fifo_tx/lt0_c13 PHY_TX_INTERFACE[0]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt0_13.fci


Endpoint: PHY_TX_INTERFACE[2]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_13
2648 -3.384000 7545 3
Timing path: packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_003072_000.clka->PHY_TX_INTERFACE[2]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_13
packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_003072_000.clka
PHY_TX_INTERFACE[2]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_13
2650 -3.384000 11.808000 15.192000 8 12
packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_doa_i3_000 PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp1_reg|_al_u1661.c[1]
_al_u1661_o PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u1662.d[1]
_al_u1662_o _al_u2608|_al_u2612.d[0]
PHY_TX_INTERFACE[2]$frame_fifo_tx/n5[0] PHY_TX_INTERFACE[2]$frame_fifo_tx/add0/ucin_al_u7186.e[0]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_next[2] PHY_TX_INTERFACE[2]$frame_fifo_tx/sub0/ucin_al_u7194.b[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/sub0/c3 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub0/u3_al_u7195.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/diff_adr_w[4] PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_4|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_3.b[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_c5 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_6|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_5.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_c7 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_8|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_7.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_c9 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_10|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_9.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_c11 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_12|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_11.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_c13 PHY_TX_INTERFACE[2]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_13.fci

Timing path: packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_003072_000.clka->PHY_TX_INTERFACE[2]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_13
packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_003072_000.clka
PHY_TX_INTERFACE[2]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_13
2698 -3.384000 11.808000 15.192000 8 12
packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_doa_i3_000 PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp1_reg|_al_u1661.c[0]
_al_u1661_o PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u1662.d[1]
_al_u1662_o _al_u2608|_al_u2612.d[0]
PHY_TX_INTERFACE[2]$frame_fifo_tx/n5[0] PHY_TX_INTERFACE[2]$frame_fifo_tx/add0/ucin_al_u7186.e[0]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_next[2] PHY_TX_INTERFACE[2]$frame_fifo_tx/sub0/ucin_al_u7194.b[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/sub0/c3 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub0/u3_al_u7195.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/diff_adr_w[4] PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_4|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_3.b[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_c5 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_6|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_5.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_c7 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_8|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_7.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_c9 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_10|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_9.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_c11 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_12|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_11.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_c13 PHY_TX_INTERFACE[2]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_13.fci

Timing path: packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_003072_000.clka->PHY_TX_INTERFACE[2]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_13
packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_003072_000.clka
PHY_TX_INTERFACE[2]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_13
2746 -3.384000 11.808000 15.192000 8 12
packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_doa_i3_000 PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp1_reg|_al_u1661.c[1]
_al_u1661_o PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u1662.d[0]
_al_u1662_o _al_u2608|_al_u2612.d[0]
PHY_TX_INTERFACE[2]$frame_fifo_tx/n5[0] PHY_TX_INTERFACE[2]$frame_fifo_tx/add0/ucin_al_u7186.e[0]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_next[2] PHY_TX_INTERFACE[2]$frame_fifo_tx/sub0/ucin_al_u7194.b[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/sub0/c3 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub0/u3_al_u7195.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/diff_adr_w[4] PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_4|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_3.b[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_c5 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_6|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_5.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_c7 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_8|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_7.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_c9 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_10|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_9.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_c11 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_12|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_11.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_c13 PHY_TX_INTERFACE[2]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_13.fci


Endpoint: PHY_TX_INTERFACE[0]$frame_fifo_tx/reg6_b7|PHY_TX_INTERFACE[0]$frame_fifo_tx/full_flag_reg
2794 -3.199000 4758 3
Timing path: packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_007168_000.clka->PHY_TX_INTERFACE[0]$frame_fifo_tx/reg6_b7|PHY_TX_INTERFACE[0]$frame_fifo_tx/full_flag_reg
packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_007168_000.clka
PHY_TX_INTERFACE[0]$frame_fifo_tx/reg6_b7|PHY_TX_INTERFACE[0]$frame_fifo_tx/full_flag_reg
2796 -3.199000 11.808000 15.007000 8 9
packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_doa_i7_000 _al_u1659.c[1]
_al_u1659_o _al_u1660|_al_u2457.b[1]
_al_u1660_o _al_u2620.c[1]
PHY_TX_INTERFACE[0]$frame_fifo_tx/n5[0] PHY_TX_INTERFACE[0]$frame_fifo_tx/add0/ucin_al_u7154.e[0]
PHY_TX_INTERFACE[0]$frame_fifo_tx/add0/c3 PHY_TX_INTERFACE[0]$frame_fifo_tx/add0/u3_al_u7155.fci
PHY_TX_INTERFACE[0]$frame_fifo_tx/add0/c7 PHY_TX_INTERFACE[0]$frame_fifo_tx/add0/u7_al_u7156.fci
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_next[10] PHY_TX_INTERFACE[0]$frame_fifo_tx/reg0_b10|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg6_b10.d[0]
PHY_TX_INTERFACE[0]$frame_fifo_tx/eq0/or_xor_i0[10]_i1[10]_o_lutinv _al_u1312|_al_u2189.a[0]
_al_u2189_o PHY_TX_INTERFACE[0]$frame_fifo_tx/reg6_b7|PHY_TX_INTERFACE[0]$frame_fifo_tx/full_flag_reg.d[1]

Timing path: packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_007168_000.clka->PHY_TX_INTERFACE[0]$frame_fifo_tx/reg6_b7|PHY_TX_INTERFACE[0]$frame_fifo_tx/full_flag_reg
packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_007168_000.clka
PHY_TX_INTERFACE[0]$frame_fifo_tx/reg6_b7|PHY_TX_INTERFACE[0]$frame_fifo_tx/full_flag_reg
2838 -3.199000 11.808000 15.007000 8 9
packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_doa_i7_000 _al_u1659.c[1]
_al_u1659_o _al_u1660|_al_u2457.b[1]
_al_u1660_o _al_u2620.c[0]
PHY_TX_INTERFACE[0]$frame_fifo_tx/n5[0] PHY_TX_INTERFACE[0]$frame_fifo_tx/add0/ucin_al_u7154.e[0]
PHY_TX_INTERFACE[0]$frame_fifo_tx/add0/c3 PHY_TX_INTERFACE[0]$frame_fifo_tx/add0/u3_al_u7155.fci
PHY_TX_INTERFACE[0]$frame_fifo_tx/add0/c7 PHY_TX_INTERFACE[0]$frame_fifo_tx/add0/u7_al_u7156.fci
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_next[10] PHY_TX_INTERFACE[0]$frame_fifo_tx/reg0_b10|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg6_b10.d[0]
PHY_TX_INTERFACE[0]$frame_fifo_tx/eq0/or_xor_i0[10]_i1[10]_o_lutinv _al_u1312|_al_u2189.a[0]
_al_u2189_o PHY_TX_INTERFACE[0]$frame_fifo_tx/reg6_b7|PHY_TX_INTERFACE[0]$frame_fifo_tx/full_flag_reg.d[1]

Timing path: packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_007168_000.clka->PHY_TX_INTERFACE[0]$frame_fifo_tx/reg6_b7|PHY_TX_INTERFACE[0]$frame_fifo_tx/full_flag_reg
packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_007168_000.clka
PHY_TX_INTERFACE[0]$frame_fifo_tx/reg6_b7|PHY_TX_INTERFACE[0]$frame_fifo_tx/full_flag_reg
2880 -3.199000 11.808000 15.007000 8 9
packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_doa_i7_000 _al_u1659.c[1]
_al_u1659_o _al_u1660|_al_u2457.b[1]
_al_u1660_o _al_u2620.c[1]
PHY_TX_INTERFACE[0]$frame_fifo_tx/n5[0] PHY_TX_INTERFACE[0]$frame_fifo_tx/add0/ucin_al_u7154.e[0]
PHY_TX_INTERFACE[0]$frame_fifo_tx/add0/c3 PHY_TX_INTERFACE[0]$frame_fifo_tx/add0/u3_al_u7155.fci
PHY_TX_INTERFACE[0]$frame_fifo_tx/add0/c7 PHY_TX_INTERFACE[0]$frame_fifo_tx/add0/u7_al_u7156.fci
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_next[10] PHY_TX_INTERFACE[0]$frame_fifo_tx/reg0_b10|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg6_b10.d[0]
PHY_TX_INTERFACE[0]$frame_fifo_tx/eq0/or_xor_i0[10]_i1[10]_o_lutinv _al_u1312|_al_u2189.a[0]
_al_u2189_o PHY_TX_INTERFACE[0]$frame_fifo_tx/reg6_b7|PHY_TX_INTERFACE[0]$frame_fifo_tx/full_flag_reg.d[0]



Hold check
2922 3
Endpoint: header_fifo/logic_fifo_3
2924 0.104000 20 3
Timing path: mac_dec/reg2_b66.clk->header_fifo/logic_fifo_3
mac_dec/reg2_b66.clk
header_fifo/logic_fifo_3
2926 0.104000 2.162000 2.266000 1 1
h_fifo_din[66] header_fifo/logic_fifo_3.dib[3]

Timing path: mac_dec/reg2_b65.clk->header_fifo/logic_fifo_3
mac_dec/reg2_b65.clk
header_fifo/logic_fifo_3
2952 0.135000 2.162000 2.297000 1 1
h_fifo_din[65] header_fifo/logic_fifo_3.dib[2]

Timing path: mac_dec/reg2_b64.clk->header_fifo/logic_fifo_3
mac_dec/reg2_b64.clk
header_fifo/logic_fifo_3
2978 0.337000 2.162000 2.499000 1 1
h_fifo_din[64] header_fifo/logic_fifo_3.dib[1]


Endpoint: header_fifo/logic_fifo_4
3004 0.146000 20 3
Timing path: mac_dec/reg2_b77.clk->header_fifo/logic_fifo_4
mac_dec/reg2_b77.clk
header_fifo/logic_fifo_4
3006 0.146000 2.162000 2.308000 1 1
h_fifo_din[77] header_fifo/logic_fifo_4.dia[5]

Timing path: mac_dec/reg2_b84.clk->header_fifo/logic_fifo_4
mac_dec/reg2_b84.clk
header_fifo/logic_fifo_4
3032 0.148000 2.162000 2.310000 1 1
h_fifo_din[84] header_fifo/logic_fifo_4.dib[3]

Timing path: mac_dec/reg2_b83.clk->header_fifo/logic_fifo_4
mac_dec/reg2_b83.clk
header_fifo/logic_fifo_4
3058 0.238000 2.162000 2.400000 1 1
h_fifo_din[83] header_fifo/logic_fifo_4.dib[2]


Endpoint: PHY_RX_INTERFACE[0]$frame_fifo_rx/bram32k_impl_0/inst_4096x8_sub_000000_000
3084 0.185000 1 1
Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg_placeOpt_10.clk->PHY_RX_INTERFACE[0]$frame_fifo_rx/bram32k_impl_0/inst_4096x8_sub_000000_000
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg_placeOpt_10.clk
PHY_RX_INTERFACE[0]$frame_fifo_rx/bram32k_impl_0/inst_4096x8_sub_000000_000
3086 0.185000 2.403000 2.588000 1 1
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_r_placeOpt_10 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram32k_impl_0/inst_4096x8_sub_000000_000.rstb



Recovery check
3112 3
Endpoint: packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_003072_000
3114 2.571000 6 3
Timing path: reg0_b2|reg0_b1.clk->packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_003072_000
reg0_b2|reg0_b1.clk
packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_003072_000
3116 2.571000 11.674000 9.103000 4 4
reset_cnt[2] _al_u2195|_al_u1666.a[0]
_al_u1666_o _al_u1667|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.e[1]
n0 _al_u1667|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_1.a[0]
arst_n_placeOpt_1 packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_003072_000.rsta

Timing path: reg0_b4|reg0_b3.clk->packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_003072_000
reg0_b4|reg0_b3.clk
packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_003072_000
3148 2.587000 11.674000 9.087000 4 4
reset_cnt[4] _al_u2195|_al_u1666.e[0]
_al_u1666_o _al_u1667|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.e[1]
n0 _al_u1667|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_1.a[0]
arst_n_placeOpt_1 packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_003072_000.rsta

Timing path: reg0_b4|reg0_b3.clk->packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_003072_000
reg0_b4|reg0_b3.clk
packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_003072_000
3180 2.710000 11.674000 8.964000 4 4
reset_cnt[3] _al_u2195|_al_u1666.b[0]
_al_u1666_o _al_u1667|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.e[1]
n0 _al_u1667|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_1.a[0]
arst_n_placeOpt_1 packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_003072_000.rsta


Endpoint: packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_000000_000
3212 2.723000 6 3
Timing path: reg0_b2|reg0_b1.clk->packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_000000_000
reg0_b2|reg0_b1.clk
packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_000000_000
3214 2.723000 11.674000 8.951000 4 4
reset_cnt[2] _al_u2195|_al_u1666.a[0]
_al_u1666_o _al_u1667|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.e[1]
n0 _al_u1667|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_1.a[0]
arst_n_placeOpt_1 packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_000000_000.rsta

Timing path: reg0_b4|reg0_b3.clk->packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_000000_000
reg0_b4|reg0_b3.clk
packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_000000_000
3246 2.739000 11.674000 8.935000 4 4
reset_cnt[4] _al_u2195|_al_u1666.e[0]
_al_u1666_o _al_u1667|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.e[1]
n0 _al_u1667|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_1.a[0]
arst_n_placeOpt_1 packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_000000_000.rsta

Timing path: reg0_b4|reg0_b3.clk->packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_000000_000
reg0_b4|reg0_b3.clk
packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_000000_000
3278 2.862000 11.674000 8.812000 4 4
reset_cnt[3] _al_u2195|_al_u1666.b[0]
_al_u1666_o _al_u1667|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.e[1]
n0 _al_u1667|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_1.a[0]
arst_n_placeOpt_1 packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_000000_000.rsta


Endpoint: packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_001024_000
3310 2.886000 6 3
Timing path: reg0_b2|reg0_b1.clk->packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_001024_000
reg0_b2|reg0_b1.clk
packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_001024_000
3312 2.886000 11.674000 8.788000 4 4
reset_cnt[2] _al_u2195|_al_u1666.a[0]
_al_u1666_o _al_u1667|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.e[1]
n0 _al_u1667|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_1.a[0]
arst_n_placeOpt_1 packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_001024_000.rsta

Timing path: reg0_b4|reg0_b3.clk->packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_001024_000
reg0_b4|reg0_b3.clk
packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_001024_000
3344 2.902000 11.674000 8.772000 4 4
reset_cnt[4] _al_u2195|_al_u1666.e[0]
_al_u1666_o _al_u1667|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.e[1]
n0 _al_u1667|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_1.a[0]
arst_n_placeOpt_1 packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_001024_000.rsta

Timing path: reg0_b4|reg0_b3.clk->packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_001024_000
reg0_b4|reg0_b3.clk
packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_001024_000
3376 3.025000 11.674000 8.649000 4 4
reset_cnt[3] _al_u2195|_al_u1666.b[0]
_al_u1666_o _al_u1667|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.e[1]
n0 _al_u1667|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_1.a[0]
arst_n_placeOpt_1 packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_001024_000.rsta



Removal check
3408 3
Endpoint: PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
3410 0.354000 1 1
Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg_placeOpt_11.clk->PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg_placeOpt_11.clk
PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
3412 0.354000 2.212000 2.566000 1 1
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_r_placeOpt_11 PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rsta


Endpoint: PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
3438 0.426000 1 1
Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg_placeOpt_11.clk->PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg_placeOpt_11.clk
PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
3440 0.426000 2.212000 2.638000 1 1
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_r_placeOpt_11 PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rsta


Endpoint: PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
3466 0.602000 1 1
Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg_placeOpt_6.clk->PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg_placeOpt_6.clk
PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
3468 0.602000 2.212000 2.814000 1 1
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_r_placeOpt_6 PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rsta



Period check
3494 7
Endpoint: header_fifo/logic_fifo_0.clkw
3498 6.699000 1 0

Endpoint: header_fifo/logic_fifo_1.clkw
3499 6.699000 1 0

Endpoint: header_fifo/logic_fifo_2.clkw
3500 6.699000 1 0

Endpoint: header_fifo/logic_fifo_3.clkw
3501 6.699000 1 0

Endpoint: header_fifo/logic_fifo_4.clkw
3502 6.699000 1 0

Endpoint: header_fifo/logic_fifo_5.clkw
3503 6.699000 1 0

Endpoint: header_fifo/logic_fifo_6.clkw
3504 6.699000 1 0



Set input delay: , and 2ns min. 
3505 27 19 1
Hold check
3514 3
Endpoint: PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN
3516 1.630000 1 1
Timing path: PHY_CRS_DV[0]->PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN
PHY_CRS_DV[0]
PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN
3518 1.630000 3.549000 5.179000 0 1
PHY_CRS_DV[0] PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN.ipad


Endpoint: PHY_RX_INTERFACE[0]$phy_rx/reg1_b0|PHY_RX_INTERFACE[0]$phy_rx/reg0_b1
3545 5.528000 1 1
Timing path: PHY_CRS_DV[0]->PHY_RX_INTERFACE[0]$phy_rx/reg1_b0|PHY_RX_INTERFACE[0]$phy_rx/reg0_b1
PHY_CRS_DV[0]
PHY_RX_INTERFACE[0]$phy_rx/reg1_b0|PHY_RX_INTERFACE[0]$phy_rx/reg0_b1
3547 5.528000 3.654000 9.182000 1 2
PHY_CRS_DV[0] PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN.ipad
PHY_CRS_DV_pad[0] PHY_RX_INTERFACE[0]$phy_rx/reg1_b0|PHY_RX_INTERFACE[0]$phy_rx/reg0_b1.d[0]


Endpoint: PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
3576 6.367000 1 1
Timing path: PHY_CRS_DV[0]->PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_CRS_DV[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
3578 6.367000 3.780000 10.147000 2 3
PHY_CRS_DV[0] PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN.ipad
PHY_CRS_DV_pad[0] _al_u1688|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12.a[1]
frame_fifo_rx_EOD_in[0] PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.dia[1]




Set input delay: , and 2ns min. 
3609 27 19 1
Hold check
3618 3
Endpoint: PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN
3620 1.630000 1 1
Timing path: PHY_CRS_DV[1]->PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN
PHY_CRS_DV[1]
PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN
3622 1.630000 3.549000 5.179000 0 1
PHY_CRS_DV[1] PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN.ipad


Endpoint: PHY_RX_INTERFACE[1]$phy_rx/reg1_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1
3649 5.454000 1 1
Timing path: PHY_CRS_DV[1]->PHY_RX_INTERFACE[1]$phy_rx/reg1_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1
PHY_CRS_DV[1]
PHY_RX_INTERFACE[1]$phy_rx/reg1_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1
3651 5.454000 3.654000 9.108000 1 2
PHY_CRS_DV[1] PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN.ipad
PHY_CRS_DV_pad[1] PHY_RX_INTERFACE[1]$phy_rx/reg1_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1.d[0]


Endpoint: _al_u1809|PHY_RX_INTERFACE[1]$phy_rx/reg0_b0
3680 5.912000 2 2
Timing path: PHY_CRS_DV[1]->_al_u1809|PHY_RX_INTERFACE[1]$phy_rx/reg0_b0
PHY_CRS_DV[1]
_al_u1809|PHY_RX_INTERFACE[1]$phy_rx/reg0_b0
3682 5.912000 3.654000 9.566000 2 3
PHY_CRS_DV[1] PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN.ipad
PHY_CRS_DV_pad[1] mac_dec/vec_sync_afull/reg0_b1|mac_dec/vec_sync_afull/reg1_b1.e[0]
_al_u2121_o _al_u1809|PHY_RX_INTERFACE[1]$phy_rx/reg0_b0.d[0]

Timing path: PHY_CRS_DV[1]->_al_u1809|PHY_RX_INTERFACE[1]$phy_rx/reg0_b0
PHY_CRS_DV[1]
_al_u1809|PHY_RX_INTERFACE[1]$phy_rx/reg0_b0
3713 6.621000 3.654000 10.275000 2 3
PHY_CRS_DV[1] PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN.ipad
PHY_CRS_DV_pad[1] _al_u1708|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12.c[1]
frame_fifo_rx_EOD_in[1] _al_u1809|PHY_RX_INTERFACE[1]$phy_rx/reg0_b0.e[0]




Set input delay: , and 2ns min. 
3744 27 19 1
Hold check
3753 3
Endpoint: PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN
3755 1.630000 1 1
Timing path: PHY_CRS_DV[2]->PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN
PHY_CRS_DV[2]
PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN
3757 1.630000 3.549000 5.179000 0 1
PHY_CRS_DV[2] PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN.ipad


Endpoint: PHY_RX_INTERFACE[2]$phy_rx/reg0_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1
3784 3.879000 2 2
Timing path: PHY_CRS_DV[2]->PHY_RX_INTERFACE[2]$phy_rx/reg0_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1
PHY_CRS_DV[2]
PHY_RX_INTERFACE[2]$phy_rx/reg0_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1
3786 3.879000 3.654000 7.533000 1 2
PHY_CRS_DV[2] PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN.ipad
PHY_CRS_DV_pad[2] PHY_RX_INTERFACE[2]$phy_rx/reg0_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1.a[1]

Timing path: PHY_CRS_DV[2]->PHY_RX_INTERFACE[2]$phy_rx/reg0_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1
PHY_CRS_DV[2]
PHY_RX_INTERFACE[2]$phy_rx/reg0_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1
3815 4.476000 3.654000 8.130000 2 3
PHY_CRS_DV[2] PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN.ipad
PHY_CRS_DV_pad[2] _al_u1728|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12.b[1]
frame_fifo_rx_EOD_in[2] PHY_RX_INTERFACE[2]$phy_rx/reg0_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1.b[1]


Endpoint: PHY_RX_INTERFACE[2]$phy_rx/reg0_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1
3846 3.885000 1 1
Timing path: PHY_CRS_DV[2]->PHY_RX_INTERFACE[2]$phy_rx/reg0_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1
PHY_CRS_DV[2]
PHY_RX_INTERFACE[2]$phy_rx/reg0_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1
3848 3.885000 3.654000 7.539000 1 2
PHY_CRS_DV[2] PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN.ipad
PHY_CRS_DV_pad[2] PHY_RX_INTERFACE[2]$phy_rx/reg0_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1.b[0]




Set input delay: , and 2ns min. 
3877 27 19 1
Hold check
3886 3
Endpoint: PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN
3888 0.924000 1 1
Timing path: PHY_CRS_DV[3]->PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN
PHY_CRS_DV[3]
PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN
3890 0.924000 4.255000 5.179000 0 1
PHY_CRS_DV[3] PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN.ipad


Endpoint: PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1
3917 2.197000 2 2
Timing path: PHY_CRS_DV[3]->PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1
PHY_CRS_DV[3]
PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1
3919 2.197000 4.360000 6.557000 1 2
PHY_CRS_DV[3] PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN.ipad
PHY_CRS_DV_pad[3] PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1.c[1]

Timing path: PHY_CRS_DV[3]->PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1
PHY_CRS_DV[3]
PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1
3948 2.783000 4.360000 7.143000 2 3
PHY_CRS_DV[3] PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN.ipad
PHY_CRS_DV_pad[3] _al_u1811|_al_u1748.c[0]
frame_fifo_rx_EOD_in[3] PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1.b[1]


Endpoint: PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1
3979 2.250000 1 1
Timing path: PHY_CRS_DV[3]->PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1
PHY_CRS_DV[3]
PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1
3981 2.250000 4.360000 6.610000 1 2
PHY_CRS_DV[3] PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN.ipad
PHY_CRS_DV_pad[3] PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1.b[0]





Timing group statistics: 
	Clock constraints: 
	  Clock Name                                  Min Period     Max Freq           Skew      Fanout            TNS
	  pll_impl/pll_inst.clkc[0] (100.010MHz)        14.045ns      71.200MHz        0.491ns      4350     -122.506ns
	  phy3_ref_clk (50.000MHz)                       9.804ns     101.999MHz        0.488ns       116        0.000ns
	  phy2_ref_clk (50.000MHz)                      10.634ns      94.038MHz        0.399ns       114        0.000ns
	  phy1_ref_clk (50.000MHz)                      13.319ns      75.081MHz        0.399ns       105        0.000ns
	  phy0_ref_clk (50.000MHz)                      12.710ns      78.678MHz        0.399ns       104        0.000ns
	Minimum input arrival time before clock: no constraint path
	Maximum output required time after clock: no constraint path
	Maximum combinational path delay: no constraint path

