# Design-and-Verification-of-RAM-in-SystemVerilog

Description:Design of Random Access Memory based on given Design Specification and verifying its functionality in SystemVerilog Environment.
