# WLF Item List for /home/thesis/elia.ribaldone/Desktop/core-v-verif/cv32/sim/core/sim_FT/vsim.wlf 
# Generated by wlfman on Sun Nov 15 16:11:03 2020
# Command: /software/europractice-release-2019/mentor/questa10.7c/questasim/linux_x86_64/wlfman item /home/thesis/elia.ribaldone/Desktop/core-v-verif/cv32/sim/core/sim_FT/vsim.wlf 
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/clk_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/rst_ni
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/pulp_clock_en_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/scan_cg_en_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/boot_addr_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/mtvec_addr_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/dm_halt_addr_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/hart_id_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/dm_exception_addr_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/instr_req_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/instr_gnt_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/instr_rvalid_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/instr_addr_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/instr_rdata_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/data_req_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/data_gnt_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/data_rvalid_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/data_we_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/data_be_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/data_addr_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/data_wdata_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/data_rdata_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/apu_master_req_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/apu_master_ready_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/apu_master_gnt_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/apu_master_operands_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/apu_master_op_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/apu_master_type_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/apu_master_flags_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/apu_master_valid_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/apu_master_result_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/apu_master_flags_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/irq_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/irq_ack_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/irq_id_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/debug_req_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/fetch_enable_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/core_sleep_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/data_atop_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/irq_sec_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/sec_lvl_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/instr_valid_id
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/instr_rdata_id
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/is_compressed_id
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/illegal_c_insn_id
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/is_fetch_failed_id
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/clear_instr_valid
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/pc_set
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/pc_mux_id
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/exc_pc_mux_id
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/m_exc_vec_pc_mux_id
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/u_exc_vec_pc_mux_id
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/exc_cause
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/trap_addr_mux
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/pc_if
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/pc_id
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/is_decoding
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/useincr_addr_ex
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/data_misaligned
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/mult_multicycle
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/jump_target_id
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/jump_target_ex
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/branch_in_ex
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/branch_decision
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ctrl_busy
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_busy
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/lsu_busy
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/apu_busy
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/pc_ex
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/alu_en_ex
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/alu_operator_ex
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/alu_operand_a_ex
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/alu_operand_b_ex
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/alu_operand_c_ex
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/bmask_a_ex
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/bmask_b_ex
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/imm_vec_ext_ex
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/alu_vec_mode_ex
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/alu_is_clpx_ex
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/alu_is_subrot_ex
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/alu_clpx_shift_ex
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/mult_operator_ex
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/mult_operand_a_ex
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/mult_operand_b_ex
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/mult_operand_c_ex
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/mult_en_ex
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/mult_sel_subword_ex
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/mult_signed_mode_ex
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/mult_imm_ex
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/mult_dot_op_a_ex
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/mult_dot_op_b_ex
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/mult_dot_op_c_ex
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/mult_dot_signed_ex
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/mult_is_clpx_ex
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/mult_clpx_shift_ex
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/mult_clpx_img_ex
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/fprec_csr
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/frm_csr
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/fflags_csr
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/fflags_we
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/apu_en_ex
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/apu_flags_ex
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/apu_op_ex
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/apu_lat_ex
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/apu_operands_ex
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/apu_waddr_ex
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/apu_read_regs
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/apu_read_regs_valid
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/apu_read_dep
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/apu_write_regs
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/apu_write_regs_valid
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/apu_write_dep
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/perf_apu_type
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/perf_apu_cont
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/perf_apu_dep
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/perf_apu_wb
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/regfile_waddr_ex
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/regfile_we_ex
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/regfile_waddr_fw_wb_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/regfile_we_wb
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/regfile_wdata
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/regfile_alu_waddr_ex
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/regfile_alu_we_ex
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/regfile_alu_waddr_fw
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/regfile_alu_we_fw
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/regfile_alu_wdata_fw
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/csr_access_ex
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/csr_op_ex
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/mtvec
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/utvec
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/mtvec_mode
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/utvec_mode
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/csr_op
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/csr_addr
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/csr_addr_int
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/csr_rdata
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/csr_wdata
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/current_priv_lvl
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/data_we_ex
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/data_atop_ex
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/data_type_ex
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/data_sign_ext_ex
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/data_reg_offset_ex
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/data_req_ex
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/data_load_event_ex
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/data_misaligned_ex
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/p_elw_start
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/p_elw_finish
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/lsu_rdata
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/halt_if
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_ready
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_ready
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_valid
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_valid
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/wb_valid
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/lsu_ready_ex
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/lsu_ready_wb
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/apu_ready_wb
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/instr_req_int
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/m_irq_enable
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/u_irq_enable
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/csr_irq_sec
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/mepc
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/uepc
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/depc
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/mie_bypass
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/mip
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/csr_save_cause
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/csr_save_if
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/csr_save_id
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/csr_save_ex
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/csr_cause
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/csr_restore_mret_id
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/csr_restore_uret_id
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/csr_restore_dret_id
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/csr_mtvec_init
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/mcounteren
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/debug_mode
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/debug_cause
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/debug_csr_save
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/debug_single_step
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/debug_ebreakm
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/debug_ebreaku
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/trigger_match
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/debug_p_elw_no_sleep
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/hwlp_start
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/hwlp_end
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/hwlp_cnt
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/hwlp_target
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/hwlp_jump
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/csr_hwlp_regid
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/csr_hwlp_we
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/csr_hwlp_data
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/perf_imiss
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/perf_jump
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/perf_jr_stall
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/perf_ld_stall
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/perf_pipeline_stall
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/wake_from_sleep
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/pmp_addr
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/pmp_cfg
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/data_req_pmp
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/data_addr_pmp
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/data_gnt_pmp
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/data_err_pmp
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/data_err_ack
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/instr_req_pmp
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/instr_gnt_pmp
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/instr_addr_pmp
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/instr_err_pmp
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/clk
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/fetch_enable
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/m_trap_base_addr_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/clk
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/rst_n
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/u_trap_base_addr_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/trap_addr_mux_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/boot_addr_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/dm_exception_addr_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/dm_halt_addr_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/req_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_req_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_addr_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_gnt_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_rvalid_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_rdata_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_err_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_err_pmp_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_valid_id_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_rdata_id_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/is_compressed_id_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/illegal_c_insn_id_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/pc_if_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/pc_id_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/is_fetch_failed_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/clear_instr_valid_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/pc_set_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/mepc_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/uepc_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/depc_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/pc_mux_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/exc_pc_mux_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/m_exc_vec_pc_mux_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/u_exc_vec_pc_mux_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/csr_mtvec_init_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/jump_target_id_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/jump_target_ex_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/hwlp_jump_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/hwlp_target_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/halt_if_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/id_ready_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/if_busy_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/perf_imiss_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/if_valid
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/if_ready
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_busy
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/branch_req
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/branch_addr_n
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/fetch_valid
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/fetch_ready
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/fetch_rdata
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/exc_pc
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/trap_base_addr
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/exc_vec_pc_mux
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/fetch_failed
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_ready
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_valid
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/illegal_c_insn
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_aligned
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_decompressed
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_compressed_int
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/clk
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/rst_n
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/req_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/branch_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/branch_addr_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/hwlp_jump_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/hwlp_target_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fetch_ready_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fetch_valid_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fetch_rdata_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instr_req_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instr_gnt_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instr_addr_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instr_rdata_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instr_rvalid_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instr_err_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instr_err_pmp_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/busy_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/trans_valid
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/trans_ready
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/trans_addr
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_flush
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_flush_but_first
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_cnt
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_rdata
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_push
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_pop
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/resp_valid
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/resp_rdata
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/resp_err
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_empty
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_full
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/clk
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/rst_n
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/req_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/branch_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/branch_addr_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/busy_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/hwlp_jump_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/hwlp_target_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_valid_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_ready_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/resp_valid_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/fetch_ready_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/fetch_valid_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/fifo_push_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/fifo_pop_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/fifo_flush_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/fifo_flush_but_first_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/fifo_cnt_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/fifo_empty_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/state_q
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/next_state
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/cnt_q
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/next_cnt
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/count_up
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/count_down
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/flush_cnt_q
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/next_flush_cnt
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_incr
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/aligned_branch_addr
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/fifo_valid
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/fifo_cnt_masked
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/hwlp_wait_resp_flush
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/hwlp_flush_after_resp
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/hwlp_flush_cnt_delayed_q
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/hwlp_flush_resp_delayed
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/hwlp_flush_resp
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/clk_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/rst_ni
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/flush_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/flush_but_first_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/testmode_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/full_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/empty_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/cnt_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/data_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/push_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/data_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/pop_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/gate_clock
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/read_pointer_n
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/read_pointer_q
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/write_pointer_n
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/write_pointer_q
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/status_cnt_n
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/status_cnt_q
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_n
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/clk
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/rst_n
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/trans_valid_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/trans_ready_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/trans_addr_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/trans_we_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/trans_be_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/trans_wdata_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/trans_atop_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/resp_valid_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/resp_rdata_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/resp_err_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_req_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_gnt_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_we_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_be_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_wdata_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_atop_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_rdata_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_rvalid_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_err_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/state_q
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/next_state
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/genblk1/obi_addr_q
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/genblk1/obi_we_q
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/genblk1/obi_be_q
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/genblk1/obi_wdata_q
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/genblk1/obi_atop_q
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/clk
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/rst_n
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/fetch_valid_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/aligner_ready_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/if_valid_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/fetch_rdata_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/instr_aligned_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/instr_valid_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/branch_addr_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/branch_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/hwlp_addr_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/hwlp_update_pc_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/state
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/next_state
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_h
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/r_instr_l
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/branch_addr_q
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/hwlp_addr_q
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/instr_valid_q
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_q
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_n
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/update_state
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_plus4
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/pc_plus2
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/aligner_ready_q
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/aligner_i/hwlp_update_pc_q
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/instr_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/is_compressed_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/compressed_decoder_i/illegal_instr_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/sleep_unit_i/clk_ungated_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/sleep_unit_i/rst_n
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/sleep_unit_i/clk_gated_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/sleep_unit_i/scan_cg_en_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/sleep_unit_i/core_sleep_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/sleep_unit_i/fetch_enable_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/sleep_unit_i/fetch_enable_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/sleep_unit_i/if_busy_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/sleep_unit_i/ctrl_busy_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/sleep_unit_i/lsu_busy_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/sleep_unit_i/apu_busy_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/sleep_unit_i/pulp_clock_en_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/sleep_unit_i/p_elw_start_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/sleep_unit_i/p_elw_finish_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/sleep_unit_i/debug_p_elw_no_sleep_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/sleep_unit_i/wake_from_sleep_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/sleep_unit_i/fetch_enable_q
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/sleep_unit_i/fetch_enable_d
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/sleep_unit_i/core_busy_q
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/sleep_unit_i/core_busy_d
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/sleep_unit_i/p_elw_busy_q
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/sleep_unit_i/p_elw_busy_d
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/sleep_unit_i/clock_en
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/sleep_unit_i/core_clock_gate_i/clk_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/sleep_unit_i/core_clock_gate_i/en_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/sleep_unit_i/core_clock_gate_i/scan_cg_en_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/sleep_unit_i/core_clock_gate_i/clk_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/sleep_unit_i/core_clock_gate_i/clk_en
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/clk
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/clk_ungated_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/rst_n
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/scan_cg_en_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/fetch_enable_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/ctrl_busy_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/is_decoding_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/instr_valid_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/instr_rdata_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/instr_req_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/is_compressed_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/illegal_c_insn_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/branch_in_ex_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/branch_decision_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/jump_target_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/clear_instr_valid_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/pc_set_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/pc_mux_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/exc_pc_mux_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/trap_addr_mux_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/is_fetch_failed_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/pc_id_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/halt_if_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/id_ready_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/ex_ready_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/wb_ready_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/id_valid_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/ex_valid_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/pc_ex_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/alu_operand_a_ex_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/alu_operand_b_ex_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/alu_operand_c_ex_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/bmask_a_ex_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/bmask_b_ex_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/imm_vec_ext_ex_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/alu_vec_mode_ex_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/regfile_waddr_ex_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/regfile_we_ex_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/regfile_alu_waddr_ex_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/regfile_alu_we_ex_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/alu_en_ex_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/alu_operator_ex_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/alu_is_clpx_ex_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/alu_is_subrot_ex_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/alu_clpx_shift_ex_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_operator_ex_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_operand_a_ex_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_operand_b_ex_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_operand_c_ex_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_en_ex_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_sel_subword_ex_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_signed_mode_ex_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_imm_ex_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_dot_op_a_ex_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_dot_op_b_ex_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_dot_op_c_ex_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_dot_signed_ex_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_is_clpx_ex_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_clpx_shift_ex_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_clpx_img_ex_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_en_ex_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_op_ex_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_lat_ex_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_operands_ex_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_flags_ex_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_waddr_ex_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_read_regs_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_read_regs_valid_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_read_dep_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_write_regs_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_write_regs_valid_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_write_dep_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_perf_dep_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_busy_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/frm_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_access_ex_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_op_ex_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/current_priv_lvl_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_irq_sec_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_cause_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_save_if_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_save_id_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_save_ex_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_restore_mret_id_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_restore_uret_id_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_restore_dret_id_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_save_cause_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/hwlp_start_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/hwlp_end_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/hwlp_cnt_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/hwlp_jump_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/hwlp_target_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_hwlp_regid_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_hwlp_we_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_hwlp_data_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/data_req_ex_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/data_we_ex_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/data_type_ex_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/data_sign_ext_ex_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/data_reg_offset_ex_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/data_load_event_ex_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/data_misaligned_ex_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/prepost_useincr_ex_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/data_misaligned_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/data_err_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/data_err_ack_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/atop_ex_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/irq_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/irq_sec_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mie_bypass_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mip_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/m_irq_enable_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/u_irq_enable_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/irq_ack_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/irq_id_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/exc_cause_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/debug_mode_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/debug_cause_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/debug_csr_save_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/debug_req_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/debug_single_step_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/debug_ebreakm_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/debug_ebreaku_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/trigger_match_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/debug_p_elw_no_sleep_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/wake_from_sleep_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/regfile_waddr_wb_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/regfile_we_wb_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/regfile_wdata_wb_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/regfile_alu_waddr_fw_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/regfile_alu_we_fw_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/regfile_alu_wdata_fw_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_multicycle_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/perf_jump_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/perf_jr_stall_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/perf_ld_stall_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/perf_pipeline_stall_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mcounteren_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/instr
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/deassert_we
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/illegal_insn_dec
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/ebrk_insn
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mret_insn_dec
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/uret_insn_dec
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/dret_insn_dec
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/ecall_insn_dec
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/wfi_insn_dec
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/fencei_insn_dec
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/rega_used_dec
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/regb_used_dec
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/regc_used_dec
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/branch_taken_ex
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/ctrl_transfer_insn_in_id
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/ctrl_transfer_insn_in_dec
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/misaligned_stall
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/jr_stall
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/load_stall
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_apu_stall
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/hwlp_mask
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/halt_id
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/halt_if
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/debug_wfi_no_sleep
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/imm_i_type
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/imm_iz_type
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/imm_s_type
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/imm_sb_type
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/imm_u_type
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/imm_uj_type
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/imm_z_type
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/imm_s2_type
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/imm_bi_type
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/imm_s3_type
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/imm_vs_type
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/imm_vu_type
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/imm_shuffleb_type
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/imm_shuffleh_type
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/imm_shuffle_type
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/imm_clip_type
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/imm_a
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/imm_b
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/jump_target
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/irq_req_ctrl
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/irq_sec_ctrl
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/irq_wu_ctrl
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/irq_id_ctrl
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/regfile_addr_ra_id
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/regfile_addr_rb_id
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/regfile_addr_rc_id
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/regfile_fp_a
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/regfile_fp_b
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/regfile_fp_c
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/regfile_fp_d
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/fregfile_ena
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/regfile_waddr_id
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/regfile_alu_waddr_id
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/regfile_alu_we_id
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/regfile_alu_we_dec_id
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/regfile_data_ra_id
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/regfile_data_rb_id
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/regfile_data_rc_id
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/alu_en
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/alu_operator
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/alu_op_a_mux_sel
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/alu_op_b_mux_sel
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/alu_op_c_mux_sel
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/regc_mux
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/imm_a_mux_sel
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/imm_b_mux_sel
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/ctrl_transfer_target_mux_sel
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_operator
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_en
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_int_en
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_sel_subword
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_signed_mode
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_dot_en
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_dot_signed
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/fpu_src_fmt
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/fpu_dst_fmt
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/fpu_int_fmt
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_en
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_op
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_lat
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_operands
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_flags
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_waddr
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_read_regs
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_read_regs_valid
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_write_regs
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_write_regs_valid
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_flags_src
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_stall
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/fp_rnd_mode
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/regfile_we_id
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/regfile_alu_waddr_mux_sel
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/data_we_id
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/data_type_id
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/data_sign_ext_id
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/data_reg_offset_id
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/data_req_id
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/data_load_event_id
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/atop_id
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/hwlp_regid
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/hwlp_regid_int
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/hwlp_we
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/hwlp_we_int
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/hwlp_we_masked
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/hwlp_target_mux_sel
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/hwlp_start_mux_sel
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/hwlp_cnt_mux_sel
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/hwlp_target
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/hwlp_start
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/hwlp_start_int
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/hwlp_end
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/hwlp_cnt
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/hwlp_cnt_int
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/hwlp_dec_cnt
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/hwlp_valid
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_access
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_op
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_status
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/prepost_useincr
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/operand_a_fw_mux_sel
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/operand_b_fw_mux_sel
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/operand_c_fw_mux_sel
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/operand_a_fw_id
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/operand_b_fw_id
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/operand_c_fw_id
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/operand_b
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/operand_b_vec
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/operand_c
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/operand_c_vec
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/alu_operand_a
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/alu_operand_b
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/alu_operand_c
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/bmask_a_mux
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/bmask_b_mux
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/alu_bmask_a_mux_sel
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/alu_bmask_b_mux_sel
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_imm_mux
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/bmask_a_id_imm
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/bmask_b_id_imm
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/bmask_a_id
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/bmask_b_id
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/imm_vec_ext_id
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_imm_id
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/alu_vec_mode
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/scalar_replication
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/scalar_replication_c
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/reg_d_ex_is_reg_a_id
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/reg_d_ex_is_reg_b_id
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/reg_d_ex_is_reg_c_id
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/reg_d_wb_is_reg_a_id
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/reg_d_wb_is_reg_b_id
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/reg_d_wb_is_reg_c_id
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/reg_d_alu_is_reg_a_id
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/reg_d_alu_is_reg_b_id
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/reg_d_alu_is_reg_c_id
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/is_clpx
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/is_subrot
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mret_dec
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/uret_dec
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/dret_dec
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/register_file_i/clk
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/register_file_i/rst_n
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/register_file_i/scan_cg_en_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/register_file_i/raddr_a_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/register_file_i/rdata_a_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/register_file_i/raddr_b_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/register_file_i/rdata_b_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/register_file_i/raddr_c_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/register_file_i/rdata_c_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/register_file_i/waddr_a_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/register_file_i/wdata_a_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/register_file_i/we_a_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/register_file_i/waddr_b_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/register_file_i/wdata_b_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/register_file_i/we_b_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/register_file_i/mem
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/register_file_i/mem_fp
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/register_file_i/waddr_a
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/register_file_i/waddr_b
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/register_file_i/we_a_dec
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/register_file_i/we_b_dec
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/deassert_we_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/illegal_insn_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/ebrk_insn_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/mret_insn_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/uret_insn_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/dret_insn_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/mret_dec_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/uret_dec_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/dret_dec_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/ecall_insn_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/wfi_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/fencei_insn_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/rega_used_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/regb_used_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/regc_used_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/reg_fp_a_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/reg_fp_b_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/reg_fp_c_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/reg_fp_d_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/bmask_a_mux_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/bmask_b_mux_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/alu_bmask_a_mux_sel_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/alu_bmask_b_mux_sel_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/instr_rdata_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/illegal_c_insn_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/alu_en_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/alu_operator_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/alu_op_a_mux_sel_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/alu_op_b_mux_sel_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/alu_op_c_mux_sel_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/alu_vec_mode_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/scalar_replication_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/scalar_replication_c_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/imm_a_mux_sel_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/imm_b_mux_sel_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/regc_mux_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/is_clpx_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/is_subrot_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/mult_operator_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/mult_int_en_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/mult_dot_en_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/mult_imm_mux_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/mult_sel_subword_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/mult_signed_mode_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/mult_dot_signed_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/frm_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/fpu_dst_fmt_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/fpu_src_fmt_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/fpu_int_fmt_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/apu_en_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/apu_op_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/apu_lat_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/apu_flags_src_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/fp_rnd_mode_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/regfile_mem_we_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/regfile_alu_we_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/regfile_alu_we_dec_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/regfile_alu_waddr_sel_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/csr_access_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/csr_status_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/csr_op_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/current_priv_lvl_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/data_req_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/data_we_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/prepost_useincr_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/data_type_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/data_sign_extension_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/data_reg_offset_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/data_load_event_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/atop_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/hwlp_we_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/hwlp_target_mux_sel_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/hwlp_start_mux_sel_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/hwlp_cnt_mux_sel_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/debug_mode_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/debug_wfi_no_sleep_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/ctrl_transfer_insn_in_dec_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/ctrl_transfer_insn_in_id_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/ctrl_transfer_target_mux_sel_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/mcounteren_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/regfile_mem_we
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/regfile_alu_we
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/data_req
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/hwlp_we
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/csr_illegal
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/ctrl_transfer_insn
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/csr_op
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/alu_en
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/mult_int_en
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/mult_dot_en
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/apu_en
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/check_fprm
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/fpu_op
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/fpu_op_mod
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/fpu_vec_op
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/decoder_i/fp_op_group
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/clk
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/clk_ungated_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/rst_n
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/fetch_enable_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/ctrl_busy_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/is_decoding_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/is_fetch_failed_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/deassert_we_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/illegal_insn_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/ecall_insn_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/mret_insn_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/uret_insn_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/dret_insn_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/mret_dec_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/uret_dec_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/dret_dec_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/wfi_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/ebrk_insn_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/fencei_insn_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/csr_status_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/hwlp_mask_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/instr_valid_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/instr_req_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/pc_set_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/pc_mux_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/exc_pc_mux_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/trap_addr_mux_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/pc_id_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/is_compressed_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/hwlp_start_addr_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/hwlp_end_addr_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/hwlp_counter_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/hwlp_dec_cnt_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/hwlp_jump_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/hwlp_targ_addr_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/data_req_ex_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/data_we_ex_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/data_misaligned_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/data_load_event_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/data_err_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/data_err_ack_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/mult_multicycle_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/apu_en_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/apu_read_dep_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/apu_write_dep_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/apu_stall_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/branch_taken_ex_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/ctrl_transfer_insn_in_id_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/ctrl_transfer_insn_in_dec_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/irq_req_ctrl_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/irq_sec_ctrl_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/irq_id_ctrl_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/irq_wu_ctrl_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/current_priv_lvl_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/irq_ack_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/irq_id_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/exc_cause_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/debug_mode_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/debug_cause_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/debug_csr_save_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/debug_req_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/debug_single_step_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/debug_ebreakm_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/debug_ebreaku_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/trigger_match_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/debug_p_elw_no_sleep_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/debug_wfi_no_sleep_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/wake_from_sleep_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/csr_save_if_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/csr_save_id_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/csr_save_ex_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/csr_cause_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/csr_irq_sec_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/csr_restore_mret_id_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/csr_restore_uret_id_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/csr_restore_dret_id_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/csr_save_cause_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/regfile_we_id_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/regfile_alu_waddr_id_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/regfile_we_ex_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/regfile_waddr_ex_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/regfile_we_wb_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/regfile_alu_we_fw_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/operand_a_fw_mux_sel_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/operand_b_fw_mux_sel_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/operand_c_fw_mux_sel_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/reg_d_ex_is_reg_a_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/reg_d_ex_is_reg_b_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/reg_d_ex_is_reg_c_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/reg_d_wb_is_reg_a_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/reg_d_wb_is_reg_b_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/reg_d_wb_is_reg_c_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/reg_d_alu_is_reg_a_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/reg_d_alu_is_reg_b_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/reg_d_alu_is_reg_c_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/halt_if_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/halt_id_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/misaligned_stall_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/jr_stall_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/load_stall_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/id_ready_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/id_valid_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/ex_valid_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/wb_ready_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/perf_jump_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/perf_jr_stall_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/perf_ld_stall_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/perf_pipeline_stall_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/ctrl_fsm_cs
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/ctrl_fsm_ns
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/jump_done
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/jump_done_q
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/jump_in_dec
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/jump_in_id
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/branch_in_id_dec
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/branch_in_id
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/data_err_q
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/debug_mode_q
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/debug_mode_n
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/ebrk_force_debug_mode
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/is_hwlp_illegal
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/is_hwlp_body
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/illegal_insn_q
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/illegal_insn_n
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/ebrk_debug_entry_q
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/ebrk_debug_entry_n
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/hwlp_end0_eq_pc
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/hwlp_end1_eq_pc
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/hwlp_counter0_gt_1
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/hwlp_counter1_gt_1
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/hwlp_end0_eq_pc_plus4
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/hwlp_end1_eq_pc_plus4
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/hwlp_start0_leq_pc
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/hwlp_start1_leq_pc
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/hwlp_end0_geq_pc
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/hwlp_end1_geq_pc
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/hwlp_end_4_id_d
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/hwlp_end_4_id_q
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/debug_req_q
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/controller_i/debug_req_pending
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/int_controller_i/clk
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/int_controller_i/rst_n
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/int_controller_i/irq_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/int_controller_i/irq_sec_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/int_controller_i/irq_req_ctrl_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/int_controller_i/irq_sec_ctrl_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/int_controller_i/irq_id_ctrl_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/int_controller_i/irq_wu_ctrl_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/int_controller_i/mie_bypass_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/int_controller_i/mip_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/int_controller_i/m_ie_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/int_controller_i/u_ie_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/int_controller_i/current_priv_lvl_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/int_controller_i/global_irq_enable
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/int_controller_i/irq_local_qual
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/int_controller_i/irq_q
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/int_controller_i/irq_sec_q
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/HWLOOP_REGS/hwloop_regs_i/clk
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/HWLOOP_REGS/hwloop_regs_i/rst_n
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/HWLOOP_REGS/hwloop_regs_i/hwlp_start_data_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/HWLOOP_REGS/hwloop_regs_i/hwlp_end_data_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/HWLOOP_REGS/hwloop_regs_i/hwlp_cnt_data_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/HWLOOP_REGS/hwloop_regs_i/hwlp_we_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/HWLOOP_REGS/hwloop_regs_i/hwlp_regid_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/HWLOOP_REGS/hwloop_regs_i/valid_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/HWLOOP_REGS/hwloop_regs_i/hwlp_dec_cnt_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/HWLOOP_REGS/hwloop_regs_i/hwlp_start_addr_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/HWLOOP_REGS/hwloop_regs_i/hwlp_end_addr_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/HWLOOP_REGS/hwloop_regs_i/hwlp_counter_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/HWLOOP_REGS/hwloop_regs_i/hwlp_start_q
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/HWLOOP_REGS/hwloop_regs_i/hwlp_end_q
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/HWLOOP_REGS/hwloop_regs_i/hwlp_counter_q
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/HWLOOP_REGS/hwloop_regs_i/hwlp_counter_n
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/HWLOOP_REGS/hwloop_regs_i/i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/clk
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/rst_n
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_operator_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_operand_a_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_operand_b_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_operand_c_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_en_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/bmask_a_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/bmask_b_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/imm_vec_ext_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_vec_mode_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_is_clpx_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_is_subrot_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_clpx_shift_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_operator_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_operand_a_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_operand_b_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_operand_c_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_en_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_sel_subword_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_signed_mode_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_imm_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_dot_op_a_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_dot_op_b_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_dot_op_c_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_dot_signed_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_is_clpx_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_clpx_shift_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_clpx_img_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_multicycle_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/fpu_prec_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/fpu_fflags_we_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/apu_en_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/apu_op_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/apu_lat_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/apu_operands_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/apu_waddr_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/apu_flags_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/apu_read_regs_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/apu_read_regs_valid_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/apu_read_dep_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/apu_write_regs_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/apu_write_regs_valid_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/apu_write_dep_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/apu_perf_type_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/apu_perf_cont_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/apu_perf_wb_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/apu_busy_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/apu_ready_wb_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/apu_master_req_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/apu_master_ready_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/apu_master_gnt_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/apu_master_operands_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/apu_master_op_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/apu_master_valid_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/apu_master_result_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/lsu_en_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/lsu_rdata_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/branch_in_ex_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/regfile_alu_waddr_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/regfile_alu_we_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/regfile_we_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/regfile_waddr_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/csr_access_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/csr_rdata_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/regfile_waddr_wb_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/regfile_we_wb_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/regfile_wdata_wb_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/regfile_alu_waddr_fw_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/regfile_alu_we_fw_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/regfile_alu_wdata_fw_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/jump_target_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/branch_decision_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/is_decoding_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/lsu_ready_ex_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/lsu_err_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/ex_ready_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/ex_valid_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/wb_ready_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_result
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_result
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_cmp_result
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/regfile_we_lsu
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/regfile_waddr_lsu
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/wb_contention
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/wb_contention_lsu
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_ready
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_ready
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/apu_valid
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/apu_waddr
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/apu_result
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/apu_stall
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/apu_active
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/apu_singlecycle
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/apu_multicycle
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/apu_req
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/apu_ready
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/apu_gnt
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/clk
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/rst_n
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/enable_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/operator_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/operand_a_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/operand_b_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/operand_c_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/vector_mode_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/bmask_a_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/bmask_b_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/imm_vec_ext_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/is_clpx_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/is_subrot_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/clpx_shift_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/result_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/comparison_result_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/ready_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/ex_ready_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/operand_a_rev
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/operand_a_neg
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/operand_a_neg_rev
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/operand_b_neg
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/div_shift
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/div_valid
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/bmask
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/adder_op_b_negate
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/adder_op_a
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/adder_op_b
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/adder_in_a
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/adder_in_b
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/adder_result
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/adder_result_expanded
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/adder_round_value
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/adder_round_result
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/shift_left
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/shift_use_round
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/shift_arithmetic
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/shift_amt_left
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/shift_amt
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/shift_amt_int
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/shift_amt_norm
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/shift_op_a
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/shift_result
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/shift_right_result
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/shift_left_result
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/clpx_shift_ex
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/shift_op_a_32
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/is_equal
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/is_greater
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/cmp_signed
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/is_equal_vec
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/is_greater_vec
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/operand_b_eq
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/is_equal_clip
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/cmp_result
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/result_minmax
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/sel_minmax
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/do_min
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/minmax_b
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/clip_result
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/shuffle_byte_sel
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/shuffle_reg_sel
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/shuffle_reg1_sel
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/shuffle_reg0_sel
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/shuffle_through
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/shuffle_r1
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/shuffle_r0
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/shuffle_r1_in
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/shuffle_r0_in
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/shuffle_result
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/pack_result
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/ff_input
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/cnt_result
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/clb_result
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/ff1_result
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/ff_no_one
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/fl1_result
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/bitop_result
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/extract_is_signed
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/extract_sign
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/bmask_first
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/bmask_inv
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/bextins_and
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/bextins_result
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/bclr_result
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/bset_result
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/radix_2_rev
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/radix_4_rev
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/radix_8_rev
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/reverse_result
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/radix_mux_sel
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/result_div
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/div_ready
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/div_signed
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/div_op_a_signed
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/div_shift_int
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/popcnt_i/in_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/popcnt_i/result_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/popcnt_i/cnt_l1
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/popcnt_i/cnt_l2
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/popcnt_i/cnt_l3
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/popcnt_i/cnt_l4
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/ff_one_i/in_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/ff_one_i/first_one_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/ff_one_i/no_ones_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/ff_one_i/index_lut
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/ff_one_i/sel_nodes
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/ff_one_i/index_nodes
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/alu_div_i/Clk_CI
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/alu_div_i/Rst_RBI
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/alu_div_i/OpA_DI
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/alu_div_i/OpB_DI
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/alu_div_i/OpBShift_DI
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/alu_div_i/OpBIsZero_SI
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/alu_div_i/OpBSign_SI
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/alu_div_i/OpCode_SI
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/alu_div_i/InVld_SI
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/alu_div_i/OutRdy_SI
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/alu_div_i/OutVld_SO
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/alu_div_i/Res_DO
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DN
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_rev
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/alu_div_i/AReg_DP
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/alu_div_i/AReg_DN
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/alu_div_i/BReg_DP
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/alu_div_i/BReg_DN
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/alu_div_i/RemSel_SN
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/alu_div_i/RemSel_SP
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/alu_div_i/CompInv_SN
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/alu_div_i/CompInv_SP
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/alu_div_i/ResInv_SN
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/alu_div_i/ResInv_SP
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/alu_div_i/AddMux_D
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/alu_div_i/AddOut_D
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/alu_div_i/AddTmp_D
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/alu_div_i/BMux_D
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/alu_div_i/OutMux_D
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/alu_div_i/Cnt_DP
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/alu_div_i/Cnt_DN
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/alu_div_i/CntZero_S
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/alu_div_i/ARegEn_S
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/alu_div_i/BRegEn_S
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/alu_div_i/ResRegEn_S
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/alu_div_i/ABComp_S
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/alu_div_i/PmSel_S
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/alu_div_i/LoadEn_S
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/alu_div_i/State_SN
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_i/alu_div_i/State_SP
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_i/clk
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_i/rst_n
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_i/enable_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_i/operator_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_i/short_subword_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_i/short_signed_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_i/op_a_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_i/op_b_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_i/op_c_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_i/imm_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_i/dot_signed_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_i/dot_op_a_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_i/dot_op_b_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_i/dot_op_c_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_i/is_clpx_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_i/clpx_shift_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_i/clpx_img_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_i/result_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_i/multicycle_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_i/ready_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_i/ex_ready_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_i/short_op_a
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_i/short_op_b
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_i/short_op_c
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_i/short_mul
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_i/short_mac
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_i/short_round
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_i/short_round_tmp
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_i/short_result
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_i/short_mac_msb1
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_i/short_mac_msb0
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_i/short_imm
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_i/short_subword
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_i/short_signed
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_i/short_shift_arith
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_i/mulh_imm
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_i/mulh_subword
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_i/mulh_signed
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_i/mulh_shift_arith
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_i/mulh_carry_q
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_i/mulh_active
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_i/mulh_save
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_i/mulh_clearcarry
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_i/mulh_ready
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_i/mulh_CS
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_i/mulh_NS
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_i/int_op_a_msu
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_i/int_op_b_msu
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_i/int_result
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_i/int_is_msu
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_i/dot_char_result
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_i/dot_short_result
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_i/accumulator
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_i/clpx_shift_result
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_i/dot_char_op_a
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_i/dot_char_op_b
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_i/dot_char_mul
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_i/dot_short_op_a
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_i/dot_short_op_b
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_i/dot_short_mul
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_i/dot_short_op_a_1_neg
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_i/dot_short_op_b_ext
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/clk
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/rst_n
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/data_req_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/data_gnt_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/data_rvalid_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/data_err_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/data_err_pmp_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/data_addr_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/data_we_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/data_be_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/data_wdata_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/data_rdata_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/data_we_ex_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/data_type_ex_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/data_wdata_ex_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/data_reg_offset_ex_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/data_load_event_ex_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/data_sign_ext_ex_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/data_rdata_ex_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/data_req_ex_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/operand_a_ex_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/operand_b_ex_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/addr_useincr_ex_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/data_misaligned_ex_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/data_misaligned_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/data_atop_ex_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/data_atop_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/p_elw_start_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/p_elw_finish_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/lsu_ready_ex_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/lsu_ready_wb_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/busy_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/trans_valid
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/trans_ready
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/trans_addr
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/trans_we
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/trans_be
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/trans_wdata
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/trans_atop
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/resp_valid
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/resp_rdata
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/resp_err
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/cnt_q
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/next_cnt
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/count_up
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/count_down
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/ctrl_update
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/data_addr_int
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/data_type_q
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/rdata_offset_q
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/data_sign_ext_q
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/data_we_q
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/data_load_event_q
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/wdata_offset
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/data_be
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/data_wdata
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/misaligned_st
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/load_err_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/store_err_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/rdata_q
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/data_rdata_ext
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/rdata_w_ext
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/rdata_h_ext
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/rdata_b_ext
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/data_obi_i/clk
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/data_obi_i/rst_n
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/data_obi_i/trans_valid_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/data_obi_i/trans_ready_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/data_obi_i/trans_addr_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/data_obi_i/trans_we_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/data_obi_i/trans_be_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/data_obi_i/trans_wdata_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/data_obi_i/trans_atop_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/data_obi_i/resp_valid_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/data_obi_i/resp_rdata_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/data_obi_i/resp_err_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/data_obi_i/obi_req_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/data_obi_i/obi_gnt_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/data_obi_i/obi_addr_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/data_obi_i/obi_we_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/data_obi_i/obi_be_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/data_obi_i/obi_wdata_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/data_obi_i/obi_atop_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/data_obi_i/obi_rdata_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/data_obi_i/obi_rvalid_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/data_obi_i/obi_err_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/data_obi_i/state_q
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/data_obi_i/next_state
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/clk
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/rst_n
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/hart_id_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/mtvec_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/utvec_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/mtvec_mode_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/utvec_mode_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/mtvec_addr_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/csr_mtvec_init_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/csr_addr_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/csr_wdata_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/csr_op_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/csr_rdata_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/frm_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/fprec_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/fflags_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/fflags_we_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/mie_bypass_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/mip_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/m_irq_enable_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/u_irq_enable_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/csr_irq_sec_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/sec_lvl_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/mepc_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/uepc_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/mcounteren_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/debug_mode_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/debug_cause_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/debug_csr_save_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/depc_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/debug_single_step_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/debug_ebreakm_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/debug_ebreaku_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/trigger_match_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/pmp_addr_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/pmp_cfg_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/priv_lvl_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/pc_if_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/pc_id_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/pc_ex_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/csr_save_if_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/csr_save_id_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/csr_save_ex_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/csr_restore_mret_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/csr_restore_uret_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/csr_restore_dret_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/csr_cause_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/csr_save_cause_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/hwlp_start_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/hwlp_end_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/hwlp_cnt_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/hwlp_data_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/hwlp_regid_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/hwlp_we_o
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/id_valid_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/is_compressed_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/is_decoding_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/imiss_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/pc_set_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/jump_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/branch_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/branch_taken_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/ld_stall_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/jr_stall_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/pipeline_stall_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/apu_typeconflict_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/apu_contention_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/apu_dep_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/apu_wb_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/mem_load_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/mem_store_i
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/csr_wdata_int
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/csr_rdata_int
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/csr_we_int
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/frm_q
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/frm_n
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/fflags_q
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/fflags_n
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/fprec_q
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/fprec_n
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/mepc_q
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/mepc_n
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/uepc_q
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/uepc_n
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/tmatch_control_rdata
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/tmatch_value_rdata
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/tinfo_types
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/dcsr_q
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/dcsr_n
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/depc_q
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/depc_n
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/dscratch0_q
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/dscratch0_n
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/dscratch1_q
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/dscratch1_n
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/mscratch_q
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/mscratch_n
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/exception_pc
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/mstatus_q
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/mstatus_n
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/mcause_q
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/mcause_n
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/ucause_q
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/ucause_n
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/mtvec_n
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/mtvec_q
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/utvec_n
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/utvec_q
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/mtvec_mode_n
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/mtvec_mode_q
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/utvec_mode_n
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/utvec_mode_q
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/mip
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/mie_q
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/mie_n
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/csr_mie_wdata
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/csr_mie_we
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/is_irq
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/priv_lvl_n
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/priv_lvl_q
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/pmp_reg_q
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/pmp_reg_n
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/pmpaddr_we
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/pmpcfg_we
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/id_valid_q
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/mhpmcounter_q
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/mhpmevent_q
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/mhpmevent_n
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/mcounteren_q
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/mcounteren_n
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/mcountinhibit_q
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/mcountinhibit_n
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/hpm_events
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/mhpmcounter_increment
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/mhpmcounter_write_lower
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/mhpmcounter_write_upper
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/mhpmcounter_write_increment
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/inst_ret
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/mcounteren_we
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/mcountinhibit_we
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/mhpmevent_we
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/gen_trigger_regs/tmatch_control_exec_q
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/gen_trigger_regs/tmatch_value_q
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/gen_trigger_regs/tmatch_control_we
/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/cs_registers_i/gen_trigger_regs/tmatch_value_we
