

================================================================
== Vivado HLS Report for 'kernel5'
================================================================
* Date:           Fri May  7 23:26:00 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        prj_kernel5
* Solution:       original
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.717 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop    |        ?|        ?|         7|          -|          -|     ?|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     145|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      2|     293|     280|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      53|    -|
|Register         |        -|      -|     169|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      2|     462|     478|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |kernel5_fadd_32nsbkb_U1  |kernel5_fadd_32nsbkb  |        0|      2|  227|  214|    0|
    |kernel5_fcmp_32nscud_U2  |kernel5_fcmp_32nscud  |        0|      0|   66|   66|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      2|  293|  280|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |i_fu_215_p2           |     +    |      0|  0|  39|           1|          32|
    |and_ln7_1_fu_182_p2   |    and   |      0|  0|   6|           1|           1|
    |and_ln7_2_fu_187_p2   |    and   |      0|  0|   6|           1|           1|
    |and_ln7_fu_209_p2     |    and   |      0|  0|   6|           1|           1|
    |icmp_ln7_1_fu_164_p2  |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln7_2_fu_170_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln7_3_fu_134_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln7_4_fu_203_p2  |   icmp   |      0|  0|  18|          22|           1|
    |icmp_ln7_fu_128_p2    |   icmp   |      0|  0|  11|           8|           2|
    |or_ln7_1_fu_140_p2    |    or    |      0|  0|   6|           1|           1|
    |or_ln7_fu_176_p2      |    or    |      0|  0|   6|           1|           1|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 145|          90|          44|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  44|          9|    1|          9|
    |i_0_reg_90  |   9|          2|   32|         64|
    +------------+----+-----------+-----+-----------+
    |Total       |  53|         11|   33|         73|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |a_load_reg_255    |  32|   0|   32|          0|
    |ap_CS_fsm         |   8|   0|    8|          0|
    |b_load_reg_260    |  32|   0|   32|          0|
    |i_0_reg_90        |  32|   0|   32|          0|
    |i_reg_240         |  32|   0|   32|          0|
    |or_ln7_1_reg_232  |   1|   0|    1|          0|
    |sum_01_reg_78     |  32|   0|   32|          0|
    +------------------+----+----+-----+-----------+
    |Total             | 169|   0|  169|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |    kernel5   | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |    kernel5   | return value |
|ap_start    |  in |    1| ap_ctrl_hs |    kernel5   | return value |
|ap_done     | out |    1| ap_ctrl_hs |    kernel5   | return value |
|ap_idle     | out |    1| ap_ctrl_hs |    kernel5   | return value |
|ap_ready    | out |    1| ap_ctrl_hs |    kernel5   | return value |
|ap_return   | out |   32| ap_ctrl_hs |    kernel5   | return value |
|bound       |  in |   32|   ap_none  |     bound    |    scalar    |
|a_address0  | out |   10|  ap_memory |       a      |     array    |
|a_ce0       | out |    1|  ap_memory |       a      |     array    |
|a_q0        |  in |   32|  ap_memory |       a      |     array    |
|b_address0  | out |   10|  ap_memory |       b      |     array    |
|b_ce0       | out |    1|  ap_memory |       b      |     array    |
|b_q0        |  in |   32|  ap_memory |       b      |     array    |
+------------+-----+-----+------------+--------------+--------------+

