strict digraph "" {
	node [label="\N"];
	"Leaf_16:AL"	[def_var="['r_reg']",
		label="Leaf_16:AL"];
	"17:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f5380497c50>",
		fillcolor=springgreen,
		label="17:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"18:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f53804979d0>",
		fillcolor=firebrick,
		label="18:NS
r_reg <= 5'b00001;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f53804979d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"17:IF" -> "18:NS"	[cond="['reset']",
		label=reset,
		lineno=17];
	"20:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5380497cd0>",
		fillcolor=firebrick,
		label="20:NS
r_reg <= r_next;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5380497cd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"17:IF" -> "20:NS"	[cond="['reset']",
		label="!(reset)",
		lineno=17];
	"18:NS" -> "Leaf_16:AL"	[cond="[]",
		lineno=None];
	"20:NS" -> "Leaf_16:AL"	[cond="[]",
		lineno=None];
	"16:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f5380497e90>",
		clk_sens=True,
		fillcolor=gold,
		label="16:AL",
		sens="['clk', 'reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'r_next']"];
	"16:AL" -> "17:IF"	[cond="[]",
		lineno=None];
}
