<profile>
    <ReportVersion>
        <Version>2022.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg484-1</Part>
        <TopModelName>shift_register</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>4.604</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>31</Best-caseLatency>
            <Average-caseLatency>31</Average-caseLatency>
            <Worst-caseLatency>31</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.310 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.310 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.310 us</Worst-caseRealTimeLatency>
            <Interval-min>32</Interval-min>
            <Interval-max>32</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <FF>512</FF>
            <LUT>2974</LUT>
            <BRAM_18K>0</BRAM_18K>
            <DSP>0</DSP>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>shift_register</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>shift_register</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>shift_register</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>shift_register</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>shift_register</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>shift_register</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>data_in_TDATA</name>
            <Object>data_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_in_TVALID</name>
            <Object>data_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_in_TREADY</name>
            <Object>data_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>shift_value</name>
            <Object>shift_value</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>shift_flag</name>
            <Object>shift_flag</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_out_TDATA</name>
            <Object>data_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_out_TVALID</name>
            <Object>data_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_out_TREADY</name>
            <Object>data_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="2">
            <ModuleName>shift_register</ModuleName>
            <BindInstances>tmp_fu_107_p17 tmp_1_fu_136_p17 tmp_2_fu_165_p17 tmp_3_fu_194_p17 tmp_4_fu_223_p17 tmp_5_fu_252_p17 tmp_6_fu_281_p17 tmp_7_fu_310_p17 tmp_8_fu_339_p17 tmp_9_fu_368_p17 tmp_s_fu_397_p17 tmp_10_fu_426_p17 tmp_11_fu_455_p17 tmp_12_fu_484_p17 tmp_13_fu_513_p17 tmp_16_fu_594_p17 tmp_17_fu_623_p17 tmp_18_fu_652_p17 tmp_19_fu_681_p17 tmp_20_fu_710_p17 tmp_21_fu_739_p17 tmp_22_fu_768_p17 tmp_24_fu_826_p17 tmp_25_fu_855_p17 tmp_26_fu_884_p17 tmp_27_fu_913_p17 tmp_28_fu_942_p17 tmp_29_fu_971_p17 tmp_30_fu_1000_p17</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>shift_register</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.604</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>31</Best-caseLatency>
                    <Average-caseLatency>31</Average-caseLatency>
                    <Worst-caseLatency>31</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.310 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.310 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.310 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>512</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2974</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_fu_107_p17" SOURCE="../../../../OneDrive/Desktop/vitis/shift_reg.cpp:26" URAM="0" VARIABLE="sub_ln26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_1_fu_136_p17" SOURCE="../../../../OneDrive/Desktop/vitis/shift_reg.cpp:26" URAM="0" VARIABLE="sub_ln26_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_2_fu_165_p17" SOURCE="../../../../OneDrive/Desktop/vitis/shift_reg.cpp:26" URAM="0" VARIABLE="sub_ln26_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_3_fu_194_p17" SOURCE="../../../../OneDrive/Desktop/vitis/shift_reg.cpp:26" URAM="0" VARIABLE="sub_ln26_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_4_fu_223_p17" SOURCE="../../../../OneDrive/Desktop/vitis/shift_reg.cpp:26" URAM="0" VARIABLE="sub_ln26_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_5_fu_252_p17" SOURCE="../../../../OneDrive/Desktop/vitis/shift_reg.cpp:26" URAM="0" VARIABLE="sub_ln26_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_6_fu_281_p17" SOURCE="../../../../OneDrive/Desktop/vitis/shift_reg.cpp:26" URAM="0" VARIABLE="sub_ln26_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_7_fu_310_p17" SOURCE="../../../../OneDrive/Desktop/vitis/shift_reg.cpp:26" URAM="0" VARIABLE="sub_ln26_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_8_fu_339_p17" SOURCE="../../../../OneDrive/Desktop/vitis/shift_reg.cpp:26" URAM="0" VARIABLE="sub_ln26_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_9_fu_368_p17" SOURCE="../../../../OneDrive/Desktop/vitis/shift_reg.cpp:26" URAM="0" VARIABLE="sub_ln26_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_s_fu_397_p17" SOURCE="../../../../OneDrive/Desktop/vitis/shift_reg.cpp:26" URAM="0" VARIABLE="sub_ln26_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_10_fu_426_p17" SOURCE="../../../../OneDrive/Desktop/vitis/shift_reg.cpp:26" URAM="0" VARIABLE="sub_ln26_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_11_fu_455_p17" SOURCE="../../../../OneDrive/Desktop/vitis/shift_reg.cpp:26" URAM="0" VARIABLE="sub_ln26_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_12_fu_484_p17" SOURCE="../../../../OneDrive/Desktop/vitis/shift_reg.cpp:26" URAM="0" VARIABLE="sub_ln26_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_13_fu_513_p17" SOURCE="../../../../OneDrive/Desktop/vitis/shift_reg.cpp:26" URAM="0" VARIABLE="sub_ln26_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="tmp_16_fu_594_p17" SOURCE="../../../../OneDrive/Desktop/vitis/shift_reg.cpp:37" URAM="0" VARIABLE="add_ln37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="tmp_17_fu_623_p17" SOURCE="../../../../OneDrive/Desktop/vitis/shift_reg.cpp:37" URAM="0" VARIABLE="add_ln37_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="tmp_18_fu_652_p17" SOURCE="../../../../OneDrive/Desktop/vitis/shift_reg.cpp:37" URAM="0" VARIABLE="add_ln37_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="tmp_19_fu_681_p17" SOURCE="../../../../OneDrive/Desktop/vitis/shift_reg.cpp:37" URAM="0" VARIABLE="add_ln37_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="tmp_20_fu_710_p17" SOURCE="../../../../OneDrive/Desktop/vitis/shift_reg.cpp:37" URAM="0" VARIABLE="add_ln37_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="tmp_21_fu_739_p17" SOURCE="../../../../OneDrive/Desktop/vitis/shift_reg.cpp:37" URAM="0" VARIABLE="add_ln37_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="tmp_22_fu_768_p17" SOURCE="../../../../OneDrive/Desktop/vitis/shift_reg.cpp:37" URAM="0" VARIABLE="add_ln37_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="tmp_24_fu_826_p17" SOURCE="../../../../OneDrive/Desktop/vitis/shift_reg.cpp:37" URAM="0" VARIABLE="add_ln37_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="tmp_25_fu_855_p17" SOURCE="../../../../OneDrive/Desktop/vitis/shift_reg.cpp:37" URAM="0" VARIABLE="add_ln37_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="tmp_26_fu_884_p17" SOURCE="../../../../OneDrive/Desktop/vitis/shift_reg.cpp:37" URAM="0" VARIABLE="add_ln37_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="tmp_27_fu_913_p17" SOURCE="../../../../OneDrive/Desktop/vitis/shift_reg.cpp:37" URAM="0" VARIABLE="add_ln37_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="tmp_28_fu_942_p17" SOURCE="../../../../OneDrive/Desktop/vitis/shift_reg.cpp:37" URAM="0" VARIABLE="add_ln37_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="tmp_29_fu_971_p17" SOURCE="../../../../OneDrive/Desktop/vitis/shift_reg.cpp:37" URAM="0" VARIABLE="add_ln37_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="tmp_30_fu_1000_p17" SOURCE="../../../../OneDrive/Desktop/vitis/shift_reg.cpp:37" URAM="0" VARIABLE="add_ln37_13"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="data_in" index="0" direction="in" srcType="stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="data_in" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="shift_value" index="1" direction="in" srcType="ap_uint&lt;16&gt;" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="shift_value" name="shift_value" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="shift_flag" index="2" direction="in" srcType="bool" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="shift_flag" name="shift_flag" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="data_out" index="3" direction="out" srcType="stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="data_out" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">data_in:data_out</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="data_in" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="16" portPrefix="data_in_">
            <ports>
                <port>data_in_TDATA</port>
                <port>data_in_TREADY</port>
                <port>data_in_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="data_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="shift_value" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="shift_value">DATA</portMap>
            </portMaps>
            <ports>
                <port>shift_value</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="shift_value"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="shift_flag" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="shift_flag">DATA</portMap>
            </portMaps>
            <ports>
                <port>shift_flag</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="shift_flag"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="data_out" type="axi4stream" busTypeName="axis" mode="master" dataWidth="16" portPrefix="data_out_">
            <ports>
                <port>data_out_TDATA</port>
                <port>data_out_TREADY</port>
                <port>data_out_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="data_out"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AXIS">
                <table isCollapsed="0">
                    <keys size="5">Interface, Register Mode, TDATA, TREADY, TVALID</keys>
                    <column name="data_in">both, 16, 1, 1, , , , , , , </column>
                    <column name="data_out">both, 16, 1, 1, , , , , , , </column>
                </table>
            </item>
            <item name="Other Ports">
                <table isCollapsed="0">
                    <keys size="3">Interface, Mode, Bitwidth</keys>
                    <column name="shift_flag">ap_none, 1, , </column>
                    <column name="shift_value">ap_none, 16, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="data_in">in, stream&lt;ap_uint&lt;16&gt; 0&gt;&amp;</column>
                    <column name="shift_value">in, ap_uint&lt;16&gt;</column>
                    <column name="shift_flag">in, bool</column>
                    <column name="data_out">out, stream&lt;ap_uint&lt;16&gt; 0&gt;&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="data_in">data_in, interface, , </column>
                    <column name="shift_value">shift_value, port, , </column>
                    <column name="shift_flag">shift_flag, port, , </column>
                    <column name="data_out">data_out, interface, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport>
        <Pragma type="interface" location="../../../../OneDrive/Desktop/vitis/shift_reg.cpp:6" status="valid" parentFunction="shift_register" variable="data_out" isDirective="0" options="mode=axis port=data_out register"/>
        <Pragma type="interface" location="../../../../OneDrive/Desktop/vitis/shift_reg.cpp:7" status="valid" parentFunction="shift_register" variable="data_in" isDirective="0" options="mode=axis port=data_in register"/>
        <Pragma type="array_partition" location="../../../../OneDrive/Desktop/vitis/shift_reg.cpp:10" status="valid" parentFunction="shift_register" variable="dout" isDirective="0" options="dim=1 factor=16 type=block variable=dout"/>
        <Pragma type="array_partition" location="../../../../OneDrive/Desktop/vitis/shift_reg.cpp:12" status="valid" parentFunction="shift_register" variable="din" isDirective="0" options="dim=1 factor=16 type=block variable=din"/>
        <Pragma type="unroll" location="../../../../OneDrive/Desktop/vitis/shift_reg.cpp:15" status="valid" parentFunction="shift_register" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../OneDrive/Desktop/vitis/shift_reg.cpp:21" status="valid" parentFunction="shift_register" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../OneDrive/Desktop/vitis/shift_reg.cpp:32" status="valid" parentFunction="shift_register" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../OneDrive/Desktop/vitis/shift_reg.cpp:43" status="valid" parentFunction="shift_register" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

