/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [13:0] _00_;
  wire [27:0] _01_;
  reg [27:0] _02_;
  wire [14:0] celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [5:0] celloutsig_0_19z;
  wire [10:0] celloutsig_0_1z;
  wire [16:0] celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  reg [3:0] celloutsig_0_6z;
  wire [8:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [8:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = ~(in_data[155] & celloutsig_1_6z);
  assign celloutsig_1_12z = !(celloutsig_1_6z ? in_data[153] : celloutsig_1_4z);
  assign celloutsig_1_2z = ~celloutsig_1_1z;
  assign celloutsig_1_4z = celloutsig_1_1z | celloutsig_1_3z[0];
  assign celloutsig_1_3z = in_data[109:101] + { in_data[167:161], celloutsig_1_2z, celloutsig_1_2z };
  reg [3:0] _08_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _08_ <= 4'h0;
    else _08_ <= in_data[30:27];
  assign _01_[10:7] = _08_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[128])
    if (!clkin_data[128]) _00_ <= 14'h0000;
    else _00_ <= in_data[160:147];
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 28'h0000000;
    else _02_ <= { celloutsig_0_7z[2], celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_8z, _01_[10:7], celloutsig_0_3z, celloutsig_0_9z };
  assign celloutsig_0_5z = in_data[67:54] == { in_data[31:23], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_16z = _01_[10:7] == celloutsig_0_7z[6:3];
  assign celloutsig_1_5z = { in_data[102:99], celloutsig_1_4z } > { _00_[10:8], celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_0_27z = { _02_[20:2], celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_16z } > in_data[48:27];
  assign celloutsig_0_31z = { celloutsig_0_21z[9:7], celloutsig_0_30z, celloutsig_0_23z } > { _02_[16], celloutsig_0_8z, celloutsig_0_4z };
  assign celloutsig_0_2z = { in_data[85:83], _01_[10:7] } <= celloutsig_0_1z[6:0];
  assign celloutsig_1_9z = { in_data[185:178], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z } && _00_[13:3];
  assign celloutsig_1_10z = { celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_6z } && { celloutsig_1_8z[1], celloutsig_1_3z, celloutsig_1_9z };
  assign celloutsig_0_30z = { celloutsig_0_11z[12:9], celloutsig_0_14z } && { celloutsig_0_19z[2], celloutsig_0_2z, celloutsig_0_27z, celloutsig_0_15z, celloutsig_0_23z };
  assign celloutsig_1_1z = in_data[133:127] || in_data[147:141];
  assign celloutsig_1_6z = { celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_4z } || { _00_[4:3], celloutsig_1_1z };
  assign celloutsig_0_14z = celloutsig_0_7z[6:2] || { celloutsig_0_9z[5:2], celloutsig_0_5z };
  assign celloutsig_0_8z = { _01_[9:8], celloutsig_0_2z, celloutsig_0_7z } < { celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_13z = { _01_[8:7], celloutsig_0_5z, celloutsig_0_8z } < celloutsig_0_1z[7:4];
  assign celloutsig_0_23z = { celloutsig_0_1z[7:4], _01_[10:7], celloutsig_0_9z } < { _01_[10:8], celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_6z };
  assign celloutsig_1_18z = celloutsig_1_5z & ~(celloutsig_1_17z);
  assign celloutsig_1_8z = { celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_1z } * { _00_[7:6], celloutsig_1_5z };
  assign celloutsig_0_7z = celloutsig_0_2z ? in_data[54:46] : { celloutsig_0_6z[2:0], 1'h0, celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_1_13z = in_data[120:108] != { celloutsig_1_12z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_12z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_1_17z = { celloutsig_1_3z[5:3], celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_12z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_12z } != { celloutsig_1_3z[7:1], celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_13z };
  assign celloutsig_0_4z = ~ in_data[7:5];
  assign celloutsig_0_9z = { _01_[10:7], celloutsig_0_5z, celloutsig_0_3z } | { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_0_17z = in_data[89] & _01_[10];
  assign celloutsig_1_19z = | { celloutsig_1_9z, in_data[135:120] };
  assign celloutsig_0_3z = ^ { _01_[10:9], celloutsig_0_2z, _01_[10:7] };
  assign celloutsig_0_15z = ^ { _02_[18:7], celloutsig_0_13z };
  assign celloutsig_0_11z = { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_4z } >> { in_data[11:4], celloutsig_0_9z, celloutsig_0_3z };
  assign celloutsig_0_1z = in_data[41:31] - in_data[69:59];
  assign celloutsig_0_19z = { in_data[75:71], celloutsig_0_18z } - { in_data[49], celloutsig_0_13z, celloutsig_0_6z };
  assign celloutsig_0_21z = { celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_15z, _01_[10:7], celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_13z } ^ { celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_15z };
  assign celloutsig_0_18z = ~((celloutsig_0_16z & celloutsig_0_17z) | in_data[12]);
  always_latch
    if (clkin_data[96]) celloutsig_0_6z = 4'h0;
    else if (!clkin_data[160]) celloutsig_0_6z = celloutsig_0_1z[4:1];
  assign { _01_[27:11], _01_[6:0] } = { celloutsig_0_7z[2], celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_9z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_30z, celloutsig_0_31z };
endmodule
