#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Nov 13 02:00:50 2020
# Process ID: 820
# Current directory: E:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.runs/synth_1
# Command line: vivado.exe -log NCSSK_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source NCSSK_top.tcl
# Log file: E:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.runs/synth_1/NCSSK_top.vds
# Journal file: E:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source NCSSK_top.tcl -notrace
Command: synth_design -top NCSSK_top -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24472 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 448.316 ; gain = 96.664
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'NCSSK_top' [E:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.srcs/sources_1/new/NCSSK_top.v:24]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [E:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.runs/synth_1/.Xil/Vivado-820-BenjiaH/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [E:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.runs/synth_1/.Xil/Vivado-820-BenjiaH/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'rom_read_signal' [E:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.srcs/sources_1/new/rom_read_signal.v:23]
INFO: [Synth 8-6157] synthesizing module 'dist_mem_gen_0' [E:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.runs/synth_1/.Xil/Vivado-820-BenjiaH/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dist_mem_gen_0' (2#1) [E:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.runs/synth_1/.Xil/Vivado-820-BenjiaH/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rom_read_signal' (3#1) [E:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.srcs/sources_1/new/rom_read_signal.v:23]
INFO: [Synth 8-6157] synthesizing module 'fft_signal' [E:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.srcs/sources_1/new/fft_signal.v:23]
	Parameter FWD_INV_FFT bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xfft_0' [E:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.runs/synth_1/.Xil/Vivado-820-BenjiaH/realtime/xfft_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xfft_0' (4#1) [E:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.runs/synth_1/.Xil/Vivado-820-BenjiaH/realtime/xfft_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fft_signal' (5#1) [E:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.srcs/sources_1/new/fft_signal.v:23]
INFO: [Synth 8-6157] synthesizing module 'get_phase' [E:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.srcs/sources_1/new/get_phase.v:23]
INFO: [Synth 8-6157] synthesizing module 'cordic_0' [E:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.runs/synth_1/.Xil/Vivado-820-BenjiaH/realtime/cordic_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cordic_0' (6#1) [E:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.runs/synth_1/.Xil/Vivado-820-BenjiaH/realtime/cordic_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'c_addsub_0' [E:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.runs/synth_1/.Xil/Vivado-820-BenjiaH/realtime/c_addsub_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'c_addsub_0' (7#1) [E:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.runs/synth_1/.Xil/Vivado-820-BenjiaH/realtime/c_addsub_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'get_phase' (8#1) [E:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.srcs/sources_1/new/get_phase.v:23]
INFO: [Synth 8-6157] synthesizing module 'get_phase_difference' [E:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.srcs/sources_1/new/get_phase_difference.v:23]
INFO: [Synth 8-6157] synthesizing module 'c_sub_0' [E:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.runs/synth_1/.Xil/Vivado-820-BenjiaH/realtime/c_sub_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'c_sub_0' (9#1) [E:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.runs/synth_1/.Xil/Vivado-820-BenjiaH/realtime/c_sub_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'get_phase_difference' (10#1) [E:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.srcs/sources_1/new/get_phase_difference.v:23]
INFO: [Synth 8-6157] synthesizing module 'phase_diff_times_kesai' [E:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.srcs/sources_1/new/phase_diff_times_kesai.v:23]
INFO: [Synth 8-6157] synthesizing module 'mult_gen_0' [E:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.runs/synth_1/.Xil/Vivado-820-BenjiaH/realtime/mult_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mult_gen_0' (11#1) [E:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.runs/synth_1/.Xil/Vivado-820-BenjiaH/realtime/mult_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'phase_diff_times_kesai' (12#1) [E:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.srcs/sources_1/new/phase_diff_times_kesai.v:23]
INFO: [Synth 8-6157] synthesizing module 'get_pitch_angle' [E:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.srcs/sources_1/new/get_pitch_angle.v:23]
INFO: [Synth 8-6157] synthesizing module 'mult_gen_1' [E:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.runs/synth_1/.Xil/Vivado-820-BenjiaH/realtime/mult_gen_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mult_gen_1' (13#1) [E:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.runs/synth_1/.Xil/Vivado-820-BenjiaH/realtime/mult_gen_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'c_sub_1' [E:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.runs/synth_1/.Xil/Vivado-820-BenjiaH/realtime/c_sub_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'c_sub_1' (14#1) [E:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.runs/synth_1/.Xil/Vivado-820-BenjiaH/realtime/c_sub_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'cordic_2' [E:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.runs/synth_1/.Xil/Vivado-820-BenjiaH/realtime/cordic_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cordic_2' (15#1) [E:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.runs/synth_1/.Xil/Vivado-820-BenjiaH/realtime/cordic_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'cordic_1' [E:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.runs/synth_1/.Xil/Vivado-820-BenjiaH/realtime/cordic_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cordic_1' (16#1) [E:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.runs/synth_1/.Xil/Vivado-820-BenjiaH/realtime/cordic_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'c_addsub_1' [E:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.runs/synth_1/.Xil/Vivado-820-BenjiaH/realtime/c_addsub_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'c_addsub_1' (17#1) [E:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.runs/synth_1/.Xil/Vivado-820-BenjiaH/realtime/c_addsub_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'get_pitch_angle' (18#1) [E:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.srcs/sources_1/new/get_pitch_angle.v:23]
INFO: [Synth 8-6155] done synthesizing module 'NCSSK_top' (19#1) [E:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.srcs/sources_1/new/NCSSK_top.v:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 503.066 ; gain = 151.414
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 503.066 ; gain = 151.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 503.066 ; gain = 151.414
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.srcs/sources_1/ip/c_addsub_1/c_addsub_1/c_addsub_0_in_context.xdc] for cell 'get_pitch_angle_inst/add'
Finished Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.srcs/sources_1/ip/c_addsub_1/c_addsub_1/c_addsub_0_in_context.xdc] for cell 'get_pitch_angle_inst/add'
Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'get_phase_inst/add_module'
Finished Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'get_phase_inst/add_module'
Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'read_signal_inst/read_signal_inst'
Finished Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'read_signal_inst/read_signal_inst'
Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.srcs/sources_1/ip/xfft_0/xfft_0/xfft_0_in_context.xdc] for cell 'fft_signal_inst/fft_module_inst'
Finished Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.srcs/sources_1/ip/xfft_0/xfft_0/xfft_0_in_context.xdc] for cell 'fft_signal_inst/fft_module_inst'
Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.srcs/sources_1/ip/cordic_0/cordic_0/cordic_0_in_context.xdc] for cell 'get_phase_inst/get_phase_inst'
Finished Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.srcs/sources_1/ip/cordic_0/cordic_0/cordic_0_in_context.xdc] for cell 'get_phase_inst/get_phase_inst'
Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.srcs/sources_1/ip/c_sub_0/c_sub_0/c_sub_0_in_context.xdc] for cell 'get_phase_difference_inst/get_phase_difference_inst'
Finished Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.srcs/sources_1/ip/c_sub_0/c_sub_0/c_sub_0_in_context.xdc] for cell 'get_phase_difference_inst/get_phase_difference_inst'
Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.srcs/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'phase_diff_times_kesai_inst/mult_inst'
Finished Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.srcs/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'phase_diff_times_kesai_inst/mult_inst'
Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.srcs/sources_1/ip/c_sub_1/c_sub_1/c_sub_1_in_context.xdc] for cell 'get_pitch_angle_inst/Sub_module'
Finished Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.srcs/sources_1/ip/c_sub_1/c_sub_1/c_sub_1_in_context.xdc] for cell 'get_pitch_angle_inst/Sub_module'
Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.srcs/sources_1/ip/cordic_1/cordic_1/cordic_1_in_context.xdc] for cell 'get_pitch_angle_inst/arctan'
Finished Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.srcs/sources_1/ip/cordic_1/cordic_1/cordic_1_in_context.xdc] for cell 'get_pitch_angle_inst/arctan'
Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.srcs/sources_1/ip/cordic_2/cordic_2/cordic_2_in_context.xdc] for cell 'get_pitch_angle_inst/sqrt'
Finished Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.srcs/sources_1/ip/cordic_2/cordic_2/cordic_2_in_context.xdc] for cell 'get_pitch_angle_inst/sqrt'
Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.srcs/sources_1/ip/mult_gen_1/mult_gen_1/mult_gen_1_in_context.xdc] for cell 'get_pitch_angle_inst/Mul_module'
Finished Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.srcs/sources_1/ip/mult_gen_1/mult_gen_1/mult_gen_1_in_context.xdc] for cell 'get_pitch_angle_inst/Mul_module'
Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clock_dist_inst'
Finished Parsing XDC File [e:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clock_dist_inst'
Parsing XDC File [E:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.srcs/constrs_1/imports/pynq-z2/pynq-z2_v1.0.xdc]
Finished Parsing XDC File [E:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.srcs/constrs_1/imports/pynq-z2/pynq-z2_v1.0.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.srcs/constrs_1/imports/pynq-z2/pynq-z2_v1.0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/NCSSK_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/NCSSK_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 875.555 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'get_phase_inst/get_phase_inst' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'get_pitch_angle_inst/Mul_module' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'get_pitch_angle_inst/arctan' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'get_pitch_angle_inst/sqrt' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'phase_diff_times_kesai_inst/mult_inst' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 875.555 ; gain = 523.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 875.555 ; gain = 523.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk_PL. (constraint file  e:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk_PL. (constraint file  e:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for get_pitch_angle_inst/add. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for get_phase_inst/add_module. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for read_signal_inst/read_signal_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_signal_inst/fft_module_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for get_phase_inst/get_phase_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for get_phase_difference_inst/get_phase_difference_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for phase_diff_times_kesai_inst/mult_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for get_pitch_angle_inst/Sub_module. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for get_pitch_angle_inst/arctan. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for get_pitch_angle_inst/sqrt. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for get_pitch_angle_inst/Mul_module. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clock_dist_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 875.555 ; gain = 523.902
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "cnt_stop" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fft_max_img" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "phase_difference_a0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "phase_difference_a_b_140" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bigger_phase" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt_stop" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arctan_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arctan_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "add_enable" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'phase_difference_a_b_0' [E:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.srcs/sources_1/new/get_phase_difference.v:118]
WARNING: [Synth 8-327] inferring latch for variable 'phase_difference_a_b_14' [E:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.srcs/sources_1/new/get_phase_difference.v:119]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 875.555 ; gain = 523.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 6     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               42 Bit    Registers := 1     
	               22 Bit    Registers := 2     
	               20 Bit    Registers := 4     
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     42 Bit        Muxes := 2     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 23    
	   5 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 5     
	   8 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module rom_read_signal 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fft_signal 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module get_phase 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 5     
Module get_phase_difference 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               42 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     42 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 1     
Module phase_diff_times_kesai 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module get_pitch_angle 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 5     
	   8 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "read_signal_inst/cnt_stop" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fft_signal_inst/fft_max_img" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "get_phase_difference_inst/phase_difference_a0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "get_phase_difference_inst/phase_difference_a_b_140" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "get_phase_difference_inst/bigger_phase" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "get_pitch_angle_inst/cnt_stop" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "square_enable0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sub_enable0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Mul_enable0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'get_phase_inst/state_reg[4]' (FDR) to 'get_phase_inst/state_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\get_phase_inst/state_reg[3] )
WARNING: [Synth 8-3332] Sequential element (get_phase_difference_inst/phase_difference_a_b_14[13]) is unused and will be removed from module NCSSK_top.
WARNING: [Synth 8-3332] Sequential element (get_phase_difference_inst/phase_difference_a_b_14[12]) is unused and will be removed from module NCSSK_top.
WARNING: [Synth 8-3332] Sequential element (get_phase_difference_inst/phase_difference_a_b_14[11]) is unused and will be removed from module NCSSK_top.
WARNING: [Synth 8-3332] Sequential element (get_phase_difference_inst/phase_difference_a_b_14[10]) is unused and will be removed from module NCSSK_top.
WARNING: [Synth 8-3332] Sequential element (get_phase_difference_inst/phase_difference_a_b_14[9]) is unused and will be removed from module NCSSK_top.
WARNING: [Synth 8-3332] Sequential element (get_phase_difference_inst/phase_difference_a_b_14[8]) is unused and will be removed from module NCSSK_top.
WARNING: [Synth 8-3332] Sequential element (get_phase_difference_inst/phase_difference_a_b_14[7]) is unused and will be removed from module NCSSK_top.
WARNING: [Synth 8-3332] Sequential element (get_phase_difference_inst/phase_difference_a_b_14[6]) is unused and will be removed from module NCSSK_top.
WARNING: [Synth 8-3332] Sequential element (get_phase_difference_inst/phase_difference_a_b_14[5]) is unused and will be removed from module NCSSK_top.
WARNING: [Synth 8-3332] Sequential element (get_phase_difference_inst/phase_difference_a_b_14[4]) is unused and will be removed from module NCSSK_top.
WARNING: [Synth 8-3332] Sequential element (get_phase_difference_inst/phase_difference_a_b_14[3]) is unused and will be removed from module NCSSK_top.
WARNING: [Synth 8-3332] Sequential element (get_phase_difference_inst/phase_difference_a_b_14[2]) is unused and will be removed from module NCSSK_top.
WARNING: [Synth 8-3332] Sequential element (get_phase_difference_inst/phase_difference_a_b_14[1]) is unused and will be removed from module NCSSK_top.
WARNING: [Synth 8-3332] Sequential element (get_phase_difference_inst/phase_difference_a_b_14[0]) is unused and will be removed from module NCSSK_top.
WARNING: [Synth 8-3332] Sequential element (get_phase_inst/state_reg[3]) is unused and will be removed from module NCSSK_top.
WARNING: [Synth 8-3332] Sequential element (get_phase_difference_inst/phase_all_reg[41]) is unused and will be removed from module NCSSK_top.
WARNING: [Synth 8-3332] Sequential element (get_phase_difference_inst/phase_all_reg[40]) is unused and will be removed from module NCSSK_top.
WARNING: [Synth 8-3332] Sequential element (get_phase_difference_inst/phase_all_reg[39]) is unused and will be removed from module NCSSK_top.
WARNING: [Synth 8-3332] Sequential element (get_phase_difference_inst/phase_all_reg[38]) is unused and will be removed from module NCSSK_top.
WARNING: [Synth 8-3332] Sequential element (get_phase_difference_inst/phase_all_reg[37]) is unused and will be removed from module NCSSK_top.
WARNING: [Synth 8-3332] Sequential element (get_phase_difference_inst/phase_all_reg[36]) is unused and will be removed from module NCSSK_top.
WARNING: [Synth 8-3332] Sequential element (get_phase_difference_inst/phase_all_reg[35]) is unused and will be removed from module NCSSK_top.
WARNING: [Synth 8-3332] Sequential element (get_phase_difference_inst/phase_all_reg[34]) is unused and will be removed from module NCSSK_top.
WARNING: [Synth 8-3332] Sequential element (get_phase_difference_inst/phase_all_reg[33]) is unused and will be removed from module NCSSK_top.
WARNING: [Synth 8-3332] Sequential element (get_phase_difference_inst/phase_all_reg[32]) is unused and will be removed from module NCSSK_top.
WARNING: [Synth 8-3332] Sequential element (get_phase_difference_inst/phase_all_reg[31]) is unused and will be removed from module NCSSK_top.
WARNING: [Synth 8-3332] Sequential element (get_phase_difference_inst/phase_all_reg[30]) is unused and will be removed from module NCSSK_top.
WARNING: [Synth 8-3332] Sequential element (get_phase_difference_inst/phase_all_reg[29]) is unused and will be removed from module NCSSK_top.
WARNING: [Synth 8-3332] Sequential element (get_phase_difference_inst/phase_all_reg[28]) is unused and will be removed from module NCSSK_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 875.555 ; gain = 523.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clock_dist_inst/sys_clk' to pin 'clock_dist_inst/bbstub_sys_clk/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 875.555 ; gain = 523.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 883.801 ; gain = 532.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 884.965 ; gain = 533.312
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 884.965 ; gain = 533.312
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 884.965 ; gain = 533.312
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 884.965 ; gain = 533.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 884.965 ; gain = 533.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 884.965 ; gain = 533.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 884.965 ; gain = 533.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|NCSSK_top   | get_pitch_angle_inst/data_in_reg2_reg[19] | 4      | 20    | NO           | NO                 | YES               | 20     | 0       | 
+------------+-------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |clk_wiz_0      |         1|
|2     |xfft_0         |         1|
|3     |c_sub_0        |         1|
|4     |cordic_0       |         1|
|5     |c_addsub_0     |         1|
|6     |mult_gen_1     |         1|
|7     |c_sub_1        |         1|
|8     |cordic_2       |         1|
|9     |cordic_1       |         1|
|10    |c_addsub_1     |         1|
|11    |mult_gen_0     |         1|
|12    |dist_mem_gen_0 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |c_addsub_0     |     1|
|2     |c_addsub_1     |     1|
|3     |c_sub_0        |     1|
|4     |c_sub_1        |     1|
|5     |clk_wiz_0      |     1|
|6     |cordic_0       |     1|
|7     |cordic_1       |     1|
|8     |cordic_2       |     1|
|9     |dist_mem_gen_0 |     1|
|10    |mult_gen_0     |     1|
|11    |mult_gen_1     |     1|
|12    |xfft_0         |     1|
|13    |CARRY4         |     9|
|14    |LUT1           |     7|
|15    |LUT2           |    39|
|16    |LUT3           |    51|
|17    |LUT4           |    29|
|18    |LUT5           |    32|
|19    |LUT6           |    41|
|20    |SRL16E         |    20|
|21    |FDCE           |   133|
|22    |FDRE           |    54|
|23    |FDSE           |     1|
|24    |LD             |    14|
|25    |IBUF           |     9|
|26    |OBUF           |    22|
+------+---------------+------+

Report Instance Areas: 
+------+------------------------------+-----------------------+------+
|      |Instance                      |Module                 |Cells |
+------+------------------------------+-----------------------+------+
|1     |top                           |                       |   762|
|2     |  fft_signal_inst             |fft_signal             |   134|
|3     |  get_phase_difference_inst   |get_phase_difference   |   117|
|4     |  get_phase_inst              |get_phase              |    69|
|5     |  get_pitch_angle_inst        |get_pitch_angle        |   261|
|6     |  phase_diff_times_kesai_inst |phase_diff_times_kesai |    21|
|7     |  read_signal_inst            |rom_read_signal        |   127|
+------+------------------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 884.965 ; gain = 533.312
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 31 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 884.965 ; gain = 160.824
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 884.965 ; gain = 533.312
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  LD => LDCE: 14 instances

INFO: [Common 17-83] Releasing license: Synthesis
72 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 886.586 ; gain = 546.430
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/Users/benji/OneDrive/FPGA_Project/NCSSK/prj_Vivado_18_2/NCSSK/NCSSK.runs/synth_1/NCSSK_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file NCSSK_top_utilization_synth.rpt -pb NCSSK_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 886.586 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Nov 13 02:01:29 2020...
