INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/IdExSegReg/AddrEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/ExMemSegReg/AddrMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/MemWbSegReg/AddrWb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/IdExSegReg/BrTarget.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BR_Target_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/BranchDecision.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchDecision
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/CSR/CSR_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSR_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/CSR/CSR_Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSR_Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/ControllerDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControllerDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/IdExSegReg/CtrlEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/ExMemSegReg/CtrlMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/MemWbSegReg/CtrlWb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/Cache/DataCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataCache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/DataExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/GeneralRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/Hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HarzardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/IfIdSegReg/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/IdExSegReg/Imm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/ImmExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/Cache/InstructionCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionCache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/NPCGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/IdExSegReg/Op1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Op1_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/IdExSegReg/PcEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/IfIdSegReg/PcId.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/RV32ICore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32ICore
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/IdExSegReg/Reg2Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg2_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/ExMemSegReg/Reg2Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg2_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/ExMemSegReg/Result.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Result_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/MemWbSegReg/WbData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_Data_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/Simulation/testBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testBench
