INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/project_666/project_666.srcs/sources_1/new/onehz_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oneHz_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/project_666/project_666.srcs/sources_1/new/state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/project_666/project_666.srcs/sources_1/new/sw_deounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sw_debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/project_666/project_666.srcs/sources_1/new/traffic_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module traffic_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/project_666/project_666.srcs/sim_1/new/demo_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module traffic_light_tb
