
5. Printing statistics.

=== $paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg ===

   Number of wires:                 21
   Number of wire bits:            100
   Number of public wires:          13
   Number of public wire bits:      89
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $adff_4                         1
     $eq_3                           6
     $logic_not_3                    1
     $pmux_4                         1

=== $paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg ===

   Number of wires:                 23
   Number of wire bits:             89
   Number of public wires:          14
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 10
     $adff_4                         1
     $eq_3                           7
     $logic_not_3                    1
     $pmux_4                         1

=== $paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg ===

   Number of wires:                 15
   Number of wire bits:             52
   Number of public wires:          10
   Number of public wire bits:      44
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $adff_4                         1
     $eq_2                           3
     $logic_not_2                    1
     $pmux_4                         1

=== ldpc_shuffle ===

   Number of wires:                639
   Number of wire bits:          11171
   Number of public wires:         639
   Number of public wire bits:   11171
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                360
     $mux_4                         90
     $paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg     90
     $paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg     90
     $paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg     90

=== design hierarchy ===

   ldpc_shuffle                      1
     $paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg     90
     $paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg     90
     $paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg     90

   Number of wires:               5949
   Number of wire bits:          32861
   Number of public wires:        3969
   Number of public wire bits:   30071
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2340
     $adff_4                       270
     $eq_2                         270
     $eq_3                        1170
     $logic_not_2                   90
     $logic_not_3                  180
     $mux_4                         90
     $pmux_4                       270

