{
  "module": "RisingEdge_DFlipFlop_AsyncResetHigh",
  "ports": {
    "\\D": "input",
    "\\async_reset": "input",
    "\\clk": "input",
    "\\Q": "output"
  },
  "wires": [
    "\\D_output_0_0",
    "\\async_reset_output_0_0",
    "\\clk_output_0_0",
    "\\latch_Q_output_0_0",
    "\\lut_gnd_output_0_0",
    "\\lut_",
    "\\latch_",
    "\\latch_Q_clock_0_0",
    "\\Q_input_0_0",
    "\\latch_Q_input_0_0"
  ],
  "components": [
    {
      "name": "\\lut_$auto$rtlil.cc:2714:MuxGate$175",
      "type": "LUT",
      "originalType": "LUT_K",
      "inputs": [
        {
          "wire": "\\lut_$auto$rtlil.cc:2714:MuxGate$175_input_0_4",
          "pinIndex": 0
        },
        {
          "wire": "\\lut_$auto$rtlil.cc:2714:MuxGate$175_input_0_3",
          "pinIndex": 1
        },
        {
          "port": "const_2",
          "wire": "constant_0",
          "constant": true,
          "value": 0,
          "pinIndex": 2
        },
        {
          "wire": "\\lut_$auto$rtlil.cc:2714:MuxGate$175_input_0_1",
          "pinIndex": 3
        },
        {
          "port": "const_4",
          "wire": "constant_0",
          "constant": true,
          "value": 0,
          "pinIndex": 4
        }
      ],
      "outputs": [
        {
          "wire": "\\lut_$auto$rtlil.cc:2714:MuxGate$175_output_0_0",
          "pinIndex": 0
        }
      ]
    },
    {
      "name": "\\latch_$sdff~0^Q~0",
      "type": "DFF",
      "originalType": "DFF",
      "inputs": [
        {
          "port": "INITIAL_VALUE",
          "wire": "constant_0",
          "constant": true,
          "value": 0,
          "pinIndex": 0
        },
        {
          "port": "D",
          "wire": "\\latch_$sdff~0^Q~0_input_0_0",
          "pinIndex": 1
        },
        {
          "port": "clock",
          "wire": "\\latch_$sdff~0^Q~0_clock_0_0",
          "pinIndex": 2
        }
      ],
      "outputs": [
        {
          "wire": "\\latch_$sdff~0^Q~0_output_0_0",
          "pinIndex": 0
        }
      ]
    },
    {
      "name": "\\lut_gnd",
      "type": "LUT",
      "originalType": "LUT_K",
      "inputs": [
        {
          "port": "const_0",
          "wire": "constant_0",
          "constant": true,
          "value": 0,
          "pinIndex": 0
        },
        {
          "port": "const_1",
          "wire": "constant_0",
          "constant": true,
          "value": 0,
          "pinIndex": 1
        },
        {
          "port": "const_2",
          "wire": "constant_0",
          "constant": true,
          "value": 0,
          "pinIndex": 2
        },
        {
          "port": "const_3",
          "wire": "constant_0",
          "constant": true,
          "value": 0,
          "pinIndex": 3
        },
        {
          "port": "const_4",
          "wire": "constant_0",
          "constant": true,
          "value": 0,
          "pinIndex": 4
        }
      ],
      "outputs": [
        {
          "wire": "\\lut_gnd_output_0_0",
          "pinIndex": 0
        }
      ]
    },
    {
      "name": "\\lut_$auto$rtlil.cc:2714:MuxGate$173",
      "type": "LUT",
      "originalType": "LUT_K",
      "inputs": [
        {
          "port": "const_0",
          "wire": "constant_0",
          "constant": true,
          "value": 0,
          "pinIndex": 0
        },
        {
          "wire": "\\lut_$auto$rtlil.cc:2714:MuxGate$173_input_0_3",
          "pinIndex": 1
        },
        {
          "port": "const_2",
          "wire": "constant_0",
          "constant": true,
          "value": 0,
          "pinIndex": 2
        },
        {
          "wire": "\\lut_$auto$rtlil.cc:2714:MuxGate$173_input_0_1",
          "pinIndex": 3
        },
        {
          "wire": "\\lut_$auto$rtlil.cc:2714:MuxGate$173_input_0_0",
          "pinIndex": 4
        }
      ],
      "outputs": [
        {
          "wire": "\\lut_$auto$rtlil.cc:2714:MuxGate$173_output_0_0",
          "pinIndex": 0
        }
      ]
    },
    {
      "name": "\\latch_$sdff~2^Q~0",
      "type": "DFF",
      "originalType": "DFF",
      "inputs": [
        {
          "port": "INITIAL_VALUE",
          "wire": "constant_0",
          "constant": true,
          "value": 0,
          "pinIndex": 0
        },
        {
          "port": "D",
          "wire": "\\latch_$sdff~2^Q~0_input_0_0",
          "pinIndex": 1
        },
        {
          "port": "clock",
          "wire": "\\latch_$sdff~2^Q~0_clock_0_0",
          "pinIndex": 2
        }
      ],
      "outputs": [
        {
          "wire": "\\latch_$sdff~2^Q~0_output_0_0",
          "pinIndex": 0
        }
      ]
    },
    {
      "name": "\\lut_$auto$rtlil.cc:2714:MuxGate$171",
      "type": "LUT",
      "originalType": "LUT_K",
      "inputs": [
        {
          "wire": "\\lut_$auto$rtlil.cc:2714:MuxGate$171_input_0_4",
          "pinIndex": 0
        },
        {
          "port": "const_1",
          "wire": "constant_0",
          "constant": true,
          "value": 0,
          "pinIndex": 1
        },
        {
          "wire": "\\lut_$auto$rtlil.cc:2714:MuxGate$171_input_0_2",
          "pinIndex": 2
        },
        {
          "wire": "\\lut_$auto$rtlil.cc:2714:MuxGate$171_input_0_1",
          "pinIndex": 3
        },
        {
          "port": "const_4",
          "wire": "constant_0",
          "constant": true,
          "value": 0,
          "pinIndex": 4
        }
      ],
      "outputs": [
        {
          "wire": "\\lut_$auto$rtlil.cc:2714:MuxGate$171_output_0_0",
          "pinIndex": 0
        }
      ]
    },
    {
      "name": "\\latch_$sdff~1^Q~0",
      "type": "DFF",
      "originalType": "DFF",
      "inputs": [
        {
          "port": "INITIAL_VALUE",
          "wire": "constant_0",
          "constant": true,
          "value": 0,
          "pinIndex": 0
        },
        {
          "port": "D",
          "wire": "\\latch_$sdff~1^Q~0_input_0_0",
          "pinIndex": 1
        },
        {
          "port": "clock",
          "wire": "\\latch_$sdff~1^Q~0_clock_0_0",
          "pinIndex": 2
        }
      ],
      "outputs": [
        {
          "wire": "\\latch_$sdff~1^Q~0_output_0_0",
          "pinIndex": 0
        }
      ]
    },
    {
      "name": "\\lut_$auto$rtlil.cc:2714:MuxGate$169",
      "type": "LUT",
      "originalType": "LUT_K",
      "inputs": [
        {
          "port": "const_0",
          "wire": "constant_0",
          "constant": true,
          "value": 0,
          "pinIndex": 0
        },
        {
          "wire": "\\lut_$auto$rtlil.cc:2714:MuxGate$169_input_0_3",
          "pinIndex": 1
        },
        {
          "wire": "\\lut_$auto$rtlil.cc:2714:MuxGate$169_input_0_2",
          "pinIndex": 2
        },
        {
          "wire": "\\lut_$auto$rtlil.cc:2714:MuxGate$169_input_0_1",
          "pinIndex": 3
        },
        {
          "port": "const_4",
          "wire": "constant_0",
          "constant": true,
          "value": 0,
          "pinIndex": 4
        }
      ],
      "outputs": [
        {
          "wire": "\\lut_$auto$rtlil.cc:2714:MuxGate$169_output_0_0",
          "pinIndex": 0
        }
      ]
    },
    {
      "name": "\\latch_$sdff~3^Q~0",
      "type": "DFF",
      "originalType": "DFF",
      "inputs": [
        {
          "port": "INITIAL_VALUE",
          "wire": "constant_0",
          "constant": true,
          "value": 0,
          "pinIndex": 0
        },
        {
          "port": "D",
          "wire": "\\latch_$sdff~3^Q~0_input_0_0",
          "pinIndex": 1
        },
        {
          "port": "clock",
          "wire": "\\latch_$sdff~3^Q~0_clock_0_0",
          "pinIndex": 2
        }
      ],
      "outputs": [
        {
          "wire": "\\latch_$sdff~3^Q~0_output_0_0",
          "pinIndex": 0
        }
      ]
    },
    {
      "name": "\\lut_$auto$rtlil.cc:2714:MuxGate$167",
      "type": "LUT",
      "originalType": "LUT_K",
      "inputs": [
        {
          "port": "const_0",
          "wire": "constant_0",
          "constant": true,
          "value": 0,
          "pinIndex": 0
        },
        {
          "port": "const_1",
          "wire": "constant_0",
          "constant": true,
          "value": 0,
          "pinIndex": 1
        },
        {
          "wire": "\\lut_$auto$rtlil.cc:2714:MuxGate$167_input_0_2",
          "pinIndex": 2
        },
        {
          "wire": "\\lut_$auto$rtlil.cc:2714:MuxGate$167_input_0_1",
          "pinIndex": 3
        },
        {
          "wire": "\\lut_$auto$rtlil.cc:2714:MuxGate$167_input_0_0",
          "pinIndex": 4
        }
      ],
      "outputs": [
        {
          "wire": "\\lut_$auto$rtlil.cc:2714:MuxGate$167_output_0_0",
          "pinIndex": 0
        }
      ]
    },
    {
      "name": "\\latch_Q",
      "type": "DFF",
      "originalType": "DFF",
      "inputs": [
        {
          "port": "INITIAL_VALUE",
          "wire": "constant_0",
          "constant": true,
          "value": 0,
          "pinIndex": 0
        },
        {
          "port": "D",
          "wire": "\\latch_Q_input_0_0",
          "pinIndex": 1
        },
        {
          "port": "clock",
          "wire": "\\latch_Q_clock_0_0",
          "pinIndex": 2
        }
      ],
      "outputs": [
        {
          "wire": "\\latch_Q_output_0_0",
          "pinIndex": 0
        }
      ]
    }
  ],
  "interconnects": [
    {
      "name": "\\routing_segment_D_output_0_0_to_lut_$auto$rtlil.cc:2714:MuxGate$175_input_0_3",
      "type": "interconnect",
      "datain": "\\D_output_0_0",
      "dataout": "\\lut_$auto$rtlil.cc:2714:MuxGate$175_input_0_3"
    },
    {
      "name": "\\routing_segment_async_reset_output_0_0_to_lut_$auto$rtlil.cc:2714:MuxGate$175_input_0_4",
      "type": "interconnect",
      "datain": "\\async_reset_output_0_0",
      "dataout": "\\lut_$auto$rtlil.cc:2714:MuxGate$175_input_0_4"
    },
    {
      "name": "\\routing_segment_async_reset_output_0_0_to_lut_$auto$rtlil.cc:2714:MuxGate$173_input_0_3",
      "type": "interconnect",
      "datain": "\\async_reset_output_0_0",
      "dataout": "\\lut_$auto$rtlil.cc:2714:MuxGate$173_input_0_3"
    },
    {
      "name": "\\routing_segment_async_reset_output_0_0_to_lut_$auto$rtlil.cc:2714:MuxGate$171_input_0_4",
      "type": "interconnect",
      "datain": "\\async_reset_output_0_0",
      "dataout": "\\lut_$auto$rtlil.cc:2714:MuxGate$171_input_0_4"
    },
    {
      "name": "\\routing_segment_async_reset_output_0_0_to_lut_$auto$rtlil.cc:2714:MuxGate$169_input_0_1",
      "type": "interconnect",
      "datain": "\\async_reset_output_0_0",
      "dataout": "\\lut_$auto$rtlil.cc:2714:MuxGate$169_input_0_1"
    },
    {
      "name": "\\routing_segment_async_reset_output_0_0_to_lut_$auto$rtlil.cc:2714:MuxGate$167_input_0_0",
      "type": "interconnect",
      "datain": "\\async_reset_output_0_0",
      "dataout": "\\lut_$auto$rtlil.cc:2714:MuxGate$167_input_0_0"
    },
    {
      "name": "\\routing_segment_clk_output_0_0_to_latch_$sdff~0^Q~0_clock_0_0",
      "type": "interconnect",
      "datain": "\\clk_output_0_0",
      "dataout": "\\latch_$sdff~0^Q~0_clock_0_0"
    },
    {
      "name": "\\routing_segment_clk_output_0_0_to_latch_$sdff~2^Q~0_clock_0_0",
      "type": "interconnect",
      "datain": "\\clk_output_0_0",
      "dataout": "\\latch_$sdff~2^Q~0_clock_0_0"
    },
    {
      "name": "\\routing_segment_clk_output_0_0_to_latch_$sdff~1^Q~0_clock_0_0",
      "type": "interconnect",
      "datain": "\\clk_output_0_0",
      "dataout": "\\latch_$sdff~1^Q~0_clock_0_0"
    },
    {
      "name": "\\routing_segment_clk_output_0_0_to_latch_$sdff~3^Q~0_clock_0_0",
      "type": "interconnect",
      "datain": "\\clk_output_0_0",
      "dataout": "\\latch_$sdff~3^Q~0_clock_0_0"
    },
    {
      "name": "\\routing_segment_clk_output_0_0_to_latch_Q_clock_0_0",
      "type": "interconnect",
      "datain": "\\clk_output_0_0",
      "dataout": "\\latch_Q_clock_0_0"
    },
    {
      "name": "\\routing_segment_latch_Q_output_0_0_to_Q_input_0_0",
      "type": "interconnect",
      "datain": "\\latch_Q_output_0_0",
      "dataout": "\\Q_input_0_0"
    },
    {
      "name": "\\routing_segment_lut_gnd_output_0_0_to_lut_$auto$rtlil.cc:2714:MuxGate$175_input_0_1",
      "type": "interconnect",
      "datain": "\\lut_gnd_output_0_0",
      "dataout": "\\lut_$auto$rtlil.cc:2714:MuxGate$175_input_0_1"
    },
    {
      "name": "\\routing_segment_lut_gnd_output_0_0_to_lut_$auto$rtlil.cc:2714:MuxGate$173_input_0_1",
      "type": "interconnect",
      "datain": "\\lut_gnd_output_0_0",
      "dataout": "\\lut_$auto$rtlil.cc:2714:MuxGate$173_input_0_1"
    },
    {
      "name": "\\routing_segment_lut_gnd_output_0_0_to_lut_$auto$rtlil.cc:2714:MuxGate$171_input_0_1",
      "type": "interconnect",
      "datain": "\\lut_gnd_output_0_0",
      "dataout": "\\lut_$auto$rtlil.cc:2714:MuxGate$171_input_0_1"
    },
    {
      "name": "\\routing_segment_lut_gnd_output_0_0_to_lut_$auto$rtlil.cc:2714:MuxGate$169_input_0_2",
      "type": "interconnect",
      "datain": "\\lut_gnd_output_0_0",
      "dataout": "\\lut_$auto$rtlil.cc:2714:MuxGate$169_input_0_2"
    },
    {
      "name": "\\routing_segment_lut_gnd_output_0_0_to_lut_$auto$rtlil.cc:2714:MuxGate$167_input_0_2",
      "type": "interconnect",
      "datain": "\\lut_gnd_output_0_0",
      "dataout": "\\lut_$auto$rtlil.cc:2714:MuxGate$167_input_0_2"
    },
    {
      "name": "\\routing_segment_lut_$auto$rtlil.cc:2714:MuxGate$167_output_0_0_to_latch_Q_input_0_0",
      "type": "interconnect",
      "datain": "\\lut_$auto$rtlil.cc:2714:MuxGate$167_output_0_0",
      "dataout": "\\latch_Q_input_0_0"
    },
    {
      "name": "\\routing_segment_lut_$auto$rtlil.cc:2714:MuxGate$169_output_0_0_to_latch_$sdff~3^Q~0_input_0_0",
      "type": "interconnect",
      "datain": "\\lut_$auto$rtlil.cc:2714:MuxGate$169_output_0_0",
      "dataout": "\\latch_$sdff~3^Q~0_input_0_0"
    },
    {
      "name": "\\routing_segment_latch_$sdff~3^Q~0_output_0_0_to_lut_$auto$rtlil.cc:2714:MuxGate$167_input_0_1",
      "type": "interconnect",
      "datain": "\\latch_$sdff~3^Q~0_output_0_0",
      "dataout": "\\lut_$auto$rtlil.cc:2714:MuxGate$167_input_0_1"
    },
    {
      "name": "\\routing_segment_lut_$auto$rtlil.cc:2714:MuxGate$171_output_0_0_to_latch_$sdff~1^Q~0_input_0_0",
      "type": "interconnect",
      "datain": "\\lut_$auto$rtlil.cc:2714:MuxGate$171_output_0_0",
      "dataout": "\\latch_$sdff~1^Q~0_input_0_0"
    },
    {
      "name": "\\routing_segment_latch_$sdff~1^Q~0_output_0_0_to_lut_$auto$rtlil.cc:2714:MuxGate$173_input_0_0",
      "type": "interconnect",
      "datain": "\\latch_$sdff~1^Q~0_output_0_0",
      "dataout": "\\lut_$auto$rtlil.cc:2714:MuxGate$173_input_0_0"
    },
    {
      "name": "\\routing_segment_lut_$auto$rtlil.cc:2714:MuxGate$173_output_0_0_to_latch_$sdff~2^Q~0_input_0_0",
      "type": "interconnect",
      "datain": "\\lut_$auto$rtlil.cc:2714:MuxGate$173_output_0_0",
      "dataout": "\\latch_$sdff~2^Q~0_input_0_0"
    },
    {
      "name": "\\routing_segment_latch_$sdff~2^Q~0_output_0_0_to_lut_$auto$rtlil.cc:2714:MuxGate$169_input_0_3",
      "type": "interconnect",
      "datain": "\\latch_$sdff~2^Q~0_output_0_0",
      "dataout": "\\lut_$auto$rtlil.cc:2714:MuxGate$169_input_0_3"
    },
    {
      "name": "\\routing_segment_lut_$auto$rtlil.cc:2714:MuxGate$175_output_0_0_to_latch_$sdff~0^Q~0_input_0_0",
      "type": "interconnect",
      "datain": "\\lut_$auto$rtlil.cc:2714:MuxGate$175_output_0_0",
      "dataout": "\\latch_$sdff~0^Q~0_input_0_0"
    },
    {
      "name": "\\routing_segment_latch_$sdff~0^Q~0_output_0_0_to_lut_$auto$rtlil.cc:2714:MuxGate$171_input_0_2",
      "type": "interconnect",
      "datain": "\\latch_$sdff~0^Q~0_output_0_0",
      "dataout": "\\lut_$auto$rtlil.cc:2714:MuxGate$171_input_0_2"
    }
  ],
  "connections": [
    {
      "from": {
        "component": "\\routing_segment_D_output_0_0_to_lut_$auto$rtlil.cc:2714:MuxGate$175_input_0_3",
        "type": "interconnect",
        "port": "out",
        "pinIndex": 0
      },
      "to": {
        "component": "\\lut_$auto$rtlil.cc:2714:MuxGate$175",
        "type": "LUT",
        "pinIndex": 1
      },
      "wire": "\\lut_$auto$rtlil.cc:2714:MuxGate$175_input_0_3"
    },
    {
      "from": {
        "component": "\\routing_segment_async_reset_output_0_0_to_lut_$auto$rtlil.cc:2714:MuxGate$175_input_0_4",
        "type": "interconnect",
        "port": "out",
        "pinIndex": 0
      },
      "to": {
        "component": "\\lut_$auto$rtlil.cc:2714:MuxGate$175",
        "type": "LUT",
        "pinIndex": 0
      },
      "wire": "\\lut_$auto$rtlil.cc:2714:MuxGate$175_input_0_4"
    },
    {
      "from": {
        "component": "\\routing_segment_async_reset_output_0_0_to_lut_$auto$rtlil.cc:2714:MuxGate$173_input_0_3",
        "type": "interconnect",
        "port": "out",
        "pinIndex": 0
      },
      "to": {
        "component": "\\lut_$auto$rtlil.cc:2714:MuxGate$173",
        "type": "LUT",
        "pinIndex": 1
      },
      "wire": "\\lut_$auto$rtlil.cc:2714:MuxGate$173_input_0_3"
    },
    {
      "from": {
        "component": "\\routing_segment_async_reset_output_0_0_to_lut_$auto$rtlil.cc:2714:MuxGate$171_input_0_4",
        "type": "interconnect",
        "port": "out",
        "pinIndex": 0
      },
      "to": {
        "component": "\\lut_$auto$rtlil.cc:2714:MuxGate$171",
        "type": "LUT",
        "pinIndex": 0
      },
      "wire": "\\lut_$auto$rtlil.cc:2714:MuxGate$171_input_0_4"
    },
    {
      "from": {
        "component": "\\routing_segment_async_reset_output_0_0_to_lut_$auto$rtlil.cc:2714:MuxGate$169_input_0_1",
        "type": "interconnect",
        "port": "out",
        "pinIndex": 0
      },
      "to": {
        "component": "\\lut_$auto$rtlil.cc:2714:MuxGate$169",
        "type": "LUT",
        "pinIndex": 3
      },
      "wire": "\\lut_$auto$rtlil.cc:2714:MuxGate$169_input_0_1"
    },
    {
      "from": {
        "component": "\\routing_segment_async_reset_output_0_0_to_lut_$auto$rtlil.cc:2714:MuxGate$167_input_0_0",
        "type": "interconnect",
        "port": "out",
        "pinIndex": 0
      },
      "to": {
        "component": "\\lut_$auto$rtlil.cc:2714:MuxGate$167",
        "type": "LUT",
        "pinIndex": 4
      },
      "wire": "\\lut_$auto$rtlil.cc:2714:MuxGate$167_input_0_0"
    },
    {
      "from": {
        "component": "\\routing_segment_clk_output_0_0_to_latch_$sdff~0^Q~0_clock_0_0",
        "type": "interconnect",
        "port": "out",
        "pinIndex": 0
      },
      "to": {
        "component": "\\latch_$sdff~0^Q~0",
        "type": "DFF",
        "port": "clock",
        "pinIndex": 2
      },
      "wire": "\\latch_$sdff~0^Q~0_clock_0_0"
    },
    {
      "from": {
        "component": "\\routing_segment_clk_output_0_0_to_latch_$sdff~2^Q~0_clock_0_0",
        "type": "interconnect",
        "port": "out",
        "pinIndex": 0
      },
      "to": {
        "component": "\\latch_$sdff~2^Q~0",
        "type": "DFF",
        "port": "clock",
        "pinIndex": 2
      },
      "wire": "\\latch_$sdff~2^Q~0_clock_0_0"
    },
    {
      "from": {
        "component": "\\routing_segment_clk_output_0_0_to_latch_$sdff~1^Q~0_clock_0_0",
        "type": "interconnect",
        "port": "out",
        "pinIndex": 0
      },
      "to": {
        "component": "\\latch_$sdff~1^Q~0",
        "type": "DFF",
        "port": "clock",
        "pinIndex": 2
      },
      "wire": "\\latch_$sdff~1^Q~0_clock_0_0"
    },
    {
      "from": {
        "component": "\\routing_segment_clk_output_0_0_to_latch_$sdff~3^Q~0_clock_0_0",
        "type": "interconnect",
        "port": "out",
        "pinIndex": 0
      },
      "to": {
        "component": "\\latch_$sdff~3^Q~0",
        "type": "DFF",
        "port": "clock",
        "pinIndex": 2
      },
      "wire": "\\latch_$sdff~3^Q~0_clock_0_0"
    },
    {
      "from": {
        "component": "\\routing_segment_clk_output_0_0_to_latch_Q_clock_0_0",
        "type": "interconnect",
        "port": "out",
        "pinIndex": 0
      },
      "to": {
        "component": "\\latch_Q",
        "type": "DFF",
        "port": "clock",
        "pinIndex": 2
      },
      "wire": "\\latch_Q_clock_0_0"
    },
    {
      "from": {
        "component": "\\latch_Q",
        "type": "DFF",
        "port": "out",
        "pinIndex": 0
      },
      "to": {
        "component": "\\routing_segment_latch_Q_output_0_0_to_Q_input_0_0",
        "type": "interconnect",
        "port": "in",
        "pinIndex": 0
      },
      "wire": "\\latch_Q_output_0_0"
    },
    {
      "from": {
        "component": "\\lut_gnd",
        "type": "LUT",
        "port": "out",
        "pinIndex": 0
      },
      "to": {
        "component": "\\routing_segment_lut_gnd_output_0_0_to_lut_$auto$rtlil.cc:2714:MuxGate$175_input_0_1",
        "type": "interconnect",
        "port": "in",
        "pinIndex": 0
      },
      "wire": "\\lut_gnd_output_0_0"
    },
    {
      "from": {
        "component": "\\routing_segment_lut_gnd_output_0_0_to_lut_$auto$rtlil.cc:2714:MuxGate$175_input_0_1",
        "type": "interconnect",
        "port": "out",
        "pinIndex": 0
      },
      "to": {
        "component": "\\lut_$auto$rtlil.cc:2714:MuxGate$175",
        "type": "LUT",
        "pinIndex": 3
      },
      "wire": "\\lut_$auto$rtlil.cc:2714:MuxGate$175_input_0_1"
    },
    {
      "from": {
        "component": "\\lut_gnd",
        "type": "LUT",
        "port": "out",
        "pinIndex": 0
      },
      "to": {
        "component": "\\routing_segment_lut_gnd_output_0_0_to_lut_$auto$rtlil.cc:2714:MuxGate$173_input_0_1",
        "type": "interconnect",
        "port": "in",
        "pinIndex": 0
      },
      "wire": "\\lut_gnd_output_0_0"
    },
    {
      "from": {
        "component": "\\routing_segment_lut_gnd_output_0_0_to_lut_$auto$rtlil.cc:2714:MuxGate$173_input_0_1",
        "type": "interconnect",
        "port": "out",
        "pinIndex": 0
      },
      "to": {
        "component": "\\lut_$auto$rtlil.cc:2714:MuxGate$173",
        "type": "LUT",
        "pinIndex": 3
      },
      "wire": "\\lut_$auto$rtlil.cc:2714:MuxGate$173_input_0_1"
    },
    {
      "from": {
        "component": "\\lut_gnd",
        "type": "LUT",
        "port": "out",
        "pinIndex": 0
      },
      "to": {
        "component": "\\routing_segment_lut_gnd_output_0_0_to_lut_$auto$rtlil.cc:2714:MuxGate$171_input_0_1",
        "type": "interconnect",
        "port": "in",
        "pinIndex": 0
      },
      "wire": "\\lut_gnd_output_0_0"
    },
    {
      "from": {
        "component": "\\routing_segment_lut_gnd_output_0_0_to_lut_$auto$rtlil.cc:2714:MuxGate$171_input_0_1",
        "type": "interconnect",
        "port": "out",
        "pinIndex": 0
      },
      "to": {
        "component": "\\lut_$auto$rtlil.cc:2714:MuxGate$171",
        "type": "LUT",
        "pinIndex": 3
      },
      "wire": "\\lut_$auto$rtlil.cc:2714:MuxGate$171_input_0_1"
    },
    {
      "from": {
        "component": "\\lut_gnd",
        "type": "LUT",
        "port": "out",
        "pinIndex": 0
      },
      "to": {
        "component": "\\routing_segment_lut_gnd_output_0_0_to_lut_$auto$rtlil.cc:2714:MuxGate$169_input_0_2",
        "type": "interconnect",
        "port": "in",
        "pinIndex": 0
      },
      "wire": "\\lut_gnd_output_0_0"
    },
    {
      "from": {
        "component": "\\routing_segment_lut_gnd_output_0_0_to_lut_$auto$rtlil.cc:2714:MuxGate$169_input_0_2",
        "type": "interconnect",
        "port": "out",
        "pinIndex": 0
      },
      "to": {
        "component": "\\lut_$auto$rtlil.cc:2714:MuxGate$169",
        "type": "LUT",
        "pinIndex": 2
      },
      "wire": "\\lut_$auto$rtlil.cc:2714:MuxGate$169_input_0_2"
    },
    {
      "from": {
        "component": "\\lut_gnd",
        "type": "LUT",
        "port": "out",
        "pinIndex": 0
      },
      "to": {
        "component": "\\routing_segment_lut_gnd_output_0_0_to_lut_$auto$rtlil.cc:2714:MuxGate$167_input_0_2",
        "type": "interconnect",
        "port": "in",
        "pinIndex": 0
      },
      "wire": "\\lut_gnd_output_0_0"
    },
    {
      "from": {
        "component": "\\routing_segment_lut_gnd_output_0_0_to_lut_$auto$rtlil.cc:2714:MuxGate$167_input_0_2",
        "type": "interconnect",
        "port": "out",
        "pinIndex": 0
      },
      "to": {
        "component": "\\lut_$auto$rtlil.cc:2714:MuxGate$167",
        "type": "LUT",
        "pinIndex": 2
      },
      "wire": "\\lut_$auto$rtlil.cc:2714:MuxGate$167_input_0_2"
    },
    {
      "from": {
        "component": "\\lut_$auto$rtlil.cc:2714:MuxGate$167",
        "type": "LUT",
        "port": "out",
        "pinIndex": 0
      },
      "to": {
        "component": "\\routing_segment_lut_$auto$rtlil.cc:2714:MuxGate$167_output_0_0_to_latch_Q_input_0_0",
        "type": "interconnect",
        "port": "in",
        "pinIndex": 0
      },
      "wire": "\\lut_$auto$rtlil.cc:2714:MuxGate$167_output_0_0"
    },
    {
      "from": {
        "component": "\\routing_segment_lut_$auto$rtlil.cc:2714:MuxGate$167_output_0_0_to_latch_Q_input_0_0",
        "type": "interconnect",
        "port": "out",
        "pinIndex": 0
      },
      "to": {
        "component": "\\latch_Q",
        "type": "DFF",
        "port": "D",
        "pinIndex": 1
      },
      "wire": "\\latch_Q_input_0_0"
    },
    {
      "from": {
        "component": "\\lut_$auto$rtlil.cc:2714:MuxGate$169",
        "type": "LUT",
        "port": "out",
        "pinIndex": 0
      },
      "to": {
        "component": "\\routing_segment_lut_$auto$rtlil.cc:2714:MuxGate$169_output_0_0_to_latch_$sdff~3^Q~0_input_0_0",
        "type": "interconnect",
        "port": "in",
        "pinIndex": 0
      },
      "wire": "\\lut_$auto$rtlil.cc:2714:MuxGate$169_output_0_0"
    },
    {
      "from": {
        "component": "\\routing_segment_lut_$auto$rtlil.cc:2714:MuxGate$169_output_0_0_to_latch_$sdff~3^Q~0_input_0_0",
        "type": "interconnect",
        "port": "out",
        "pinIndex": 0
      },
      "to": {
        "component": "\\latch_$sdff~3^Q~0",
        "type": "DFF",
        "port": "D",
        "pinIndex": 1
      },
      "wire": "\\latch_$sdff~3^Q~0_input_0_0"
    },
    {
      "from": {
        "component": "\\latch_$sdff~3^Q~0",
        "type": "DFF",
        "port": "out",
        "pinIndex": 0
      },
      "to": {
        "component": "\\routing_segment_latch_$sdff~3^Q~0_output_0_0_to_lut_$auto$rtlil.cc:2714:MuxGate$167_input_0_1",
        "type": "interconnect",
        "port": "in",
        "pinIndex": 0
      },
      "wire": "\\latch_$sdff~3^Q~0_output_0_0"
    },
    {
      "from": {
        "component": "\\routing_segment_latch_$sdff~3^Q~0_output_0_0_to_lut_$auto$rtlil.cc:2714:MuxGate$167_input_0_1",
        "type": "interconnect",
        "port": "out",
        "pinIndex": 0
      },
      "to": {
        "component": "\\lut_$auto$rtlil.cc:2714:MuxGate$167",
        "type": "LUT",
        "pinIndex": 3
      },
      "wire": "\\lut_$auto$rtlil.cc:2714:MuxGate$167_input_0_1"
    },
    {
      "from": {
        "component": "\\lut_$auto$rtlil.cc:2714:MuxGate$171",
        "type": "LUT",
        "port": "out",
        "pinIndex": 0
      },
      "to": {
        "component": "\\routing_segment_lut_$auto$rtlil.cc:2714:MuxGate$171_output_0_0_to_latch_$sdff~1^Q~0_input_0_0",
        "type": "interconnect",
        "port": "in",
        "pinIndex": 0
      },
      "wire": "\\lut_$auto$rtlil.cc:2714:MuxGate$171_output_0_0"
    },
    {
      "from": {
        "component": "\\routing_segment_lut_$auto$rtlil.cc:2714:MuxGate$171_output_0_0_to_latch_$sdff~1^Q~0_input_0_0",
        "type": "interconnect",
        "port": "out",
        "pinIndex": 0
      },
      "to": {
        "component": "\\latch_$sdff~1^Q~0",
        "type": "DFF",
        "port": "D",
        "pinIndex": 1
      },
      "wire": "\\latch_$sdff~1^Q~0_input_0_0"
    },
    {
      "from": {
        "component": "\\latch_$sdff~1^Q~0",
        "type": "DFF",
        "port": "out",
        "pinIndex": 0
      },
      "to": {
        "component": "\\routing_segment_latch_$sdff~1^Q~0_output_0_0_to_lut_$auto$rtlil.cc:2714:MuxGate$173_input_0_0",
        "type": "interconnect",
        "port": "in",
        "pinIndex": 0
      },
      "wire": "\\latch_$sdff~1^Q~0_output_0_0"
    },
    {
      "from": {
        "component": "\\routing_segment_latch_$sdff~1^Q~0_output_0_0_to_lut_$auto$rtlil.cc:2714:MuxGate$173_input_0_0",
        "type": "interconnect",
        "port": "out",
        "pinIndex": 0
      },
      "to": {
        "component": "\\lut_$auto$rtlil.cc:2714:MuxGate$173",
        "type": "LUT",
        "pinIndex": 4
      },
      "wire": "\\lut_$auto$rtlil.cc:2714:MuxGate$173_input_0_0"
    },
    {
      "from": {
        "component": "\\lut_$auto$rtlil.cc:2714:MuxGate$173",
        "type": "LUT",
        "port": "out",
        "pinIndex": 0
      },
      "to": {
        "component": "\\routing_segment_lut_$auto$rtlil.cc:2714:MuxGate$173_output_0_0_to_latch_$sdff~2^Q~0_input_0_0",
        "type": "interconnect",
        "port": "in",
        "pinIndex": 0
      },
      "wire": "\\lut_$auto$rtlil.cc:2714:MuxGate$173_output_0_0"
    },
    {
      "from": {
        "component": "\\routing_segment_lut_$auto$rtlil.cc:2714:MuxGate$173_output_0_0_to_latch_$sdff~2^Q~0_input_0_0",
        "type": "interconnect",
        "port": "out",
        "pinIndex": 0
      },
      "to": {
        "component": "\\latch_$sdff~2^Q~0",
        "type": "DFF",
        "port": "D",
        "pinIndex": 1
      },
      "wire": "\\latch_$sdff~2^Q~0_input_0_0"
    },
    {
      "from": {
        "component": "\\latch_$sdff~2^Q~0",
        "type": "DFF",
        "port": "out",
        "pinIndex": 0
      },
      "to": {
        "component": "\\routing_segment_latch_$sdff~2^Q~0_output_0_0_to_lut_$auto$rtlil.cc:2714:MuxGate$169_input_0_3",
        "type": "interconnect",
        "port": "in",
        "pinIndex": 0
      },
      "wire": "\\latch_$sdff~2^Q~0_output_0_0"
    },
    {
      "from": {
        "component": "\\routing_segment_latch_$sdff~2^Q~0_output_0_0_to_lut_$auto$rtlil.cc:2714:MuxGate$169_input_0_3",
        "type": "interconnect",
        "port": "out",
        "pinIndex": 0
      },
      "to": {
        "component": "\\lut_$auto$rtlil.cc:2714:MuxGate$169",
        "type": "LUT",
        "pinIndex": 1
      },
      "wire": "\\lut_$auto$rtlil.cc:2714:MuxGate$169_input_0_3"
    },
    {
      "from": {
        "component": "\\lut_$auto$rtlil.cc:2714:MuxGate$175",
        "type": "LUT",
        "port": "out",
        "pinIndex": 0
      },
      "to": {
        "component": "\\routing_segment_lut_$auto$rtlil.cc:2714:MuxGate$175_output_0_0_to_latch_$sdff~0^Q~0_input_0_0",
        "type": "interconnect",
        "port": "in",
        "pinIndex": 0
      },
      "wire": "\\lut_$auto$rtlil.cc:2714:MuxGate$175_output_0_0"
    },
    {
      "from": {
        "component": "\\routing_segment_lut_$auto$rtlil.cc:2714:MuxGate$175_output_0_0_to_latch_$sdff~0^Q~0_input_0_0",
        "type": "interconnect",
        "port": "out",
        "pinIndex": 0
      },
      "to": {
        "component": "\\latch_$sdff~0^Q~0",
        "type": "DFF",
        "port": "D",
        "pinIndex": 1
      },
      "wire": "\\latch_$sdff~0^Q~0_input_0_0"
    },
    {
      "from": {
        "component": "\\latch_$sdff~0^Q~0",
        "type": "DFF",
        "port": "out",
        "pinIndex": 0
      },
      "to": {
        "component": "\\routing_segment_latch_$sdff~0^Q~0_output_0_0_to_lut_$auto$rtlil.cc:2714:MuxGate$171_input_0_2",
        "type": "interconnect",
        "port": "in",
        "pinIndex": 0
      },
      "wire": "\\latch_$sdff~0^Q~0_output_0_0"
    },
    {
      "from": {
        "component": "\\routing_segment_latch_$sdff~0^Q~0_output_0_0_to_lut_$auto$rtlil.cc:2714:MuxGate$171_input_0_2",
        "type": "interconnect",
        "port": "out",
        "pinIndex": 0
      },
      "to": {
        "component": "\\lut_$auto$rtlil.cc:2714:MuxGate$171",
        "type": "LUT",
        "pinIndex": 2
      },
      "wire": "\\lut_$auto$rtlil.cc:2714:MuxGate$171_input_0_2"
    }
  ],
  "pinConnections": [
    {
      "from": "\\routing_segment_D_output_0_0_to_lut_$auto$rtlil.cc:2714:MuxGate$175_input_0_3.out",
      "to": "\\lut_$auto$rtlil.cc:2714:MuxGate$175.undefined",
      "wire": "\\lut_$auto$rtlil.cc:2714:MuxGate$175_input_0_3"
    },
    {
      "from": "\\routing_segment_async_reset_output_0_0_to_lut_$auto$rtlil.cc:2714:MuxGate$175_input_0_4.out",
      "to": "\\lut_$auto$rtlil.cc:2714:MuxGate$175.undefined",
      "wire": "\\lut_$auto$rtlil.cc:2714:MuxGate$175_input_0_4"
    },
    {
      "from": "\\routing_segment_async_reset_output_0_0_to_lut_$auto$rtlil.cc:2714:MuxGate$173_input_0_3.out",
      "to": "\\lut_$auto$rtlil.cc:2714:MuxGate$173.undefined",
      "wire": "\\lut_$auto$rtlil.cc:2714:MuxGate$173_input_0_3"
    },
    {
      "from": "\\routing_segment_async_reset_output_0_0_to_lut_$auto$rtlil.cc:2714:MuxGate$171_input_0_4.out",
      "to": "\\lut_$auto$rtlil.cc:2714:MuxGate$171.undefined",
      "wire": "\\lut_$auto$rtlil.cc:2714:MuxGate$171_input_0_4"
    },
    {
      "from": "\\routing_segment_async_reset_output_0_0_to_lut_$auto$rtlil.cc:2714:MuxGate$169_input_0_1.out",
      "to": "\\lut_$auto$rtlil.cc:2714:MuxGate$169.undefined",
      "wire": "\\lut_$auto$rtlil.cc:2714:MuxGate$169_input_0_1"
    },
    {
      "from": "\\routing_segment_async_reset_output_0_0_to_lut_$auto$rtlil.cc:2714:MuxGate$167_input_0_0.out",
      "to": "\\lut_$auto$rtlil.cc:2714:MuxGate$167.undefined",
      "wire": "\\lut_$auto$rtlil.cc:2714:MuxGate$167_input_0_0"
    },
    {
      "from": "\\routing_segment_clk_output_0_0_to_latch_$sdff~0^Q~0_clock_0_0.out",
      "to": "\\latch_$sdff~0^Q~0.clock",
      "wire": "\\latch_$sdff~0^Q~0_clock_0_0"
    },
    {
      "from": "\\routing_segment_clk_output_0_0_to_latch_$sdff~2^Q~0_clock_0_0.out",
      "to": "\\latch_$sdff~2^Q~0.clock",
      "wire": "\\latch_$sdff~2^Q~0_clock_0_0"
    },
    {
      "from": "\\routing_segment_clk_output_0_0_to_latch_$sdff~1^Q~0_clock_0_0.out",
      "to": "\\latch_$sdff~1^Q~0.clock",
      "wire": "\\latch_$sdff~1^Q~0_clock_0_0"
    },
    {
      "from": "\\routing_segment_clk_output_0_0_to_latch_$sdff~3^Q~0_clock_0_0.out",
      "to": "\\latch_$sdff~3^Q~0.clock",
      "wire": "\\latch_$sdff~3^Q~0_clock_0_0"
    },
    {
      "from": "\\routing_segment_clk_output_0_0_to_latch_Q_clock_0_0.out",
      "to": "\\latch_Q.clock",
      "wire": "\\latch_Q_clock_0_0"
    },
    {
      "from": "\\latch_Q.out",
      "to": "\\routing_segment_latch_Q_output_0_0_to_Q_input_0_0.in",
      "wire": "\\latch_Q_output_0_0"
    },
    {
      "from": "\\lut_gnd.out",
      "to": "\\routing_segment_lut_gnd_output_0_0_to_lut_$auto$rtlil.cc:2714:MuxGate$175_input_0_1.in",
      "wire": "\\lut_gnd_output_0_0"
    },
    {
      "from": "\\routing_segment_lut_gnd_output_0_0_to_lut_$auto$rtlil.cc:2714:MuxGate$175_input_0_1.out",
      "to": "\\lut_$auto$rtlil.cc:2714:MuxGate$175.undefined",
      "wire": "\\lut_$auto$rtlil.cc:2714:MuxGate$175_input_0_1"
    },
    {
      "from": "\\lut_gnd.out",
      "to": "\\routing_segment_lut_gnd_output_0_0_to_lut_$auto$rtlil.cc:2714:MuxGate$173_input_0_1.in",
      "wire": "\\lut_gnd_output_0_0"
    },
    {
      "from": "\\routing_segment_lut_gnd_output_0_0_to_lut_$auto$rtlil.cc:2714:MuxGate$173_input_0_1.out",
      "to": "\\lut_$auto$rtlil.cc:2714:MuxGate$173.undefined",
      "wire": "\\lut_$auto$rtlil.cc:2714:MuxGate$173_input_0_1"
    },
    {
      "from": "\\lut_gnd.out",
      "to": "\\routing_segment_lut_gnd_output_0_0_to_lut_$auto$rtlil.cc:2714:MuxGate$171_input_0_1.in",
      "wire": "\\lut_gnd_output_0_0"
    },
    {
      "from": "\\routing_segment_lut_gnd_output_0_0_to_lut_$auto$rtlil.cc:2714:MuxGate$171_input_0_1.out",
      "to": "\\lut_$auto$rtlil.cc:2714:MuxGate$171.undefined",
      "wire": "\\lut_$auto$rtlil.cc:2714:MuxGate$171_input_0_1"
    },
    {
      "from": "\\lut_gnd.out",
      "to": "\\routing_segment_lut_gnd_output_0_0_to_lut_$auto$rtlil.cc:2714:MuxGate$169_input_0_2.in",
      "wire": "\\lut_gnd_output_0_0"
    },
    {
      "from": "\\routing_segment_lut_gnd_output_0_0_to_lut_$auto$rtlil.cc:2714:MuxGate$169_input_0_2.out",
      "to": "\\lut_$auto$rtlil.cc:2714:MuxGate$169.undefined",
      "wire": "\\lut_$auto$rtlil.cc:2714:MuxGate$169_input_0_2"
    },
    {
      "from": "\\lut_gnd.out",
      "to": "\\routing_segment_lut_gnd_output_0_0_to_lut_$auto$rtlil.cc:2714:MuxGate$167_input_0_2.in",
      "wire": "\\lut_gnd_output_0_0"
    },
    {
      "from": "\\routing_segment_lut_gnd_output_0_0_to_lut_$auto$rtlil.cc:2714:MuxGate$167_input_0_2.out",
      "to": "\\lut_$auto$rtlil.cc:2714:MuxGate$167.undefined",
      "wire": "\\lut_$auto$rtlil.cc:2714:MuxGate$167_input_0_2"
    },
    {
      "from": "\\lut_$auto$rtlil.cc:2714:MuxGate$167.out",
      "to": "\\routing_segment_lut_$auto$rtlil.cc:2714:MuxGate$167_output_0_0_to_latch_Q_input_0_0.in",
      "wire": "\\lut_$auto$rtlil.cc:2714:MuxGate$167_output_0_0"
    },
    {
      "from": "\\routing_segment_lut_$auto$rtlil.cc:2714:MuxGate$167_output_0_0_to_latch_Q_input_0_0.out",
      "to": "\\latch_Q.D",
      "wire": "\\latch_Q_input_0_0"
    },
    {
      "from": "\\lut_$auto$rtlil.cc:2714:MuxGate$169.out",
      "to": "\\routing_segment_lut_$auto$rtlil.cc:2714:MuxGate$169_output_0_0_to_latch_$sdff~3^Q~0_input_0_0.in",
      "wire": "\\lut_$auto$rtlil.cc:2714:MuxGate$169_output_0_0"
    },
    {
      "from": "\\routing_segment_lut_$auto$rtlil.cc:2714:MuxGate$169_output_0_0_to_latch_$sdff~3^Q~0_input_0_0.out",
      "to": "\\latch_$sdff~3^Q~0.D",
      "wire": "\\latch_$sdff~3^Q~0_input_0_0"
    },
    {
      "from": "\\latch_$sdff~3^Q~0.out",
      "to": "\\routing_segment_latch_$sdff~3^Q~0_output_0_0_to_lut_$auto$rtlil.cc:2714:MuxGate$167_input_0_1.in",
      "wire": "\\latch_$sdff~3^Q~0_output_0_0"
    },
    {
      "from": "\\routing_segment_latch_$sdff~3^Q~0_output_0_0_to_lut_$auto$rtlil.cc:2714:MuxGate$167_input_0_1.out",
      "to": "\\lut_$auto$rtlil.cc:2714:MuxGate$167.undefined",
      "wire": "\\lut_$auto$rtlil.cc:2714:MuxGate$167_input_0_1"
    },
    {
      "from": "\\lut_$auto$rtlil.cc:2714:MuxGate$171.out",
      "to": "\\routing_segment_lut_$auto$rtlil.cc:2714:MuxGate$171_output_0_0_to_latch_$sdff~1^Q~0_input_0_0.in",
      "wire": "\\lut_$auto$rtlil.cc:2714:MuxGate$171_output_0_0"
    },
    {
      "from": "\\routing_segment_lut_$auto$rtlil.cc:2714:MuxGate$171_output_0_0_to_latch_$sdff~1^Q~0_input_0_0.out",
      "to": "\\latch_$sdff~1^Q~0.D",
      "wire": "\\latch_$sdff~1^Q~0_input_0_0"
    },
    {
      "from": "\\latch_$sdff~1^Q~0.out",
      "to": "\\routing_segment_latch_$sdff~1^Q~0_output_0_0_to_lut_$auto$rtlil.cc:2714:MuxGate$173_input_0_0.in",
      "wire": "\\latch_$sdff~1^Q~0_output_0_0"
    },
    {
      "from": "\\routing_segment_latch_$sdff~1^Q~0_output_0_0_to_lut_$auto$rtlil.cc:2714:MuxGate$173_input_0_0.out",
      "to": "\\lut_$auto$rtlil.cc:2714:MuxGate$173.undefined",
      "wire": "\\lut_$auto$rtlil.cc:2714:MuxGate$173_input_0_0"
    },
    {
      "from": "\\lut_$auto$rtlil.cc:2714:MuxGate$173.out",
      "to": "\\routing_segment_lut_$auto$rtlil.cc:2714:MuxGate$173_output_0_0_to_latch_$sdff~2^Q~0_input_0_0.in",
      "wire": "\\lut_$auto$rtlil.cc:2714:MuxGate$173_output_0_0"
    },
    {
      "from": "\\routing_segment_lut_$auto$rtlil.cc:2714:MuxGate$173_output_0_0_to_latch_$sdff~2^Q~0_input_0_0.out",
      "to": "\\latch_$sdff~2^Q~0.D",
      "wire": "\\latch_$sdff~2^Q~0_input_0_0"
    },
    {
      "from": "\\latch_$sdff~2^Q~0.out",
      "to": "\\routing_segment_latch_$sdff~2^Q~0_output_0_0_to_lut_$auto$rtlil.cc:2714:MuxGate$169_input_0_3.in",
      "wire": "\\latch_$sdff~2^Q~0_output_0_0"
    },
    {
      "from": "\\routing_segment_latch_$sdff~2^Q~0_output_0_0_to_lut_$auto$rtlil.cc:2714:MuxGate$169_input_0_3.out",
      "to": "\\lut_$auto$rtlil.cc:2714:MuxGate$169.undefined",
      "wire": "\\lut_$auto$rtlil.cc:2714:MuxGate$169_input_0_3"
    },
    {
      "from": "\\lut_$auto$rtlil.cc:2714:MuxGate$175.out",
      "to": "\\routing_segment_lut_$auto$rtlil.cc:2714:MuxGate$175_output_0_0_to_latch_$sdff~0^Q~0_input_0_0.in",
      "wire": "\\lut_$auto$rtlil.cc:2714:MuxGate$175_output_0_0"
    },
    {
      "from": "\\routing_segment_lut_$auto$rtlil.cc:2714:MuxGate$175_output_0_0_to_latch_$sdff~0^Q~0_input_0_0.out",
      "to": "\\latch_$sdff~0^Q~0.D",
      "wire": "\\latch_$sdff~0^Q~0_input_0_0"
    },
    {
      "from": "\\latch_$sdff~0^Q~0.out",
      "to": "\\routing_segment_latch_$sdff~0^Q~0_output_0_0_to_lut_$auto$rtlil.cc:2714:MuxGate$171_input_0_2.in",
      "wire": "\\latch_$sdff~0^Q~0_output_0_0"
    },
    {
      "from": "\\routing_segment_latch_$sdff~0^Q~0_output_0_0_to_lut_$auto$rtlil.cc:2714:MuxGate$171_input_0_2.out",
      "to": "\\lut_$auto$rtlil.cc:2714:MuxGate$171.undefined",
      "wire": "\\lut_$auto$rtlil.cc:2714:MuxGate$171_input_0_2"
    }
  ],
  "summary": {
    "total_components": 11,
    "component_types": {
      "LUT": 6,
      "DFF": 5
    },
    "total_interconnects": 26,
    "total_ports": 4,
    "ports_by_type": {
      "input": 3,
      "output": 1
    },
    "total_connections": 40,
    "connectivity_matrix": [
      {
        "component": "\\lut_$auto$rtlil.cc:2714:MuxGate$175",
        "type": "LUT",
        "inputs": [
          "\\lut_$auto$rtlil.cc:2714:MuxGate$175_input_0_4",
          "\\lut_$auto$rtlil.cc:2714:MuxGate$175_input_0_3",
          "constant_0",
          "\\lut_$auto$rtlil.cc:2714:MuxGate$175_input_0_1",
          "constant_0"
        ],
        "outputs": [
          "\\lut_$auto$rtlil.cc:2714:MuxGate$175_output_0_0"
        ],
        "fanin": 3,
        "fanout": 1
      },
      {
        "component": "\\latch_$sdff~0^Q~0",
        "type": "DFF",
        "inputs": [
          "constant_0",
          "\\latch_$sdff~0^Q~0_input_0_0",
          "\\latch_$sdff~0^Q~0_clock_0_0"
        ],
        "outputs": [
          "\\latch_$sdff~0^Q~0_output_0_0"
        ],
        "fanin": 2,
        "fanout": 1
      },
      {
        "component": "\\lut_gnd",
        "type": "LUT",
        "inputs": [
          "constant_0",
          "constant_0",
          "constant_0",
          "constant_0",
          "constant_0"
        ],
        "outputs": [
          "\\lut_gnd_output_0_0"
        ],
        "fanin": 0,
        "fanout": 5
      },
      {
        "component": "\\lut_$auto$rtlil.cc:2714:MuxGate$173",
        "type": "LUT",
        "inputs": [
          "constant_0",
          "\\lut_$auto$rtlil.cc:2714:MuxGate$173_input_0_3",
          "constant_0",
          "\\lut_$auto$rtlil.cc:2714:MuxGate$173_input_0_1",
          "\\lut_$auto$rtlil.cc:2714:MuxGate$173_input_0_0"
        ],
        "outputs": [
          "\\lut_$auto$rtlil.cc:2714:MuxGate$173_output_0_0"
        ],
        "fanin": 3,
        "fanout": 1
      },
      {
        "component": "\\latch_$sdff~2^Q~0",
        "type": "DFF",
        "inputs": [
          "constant_0",
          "\\latch_$sdff~2^Q~0_input_0_0",
          "\\latch_$sdff~2^Q~0_clock_0_0"
        ],
        "outputs": [
          "\\latch_$sdff~2^Q~0_output_0_0"
        ],
        "fanin": 2,
        "fanout": 1
      },
      {
        "component": "\\lut_$auto$rtlil.cc:2714:MuxGate$171",
        "type": "LUT",
        "inputs": [
          "\\lut_$auto$rtlil.cc:2714:MuxGate$171_input_0_4",
          "constant_0",
          "\\lut_$auto$rtlil.cc:2714:MuxGate$171_input_0_2",
          "\\lut_$auto$rtlil.cc:2714:MuxGate$171_input_0_1",
          "constant_0"
        ],
        "outputs": [
          "\\lut_$auto$rtlil.cc:2714:MuxGate$171_output_0_0"
        ],
        "fanin": 3,
        "fanout": 1
      },
      {
        "component": "\\latch_$sdff~1^Q~0",
        "type": "DFF",
        "inputs": [
          "constant_0",
          "\\latch_$sdff~1^Q~0_input_0_0",
          "\\latch_$sdff~1^Q~0_clock_0_0"
        ],
        "outputs": [
          "\\latch_$sdff~1^Q~0_output_0_0"
        ],
        "fanin": 2,
        "fanout": 1
      },
      {
        "component": "\\lut_$auto$rtlil.cc:2714:MuxGate$169",
        "type": "LUT",
        "inputs": [
          "constant_0",
          "\\lut_$auto$rtlil.cc:2714:MuxGate$169_input_0_3",
          "\\lut_$auto$rtlil.cc:2714:MuxGate$169_input_0_2",
          "\\lut_$auto$rtlil.cc:2714:MuxGate$169_input_0_1",
          "constant_0"
        ],
        "outputs": [
          "\\lut_$auto$rtlil.cc:2714:MuxGate$169_output_0_0"
        ],
        "fanin": 3,
        "fanout": 1
      },
      {
        "component": "\\latch_$sdff~3^Q~0",
        "type": "DFF",
        "inputs": [
          "constant_0",
          "\\latch_$sdff~3^Q~0_input_0_0",
          "\\latch_$sdff~3^Q~0_clock_0_0"
        ],
        "outputs": [
          "\\latch_$sdff~3^Q~0_output_0_0"
        ],
        "fanin": 2,
        "fanout": 1
      },
      {
        "component": "\\lut_$auto$rtlil.cc:2714:MuxGate$167",
        "type": "LUT",
        "inputs": [
          "constant_0",
          "constant_0",
          "\\lut_$auto$rtlil.cc:2714:MuxGate$167_input_0_2",
          "\\lut_$auto$rtlil.cc:2714:MuxGate$167_input_0_1",
          "\\lut_$auto$rtlil.cc:2714:MuxGate$167_input_0_0"
        ],
        "outputs": [
          "\\lut_$auto$rtlil.cc:2714:MuxGate$167_output_0_0"
        ],
        "fanin": 3,
        "fanout": 1
      },
      {
        "component": "\\latch_Q",
        "type": "DFF",
        "inputs": [
          "constant_0",
          "\\latch_Q_input_0_0",
          "\\latch_Q_clock_0_0"
        ],
        "outputs": [
          "\\latch_Q_output_0_0"
        ],
        "fanin": 2,
        "fanout": 1
      }
    ]
  },
  "timing": {
    "delays": [
      {
        "cellType": "fpga_interconnect",
        "instance": "routing_segment_D_output_0_0_to_lut_\\$auto\\$rtlil\\.cc\\:2714\\:MuxGate\\$175_input_0_3",
        "type": "iopath",
        "inputPort": "datain",
        "outputPort": "dataout",
        "rise": {
          "min": 235.697,
          "typ": 235.697,
          "max": 235.697
        },
        "fall": {
          "min": 235.697,
          "typ": 235.697,
          "max": 235.697
        },
        "max_delay": 235.697
      },
      {
        "cellType": "fpga_interconnect",
        "instance": "routing_segment_async_reset_output_0_0_to_lut_\\$auto\\$rtlil\\.cc\\:2714\\:MuxGate\\$175_input_0_4",
        "type": "iopath",
        "inputPort": "datain",
        "outputPort": "dataout",
        "rise": {
          "min": 158.641,
          "typ": 158.641,
          "max": 158.641
        },
        "fall": {
          "min": 158.641,
          "typ": 158.641,
          "max": 158.641
        },
        "max_delay": 158.641
      },
      {
        "cellType": "fpga_interconnect",
        "instance": "routing_segment_async_reset_output_0_0_to_lut_\\$auto\\$rtlil\\.cc\\:2714\\:MuxGate\\$173_input_0_3",
        "type": "iopath",
        "inputPort": "datain",
        "outputPort": "dataout",
        "rise": {
          "min": 234.813,
          "typ": 234.813,
          "max": 234.813
        },
        "fall": {
          "min": 234.813,
          "typ": 234.813,
          "max": 234.813
        },
        "max_delay": 234.813
      },
      {
        "cellType": "fpga_interconnect",
        "instance": "routing_segment_async_reset_output_0_0_to_lut_\\$auto\\$rtlil\\.cc\\:2714\\:MuxGate\\$171_input_0_4",
        "type": "iopath",
        "inputPort": "datain",
        "outputPort": "dataout",
        "rise": {
          "min": 2228.53,
          "typ": 2228.53,
          "max": 2228.53
        },
        "fall": {
          "min": 2228.53,
          "typ": 2228.53,
          "max": 2228.53
        },
        "max_delay": 2228.53
      },
      {
        "cellType": "fpga_interconnect",
        "instance": "routing_segment_async_reset_output_0_0_to_lut_\\$auto\\$rtlil\\.cc\\:2714\\:MuxGate\\$169_input_0_1",
        "type": "iopath",
        "inputPort": "datain",
        "outputPort": "dataout",
        "rise": {
          "min": 698.03,
          "typ": 698.03,
          "max": 698.03
        },
        "fall": {
          "min": 698.03,
          "typ": 698.03,
          "max": 698.03
        },
        "max_delay": 698.03
      },
      {
        "cellType": "fpga_interconnect",
        "instance": "routing_segment_async_reset_output_0_0_to_lut_\\$auto\\$rtlil\\.cc\\:2714\\:MuxGate\\$167_input_0_0",
        "type": "iopath",
        "inputPort": "datain",
        "outputPort": "dataout",
        "rise": {
          "min": 848.604,
          "typ": 848.604,
          "max": 848.604
        },
        "fall": {
          "min": 848.604,
          "typ": 848.604,
          "max": 848.604
        },
        "max_delay": 848.604
      },
      {
        "cellType": "fpga_interconnect",
        "instance": "routing_segment_clk_output_0_0_to_latch_\\$sdff\\~0\\^Q\\~0_clock_0_0",
        "type": "iopath",
        "inputPort": "datain",
        "outputPort": "dataout",
        "rise": {
          "min": 10,
          "typ": 10,
          "max": 10
        },
        "fall": {
          "min": 10,
          "typ": 10,
          "max": 10
        },
        "max_delay": 10
      },
      {
        "cellType": "fpga_interconnect",
        "instance": "routing_segment_clk_output_0_0_to_latch_\\$sdff\\~2\\^Q\\~0_clock_0_0",
        "type": "iopath",
        "inputPort": "datain",
        "outputPort": "dataout",
        "rise": {
          "min": 10,
          "typ": 10,
          "max": 10
        },
        "fall": {
          "min": 10,
          "typ": 10,
          "max": 10
        },
        "max_delay": 10
      },
      {
        "cellType": "fpga_interconnect",
        "instance": "routing_segment_clk_output_0_0_to_latch_\\$sdff\\~1\\^Q\\~0_clock_0_0",
        "type": "iopath",
        "inputPort": "datain",
        "outputPort": "dataout",
        "rise": {
          "min": 10,
          "typ": 10,
          "max": 10
        },
        "fall": {
          "min": 10,
          "typ": 10,
          "max": 10
        },
        "max_delay": 10
      },
      {
        "cellType": "fpga_interconnect",
        "instance": "routing_segment_clk_output_0_0_to_latch_\\$sdff\\~3\\^Q\\~0_clock_0_0",
        "type": "iopath",
        "inputPort": "datain",
        "outputPort": "dataout",
        "rise": {
          "min": 10,
          "typ": 10,
          "max": 10
        },
        "fall": {
          "min": 10,
          "typ": 10,
          "max": 10
        },
        "max_delay": 10
      },
      {
        "cellType": "fpga_interconnect",
        "instance": "routing_segment_clk_output_0_0_to_latch_Q_clock_0_0",
        "type": "iopath",
        "inputPort": "datain",
        "outputPort": "dataout",
        "rise": {
          "min": 10,
          "typ": 10,
          "max": 10
        },
        "fall": {
          "min": 10,
          "typ": 10,
          "max": 10
        },
        "max_delay": 10
      },
      {
        "cellType": "fpga_interconnect",
        "instance": "routing_segment_latch_Q_output_0_0_to_Q_input_0_0",
        "type": "iopath",
        "inputPort": "datain",
        "outputPort": "dataout",
        "rise": {
          "min": 775.085,
          "typ": 775.085,
          "max": 775.085
        },
        "fall": {
          "min": 775.085,
          "typ": 775.085,
          "max": 775.085
        },
        "max_delay": 775.085
      },
      {
        "cellType": "fpga_interconnect",
        "instance": "routing_segment_lut_gnd_output_0_0_to_lut_\\$auto\\$rtlil\\.cc\\:2714\\:MuxGate\\$175_input_0_1",
        "type": "iopath",
        "inputPort": "datain",
        "outputPort": "dataout",
        "rise": {
          "min": 556,
          "typ": 556,
          "max": 556
        },
        "fall": {
          "min": 556,
          "typ": 556,
          "max": 556
        },
        "max_delay": 556
      },
      {
        "cellType": "fpga_interconnect",
        "instance": "routing_segment_lut_gnd_output_0_0_to_lut_\\$auto\\$rtlil\\.cc\\:2714\\:MuxGate\\$173_input_0_1",
        "type": "iopath",
        "inputPort": "datain",
        "outputPort": "dataout",
        "rise": {
          "min": 203,
          "typ": 203,
          "max": 203
        },
        "fall": {
          "min": 203,
          "typ": 203,
          "max": 203
        },
        "max_delay": 203
      },
      {
        "cellType": "fpga_interconnect",
        "instance": "routing_segment_lut_gnd_output_0_0_to_lut_\\$auto\\$rtlil\\.cc\\:2714\\:MuxGate\\$171_input_0_1",
        "type": "iopath",
        "inputPort": "datain",
        "outputPort": "dataout",
        "rise": {
          "min": 203,
          "typ": 203,
          "max": 203
        },
        "fall": {
          "min": 203,
          "typ": 203,
          "max": 203
        },
        "max_delay": 203
      },
      {
        "cellType": "fpga_interconnect",
        "instance": "routing_segment_lut_gnd_output_0_0_to_lut_\\$auto\\$rtlil\\.cc\\:2714\\:MuxGate\\$169_input_0_2",
        "type": "iopath",
        "inputPort": "datain",
        "outputPort": "dataout",
        "rise": {
          "min": 556,
          "typ": 556,
          "max": 556
        },
        "fall": {
          "min": 556,
          "typ": 556,
          "max": 556
        },
        "max_delay": 556
      },
      {
        "cellType": "fpga_interconnect",
        "instance": "routing_segment_lut_gnd_output_0_0_to_lut_\\$auto\\$rtlil\\.cc\\:2714\\:MuxGate\\$167_input_0_2",
        "type": "iopath",
        "inputPort": "datain",
        "outputPort": "dataout",
        "rise": {
          "min": 556,
          "typ": 556,
          "max": 556
        },
        "fall": {
          "min": 556,
          "typ": 556,
          "max": 556
        },
        "max_delay": 556
      },
      {
        "cellType": "fpga_interconnect",
        "instance": "routing_segment_lut_\\$auto\\$rtlil\\.cc\\:2714\\:MuxGate\\$167_output_0_0_to_latch_Q_input_0_0",
        "type": "iopath",
        "inputPort": "datain",
        "outputPort": "dataout",
        "rise": {
          "min": 96,
          "typ": 96,
          "max": 96
        },
        "fall": {
          "min": 96,
          "typ": 96,
          "max": 96
        },
        "max_delay": 96
      },
      {
        "cellType": "fpga_interconnect",
        "instance": "routing_segment_lut_\\$auto\\$rtlil\\.cc\\:2714\\:MuxGate\\$169_output_0_0_to_latch_\\$sdff\\~3\\^Q\\~0_input_0_0",
        "type": "iopath",
        "inputPort": "datain",
        "outputPort": "dataout",
        "rise": {
          "min": 96,
          "typ": 96,
          "max": 96
        },
        "fall": {
          "min": 96,
          "typ": 96,
          "max": 96
        },
        "max_delay": 96
      },
      {
        "cellType": "fpga_interconnect",
        "instance": "routing_segment_latch_\\$sdff\\~3\\^Q\\~0_output_0_0_to_lut_\\$auto\\$rtlil\\.cc\\:2714\\:MuxGate\\$167_input_0_1",
        "type": "iopath",
        "inputPort": "datain",
        "outputPort": "dataout",
        "rise": {
          "min": 0,
          "typ": 0,
          "max": 0
        },
        "fall": {
          "min": 0,
          "typ": 0,
          "max": 0
        },
        "max_delay": 0
      },
      {
        "cellType": "fpga_interconnect",
        "instance": "routing_segment_lut_\\$auto\\$rtlil\\.cc\\:2714\\:MuxGate\\$171_output_0_0_to_latch_\\$sdff\\~1\\^Q\\~0_input_0_0",
        "type": "iopath",
        "inputPort": "datain",
        "outputPort": "dataout",
        "rise": {
          "min": 107,
          "typ": 107,
          "max": 107
        },
        "fall": {
          "min": 107,
          "typ": 107,
          "max": 107
        },
        "max_delay": 107
      },
      {
        "cellType": "fpga_interconnect",
        "instance": "routing_segment_latch_\\$sdff\\~1\\^Q\\~0_output_0_0_to_lut_\\$auto\\$rtlil\\.cc\\:2714\\:MuxGate\\$173_input_0_0",
        "type": "iopath",
        "inputPort": "datain",
        "outputPort": "dataout",
        "rise": {
          "min": 173,
          "typ": 173,
          "max": 173
        },
        "fall": {
          "min": 173,
          "typ": 173,
          "max": 173
        },
        "max_delay": 173
      },
      {
        "cellType": "fpga_interconnect",
        "instance": "routing_segment_lut_\\$auto\\$rtlil\\.cc\\:2714\\:MuxGate\\$173_output_0_0_to_latch_\\$sdff\\~2\\^Q\\~0_input_0_0",
        "type": "iopath",
        "inputPort": "datain",
        "outputPort": "dataout",
        "rise": {
          "min": 107,
          "typ": 107,
          "max": 107
        },
        "fall": {
          "min": 107,
          "typ": 107,
          "max": 107
        },
        "max_delay": 107
      },
      {
        "cellType": "fpga_interconnect",
        "instance": "routing_segment_latch_\\$sdff\\~2\\^Q\\~0_output_0_0_to_lut_\\$auto\\$rtlil\\.cc\\:2714\\:MuxGate\\$169_input_0_3",
        "type": "iopath",
        "inputPort": "datain",
        "outputPort": "dataout",
        "rise": {
          "min": 173,
          "typ": 173,
          "max": 173
        },
        "fall": {
          "min": 173,
          "typ": 173,
          "max": 173
        },
        "max_delay": 173
      },
      {
        "cellType": "fpga_interconnect",
        "instance": "routing_segment_lut_\\$auto\\$rtlil\\.cc\\:2714\\:MuxGate\\$175_output_0_0_to_latch_\\$sdff\\~0\\^Q\\~0_input_0_0",
        "type": "iopath",
        "inputPort": "datain",
        "outputPort": "dataout",
        "rise": {
          "min": 107,
          "typ": 107,
          "max": 107
        },
        "fall": {
          "min": 107,
          "typ": 107,
          "max": 107
        },
        "max_delay": 107
      },
      {
        "cellType": "fpga_interconnect",
        "instance": "routing_segment_latch_\\$sdff\\~0\\^Q\\~0_output_0_0_to_lut_\\$auto\\$rtlil\\.cc\\:2714\\:MuxGate\\$171_input_0_2",
        "type": "iopath",
        "inputPort": "datain",
        "outputPort": "dataout",
        "rise": {
          "min": 526,
          "typ": 526,
          "max": 526
        },
        "fall": {
          "min": 526,
          "typ": 526,
          "max": 526
        },
        "max_delay": 526
      }
    ],
    "summary": {
      "total_delays": 26,
      "max_delay": 2228.53,
      "components_with_timing": 26
    }
  }
}