Data cache: miss, set = 0
Memory: 8f000000
Data cache: miss, set = 0
Memory: 8f001000
8f000000
Data cache: hit, set = 0, entry = 0:
    8f000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
    00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
Memory: 8f000000
Data cache: miss, set = 0
Memory: 8f001000
8f001000
Data cache: hit, set = 0, entry = 0:
    8f000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
    00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
Memory: 8f000000
Data cache: hit, set = 0, entry = 1:
    8f001000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
    00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
Memory: 8f001000
8f000000
Data cache: hit, set = 0, entry = 0:
    8f000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
    00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
Memory: 8f000000
Data cache: hit, set = 0, entry = 1:
    8f001000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
    00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
Memory: 8f001000
8f001000
Data cache: hit, set = 0, entry = 0:
    8f000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
    00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
Memory: 8f000000
Data cache: hit, set = 0, entry = 1:
    8f001000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
    00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
Memory: 8f001000
Instructions executed: 4
Data cache access count: 4
Data cache miss rate: 0.500000
memory access count: 6
CPU cycle count: 4
Stall cycles accessing memory: 354
Average CPI (ideal): 1.000000
Average CPI (actual): 89.500000
