#! /usr/local/Cellar/icarus-verilog/10.0/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f8431c12500 .scope module, "test" "test" 2 3;
 .timescale 0 0;
v0x7f8431c334a0_0 .var "a", 31 0;
v0x7f8431c33570_0 .var "b", 31 0;
v0x7f8431c33600_0 .var "clk", 0 0;
v0x7f8431c336b0_0 .net "debug", 31 0, v0x7f8431c32f00_0;  1 drivers
v0x7f8431c33760_0 .net "value", 31 0, v0x7f8431c33220_0;  1 drivers
S_0x7f8431c044e0 .scope module, "c1" "floating" 2 25, 3 1 0, S_0x7f8431c12500;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 1 "negate"
    .port_info 3 /OUTPUT 32 "out"
    .port_info 4 /OUTPUT 32 "debug"
    .port_info 5 /INPUT 1 "clk"
    .port_info 6 /INPUT 1 "enable"
v0x7f8431c32950_0 .net "a", 31 0, v0x7f8431c33570_0;  1 drivers
v0x7f8431c32a10_0 .var "aExp", 7 0;
v0x7f8431c32ab0_0 .var "aMant", 31 0;
v0x7f8431c32b60_0 .net "b", 31 0, v0x7f8431c334a0_0;  1 drivers
v0x7f8431c32c10_0 .var "bExp", 7 0;
v0x7f8431c32d00_0 .var "bMant", 31 0;
v0x7f8431c32db0_0 .net "clk", 0 0, v0x7f8431c33600_0;  1 drivers
v0x7f8431c32e50_0 .var "clz", 31 0;
v0x7f8431c32f00_0 .var "debug", 31 0;
L_0x10b6c1050 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f8431c33010_0 .net "enable", 0 0, L_0x10b6c1050;  1 drivers
L_0x10b6c1008 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f8431c330c0_0 .net "negate", 0 0, L_0x10b6c1008;  1 drivers
v0x7f8431c33170_0 .var "normMant", 31 0;
v0x7f8431c33220_0 .var "out", 31 0;
v0x7f8431c332d0_0 .var "sign", 1 0;
v0x7f8431c33380_0 .var "totalMant", 31 0;
E_0x7f8431c20e80 .event posedge, v0x7f8431c33010_0, v0x7f8431c32db0_0;
S_0x7f8431c21fd0 .scope task, "CLZ" "CLZ" 4 44, 4 44 0, S_0x7f8431c044e0;
 .timescale 0 0;
v0x7f8431c12660_0 .var "inter", 31 0;
v0x7f8431c31930_0 .var "num", 31 0;
v0x7f8431c319d0_0 .var "res", 31 0;
TD_test.c1.CLZ ;
    %load/vec4 v0x7f8431c31930_0;
    %store/vec4 v0x7f8431c12660_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8431c319d0_0, 0, 32;
    %load/vec4 v0x7f8431c12660_0;
    %parti/s 16, 16, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x7f8431c319d0_0;
    %addi 16, 0, 32;
    %store/vec4 v0x7f8431c319d0_0, 0, 32;
    %load/vec4 v0x7f8431c12660_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8431c12660_0, 4, 16;
T_0.0 ;
    %load/vec4 v0x7f8431c12660_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x7f8431c319d0_0;
    %addi 8, 0, 32;
    %store/vec4 v0x7f8431c319d0_0, 0, 32;
    %load/vec4 v0x7f8431c12660_0;
    %parti/s 10, 16, 6;
    %pad/u 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8431c12660_0, 4, 8;
T_0.2 ;
    %load/vec4 v0x7f8431c12660_0;
    %parti/s 4, 28, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0x7f8431c319d0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7f8431c319d0_0, 0, 32;
    %load/vec4 v0x7f8431c12660_0;
    %parti/s 4, 24, 6;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8431c12660_0, 4, 4;
T_0.4 ;
    %load/vec4 v0x7f8431c12660_0;
    %parti/s 2, 30, 6;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_0.6, 4;
    %load/vec4 v0x7f8431c319d0_0;
    %addi 2, 0, 32;
    %store/vec4 v0x7f8431c319d0_0, 0, 32;
    %load/vec4 v0x7f8431c12660_0;
    %parti/s 2, 28, 6;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8431c12660_0, 4, 2;
T_0.6 ;
    %load/vec4 v0x7f8431c12660_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.8, 4;
    %load/vec4 v0x7f8431c319d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8431c319d0_0, 0, 32;
    %load/vec4 v0x7f8431c12660_0;
    %parti/s 1, 30, 6;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8431c12660_0, 4, 1;
T_0.8 ;
    %load/vec4 v0x7f8431c12660_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.10, 4;
    %load/vec4 v0x7f8431c319d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8431c319d0_0, 0, 32;
T_0.10 ;
    %end;
S_0x7f8431c31a80 .scope task, "NormalizeMantissa" "NormalizeMantissa" 4 83, 4 83 0, S_0x7f8431c044e0;
 .timescale 0 0;
v0x7f8431c31c40_0 .var "nmClz", 31 0;
v0x7f8431c31cf0_0 .var "nmMant", 31 0;
v0x7f8431c31da0_0 .var "nmNorm", 31 0;
TD_test.c1.NormalizeMantissa ;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7f8431c31c40_0;
    %cmp/u;
    %jmp/0xz  T_1.12, 5;
    %load/vec4 v0x7f8431c31cf0_0;
    %load/vec4 v0x7f8431c31c40_0;
    %subi 8, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7f8431c31da0_0, 0, 32;
    %jmp T_1.13;
T_1.12 ;
    %load/vec4 v0x7f8431c31cf0_0;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7f8431c31c40_0;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x7f8431c31da0_0, 0, 32;
T_1.13 ;
    %end;
S_0x7f8431c31e60 .scope task, "SignedShiftRight" "SignedShiftRight" 4 23, 4 23 0, S_0x7f8431c044e0;
 .timescale 0 0;
v0x7f8431c32030_0 .var "leading", 31 0;
v0x7f8431c320e0_0 .var "mask", 31 0;
v0x7f8431c32190_0 .var "ssin", 31 0;
v0x7f8431c32250_0 .var "ssout", 31 0;
v0x7f8431c32300_0 .var "ssshift", 31 0;
TD_test.c1.SignedShiftRight ;
    %load/vec4 v0x7f8431c32190_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x7f8431c32030_0, 0, 32;
    %jmp T_2.15;
T_2.14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8431c32030_0, 0, 32;
T_2.15 ;
    %pushi/vec4 4294967295, 0, 32;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x7f8431c32300_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7f8431c320e0_0, 0, 32;
    %load/vec4 v0x7f8431c320e0_0;
    %load/vec4 v0x7f8431c32030_0;
    %and;
    %load/vec4 v0x7f8431c320e0_0;
    %inv;
    %load/vec4 v0x7f8431c32190_0;
    %ix/getv 4, v0x7f8431c32300_0;
    %shiftr 4;
    %and;
    %or;
    %store/vec4 v0x7f8431c32250_0, 0, 32;
    %end;
S_0x7f8431c323f0 .scope task, "UnpackFloat" "UnpackFloat" 4 1, 4 1 0, S_0x7f8431c044e0;
 .timescale 0 0;
v0x7f8431c325a0_0 .var "exp", 7 0;
v0x7f8431c32660_0 .var "mant", 31 0;
v0x7f8431c32700_0 .var "neg", 0 0;
v0x7f8431c327b0_0 .var "num", 31 0;
v0x7f8431c32860_0 .var "unsignedMant", 31 0;
TD_test.c1.UnpackFloat ;
    %pushi/vec4 1, 0, 9;
    %load/vec4 v0x7f8431c327b0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f8431c32860_0, 0, 32;
    %load/vec4 v0x7f8431c327b0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %load/vec4 v0x7f8431c32700_0;
    %pad/u 32;
    %xor;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.16, 4;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x7f8431c32860_0;
    %inv;
    %add;
    %store/vec4 v0x7f8431c32660_0, 0, 32;
    %jmp T_3.17;
T_3.16 ;
    %load/vec4 v0x7f8431c32860_0;
    %store/vec4 v0x7f8431c32660_0, 0, 32;
T_3.17 ;
    %load/vec4 v0x7f8431c327b0_0;
    %parti/s 8, 23, 6;
    %store/vec4 v0x7f8431c325a0_0, 0, 8;
    %end;
    .scope S_0x7f8431c044e0;
T_4 ;
    %wait E_0x7f8431c20e80;
    %load/vec4 v0x7f8431c33010_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x7f8431c32950_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x7f8431c32b60_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %jmp/0xz  T_4.2, 5;
    %load/vec4 v0x7f8431c32950_0;
    %store/vec4 v0x7f8431c327b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8431c32700_0, 0, 1;
    %fork TD_test.c1.UnpackFloat, S_0x7f8431c323f0;
    %join;
    %load/vec4 v0x7f8431c32660_0;
    %store/vec4 v0x7f8431c32ab0_0, 0, 32;
    %load/vec4 v0x7f8431c325a0_0;
    %store/vec4 v0x7f8431c32a10_0, 0, 8;
    %load/vec4 v0x7f8431c32b60_0;
    %store/vec4 v0x7f8431c327b0_0, 0, 32;
    %load/vec4 v0x7f8431c330c0_0;
    %store/vec4 v0x7f8431c32700_0, 0, 1;
    %fork TD_test.c1.UnpackFloat, S_0x7f8431c323f0;
    %join;
    %load/vec4 v0x7f8431c32660_0;
    %store/vec4 v0x7f8431c32d00_0, 0, 32;
    %load/vec4 v0x7f8431c325a0_0;
    %store/vec4 v0x7f8431c32c10_0, 0, 8;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x7f8431c32b60_0;
    %store/vec4 v0x7f8431c327b0_0, 0, 32;
    %load/vec4 v0x7f8431c330c0_0;
    %store/vec4 v0x7f8431c32700_0, 0, 1;
    %fork TD_test.c1.UnpackFloat, S_0x7f8431c323f0;
    %join;
    %load/vec4 v0x7f8431c32660_0;
    %store/vec4 v0x7f8431c32ab0_0, 0, 32;
    %load/vec4 v0x7f8431c325a0_0;
    %store/vec4 v0x7f8431c32a10_0, 0, 8;
    %load/vec4 v0x7f8431c32950_0;
    %store/vec4 v0x7f8431c327b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8431c32700_0, 0, 1;
    %fork TD_test.c1.UnpackFloat, S_0x7f8431c323f0;
    %join;
    %load/vec4 v0x7f8431c32660_0;
    %store/vec4 v0x7f8431c32d00_0, 0, 32;
    %load/vec4 v0x7f8431c325a0_0;
    %store/vec4 v0x7f8431c32c10_0, 0, 8;
T_4.3 ;
    %load/vec4 v0x7f8431c32ab0_0;
    %store/vec4 v0x7f8431c32190_0, 0, 32;
    %load/vec4 v0x7f8431c32c10_0;
    %pad/u 32;
    %load/vec4 v0x7f8431c32a10_0;
    %pad/u 32;
    %sub;
    %store/vec4 v0x7f8431c32300_0, 0, 32;
    %fork TD_test.c1.SignedShiftRight, S_0x7f8431c31e60;
    %join;
    %load/vec4 v0x7f8431c32250_0;
    %store/vec4 v0x7f8431c33380_0, 0, 32;
    %load/vec4 v0x7f8431c33380_0;
    %load/vec4 v0x7f8431c32d00_0;
    %add;
    %store/vec4 v0x7f8431c33380_0, 0, 32;
    %load/vec4 v0x7f8431c33380_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.4, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f8431c332d0_0, 0, 2;
    %load/vec4 v0x7f8431c33380_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8431c33380_0, 0, 32;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f8431c332d0_0, 0, 2;
T_4.5 ;
    %load/vec4 v0x7f8431c33380_0;
    %store/vec4 v0x7f8431c31930_0, 0, 32;
    %fork TD_test.c1.CLZ, S_0x7f8431c21fd0;
    %join;
    %load/vec4 v0x7f8431c319d0_0;
    %store/vec4 v0x7f8431c32e50_0, 0, 32;
    %load/vec4 v0x7f8431c33380_0;
    %store/vec4 v0x7f8431c31cf0_0, 0, 32;
    %load/vec4 v0x7f8431c32e50_0;
    %store/vec4 v0x7f8431c31c40_0, 0, 32;
    %fork TD_test.c1.NormalizeMantissa, S_0x7f8431c31a80;
    %join;
    %load/vec4 v0x7f8431c31da0_0;
    %store/vec4 v0x7f8431c33170_0, 0, 32;
    %load/vec4 v0x7f8431c332d0_0;
    %pad/u 1;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8431c33220_0, 4, 1;
    %load/vec4 v0x7f8431c32c10_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7f8431c32e50_0;
    %sub;
    %add;
    %pad/u 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8431c33220_0, 4, 8;
    %load/vec4 v0x7f8431c33170_0;
    %parti/s 23, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8431c33220_0, 4, 23;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 2748, 0, 32;
    %store/vec4 v0x7f8431c33220_0, 0, 32;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7f8431c12500;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8431c33600_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x7f8431c12500;
T_6 ;
    %delay 5, 0;
    %load/vec4 v0x7f8431c33600_0;
    %nor/r;
    %store/vec4 v0x7f8431c33600_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7f8431c12500;
T_7 ;
    %pushi/vec4 1148846080, 0, 32;
    %assign/vec4 v0x7f8431c334a0_0, 0;
    %pushi/vec4 3240099840, 0, 32;
    %assign/vec4 v0x7f8431c33570_0, 0;
    %delay 20, 0;
    %vpi_call 2 20 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x7f8431c12500;
T_8 ;
    %vpi_call 2 28 "$monitor", "At time %t, value = %h, debug = %h", $time, v0x7f8431c33760_0, v0x7f8431c336b0_0 {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "floating_tb.v";
    "floating.v";
    "./FloatingHelper.v";
