
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1097.750 ; gain = 55.805 ; free physical = 1139 ; free virtual = 8746
Command: synth_design -top top -part xc7vx690tffg1761-3
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/identifier_ip/identifier_ip.xci

Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14580 
WARNING: [Synth 8-2507] parameter declaration becomes local in small_fifo with formal parameter declaration list [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/small_fifo.v:67]
WARNING: [Synth 8-2306] macro REG_ID_DEFAULT redefined [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/input_arbiter_ip/hdl/input_arbiter_cpu_regs_defines.v:44]
WARNING: [Synth 8-2306] macro REG_ID_DEFAULT redefined [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_queues_ip/hdl/output_queues_cpu_regs_defines.v:44]
WARNING: [Synth 8-2306] macro REG_ID_DEFAULT redefined [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/nf_10g_interface_ip/hdl/nf_10g_interface_cpu_regs_defines.v:44]
WARNING: [Synth 8-2306] macro REG_PKTIN_ADDR redefined [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/nf_10g_interface_ip/hdl/nf_10g_interface_cpu_regs_defines.v:75]
WARNING: [Synth 8-2306] macro REG_PKTOUT_ADDR redefined [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/nf_10g_interface_ip/hdl/nf_10g_interface_cpu_regs_defines.v:80]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:29 ; elapsed = 00:02:37 . Memory (MB): peak = 1266.516 ; gain = 338.074 ; free physical = 895 ; free virtual = 8616
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/hdl/top.v:43]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/hdl/top.v:432]
INFO: [Synth 8-638] synthesizing module 'OBUF' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21927]
INFO: [Synth 8-256] done synthesizing module 'OBUF' (1#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21927]
INFO: [Synth 8-638] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-256] done synthesizing module 'IBUF' (2#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-638] synthesizing module 'IBUFDS_GTE2' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14298]
INFO: [Synth 8-256] done synthesizing module 'IBUFDS_GTE2' (3#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14298]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17333]
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (4#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17333]
INFO: [Synth 8-638] synthesizing module 'axi_clocking' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/hdl/axi_clocking.v:44]
INFO: [Synth 8-638] synthesizing module 'IBUFDS' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14161]
INFO: [Synth 8-256] done synthesizing module 'IBUFDS' (5#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14161]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_ip' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.v:70]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_ip_clk_wiz' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip_clk_wiz.v:68]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip_clk_wiz.v:124]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip_clk_wiz.v:124]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (6#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (7#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BUFGCE' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:617]
INFO: [Synth 8-256] done synthesizing module 'BUFGCE' (8#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:617]
INFO: [Synth 8-638] synthesizing module 'BUFH' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'BUFH' (9#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_ip_clk_wiz' (10#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip_clk_wiz.v:68]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_ip' (11#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.v:70]
INFO: [Synth 8-256] done synthesizing module 'axi_clocking' (12#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/hdl/axi_clocking.v:44]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset_ip' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/proc_sys_reset_ip/synth/proc_sys_reset_ip.vhd:71]
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/proc_sys_reset_ip/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/proc_sys_reset_ip/synth/proc_sys_reset_ip.vhd:116]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/proc_sys_reset_ip/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/proc_sys_reset_ip/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-3491] module 'SRL16' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43312' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/proc_sys_reset_ip/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43312]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (13#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43312]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/proc_sys_reset_ip/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/proc_sys_reset_ip/hdl/lib_cdc_v1_0_rfs.vhd:514]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/proc_sys_reset_ip/hdl/lib_cdc_v1_0_rfs.vhd:545]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/proc_sys_reset_ip/hdl/lib_cdc_v1_0_rfs.vhd:554]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/proc_sys_reset_ip/hdl/lib_cdc_v1_0_rfs.vhd:564]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/proc_sys_reset_ip/hdl/lib_cdc_v1_0_rfs.vhd:574]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/proc_sys_reset_ip/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (14#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/proc_sys_reset_ip/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (15#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/proc_sys_reset_ip/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/proc_sys_reset_ip/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/proc_sys_reset_ip/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (16#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/proc_sys_reset_ip/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (17#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/proc_sys_reset_ip/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (18#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/proc_sys_reset_ip/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset_ip' (19#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/proc_sys_reset_ip/synth/proc_sys_reset_ip.vhd:71]
INFO: [Synth 8-638] synthesizing module 'nf_datapath' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/hdl/nf_datapath.v:44]
INFO: [Synth 8-638] synthesizing module 'input_arbiter_ip' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/input_arbiter_ip/synth/input_arbiter_ip.v:56]
INFO: [Synth 8-638] synthesizing module 'input_arbiter' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/input_arbiter_ip/hdl/input_arbiter.v:55]
INFO: [Synth 8-638] synthesizing module 'fallthrough_small_fifo' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/fallthrough_small_fifo.v:46]
INFO: [Synth 8-638] synthesizing module 'small_fifo' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/small_fifo.v:44]
INFO: [Synth 8-256] done synthesizing module 'small_fifo' (20#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/small_fifo.v:44]
INFO: [Synth 8-256] done synthesizing module 'fallthrough_small_fifo' (21#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/fallthrough_small_fifo.v:46]
INFO: [Synth 8-638] synthesizing module 'input_arbiter_cpu_regs' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/input_arbiter_ip/hdl/input_arbiter_cpu_regs.v:42]
INFO: [Synth 8-155] case statement is not full and has no default [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/input_arbiter_ip/hdl/input_arbiter_cpu_regs.v:305]
INFO: [Synth 8-256] done synthesizing module 'input_arbiter_cpu_regs' (22#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/input_arbiter_ip/hdl/input_arbiter_cpu_regs.v:42]
INFO: [Synth 8-256] done synthesizing module 'input_arbiter' (23#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/input_arbiter_ip/hdl/input_arbiter.v:55]
INFO: [Synth 8-256] done synthesizing module 'input_arbiter_ip' (24#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/input_arbiter_ip/synth/input_arbiter_ip.v:56]
INFO: [Synth 8-638] synthesizing module 'output_port_lookup_ip' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/synth/output_port_lookup_ip.v:56]
INFO: [Synth 8-638] synthesizing module 'switch_output_port_lookup' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/switch_output_port_lookup.v:54]
INFO: [Synth 8-638] synthesizing module 'fallthrough_small_fifo__parameterized0' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/fallthrough_small_fifo.v:46]
INFO: [Synth 8-638] synthesizing module 'small_fifo__parameterized0' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/small_fifo.v:44]
INFO: [Synth 8-256] done synthesizing module 'small_fifo__parameterized0' (24#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/small_fifo.v:44]
INFO: [Synth 8-256] done synthesizing module 'fallthrough_small_fifo__parameterized0' (24#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/fallthrough_small_fifo.v:46]
INFO: [Synth 8-638] synthesizing module 'eth_parser' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/eth_parser.v:53]
INFO: [Synth 8-155] case statement is not full and has no default [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/eth_parser.v:101]
INFO: [Synth 8-256] done synthesizing module 'eth_parser' (25#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/eth_parser.v:53]
INFO: [Synth 8-638] synthesizing module 'mac_cam_lut' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/mac_cam_lut.v:51]
INFO: [Synth 8-638] synthesizing module 'cam' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/verilog/cam.v:32]
INFO: [Synth 8-638] synthesizing module 'cam_wrapper' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/verilog/cam_wrapper.v:32]
INFO: [Synth 8-638] synthesizing module 'cam_top' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/vhdl/cam/cam_top.vhd:173]
INFO: [Synth 8-638] synthesizing module 'cam_rtl' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/vhdl/cam/cam_rtl.vhd:272]
INFO: [Synth 8-638] synthesizing module 'cam_input' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/vhdl/cam/cam_input.vhd:216]
INFO: [Synth 8-256] done synthesizing module 'cam_input' (26#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/vhdl/cam/cam_input.vhd:216]
INFO: [Synth 8-638] synthesizing module 'cam_mem' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/vhdl/cam/cam_mem.vhd:196]
INFO: [Synth 8-638] synthesizing module 'cam_mem_blk' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/vhdl/cam/cam_mem_blk.vhd:149]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_dmem' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/vhdl/cam/dmem.vhd:104]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/vhdl/cam/dmem.vhd:191]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_dmem' (27#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/vhdl/cam/dmem.vhd:104]
INFO: [Synth 8-226] default block is never used [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/vhdl/cam/cam_mem_blk.vhd:525]
INFO: [Synth 8-638] synthesizing module 'cam_mem_blk_extdepth' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/vhdl/cam/cam_mem_blk_extdepth.vhd:170]
INFO: [Synth 8-638] synthesizing module 'cam_mem_blk_extdepth_prim' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/vhdl/cam/cam_mem_blk_extdepth_prim.vhd:135]
INFO: [Synth 8-3491] module 'BRAM_TDP_MACRO' declared at '/opt/Xilinx/Vivado/2016.4/data/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd:37' bound to instance 'BRAM_TDP_MACRO_inst' of component 'BRAM_TDP_MACRO' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/vhdl/cam/cam_mem_blk_extdepth_prim.vhd:483]
INFO: [Synth 8-638] synthesizing module 'unimacro_BRAM_TDP_MACRO' [/opt/Xilinx/Vivado/2016.4/data/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd:225]
INFO: [Synth 8-113] binding component instance 'ram36' to cell 'RAMB36' [/opt/Xilinx/Vivado/2016.4/data/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd:1938]
INFO: [Synth 8-256] done synthesizing module 'unimacro_BRAM_TDP_MACRO' (28#1) [/opt/Xilinx/Vivado/2016.4/data/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd:225]
INFO: [Synth 8-256] done synthesizing module 'cam_mem_blk_extdepth_prim' (29#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/vhdl/cam/cam_mem_blk_extdepth_prim.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'cam_mem_blk_extdepth' (30#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/vhdl/cam/cam_mem_blk_extdepth.vhd:170]
INFO: [Synth 8-638] synthesizing module 'cam_mem_blk_extdepth__parameterized0' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/vhdl/cam/cam_mem_blk_extdepth.vhd:170]
INFO: [Synth 8-638] synthesizing module 'cam_mem_blk_extdepth_prim__parameterized0' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/vhdl/cam/cam_mem_blk_extdepth_prim.vhd:135]
INFO: [Synth 8-3491] module 'BRAM_TDP_MACRO' declared at '/opt/Xilinx/Vivado/2016.4/data/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd:37' bound to instance 'BRAM_TDP_MACRO_inst' of component 'BRAM_TDP_MACRO' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/vhdl/cam/cam_mem_blk_extdepth_prim.vhd:483]
INFO: [Synth 8-256] done synthesizing module 'cam_mem_blk_extdepth_prim__parameterized0' (30#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/vhdl/cam/cam_mem_blk_extdepth_prim.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'cam_mem_blk_extdepth__parameterized0' (30#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/vhdl/cam/cam_mem_blk_extdepth.vhd:170]
INFO: [Synth 8-638] synthesizing module 'cam_mem_blk_extdepth__parameterized1' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/vhdl/cam/cam_mem_blk_extdepth.vhd:170]
INFO: [Synth 8-638] synthesizing module 'cam_mem_blk_extdepth_prim__parameterized1' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/vhdl/cam/cam_mem_blk_extdepth_prim.vhd:135]
INFO: [Synth 8-3491] module 'BRAM_TDP_MACRO' declared at '/opt/Xilinx/Vivado/2016.4/data/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd:37' bound to instance 'BRAM_TDP_MACRO_inst' of component 'BRAM_TDP_MACRO' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/vhdl/cam/cam_mem_blk_extdepth_prim.vhd:483]
INFO: [Synth 8-256] done synthesizing module 'cam_mem_blk_extdepth_prim__parameterized1' (30#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/vhdl/cam/cam_mem_blk_extdepth_prim.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'cam_mem_blk_extdepth__parameterized1' (30#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/vhdl/cam/cam_mem_blk_extdepth.vhd:170]
INFO: [Synth 8-638] synthesizing module 'cam_mem_blk_extdepth__parameterized2' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/vhdl/cam/cam_mem_blk_extdepth.vhd:170]
INFO: [Synth 8-638] synthesizing module 'cam_mem_blk_extdepth_prim__parameterized2' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/vhdl/cam/cam_mem_blk_extdepth_prim.vhd:135]
INFO: [Synth 8-3491] module 'BRAM_TDP_MACRO' declared at '/opt/Xilinx/Vivado/2016.4/data/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd:37' bound to instance 'BRAM_TDP_MACRO_inst' of component 'BRAM_TDP_MACRO' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/vhdl/cam/cam_mem_blk_extdepth_prim.vhd:483]
INFO: [Synth 8-256] done synthesizing module 'cam_mem_blk_extdepth_prim__parameterized2' (30#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/vhdl/cam/cam_mem_blk_extdepth_prim.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'cam_mem_blk_extdepth__parameterized2' (30#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/vhdl/cam/cam_mem_blk_extdepth.vhd:170]
INFO: [Synth 8-638] synthesizing module 'cam_mem_blk_extdepth__parameterized3' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/vhdl/cam/cam_mem_blk_extdepth.vhd:170]
INFO: [Synth 8-638] synthesizing module 'cam_mem_blk_extdepth_prim__parameterized3' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/vhdl/cam/cam_mem_blk_extdepth_prim.vhd:135]
INFO: [Synth 8-3491] module 'BRAM_TDP_MACRO' declared at '/opt/Xilinx/Vivado/2016.4/data/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd:37' bound to instance 'BRAM_TDP_MACRO_inst' of component 'BRAM_TDP_MACRO' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/vhdl/cam/cam_mem_blk_extdepth_prim.vhd:483]
INFO: [Synth 8-256] done synthesizing module 'cam_mem_blk_extdepth_prim__parameterized3' (30#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/vhdl/cam/cam_mem_blk_extdepth_prim.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'cam_mem_blk_extdepth__parameterized3' (30#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/vhdl/cam/cam_mem_blk_extdepth.vhd:170]
INFO: [Synth 8-256] done synthesizing module 'cam_mem_blk' (31#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/vhdl/cam/cam_mem_blk.vhd:149]
INFO: [Synth 8-256] done synthesizing module 'cam_mem' (32#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/vhdl/cam/cam_mem.vhd:196]
INFO: [Synth 8-638] synthesizing module 'cam_match_enc' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/vhdl/cam/cam_match_enc.vhd:107]
INFO: [Synth 8-256] done synthesizing module 'cam_match_enc' (33#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/vhdl/cam/cam_match_enc.vhd:107]
INFO: [Synth 8-638] synthesizing module 'cam_control' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/vhdl/cam/cam_control.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'cam_control' (34#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/vhdl/cam/cam_control.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'cam_rtl' (35#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/vhdl/cam/cam_rtl.vhd:272]
INFO: [Synth 8-256] done synthesizing module 'cam_top' (36#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/vhdl/cam/cam_top.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'cam_wrapper' (37#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/verilog/cam_wrapper.v:32]
INFO: [Synth 8-256] done synthesizing module 'cam' (38#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/verilog/cam.v:32]
INFO: [Synth 8-4471] merging register 'cam_wr_addr_learn_reg[3:0]' into 'cam_wr_addr_reg[3:0]' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/mac_cam_lut.v:175]
INFO: [Synth 8-4471] merging register 'cam_we_learn_reg' into 'cam_we_reg' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/mac_cam_lut.v:311]
INFO: [Synth 8-4471] merging register 'cam_din_learn_reg[47:0]' into 'cam_din_reg[47:0]' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/mac_cam_lut.v:173]
INFO: [Synth 8-256] done synthesizing module 'mac_cam_lut' (39#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/mac_cam_lut.v:51]
INFO: [Synth 8-638] synthesizing module 'fallthrough_small_fifo__parameterized1' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/fallthrough_small_fifo.v:46]
INFO: [Synth 8-638] synthesizing module 'small_fifo__parameterized1' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/small_fifo.v:44]
INFO: [Synth 8-256] done synthesizing module 'small_fifo__parameterized1' (39#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/small_fifo.v:44]
INFO: [Synth 8-256] done synthesizing module 'fallthrough_small_fifo__parameterized1' (39#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/fallthrough_small_fifo.v:46]
INFO: [Synth 8-155] case statement is not full and has no default [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/switch_output_port_lookup.v:275]
INFO: [Synth 8-638] synthesizing module 'output_port_lookup_cpu_regs' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/output_port_lookup_cpu_regs.v:42]
INFO: [Synth 8-155] case statement is not full and has no default [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/output_port_lookup_cpu_regs.v:311]
INFO: [Synth 8-256] done synthesizing module 'output_port_lookup_cpu_regs' (40#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/output_port_lookup_cpu_regs.v:42]
INFO: [Synth 8-256] done synthesizing module 'switch_output_port_lookup' (41#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/switch_output_port_lookup.v:54]
INFO: [Synth 8-256] done synthesizing module 'output_port_lookup_ip' (42#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/synth/output_port_lookup_ip.v:56]
INFO: [Synth 8-638] synthesizing module 'output_queues_ip' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_queues_ip/synth/output_queues_ip.v:56]
INFO: [Synth 8-638] synthesizing module 'output_queues' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_queues_ip/hdl/output_queues.v:55]
INFO: [Synth 8-638] synthesizing module 'fallthrough_small_fifo__parameterized2' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/fallthrough_small_fifo.v:46]
INFO: [Synth 8-638] synthesizing module 'small_fifo__parameterized2' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/small_fifo.v:44]
INFO: [Synth 8-256] done synthesizing module 'small_fifo__parameterized2' (42#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/small_fifo.v:44]
INFO: [Synth 8-256] done synthesizing module 'fallthrough_small_fifo__parameterized2' (42#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/fallthrough_small_fifo.v:46]
INFO: [Synth 8-638] synthesizing module 'fallthrough_small_fifo__parameterized3' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/fallthrough_small_fifo.v:46]
INFO: [Synth 8-638] synthesizing module 'small_fifo__parameterized3' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/small_fifo.v:44]
INFO: [Synth 8-256] done synthesizing module 'small_fifo__parameterized3' (42#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/small_fifo.v:44]
INFO: [Synth 8-256] done synthesizing module 'fallthrough_small_fifo__parameterized3' (42#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/fallthrough_small_fifo.v:46]
INFO: [Synth 8-155] case statement is not full and has no default [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_queues_ip/hdl/output_queues.v:361]
INFO: [Synth 8-638] synthesizing module 'fallthrough_small_fifo__parameterized4' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/fallthrough_small_fifo.v:46]
INFO: [Synth 8-638] synthesizing module 'small_fifo__parameterized4' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/small_fifo.v:44]
INFO: [Synth 8-256] done synthesizing module 'small_fifo__parameterized4' (42#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/small_fifo.v:44]
INFO: [Synth 8-256] done synthesizing module 'fallthrough_small_fifo__parameterized4' (42#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/fallthrough_small_fifo.v:46]
INFO: [Synth 8-638] synthesizing module 'fallthrough_small_fifo__parameterized5' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/fallthrough_small_fifo.v:46]
INFO: [Synth 8-638] synthesizing module 'small_fifo__parameterized5' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/small_fifo.v:44]
INFO: [Synth 8-256] done synthesizing module 'small_fifo__parameterized5' (42#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/small_fifo.v:44]
INFO: [Synth 8-256] done synthesizing module 'fallthrough_small_fifo__parameterized5' (42#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/fallthrough_small_fifo.v:46]
INFO: [Synth 8-155] case statement is not full and has no default [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_queues_ip/hdl/output_queues.v:361]
INFO: [Synth 8-638] synthesizing module 'fallthrough_small_fifo__parameterized6' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/fallthrough_small_fifo.v:46]
INFO: [Synth 8-638] synthesizing module 'small_fifo__parameterized6' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/small_fifo.v:44]
INFO: [Synth 8-256] done synthesizing module 'small_fifo__parameterized6' (42#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/small_fifo.v:44]
INFO: [Synth 8-256] done synthesizing module 'fallthrough_small_fifo__parameterized6' (42#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/fallthrough_small_fifo.v:46]
INFO: [Synth 8-638] synthesizing module 'fallthrough_small_fifo__parameterized7' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/fallthrough_small_fifo.v:46]
INFO: [Synth 8-638] synthesizing module 'small_fifo__parameterized7' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/small_fifo.v:44]
INFO: [Synth 8-256] done synthesizing module 'small_fifo__parameterized7' (42#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/small_fifo.v:44]
INFO: [Synth 8-256] done synthesizing module 'fallthrough_small_fifo__parameterized7' (42#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/fallthrough_small_fifo.v:46]
INFO: [Synth 8-155] case statement is not full and has no default [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_queues_ip/hdl/output_queues.v:361]
INFO: [Synth 8-638] synthesizing module 'fallthrough_small_fifo__parameterized8' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/fallthrough_small_fifo.v:46]
INFO: [Synth 8-638] synthesizing module 'small_fifo__parameterized8' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/small_fifo.v:44]
INFO: [Synth 8-256] done synthesizing module 'small_fifo__parameterized8' (42#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/small_fifo.v:44]
INFO: [Synth 8-256] done synthesizing module 'fallthrough_small_fifo__parameterized8' (42#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/fallthrough_small_fifo.v:46]
INFO: [Synth 8-638] synthesizing module 'fallthrough_small_fifo__parameterized9' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/fallthrough_small_fifo.v:46]
INFO: [Synth 8-638] synthesizing module 'small_fifo__parameterized9' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/small_fifo.v:44]
INFO: [Synth 8-256] done synthesizing module 'small_fifo__parameterized9' (42#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/small_fifo.v:44]
INFO: [Synth 8-256] done synthesizing module 'fallthrough_small_fifo__parameterized9' (42#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/fallthrough_small_fifo.v:46]
INFO: [Synth 8-155] case statement is not full and has no default [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_queues_ip/hdl/output_queues.v:361]
INFO: [Synth 8-638] synthesizing module 'fallthrough_small_fifo__parameterized10' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/fallthrough_small_fifo.v:46]
INFO: [Synth 8-638] synthesizing module 'small_fifo__parameterized10' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/small_fifo.v:44]
INFO: [Synth 8-256] done synthesizing module 'small_fifo__parameterized10' (42#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/small_fifo.v:44]
INFO: [Synth 8-256] done synthesizing module 'fallthrough_small_fifo__parameterized10' (42#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/fallthrough_small_fifo.v:46]
INFO: [Synth 8-638] synthesizing module 'fallthrough_small_fifo__parameterized11' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/fallthrough_small_fifo.v:46]
INFO: [Synth 8-638] synthesizing module 'small_fifo__parameterized11' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/small_fifo.v:44]
INFO: [Synth 8-256] done synthesizing module 'small_fifo__parameterized11' (42#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/small_fifo.v:44]
INFO: [Synth 8-256] done synthesizing module 'fallthrough_small_fifo__parameterized11' (42#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/fallthrough_small_fifo.v:46]
INFO: [Synth 8-155] case statement is not full and has no default [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_queues_ip/hdl/output_queues.v:361]
INFO: [Synth 8-155] case statement is not full and has no default [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_queues_ip/hdl/output_queues.v:406]
INFO: [Synth 8-638] synthesizing module 'output_queues_cpu_regs' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_queues_ip/hdl/output_queues_cpu_regs.v:42]
INFO: [Synth 8-155] case statement is not full and has no default [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_queues_ip/hdl/output_queues_cpu_regs.v:410]
INFO: [Synth 8-256] done synthesizing module 'output_queues_cpu_regs' (43#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_queues_ip/hdl/output_queues_cpu_regs.v:42]
INFO: [Synth 8-256] done synthesizing module 'output_queues' (44#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_queues_ip/hdl/output_queues.v:55]
INFO: [Synth 8-256] done synthesizing module 'output_queues_ip' (45#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_queues_ip/synth/output_queues_ip.v:56]
INFO: [Synth 8-256] done synthesizing module 'nf_datapath' (46#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/hdl/nf_datapath.v:44]
INFO: [Synth 8-638] synthesizing module 'control_sub' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/hdl/control_sub.v:13]
INFO: [Synth 8-638] synthesizing module 'dma_sub_imp_ETY9Q3' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/hdl/control_sub.v:3061]
INFO: [Synth 8-638] synthesizing module 'control_sub_axi_clock_converter_0_0' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/realtime/control_sub_axi_clock_converter_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'control_sub_axi_clock_converter_0_0' (47#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/realtime/control_sub_axi_clock_converter_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_clock_converter_0' of module 'control_sub_axi_clock_converter_0_0' requires 42 connections, but only 40 given [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/hdl/control_sub.v:3986]
INFO: [Synth 8-638] synthesizing module 'control_sub_axi_interconnect_0_0' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/hdl/control_sub.v:953]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1CKXUZB' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/hdl/control_sub.v:4531]
INFO: [Synth 8-638] synthesizing module 'control_sub_m00_data_fifo_0' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/realtime/control_sub_m00_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'control_sub_m00_data_fifo_0' (48#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/realtime/control_sub_m00_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1CKXUZB' (49#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/hdl/control_sub.v:4531]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_DJHRIH' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/hdl/control_sub.v:5005]
INFO: [Synth 8-638] synthesizing module 'control_sub_m01_data_fifo_0' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/realtime/control_sub_m01_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'control_sub_m01_data_fifo_0' (50#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/realtime/control_sub_m01_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_DJHRIH' (51#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/hdl/control_sub.v:5005]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_L1EJCA' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/hdl/control_sub.v:5347]
INFO: [Synth 8-638] synthesizing module 'control_sub_m02_data_fifo_0' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/realtime/control_sub_m02_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'control_sub_m02_data_fifo_0' (52#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/realtime/control_sub_m02_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_L1EJCA' (53#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/hdl/control_sub.v:5347]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1MTZV90' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/hdl/control_sub.v:5557]
INFO: [Synth 8-638] synthesizing module 'control_sub_m03_data_fifo_0' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/realtime/control_sub_m03_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'control_sub_m03_data_fifo_0' (54#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/realtime/control_sub_m03_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1MTZV90' (55#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/hdl/control_sub.v:5557]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_1GP65RG' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/hdl/control_sub.v:5767]
INFO: [Synth 8-638] synthesizing module 'control_sub_m04_data_fifo_0' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/realtime/control_sub_m04_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'control_sub_m04_data_fifo_0' (56#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/realtime/control_sub_m04_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_1GP65RG' (57#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/hdl/control_sub.v:5767]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_9HOIEQ' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/hdl/control_sub.v:5977]
INFO: [Synth 8-638] synthesizing module 'control_sub_m05_data_fifo_0' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/realtime/control_sub_m05_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'control_sub_m05_data_fifo_0' (58#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/realtime/control_sub_m05_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_9HOIEQ' (59#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/hdl/control_sub.v:5977]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_OQNG0H' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/hdl/control_sub.v:6187]
INFO: [Synth 8-638] synthesizing module 'control_sub_m06_data_fifo_0' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/realtime/control_sub_m06_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'control_sub_m06_data_fifo_0' (60#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/realtime/control_sub_m06_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_OQNG0H' (61#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/hdl/control_sub.v:6187]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_1J7605R' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/hdl/control_sub.v:6397]
INFO: [Synth 8-638] synthesizing module 'control_sub_m07_data_fifo_0' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/realtime/control_sub_m07_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'control_sub_m07_data_fifo_0' (62#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/realtime/control_sub_m07_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_1J7605R' (63#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/hdl/control_sub.v:6397]
INFO: [Synth 8-638] synthesizing module 'm08_couplers_imp_12JE735' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/hdl/control_sub.v:6607]
INFO: [Synth 8-638] synthesizing module 'control_sub_m08_data_fifo_0' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/realtime/control_sub_m08_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'control_sub_m08_data_fifo_0' (64#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/realtime/control_sub_m08_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'm08_couplers_imp_12JE735' (65#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/hdl/control_sub.v:6607]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_IM4VT3' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/hdl/control_sub.v:7828]
INFO: [Synth 8-638] synthesizing module 'control_sub_auto_cc_0' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/realtime/control_sub_auto_cc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'control_sub_auto_cc_0' (66#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/realtime/control_sub_auto_cc_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'control_sub_s00_data_fifo_0' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/realtime/control_sub_s00_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'control_sub_s00_data_fifo_0' (67#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/realtime/control_sub_s00_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_IM4VT3' (68#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/hdl/control_sub.v:7828]
INFO: [Synth 8-638] synthesizing module 'control_sub_xbar_0' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/realtime/control_sub_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'control_sub_xbar_0' (69#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/realtime/control_sub_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'control_sub_axi_interconnect_0_0' (70#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/hdl/control_sub.v:953]
INFO: [Synth 8-638] synthesizing module 'control_sub_axis_dwidth_dma_rx_0' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/realtime/control_sub_axis_dwidth_dma_rx_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'control_sub_axis_dwidth_dma_rx_0' (71#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/realtime/control_sub_axis_dwidth_dma_rx_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'control_sub_axis_dwidth_dma_tx_0' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/realtime/control_sub_axis_dwidth_dma_tx_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'control_sub_axis_dwidth_dma_tx_0' (72#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/realtime/control_sub_axis_dwidth_dma_tx_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'control_sub_axis_fifo_10g_rx_0' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/realtime/control_sub_axis_fifo_10g_rx_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'control_sub_axis_fifo_10g_rx_0' (73#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/realtime/control_sub_axis_fifo_10g_rx_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axis_fifo_10g_rx' of module 'control_sub_axis_fifo_10g_rx_0' requires 19 connections, but only 16 given [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/hdl/control_sub.v:4270]
INFO: [Synth 8-638] synthesizing module 'control_sub_axis_fifo_10g_tx_0' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/realtime/control_sub_axis_fifo_10g_tx_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'control_sub_axis_fifo_10g_tx_0' (74#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/realtime/control_sub_axis_fifo_10g_tx_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axis_fifo_10g_tx' of module 'control_sub_axis_fifo_10g_tx_0' requires 19 connections, but only 16 given [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/hdl/control_sub.v:4287]
INFO: [Synth 8-638] synthesizing module 'control_sub_nf_riffa_dma_1_0' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/realtime/control_sub_nf_riffa_dma_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'control_sub_nf_riffa_dma_1_0' (75#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/realtime/control_sub_nf_riffa_dma_1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'nf_riffa_dma_1' of module 'control_sub_nf_riffa_dma_1_0' requires 133 connections, but only 132 given [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/hdl/control_sub.v:4304]
INFO: [Synth 8-638] synthesizing module 'control_sub_pcie3_7x_1_0' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/realtime/control_sub_pcie3_7x_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'control_sub_pcie3_7x_1_0' (76#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/realtime/control_sub_pcie3_7x_1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'pcie3_7x_1' of module 'control_sub_pcie3_7x_1_0' requires 90 connections, but only 88 given [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/hdl/control_sub.v:4437]
INFO: [Synth 8-638] synthesizing module 'control_sub_pcie_reset_inv_0' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/realtime/control_sub_pcie_reset_inv_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'control_sub_pcie_reset_inv_0' (77#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/realtime/control_sub_pcie_reset_inv_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dma_sub_imp_ETY9Q3' (78#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/hdl/control_sub.v:3061]
INFO: [Synth 8-638] synthesizing module 'nf_mbsys_imp_UPW3WD' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/hdl/control_sub.v:7497]
INFO: [Synth 8-638] synthesizing module 'control_sub_axi_iic_0_0' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/realtime/control_sub_axi_iic_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'control_sub_axi_iic_0_0' (79#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/realtime/control_sub_axi_iic_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'control_sub_axi_uartlite_0_0' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/realtime/control_sub_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'control_sub_axi_uartlite_0_0' (80#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/realtime/control_sub_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'control_sub_clk_wiz_1_0' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/realtime/control_sub_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'control_sub_clk_wiz_1_0' (81#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/realtime/control_sub_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'mbsys_imp_PO32LV' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/hdl/control_sub.v:6817]
INFO: [Synth 8-638] synthesizing module 'control_sub_mdm_1_0' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/realtime/control_sub_mdm_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'control_sub_mdm_1_0' (82#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/realtime/control_sub_mdm_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'control_sub_microblaze_0_0' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/realtime/control_sub_microblaze_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'control_sub_microblaze_0_0' (83#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/realtime/control_sub_microblaze_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'control_sub_microblaze_0_axi_intc_0' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/realtime/control_sub_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'control_sub_microblaze_0_axi_intc_0' (84#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/realtime/control_sub_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'control_sub_microblaze_0_axi_periph_0' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/hdl/control_sub.v:2467]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_M3U6M4' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/hdl/control_sub.v:4741]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_M3U6M4' (85#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/hdl/control_sub.v:4741]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1LUAMW2' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/hdl/control_sub.v:4873]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1LUAMW2' (86#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/hdl/control_sub.v:4873]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1BK5AWX' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/hdl/control_sub.v:5215]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1BK5AWX' (87#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/hdl/control_sub.v:5215]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_19EXVQK' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/hdl/control_sub.v:7682]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_19EXVQK' (88#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/hdl/control_sub.v:7682]
INFO: [Synth 8-638] synthesizing module 'control_sub_xbar_1' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/realtime/control_sub_xbar_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'control_sub_xbar_1' (89#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/realtime/control_sub_xbar_1_stub.v:6]
WARNING: [Synth 8-350] instance 'xbar' of module 'control_sub_xbar_1' requires 40 connections, but only 38 given [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/hdl/control_sub.v:3020]
INFO: [Synth 8-256] done synthesizing module 'control_sub_microblaze_0_axi_periph_0' (90#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/hdl/control_sub.v:2467]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_106435D' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/hdl/control_sub.v:7263]
INFO: [Synth 8-638] synthesizing module 'control_sub_dlmb_bram_if_cntlr_0' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/realtime/control_sub_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'control_sub_dlmb_bram_if_cntlr_0' (91#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/realtime/control_sub_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'control_sub_dlmb_v10_0' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/realtime/control_sub_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'control_sub_dlmb_v10_0' (92#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/realtime/control_sub_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'control_sub_dlmb_v10_0' requires 25 connections, but only 24 given [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/hdl/control_sub.v:7409]
INFO: [Synth 8-638] synthesizing module 'control_sub_ilmb_bram_if_cntlr_0' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/realtime/control_sub_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'control_sub_ilmb_bram_if_cntlr_0' (93#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/realtime/control_sub_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'control_sub_ilmb_v10_0' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/realtime/control_sub_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'control_sub_ilmb_v10_0' (94#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/realtime/control_sub_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'control_sub_ilmb_v10_0' requires 25 connections, but only 24 given [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/hdl/control_sub.v:7455]
INFO: [Synth 8-638] synthesizing module 'control_sub_lmb_bram_0' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/realtime/control_sub_lmb_bram_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'control_sub_lmb_bram_0' (95#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/realtime/control_sub_lmb_bram_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_106435D' (96#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/hdl/control_sub.v:7263]
INFO: [Synth 8-638] synthesizing module 'control_sub_microblaze_0_xlconcat_0' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/realtime/control_sub_microblaze_0_xlconcat_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'control_sub_microblaze_0_xlconcat_0' (97#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/realtime/control_sub_microblaze_0_xlconcat_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'control_sub_rst_clk_wiz_1_100M_0' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/realtime/control_sub_rst_clk_wiz_1_100M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'control_sub_rst_clk_wiz_1_100M_0' (98#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/realtime/control_sub_rst_clk_wiz_1_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_1_100M' of module 'control_sub_rst_clk_wiz_1_100M_0' requires 10 connections, but only 9 given [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/hdl/control_sub.v:7251]
INFO: [Synth 8-256] done synthesizing module 'mbsys_imp_PO32LV' (99#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/hdl/control_sub.v:6817]
INFO: [Synth 8-256] done synthesizing module 'nf_mbsys_imp_UPW3WD' (100#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/hdl/control_sub.v:7497]
INFO: [Synth 8-256] done synthesizing module 'control_sub' (101#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/hdl/control_sub.v:13]
INFO: [Synth 8-638] synthesizing module 'nf_10g_interface_shared_ip' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/nf_10g_interface_shared_ip/synth/nf_10g_interface_shared_ip.v:56]
INFO: [Synth 8-638] synthesizing module 'nf_10g_interface_shared' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/nf_10g_interface_shared_ip/hdl/nf_10g_interface_shared.v:38]
INFO: [Synth 8-638] synthesizing module 'nf_10g_interface_shared_block' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/nf_10g_interface_shared_ip/hdl/nf_10g_interface_shared_block.v:35]
INFO: [Synth 8-638] synthesizing module 'axi_10g_ethernet_shared' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_shared/synth/axi_10g_ethernet_shared.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_a1aa' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/hdl/bd_a1aa.v:13]
INFO: [Synth 8-638] synthesizing module 'bd_a1aa_dcm_locked_driver_0' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_2/sim/bd_a1aa_dcm_locked_driver_0.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_2/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant' (102#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_2/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'bd_a1aa_dcm_locked_driver_0' (103#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_2/sim/bd_a1aa_dcm_locked_driver_0.v:56]
INFO: [Synth 8-638] synthesizing module 'bd_a1aa_pma_pmd_type_driver_0' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_3/sim/bd_a1aa_pma_pmd_type_driver_0.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant__parameterized0' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_2/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant__parameterized0' (103#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_2/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'bd_a1aa_pma_pmd_type_driver_0' (104#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_3/sim/bd_a1aa_pma_pmd_type_driver_0.v:56]
INFO: [Synth 8-638] synthesizing module 'bd_a1aa_xmac_0' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_0/synth/bd_a1aa_xmac_0.v:59]
INFO: [Synth 8-638] synthesizing module 'bd_a1aa_xmac_0_block' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_0/synth/bd_a1aa_xmac_0_block.v:64]
INFO: [Synth 8-256] done synthesizing module 'bd_a1aa_xmac_0_block' (134#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_0/synth/bd_a1aa_xmac_0_block.v:64]
INFO: [Synth 8-256] done synthesizing module 'bd_a1aa_xmac_0' (135#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_0/synth/bd_a1aa_xmac_0.v:59]
INFO: [Synth 8-638] synthesizing module 'bd_a1aa_xpcs_0' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0.v:60]
INFO: [Synth 8-638] synthesizing module 'bd_a1aa_xpcs_0_support' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0_support.v:61]
INFO: [Synth 8-638] synthesizing module 'bd_a1aa_xpcs_0_gt_common' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0_gt_common.v:58]
INFO: [Synth 8-638] synthesizing module 'GTHE2_COMMON' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:5668]
INFO: [Synth 8-256] done synthesizing module 'GTHE2_COMMON' (136#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:5668]
INFO: [Synth 8-256] done synthesizing module 'bd_a1aa_xpcs_0_gt_common' (137#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0_gt_common.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_a1aa_xpcs_0_shared_clock_and_reset' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0_shared_clock_and_reset.v:59]
INFO: [Synth 8-638] synthesizing module 'IBUF__parameterized0' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-256] done synthesizing module 'IBUF__parameterized0' (137#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-638] synthesizing module 'IBUF__parameterized1' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-256] done synthesizing module 'IBUF__parameterized1' (137#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-638] synthesizing module 'IBUFDS_GTE2__parameterized0' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14298]
INFO: [Synth 8-256] done synthesizing module 'IBUFDS_GTE2__parameterized0' (137#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14298]
INFO: [Synth 8-638] synthesizing module 'bd_a1aa_xpcs_0_ff_synchronizer_rst' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0_ff_synchronizer_rst.v:61]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0_ff_synchronizer_rst.v:72]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0_ff_synchronizer_rst.v:72]
INFO: [Synth 8-256] done synthesizing module 'bd_a1aa_xpcs_0_ff_synchronizer_rst' (138#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0_ff_synchronizer_rst.v:61]
INFO: [Synth 8-638] synthesizing module 'bd_a1aa_xpcs_0_ff_synchronizer_rst__parameterized0' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0_ff_synchronizer_rst.v:61]
INFO: [Synth 8-256] done synthesizing module 'bd_a1aa_xpcs_0_ff_synchronizer_rst__parameterized0' (138#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0_ff_synchronizer_rst.v:61]
INFO: [Synth 8-256] done synthesizing module 'bd_a1aa_xpcs_0_shared_clock_and_reset' (139#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0_shared_clock_and_reset.v:59]
INFO: [Synth 8-638] synthesizing module 'bd_a1aa_xpcs_0_block' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0_block.v:59]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0_block.v:199]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0_block.v:201]
INFO: [Synth 8-638] synthesizing module 'bd_a1aa_xpcs_0_local_clock_and_reset' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0_local_clock_and_reset.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_a1aa_xpcs_0_sim_speedup_controller' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0_sim_speedup_controller.v:61]
INFO: [Synth 8-638] synthesizing module 'LUT1' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20134]
INFO: [Synth 8-256] done synthesizing module 'LUT1' (140#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20134]
INFO: [Synth 8-638] synthesizing module 'LDCE' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:19915]
INFO: [Synth 8-256] done synthesizing module 'LDCE' (141#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:19915]
INFO: [Synth 8-256] done synthesizing module 'bd_a1aa_xpcs_0_sim_speedup_controller' (142#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0_sim_speedup_controller.v:61]
INFO: [Synth 8-638] synthesizing module 'bd_a1aa_xpcs_0_ff_synchronizer_rst__parameterized1' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0_ff_synchronizer_rst.v:61]
INFO: [Synth 8-256] done synthesizing module 'bd_a1aa_xpcs_0_ff_synchronizer_rst__parameterized1' (142#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0_ff_synchronizer_rst.v:61]
INFO: [Synth 8-638] synthesizing module 'bd_a1aa_xpcs_0_ff_synchronizer' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0_ff_synchronizer.v:59]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0_ff_synchronizer.v:68]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0_ff_synchronizer.v:68]
INFO: [Synth 8-256] done synthesizing module 'bd_a1aa_xpcs_0_ff_synchronizer' (143#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0_ff_synchronizer.v:59]
INFO: [Synth 8-256] done synthesizing module 'bd_a1aa_xpcs_0_local_clock_and_reset' (144#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0_local_clock_and_reset.v:58]
INFO: [Synth 8-638] synthesizing module 'MUXCY_L' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21293]
INFO: [Synth 8-256] done synthesizing module 'MUXCY_L' (147#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21293]
INFO: [Synth 8-638] synthesizing module 'bd_a1aa_xpcs_0_ff_synchronizer_rst__parameterized2' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0_ff_synchronizer_rst.v:61]
INFO: [Synth 8-256] done synthesizing module 'bd_a1aa_xpcs_0_ff_synchronizer_rst__parameterized2' (189#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0_ff_synchronizer_rst.v:61]
INFO: [Synth 8-638] synthesizing module 'bd_a1aa_xpcs_0_ff_synchronizer_rst__parameterized3' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0_ff_synchronizer_rst.v:61]
INFO: [Synth 8-256] done synthesizing module 'bd_a1aa_xpcs_0_ff_synchronizer_rst__parameterized3' (189#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0_ff_synchronizer_rst.v:61]
INFO: [Synth 8-638] synthesizing module 'bd_a1aa_xpcs_0_ff_synchronizer_rst__parameterized4' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0_ff_synchronizer_rst.v:61]
INFO: [Synth 8-256] done synthesizing module 'bd_a1aa_xpcs_0_ff_synchronizer_rst__parameterized4' (189#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0_ff_synchronizer_rst.v:61]
INFO: [Synth 8-638] synthesizing module 'bd_a1aa_xpcs_0_cable_pull_logic' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0_cable_pull_logic.v:59]
INFO: [Synth 8-256] done synthesizing module 'bd_a1aa_xpcs_0_cable_pull_logic' (190#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0_cable_pull_logic.v:59]
INFO: [Synth 8-638] synthesizing module 'bd_a1aa_xpcs_0_gtwizard_gth_10gbaser_multi_GT' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0_gtwizard_gth_10gbaser_multi_gt.v:53]
INFO: [Synth 8-638] synthesizing module 'bd_a1aa_xpcs_0_gtwizard_gth_10gbaser_GT' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0_gtwizard_gth_10gbaser_gt.v:55]
INFO: [Synth 8-638] synthesizing module 'GTHE2_CHANNEL' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:4834]
INFO: [Synth 8-256] done synthesizing module 'GTHE2_CHANNEL' (191#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:4834]
INFO: [Synth 8-256] done synthesizing module 'bd_a1aa_xpcs_0_gtwizard_gth_10gbaser_GT' (192#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0_gtwizard_gth_10gbaser_gt.v:55]
INFO: [Synth 8-256] done synthesizing module 'bd_a1aa_xpcs_0_gtwizard_gth_10gbaser_multi_GT' (193#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0_gtwizard_gth_10gbaser_multi_gt.v:53]
INFO: [Synth 8-256] done synthesizing module 'bd_a1aa_xpcs_0_block' (194#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0_block.v:59]
INFO: [Synth 8-256] done synthesizing module 'bd_a1aa_xpcs_0_support' (195#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0_support.v:61]
INFO: [Synth 8-256] done synthesizing module 'bd_a1aa_xpcs_0' (196#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0.v:60]
INFO: [Synth 8-256] done synthesizing module 'bd_a1aa' (197#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/hdl/bd_a1aa.v:13]
INFO: [Synth 8-256] done synthesizing module 'axi_10g_ethernet_shared' (198#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_shared/synth/axi_10g_ethernet_shared.v:58]
WARNING: [Synth 8-350] instance 'axi_10g_ethernet_i' of module 'axi_10g_ethernet_shared' requires 51 connections, but only 50 given [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/nf_10g_interface_shared_ip/hdl/nf_10g_interface_shared_block.v:145]
INFO: [Synth 8-638] synthesizing module 'inverter_0' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/inverter_0/synth/inverter_0.vhd:66]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at '/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/inverter_0/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/inverter_0/synth/inverter_0.vhd:87]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/inverter_0/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic' (199#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/inverter_0/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'inverter_0' (200#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/inverter_0/synth/inverter_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'nf_10g_attachment' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/nf_10g_interface_ip/hdl/nf_10g_attachment.v:39]
INFO: [Synth 8-638] synthesizing module 'data_sync_block' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/nf_10g_interface_ip/hdl/data_synch.v:32]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/nf_10g_interface_ip/hdl/data_synch.v:41]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/nf_10g_interface_ip/hdl/data_synch.v:41]
INFO: [Synth 8-256] done synthesizing module 'data_sync_block' (201#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/nf_10g_interface_ip/hdl/data_synch.v:32]
INFO: [Synth 8-638] synthesizing module 'rx_queue' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/nf_10g_interface_ip/hdl/rx_queue.v:36]
INFO: [Synth 8-638] synthesizing module 'FIFO36E1' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:4497]
INFO: [Synth 8-256] done synthesizing module 'FIFO36E1' (202#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:4497]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_1_9' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/fifo_generator_1_9/synth/fifo_generator_1_9.vhd:73]
INFO: [Synth 8-3491] module 'fifo_generator_v13_1_3' declared at '/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/fifo_generator_status/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:38271' bound to instance 'U0' of component 'fifo_generator_v13_1_3' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/fifo_generator_1_9/synth/fifo_generator_1_9.vhd:540]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_1_9' (229#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/fifo_generator_1_9/synth/fifo_generator_1_9.vhd:73]
INFO: [Synth 8-155] case statement is not full and has no default [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/nf_10g_interface_ip/hdl/rx_queue.v:175]
INFO: [Synth 8-155] case statement is not full and has no default [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/nf_10g_interface_ip/hdl/rx_queue.v:247]
INFO: [Synth 8-256] done synthesizing module 'rx_queue' (230#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/nf_10g_interface_ip/hdl/rx_queue.v:36]
INFO: [Synth 8-638] synthesizing module 'nf_axis_converter' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/nf_10g_interface_ip/hdl/nf_axis_converter.v:53]
INFO: [Synth 8-638] synthesizing module 'fallthrough_small_fifo__parameterized12' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/fallthrough_small_fifo.v:46]
INFO: [Synth 8-638] synthesizing module 'small_fifo__parameterized12' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/small_fifo.v:44]
INFO: [Synth 8-256] done synthesizing module 'small_fifo__parameterized12' (230#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/small_fifo.v:44]
INFO: [Synth 8-256] done synthesizing module 'fallthrough_small_fifo__parameterized12' (230#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/fallthrough_small_fifo.v:46]
INFO: [Synth 8-638] synthesizing module 'fallthrough_small_fifo__parameterized13' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/fallthrough_small_fifo.v:46]
INFO: [Synth 8-638] synthesizing module 'small_fifo__parameterized13' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/small_fifo.v:44]
INFO: [Synth 8-256] done synthesizing module 'small_fifo__parameterized13' (230#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/small_fifo.v:44]
INFO: [Synth 8-256] done synthesizing module 'fallthrough_small_fifo__parameterized13' (230#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/fallthrough_small_fifo.v:46]
INFO: [Synth 8-256] done synthesizing module 'nf_axis_converter' (231#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/nf_10g_interface_ip/hdl/nf_axis_converter.v:53]
INFO: [Synth 8-638] synthesizing module 'nf_axis_converter__parameterized0' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/nf_10g_interface_ip/hdl/nf_axis_converter.v:53]
INFO: [Synth 8-638] synthesizing module 'fallthrough_small_fifo__parameterized14' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/fallthrough_small_fifo.v:46]
INFO: [Synth 8-638] synthesizing module 'small_fifo__parameterized14' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/small_fifo.v:44]
INFO: [Synth 8-256] done synthesizing module 'small_fifo__parameterized14' (231#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/small_fifo.v:44]
INFO: [Synth 8-256] done synthesizing module 'fallthrough_small_fifo__parameterized14' (231#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/fallthrough_small_fifo.v:46]
INFO: [Synth 8-638] synthesizing module 'fallthrough_small_fifo__parameterized15' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/fallthrough_small_fifo.v:46]
INFO: [Synth 8-638] synthesizing module 'small_fifo__parameterized15' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/small_fifo.v:44]
INFO: [Synth 8-256] done synthesizing module 'small_fifo__parameterized15' (231#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/small_fifo.v:44]
INFO: [Synth 8-256] done synthesizing module 'fallthrough_small_fifo__parameterized15' (231#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/fallthrough_small_fifo.v:46]
INFO: [Synth 8-256] done synthesizing module 'nf_axis_converter__parameterized0' (231#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/nf_10g_interface_ip/hdl/nf_axis_converter.v:53]
INFO: [Synth 8-638] synthesizing module 'tx_queue' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/nf_10g_interface_ip/hdl/tx_queue.v:36]
INFO: [Synth 8-638] synthesizing module 'FIFO36E1__parameterized0' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:4497]
INFO: [Synth 8-256] done synthesizing module 'FIFO36E1__parameterized0' (231#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:4497]
INFO: [Synth 8-226] default block is never used [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/nf_10g_interface_ip/hdl/tx_queue.v:207]
INFO: [Synth 8-155] case statement is not full and has no default [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/nf_10g_interface_ip/hdl/tx_queue.v:267]
INFO: [Synth 8-256] done synthesizing module 'tx_queue' (232#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/nf_10g_interface_ip/hdl/tx_queue.v:36]
INFO: [Synth 8-256] done synthesizing module 'nf_10g_attachment' (233#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/nf_10g_interface_ip/hdl/nf_10g_attachment.v:39]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_status' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/fifo_generator_status/synth/fifo_generator_status.vhd:72]
INFO: [Synth 8-3491] module 'fifo_generator_v13_1_3' declared at '/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/fifo_generator_status/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:38271' bound to instance 'U0' of component 'fifo_generator_v13_1_3' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/fifo_generator_status/synth/fifo_generator_status.vhd:539]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_status' (234#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/fifo_generator_status/synth/fifo_generator_status.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'nf_10g_interface_shared_block' (235#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/nf_10g_interface_shared_ip/hdl/nf_10g_interface_shared_block.v:35]
INFO: [Synth 8-638] synthesizing module 'nf_10g_interface_shared_cpu_regs' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/nf_10g_interface_shared_ip/hdl/nf_10g_interface_shared_cpu_regs.v:42]
INFO: [Synth 8-155] case statement is not full and has no default [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/nf_10g_interface_shared_ip/hdl/nf_10g_interface_shared_cpu_regs.v:322]
INFO: [Synth 8-256] done synthesizing module 'nf_10g_interface_shared_cpu_regs' (236#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/nf_10g_interface_shared_ip/hdl/nf_10g_interface_shared_cpu_regs.v:42]
INFO: [Synth 8-256] done synthesizing module 'nf_10g_interface_shared' (237#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/nf_10g_interface_shared_ip/hdl/nf_10g_interface_shared.v:38]
INFO: [Synth 8-256] done synthesizing module 'nf_10g_interface_shared_ip' (238#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/nf_10g_interface_shared_ip/synth/nf_10g_interface_shared_ip.v:56]
INFO: [Synth 8-638] synthesizing module 'nf_10g_interface_ip' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/nf_10g_interface_ip/synth/nf_10g_interface_ip.v:56]
INFO: [Synth 8-638] synthesizing module 'nf_10g_interface' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/nf_10g_interface_ip/hdl/nf_10g_interface.v:35]
INFO: [Synth 8-638] synthesizing module 'nf_10g_interface_block' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/nf_10g_interface_ip/hdl/nf_10g_interface_block.v:35]
INFO: [Synth 8-638] synthesizing module 'axi_10g_ethernet_nonshared' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/synth/axi_10g_ethernet_nonshared.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_7ad4' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/hdl/bd_7ad4.v:13]
INFO: [Synth 8-638] synthesizing module 'bd_7ad4_dcm_locked_driver_0' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_2/sim/bd_7ad4_dcm_locked_driver_0.v:56]
INFO: [Synth 8-256] done synthesizing module 'bd_7ad4_dcm_locked_driver_0' (239#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_2/sim/bd_7ad4_dcm_locked_driver_0.v:56]
INFO: [Synth 8-638] synthesizing module 'bd_7ad4_pma_pmd_type_driver_0' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_3/sim/bd_7ad4_pma_pmd_type_driver_0.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant__parameterized1' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_2/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant__parameterized1' (239#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_2/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'bd_7ad4_pma_pmd_type_driver_0' (240#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_3/sim/bd_7ad4_pma_pmd_type_driver_0.v:56]
INFO: [Synth 8-638] synthesizing module 'bd_7ad4_xmac_0' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_0/synth/bd_7ad4_xmac_0.v:59]
INFO: [Synth 8-638] synthesizing module 'bd_7ad4_xmac_0_block' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_0/synth/bd_7ad4_xmac_0_block.v:64]
INFO: [Synth 8-256] done synthesizing module 'bd_7ad4_xmac_0_block' (242#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_0/synth/bd_7ad4_xmac_0_block.v:64]
INFO: [Synth 8-256] done synthesizing module 'bd_7ad4_xmac_0' (243#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_0/synth/bd_7ad4_xmac_0.v:59]
INFO: [Synth 8-638] synthesizing module 'bd_7ad4_xpcs_0' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0.v:60]
INFO: [Synth 8-638] synthesizing module 'bd_7ad4_xpcs_0_block' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0_block.v:59]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0_block.v:199]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0_block.v:201]
INFO: [Synth 8-638] synthesizing module 'bd_7ad4_xpcs_0_local_clock_and_reset' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0_local_clock_and_reset.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_7ad4_xpcs_0_sim_speedup_controller' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0_sim_speedup_controller.v:61]
INFO: [Synth 8-256] done synthesizing module 'bd_7ad4_xpcs_0_sim_speedup_controller' (244#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0_sim_speedup_controller.v:61]
INFO: [Synth 8-638] synthesizing module 'bd_7ad4_xpcs_0_ff_synchronizer_rst' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0_ff_synchronizer_rst.v:61]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0_ff_synchronizer_rst.v:72]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0_ff_synchronizer_rst.v:72]
INFO: [Synth 8-256] done synthesizing module 'bd_7ad4_xpcs_0_ff_synchronizer_rst' (245#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0_ff_synchronizer_rst.v:61]
INFO: [Synth 8-638] synthesizing module 'bd_7ad4_xpcs_0_ff_synchronizer_rst__parameterized0' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0_ff_synchronizer_rst.v:61]
INFO: [Synth 8-256] done synthesizing module 'bd_7ad4_xpcs_0_ff_synchronizer_rst__parameterized0' (245#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0_ff_synchronizer_rst.v:61]
INFO: [Synth 8-638] synthesizing module 'bd_7ad4_xpcs_0_ff_synchronizer' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0_ff_synchronizer.v:59]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0_ff_synchronizer.v:68]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0_ff_synchronizer.v:68]
INFO: [Synth 8-256] done synthesizing module 'bd_7ad4_xpcs_0_ff_synchronizer' (246#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0_ff_synchronizer.v:59]
INFO: [Synth 8-256] done synthesizing module 'bd_7ad4_xpcs_0_local_clock_and_reset' (247#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0_local_clock_and_reset.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_7ad4_xpcs_0_ff_synchronizer_rst__parameterized1' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0_ff_synchronizer_rst.v:61]
INFO: [Synth 8-256] done synthesizing module 'bd_7ad4_xpcs_0_ff_synchronizer_rst__parameterized1' (247#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0_ff_synchronizer_rst.v:61]
INFO: [Synth 8-638] synthesizing module 'bd_7ad4_xpcs_0_ff_synchronizer_rst__parameterized2' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0_ff_synchronizer_rst.v:61]
INFO: [Synth 8-256] done synthesizing module 'bd_7ad4_xpcs_0_ff_synchronizer_rst__parameterized2' (247#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0_ff_synchronizer_rst.v:61]
INFO: [Synth 8-638] synthesizing module 'bd_7ad4_xpcs_0_ff_synchronizer_rst__parameterized3' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0_ff_synchronizer_rst.v:61]
INFO: [Synth 8-256] done synthesizing module 'bd_7ad4_xpcs_0_ff_synchronizer_rst__parameterized3' (247#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0_ff_synchronizer_rst.v:61]
INFO: [Synth 8-638] synthesizing module 'bd_7ad4_xpcs_0_cable_pull_logic' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0_cable_pull_logic.v:59]
INFO: [Synth 8-256] done synthesizing module 'bd_7ad4_xpcs_0_cable_pull_logic' (248#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0_cable_pull_logic.v:59]
INFO: [Synth 8-638] synthesizing module 'bd_7ad4_xpcs_0_gtwizard_gth_10gbaser_multi_GT' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0_gtwizard_gth_10gbaser_multi_gt.v:53]
INFO: [Synth 8-638] synthesizing module 'bd_7ad4_xpcs_0_gtwizard_gth_10gbaser_GT' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0_gtwizard_gth_10gbaser_gt.v:55]
INFO: [Synth 8-256] done synthesizing module 'bd_7ad4_xpcs_0_gtwizard_gth_10gbaser_GT' (249#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0_gtwizard_gth_10gbaser_gt.v:55]
INFO: [Synth 8-256] done synthesizing module 'bd_7ad4_xpcs_0_gtwizard_gth_10gbaser_multi_GT' (250#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0_gtwizard_gth_10gbaser_multi_gt.v:53]
INFO: [Synth 8-256] done synthesizing module 'bd_7ad4_xpcs_0_block' (251#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0_block.v:59]
INFO: [Synth 8-256] done synthesizing module 'bd_7ad4_xpcs_0' (252#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0.v:60]
INFO: [Synth 8-256] done synthesizing module 'bd_7ad4' (253#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/hdl/bd_7ad4.v:13]
INFO: [Synth 8-256] done synthesizing module 'axi_10g_ethernet_nonshared' (254#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/synth/axi_10g_ethernet_nonshared.v:58]
WARNING: [Synth 8-689] width (2) of port connection 'mac_status_vector' does not match port width (3) of module 'axi_10g_ethernet_nonshared' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/nf_10g_interface_ip/hdl/nf_10g_interface_block.v:164]
WARNING: [Synth 8-350] instance 'axi_10g_ethernet_i' of module 'axi_10g_ethernet_nonshared' requires 51 connections, but only 50 given [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/nf_10g_interface_ip/hdl/nf_10g_interface_block.v:148]
INFO: [Synth 8-256] done synthesizing module 'nf_10g_interface_block' (255#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/nf_10g_interface_ip/hdl/nf_10g_interface_block.v:35]
INFO: [Synth 8-638] synthesizing module 'nf_10g_interface_cpu_regs' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/nf_10g_interface_ip/hdl/nf_10g_interface_cpu_regs.v:42]
INFO: [Synth 8-155] case statement is not full and has no default [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/nf_10g_interface_ip/hdl/nf_10g_interface_cpu_regs.v:322]
INFO: [Synth 8-256] done synthesizing module 'nf_10g_interface_cpu_regs' (256#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/nf_10g_interface_ip/hdl/nf_10g_interface_cpu_regs.v:42]
INFO: [Synth 8-256] done synthesizing module 'nf_10g_interface' (257#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/nf_10g_interface_ip/hdl/nf_10g_interface.v:35]
INFO: [Synth 8-256] done synthesizing module 'nf_10g_interface_ip' (258#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/nf_10g_interface_ip/synth/nf_10g_interface_ip.v:56]
INFO: [Synth 8-638] synthesizing module 'identifier_ip' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/identifier_ip/synth/identifier_ip.vhd:83]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_5' declared at '/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/fifo_generator_status/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:195251' bound to instance 'U0' of component 'blk_mem_gen_v8_3_5' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/identifier_ip/synth/identifier_ip.vhd:258]
INFO: [Synth 8-256] done synthesizing module 'identifier_ip' (266#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/identifier_ip/synth/identifier_ip.vhd:83]
WARNING: [Synth 8-689] width (12) of port connection 's_axi_awaddr' does not match port width (32) of module 'identifier_ip' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/hdl/top.v:1230]
WARNING: [Synth 8-689] width (12) of port connection 's_axi_araddr' does not match port width (32) of module 'identifier_ip' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/hdl/top.v:1240]
INFO: [Synth 8-256] done synthesizing module 'top' (267#1) [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/hdl/top.v:43]
WARNING: [Synth 8-3331] design blk_mem_axi_read_fsm has unconnected port S_AXI_RLAST
WARNING: [Synth 8-3331] design blk_mem_axi_read_fsm has unconnected port S_AXI_R_LAST_INT
WARNING: [Synth 8-3331] design blk_mem_axi_read_fsm has unconnected port S_AXI_ARLEN[7]
WARNING: [Synth 8-3331] design blk_mem_axi_read_fsm has unconnected port S_AXI_ARLEN[6]
WARNING: [Synth 8-3331] design blk_mem_axi_read_fsm has unconnected port S_AXI_ARLEN[5]
WARNING: [Synth 8-3331] design blk_mem_axi_read_fsm has unconnected port S_AXI_ARLEN[4]
WARNING: [Synth 8-3331] design blk_mem_axi_read_fsm has unconnected port S_AXI_ARLEN[3]
WARNING: [Synth 8-3331] design blk_mem_axi_read_fsm has unconnected port S_AXI_ARLEN[2]
WARNING: [Synth 8-3331] design blk_mem_axi_read_fsm has unconnected port S_AXI_ARLEN[1]
WARNING: [Synth 8-3331] design blk_mem_axi_read_fsm has unconnected port S_AXI_ARLEN[0]
WARNING: [Synth 8-3331] design blk_mem_axi_read_wrapper has unconnected port S_AXI_ARSIZE[2]
WARNING: [Synth 8-3331] design blk_mem_axi_read_wrapper has unconnected port S_AXI_ARSIZE[1]
WARNING: [Synth 8-3331] design blk_mem_axi_read_wrapper has unconnected port S_AXI_ARSIZE[0]
WARNING: [Synth 8-3331] design blk_mem_axi_read_wrapper has unconnected port S_AXI_ARBURST[1]
WARNING: [Synth 8-3331] design blk_mem_axi_read_wrapper has unconnected port S_AXI_ARBURST[0]
WARNING: [Synth 8-3331] design blk_mem_axi_read_wrapper has unconnected port S_AXI_ARID[3]
WARNING: [Synth 8-3331] design blk_mem_axi_read_wrapper has unconnected port S_AXI_ARID[2]
WARNING: [Synth 8-3331] design blk_mem_axi_read_wrapper has unconnected port S_AXI_ARID[1]
WARNING: [Synth 8-3331] design blk_mem_axi_read_wrapper has unconnected port S_AXI_ARID[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_RST[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_LAT_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_REG_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_REGCE[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_REGCE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port WE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port MUX_RST[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port MEM_LAT_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port MEM_REG_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port MUX_REGCE[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port MEM_REGCE
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port WE
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port SBITERRIN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port SBITERRIN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port SBITERRIN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port SBITERRIN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port SBITERRIN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port SBITERRIN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port SBITERRIN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port SBITERRIN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port DBITERRIN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port DBITERRIN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port DBITERRIN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port DBITERRIN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port DBITERRIN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port DBITERRIN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port DBITERRIN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port DBITERRIN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized2 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized2 has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized2 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized2 has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized2 has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized2 has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized2 has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized2 has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized2 has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized2 has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized2 has unconnected port DINB[2]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:28 ; elapsed = 00:05:35 . Memory (MB): peak = 1674.176 ; gain = 745.734 ; free physical = 480 ; free virtual = 8203
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin arbiter_cpu_regs_inst:cpu_resetn_soft to constant 0 [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/input_arbiter_ip/hdl/input_arbiter.v:340]
WARNING: [Synth 8-3295] tying undriven pin opl_cpu_regs_inst:cpu_resetn_soft to constant 0 [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/switch_output_port_lookup.v:317]
WARNING: [Synth 8-3295] tying undriven pin output_queues_cpu_regs_inst:cpu_resetn_soft to constant 0 [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_queues_ip/hdl/output_queues.v:526]
WARNING: [Synth 8-3295] tying undriven pin nf_10g_interface_shared_cpu_regs_inst:cpu_resetn_soft to constant 0 [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/nf_10g_interface_shared_ip/hdl/nf_10g_interface_shared.v:263]
WARNING: [Synth 8-3295] tying undriven pin nf_10g_interface_cpu_regs_inst:cpu_resetn_soft to constant 0 [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/nf_10g_interface_ip/hdl/nf_10g_interface.v:261]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:31 ; elapsed = 00:05:38 . Memory (MB): peak = 1674.176 ; gain = 745.734 ; free physical = 475 ; free virtual = 8204
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'control_sub_auto_cc_0' instantiated as 'control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/hdl/control_sub.v:8018]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'control_sub_axi_clock_converter_0_0' instantiated as 'control_sub_i/dma_sub/axi_clock_converter_0' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/hdl/control_sub.v:3986]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'control_sub_axi_iic_0_0' instantiated as 'control_sub_i/nf_mbsys/axi_iic_0' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/hdl/control_sub.v:7583]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'control_sub_axi_uartlite_0_0' instantiated as 'control_sub_i/nf_mbsys/axi_uartlite_0' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/hdl/control_sub.v:7611]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'control_sub_axis_dwidth_dma_rx_0' instantiated as 'control_sub_i/dma_sub/axis_dwidth_dma_rx' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/hdl/control_sub.v:4240]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'control_sub_axis_dwidth_dma_tx_0' instantiated as 'control_sub_i/dma_sub/axis_dwidth_dma_tx' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/hdl/control_sub.v:4255]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'control_sub_axis_fifo_10g_rx_0' instantiated as 'control_sub_i/dma_sub/axis_fifo_10g_rx' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/hdl/control_sub.v:4270]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'control_sub_axis_fifo_10g_tx_0' instantiated as 'control_sub_i/dma_sub/axis_fifo_10g_tx' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/hdl/control_sub.v:4287]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'control_sub_clk_wiz_1_0' instantiated as 'control_sub_i/nf_mbsys/clk_wiz_1' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/hdl/control_sub.v:7634]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'control_sub_dlmb_bram_if_cntlr_0' instantiated as 'control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/dlmb_bram_if_cntlr' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/hdl/control_sub.v:7388]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'control_sub_dlmb_v10_0' instantiated as 'control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/dlmb_v10' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/hdl/control_sub.v:7409]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'control_sub_ilmb_bram_if_cntlr_0' instantiated as 'control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/ilmb_bram_if_cntlr' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/hdl/control_sub.v:7434]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'control_sub_ilmb_v10_0' instantiated as 'control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/ilmb_v10' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/hdl/control_sub.v:7455]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'control_sub_lmb_bram_0' instantiated as 'control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/hdl/control_sub.v:7480]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'control_sub_m00_data_fifo_0' instantiated as 'control_sub_i/dma_sub/axi_interconnect_0/m00_couplers/m00_data_fifo' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/hdl/control_sub.v:4698]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'control_sub_m01_data_fifo_0' instantiated as 'control_sub_i/dma_sub/axi_interconnect_0/m01_couplers/m01_data_fifo' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/hdl/control_sub.v:5172]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'control_sub_m02_data_fifo_0' instantiated as 'control_sub_i/dma_sub/axi_interconnect_0/m02_couplers/m02_data_fifo' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/hdl/control_sub.v:5514]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'control_sub_m03_data_fifo_0' instantiated as 'control_sub_i/dma_sub/axi_interconnect_0/m03_couplers/m03_data_fifo' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/hdl/control_sub.v:5724]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'control_sub_m04_data_fifo_0' instantiated as 'control_sub_i/dma_sub/axi_interconnect_0/m04_couplers/m04_data_fifo' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/hdl/control_sub.v:5934]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'control_sub_m05_data_fifo_0' instantiated as 'control_sub_i/dma_sub/axi_interconnect_0/m05_couplers/m05_data_fifo' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/hdl/control_sub.v:6144]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'control_sub_m06_data_fifo_0' instantiated as 'control_sub_i/dma_sub/axi_interconnect_0/m06_couplers/m06_data_fifo' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/hdl/control_sub.v:6354]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'control_sub_m07_data_fifo_0' instantiated as 'control_sub_i/dma_sub/axi_interconnect_0/m07_couplers/m07_data_fifo' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/hdl/control_sub.v:6564]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'control_sub_m08_data_fifo_0' instantiated as 'control_sub_i/dma_sub/axi_interconnect_0/m08_couplers/m08_data_fifo' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/hdl/control_sub.v:6774]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'control_sub_mdm_1_0' instantiated as 'control_sub_i/nf_mbsys/mbsys/mdm_1' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/hdl/control_sub.v:7052]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'control_sub_microblaze_0_0' instantiated as 'control_sub_i/nf_mbsys/mbsys/microblaze_0' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/hdl/control_sub.v:7065]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'control_sub_microblaze_0_axi_intc_0' instantiated as 'control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/hdl/control_sub.v:7118]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'control_sub_microblaze_0_xlconcat_0' instantiated as 'control_sub_i/nf_mbsys/mbsys/microblaze_0_xlconcat' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/hdl/control_sub.v:7247]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'control_sub_nf_riffa_dma_1_0' instantiated as 'control_sub_i/dma_sub/nf_riffa_dma_1' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/hdl/control_sub.v:4304]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'control_sub_pcie3_7x_1_0' instantiated as 'control_sub_i/dma_sub/pcie3_7x_1' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/hdl/control_sub.v:4437]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'control_sub_pcie_reset_inv_0' instantiated as 'control_sub_i/dma_sub/pcie_reset_inv' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/hdl/control_sub.v:4526]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'control_sub_rst_clk_wiz_1_100M_0' instantiated as 'control_sub_i/nf_mbsys/mbsys/rst_clk_wiz_1_100M' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/hdl/control_sub.v:7251]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'control_sub_s00_data_fifo_0' instantiated as 'control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/s00_data_fifo' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/hdl/control_sub.v:8061]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'control_sub_xbar_0' instantiated as 'control_sub_i/dma_sub/axi_interconnect_0/xbar' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/hdl/control_sub.v:2424]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'control_sub_xbar_1' instantiated as 'control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_periph/xbar' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/bd/control_sub/hdl/control_sub.v:3020]
INFO: [Netlist 29-17] Analyzing 256 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7vx690tffg1761-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/dcp/control_sub_xbar_0_in_context.xdc] for cell 'control_sub_i/dma_sub/axi_interconnect_0/xbar'
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/dcp/control_sub_xbar_0_in_context.xdc] for cell 'control_sub_i/dma_sub/axi_interconnect_0/xbar'
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/dcp_2/control_sub_pcie_reset_inv_0_in_context.xdc] for cell 'control_sub_i/dma_sub/pcie_reset_inv'
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/dcp_2/control_sub_pcie_reset_inv_0_in_context.xdc] for cell 'control_sub_i/dma_sub/pcie_reset_inv'
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/dcp_3/control_sub_axis_dwidth_dma_tx_0_in_context.xdc] for cell 'control_sub_i/dma_sub/axis_dwidth_dma_tx'
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/dcp_3/control_sub_axis_dwidth_dma_tx_0_in_context.xdc] for cell 'control_sub_i/dma_sub/axis_dwidth_dma_tx'
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/dcp_4/control_sub_axis_dwidth_dma_rx_0_in_context.xdc] for cell 'control_sub_i/dma_sub/axis_dwidth_dma_rx'
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/dcp_4/control_sub_axis_dwidth_dma_rx_0_in_context.xdc] for cell 'control_sub_i/dma_sub/axis_dwidth_dma_rx'
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/dcp_5/control_sub_axis_fifo_10g_rx_0_in_context.xdc] for cell 'control_sub_i/dma_sub/axis_fifo_10g_rx'
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/dcp_5/control_sub_axis_fifo_10g_rx_0_in_context.xdc] for cell 'control_sub_i/dma_sub/axis_fifo_10g_rx'
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/dcp_6/control_sub_axis_fifo_10g_rx_0_in_context.xdc] for cell 'control_sub_i/dma_sub/axis_fifo_10g_tx'
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/dcp_6/control_sub_axis_fifo_10g_rx_0_in_context.xdc] for cell 'control_sub_i/dma_sub/axis_fifo_10g_tx'
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/dcp_7/control_sub_nf_riffa_dma_1_0_in_context.xdc] for cell 'control_sub_i/dma_sub/nf_riffa_dma_1'
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/dcp_7/control_sub_nf_riffa_dma_1_0_in_context.xdc] for cell 'control_sub_i/dma_sub/nf_riffa_dma_1'
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/dcp_8/control_sub_axi_clock_converter_0_0_in_context.xdc] for cell 'control_sub_i/dma_sub/axi_clock_converter_0'
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/dcp_8/control_sub_axi_clock_converter_0_0_in_context.xdc] for cell 'control_sub_i/dma_sub/axi_clock_converter_0'
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/dcp_9/control_sub_pcie3_7x_1_0_in_context.xdc] for cell 'control_sub_i/dma_sub/pcie3_7x_1'
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/dcp_9/control_sub_pcie3_7x_1_0_in_context.xdc] for cell 'control_sub_i/dma_sub/pcie3_7x_1'
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/dcp_10/control_sub_axi_iic_0_0_in_context.xdc] for cell 'control_sub_i/nf_mbsys/axi_iic_0'
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/dcp_10/control_sub_axi_iic_0_0_in_context.xdc] for cell 'control_sub_i/nf_mbsys/axi_iic_0'
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/dcp_11/control_sub_axi_uartlite_0_0_in_context.xdc] for cell 'control_sub_i/nf_mbsys/axi_uartlite_0'
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/dcp_11/control_sub_axi_uartlite_0_0_in_context.xdc] for cell 'control_sub_i/nf_mbsys/axi_uartlite_0'
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/dcp_12/control_sub_clk_wiz_1_0_in_context.xdc] for cell 'control_sub_i/nf_mbsys/clk_wiz_1'
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/dcp_12/control_sub_clk_wiz_1_0_in_context.xdc] for cell 'control_sub_i/nf_mbsys/clk_wiz_1'
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/dcp_13/control_sub_mdm_1_0_in_context.xdc] for cell 'control_sub_i/nf_mbsys/mbsys/mdm_1'
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/dcp_13/control_sub_mdm_1_0_in_context.xdc] for cell 'control_sub_i/nf_mbsys/mbsys/mdm_1'
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/dcp_14/control_sub_microblaze_0_0_in_context.xdc] for cell 'control_sub_i/nf_mbsys/mbsys/microblaze_0'
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/dcp_14/control_sub_microblaze_0_0_in_context.xdc] for cell 'control_sub_i/nf_mbsys/mbsys/microblaze_0'
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/dcp_15/control_sub_microblaze_0_axi_intc_0_in_context.xdc] for cell 'control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc'
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/dcp_15/control_sub_microblaze_0_axi_intc_0_in_context.xdc] for cell 'control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc'
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/dcp_16/control_sub_xbar_1_in_context.xdc] for cell 'control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/dcp_16/control_sub_xbar_1_in_context.xdc] for cell 'control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_periph/xbar'
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/dcp_17/control_sub_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/dcp_17/control_sub_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/dcp_18/control_sub_ilmb_v10_0_in_context.xdc] for cell 'control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/dcp_18/control_sub_ilmb_v10_0_in_context.xdc] for cell 'control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/dcp_19/control_sub_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/dcp_19/control_sub_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/dcp_20/control_sub_ilmb_v10_0_in_context.xdc] for cell 'control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/dcp_20/control_sub_ilmb_v10_0_in_context.xdc] for cell 'control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/dcp_21/control_sub_lmb_bram_0_in_context.xdc] for cell 'control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/dcp_21/control_sub_lmb_bram_0_in_context.xdc] for cell 'control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/dcp_22/control_sub_microblaze_0_xlconcat_0_in_context.xdc] for cell 'control_sub_i/nf_mbsys/mbsys/microblaze_0_xlconcat'
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/dcp_22/control_sub_microblaze_0_xlconcat_0_in_context.xdc] for cell 'control_sub_i/nf_mbsys/mbsys/microblaze_0_xlconcat'
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/dcp_23/control_sub_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'control_sub_i/nf_mbsys/mbsys/rst_clk_wiz_1_100M'
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/dcp_23/control_sub_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'control_sub_i/nf_mbsys/mbsys/rst_clk_wiz_1_100M'
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/dcp_24/control_sub_s00_data_fifo_0_in_context.xdc] for cell 'control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/s00_data_fifo'
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/dcp_24/control_sub_s00_data_fifo_0_in_context.xdc] for cell 'control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/s00_data_fifo'
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/dcp_25/control_sub_m00_data_fifo_0_in_context.xdc] for cell 'control_sub_i/dma_sub/axi_interconnect_0/m00_couplers/m00_data_fifo'
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/dcp_25/control_sub_m00_data_fifo_0_in_context.xdc] for cell 'control_sub_i/dma_sub/axi_interconnect_0/m00_couplers/m00_data_fifo'
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/dcp_26/control_sub_m00_data_fifo_0_in_context.xdc] for cell 'control_sub_i/dma_sub/axi_interconnect_0/m01_couplers/m01_data_fifo'
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/dcp_26/control_sub_m00_data_fifo_0_in_context.xdc] for cell 'control_sub_i/dma_sub/axi_interconnect_0/m01_couplers/m01_data_fifo'
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/dcp_27/control_sub_m00_data_fifo_0_in_context.xdc] for cell 'control_sub_i/dma_sub/axi_interconnect_0/m02_couplers/m02_data_fifo'
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/dcp_27/control_sub_m00_data_fifo_0_in_context.xdc] for cell 'control_sub_i/dma_sub/axi_interconnect_0/m02_couplers/m02_data_fifo'
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/dcp_28/control_sub_m00_data_fifo_0_in_context.xdc] for cell 'control_sub_i/dma_sub/axi_interconnect_0/m03_couplers/m03_data_fifo'
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/dcp_28/control_sub_m00_data_fifo_0_in_context.xdc] for cell 'control_sub_i/dma_sub/axi_interconnect_0/m03_couplers/m03_data_fifo'
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/dcp_29/control_sub_m00_data_fifo_0_in_context.xdc] for cell 'control_sub_i/dma_sub/axi_interconnect_0/m04_couplers/m04_data_fifo'
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/dcp_29/control_sub_m00_data_fifo_0_in_context.xdc] for cell 'control_sub_i/dma_sub/axi_interconnect_0/m04_couplers/m04_data_fifo'
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/dcp_30/control_sub_m00_data_fifo_0_in_context.xdc] for cell 'control_sub_i/dma_sub/axi_interconnect_0/m05_couplers/m05_data_fifo'
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/dcp_30/control_sub_m00_data_fifo_0_in_context.xdc] for cell 'control_sub_i/dma_sub/axi_interconnect_0/m05_couplers/m05_data_fifo'
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/dcp_31/control_sub_m00_data_fifo_0_in_context.xdc] for cell 'control_sub_i/dma_sub/axi_interconnect_0/m06_couplers/m06_data_fifo'
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/dcp_31/control_sub_m00_data_fifo_0_in_context.xdc] for cell 'control_sub_i/dma_sub/axi_interconnect_0/m06_couplers/m06_data_fifo'
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/dcp_32/control_sub_m00_data_fifo_0_in_context.xdc] for cell 'control_sub_i/dma_sub/axi_interconnect_0/m07_couplers/m07_data_fifo'
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/dcp_32/control_sub_m00_data_fifo_0_in_context.xdc] for cell 'control_sub_i/dma_sub/axi_interconnect_0/m07_couplers/m07_data_fifo'
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/dcp_33/control_sub_m00_data_fifo_0_in_context.xdc] for cell 'control_sub_i/dma_sub/axi_interconnect_0/m08_couplers/m08_data_fifo'
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/dcp_33/control_sub_m00_data_fifo_0_in_context.xdc] for cell 'control_sub_i/dma_sub/axi_interconnect_0/m08_couplers/m08_data_fifo'
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/dcp_34/control_sub_auto_cc_0_in_context.xdc] for cell 'control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc'
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/.Xil/Vivado-14558-sume/dcp_34/control_sub_auto_cc_0_in_context.xdc] for cell 'control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc'
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_0/synth/bd_7ad4_xmac_0.xdc] for cell 'nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst'
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_0/synth/bd_7ad4_xmac_0.xdc] for cell 'nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst'
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_0/synth/bd_7ad4_xmac_0.xdc] for cell 'nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst'
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_0/synth/bd_7ad4_xmac_0.xdc] for cell 'nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst'
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_0/synth/bd_7ad4_xmac_0.xdc] for cell 'nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst'
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_0/synth/bd_7ad4_xmac_0.xdc] for cell 'nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_0/synth/bd_7ad4_xmac_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0.xdc] for cell 'nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -of [filter [all_fanout -flat -endpoints_only -from [get_pins -filter NAME=~*/Q -of_objects [get_cells -hierarchical -filter {NAME =~ *rxratecounter_i*rxusrclk2_en156*}]]] {NAME =~ *WE}]'. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0.xdc:69]
WARNING: [Vivado 12-180] No cells matched 'get_cells -of [filter [all_fanout -flat -endpoints_only -from [get_pins -filter NAME=~*/Q -of_objects [get_cells -hierarchical -filter {NAME =~ *rxratecounter_i*rxusrclk2_en156*}]]] {NAME =~ *WE}]'. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0.xdc:70]
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0.xdc] for cell 'nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst'
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0.xdc] for cell 'nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -of [filter [all_fanout -flat -endpoints_only -from [get_pins -filter NAME=~*/Q -of_objects [get_cells -hierarchical -filter {NAME =~ *rxratecounter_i*rxusrclk2_en156*}]]] {NAME =~ *WE}]'. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0.xdc:69]
WARNING: [Vivado 12-180] No cells matched 'get_cells -of [filter [all_fanout -flat -endpoints_only -from [get_pins -filter NAME=~*/Q -of_objects [get_cells -hierarchical -filter {NAME =~ *rxratecounter_i*rxusrclk2_en156*}]]] {NAME =~ *WE}]'. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0.xdc:70]
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0.xdc] for cell 'nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst'
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0.xdc] for cell 'nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -of [filter [all_fanout -flat -endpoints_only -from [get_pins -filter NAME=~*/Q -of_objects [get_cells -hierarchical -filter {NAME =~ *rxratecounter_i*rxusrclk2_en156*}]]] {NAME =~ *WE}]'. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0.xdc:69]
WARNING: [Vivado 12-180] No cells matched 'get_cells -of [filter [all_fanout -flat -endpoints_only -from [get_pins -filter NAME=~*/Q -of_objects [get_cells -hierarchical -filter {NAME =~ *rxratecounter_i*rxusrclk2_en156*}]]] {NAME =~ *WE}]'. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0.xdc:70]
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0.xdc] for cell 'nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/fifo_generator_status/fifo_generator_status/fifo_generator_status.xdc] for cell 'nf_10g_interface_0/inst/nf_10g_interface_shared_i/fifo_generator_shared_status_i/U0'
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/fifo_generator_status/fifo_generator_status/fifo_generator_status.xdc] for cell 'nf_10g_interface_0/inst/nf_10g_interface_shared_i/fifo_generator_shared_status_i/U0'
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/fifo_generator_status/fifo_generator_status/fifo_generator_status.xdc] for cell 'nf_10g_interface_1/inst/nf_10g_interface_block_i/fifo_generator_nonshared_status_i/U0'
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/fifo_generator_status/fifo_generator_status/fifo_generator_status.xdc] for cell 'nf_10g_interface_1/inst/nf_10g_interface_block_i/fifo_generator_nonshared_status_i/U0'
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/fifo_generator_status/fifo_generator_status/fifo_generator_status.xdc] for cell 'nf_10g_interface_2/inst/nf_10g_interface_block_i/fifo_generator_nonshared_status_i/U0'
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/fifo_generator_status/fifo_generator_status/fifo_generator_status.xdc] for cell 'nf_10g_interface_2/inst/nf_10g_interface_block_i/fifo_generator_nonshared_status_i/U0'
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/fifo_generator_status/fifo_generator_status/fifo_generator_status.xdc] for cell 'nf_10g_interface_3/inst/nf_10g_interface_block_i/fifo_generator_nonshared_status_i/U0'
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/fifo_generator_status/fifo_generator_status/fifo_generator_status.xdc] for cell 'nf_10g_interface_3/inst/nf_10g_interface_block_i/fifo_generator_nonshared_status_i/U0'
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/fifo_generator_1_9/fifo_generator_1_9/fifo_generator_1_9.xdc] for cell 'nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0'
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/fifo_generator_1_9/fifo_generator_1_9/fifo_generator_1_9.xdc] for cell 'nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0'
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/fifo_generator_1_9/fifo_generator_1_9/fifo_generator_1_9.xdc] for cell 'nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0'
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/fifo_generator_1_9/fifo_generator_1_9/fifo_generator_1_9.xdc] for cell 'nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0'
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/fifo_generator_1_9/fifo_generator_1_9/fifo_generator_1_9.xdc] for cell 'nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0'
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/fifo_generator_1_9/fifo_generator_1_9/fifo_generator_1_9.xdc] for cell 'nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0'
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/fifo_generator_1_9/fifo_generator_1_9/fifo_generator_1_9.xdc] for cell 'nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0'
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/fifo_generator_1_9/fifo_generator_1_9/fifo_generator_1_9.xdc] for cell 'nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0'
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/fifo_generator_1_9/fifo_generator_1_9/fifo_generator_1_9.xdc] for cell 'nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0'
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/fifo_generator_1_9/fifo_generator_1_9/fifo_generator_1_9.xdc] for cell 'nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0'
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/fifo_generator_1_9/fifo_generator_1_9/fifo_generator_1_9.xdc] for cell 'nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0'
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/fifo_generator_1_9/fifo_generator_1_9/fifo_generator_1_9.xdc] for cell 'nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0'
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/fifo_generator_1_9/fifo_generator_1_9/fifo_generator_1_9.xdc] for cell 'nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0'
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/fifo_generator_1_9/fifo_generator_1_9/fifo_generator_1_9.xdc] for cell 'nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0'
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/fifo_generator_1_9/fifo_generator_1_9/fifo_generator_1_9.xdc] for cell 'nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0'
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/fifo_generator_1_9/fifo_generator_1_9/fifo_generator_1_9.xdc] for cell 'nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0'
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_0/synth/bd_a1aa_xmac_0.xdc] for cell 'nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst'
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_0/synth/bd_a1aa_xmac_0.xdc] for cell 'nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_0/synth/bd_a1aa_xmac_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0.xdc] for cell 'nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -of [filter [all_fanout -flat -endpoints_only -from [get_pins -filter NAME=~*/Q -of_objects [get_cells -hierarchical -filter {NAME =~ *rxratecounter_i*rxusrclk2_en156*}]]] {NAME =~ *WE}]'. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0.xdc:70]
WARNING: [Vivado 12-180] No cells matched 'get_cells -of [filter [all_fanout -flat -endpoints_only -from [get_pins -filter NAME=~*/Q -of_objects [get_cells -hierarchical -filter {NAME =~ *rxratecounter_i*rxusrclk2_en156*}]]] {NAME =~ *WE}]'. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0.xdc:71]
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0.xdc] for cell 'nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip_board.xdc] for cell 'axi_clocking_i/clk_wiz_i/inst'
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip_board.xdc] for cell 'axi_clocking_i/clk_wiz_i/inst'
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xdc] for cell 'axi_clocking_i/clk_wiz_i/inst'
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xdc] for cell 'axi_clocking_i/clk_wiz_i/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/proc_sys_reset_ip/proc_sys_reset_ip_board.xdc] for cell 'proc_sys_reset_i/U0'
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/proc_sys_reset_ip/proc_sys_reset_ip_board.xdc] for cell 'proc_sys_reset_i/U0'
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/proc_sys_reset_ip/proc_sys_reset_ip.xdc] for cell 'proc_sys_reset_i/U0'
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/proc_sys_reset_ip/proc_sys_reset_ip.xdc] for cell 'proc_sys_reset_i/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/lib/hw/std/constraints/generic_bit.xdc]
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/lib/hw/std/constraints/generic_bit.xdc]
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/constraints/nf_sume_general.xdc]
WARNING: [Vivado 12-507] No nets matched 'control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_txoutclk_out'. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/constraints/nf_sume_general.xdc:116]
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/constraints/nf_sume_general.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/constraints/nf_sume_general.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/constraints/nf_sume_general.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/constraints/nf_sume_10g.xdc]
WARNING: [Constraints 18-619] A clock with name 'xphy_refclk_p' already exists, overwriting the previous clock with the same name. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/constraints/nf_sume_10g.xdc:92]
WARNING: [Constraints 18-619] A clock with name 'nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK' already exists, overwriting the previous clock with the same name. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/constraints/nf_sume_10g.xdc:114]
WARNING: [Constraints 18-619] A clock with name 'nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK' already exists, overwriting the previous clock with the same name. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/constraints/nf_sume_10g.xdc:115]
WARNING: [Constraints 18-619] A clock with name 'nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK' already exists, overwriting the previous clock with the same name. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/constraints/nf_sume_10g.xdc:116]
WARNING: [Constraints 18-619] A clock with name 'nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK' already exists, overwriting the previous clock with the same name. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/constraints/nf_sume_10g.xdc:117]
WARNING: [Constraints 18-619] A clock with name 'nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK' already exists, overwriting the previous clock with the same name. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/constraints/nf_sume_10g.xdc:118]
WARNING: [Constraints 18-619] A clock with name 'nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK' already exists, overwriting the previous clock with the same name. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/constraints/nf_sume_10g.xdc:119]
WARNING: [Constraints 18-619] A clock with name 'nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK' already exists, overwriting the previous clock with the same name. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/constraints/nf_sume_10g.xdc:120]
WARNING: [Constraints 18-619] A clock with name 'nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK' already exists, overwriting the previous clock with the same name. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/constraints/nf_sume_10g.xdc:121]
WARNING: [Vivado 12-627] No clocks matched 'clk_250mhz_mux_x0y1'. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/constraints/nf_sume_10g.xdc:134]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/constraints/nf_sume_10g.xdc:134]
WARNING: [Vivado 12-627] No clocks matched 'clk_125mhz_x0y1'. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/constraints/nf_sume_10g.xdc:134]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/constraints/nf_sume_10g.xdc:134]
WARNING: [Vivado 12-627] No clocks matched 'clk_125mhz_x0y1'. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/constraints/nf_sume_10g.xdc:135]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/constraints/nf_sume_10g.xdc:135]
WARNING: [Vivado 12-627] No clocks matched 'clk_250mhz_mux_x0y1'. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/constraints/nf_sume_10g.xdc:135]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/constraints/nf_sume_10g.xdc:135]
WARNING: [Vivado 12-627] No clocks matched 'userclk1'. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/constraints/nf_sume_10g.xdc:137]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/constraints/nf_sume_10g.xdc:137]
WARNING: [Vivado 12-627] No clocks matched 'userclk1'. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/constraints/nf_sume_10g.xdc:138]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/constraints/nf_sume_10g.xdc:138]
WARNING: [Vivado 12-627] No clocks matched 'userclk1'. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/constraints/nf_sume_10g.xdc:140]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/constraints/nf_sume_10g.xdc:140]
WARNING: [Vivado 12-627] No clocks matched 'userclk1'. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/constraints/nf_sume_10g.xdc:141]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/constraints/nf_sume_10g.xdc:141]
WARNING: [Vivado 12-627] No clocks matched 'userclk1'. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/constraints/nf_sume_10g.xdc:143]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/constraints/nf_sume_10g.xdc:143]
WARNING: [Vivado 12-627] No clocks matched 'userclk1'. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/constraints/nf_sume_10g.xdc:144]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/constraints/nf_sume_10g.xdc:144]
WARNING: [Vivado 12-627] No clocks matched 'userclk1'. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/constraints/nf_sume_10g.xdc:146]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/constraints/nf_sume_10g.xdc:146]
WARNING: [Vivado 12-627] No clocks matched 'userclk1'. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/constraints/nf_sume_10g.xdc:147]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/constraints/nf_sume_10g.xdc:147]
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/constraints/nf_sume_10g.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/constraints/nf_sume_10g.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/constraints/nf_sume_10g.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/dont_touch.xdc]
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0_clocks.xdc] for cell 'nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst'
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0_clocks.xdc] for cell 'nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst'
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0_clocks.xdc] for cell 'nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst'
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0_clocks.xdc] for cell 'nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst'
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0_clocks.xdc] for cell 'nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst'
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0_clocks.xdc] for cell 'nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/fifo_generator_status/fifo_generator_status/fifo_generator_status_clocks.xdc] for cell 'nf_10g_interface_3/inst/nf_10g_interface_block_i/fifo_generator_nonshared_status_i/U0'
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/fifo_generator_status/fifo_generator_status/fifo_generator_status_clocks.xdc] for cell 'nf_10g_interface_3/inst/nf_10g_interface_block_i/fifo_generator_nonshared_status_i/U0'
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/fifo_generator_status/fifo_generator_status/fifo_generator_status_clocks.xdc] for cell 'nf_10g_interface_2/inst/nf_10g_interface_block_i/fifo_generator_nonshared_status_i/U0'
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/fifo_generator_status/fifo_generator_status/fifo_generator_status_clocks.xdc] for cell 'nf_10g_interface_2/inst/nf_10g_interface_block_i/fifo_generator_nonshared_status_i/U0'
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/fifo_generator_status/fifo_generator_status/fifo_generator_status_clocks.xdc] for cell 'nf_10g_interface_1/inst/nf_10g_interface_block_i/fifo_generator_nonshared_status_i/U0'
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/fifo_generator_status/fifo_generator_status/fifo_generator_status_clocks.xdc] for cell 'nf_10g_interface_1/inst/nf_10g_interface_block_i/fifo_generator_nonshared_status_i/U0'
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/fifo_generator_status/fifo_generator_status/fifo_generator_status_clocks.xdc] for cell 'nf_10g_interface_0/inst/nf_10g_interface_shared_i/fifo_generator_shared_status_i/U0'
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/fifo_generator_status/fifo_generator_status/fifo_generator_status_clocks.xdc] for cell 'nf_10g_interface_0/inst/nf_10g_interface_shared_i/fifo_generator_shared_status_i/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/fifo_generator_status/fifo_generator_status/fifo_generator_status_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/fifo_generator_1_9/fifo_generator_1_9/fifo_generator_1_9_clocks.xdc] for cell 'nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0'
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/fifo_generator_1_9/fifo_generator_1_9/fifo_generator_1_9_clocks.xdc] for cell 'nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0'
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/fifo_generator_1_9/fifo_generator_1_9/fifo_generator_1_9_clocks.xdc] for cell 'nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0'
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/fifo_generator_1_9/fifo_generator_1_9/fifo_generator_1_9_clocks.xdc] for cell 'nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0'
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/fifo_generator_1_9/fifo_generator_1_9/fifo_generator_1_9_clocks.xdc] for cell 'nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0'
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/fifo_generator_1_9/fifo_generator_1_9/fifo_generator_1_9_clocks.xdc] for cell 'nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0'
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/fifo_generator_1_9/fifo_generator_1_9/fifo_generator_1_9_clocks.xdc] for cell 'nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0'
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/fifo_generator_1_9/fifo_generator_1_9/fifo_generator_1_9_clocks.xdc] for cell 'nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0'
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/fifo_generator_1_9/fifo_generator_1_9/fifo_generator_1_9_clocks.xdc] for cell 'nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0'
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/fifo_generator_1_9/fifo_generator_1_9/fifo_generator_1_9_clocks.xdc] for cell 'nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0'
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/fifo_generator_1_9/fifo_generator_1_9/fifo_generator_1_9_clocks.xdc] for cell 'nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0'
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/fifo_generator_1_9/fifo_generator_1_9/fifo_generator_1_9_clocks.xdc] for cell 'nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0'
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/fifo_generator_1_9/fifo_generator_1_9/fifo_generator_1_9_clocks.xdc] for cell 'nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0'
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/fifo_generator_1_9/fifo_generator_1_9/fifo_generator_1_9_clocks.xdc] for cell 'nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0'
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/fifo_generator_1_9/fifo_generator_1_9/fifo_generator_1_9_clocks.xdc] for cell 'nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0'
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/fifo_generator_1_9/fifo_generator_1_9/fifo_generator_1_9_clocks.xdc] for cell 'nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/fifo_generator_1_9/fifo_generator_1_9/fifo_generator_1_9_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0_clocks.xdc] for cell 'nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst'
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0_clocks.xdc] for cell 'nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst'
Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip_late.xdc] for cell 'axi_clocking_i/clk_wiz_i/inst'
Finished Parsing XDC File [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip_late.xdc] for cell 'axi_clocking_i/clk_wiz_i/inst'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 202 instances were transformed.
  BUFGCE => BUFGCTRL: 1 instances
  FDR => FDRE: 12 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  MUXCY_L => MUXCY: 176 instances
  RAMB36 => RAMB36E1: 10 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2147.898 ; gain = 0.004 ; free physical = 185 ; free virtual = 7814
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'control_sub_i/dma_sub/axi_clock_converter_0' at clock pin 's_axi_aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'control_sub_i/dma_sub/axis_dwidth_dma_rx' at clock pin 'aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'control_sub_i/dma_sub/axis_dwidth_dma_tx' at clock pin 'aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'control_sub_i/dma_sub/axis_fifo_10g_rx' at clock pin 'm_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'control_sub_i/dma_sub/axis_fifo_10g_tx' at clock pin 'm_axis_aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'control_sub_i/dma_sub/axi_interconnect_0/xbar' at clock pin 'aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'control_sub_i/dma_sub/axi_interconnect_0/m00_couplers/m00_data_fifo' at clock pin 'aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'control_sub_i/dma_sub/axi_interconnect_0/m01_couplers/m01_data_fifo' at clock pin 'aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'control_sub_i/dma_sub/axi_interconnect_0/m02_couplers/m02_data_fifo' at clock pin 'aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'control_sub_i/dma_sub/axi_interconnect_0/m03_couplers/m03_data_fifo' at clock pin 'aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'control_sub_i/dma_sub/axi_interconnect_0/m04_couplers/m04_data_fifo' at clock pin 'aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'control_sub_i/dma_sub/axi_interconnect_0/m05_couplers/m05_data_fifo' at clock pin 'aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'control_sub_i/dma_sub/axi_interconnect_0/m06_couplers/m06_data_fifo' at clock pin 'aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'control_sub_i/dma_sub/axi_interconnect_0/m07_couplers/m07_data_fifo' at clock pin 'aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'control_sub_i/dma_sub/axi_interconnect_0/m08_couplers/m08_data_fifo' at clock pin 'aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc' at clock pin 'm_axi_aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/s00_data_fifo' at clock pin 'aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:05:07 ; elapsed = 00:07:57 . Memory (MB): peak = 2147.898 ; gain = 1219.457 ; free physical = 177 ; free virtual = 7811
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1761-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:05:07 ; elapsed = 00:07:57 . Memory (MB): peak = 2147.898 ; gain = 1219.457 ; free physical = 177 ; free virtual = 7811
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst. (constraint file  /home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/dont_touch.xdc, line 193).
Applied set_property DONT_TOUCH = true for nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst. (constraint file  /home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/dont_touch.xdc, line 193).
Applied set_property DONT_TOUCH = true for nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst. (constraint file  /home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/dont_touch.xdc, line 193).
Applied set_property DONT_TOUCH = true for nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst. (constraint file  /home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/dont_touch.xdc, line 198).
Applied set_property DONT_TOUCH = true for nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst. (constraint file  /home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/dont_touch.xdc, line 198).
Applied set_property DONT_TOUCH = true for nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst. (constraint file  /home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/dont_touch.xdc, line 198).
Applied set_property DONT_TOUCH = true for nf_10g_interface_0/inst/nf_10g_interface_shared_i/fifo_generator_shared_status_i/U0. (constraint file  /home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/dont_touch.xdc, line 210).
Applied set_property DONT_TOUCH = true for nf_10g_interface_1/inst/nf_10g_interface_block_i/fifo_generator_nonshared_status_i/U0. (constraint file  /home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/dont_touch.xdc, line 210).
Applied set_property DONT_TOUCH = true for nf_10g_interface_2/inst/nf_10g_interface_block_i/fifo_generator_nonshared_status_i/U0. (constraint file  /home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/dont_touch.xdc, line 210).
Applied set_property DONT_TOUCH = true for nf_10g_interface_3/inst/nf_10g_interface_block_i/fifo_generator_nonshared_status_i/U0. (constraint file  /home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/dont_touch.xdc, line 210).
Applied set_property DONT_TOUCH = true for nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0. (constraint file  /home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/dont_touch.xdc, line 216).
Applied set_property DONT_TOUCH = true for nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0. (constraint file  /home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/dont_touch.xdc, line 216).
Applied set_property DONT_TOUCH = true for nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0. (constraint file  /home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/dont_touch.xdc, line 216).
Applied set_property DONT_TOUCH = true for nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0. (constraint file  /home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/dont_touch.xdc, line 216).
Applied set_property DONT_TOUCH = true for nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0. (constraint file  /home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/dont_touch.xdc, line 216).
Applied set_property DONT_TOUCH = true for nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0. (constraint file  /home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/dont_touch.xdc, line 216).
Applied set_property DONT_TOUCH = true for nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0. (constraint file  /home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/dont_touch.xdc, line 216).
Applied set_property DONT_TOUCH = true for nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0. (constraint file  /home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/dont_touch.xdc, line 216).
Applied set_property DONT_TOUCH = true for nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst. (constraint file  /home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/dont_touch.xdc, line 222).
Applied set_property DONT_TOUCH = true for nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst. (constraint file  /home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/dont_touch.xdc, line 227).
Applied set_property DONT_TOUCH = true for axi_clocking_i/clk_wiz_i/inst. (constraint file  /home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/dont_touch.xdc, line 239).
Applied set_property DONT_TOUCH = true for proc_sys_reset_i/U0. (constraint file  /home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/dont_touch.xdc, line 250).
Applied set_property DONT_TOUCH = true for axi_clocking_i/clk_wiz_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_sub_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_sub_i/dma_sub/axi_clock_converter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_sub_i/dma_sub/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_sub_i/dma_sub/axi_interconnect_0/m00_couplers/m00_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_sub_i/dma_sub/axi_interconnect_0/m01_couplers/m01_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_sub_i/dma_sub/axi_interconnect_0/m02_couplers/m02_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_sub_i/dma_sub/axi_interconnect_0/m03_couplers/m03_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_sub_i/dma_sub/axi_interconnect_0/m04_couplers/m04_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_sub_i/dma_sub/axi_interconnect_0/m05_couplers/m05_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_sub_i/dma_sub/axi_interconnect_0/m06_couplers/m06_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_sub_i/dma_sub/axi_interconnect_0/m07_couplers/m07_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_sub_i/dma_sub/axi_interconnect_0/m08_couplers/m08_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/s00_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_sub_i/dma_sub/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_sub_i/dma_sub/axis_dwidth_dma_rx. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_sub_i/dma_sub/axis_dwidth_dma_tx. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_sub_i/dma_sub/axis_fifo_10g_rx. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_sub_i/dma_sub/axis_fifo_10g_tx. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_sub_i/dma_sub/nf_riffa_dma_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_sub_i/dma_sub/pcie3_7x_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_sub_i/dma_sub/pcie_reset_inv. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_sub_i/nf_mbsys/axi_iic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_sub_i/nf_mbsys/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_sub_i/nf_mbsys/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_sub_i/nf_mbsys/mbsys/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_sub_i/nf_mbsys/mbsys/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_sub_i/nf_mbsys/mbsys/microblaze_0_xlconcat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_sub_i/nf_mbsys/mbsys/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for identifier. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nf_10g_interface_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nf_10g_interface_0/inst/nf_10g_interface_shared_i/areset_inverter_shared_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/dcm_locked_driver. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/pma_pmd_type_driver. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nf_10g_interface_0/inst/nf_10g_interface_shared_i/fifo_generator_shared_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nf_10g_interface_0/inst/nf_10g_interface_shared_i/tx_abs_inverter_shared_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/rx_info_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/tx_fifo_intf/tx_info_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nf_10g_interface_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nf_10g_interface_1/inst/nf_10g_interface_block_i/areset_inverter_nonshared_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/dcm_locked_driver. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/pma_pmd_type_driver. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nf_10g_interface_1/inst/nf_10g_interface_block_i/fifo_generator_nonshared_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nf_10g_interface_1/inst/nf_10g_interface_block_i/tx_abs_inverter_nonshared_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nf_10g_interface_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nf_10g_interface_2/inst/nf_10g_interface_block_i/areset_inverter_nonshared_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/dcm_locked_driver. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/pma_pmd_type_driver. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nf_10g_interface_2/inst/nf_10g_interface_block_i/fifo_generator_nonshared_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nf_10g_interface_2/inst/nf_10g_interface_block_i/tx_abs_inverter_nonshared_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nf_10g_interface_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nf_10g_interface_3/inst/nf_10g_interface_block_i/areset_inverter_nonshared_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/dcm_locked_driver. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/pma_pmd_type_driver. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nf_10g_interface_3/inst/nf_10g_interface_block_i/fifo_generator_nonshared_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nf_10g_interface_3/inst/nf_10g_interface_block_i/tx_abs_inverter_nonshared_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nf_datapath_0/bram_output_queues_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nf_datapath_0/input_arbiter_v1_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nf_datapath_0/output_port_lookup_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for proc_sys_reset_i. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:05:59 ; elapsed = 00:08:49 . Memory (MB): peak = 2147.898 ; gain = 1219.457 ; free physical = 177 ; free virtual = 7813
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/proc_sys_reset_ip/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/small_fifo.v:97]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/small_fifo.v:97]
INFO: [Synth 8-5544] ROM "running_result" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lookup_done_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/small_fifo.v:97]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/small_fifo.v:97]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/small_fifo.v:97]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/small_fifo.v:97]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/small_fifo.v:97]
INFO: [Synth 8-5544] ROM "cur_queue_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seq_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seq_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seq_cnt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "col_cnt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_wr_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "frame_waiting_int" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_wr_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "frame_waiting_int" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_wr_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_wr_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_rd_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "prev_rd_state_p" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "prev_rd_state_i_p" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "prev_rd_state_r_int" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "crc_position_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "insert_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "insert_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "position_final" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "frame_data_d1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "frame_data_d1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "frame_data_d1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "frame_data_d1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xgmii_cntl" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xgmii_cntl" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xgmii_cntl" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xgmii_cntl" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xgmii_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xgmii_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "dic_required" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dic_returned" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "local_ifg_count" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "poss_ifg_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "broadcast_frame" won't be mapped to RAM because address size (48) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "control_frame" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "frame_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "frame_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "byte_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "byte_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "final_byte_count" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "broadcast_frame" won't be mapped to RAM because address size (48) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "control_frame" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "frame_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "frame_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "byte_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "byte_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "final_byte_count" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "frame_size" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'legacy_state_reg' in module 'ten_gig_eth_mac_v15_1_2_pfc_tx_cntl'
INFO: [Synth 8-5544] ROM "pause_req" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pfc_req_int" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pfc_valid" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_legacy_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pause_sample_addr_int" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pause_tvalid" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pause_tdata" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rxc_position" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rxc_position" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "crc_valid_int" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "crc_valid_int" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "crc_valid_int" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "crc_valid_int" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "rx_state_validate_lch" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "frame_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "broadcast_detect" won't be mapped to RAM because address size (48) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "broadcast_frame" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "control_frame_any_add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pause_opcode" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pfc_opcode" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "special_addr_frame" won't be mapped to RAM because address size (48) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "vlan_frame" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "early_truncate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "early_truncate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'pause_state_reg' in module 'ten_gig_eth_mac_v15_1_2_rx_control'
INFO: [Synth 8-5544] ROM "pause_quanta" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pause_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valid_frame_size_int" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "length_error_non_word_boundary" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "length_error_lt_gt_payload" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valid_frame_size_int" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "length_error_non_word_boundary" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "length_error_lt_gt_payload" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "start_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_axis_tlast_int" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "start_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_axis_tlast_int" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_axis_tkeep" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_axis_tkeep" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_was_v" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_was_v_long" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_was_v" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_was_v_long" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bytes_valid" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "comp_0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "comp_1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "comp_2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "comp_3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "comp_4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "comp_5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "comp_6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "comp_7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "comp_8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "comp_0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "comp_1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "comp_2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "twist" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_rd_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jam_idle" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_code_c0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_code_c4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ten_gig_eth_pcs_pma_v6_0_7_tx_pcs_fsm'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'mcp1_state_reg' in module 'ten_gig_eth_pcs_pma_v6_0_7_rx_ber_mon_fsm'
INFO: [Synth 8-5544] ROM "mcp1_ber_count_inc" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mcp1_ber_test_sh" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mcp1_hiber" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "mcp1_rx_64_ctrl_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "mcp1_rx_64_ctrl_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mcp1_rx_64_ctrl_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "IsValidControl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IsValidControl0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IsValidControl1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IsValidControl2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IsValidControl3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IsValidControl4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IsValidControl5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IsValidControl6" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "DecodeWord" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "DecodeWord0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "DecodeWord1" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "DecodeWord2" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "DecodeWord3" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "DecodeWord4" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "DecodeWord5" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "DecodeWord6" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-802] inferred FSM for state register 'mcp1_state_reg' in module 'ten_gig_eth_pcs_pma_v6_0_7_rx_pcs_fsm'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "err_block_count_inc" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mcp1_rx_ebuff_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ten_gig_eth_pcs_pma_v6_0_7_cs_ipif_access'
INFO: [Synth 8-5544] ROM "ipif_rnw" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drp_cs" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5587] ROM size for "gt_txd_mux" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "gt_txc_mux" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5545] ROM "master_watchdog_barking" won't be mapped to RAM because address size (29) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'rx_queue__xdcDup__1'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/small_fifo.v:97]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/small_fifo.v:97]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/small_fifo.v:97]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/hdl/small_fifo.v:97]
INFO: [Synth 8-5546] ROM "tkeep_encoded_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "master_watchdog_barking" won't be mapped to RAM because address size (29) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'rx_queue__xdcDup__2'
INFO: [Synth 8-5546] ROM "tkeep_encoded_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'rx_queue__xdcDup__3'
INFO: [Synth 8-5546] ROM "tkeep_encoded_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'rx_queue'
INFO: [Synth 8-5546] ROM "tkeep_encoded_i" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                              000
                     REQ |                             0010 |                              001
                    WAIT |                             0100 |                              010
                   COUNT |                             1000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'legacy_state_reg' using encoding 'one-hot' in module 'ten_gig_eth_mac_v15_1_2_pfc_tx_cntl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00001 |                              000
                  LEGACY |                            00010 |                              001
                     PFC |                            00100 |                              100
                PFCQ3_Q6 |                            01000 |                              101
                   PFCQ7 |                            10000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pause_state_reg' using encoding 'one-hot' in module 'ten_gig_eth_mac_v15_1_2_rx_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 TX_INIT |                              000 |                              000
                    TX_E |                              001 |                              100
                    TX_C |                              010 |                              001
                    TX_D |                              011 |                              010
                    TX_T |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ten_gig_eth_pcs_pma_v6_0_7_tx_pcs_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             BER_MT_INIT |                              000 |                              000
             START_TIMER |                              001 |                              001
             BER_TEST_SH |                              010 |                              010
              BER_BAD_SH |                              011 |                              011
                  HI_BER |                              100 |                              100
                GOOD_BER |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mcp1_state_reg' using encoding 'sequential' in module 'ten_gig_eth_pcs_pma_v6_0_7_rx_ber_mon_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 RX_INIT |                              000 |                              000
                    RX_E |                              001 |                              100
                    RX_T |                              010 |                              011
                    RX_C |                              011 |                              001
                    RX_D |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mcp1_state_reg' using encoding 'sequential' in module 'ten_gig_eth_pcs_pma_v6_0_7_rx_pcs_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                              000
                  RDREQ1 |                               01 |                              001
              RDPENDING1 |                               10 |                              010
                 RDRESP1 |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ten_gig_eth_pcs_pma_v6_0_7_cs_ipif_access'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                             0000
            WAIT_FOR_EOP |                               01 |                             0001
                  BUBBLE |                               10 |                             0011
                    DROP |                               11 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'rx_queue__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                             0000
            WAIT_FOR_EOP |                               01 |                             0001
                  BUBBLE |                               10 |                             0011
                    DROP |                               11 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'rx_queue__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                             0000
            WAIT_FOR_EOP |                               01 |                             0001
                  BUBBLE |                               10 |                             0011
                    DROP |                               11 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'rx_queue__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                             0000
            WAIT_FOR_EOP |                               01 |                             0001
                  BUBBLE |                               10 |                             0011
                    DROP |                               11 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'rx_queue'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:06:20 ; elapsed = 00:09:10 . Memory (MB): peak = 2147.898 ; gain = 1219.457 ; free physical = 163 ; free virtual = 7804
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------------------+------------+----------+
|      |RTL Partition                              |Replication |Instances |
+------+-------------------------------------------+------------+----------+
|1     |clk_wiz_ip_clk_wiz__GC0                    |           1|        13|
|2     |nf_datapath__GB0                           |           1|     25596|
|3     |input_arbiter_ip                           |           1|     10610|
|4     |bd_a1aa_xpcs_0_shared_clock_and_reset__GC0 |           1|        53|
|5     |ten_gig_eth_pcs_pma_v6_0_7                 |           2|     14249|
|6     |bd_a1aa_xpcs_0_block__GC0                  |           1|       897|
|7     |bd_a1aa_xpcs_0_support__GC0                |           1|         2|
|8     |bd_a1aa__GC0                               |           1|     15573|
|9     |nf_10g_interface_shared_block__GC0         |           1|      7027|
|10    |nf_10g_interface_shared__GC0               |           1|      2874|
|11    |bd_7ad4_xmac_0_block                       |           3|     15573|
|12    |bd_7ad4_xpcs_0_block__GC0                  |           1|       897|
|13    |nf_10g_interface_block__xdcDup__1__GC0     |           1|      7027|
|14    |nf_10g_interface__xdcDup__1__GC0           |           1|      2865|
|15    |nf_10g_interface_block__xdcDup__2__GC0     |           1|      7027|
|16    |nf_10g_interface__xdcDup__2__GC0           |           1|      2865|
|17    |nf_10g_interface_block__GC0                |           1|      7027|
|18    |nf_10g_interface__GC0                      |           1|      2865|
|19    |top__GC0                                   |           1|      7652|
+------+-------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "master_watchdog_barking" won't be mapped to RAM because address size (29) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "xge_attachment/tx_fifo_intf/tkeep_encoded_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "master_watchdog_barking" won't be mapped to RAM because address size (29) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "xge_attachment/tx_fifo_intf/tkeep_encoded_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "xge_attachment/tx_fifo_intf/tkeep_encoded_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "xge_attachment/tx_fifo_intf/tkeep_encoded_i" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-5730] RAM xge_attachment/converter_tx/DEFAULT_VALUE_DISABLE.info_fifo/fifo/queue_reg got removed due to cross hierarchy optimization. 
WARNING: [Synth 8-5730] RAM xge_attachment/converter_tx/DEFAULT_VALUE_DISABLE.info_fifo/fifo/queue_reg got removed due to cross hierarchy optimization. 
WARNING: [Synth 8-5730] RAM xge_attachment/converter_tx/DEFAULT_VALUE_DISABLE.info_fifo/fifo/queue_reg got removed due to cross hierarchy optimization. 
WARNING: [Synth 8-5730] RAM xge_attachment/converter_tx/DEFAULT_VALUE_DISABLE.info_fifo/fifo/queue_reg got removed due to cross hierarchy optimization. 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_0/nf_10g_interface_shared_ii_0/\xge_attachment/rx_fifo_intf/err_state_reg[2] )
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_0/nf_10g_interface_shared_ii_0/xge_attachment/tx_fifo_intf/state_reg[1]' (FDR) to 'nf_10g_interface_0/nf_10g_interface_shared_ii_0/xge_attachment/tx_fifo_intf/state_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_0/nf_10g_interface_shared_ii_0/\xge_attachment/tx_fifo_intf/state_reg[2] )
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_0/insti_1/version_reg_reg[0]' (FD) to 'nf_10g_interface_0/insti_1/id_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_0/insti_1/id_reg_reg[0]' (FD) to 'nf_10g_interface_0/insti_1/version_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_0/insti_1/version_reg_reg[1]' (FD) to 'nf_10g_interface_0/insti_1/version_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_0/insti_1/id_reg_reg[1]' (FD) to 'nf_10g_interface_0/insti_1/version_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_0/insti_1/version_reg_reg[2]' (FD) to 'nf_10g_interface_0/insti_1/version_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_0/insti_1/id_reg_reg[2]' (FD) to 'nf_10g_interface_0/insti_1/version_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_0/insti_1/version_reg_reg[3]' (FD) to 'nf_10g_interface_0/insti_1/version_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_0/insti_1/id_reg_reg[3]' (FD) to 'nf_10g_interface_0/insti_1/version_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_0/insti_1/version_reg_reg[4]' (FD) to 'nf_10g_interface_0/insti_1/version_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_0/insti_1/id_reg_reg[4]' (FD) to 'nf_10g_interface_0/insti_1/id_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_0/insti_1/version_reg_reg[5]' (FD) to 'nf_10g_interface_0/insti_1/version_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_0/insti_1/id_reg_reg[5]' (FD) to 'nf_10g_interface_0/insti_1/version_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_0/insti_1/version_reg_reg[6]' (FD) to 'nf_10g_interface_0/insti_1/version_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_0/insti_1/id_reg_reg[6]' (FD) to 'nf_10g_interface_0/insti_1/version_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_0/insti_1/version_reg_reg[7]' (FD) to 'nf_10g_interface_0/insti_1/version_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_0/insti_1/id_reg_reg[7]' (FD) to 'nf_10g_interface_0/insti_1/version_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_0/insti_1/interfaceid_reg_reg[8]' (FDR) to 'nf_10g_interface_0/insti_1/interfaceid_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_0/insti_1/version_reg_reg[8]' (FD) to 'nf_10g_interface_0/insti_1/version_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_0/insti_1/id_reg_reg[8]' (FD) to 'nf_10g_interface_0/insti_1/id_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_0/insti_1/interfaceid_reg_reg[9]' (FDR) to 'nf_10g_interface_0/insti_1/interfaceid_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_0/insti_1/version_reg_reg[9]' (FD) to 'nf_10g_interface_0/insti_1/version_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_0/insti_1/id_reg_reg[9]' (FD) to 'nf_10g_interface_0/insti_1/id_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_0/insti_1/interfaceid_reg_reg[10]' (FDR) to 'nf_10g_interface_0/insti_1/interfaceid_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_0/insti_1/version_reg_reg[10]' (FD) to 'nf_10g_interface_0/insti_1/version_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_0/insti_1/id_reg_reg[10]' (FD) to 'nf_10g_interface_0/insti_1/id_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_0/insti_1/interfaceid_reg_reg[11]' (FDR) to 'nf_10g_interface_0/insti_1/interfaceid_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_0/insti_1/version_reg_reg[11]' (FD) to 'nf_10g_interface_0/insti_1/version_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_0/insti_1/id_reg_reg[11]' (FD) to 'nf_10g_interface_0/insti_1/id_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_0/insti_1/interfaceid_reg_reg[12]' (FDR) to 'nf_10g_interface_0/insti_1/interfaceid_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_0/insti_1/version_reg_reg[12]' (FD) to 'nf_10g_interface_0/insti_1/version_reg_reg[31]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (nf_10g_interface_0/insti_1/\id_reg_reg[12] )
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_0/insti_1/interfaceid_reg_reg[13]' (FDR) to 'nf_10g_interface_0/insti_1/interfaceid_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_0/insti_1/version_reg_reg[13]' (FD) to 'nf_10g_interface_0/insti_1/version_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_0/insti_1/id_reg_reg[13]' (FD) to 'nf_10g_interface_0/insti_1/version_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_0/insti_1/interfaceid_reg_reg[14]' (FDR) to 'nf_10g_interface_0/insti_1/interfaceid_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_0/insti_1/version_reg_reg[14]' (FD) to 'nf_10g_interface_0/insti_1/version_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_0/insti_1/id_reg_reg[14]' (FD) to 'nf_10g_interface_0/insti_1/version_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_0/insti_1/interfaceid_reg_reg[15]' (FDR) to 'nf_10g_interface_0/insti_1/interfaceid_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_0/insti_1/version_reg_reg[15]' (FD) to 'nf_10g_interface_0/insti_1/version_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_0/insti_1/id_reg_reg[15]' (FD) to 'nf_10g_interface_0/insti_1/version_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_0/insti_1/interfaceid_reg_reg[16]' (FDR) to 'nf_10g_interface_0/insti_1/interfaceid_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_0/insti_1/version_reg_reg[16]' (FD) to 'nf_10g_interface_0/insti_1/version_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_0/insti_1/interfaceid_reg_reg[17]' (FDR) to 'nf_10g_interface_0/insti_1/interfaceid_reg_reg[18]'
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_0/insti_1/version_reg_reg[17]' (FD) to 'nf_10g_interface_0/insti_1/version_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_0/insti_1/interfaceid_reg_reg[18]' (FDR) to 'nf_10g_interface_0/insti_1/interfaceid_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_0/insti_1/version_reg_reg[18]' (FD) to 'nf_10g_interface_0/insti_1/version_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_0/insti_1/interfaceid_reg_reg[19]' (FDR) to 'nf_10g_interface_0/insti_1/interfaceid_reg_reg[20]'
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_0/insti_1/version_reg_reg[19]' (FD) to 'nf_10g_interface_0/insti_1/version_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_0/insti_1/interfaceid_reg_reg[20]' (FDR) to 'nf_10g_interface_0/insti_1/interfaceid_reg_reg[21]'
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_0/insti_1/version_reg_reg[20]' (FD) to 'nf_10g_interface_0/insti_1/version_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_0/insti_1/interfaceid_reg_reg[21]' (FDR) to 'nf_10g_interface_0/insti_1/interfaceid_reg_reg[22]'
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_0/insti_1/version_reg_reg[21]' (FD) to 'nf_10g_interface_0/insti_1/version_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_0/insti_1/interfaceid_reg_reg[22]' (FDR) to 'nf_10g_interface_0/insti_1/interfaceid_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_0/insti_1/version_reg_reg[22]' (FD) to 'nf_10g_interface_0/insti_1/version_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_0/insti_1/interfaceid_reg_reg[23]' (FDR) to 'nf_10g_interface_0/insti_1/interfaceid_reg_reg[24]'
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_0/insti_1/version_reg_reg[23]' (FD) to 'nf_10g_interface_0/insti_1/version_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_0/insti_1/interfaceid_reg_reg[24]' (FDR) to 'nf_10g_interface_0/insti_1/interfaceid_reg_reg[25]'
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_0/insti_1/version_reg_reg[24]' (FD) to 'nf_10g_interface_0/insti_1/version_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_0/insti_1/id_reg_reg[24]' (FD) to 'nf_10g_interface_0/insti_1/version_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_0/insti_1/interfaceid_reg_reg[25]' (FDR) to 'nf_10g_interface_0/insti_1/interfaceid_reg_reg[26]'
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_0/insti_1/version_reg_reg[25]' (FD) to 'nf_10g_interface_0/insti_1/version_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_0/insti_1/id_reg_reg[25]' (FD) to 'nf_10g_interface_0/insti_1/version_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_0/insti_1/interfaceid_reg_reg[26]' (FDR) to 'nf_10g_interface_0/insti_1/interfaceid_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_0/insti_1/version_reg_reg[26]' (FD) to 'nf_10g_interface_0/insti_1/version_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_0/insti_1/id_reg_reg[26]' (FD) to 'nf_10g_interface_0/insti_1/version_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_0/insti_1/interfaceid_reg_reg[27]' (FDR) to 'nf_10g_interface_0/insti_1/interfaceid_reg_reg[28]'
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_0/insti_1/version_reg_reg[27]' (FD) to 'nf_10g_interface_0/insti_1/version_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_0/insti_1/id_reg_reg[27]' (FD) to 'nf_10g_interface_0/insti_1/version_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_0/insti_1/interfaceid_reg_reg[28]' (FDR) to 'nf_10g_interface_0/insti_1/interfaceid_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_0/insti_1/version_reg_reg[28]' (FD) to 'nf_10g_interface_0/insti_1/version_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_0/insti_1/interfaceid_reg_reg[29]' (FDR) to 'nf_10g_interface_0/insti_1/interfaceid_reg_reg[30]'
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_0/insti_1/version_reg_reg[29]' (FD) to 'nf_10g_interface_0/insti_1/version_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_0/insti_1/id_reg_reg[29]' (FD) to 'nf_10g_interface_0/insti_1/version_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_0/insti_1/interfaceid_reg_reg[30]' (FDR) to 'nf_10g_interface_0/insti_1/interfaceid_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_0/insti_1/version_reg_reg[30]' (FD) to 'nf_10g_interface_0/insti_1/version_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_0/insti_1/id_reg_reg[30]' (FD) to 'nf_10g_interface_0/insti_1/version_reg_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_0/insti_1/\pktout_reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_0/insti_1/\pktin_reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_0/insti_1/\interfaceid_reg_reg[31] )
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_0/insti_1/version_reg_reg[31]' (FD) to 'nf_10g_interface_0/insti_1/id_reg_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_0/insti_1/\id_reg_reg[31] )
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_0/insti_1/nf_10g_interface_shared_cpu_regs_inst/axi_bresp_reg[0]' (FDRE) to 'nf_10g_interface_0/insti_1/nf_10g_interface_shared_cpu_regs_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_0/insti_1/\nf_10g_interface_shared_cpu_regs_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_0/insti_1/nf_10g_interface_shared_cpu_regs_inst/axi_rresp_reg[0]' (FDRE) to 'nf_10g_interface_0/insti_1/nf_10g_interface_shared_cpu_regs_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_0/insti_1/\nf_10g_interface_shared_cpu_regs_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_1/nf_10g_interface_block_ii_0/\xge_attachment/rx_fifo_intf/err_state_reg[2] )
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_1/nf_10g_interface_block_ii_0/xge_attachment/tx_fifo_intf/state_reg[1]' (FDR) to 'nf_10g_interface_1/nf_10g_interface_block_ii_0/xge_attachment/tx_fifo_intf/state_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_1/nf_10g_interface_block_ii_0/\xge_attachment/tx_fifo_intf/state_reg[2] )
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_1/insti_1/interfaceid_reg_reg[0]' (FDR) to 'nf_10g_interface_1/insti_1/id_reg_reg[16]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (nf_10g_interface_1/insti_1/\version_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_1/insti_1/\id_reg_reg[0] )
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_1/insti_1/interfaceid_reg_reg[1]' (FDR) to 'nf_10g_interface_1/insti_1/id_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_1/insti_1/version_reg_reg[1]' (FD) to 'nf_10g_interface_1/insti_1/version_reg_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_1/insti_1/\id_reg_reg[1] )
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_1/insti_1/interfaceid_reg_reg[2]' (FDR) to 'nf_10g_interface_1/insti_1/id_reg_reg[18]'
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_1/insti_1/version_reg_reg[2]' (FD) to 'nf_10g_interface_1/insti_1/version_reg_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_1/insti_1/\id_reg_reg[2] )
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_1/insti_1/interfaceid_reg_reg[3]' (FDR) to 'nf_10g_interface_1/insti_1/id_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_1/insti_1/version_reg_reg[3]' (FD) to 'nf_10g_interface_1/insti_1/version_reg_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_1/insti_1/\id_reg_reg[3] )
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_1/insti_1/interfaceid_reg_reg[4]' (FDR) to 'nf_10g_interface_1/insti_1/id_reg_reg[20]'
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_1/insti_1/version_reg_reg[4]' (FD) to 'nf_10g_interface_1/insti_1/version_reg_reg[31]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (nf_10g_interface_1/insti_1/\id_reg_reg[4] )
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_1/insti_1/interfaceid_reg_reg[5]' (FDR) to 'nf_10g_interface_1/insti_1/id_reg_reg[21]'
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_1/insti_1/version_reg_reg[5]' (FD) to 'nf_10g_interface_1/insti_1/version_reg_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_1/insti_1/\id_reg_reg[5] )
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_1/insti_1/interfaceid_reg_reg[6]' (FDR) to 'nf_10g_interface_1/insti_1/id_reg_reg[22]'
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_1/insti_1/version_reg_reg[6]' (FD) to 'nf_10g_interface_1/insti_1/version_reg_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_1/insti_1/\id_reg_reg[6] )
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_1/insti_1/interfaceid_reg_reg[7]' (FDR) to 'nf_10g_interface_1/insti_1/id_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_1/insti_1/version_reg_reg[7]' (FD) to 'nf_10g_interface_1/insti_1/version_reg_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_1/insti_1/\id_reg_reg[7] )
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_1/insti_1/interfaceid_reg_reg[8]' (FDR) to 'nf_10g_interface_1/insti_1/interfaceid_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_1/insti_1/version_reg_reg[8]' (FD) to 'nf_10g_interface_1/insti_1/version_reg_reg[31]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (nf_10g_interface_1/insti_1/\id_reg_reg[8] )
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_1/insti_1/interfaceid_reg_reg[9]' (FDR) to 'nf_10g_interface_1/insti_1/interfaceid_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_1/insti_1/version_reg_reg[9]' (FD) to 'nf_10g_interface_1/insti_1/version_reg_reg[31]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (nf_10g_interface_1/insti_1/\id_reg_reg[9] )
INFO: [Synth 8-3886] merging instance 'nf_10g_interface_1/insti_1/interfaceid_reg_reg[10]' (FDR) to 'nf_10g_interface_1/insti_1/interfaceid_reg_reg[11]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (nf_10g_interface_1/insti_1/\id_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (nf_10g_interface_1/insti_1/\id_reg_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (nf_10g_interface_1/insti_1/\id_reg_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_1/insti_1/\id_reg_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_1/insti_1/\id_reg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_1/insti_1/\id_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_1/insti_1/\id_reg_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_1/insti_1/\id_reg_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_1/insti_1/\id_reg_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_1/insti_1/\id_reg_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_1/insti_1/\id_reg_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_1/insti_1/\id_reg_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_1/insti_1/\id_reg_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_1/insti_1/\pktout_reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_1/insti_1/\pktin_reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_1/insti_1/\interfaceid_reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_1/insti_1/\version_reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_1/insti_1/\id_reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_1/insti_1/\nf_10g_interface_cpu_regs_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_1/insti_1/\nf_10g_interface_cpu_regs_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_2/nf_10g_interface_block_ii_0/\xge_attachment/rx_fifo_intf/err_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_2/nf_10g_interface_block_ii_0/\xge_attachment/tx_fifo_intf/state_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (nf_10g_interface_2/insti_1/\version_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_2/insti_1/\id_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_2/insti_1/\id_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_2/insti_1/\id_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_2/insti_1/\id_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (nf_10g_interface_2/insti_1/\id_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_2/insti_1/\id_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_2/insti_1/\id_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_2/insti_1/\id_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (nf_10g_interface_2/insti_1/\id_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (nf_10g_interface_2/insti_1/\id_reg_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (nf_10g_interface_2/insti_1/\id_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (nf_10g_interface_2/insti_1/\id_reg_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (nf_10g_interface_2/insti_1/\id_reg_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_2/insti_1/\id_reg_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_2/insti_1/\id_reg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_2/insti_1/\id_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_2/insti_1/\id_reg_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_2/insti_1/\id_reg_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_2/insti_1/\id_reg_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_2/insti_1/\id_reg_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_2/insti_1/\id_reg_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_2/insti_1/\id_reg_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_2/insti_1/\id_reg_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_2/insti_1/\pktout_reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_2/insti_1/\pktin_reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_2/insti_1/\interfaceid_reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_2/insti_1/\version_reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_2/insti_1/\id_reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_2/insti_1/\nf_10g_interface_cpu_regs_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_2/insti_1/\nf_10g_interface_cpu_regs_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_3/nf_10g_interface_block_ii_0/\xge_attachment/rx_fifo_intf/err_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_3/nf_10g_interface_block_ii_0/\xge_attachment/tx_fifo_intf/state_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (nf_10g_interface_3/insti_1/\version_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_3/insti_1/\id_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_3/insti_1/\id_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_3/insti_1/\id_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_3/insti_1/\id_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (nf_10g_interface_3/insti_1/\id_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_3/insti_1/\id_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_3/insti_1/\id_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_3/insti_1/\id_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (nf_10g_interface_3/insti_1/\id_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (nf_10g_interface_3/insti_1/\id_reg_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (nf_10g_interface_3/insti_1/\id_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (nf_10g_interface_3/insti_1/\id_reg_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (nf_10g_interface_3/insti_1/\id_reg_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_3/insti_1/\id_reg_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_3/insti_1/\id_reg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_3/insti_1/\id_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_3/insti_1/\id_reg_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_3/insti_1/\id_reg_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_3/insti_1/\id_reg_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_3/insti_1/\id_reg_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_3/insti_1/\id_reg_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_3/insti_1/\id_reg_reg[29] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (resetn_soft_reg) is unused and will be removed from module output_queues_cpu_regs.
WARNING: [Synth 8-3332] Sequential element (reset_reg_reg[15]) is unused and will be removed from module output_queues_cpu_regs.
WARNING: [Synth 8-3332] Sequential element (reset_reg_reg[14]) is unused and will be removed from module output_queues_cpu_regs.
WARNING: [Synth 8-3332] Sequential element (reset_reg_reg[13]) is unused and will be removed from module output_queues_cpu_regs.
WARNING: [Synth 8-3332] Sequential element (reset_reg_reg[12]) is unused and will be removed from module output_queues_cpu_regs.
WARNING: [Synth 8-3332] Sequential element (reset_reg_reg[11]) is unused and will be removed from module output_queues_cpu_regs.
WARNING: [Synth 8-3332] Sequential element (reset_reg_reg[10]) is unused and will be removed from module output_queues_cpu_regs.
WARNING: [Synth 8-3332] Sequential element (reset_reg_reg[9]) is unused and will be removed from module output_queues_cpu_regs.
WARNING: [Synth 8-3332] Sequential element (reset_reg_reg[8]) is unused and will be removed from module output_queues_cpu_regs.
WARNING: [Synth 8-3332] Sequential element (reset_reg_reg[7]) is unused and will be removed from module output_queues_cpu_regs.
WARNING: [Synth 8-3332] Sequential element (reset_reg_reg[6]) is unused and will be removed from module output_queues_cpu_regs.
WARNING: [Synth 8-3332] Sequential element (reset_reg_reg[5]) is unused and will be removed from module output_queues_cpu_regs.
WARNING: [Synth 8-3332] Sequential element (reset_reg_reg[3]) is unused and will be removed from module output_queues_cpu_regs.
WARNING: [Synth 8-3332] Sequential element (reset_reg_reg[2]) is unused and will be removed from module output_queues_cpu_regs.
WARNING: [Synth 8-3332] Sequential element (reset_reg_reg[1]) is unused and will be removed from module output_queues_cpu_regs.
WARNING: [Synth 8-3332] Sequential element (axi_rresp_reg[1]) is unused and will be removed from module output_queues_cpu_regs.
WARNING: [Synth 8-3332] Sequential element (axi_bresp_reg[1]) is unused and will be removed from module output_queues_cpu_regs.
WARNING: [Synth 8-3332] Sequential element (state_reg[2]) is unused and will be removed from module output_queues.
WARNING: [Synth 8-3332] Sequential element (output_queues[0].metadata_state_reg[0][1]) is unused and will be removed from module output_queues.
WARNING: [Synth 8-3332] Sequential element (output_queues[1].metadata_state_reg[1][1]) is unused and will be removed from module output_queues.
WARNING: [Synth 8-3332] Sequential element (output_queues[2].metadata_state_reg[2][1]) is unused and will be removed from module output_queues.
WARNING: [Synth 8-3332] Sequential element (output_queues[3].metadata_state_reg[3][1]) is unused and will be removed from module output_queues.
WARNING: [Synth 8-3332] Sequential element (output_queues[4].metadata_state_reg[4][1]) is unused and will be removed from module output_queues.
WARNING: [Synth 8-3332] Sequential element (id_reg_reg[31]) is unused and will be removed from module output_queues.
WARNING: [Synth 8-3332] Sequential element (id_reg_reg[30]) is unused and will be removed from module output_queues.
WARNING: [Synth 8-3332] Sequential element (id_reg_reg[29]) is unused and will be removed from module output_queues.
WARNING: [Synth 8-3332] Sequential element (id_reg_reg[28]) is unused and will be removed from module output_queues.
WARNING: [Synth 8-3332] Sequential element (id_reg_reg[27]) is unused and will be removed from module output_queues.
WARNING: [Synth 8-3332] Sequential element (id_reg_reg[26]) is unused and will be removed from module output_queues.
WARNING: [Synth 8-3332] Sequential element (id_reg_reg[25]) is unused and will be removed from module output_queues.
WARNING: [Synth 8-3332] Sequential element (id_reg_reg[24]) is unused and will be removed from module output_queues.
WARNING: [Synth 8-3332] Sequential element (id_reg_reg[23]) is unused and will be removed from module output_queues.
WARNING: [Synth 8-3332] Sequential element (id_reg_reg[22]) is unused and will be removed from module output_queues.
WARNING: [Synth 8-3332] Sequential element (id_reg_reg[21]) is unused and will be removed from module output_queues.
WARNING: [Synth 8-3332] Sequential element (id_reg_reg[20]) is unused and will be removed from module output_queues.
WARNING: [Synth 8-3332] Sequential element (id_reg_reg[19]) is unused and will be removed from module output_queues.
WARNING: [Synth 8-3332] Sequential element (id_reg_reg[18]) is unused and will be removed from module output_queues.
WARNING: [Synth 8-3332] Sequential element (id_reg_reg[17]) is unused and will be removed from module output_queues.
WARNING: [Synth 8-3332] Sequential element (id_reg_reg[16]) is unused and will be removed from module output_queues.
WARNING: [Synth 8-3332] Sequential element (id_reg_reg[15]) is unused and will be removed from module output_queues.
WARNING: [Synth 8-3332] Sequential element (id_reg_reg[14]) is unused and will be removed from module output_queues.
WARNING: [Synth 8-3332] Sequential element (id_reg_reg[13]) is unused and will be removed from module output_queues.
WARNING: [Synth 8-3332] Sequential element (id_reg_reg[12]) is unused and will be removed from module output_queues.
WARNING: [Synth 8-3332] Sequential element (id_reg_reg[11]) is unused and will be removed from module output_queues.
WARNING: [Synth 8-3332] Sequential element (id_reg_reg[10]) is unused and will be removed from module output_queues.
WARNING: [Synth 8-3332] Sequential element (id_reg_reg[9]) is unused and will be removed from module output_queues.
WARNING: [Synth 8-3332] Sequential element (id_reg_reg[8]) is unused and will be removed from module output_queues.
WARNING: [Synth 8-3332] Sequential element (id_reg_reg[7]) is unused and will be removed from module output_queues.
WARNING: [Synth 8-3332] Sequential element (id_reg_reg[6]) is unused and will be removed from module output_queues.
WARNING: [Synth 8-3332] Sequential element (id_reg_reg[5]) is unused and will be removed from module output_queues.
WARNING: [Synth 8-3332] Sequential element (id_reg_reg[4]) is unused and will be removed from module output_queues.
WARNING: [Synth 8-3332] Sequential element (id_reg_reg[3]) is unused and will be removed from module output_queues.
WARNING: [Synth 8-3332] Sequential element (id_reg_reg[2]) is unused and will be removed from module output_queues.
WARNING: [Synth 8-3332] Sequential element (id_reg_reg[1]) is unused and will be removed from module output_queues.
WARNING: [Synth 8-3332] Sequential element (id_reg_reg[0]) is unused and will be removed from module output_queues.
WARNING: [Synth 8-3332] Sequential element (version_reg_reg[31]) is unused and will be removed from module output_queues.
WARNING: [Synth 8-3332] Sequential element (version_reg_reg[30]) is unused and will be removed from module output_queues.
WARNING: [Synth 8-3332] Sequential element (version_reg_reg[29]) is unused and will be removed from module output_queues.
WARNING: [Synth 8-3332] Sequential element (version_reg_reg[28]) is unused and will be removed from module output_queues.
WARNING: [Synth 8-3332] Sequential element (version_reg_reg[27]) is unused and will be removed from module output_queues.
WARNING: [Synth 8-3332] Sequential element (version_reg_reg[26]) is unused and will be removed from module output_queues.
WARNING: [Synth 8-3332] Sequential element (version_reg_reg[25]) is unused and will be removed from module output_queues.
WARNING: [Synth 8-3332] Sequential element (version_reg_reg[24]) is unused and will be removed from module output_queues.
WARNING: [Synth 8-3332] Sequential element (version_reg_reg[23]) is unused and will be removed from module output_queues.
WARNING: [Synth 8-3332] Sequential element (version_reg_reg[22]) is unused and will be removed from module output_queues.
WARNING: [Synth 8-3332] Sequential element (version_reg_reg[21]) is unused and will be removed from module output_queues.
WARNING: [Synth 8-3332] Sequential element (version_reg_reg[20]) is unused and will be removed from module output_queues.
WARNING: [Synth 8-3332] Sequential element (version_reg_reg[19]) is unused and will be removed from module output_queues.
WARNING: [Synth 8-3332] Sequential element (version_reg_reg[18]) is unused and will be removed from module output_queues.
WARNING: [Synth 8-3332] Sequential element (version_reg_reg[17]) is unused and will be removed from module output_queues.
WARNING: [Synth 8-3332] Sequential element (version_reg_reg[16]) is unused and will be removed from module output_queues.
WARNING: [Synth 8-3332] Sequential element (version_reg_reg[15]) is unused and will be removed from module output_queues.
WARNING: [Synth 8-3332] Sequential element (version_reg_reg[14]) is unused and will be removed from module output_queues.
WARNING: [Synth 8-3332] Sequential element (version_reg_reg[13]) is unused and will be removed from module output_queues.
WARNING: [Synth 8-3332] Sequential element (version_reg_reg[12]) is unused and will be removed from module output_queues.
WARNING: [Synth 8-3332] Sequential element (version_reg_reg[11]) is unused and will be removed from module output_queues.
WARNING: [Synth 8-3332] Sequential element (version_reg_reg[10]) is unused and will be removed from module output_queues.
WARNING: [Synth 8-3332] Sequential element (version_reg_reg[9]) is unused and will be removed from module output_queues.
WARNING: [Synth 8-3332] Sequential element (version_reg_reg[8]) is unused and will be removed from module output_queues.
WARNING: [Synth 8-3332] Sequential element (version_reg_reg[7]) is unused and will be removed from module output_queues.
WARNING: [Synth 8-3332] Sequential element (version_reg_reg[6]) is unused and will be removed from module output_queues.
WARNING: [Synth 8-3332] Sequential element (version_reg_reg[5]) is unused and will be removed from module output_queues.
WARNING: [Synth 8-3332] Sequential element (version_reg_reg[4]) is unused and will be removed from module output_queues.
WARNING: [Synth 8-3332] Sequential element (version_reg_reg[3]) is unused and will be removed from module output_queues.
WARNING: [Synth 8-3332] Sequential element (version_reg_reg[2]) is unused and will be removed from module output_queues.
WARNING: [Synth 8-3332] Sequential element (version_reg_reg[1]) is unused and will be removed from module output_queues.
WARNING: [Synth 8-3332] Sequential element (version_reg_reg[0]) is unused and will be removed from module output_queues.
WARNING: [Synth 8-3332] Sequential element (pktin_reg_reg[31]) is unused and will be removed from module output_queues.
WARNING: [Synth 8-3332] Sequential element (pktout_reg_reg[31]) is unused and will be removed from module output_queues.
WARNING: [Synth 8-3332] Sequential element (pktstoredport0_reg_reg[31]) is unused and will be removed from module output_queues.
WARNING: [Synth 8-3332] Sequential element (pktremovedport0_reg_reg[31]) is unused and will be removed from module output_queues.
WARNING: [Synth 8-3332] Sequential element (pktdroppedport0_reg_reg[31]) is unused and will be removed from module output_queues.
WARNING: [Synth 8-3332] Sequential element (bytesdroppedport0_reg_reg[31]) is unused and will be removed from module output_queues.
WARNING: [Synth 8-3332] Sequential element (pktinqueueport0_reg_reg[31]) is unused and will be removed from module output_queues.
WARNING: [Synth 8-3332] Sequential element (pktstoredport1_reg_reg[31]) is unused and will be removed from module output_queues.
WARNING: [Synth 8-3332] Sequential element (pktremovedport1_reg_reg[31]) is unused and will be removed from module output_queues.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "tx_encoder_i/t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_encoder_i/t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_encoder_i/t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_encoder_i/t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_encoder_i/t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_encoder_i/t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_encoder_i/t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_encoder_i/t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_encoder_i/t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_encoder_i/t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_encoder_i/t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_encoder_i/t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_encoder_i/t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_encoder_i/t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_encoder_i/t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_encoder_i/s_code_c4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_encoder_i/s_code_c0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_decoder_i/IsValidControl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_decoder_i/IsValidControl0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_decoder_i/IsValidControl1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_decoder_i/IsValidControl2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_decoder_i/IsValidControl3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_decoder_i/IsValidControl4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_decoder_i/IsValidControl5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_decoder_i/IsValidControl6" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "rx_decoder_i/DecodeWord" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "rx_decoder_i/DecodeWord0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "rx_decoder_i/DecodeWord1" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "rx_decoder_i/DecodeWord2" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "rx_decoder_i/DecodeWord3" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "rx_decoder_i/DecodeWord4" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "rx_decoder_i/DecodeWord5" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "rx_decoder_i/DecodeWord6" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "rx_decoder_i/mcp1_rx_64_ctrl_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_1_8_10/re_prev_reg' into 'ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_1_8_11/re_prev_reg' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:19467]
INFO: [Synth 8-4471] merging register 'ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_8_10/re_prev_reg' into 'ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_8_11/re_prev_reg' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:19467]
INFO: [Synth 8-4471] merging register 'ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_33_14/re_prev_reg' into 'ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_33_15/re_prev_reg' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:19467]
INFO: [Synth 8-4471] merging register 'ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_33_13_8/re_prev_reg' into 'ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_33_15/re_prev_reg' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:19467]
INFO: [Synth 8-4471] merging register 'ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_33_7_0/re_prev_reg' into 'ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_33_15/re_prev_reg' [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:19467]
INFO: [Synth 8-3936] Found unconnected internal register 'ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg' and it is trimmed from '34' to '33' bits. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:40218]
INFO: [Synth 8-3936] Found unconnected internal register 'ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg' and it is trimmed from '34' to '33' bits. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v:40192]
INFO: [Synth 8-5587] ROM size for "ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txc_mux" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port mdio_out driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port mdio_tri driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[447] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[446] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[445] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[444] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[443] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[442] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[441] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[440] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[439] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[438] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[437] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[436] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[435] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[434] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[433] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[432] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[431] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[430] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[429] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[428] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[427] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[426] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[425] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[424] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[423] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[422] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[421] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[420] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[419] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[418] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[417] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[416] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[415] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[414] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[413] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[412] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[411] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[410] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[409] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[408] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[407] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[406] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[405] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[404] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[403] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[402] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[401] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[400] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[399] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[398] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[397] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[396] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[395] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[394] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[393] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[392] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[391] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[390] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[389] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[388] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[387] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[386] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[385] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[384] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[383] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[382] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[381] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[380] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[379] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[378] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[377] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[376] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[375] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[374] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[373] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[372] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[371] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[370] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[369] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[368] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[367] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[366] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[365] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[364] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[363] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[362] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[361] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[360] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[359] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[358] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[357] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[356] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[355] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[354] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[353] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[352] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[351] driven by constant 0
INFO: [Synth 8-3917] design ten_gig_eth_pcs_pma_v6_0_7 has port status_vector[350] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "poss_ifg_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dic_required" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dic_returned" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "frame_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "control_frame" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "broadcast_frame" won't be mapped to RAM because address size (48) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "crc_valid_int" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "crc_valid_int" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "crc_valid_int" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "crc_valid_int" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "frame_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "broadcast_detect" won't be mapped to RAM because address size (48) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "poss_ifg_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dic_required" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dic_returned" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "frame_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "control_frame" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "broadcast_frame" won't be mapped to RAM because address size (48) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "crc_valid_int" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "crc_valid_int" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "crc_valid_int" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "crc_valid_int" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "frame_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "broadcast_detect" won't be mapped to RAM because address size (48) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:07:35 ; elapsed = 00:16:06 . Memory (MB): peak = 2155.824 ; gain = 1227.383 ; free physical = 117 ; free virtual = 4992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------------------+------------+----------+
|      |RTL Partition                              |Replication |Instances |
+------+-------------------------------------------+------------+----------+
|1     |clk_wiz_ip_clk_wiz__GC0                    |           1|        13|
|2     |nf_datapath__GB0                           |           1|     18116|
|3     |input_arbiter_ip                           |           1|      9218|
|4     |bd_a1aa_xpcs_0_shared_clock_and_reset__GC0 |           1|        53|
|5     |ten_gig_eth_pcs_pma_v6_0_7                 |           4|      9101|
|6     |bd_a1aa_xpcs_0_block__GC0                  |           1|       671|
|7     |bd_a1aa_xpcs_0_support__GC0                |           1|         2|
|8     |bd_a1aa__GC0                               |           1|     10080|
|9     |nf_10g_interface_shared_block__GC0         |           1|      5432|
|10    |nf_10g_interface_shared__GC0               |           1|      1833|
|11    |bd_7ad4_xmac_0_block                       |           3|     10080|
|12    |bd_7ad4_xpcs_0_block__GC0                  |           3|       671|
|13    |nf_10g_interface_block__xdcDup__1__GC0     |           1|      5432|
|14    |nf_10g_interface__xdcDup__1__GC0           |           1|      1810|
|15    |nf_10g_interface_block__xdcDup__2__GC0     |           1|      5432|
|16    |nf_10g_interface__xdcDup__2__GC0           |           1|      1810|
|17    |nf_10g_interface_block__GC0                |           1|      5432|
|18    |nf_10g_interface__GC0                      |           1|      1810|
|19    |top__GC0                                   |           1|      7382|
+------+-------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'control_sub_i/dma_sub/pcie3_7x_1/user_clk' to pin 'control_sub_i/dma_sub/pcie3_7x_1/bbstub_user_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'control_sub_i/nf_mbsys/clk_wiz_1/clk_out1' to pin 'control_sub_i/nf_mbsys/clk_wiz_1/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'control_sub_i/nf_mbsys/clk_wiz_1/clk_in1' to 'axi_lite_bufg0/I'
INFO: [Synth 8-5578] Moved timing constraint from pin 'control_sub_i/nf_mbsys/mbsys/mdm_1/Dbg_Clk_0' to pin 'control_sub_i/nf_mbsys/mbsys/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'control_sub_i/nf_mbsys/mbsys/mdm_1/Dbg_Update_0' to pin 'control_sub_i/nf_mbsys/mbsys/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 75 of /home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0.xdc. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0.xdc:75]
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 75 of /home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0.xdc. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0.xdc:75]
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 75 of /home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0.xdc. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0.xdc:75]
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 76 of /home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0.xdc. [/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0.xdc:76]
INFO: [Synth 8-5578] Moved timing constraint from pin 'axi_clocking_i/clk_wiz_i/inst/clk_in1' to pin 'axi_clocking_i/clkin1_buf/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'axi_clocking_i/clk_wiz_i/clk_out1' to pin 'clkout1_buf/O'
WARNING: [Synth 8-565] redefining clock 'xphy_refclk_p'
WARNING: [Synth 8-565] redefining clock 'nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK'
WARNING: [Synth 8-565] redefining clock 'nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK'
WARNING: [Synth 8-565] redefining clock 'nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK'
WARNING: [Synth 8-565] redefining clock 'nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK'
WARNING: [Synth 8-565] redefining clock 'nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK'
WARNING: [Synth 8-565] redefining clock 'nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK'
WARNING: [Synth 8-565] redefining clock 'nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK'
WARNING: [Synth 8-565] redefining clock 'nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK'
INFO: [Synth 8-5819] Moved 9 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:08:11 ; elapsed = 00:17:28 . Memory (MB): peak = 2457.906 ; gain = 1529.465 ; free physical = 101 ; free virtual = 4688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:08:38 ; elapsed = 00:17:58 . Memory (MB): peak = 2473.914 ; gain = 1545.473 ; free physical = 116 ; free virtual = 4663
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------------------+------------+----------+
|      |RTL Partition                              |Replication |Instances |
+------+-------------------------------------------+------------+----------+
|1     |clk_wiz_ip_clk_wiz__GC0                    |           1|        13|
|2     |nf_datapath__GB0                           |           1|     18043|
|3     |input_arbiter_ip                           |           1|      9218|
|4     |bd_a1aa_xpcs_0_shared_clock_and_reset__GC0 |           1|        53|
|5     |ten_gig_eth_pcs_pma_v6_0_7                 |           4|      9101|
|6     |bd_a1aa_xpcs_0_block__GC0                  |           1|       671|
|7     |bd_a1aa_xpcs_0_support__GC0                |           1|         2|
|8     |bd_a1aa__GC0                               |           1|     10080|
|9     |nf_10g_interface_shared_block__GC0         |           1|      5432|
|10    |nf_10g_interface_shared__GC0               |           1|      1833|
|11    |bd_7ad4_xmac_0_block                       |           3|     10080|
|12    |bd_7ad4_xpcs_0_block__GC0                  |           3|       671|
|13    |nf_10g_interface_block__xdcDup__1__GC0     |           1|      5432|
|14    |nf_10g_interface__xdcDup__1__GC0           |           1|      1810|
|15    |nf_10g_interface_block__xdcDup__2__GC0     |           1|      5432|
|16    |nf_10g_interface__xdcDup__2__GC0           |           1|      1810|
|17    |nf_10g_interface_block__GC0                |           1|      5432|
|18    |nf_10g_interface__GC0                      |           1|      1810|
|19    |top__GC0                                   |           1|      7382|
+------+-------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[0].in_arb_fifo/fifo/queue_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[0].in_arb_fifo/fifo/queue_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[0].in_arb_fifo/fifo/queue_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[0].in_arb_fifo/fifo/queue_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[0].in_arb_fifo/fifo/queue_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[0].in_arb_fifo/fifo/queue_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[1].in_arb_fifo/fifo/queue_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[1].in_arb_fifo/fifo/queue_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[1].in_arb_fifo/fifo/queue_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[1].in_arb_fifo/fifo/queue_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[1].in_arb_fifo/fifo/queue_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[1].in_arb_fifo/fifo/queue_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[2].in_arb_fifo/fifo/queue_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[2].in_arb_fifo/fifo/queue_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[2].in_arb_fifo/fifo/queue_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[2].in_arb_fifo/fifo/queue_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[2].in_arb_fifo/fifo/queue_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[2].in_arb_fifo/fifo/queue_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[3].in_arb_fifo/fifo/queue_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[3].in_arb_fifo/fifo/queue_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[3].in_arb_fifo/fifo/queue_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[3].in_arb_fifo/fifo/queue_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[3].in_arb_fifo/fifo/queue_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[3].in_arb_fifo/fifo/queue_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[4].in_arb_fifo/fifo/queue_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[4].in_arb_fifo/fifo/queue_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[4].in_arb_fifo/fifo/queue_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[4].in_arb_fifo/fifo/queue_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[4].in_arb_fifo/fifo/queue_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[4].in_arb_fifo/fifo/queue_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_datapath_0/bram_output_queues_1/inst/output_queues[0].output_fifo/fifo/queue_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_datapath_0/bram_output_queues_1/inst/output_queues[0].output_fifo/fifo/queue_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_datapath_0/bram_output_queues_1/inst/output_queues[0].output_fifo/fifo/queue_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_datapath_0/bram_output_queues_1/inst/output_queues[0].output_fifo/fifo/queue_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_datapath_0/bram_output_queues_1/inst/output_queues[0].output_fifo/fifo/queue_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_datapath_0/bram_output_queues_1/inst/output_queues[1].output_fifo/fifo/queue_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_datapath_0/bram_output_queues_1/inst/output_queues[1].output_fifo/fifo/queue_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_datapath_0/bram_output_queues_1/inst/output_queues[1].output_fifo/fifo/queue_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_datapath_0/bram_output_queues_1/inst/output_queues[1].output_fifo/fifo/queue_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_datapath_0/bram_output_queues_1/inst/output_queues[1].output_fifo/fifo/queue_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_datapath_0/bram_output_queues_1/inst/output_queues[2].output_fifo/fifo/queue_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_datapath_0/bram_output_queues_1/inst/output_queues[2].output_fifo/fifo/queue_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_datapath_0/bram_output_queues_1/inst/output_queues[2].output_fifo/fifo/queue_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_datapath_0/bram_output_queues_1/inst/output_queues[2].output_fifo/fifo/queue_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_datapath_0/bram_output_queues_1/inst/output_queues[2].output_fifo/fifo/queue_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_datapath_0/bram_output_queues_1/inst/output_queues[3].output_fifo/fifo/queue_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_datapath_0/bram_output_queues_1/inst/output_queues[3].output_fifo/fifo/queue_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_datapath_0/bram_output_queues_1/inst/output_queues[3].output_fifo/fifo/queue_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_datapath_0/bram_output_queues_1/inst/output_queues[3].output_fifo/fifo/queue_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_datapath_0/bram_output_queues_1/inst/output_queues[3].output_fifo/fifo/queue_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_datapath_0/bram_output_queues_1/inst/output_queues[4].output_fifo/fifo/queue_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_datapath_0/bram_output_queues_1/inst/output_queues[4].output_fifo/fifo/queue_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_datapath_0/bram_output_queues_1/inst/output_queues[4].output_fifo/fifo/queue_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_datapath_0/bram_output_queues_1/inst/output_queues[4].output_fifo/fifo/queue_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_datapath_0/bram_output_queues_1/inst/output_queues[4].output_fifo/fifo/queue_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_datapath_0/output_port_lookup_1/inst/input_fifo/fifo/queue_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_datapath_0/output_port_lookup_1/inst/input_fifo/fifo/queue_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_datapath_0/output_port_lookup_1/inst/input_fifo/fifo/queue_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_datapath_0/output_port_lookup_1/inst/input_fifo/fifo/queue_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_datapath_0/output_port_lookup_1/inst/input_fifo/fifo/queue_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_datapath_0/output_port_lookup_1/inst/input_fifo/fifo/queue_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/converter_rx/input_fifo/fifo/queue_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/converter_rx/input_fifo/fifo/queue_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/converter_tx/input_fifo/fifo/queue_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/converter_tx/input_fifo/fifo/queue_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/converter_tx/input_fifo/fifo/queue_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/converter_tx/input_fifo/fifo/queue_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/converter_tx/input_fifo/fifo/queue_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/input_fifo/fifo/queue_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/input_fifo/fifo/queue_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/fifo/queue_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/fifo/queue_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/fifo/queue_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/fifo/queue_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/fifo/queue_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/input_fifo/fifo/queue_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/input_fifo/fifo/queue_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/fifo/queue_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/fifo/queue_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/fifo/queue_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/fifo/queue_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/fifo/queue_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/input_fifo/fifo/queue_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/input_fifo/fifo/queue_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/fifo/queue_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/fifo/queue_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/fifo/queue_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/fifo/queue_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/fifo/queue_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:09:23 ; elapsed = 00:18:56 . Memory (MB): peak = 2473.914 ; gain = 1545.473 ; free physical = 139 ; free virtual = 4670
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5778] max_fanout handling on net \ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2_en156  is sub-optimal because some of its loads are not in same hierarchy as its driver   
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2_en156 . Fanout reduced from 699 to 155 by creating 11 replicas.
INFO: [Synth 8-5778] max_fanout handling on net \ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2_en156  is sub-optimal because some of its loads are not in same hierarchy as its driver   
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2_en156 . Fanout reduced from 699 to 155 by creating 11 replicas.
INFO: [Synth 8-5778] max_fanout handling on net \ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2_en156  is sub-optimal because some of its loads are not in same hierarchy as its driver   
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2_en156 . Fanout reduced from 699 to 155 by creating 11 replicas.
INFO: [Synth 8-5778] max_fanout handling on net \ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2_en156  is sub-optimal because some of its loads are not in same hierarchy as its driver   
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2_en156 . Fanout reduced from 699 to 155 by creating 11 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:09:29 ; elapsed = 00:19:03 . Memory (MB): peak = 2473.914 ; gain = 1545.473 ; free physical = 122 ; free virtual = 4667
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:09:29 ; elapsed = 00:19:04 . Memory (MB): peak = 2473.914 ; gain = 1545.473 ; free physical = 122 ; free virtual = 4667
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:09:45 ; elapsed = 00:19:20 . Memory (MB): peak = 2473.914 ; gain = 1545.473 ; free physical = 124 ; free virtual = 4670
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:09:45 ; elapsed = 00:19:20 . Memory (MB): peak = 2473.914 ; gain = 1545.473 ; free physical = 124 ; free virtual = 4670
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:09:48 ; elapsed = 00:19:23 . Memory (MB): peak = 2473.914 ; gain = 1545.473 ; free physical = 124 ; free virtual = 4670
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:09:48 ; elapsed = 00:19:24 . Memory (MB): peak = 2473.914 ; gain = 1545.473 ; free physical = 124 ; free virtual = 4670
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------------+----------+
|      |BlackBox name                       |Instances |
+------+------------------------------------+----------+
|1     |control_sub_axi_clock_converter_0_0 |         1|
|2     |control_sub_xbar_0                  |         1|
|3     |control_sub_m00_data_fifo_0         |         1|
|4     |control_sub_m01_data_fifo_0         |         1|
|5     |control_sub_m02_data_fifo_0         |         1|
|6     |control_sub_m03_data_fifo_0         |         1|
|7     |control_sub_m04_data_fifo_0         |         1|
|8     |control_sub_m05_data_fifo_0         |         1|
|9     |control_sub_m06_data_fifo_0         |         1|
|10    |control_sub_m07_data_fifo_0         |         1|
|11    |control_sub_m08_data_fifo_0         |         1|
|12    |control_sub_auto_cc_0               |         1|
|13    |control_sub_s00_data_fifo_0         |         1|
|14    |control_sub_axis_dwidth_dma_rx_0    |         1|
|15    |control_sub_axis_dwidth_dma_tx_0    |         1|
|16    |control_sub_axis_fifo_10g_rx_0      |         1|
|17    |control_sub_axis_fifo_10g_tx_0      |         1|
|18    |control_sub_nf_riffa_dma_1_0        |         1|
|19    |control_sub_pcie3_7x_1_0            |         1|
|20    |control_sub_pcie_reset_inv_0        |         1|
|21    |control_sub_axi_iic_0_0             |         1|
|22    |control_sub_axi_uartlite_0_0        |         1|
|23    |control_sub_clk_wiz_1_0             |         1|
|24    |control_sub_mdm_1_0                 |         1|
|25    |control_sub_microblaze_0_0          |         1|
|26    |control_sub_microblaze_0_axi_intc_0 |         1|
|27    |control_sub_xbar_1                  |         1|
|28    |control_sub_microblaze_0_xlconcat_0 |         1|
|29    |control_sub_rst_clk_wiz_1_100M_0    |         1|
|30    |control_sub_dlmb_bram_if_cntlr_0    |         1|
|31    |control_sub_dlmb_v10_0              |         1|
|32    |control_sub_ilmb_bram_if_cntlr_0    |         1|
|33    |control_sub_ilmb_v10_0              |         1|
|34    |control_sub_lmb_bram_0              |         1|
+------+------------------------------------+----------+

Report Cell Usage: 
+------+------------------------------------+------+
|      |Cell                                |Count |
+------+------------------------------------+------+
|1     |control_sub_auto_cc_0               |     1|
|2     |control_sub_axi_clock_converter_0_0 |     1|
|3     |control_sub_axi_iic_0_0             |     1|
|4     |control_sub_axi_uartlite_0_0        |     1|
|5     |control_sub_axis_dwidth_dma_rx_0    |     1|
|6     |control_sub_axis_dwidth_dma_tx_0    |     1|
|7     |control_sub_axis_fifo_10g_rx_0      |     1|
|8     |control_sub_axis_fifo_10g_tx_0      |     1|
|9     |control_sub_clk_wiz_1_0             |     1|
|10    |control_sub_dlmb_bram_if_cntlr_0    |     1|
|11    |control_sub_dlmb_v10_0              |     1|
|12    |control_sub_ilmb_bram_if_cntlr_0    |     1|
|13    |control_sub_ilmb_v10_0              |     1|
|14    |control_sub_lmb_bram_0              |     1|
|15    |control_sub_m00_data_fifo_0         |     1|
|16    |control_sub_m01_data_fifo_0         |     1|
|17    |control_sub_m02_data_fifo_0         |     1|
|18    |control_sub_m03_data_fifo_0         |     1|
|19    |control_sub_m04_data_fifo_0         |     1|
|20    |control_sub_m05_data_fifo_0         |     1|
|21    |control_sub_m06_data_fifo_0         |     1|
|22    |control_sub_m07_data_fifo_0         |     1|
|23    |control_sub_m08_data_fifo_0         |     1|
|24    |control_sub_mdm_1_0                 |     1|
|25    |control_sub_microblaze_0_0          |     1|
|26    |control_sub_microblaze_0_axi_intc_0 |     1|
|27    |control_sub_microblaze_0_xlconcat_0 |     1|
|28    |control_sub_nf_riffa_dma_1_0        |     1|
|29    |control_sub_pcie3_7x_1_0            |     1|
|30    |control_sub_pcie_reset_inv_0        |     1|
|31    |control_sub_rst_clk_wiz_1_100M_0    |     1|
|32    |control_sub_s00_data_fifo_0         |     1|
|33    |control_sub_xbar_0                  |     1|
|34    |control_sub_xbar_1                  |     1|
|35    |BUFG                                |     4|
|36    |BUFGCE                              |     1|
|37    |BUFH                                |     5|
|38    |CARRY4                              |   850|
|39    |FIFO36E1                            |     4|
|40    |FIFO36E1_1                          |     4|
|41    |GTHE2_CHANNEL                       |     4|
|42    |GTHE2_COMMON                        |     1|
|43    |IBUFDS_GTE2                         |     2|
|44    |LUT1                                |  2595|
|45    |LUT2                                |  2394|
|46    |LUT3                                | 10077|
|47    |LUT4                                |  5360|
|48    |LUT5                                |  4583|
|49    |LUT6                                | 11327|
|50    |MMCME2_ADV                          |     1|
|51    |MUXCY_L                             |   176|
|52    |MUXF7                               |   404|
|53    |MUXF8                               |     1|
|54    |RAM16X1S                            |    96|
|55    |RAM32M                              |   274|
|56    |RAM64X1S                            |     8|
|57    |RAMB18E1                            |    13|
|58    |RAMB18E1_1                          |    12|
|59    |RAMB36                              |    10|
|60    |RAMB36E1                            |    76|
|61    |RAMB36E1_1                          |    24|
|62    |RAMB36E1_2                          |     1|
|63    |RAMB36E1_3                          |     1|
|64    |RAMB36E1_4                          |     1|
|65    |RAMB36E1_5                          |     1|
|66    |SRL16                               |     1|
|67    |SRL16E                              |    64|
|68    |FDCE                                |   519|
|69    |FDPE                                |   534|
|70    |FDR                                 |     8|
|71    |FDRE                                | 40950|
|72    |FDSE                                |  1530|
|73    |LDCE                                |     4|
|74    |IBUF                                |    31|
|75    |IBUFDS                              |     1|
|76    |IOBUF                               |     2|
|77    |OBUF                                |    33|
+------+------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:09:48 ; elapsed = 00:19:24 . Memory (MB): peak = 2473.914 ; gain = 1545.473 ; free physical = 123 ; free virtual = 4670
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 977 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:07:54 ; elapsed = 00:19:21 . Memory (MB): peak = 2477.820 ; gain = 830.801 ; free physical = 574 ; free virtual = 5262
Synthesis Optimization Complete : Time (s): cpu = 00:09:49 ; elapsed = 00:24:11 . Memory (MB): peak = 2477.820 ; gain = 1549.379 ; free physical = 564 ; free virtual = 5263
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1596 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, axi_clocking_i/clk_wiz_i/inst/clkin1_ibufg, from the path connected to top-level port: fpga_sysclk_p 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-140] Inserted 8 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 8 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 464 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 64 instances
  BUFGCE => BUFGCTRL: 1 instances
  FDR => FDRE: 8 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM16X1S => RAM32X1S (RAMS32): 96 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 274 instances
  RAM64X1S => RAM64X1S (RAMS64E): 8 instances
  RAMB36 => RAMB36E1: 10 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
1232 Infos, 328 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:10:12 ; elapsed = 00:25:49 . Memory (MB): peak = 2477.820 ; gain = 1314.523 ; free physical = 1739 ; free virtual = 7413
INFO: [Common 17-1381] The checkpoint '/home/zhs/NetFPGA-SUME-live-master/projects/reference_switch/hw/project/reference_switch.runs/synth/top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 2479.926 ; gain = 2.105 ; free physical = 1725 ; free virtual = 7412
report_utilization: Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:03 . Memory (MB): peak = 2479.926 ; gain = 0.000 ; free physical = 1703 ; free virtual = 7411
INFO: [Common 17-206] Exiting Vivado at Fri Jul 27 14:27:46 2018...
