set_property SRC_FILE_INFO {cfile:/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc rfile:../../../multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc id:1} [current_design]
set_property src_info {type:XDC file:1 line:9 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN E3 IOSTANDARD LVCMOS33} [get_ports clk_i]
set_property src_info {type:XDC file:1 line:17 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN C2 IOSTANDARD LVCMOS33} [get_ports resetn_i]
set_property src_info {type:XDC file:1 line:29 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN H5 IOSTANDARD LVCMOS33} [get_ports {usr_led[0]}]
set_property src_info {type:XDC file:1 line:30 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN J5 IOSTANDARD LVCMOS33} [get_ports {usr_led[1]}]
set_property src_info {type:XDC file:1 line:31 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN T9 IOSTANDARD LVCMOS33} [get_ports {usr_led[2]}]
set_property src_info {type:XDC file:1 line:32 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN T10 IOSTANDARD LVCMOS33} [get_ports {usr_led[3]}]
set_property src_info {type:XDC file:1 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN D9 IOSTANDARD LVCMOS33} [get_ports {usr_btn[0]}]
set_property src_info {type:XDC file:1 line:50 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN C9 IOSTANDARD LVCMOS33} [get_ports {usr_btn[1]}]
set_property src_info {type:XDC file:1 line:51 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN B9 IOSTANDARD LVCMOS33} [get_ports {usr_btn[2]}]
set_property src_info {type:XDC file:1 line:52 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN B8 IOSTANDARD LVCMOS33} [get_ports {usr_btn[3]}]
set_property src_info {type:XDC file:1 line:55 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN D10 IOSTANDARD LVCMOS33} [get_ports uart_tx]
set_property src_info {type:XDC file:1 line:56 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN A9 IOSTANDARD LVCMOS33} [get_ports uart_rx]
set_property src_info {type:XDC file:1 line:101 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN F4 IOSTANDARD LVCMOS33} [get_ports spi_miso]
set_property src_info {type:XDC file:1 line:102 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN D3 IOSTANDARD LVCMOS33} [get_ports spi_mosi]
set_property src_info {type:XDC file:1 line:103 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN F3 IOSTANDARD LVCMOS33} [get_ports spi_sck]
set_property src_info {type:XDC file:1 line:104 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN D4 IOSTANDARD LVCMOS33} [get_ports spi_ss]
set_property src_info {type:XDC file:1 line:181 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_1/probe0 [get_nets [list {genblk3[0].synchronizer/P_wt_data_o[0]} {genblk3[0].synchronizer/P_wt_data_o[1]} {genblk3[0].synchronizer/P_wt_data_o[2]} {genblk3[0].synchronizer/P_wt_data_o[3]} {genblk3[0].synchronizer/P_wt_data_o[4]} {genblk3[0].synchronizer/P_wt_data_o[5]} {genblk3[0].synchronizer/P_wt_data_o[6]} {genblk3[0].synchronizer/P_wt_data_o[7]} {genblk3[0].synchronizer/P_wt_data_o[8]} {genblk3[0].synchronizer/P_wt_data_o[9]} {genblk3[0].synchronizer/P_wt_data_o[10]} {genblk3[0].synchronizer/P_wt_data_o[11]} {genblk3[0].synchronizer/P_wt_data_o[12]} {genblk3[0].synchronizer/P_wt_data_o[13]} {genblk3[0].synchronizer/P_wt_data_o[14]} {genblk3[0].synchronizer/P_wt_data_o[15]} {genblk3[0].synchronizer/P_wt_data_o[16]} {genblk3[0].synchronizer/P_wt_data_o[17]} {genblk3[0].synchronizer/P_wt_data_o[18]} {genblk3[0].synchronizer/P_wt_data_o[19]} {genblk3[0].synchronizer/P_wt_data_o[20]} {genblk3[0].synchronizer/P_wt_data_o[21]} {genblk3[0].synchronizer/P_wt_data_o[22]} {genblk3[0].synchronizer/P_wt_data_o[23]} {genblk3[0].synchronizer/P_wt_data_o[24]} {genblk3[0].synchronizer/P_wt_data_o[25]} {genblk3[0].synchronizer/P_wt_data_o[26]} {genblk3[0].synchronizer/P_wt_data_o[27]} {genblk3[0].synchronizer/P_wt_data_o[28]} {genblk3[0].synchronizer/P_wt_data_o[29]} {genblk3[0].synchronizer/P_wt_data_o[30]} {genblk3[0].synchronizer/P_wt_data_o[31]} {genblk3[0].synchronizer/P_wt_data_o[32]} {genblk3[0].synchronizer/P_wt_data_o[33]} {genblk3[0].synchronizer/P_wt_data_o[34]} {genblk3[0].synchronizer/P_wt_data_o[35]} {genblk3[0].synchronizer/P_wt_data_o[36]} {genblk3[0].synchronizer/P_wt_data_o[37]} {genblk3[0].synchronizer/P_wt_data_o[38]} {genblk3[0].synchronizer/P_wt_data_o[39]} {genblk3[0].synchronizer/P_wt_data_o[40]} {genblk3[0].synchronizer/P_wt_data_o[41]} {genblk3[0].synchronizer/P_wt_data_o[42]} {genblk3[0].synchronizer/P_wt_data_o[43]} {genblk3[0].synchronizer/P_wt_data_o[44]} {genblk3[0].synchronizer/P_wt_data_o[45]} {genblk3[0].synchronizer/P_wt_data_o[46]} {genblk3[0].synchronizer/P_wt_data_o[47]} {genblk3[0].synchronizer/P_wt_data_o[48]} {genblk3[0].synchronizer/P_wt_data_o[49]} {genblk3[0].synchronizer/P_wt_data_o[50]} {genblk3[0].synchronizer/P_wt_data_o[51]} {genblk3[0].synchronizer/P_wt_data_o[52]} {genblk3[0].synchronizer/P_wt_data_o[53]} {genblk3[0].synchronizer/P_wt_data_o[54]} {genblk3[0].synchronizer/P_wt_data_o[55]} {genblk3[0].synchronizer/P_wt_data_o[56]} {genblk3[0].synchronizer/P_wt_data_o[57]} {genblk3[0].synchronizer/P_wt_data_o[58]} {genblk3[0].synchronizer/P_wt_data_o[59]} {genblk3[0].synchronizer/P_wt_data_o[60]} {genblk3[0].synchronizer/P_wt_data_o[61]} {genblk3[0].synchronizer/P_wt_data_o[62]} {genblk3[0].synchronizer/P_wt_data_o[63]} {genblk3[0].synchronizer/P_wt_data_o[64]} {genblk3[0].synchronizer/P_wt_data_o[65]} {genblk3[0].synchronizer/P_wt_data_o[66]} {genblk3[0].synchronizer/P_wt_data_o[67]} {genblk3[0].synchronizer/P_wt_data_o[68]} {genblk3[0].synchronizer/P_wt_data_o[69]} {genblk3[0].synchronizer/P_wt_data_o[70]} {genblk3[0].synchronizer/P_wt_data_o[71]} {genblk3[0].synchronizer/P_wt_data_o[72]} {genblk3[0].synchronizer/P_wt_data_o[73]} {genblk3[0].synchronizer/P_wt_data_o[74]} {genblk3[0].synchronizer/P_wt_data_o[75]} {genblk3[0].synchronizer/P_wt_data_o[76]} {genblk3[0].synchronizer/P_wt_data_o[77]} {genblk3[0].synchronizer/P_wt_data_o[78]} {genblk3[0].synchronizer/P_wt_data_o[79]} {genblk3[0].synchronizer/P_wt_data_o[80]} {genblk3[0].synchronizer/P_wt_data_o[81]} {genblk3[0].synchronizer/P_wt_data_o[82]} {genblk3[0].synchronizer/P_wt_data_o[83]} {genblk3[0].synchronizer/P_wt_data_o[84]} {genblk3[0].synchronizer/P_wt_data_o[85]} {genblk3[0].synchronizer/P_wt_data_o[86]} {genblk3[0].synchronizer/P_wt_data_o[87]} {genblk3[0].synchronizer/P_wt_data_o[88]} {genblk3[0].synchronizer/P_wt_data_o[89]} {genblk3[0].synchronizer/P_wt_data_o[90]} {genblk3[0].synchronizer/P_wt_data_o[91]} {genblk3[0].synchronizer/P_wt_data_o[92]} {genblk3[0].synchronizer/P_wt_data_o[93]} {genblk3[0].synchronizer/P_wt_data_o[94]} {genblk3[0].synchronizer/P_wt_data_o[95]} {genblk3[0].synchronizer/P_wt_data_o[96]} {genblk3[0].synchronizer/P_wt_data_o[97]} {genblk3[0].synchronizer/P_wt_data_o[98]} {genblk3[0].synchronizer/P_wt_data_o[99]} {genblk3[0].synchronizer/P_wt_data_o[100]} {genblk3[0].synchronizer/P_wt_data_o[101]} {genblk3[0].synchronizer/P_wt_data_o[102]} {genblk3[0].synchronizer/P_wt_data_o[103]} {genblk3[0].synchronizer/P_wt_data_o[104]} {genblk3[0].synchronizer/P_wt_data_o[105]} {genblk3[0].synchronizer/P_wt_data_o[106]} {genblk3[0].synchronizer/P_wt_data_o[107]} {genblk3[0].synchronizer/P_wt_data_o[108]} {genblk3[0].synchronizer/P_wt_data_o[109]} {genblk3[0].synchronizer/P_wt_data_o[110]} {genblk3[0].synchronizer/P_wt_data_o[111]} {genblk3[0].synchronizer/P_wt_data_o[112]} {genblk3[0].synchronizer/P_wt_data_o[113]} {genblk3[0].synchronizer/P_wt_data_o[114]} {genblk3[0].synchronizer/P_wt_data_o[115]} {genblk3[0].synchronizer/P_wt_data_o[116]} {genblk3[0].synchronizer/P_wt_data_o[117]} {genblk3[0].synchronizer/P_wt_data_o[118]} {genblk3[0].synchronizer/P_wt_data_o[119]} {genblk3[0].synchronizer/P_wt_data_o[120]} {genblk3[0].synchronizer/P_wt_data_o[121]} {genblk3[0].synchronizer/P_wt_data_o[122]} {genblk3[0].synchronizer/P_wt_data_o[123]} {genblk3[0].synchronizer/P_wt_data_o[124]} {genblk3[0].synchronizer/P_wt_data_o[125]} {genblk3[0].synchronizer/P_wt_data_o[126]} {genblk3[0].synchronizer/P_wt_data_o[127]}]]
set_property src_info {type:XDC file:1 line:185 export:INPUT save:INPUT read:READ} [current_design]
create_debug_core u_ila_0 ila
set_property src_info {type:XDC file:1 line:186 export:INPUT save:INPUT read:READ} [current_design]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property src_info {type:XDC file:1 line:187 export:INPUT save:INPUT read:READ} [current_design]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0]
set_property src_info {type:XDC file:1 line:188 export:INPUT save:INPUT read:READ} [current_design]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0]
set_property src_info {type:XDC file:1 line:189 export:INPUT save:INPUT read:READ} [current_design]
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_0]
set_property src_info {type:XDC file:1 line:190 export:INPUT save:INPUT read:READ} [current_design]
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0]
set_property src_info {type:XDC file:1 line:191 export:INPUT save:INPUT read:READ} [current_design]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property src_info {type:XDC file:1 line:192 export:INPUT save:INPUT read:READ} [current_design]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property src_info {type:XDC file:1 line:193 export:INPUT save:INPUT read:READ} [current_design]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property src_info {type:XDC file:1 line:194 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
set_property src_info {type:XDC file:1 line:195 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/clk [get_nets [list Clock_Generator/inst/clk_out1]]
set_property src_info {type:XDC file:1 line:196 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property src_info {type:XDC file:1 line:197 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property src_info {type:XDC file:1 line:198 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe0 [get_nets [list {genblk1[0].Aquila_SoC/RISCV_CORE/fet_pc2dec[0]} {genblk1[0].Aquila_SoC/RISCV_CORE/fet_pc2dec[1]} {genblk1[0].Aquila_SoC/RISCV_CORE/fet_pc2dec[2]} {genblk1[0].Aquila_SoC/RISCV_CORE/fet_pc2dec[3]} {genblk1[0].Aquila_SoC/RISCV_CORE/fet_pc2dec[4]} {genblk1[0].Aquila_SoC/RISCV_CORE/fet_pc2dec[5]} {genblk1[0].Aquila_SoC/RISCV_CORE/fet_pc2dec[6]} {genblk1[0].Aquila_SoC/RISCV_CORE/fet_pc2dec[7]} {genblk1[0].Aquila_SoC/RISCV_CORE/fet_pc2dec[8]} {genblk1[0].Aquila_SoC/RISCV_CORE/fet_pc2dec[9]} {genblk1[0].Aquila_SoC/RISCV_CORE/fet_pc2dec[10]} {genblk1[0].Aquila_SoC/RISCV_CORE/fet_pc2dec[11]} {genblk1[0].Aquila_SoC/RISCV_CORE/fet_pc2dec[12]} {genblk1[0].Aquila_SoC/RISCV_CORE/fet_pc2dec[13]} {genblk1[0].Aquila_SoC/RISCV_CORE/fet_pc2dec[14]} {genblk1[0].Aquila_SoC/RISCV_CORE/fet_pc2dec[15]} {genblk1[0].Aquila_SoC/RISCV_CORE/fet_pc2dec[16]} {genblk1[0].Aquila_SoC/RISCV_CORE/fet_pc2dec[17]} {genblk1[0].Aquila_SoC/RISCV_CORE/fet_pc2dec[18]} {genblk1[0].Aquila_SoC/RISCV_CORE/fet_pc2dec[19]} {genblk1[0].Aquila_SoC/RISCV_CORE/fet_pc2dec[20]} {genblk1[0].Aquila_SoC/RISCV_CORE/fet_pc2dec[21]} {genblk1[0].Aquila_SoC/RISCV_CORE/fet_pc2dec[22]} {genblk1[0].Aquila_SoC/RISCV_CORE/fet_pc2dec[23]} {genblk1[0].Aquila_SoC/RISCV_CORE/fet_pc2dec[24]} {genblk1[0].Aquila_SoC/RISCV_CORE/fet_pc2dec[25]} {genblk1[0].Aquila_SoC/RISCV_CORE/fet_pc2dec[26]} {genblk1[0].Aquila_SoC/RISCV_CORE/fet_pc2dec[27]} {genblk1[0].Aquila_SoC/RISCV_CORE/fet_pc2dec[28]} {genblk1[0].Aquila_SoC/RISCV_CORE/fet_pc2dec[29]} {genblk1[0].Aquila_SoC/RISCV_CORE/fet_pc2dec[30]} {genblk1[0].Aquila_SoC/RISCV_CORE/fet_pc2dec[31]}]]
set_property src_info {type:XDC file:1 line:199 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:200 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property src_info {type:XDC file:1 line:201 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property src_info {type:XDC file:1 line:202 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe1 [get_nets [list {genblk1[0].Aquila_SoC/RISCV_CORE/fet_instr2dec[0]} {genblk1[0].Aquila_SoC/RISCV_CORE/fet_instr2dec[1]} {genblk1[0].Aquila_SoC/RISCV_CORE/fet_instr2dec[2]} {genblk1[0].Aquila_SoC/RISCV_CORE/fet_instr2dec[3]} {genblk1[0].Aquila_SoC/RISCV_CORE/fet_instr2dec[4]} {genblk1[0].Aquila_SoC/RISCV_CORE/fet_instr2dec[5]} {genblk1[0].Aquila_SoC/RISCV_CORE/fet_instr2dec[6]} {genblk1[0].Aquila_SoC/RISCV_CORE/fet_instr2dec[7]} {genblk1[0].Aquila_SoC/RISCV_CORE/fet_instr2dec[8]} {genblk1[0].Aquila_SoC/RISCV_CORE/fet_instr2dec[9]} {genblk1[0].Aquila_SoC/RISCV_CORE/fet_instr2dec[10]} {genblk1[0].Aquila_SoC/RISCV_CORE/fet_instr2dec[11]} {genblk1[0].Aquila_SoC/RISCV_CORE/fet_instr2dec[12]} {genblk1[0].Aquila_SoC/RISCV_CORE/fet_instr2dec[13]} {genblk1[0].Aquila_SoC/RISCV_CORE/fet_instr2dec[14]} {genblk1[0].Aquila_SoC/RISCV_CORE/fet_instr2dec[15]} {genblk1[0].Aquila_SoC/RISCV_CORE/fet_instr2dec[16]} {genblk1[0].Aquila_SoC/RISCV_CORE/fet_instr2dec[17]} {genblk1[0].Aquila_SoC/RISCV_CORE/fet_instr2dec[18]} {genblk1[0].Aquila_SoC/RISCV_CORE/fet_instr2dec[19]} {genblk1[0].Aquila_SoC/RISCV_CORE/fet_instr2dec[20]} {genblk1[0].Aquila_SoC/RISCV_CORE/fet_instr2dec[21]} {genblk1[0].Aquila_SoC/RISCV_CORE/fet_instr2dec[22]} {genblk1[0].Aquila_SoC/RISCV_CORE/fet_instr2dec[23]} {genblk1[0].Aquila_SoC/RISCV_CORE/fet_instr2dec[24]} {genblk1[0].Aquila_SoC/RISCV_CORE/fet_instr2dec[25]} {genblk1[0].Aquila_SoC/RISCV_CORE/fet_instr2dec[26]} {genblk1[0].Aquila_SoC/RISCV_CORE/fet_instr2dec[27]} {genblk1[0].Aquila_SoC/RISCV_CORE/fet_instr2dec[28]} {genblk1[0].Aquila_SoC/RISCV_CORE/fet_instr2dec[29]} {genblk1[0].Aquila_SoC/RISCV_CORE/fet_instr2dec[30]} {genblk1[0].Aquila_SoC/RISCV_CORE/fet_instr2dec[31]}]]
set_property src_info {type:XDC file:1 line:203 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:204 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property src_info {type:XDC file:1 line:205 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property src_info {type:XDC file:1 line:206 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe2 [get_nets [list {genblk1[1].Aquila_SoC/RISCV_CORE/fet_instr2dec[0]} {genblk1[1].Aquila_SoC/RISCV_CORE/fet_instr2dec[1]} {genblk1[1].Aquila_SoC/RISCV_CORE/fet_instr2dec[2]} {genblk1[1].Aquila_SoC/RISCV_CORE/fet_instr2dec[3]} {genblk1[1].Aquila_SoC/RISCV_CORE/fet_instr2dec[4]} {genblk1[1].Aquila_SoC/RISCV_CORE/fet_instr2dec[5]} {genblk1[1].Aquila_SoC/RISCV_CORE/fet_instr2dec[6]} {genblk1[1].Aquila_SoC/RISCV_CORE/fet_instr2dec[7]} {genblk1[1].Aquila_SoC/RISCV_CORE/fet_instr2dec[8]} {genblk1[1].Aquila_SoC/RISCV_CORE/fet_instr2dec[9]} {genblk1[1].Aquila_SoC/RISCV_CORE/fet_instr2dec[10]} {genblk1[1].Aquila_SoC/RISCV_CORE/fet_instr2dec[11]} {genblk1[1].Aquila_SoC/RISCV_CORE/fet_instr2dec[12]} {genblk1[1].Aquila_SoC/RISCV_CORE/fet_instr2dec[13]} {genblk1[1].Aquila_SoC/RISCV_CORE/fet_instr2dec[14]} {genblk1[1].Aquila_SoC/RISCV_CORE/fet_instr2dec[15]} {genblk1[1].Aquila_SoC/RISCV_CORE/fet_instr2dec[16]} {genblk1[1].Aquila_SoC/RISCV_CORE/fet_instr2dec[17]} {genblk1[1].Aquila_SoC/RISCV_CORE/fet_instr2dec[18]} {genblk1[1].Aquila_SoC/RISCV_CORE/fet_instr2dec[19]} {genblk1[1].Aquila_SoC/RISCV_CORE/fet_instr2dec[20]} {genblk1[1].Aquila_SoC/RISCV_CORE/fet_instr2dec[21]} {genblk1[1].Aquila_SoC/RISCV_CORE/fet_instr2dec[22]} {genblk1[1].Aquila_SoC/RISCV_CORE/fet_instr2dec[23]} {genblk1[1].Aquila_SoC/RISCV_CORE/fet_instr2dec[24]} {genblk1[1].Aquila_SoC/RISCV_CORE/fet_instr2dec[25]} {genblk1[1].Aquila_SoC/RISCV_CORE/fet_instr2dec[26]} {genblk1[1].Aquila_SoC/RISCV_CORE/fet_instr2dec[27]} {genblk1[1].Aquila_SoC/RISCV_CORE/fet_instr2dec[28]} {genblk1[1].Aquila_SoC/RISCV_CORE/fet_instr2dec[29]} {genblk1[1].Aquila_SoC/RISCV_CORE/fet_instr2dec[30]} {genblk1[1].Aquila_SoC/RISCV_CORE/fet_instr2dec[31]}]]
set_property src_info {type:XDC file:1 line:207 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:208 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property src_info {type:XDC file:1 line:209 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property src_info {type:XDC file:1 line:210 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe3 [get_nets [list {genblk1[1].Aquila_SoC/RISCV_CORE/fet_pc2dec[0]} {genblk1[1].Aquila_SoC/RISCV_CORE/fet_pc2dec[1]} {genblk1[1].Aquila_SoC/RISCV_CORE/fet_pc2dec[2]} {genblk1[1].Aquila_SoC/RISCV_CORE/fet_pc2dec[3]} {genblk1[1].Aquila_SoC/RISCV_CORE/fet_pc2dec[4]} {genblk1[1].Aquila_SoC/RISCV_CORE/fet_pc2dec[5]} {genblk1[1].Aquila_SoC/RISCV_CORE/fet_pc2dec[6]} {genblk1[1].Aquila_SoC/RISCV_CORE/fet_pc2dec[7]} {genblk1[1].Aquila_SoC/RISCV_CORE/fet_pc2dec[8]} {genblk1[1].Aquila_SoC/RISCV_CORE/fet_pc2dec[9]} {genblk1[1].Aquila_SoC/RISCV_CORE/fet_pc2dec[10]} {genblk1[1].Aquila_SoC/RISCV_CORE/fet_pc2dec[11]} {genblk1[1].Aquila_SoC/RISCV_CORE/fet_pc2dec[12]} {genblk1[1].Aquila_SoC/RISCV_CORE/fet_pc2dec[13]} {genblk1[1].Aquila_SoC/RISCV_CORE/fet_pc2dec[14]} {genblk1[1].Aquila_SoC/RISCV_CORE/fet_pc2dec[15]} {genblk1[1].Aquila_SoC/RISCV_CORE/fet_pc2dec[16]} {genblk1[1].Aquila_SoC/RISCV_CORE/fet_pc2dec[17]} {genblk1[1].Aquila_SoC/RISCV_CORE/fet_pc2dec[18]} {genblk1[1].Aquila_SoC/RISCV_CORE/fet_pc2dec[19]} {genblk1[1].Aquila_SoC/RISCV_CORE/fet_pc2dec[20]} {genblk1[1].Aquila_SoC/RISCV_CORE/fet_pc2dec[21]} {genblk1[1].Aquila_SoC/RISCV_CORE/fet_pc2dec[22]} {genblk1[1].Aquila_SoC/RISCV_CORE/fet_pc2dec[23]} {genblk1[1].Aquila_SoC/RISCV_CORE/fet_pc2dec[24]} {genblk1[1].Aquila_SoC/RISCV_CORE/fet_pc2dec[25]} {genblk1[1].Aquila_SoC/RISCV_CORE/fet_pc2dec[26]} {genblk1[1].Aquila_SoC/RISCV_CORE/fet_pc2dec[27]} {genblk1[1].Aquila_SoC/RISCV_CORE/fet_pc2dec[28]} {genblk1[1].Aquila_SoC/RISCV_CORE/fet_pc2dec[29]} {genblk1[1].Aquila_SoC/RISCV_CORE/fet_pc2dec[30]} {genblk1[1].Aquila_SoC/RISCV_CORE/fet_pc2dec[31]}]]
set_property src_info {type:XDC file:1 line:211 export:INPUT save:INPUT read:READ} [current_design]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property src_info {type:XDC file:1 line:212 export:INPUT save:INPUT read:READ} [current_design]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property src_info {type:XDC file:1 line:213 export:INPUT save:INPUT read:READ} [current_design]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
set_property src_info {type:XDC file:1 line:214 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port dbg_hub/clk [get_nets clk]
