<!DOCTYPE html> <html lang="en"> <head> <meta http-equiv="Content-Type" content="text/html; charset=UTF-8"> <meta charset="utf-8"> <meta name="viewport" content="width=device-width, initial-scale=1, shrink-to-fit=no"> <meta http-equiv="X-UA-Compatible" content="IE=edge"> <title> Computer Architecture Design | Yixi Zhou-ShanghaiTech University </title> <meta name="author" content="Yixi Zhou"> <meta name="description" content="Design and implementation of a simplified CPU architecture including ALU, control unit, and memory management."> <meta name="keywords" content="computer science, machine learning, artificial intelligence, data mining, research, undergraduate researcher, Yixi Zhou, Xander Zhou, ShanghaiTech University, University of Wisconsin-Madison, computer science student, AI research"> <meta property="og:site_name" content="Yixi Zhou-ShanghaiTech University"> <meta property="og:type" content="website"> <meta property="og:title" content="Yixi Zhou-ShanghaiTech University | Computer Architecture Design"> <meta property="og:url" content="https://xanderzhou2022.github.io//projects/computer-architecture/"> <meta property="og:description" content="Design and implementation of a simplified CPU architecture including ALU, control unit, and memory management."> <meta property="og:locale" content="en"> <meta name="twitter:card" content="summary"> <meta name="twitter:title" content="Computer Architecture Design"> <meta name="twitter:description" content="Design and implementation of a simplified CPU architecture including ALU, control unit, and memory management."> <script type="application/ld+json">
    {
        "author":
        {
            "@type": "Person",
            "name": "Yixi Zhou"
        },
        "url": "https://xanderzhou2022.github.io//projects/computer-architecture/",
        "@type": "WebSite",
        "description": "Design and implementation of a simplified CPU architecture including ALU, control unit, and memory management.",
        "headline": "Computer Architecture Design",
        
        "sameAs": ["https://inspirehep.net/authors/1010907","https://scholar.google.com/citations?user=qc6CJjYAAAAJ","https://www.alberteinstein.com/"],
        
        "name": "Yixi Zhou",
        "@context": "https://schema.org"
    }
  </script> <link rel="stylesheet" href="/assets/css/bootstrap.min.css?a4b3f509e79c54a512b890d73235ef04"> <link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/mdbootstrap@4.20.0/css/mdb.min.css" integrity="sha256-jpjYvU3G3N6nrrBwXJoVEYI/0zw8htfFnhT9ljN3JJw=" crossorigin="anonymous"> <link defer rel="stylesheet" href="/assets/css/academicons.min.css?f0b7046b84e425c55f3463ac249818f5"> <link defer rel="stylesheet" href="/assets/css/scholar-icons.css?62b2ac103a88034e6882a5be5f3e2772"> <link defer rel="stylesheet" type="text/css" href="https://fonts.googleapis.com/css?family=Roboto:300,400,500,700|Roboto+Slab:100,300,400,500,700|Material+Icons&amp;display=swap"> <link defer rel="stylesheet" href="/assets/css/jekyll-pygments-themes-github.css?591dab5a4e56573bf4ef7fd332894c99" media="" id="highlight_theme_light"> <link rel="shortcut icon" href="data:image/svg+xml,&lt;svg%20xmlns=%22http://www.w3.org/2000/svg%22%20viewBox=%220%200%20100%20100%22&gt;&lt;text%20y=%22.9em%22%20font-size=%2290%22&gt;%F0%9F%90%B5&lt;/text&gt;&lt;/svg&gt;"> <link rel="stylesheet" href="/assets/css/main.css?d41d8cd98f00b204e9800998ecf8427e"> <link rel="canonical" href="https://xanderzhou2022.github.io//projects/computer-architecture/"> <script src="/assets/js/theme.js?a81d82887dd692e91686b43de4542f18"></script> <link defer rel="stylesheet" href="/assets/css/jekyll-pygments-themes-native.css?5847e5ed4a4568527aa6cfab446049ca" media="none" id="highlight_theme_dark"> <script>
    initTheme();
  </script> </head> <body class="fixed-top-nav "> <header> <nav id="navbar" class="navbar navbar-light navbar-expand-sm fixed-top" role="navigation"> <div class="container"> <a class="navbar-brand title font-weight-lighter" href="/"> Yixi Zhou-ShanghaiTech University </a> <button class="navbar-toggler collapsed ml-auto" type="button" data-toggle="collapse" data-target="#navbarNav" aria-controls="navbarNav" aria-expanded="false" aria-label="Toggle navigation"> <span class="sr-only">Toggle navigation</span> <span class="icon-bar top-bar"></span> <span class="icon-bar middle-bar"></span> <span class="icon-bar bottom-bar"></span> </button> <div class="collapse navbar-collapse text-right" id="navbarNav"> <ul class="navbar-nav ml-auto flex-nowrap"> <li class="nav-item active"> <a class="nav-link" href="/">about <span class="sr-only">(current)</span> </a> </li> <li class="nav-item "> <a class="nav-link" href="/publications/">publications </a> </li> <li class="nav-item active"> <a class="nav-link" href="/projects/">projects <span class="sr-only">(current)</span> </a> </li> <li class="nav-item "> <a class="nav-link" href="/cv/">cv </a> </li> <li class="nav-item "> <a class="nav-link" href="/social_work/">social work </a> </li> <li class="nav-item "> <a class="nav-link" href="/teaching/">teaching </a> </li> <li class="toggle-container"> <button id="light-toggle" title="Change theme"> <i class="ti ti-sun-moon" id="light-toggle-system"></i> <i class="ti ti-moon-filled" id="light-toggle-dark"></i> <i class="ti ti-sun-filled" id="light-toggle-light"></i> </button> </li> </ul> </div> </div> </nav> <progress id="progress" value="0"> <div class="progress-container"> <span class="progress-bar"></span> </div> </progress> </header> <div class="container mt-5" role="main"> <div class="post"> <header class="post-header"> <h1 class="post-title">Computer Architecture Design</h1> <p class="post-description">Design and implementation of a simplified CPU architecture including ALU, control unit, and memory management.</p> </header> <article> <h2 id="computer-architecture-design">Computer Architecture Design</h2> <h3 id="overview">Overview</h3> <p>Design and implementation of a simplified CPU architecture including ALU, control unit, and memory management system as part of CS 354: Computer Architecture course.</p> <h3 id="project-details">Project Details</h3> <h4 id="course-information"><strong>Course Information</strong></h4> <ul> <li> <strong>Course</strong>: CS 354: Computer Architecture</li> <li> <strong>Institution</strong>: University of Wisconsin-Madison</li> <li> <strong>Semester</strong>: Spring 2024</li> <li> <strong>Instructor</strong>: Dr. [Instructor Name]</li> </ul> <h4 id="project-duration"><strong>Project Duration</strong></h4> <ul> <li> <strong>Start Date</strong>: January 2024</li> <li> <strong>End Date</strong>: May 2024</li> <li> <strong>Status</strong>: Completed</li> <li> <strong>Grade</strong>: A</li> </ul> <h3 id="architecture-overview">Architecture Overview</h3> <h4 id="cpu-specifications"><strong>CPU Specifications</strong></h4> <ul> <li> <strong>Architecture</strong>: 16-bit RISC processor</li> <li> <strong>Instruction Set</strong>: 32 different instructions</li> <li> <strong>Memory</strong>: 64KB addressable memory</li> <li> <strong>Registers</strong>: 8 general-purpose registers (16-bit each)</li> <li> <strong>Clock Speed</strong>: 50 MHz (simulated)</li> </ul> <h4 id="core-components"><strong>Core Components</strong></h4> <ul> <li> <strong>ALU (Arithmetic Logic Unit)</strong>: 16-bit operations</li> <li> <strong>Control Unit</strong>: Instruction decoding and control signals</li> <li> <strong>Register File</strong>: 8 general-purpose registers</li> <li> <strong>Memory Unit</strong>: 64KB RAM with cache</li> <li> <strong>Pipeline</strong>: 3-stage instruction pipeline</li> </ul> <h3 id="implementation-details">Implementation Details</h3> <h4 id="verilog-code-structure"><strong>Verilog Code Structure</strong></h4> <div class="language-plaintext highlighter-rouge"><div class="highlight"><pre class="highlight"><code>cpu_project/
├── rtl/
│   ├── cpu_top.v          # Top-level CPU module
│   ├── alu.v              # Arithmetic Logic Unit
│   ├── control_unit.v     # Control unit implementation
│   ├── register_file.v    # Register file
│   ├── memory_unit.v      # Memory and cache
│   └── pipeline.v         # Pipeline control
├── testbench/
│   ├── cpu_tb.v           # Main testbench
│   ├── alu_tb.v           # ALU testbench
│   └── memory_tb.v        # Memory testbench
├── constraints/
│   └── cpu.xdc            # FPGA constraints
└── docs/
    ├── architecture.pdf    # Architecture documentation
    └── timing_report.txt   # Timing analysis
</code></pre></div></div> <h4 id="key-features-implemented"><strong>Key Features Implemented</strong></h4> <ul> <li> <strong>16-bit Data Path</strong>: Full 16-bit data processing</li> <li> <strong>Pipelined Execution</strong>: 3-stage pipeline for performance</li> <li> <strong>Cache System</strong>: 2KB direct-mapped cache</li> <li> <strong>Interrupt Handling</strong>: Basic interrupt support</li> <li> <strong>Memory Management</strong>: Virtual memory addressing</li> </ul> <h3 id="instruction-set-architecture">Instruction Set Architecture</h3> <h4 id="arithmetic-instructions"><strong>Arithmetic Instructions</strong></h4> <ul> <li> <strong>ADD</strong>: Register addition</li> <li> <strong>SUB</strong>: Register subtraction</li> <li> <strong>MUL</strong>: Register multiplication</li> <li> <strong>DIV</strong>: Register division</li> <li> <strong>INC</strong>: Increment register</li> <li> <strong>DEC</strong>: Decrement register</li> </ul> <h4 id="logical-instructions"><strong>Logical Instructions</strong></h4> <ul> <li> <strong>AND</strong>: Bitwise AND</li> <li> <strong>OR</strong>: Bitwise OR</li> <li> <strong>XOR</strong>: Bitwise XOR</li> <li> <strong>NOT</strong>: Bitwise NOT</li> <li> <strong>SHL</strong>: Shift left</li> <li> <strong>SHR</strong>: Shift right</li> </ul> <h4 id="memory-instructions"><strong>Memory Instructions</strong></h4> <ul> <li> <strong>LOAD</strong>: Load from memory</li> <li> <strong>STORE</strong>: Store to memory</li> <li> <strong>PUSH</strong>: Push to stack</li> <li> <strong>POP</strong>: Pop from stack</li> </ul> <h4 id="control-instructions"><strong>Control Instructions</strong></h4> <ul> <li> <strong>JMP</strong>: Unconditional jump</li> <li> <strong>JZ</strong>: Jump if zero</li> <li> <strong>JNZ</strong>: Jump if not zero</li> <li> <strong>CALL</strong>: Function call</li> <li> <strong>RET</strong>: Function return</li> </ul> <h3 id="performance-analysis">Performance Analysis</h3> <h4 id="timing-results"><strong>Timing Results</strong></h4> <ul> <li> <strong>Critical Path</strong>: 20ns (50 MHz operation)</li> <li> <strong>Pipeline Efficiency</strong>: 85% (accounting for hazards)</li> <li> <strong>Cache Hit Rate</strong>: 92% for typical workloads</li> <li> <strong>Power Consumption</strong>: 150mW (estimated)</li> </ul> <h4 id="benchmark-results"><strong>Benchmark Results</strong></h4> <ul> <li> <strong>Dhrystone</strong>: 2.1 DMIPS/MHz</li> <li> <strong>CoreMark</strong>: 1.8 CoreMark/MHz</li> <li> <strong>Memory Bandwidth</strong>: 800 MB/s</li> <li> <strong>Instruction Throughput</strong>: 1.7 IPC</li> </ul> <h3 id="challenges-and-solutions">Challenges and Solutions</h3> <h4 id="technical-challenges"><strong>Technical Challenges</strong></h4> <ol> <li> <strong>Timing Violations</strong>: Pipeline hazards and data dependencies</li> <li> <strong>Memory Access</strong>: Cache coherency and memory timing</li> <li> <strong>Control Logic</strong>: Complex instruction decoding</li> <li> <strong>Verification</strong>: Comprehensive testing and debugging</li> </ol> <h4 id="solutions-implemented"><strong>Solutions Implemented</strong></h4> <ul> <li> <strong>Hazard Detection</strong>: Forwarding and stalling mechanisms</li> <li> <strong>Cache Design</strong>: Direct-mapped with write-back policy</li> <li> <strong>Control FSM</strong>: Finite state machine for instruction execution</li> <li> <strong>Testbench</strong>: Automated testing with coverage analysis</li> </ul> <h3 id="learning-outcomes">Learning Outcomes</h3> <h4 id="technical-skills-developed"><strong>Technical Skills Developed</strong></h4> <ul> <li> <strong>Hardware Design</strong>: Digital logic and circuit design</li> <li> <strong>Verilog Programming</strong>: Hardware description language</li> <li> <strong>Computer Architecture</strong>: Deep understanding of CPU design</li> <li> <strong>Performance Analysis</strong>: Timing and power analysis</li> <li> <strong>FPGA Implementation</strong>: Field-programmable gate arrays</li> </ul> <h4 id="project-management-skills"><strong>Project Management Skills</strong></h4> <ul> <li> <strong>System Design</strong>: Top-down architecture design</li> <li> <strong>Verification</strong>: Testbench development and debugging</li> <li> <strong>Documentation</strong>: Technical writing and diagrams</li> <li> <strong>Team Collaboration</strong>: Working with hardware team</li> </ul> <h3 id="future-enhancements">Future Enhancements</h3> <h4 id="architecture-improvements"><strong>Architecture Improvements</strong></h4> <ul> <li> <strong>Superscalar</strong>: Multiple instruction issue</li> <li> <strong>Out-of-Order</strong>: Dynamic instruction scheduling</li> <li> <strong>Branch Prediction</strong>: Advanced branch prediction</li> <li> <strong>SIMD</strong>: Single instruction, multiple data</li> </ul> <h4 id="implementation-enhancements"><strong>Implementation Enhancements</strong></h4> <ul> <li> <strong>ASIC Design</strong>: Custom chip fabrication</li> <li> <strong>Advanced Cache</strong>: Multi-level cache hierarchy</li> <li> <strong>Power Management</strong>: Dynamic voltage scaling</li> <li> <strong>Security</strong>: Memory protection and encryption</li> </ul> <h3 id="code-repository">Code Repository</h3> <h4 id="github-repository"><strong>GitHub Repository</strong></h4> <ul> <li> <strong>URL</strong>: [Your GitHub repo link]</li> <li> <strong>License</strong>: MIT</li> <li> <strong>Documentation</strong>: Comprehensive Verilog comments</li> <li> <strong>Requirements</strong>: ModelSim/QuestaSim, Xilinx Vivado</li> </ul> <h4 id="key-files"><strong>Key Files</strong></h4> <ul> <li> <code class="language-plaintext highlighter-rouge">cpu_top.v</code>: Main CPU implementation</li> <li> <code class="language-plaintext highlighter-rouge">alu.v</code>: Arithmetic Logic Unit</li> <li> <code class="language-plaintext highlighter-rouge">control_unit.v</code>: Control unit logic</li> <li> <code class="language-plaintext highlighter-rouge">testbench/</code>: Complete test suite</li> </ul> <h3 id="get-the-code">Get the Code</h3> <div class="language-bash highlighter-rouge"><div class="highlight"><pre class="highlight"><code>git clone <span class="o">[</span>your-repo-url]
<span class="nb">cd </span>cpu_project
<span class="c"># Open in ModelSim or Vivado for simulation/synthesis</span>
</code></pre></div></div> <hr> <p><a href="/projects/">← Back to Projects</a></p> </article> </div> </div> <footer class="fixed-bottom" role="contentinfo"> <div class="container mt-0"> © Copyright 2025 Yixi Zhou. Powered by <a href="https://jekyllrb.com/" target="_blank" rel="external nofollow noopener">Jekyll</a> with <a href="https://github.com/alshedivat/al-folio" rel="external nofollow noopener" target="_blank">al-folio</a> theme. Hosted by <a href="https://pages.github.com/" target="_blank" rel="external nofollow noopener">GitHub Pages</a>. Photos from <a href="https://unsplash.com" target="_blank" rel="external nofollow noopener">Unsplash</a>. </div> </footer> <script src="https://cdn.jsdelivr.net/npm/jquery@3.6.0/dist/jquery.min.js" integrity="sha256-/xUj+3OJU5yExlq6GSYGSHk7tPXikynS7ogEvDej/m4=" crossorigin="anonymous"></script> <script src="/assets/js/bootstrap.bundle.min.js"></script> <script src="https://cdn.jsdelivr.net/npm/mdbootstrap@4.20.0/js/mdb.min.js" integrity="sha256-NdbiivsvWt7VYCt6hYNT3h/th9vSTL4EDWeGs5SN3DA=" crossorigin="anonymous"></script> <script defer src="https://cdn.jsdelivr.net/npm/masonry-layout@4.2.2/dist/masonry.pkgd.min.js" integrity="sha256-Nn1q/fx0H7SNLZMQ5Hw5JLaTRZp0yILA/FRexe19VdI=" crossorigin="anonymous"></script> <script defer src="https://cdn.jsdelivr.net/npm/imagesloaded@5.0.0/imagesloaded.pkgd.min.js" integrity="sha256-htrLFfZJ6v5udOG+3kNLINIKh2gvoKqwEhHYfTTMICc=" crossorigin="anonymous"></script> <script defer src="/assets/js/masonry.js?a0db7e5d5c70cc3252b3138b0c91dcaf" type="text/javascript"></script> <script defer src="https://cdn.jsdelivr.net/npm/medium-zoom@1.1.0/dist/medium-zoom.min.js" integrity="sha256-ZgMyDAIYDYGxbcpJcfUnYwNevG/xi9OHKaR/8GK+jWc=" crossorigin="anonymous"></script> <script defer src="/assets/js/zoom.js?85ddb88934d28b74e78031fd54cf8308"></script> <script src="/assets/js/no_defer.js?2781658a0a2b13ed609542042a859126"></script> <script defer src="/assets/js/common.js?e0514a05c5c95ac1a93a8dfd5249b92e"></script> <script defer src="/assets/js/copy_code.js?c8a01c11a92744d44b093fc3bda915df" type="text/javascript"></script> <script defer src="/assets/js/jupyter_new_tab.js?d9f17b6adc2311cbabd747f4538bb15f"></script> <script async src="https://d1bxh8uas1mnw7.cloudfront.net/assets/embed.js"></script> <script async src="https://badge.dimensions.ai/badge.js"></script> <script defer type="text/javascript" id="MathJax-script" src="https://cdn.jsdelivr.net/npm/mathjax@3.2.2/es5/tex-mml-chtml.js" integrity="sha256-MASABpB4tYktI2Oitl4t+78w/lyA+D7b/s9GEP0JOGI=" crossorigin="anonymous"></script> <script src="/assets/js/mathjax-setup.js?a5bb4e6a542c546dd929b24b8b236dfd"></script> <script defer src="https://cdnjs.cloudflare.com/polyfill/v3/polyfill.min.js?features=es6" crossorigin="anonymous"></script> <script defer src="/assets/js/progress-bar.js?2f30e0e6801ea8f5036fa66e1ab0a71a" type="text/javascript"></script> <script src="/assets/js/vanilla-back-to-top.min.js?f40d453793ff4f64e238e420181a1d17"></script> <script>
    addBackToTop();
  </script> </body> </html>