<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
  <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
  <meta http-equiv="Content-Style-Type" content="text/css" />
  <meta name="generator" content="pandoc" />
  <title></title>
  <style type="text/css">code{white-space: pre;}</style>
  <style type="text/css">
div.sourceCode { overflow-x: auto; }
table.sourceCode, tr.sourceCode, td.lineNumbers, td.sourceCode {
  margin: 0; padding: 0; vertical-align: baseline; border: none; }
table.sourceCode { width: 100%; line-height: 100%; }
td.lineNumbers { text-align: right; padding-right: 4px; padding-left: 4px; color: #aaaaaa; border-right: 1px solid #aaaaaa; }
td.sourceCode { padding-left: 5px; }
code > span.kw { color: #007020; font-weight: bold; } /* Keyword */
code > span.dt { color: #902000; } /* DataType */
code > span.dv { color: #40a070; } /* DecVal */
code > span.bn { color: #40a070; } /* BaseN */
code > span.fl { color: #40a070; } /* Float */
code > span.ch { color: #4070a0; } /* Char */
code > span.st { color: #4070a0; } /* String */
code > span.co { color: #60a0b0; font-style: italic; } /* Comment */
code > span.ot { color: #007020; } /* Other */
code > span.al { color: #ff0000; font-weight: bold; } /* Alert */
code > span.fu { color: #06287e; } /* Function */
code > span.er { color: #ff0000; font-weight: bold; } /* Error */
code > span.wa { color: #60a0b0; font-weight: bold; font-style: italic; } /* Warning */
code > span.cn { color: #880000; } /* Constant */
code > span.sc { color: #4070a0; } /* SpecialChar */
code > span.vs { color: #4070a0; } /* VerbatimString */
code > span.ss { color: #bb6688; } /* SpecialString */
code > span.im { } /* Import */
code > span.va { color: #19177c; } /* Variable */
code > span.cf { color: #007020; font-weight: bold; } /* ControlFlow */
code > span.op { color: #666666; } /* Operator */
code > span.bu { } /* BuiltIn */
code > span.ex { } /* Extension */
code > span.pp { color: #bc7a00; } /* Preprocessor */
code > span.at { color: #7d9029; } /* Attribute */
code > span.do { color: #ba2121; font-style: italic; } /* Documentation */
code > span.an { color: #60a0b0; font-weight: bold; font-style: italic; } /* Annotation */
code > span.cv { color: #60a0b0; font-weight: bold; font-style: italic; } /* CommentVar */
code > span.in { color: #60a0b0; font-weight: bold; font-style: italic; } /* Information */
  </style>
  <style>
  /* fundo para o trecho de código */
  div.sourceCode { overflow-x: auto; background-color: rgb(250,250,250);}
  
  /* Alinhamento dos títulos e parágrafos */
  
  body{margin-left: 5%; margin-right: 5%;
           color: black; background: white;}
  
  hr{
      margin-left: -4%;
      background-color: rgb(240,100,100);  /*Linha horizontal:    240,240,240 */
  }
  h1{
      margin-left: -4%;
      background-color: rgb(210,210,220);
  }
  
  h2{
      margin-left: -4%;
      background-color: rgb(220,220,230);
  }
  
  h3{
      margin-left: -4%;
      background-color: rgb(230,230,240);
  }
  
  h4{
      margin-left: -4%;
      background-color: rgb(240,240,250);
  }
  i{color: red}
  em{color: green}
  cite{color: brown}
  /* fundo para as linhas das tabelas */
  tr.even{
    background-color: rgb(250,250,255);
  }
  tr.odd{
    background-color: rgb(250,250,250);
  }
  </style>
</head>
<body>
<h1 id="pipeline">Pipeline</h1>
<div class="sourceCode"><pre class="sourceCode vhdl"><code class="sourceCode vhdl"><span class="kw">library</span> IEEE;
<span class="kw">use</span> IEEE<span class="ot">.</span>STD_LOGIC_1164<span class="ot">.</span>ALL;

<span class="kw">entity</span> <span class="kw">pipelineCircuit</span> <span class="kw">is</span>
    <span class="kw">generic</span> (
        MAX_BIT <span class="ot">:</span> <span class="dt">natural</span> <span class="ot">:=</span> <span class="dv">8</span>
    );
    <span class="kw">port</span> (DIN <span class="ot">:</span> <span class="kw">in</span> <span class="dt">std_logic_vector</span>(MAX_BIT<span class="ot">-</span><span class="dv">1</span> <span class="ot">downto</span> <span class="dv">0</span>);
          DOUT <span class="ot">:</span> <span class="kw">out</span> <span class="dt">std_logic_vector</span>(MAX_BIT<span class="ot">-</span><span class="dv">1</span> <span class="ot">downto</span> <span class="dv">0</span>);
          ENABLE <span class="ot">:</span> <span class="kw">in</span> <span class="dt">std_logic</span> <span class="ot">:=</span> <span class="bn">&#39;1&#39;</span>;
          CLK<span class="ot">,</span>RST <span class="ot">:</span> <span class="kw">in</span> <span class="dt">std_logic</span>);
<span class="kw">end entity;</span>


<span class="kw">architecture</span> <span class="kw">comportamento</span> <span class="kw">of</span> <span class="kw">pipelineCircuit</span> <span class="kw">is</span>

  <span class="co">-- Declare os sinais (fios) que irá utilizar, por exemplo:</span>
  <span class="ot">signal</span> DOUT_REG1 <span class="ot">:</span> <span class="dt">std_logic_vector</span>(MAX_BIT<span class="ot">-</span><span class="dv">1</span> <span class="ot">downto</span> <span class="dv">0</span>);
  <span class="ot">signal</span> DIN_REG2 <span class="ot">:</span> <span class="dt">std_logic_vector</span>(MAX_BIT<span class="ot">-</span><span class="dv">1</span> <span class="ot">downto</span> <span class="dv">0</span>);

<span class="kw">begin</span>

  <span class="co">-- Instanciação por posição:</span>
        <span class="co">-- O mapa de portas precisa ser na mesma ordem da definição da entidade no arquivo dela (esta não é a solução da atividade, somente um exemplo de outro circuito).</span>
    <span class="kw">R1</span> <span class="ot">:</span> <span class="er">entity</span> <span class="er">work</span><span class="ot">.</span><span class="er">registrador</span> <span class="kw">port map (</span>DIN<span class="ot">,</span> DOUT_REG1<span class="ot">,</span> ENABLE<span class="ot">,</span> CLK<span class="ot">,</span> RST);

        <span class="co">-- Ou utilizar o mapeamento completo (esta não é a solução da atividade, somente um exemplo de outro circuito).</span>
        <span class="co">-- O VHDL permite, no port map, a concatenação de sinais e/ou a utilização de equações lógicas.</span>
        <span class="co">-- Por exemplo:</span>
    <span class="kw">R2</span> <span class="ot">:</span> <span class="er">entity</span> <span class="er">work</span><span class="ot">.</span><span class="er">registrador</span> <span class="kw">port map (</span>DIN <span class="ot">=&gt;</span> DIN<span class="ot">,</span> DOUT_REG1 (<span class="dv">3</span> <span class="ot">downto</span> <span class="dv">0</span>) <span class="ot">&amp;</span> DOUT_REG1 (<span class="dv">7</span> <span class="ot">downto</span> <span class="dv">4</span>) <span class="ot">=&gt;</span> DIN_REG2<span class="ot">,</span> ENABLE <span class="ot">=&gt;</span> ENABLE<span class="ot">,</span> CLK <span class="ot">=&gt;</span> CLK<span class="ot">,</span> RESET <span class="ot">=&gt;</span> RST);

  <span class="co">-- Adicione aqui a lógica necessária:</span>


<span class="er">end architecture;</span></code></pre></div>
<hr />
<p><br></p>
<hr />
<hr />
<!-- FIM -->
</body>
</html>
