{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1693254782994 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693254782994 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 28 21:33:02 2023 " "Processing started: Mon Aug 28 21:33:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693254782994 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1693254782994 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DigitalClock -c DigitalClock " "Command: quartus_sta DigitalClock -c DigitalClock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1693254782994 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1693254783255 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1693254783564 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1693254783564 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693254783801 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693254783802 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DigitalClock.sdc " "Synopsys Design Constraints File file not found: 'DigitalClock.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1693254784173 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1693254784174 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_FPGA CLK_FPGA " "create_clock -period 1.000 -name CLK_FPGA CLK_FPGA" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1693254784175 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out " "create_clock -period 1.000 -name fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1693254784175 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY_1 KEY_1 " "create_clock -period 1.000 -name KEY_1 KEY_1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1693254784175 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY_0 KEY_0 " "create_clock -period 1.000 -name KEY_0 KEY_0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1693254784175 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out " "create_clock -period 1.000 -name fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1693254784175 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1693254784175 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1693254784177 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1693254784178 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1693254784179 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1693254784187 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1693254784192 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1693254784194 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.358 " "Worst-case setup slack is -3.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693254784196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693254784196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.358            -202.606 CLK_FPGA  " "   -3.358            -202.606 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693254784196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.518             -15.429 fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out  " "   -2.518             -15.429 fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693254784196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.151              -6.504 KEY_1  " "   -1.151              -6.504 KEY_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693254784196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.683              -4.659 KEY_0  " "   -0.683              -4.659 KEY_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693254784196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out  " "    0.298               0.000 fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693254784196 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693254784196 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.065 " "Worst-case hold slack is 0.065" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693254784200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693254784200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.065               0.000 KEY_0  " "    0.065               0.000 KEY_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693254784200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out  " "    0.378               0.000 fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693254784200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out  " "    0.393               0.000 fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693254784200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.412               0.000 KEY_1  " "    0.412               0.000 KEY_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693254784200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.629               0.000 CLK_FPGA  " "    0.629               0.000 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693254784200 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693254784200 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1693254784203 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1693254784206 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693254784208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693254784208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -104.016 CLK_FPGA  " "   -3.000            -104.016 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693254784208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -15.627 KEY_0  " "   -3.000             -15.627 KEY_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693254784208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -14.224 KEY_1  " "   -3.000             -14.224 KEY_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693254784208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -9.821 fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out  " "   -1.403              -9.821 fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693254784208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -1.403 fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out  " "   -1.403              -1.403 fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693254784208 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693254784208 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1693254784221 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1693254784248 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1693254784923 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1693254785028 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1693254785035 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.114 " "Worst-case setup slack is -3.114" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693254785037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693254785037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.114            -182.630 CLK_FPGA  " "   -3.114            -182.630 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693254785037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.159             -13.413 fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out  " "   -2.159             -13.413 fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693254785037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.937              -5.048 KEY_1  " "   -0.937              -5.048 KEY_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693254785037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.515              -3.176 KEY_0  " "   -0.515              -3.176 KEY_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693254785037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out  " "    0.362               0.000 fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693254785037 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693254785037 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.093 " "Worst-case hold slack is -0.093" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693254785040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693254785040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.093              -0.093 KEY_0  " "   -0.093              -0.093 KEY_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693254785040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.245               0.000 KEY_1  " "    0.245               0.000 KEY_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693254785040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out  " "    0.339               0.000 fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693254785040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out  " "    0.355               0.000 fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693254785040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.581               0.000 CLK_FPGA  " "    0.581               0.000 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693254785040 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693254785040 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1693254785044 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1693254785046 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693254785049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693254785049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -104.016 CLK_FPGA  " "   -3.000            -104.016 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693254785049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -15.627 KEY_0  " "   -3.000             -15.627 KEY_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693254785049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -14.224 KEY_1  " "   -3.000             -14.224 KEY_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693254785049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -9.821 fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out  " "   -1.403              -9.821 fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693254785049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -1.403 fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out  " "   -1.403              -1.403 fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693254785049 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693254785049 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1693254785061 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1693254785281 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1693254785283 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.781 " "Worst-case setup slack is -0.781" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693254785285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693254785285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.781             -40.768 CLK_FPGA  " "   -0.781             -40.768 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693254785285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.604              -2.225 fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out  " "   -0.604              -2.225 fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693254785285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.243              -0.785 KEY_1  " "   -0.243              -0.785 KEY_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693254785285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.051              -0.156 KEY_0  " "   -0.051              -0.156 KEY_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693254785285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.694               0.000 fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out  " "    0.694               0.000 fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693254785285 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693254785285 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.166 " "Worst-case hold slack is 0.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693254785290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693254785290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out  " "    0.166               0.000 fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693254785290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170               0.000 fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out  " "    0.170               0.000 fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693254785290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.216               0.000 KEY_0  " "    0.216               0.000 KEY_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693254785290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.243               0.000 CLK_FPGA  " "    0.243               0.000 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693254785290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.246               0.000 KEY_1  " "    0.246               0.000 KEY_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693254785290 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693254785290 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1693254785293 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1693254785296 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693254785298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693254785298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -87.343 CLK_FPGA  " "   -3.000             -87.343 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693254785298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -16.891 KEY_0  " "   -3.000             -16.891 KEY_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693254785298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -15.029 KEY_1  " "   -3.000             -15.029 KEY_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693254785298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -7.000 fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out  " "   -1.000              -7.000 fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693254785298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out  " "   -1.000              -1.000 fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693254785298 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693254785298 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1693254786403 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1693254786404 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4819 " "Peak virtual memory: 4819 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693254786455 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 28 21:33:06 2023 " "Processing ended: Mon Aug 28 21:33:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693254786455 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693254786455 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693254786455 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1693254786455 ""}
