.TH "SvgParser::s_tree_node" 3 "VHDL simulator" \" -*- nroff -*-
.ad l
.nh
.SH NAME
SvgParser::s_tree_node \- Struct for representing tree nodes\&.  

.SH SYNOPSIS
.br
.PP
.PP
\fR#include <SvgParser\&.h>\fP
.SS "Public Attributes"

.in +1c
.ti -1c
.RI "\fBQDomElement\fP \fBelement\fP"
.br
.RI "XML element of the node\&. "
.ti -1c
.RI "\fBs_tree_node_info\fP \fBinfos\fP"
.br
.RI "Information of the node\&. "
.ti -1c
.RI "\fBint\fP \fBlevel\fP"
.br
.RI "Level of the node in the tree\&. "
.ti -1c
.RI "\fBQList\fP< \fBs_tree_node\fP > \fBchildren\fP"
.br
.RI "Children nodes\&. "
.in -1c
.SH "Detailed Description"
.PP 
Struct for representing tree nodes\&. 
.SH "Member Data Documentation"
.PP 
.SS "\fBQList\fP<\fBs_tree_node\fP> SvgParser::s_tree_node::children"

.PP
Children nodes\&. 
.SS "\fBQDomElement\fP SvgParser::s_tree_node::element"

.PP
XML element of the node\&. 
.SS "\fBs_tree_node_info\fP SvgParser::s_tree_node::infos"

.PP
Information of the node\&. 
.SS "\fBint\fP SvgParser::s_tree_node::level"

.PP
Level of the node in the tree\&. 

.SH "Author"
.PP 
Generated automatically by Doxygen for VHDL simulator from the source code\&.
