{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575558546556 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575558546570 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 05 10:09:06 2019 " "Processing started: Thu Dec 05 10:09:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575558546570 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575558546570 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ex_8_8_str -c ex_8_8_str " "Command: quartus_map --read_settings_files=on --write_settings_files=off ex_8_8_str -c ex_8_8_str" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575558546570 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575558548210 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575558548210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 4 4 " "Found 4 design units, including 4 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_8_8_str/controller.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575558570590 ""} { "Info" "ISGN_ENTITY_NAME" "2 d_ff " "Found entity 2: d_ff" {  } { { "controller.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_8_8_str/controller.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575558570590 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux_4x1 " "Found entity 3: mux_4x1" {  } { { "controller.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_8_8_str/controller.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575558570590 ""} { "Info" "ISGN_ENTITY_NAME" "4 dec_2x4 " "Found entity 4: dec_2x4" {  } { { "controller.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_8_8_str/controller.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575558570590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575558570590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller_elab.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller_elab.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller_elab " "Found entity 1: controller_elab" {  } { { "controller_elab.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_8_8_str/controller_elab.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575558570601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575558570601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_8_8_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file ex_8_8_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ex_8_8_pkg (SystemVerilog) " "Found design unit 1: ex_8_8_pkg (SystemVerilog)" {  } { { "ex_8_8_pkg.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/ex_8_8_str/ex_8_8_pkg.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575558570612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575558570612 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "controller_elab " "Elaborating entity \"controller_elab\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575558570704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:cntlr_0 " "Elaborating entity \"controller\" for hierarchy \"controller:cntlr_0\"" {  } { { "controller_elab.sv" "cntlr_0" { Text "C:/Users/czhe/Downloads/digital_design/ex_8_8_str/controller_elab.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575558570742 ""}
