{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1544747650007 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1544747650007 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 14 08:34:09 2018 " "Processing started: Fri Dec 14 08:34:09 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1544747650007 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1544747650007 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off selecting_machine_with_flash -c selecting_machine_with_flash " "Command: quartus_map --read_settings_files=on --write_settings_files=off selecting_machine_with_flash -c selecting_machine_with_flash" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1544747650007 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1544747650697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selecting_machine_with_flash.v 12 12 " "Found 12 design units, including 12 entities, in source file selecting_machine_with_flash.v" { { "Info" "ISGN_ENTITY_NAME" "1 selecting_machine_with_flash " "Found entity 1: selecting_machine_with_flash" {  } { { "selecting_machine_with_flash.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_with_flash/selecting_machine_with_flash.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544747659926 ""} { "Info" "ISGN_ENTITY_NAME" "2 selecting_machine_startup " "Found entity 2: selecting_machine_startup" {  } { { "selecting_machine_with_flash.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_with_flash/selecting_machine_with_flash.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544747659926 ""} { "Info" "ISGN_ENTITY_NAME" "3 selecting_machine_test " "Found entity 3: selecting_machine_test" {  } { { "selecting_machine_with_flash.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_with_flash/selecting_machine_with_flash.v" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544747659926 ""} { "Info" "ISGN_ENTITY_NAME" "4 sequencer_eng " "Found entity 4: sequencer_eng" {  } { { "selecting_machine_with_flash.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_with_flash/selecting_machine_with_flash.v" 233 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544747659926 ""} { "Info" "ISGN_ENTITY_NAME" "5 sequencer_num " "Found entity 5: sequencer_num" {  } { { "selecting_machine_with_flash.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_with_flash/selecting_machine_with_flash.v" 262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544747659926 ""} { "Info" "ISGN_ENTITY_NAME" "6 sequencer_chi " "Found entity 6: sequencer_chi" {  } { { "selecting_machine_with_flash.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_with_flash/selecting_machine_with_flash.v" 291 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544747659926 ""} { "Info" "ISGN_ENTITY_NAME" "7 decode_seg " "Found entity 7: decode_seg" {  } { { "selecting_machine_with_flash.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_with_flash/selecting_machine_with_flash.v" 320 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544747659926 ""} { "Info" "ISGN_ENTITY_NAME" "8 decode_lattice " "Found entity 8: decode_lattice" {  } { { "selecting_machine_with_flash.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_with_flash/selecting_machine_with_flash.v" 403 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544747659926 ""} { "Info" "ISGN_ENTITY_NAME" "9 flag_control " "Found entity 9: flag_control" {  } { { "selecting_machine_with_flash.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_with_flash/selecting_machine_with_flash.v" 479 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544747659926 ""} { "Info" "ISGN_ENTITY_NAME" "10 debounce " "Found entity 10: debounce" {  } { { "selecting_machine_with_flash.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_with_flash/selecting_machine_with_flash.v" 522 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544747659926 ""} { "Info" "ISGN_ENTITY_NAME" "11 flash " "Found entity 11: flash" {  } { { "selecting_machine_with_flash.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_with_flash/selecting_machine_with_flash.v" 595 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544747659926 ""} { "Info" "ISGN_ENTITY_NAME" "12 frequency_divider " "Found entity 12: frequency_divider" {  } { { "selecting_machine_with_flash.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_with_flash/selecting_machine_with_flash.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544747659926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544747659926 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "selecting_machine_with_flash " "Elaborating entity \"selecting_machine_with_flash\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1544747659962 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "u_choose selecting_machine_with_flash.v(24) " "Verilog HDL Always Construct warning at selecting_machine_with_flash.v(24): inferring latch(es) for variable \"u_choose\", which holds its previous value in one or more paths through the always construct" {  } { { "selecting_machine_with_flash.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_with_flash/selecting_machine_with_flash.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1544747659962 "|selecting_machine_with_flash"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_choose selecting_machine_with_flash.v(24) " "Inferred latch for \"u_choose\" at selecting_machine_with_flash.v(24)" {  } { { "selecting_machine_with_flash.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_with_flash/selecting_machine_with_flash.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544747659962 "|selecting_machine_with_flash"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selecting_machine_startup selecting_machine_startup:u_startup " "Elaborating entity \"selecting_machine_startup\" for hierarchy \"selecting_machine_startup:u_startup\"" {  } { { "selecting_machine_with_flash.v" "u_startup" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_with_flash/selecting_machine_with_flash.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544747659962 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 selecting_machine_with_flash.v(89) " "Verilog HDL assignment warning at selecting_machine_with_flash.v(89): truncated value with size 32 to match size of target (3)" {  } { { "selecting_machine_with_flash.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_with_flash/selecting_machine_with_flash.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544747659967 "|selecting_machine_with_flash|selecting_machine_startup:u_startup"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider selecting_machine_startup:u_startup\|frequency_divider:u_clk_2 " "Elaborating entity \"frequency_divider\" for hierarchy \"selecting_machine_startup:u_startup\|frequency_divider:u_clk_2\"" {  } { { "selecting_machine_with_flash.v" "u_clk_2" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_with_flash/selecting_machine_with_flash.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544747659967 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 selecting_machine_with_flash.v(643) " "Verilog HDL assignment warning at selecting_machine_with_flash.v(643): truncated value with size 32 to match size of target (28)" {  } { { "selecting_machine_with_flash.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_with_flash/selecting_machine_with_flash.v" 643 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544747659967 "|selecting_machine_with_flash|selecting_machine_startup:u_startup|frequency_divider:u_clk_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selecting_machine_test selecting_machine_test:u_basic " "Elaborating entity \"selecting_machine_test\" for hierarchy \"selecting_machine_test:u_basic\"" {  } { { "selecting_machine_with_flash.v" "u_basic" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_with_flash/selecting_machine_with_flash.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544747659967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flash selecting_machine_test:u_basic\|flash:f " "Elaborating entity \"flash\" for hierarchy \"selecting_machine_test:u_basic\|flash:f\"" {  } { { "selecting_machine_with_flash.v" "f" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_with_flash/selecting_machine_with_flash.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544747659967 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 selecting_machine_with_flash.v(615) " "Verilog HDL assignment warning at selecting_machine_with_flash.v(615): truncated value with size 32 to match size of target (3)" {  } { { "selecting_machine_with_flash.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_with_flash/selecting_machine_with_flash.v" 615 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544747659967 "|selecting_machine_with_flash|selecting_machine_test:u_basic|flash:f"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_control selecting_machine_test:u_basic\|flag_control:u_flag " "Elaborating entity \"flag_control\" for hierarchy \"selecting_machine_test:u_basic\|flag_control:u_flag\"" {  } { { "selecting_machine_with_flash.v" "u_flag" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_with_flash/selecting_machine_with_flash.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544747659967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce selecting_machine_test:u_basic\|debounce:u_debounce " "Elaborating entity \"debounce\" for hierarchy \"selecting_machine_test:u_basic\|debounce:u_debounce\"" {  } { { "selecting_machine_with_flash.v" "u_debounce" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_with_flash/selecting_machine_with_flash.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544747659973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider selecting_machine_test:u_basic\|frequency_divider:u_clk_500 " "Elaborating entity \"frequency_divider\" for hierarchy \"selecting_machine_test:u_basic\|frequency_divider:u_clk_500\"" {  } { { "selecting_machine_with_flash.v" "u_clk_500" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_with_flash/selecting_machine_with_flash.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544747659973 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 selecting_machine_with_flash.v(643) " "Verilog HDL assignment warning at selecting_machine_with_flash.v(643): truncated value with size 32 to match size of target (28)" {  } { { "selecting_machine_with_flash.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_with_flash/selecting_machine_with_flash.v" 643 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544747659973 "|selecting_machine_with_flash|selecting_machine_test:u_basic|frequency_divider:u_clk_500"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider selecting_machine_test:u_basic\|frequency_divider:u_clk_5 " "Elaborating entity \"frequency_divider\" for hierarchy \"selecting_machine_test:u_basic\|frequency_divider:u_clk_5\"" {  } { { "selecting_machine_with_flash.v" "u_clk_5" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_with_flash/selecting_machine_with_flash.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544747659973 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 selecting_machine_with_flash.v(643) " "Verilog HDL assignment warning at selecting_machine_with_flash.v(643): truncated value with size 32 to match size of target (28)" {  } { { "selecting_machine_with_flash.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_with_flash/selecting_machine_with_flash.v" 643 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544747659973 "|selecting_machine_with_flash|selecting_machine_test:u_basic|frequency_divider:u_clk_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider selecting_machine_test:u_basic\|frequency_divider:u_clk_4 " "Elaborating entity \"frequency_divider\" for hierarchy \"selecting_machine_test:u_basic\|frequency_divider:u_clk_4\"" {  } { { "selecting_machine_with_flash.v" "u_clk_4" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_with_flash/selecting_machine_with_flash.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544747659973 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 selecting_machine_with_flash.v(643) " "Verilog HDL assignment warning at selecting_machine_with_flash.v(643): truncated value with size 32 to match size of target (28)" {  } { { "selecting_machine_with_flash.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_with_flash/selecting_machine_with_flash.v" 643 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544747659977 "|selecting_machine_with_flash|selecting_machine_test:u_basic|frequency_divider:u_clk_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider selecting_machine_test:u_basic\|frequency_divider:u_clk_3 " "Elaborating entity \"frequency_divider\" for hierarchy \"selecting_machine_test:u_basic\|frequency_divider:u_clk_3\"" {  } { { "selecting_machine_with_flash.v" "u_clk_3" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_with_flash/selecting_machine_with_flash.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544747659977 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 selecting_machine_with_flash.v(643) " "Verilog HDL assignment warning at selecting_machine_with_flash.v(643): truncated value with size 32 to match size of target (28)" {  } { { "selecting_machine_with_flash.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_with_flash/selecting_machine_with_flash.v" 643 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544747659977 "|selecting_machine_with_flash|selecting_machine_test:u_basic|frequency_divider:u_clk_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider selecting_machine_test:u_basic\|frequency_divider:u_clk_2 " "Elaborating entity \"frequency_divider\" for hierarchy \"selecting_machine_test:u_basic\|frequency_divider:u_clk_2\"" {  } { { "selecting_machine_with_flash.v" "u_clk_2" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_with_flash/selecting_machine_with_flash.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544747659977 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 selecting_machine_with_flash.v(643) " "Verilog HDL assignment warning at selecting_machine_with_flash.v(643): truncated value with size 32 to match size of target (28)" {  } { { "selecting_machine_with_flash.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_with_flash/selecting_machine_with_flash.v" 643 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544747659977 "|selecting_machine_with_flash|selecting_machine_test:u_basic|frequency_divider:u_clk_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider selecting_machine_test:u_basic\|frequency_divider:u_clk_1 " "Elaborating entity \"frequency_divider\" for hierarchy \"selecting_machine_test:u_basic\|frequency_divider:u_clk_1\"" {  } { { "selecting_machine_with_flash.v" "u_clk_1" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_with_flash/selecting_machine_with_flash.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544747659977 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 selecting_machine_with_flash.v(643) " "Verilog HDL assignment warning at selecting_machine_with_flash.v(643): truncated value with size 32 to match size of target (28)" {  } { { "selecting_machine_with_flash.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_with_flash/selecting_machine_with_flash.v" 643 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544747659977 "|selecting_machine_with_flash|selecting_machine_test:u_basic|frequency_divider:u_clk_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider selecting_machine_test:u_basic\|frequency_divider:u_clk_0 " "Elaborating entity \"frequency_divider\" for hierarchy \"selecting_machine_test:u_basic\|frequency_divider:u_clk_0\"" {  } { { "selecting_machine_with_flash.v" "u_clk_0" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_with_flash/selecting_machine_with_flash.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544747659977 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 selecting_machine_with_flash.v(643) " "Verilog HDL assignment warning at selecting_machine_with_flash.v(643): truncated value with size 32 to match size of target (28)" {  } { { "selecting_machine_with_flash.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_with_flash/selecting_machine_with_flash.v" 643 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544747659977 "|selecting_machine_with_flash|selecting_machine_test:u_basic|frequency_divider:u_clk_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_chi selecting_machine_test:u_basic\|sequencer_chi:u_sequencer_chi " "Elaborating entity \"sequencer_chi\" for hierarchy \"selecting_machine_test:u_basic\|sequencer_chi:u_sequencer_chi\"" {  } { { "selecting_machine_with_flash.v" "u_sequencer_chi" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_with_flash/selecting_machine_with_flash.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544747659977 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 selecting_machine_with_flash.v(310) " "Verilog HDL assignment warning at selecting_machine_with_flash.v(310): truncated value with size 32 to match size of target (4)" {  } { { "selecting_machine_with_flash.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_with_flash/selecting_machine_with_flash.v" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544747659977 "|selecting_machine_with_flash|selecting_machine_test:u_basic|sequencer_chi:u_sequencer_chi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_eng selecting_machine_test:u_basic\|sequencer_eng:u_sequencer_eng " "Elaborating entity \"sequencer_eng\" for hierarchy \"selecting_machine_test:u_basic\|sequencer_eng:u_sequencer_eng\"" {  } { { "selecting_machine_with_flash.v" "u_sequencer_eng" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_with_flash/selecting_machine_with_flash.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544747659977 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 selecting_machine_with_flash.v(252) " "Verilog HDL assignment warning at selecting_machine_with_flash.v(252): truncated value with size 32 to match size of target (4)" {  } { { "selecting_machine_with_flash.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_with_flash/selecting_machine_with_flash.v" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544747659983 "|selecting_machine_with_flash|selecting_machine_test:u_basic|sequencer_eng:u_sequencer_eng"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_num selecting_machine_test:u_basic\|sequencer_num:u_sequencer_num_4 " "Elaborating entity \"sequencer_num\" for hierarchy \"selecting_machine_test:u_basic\|sequencer_num:u_sequencer_num_4\"" {  } { { "selecting_machine_with_flash.v" "u_sequencer_num_4" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_with_flash/selecting_machine_with_flash.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544747659983 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 selecting_machine_with_flash.v(281) " "Verilog HDL assignment warning at selecting_machine_with_flash.v(281): truncated value with size 32 to match size of target (4)" {  } { { "selecting_machine_with_flash.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_with_flash/selecting_machine_with_flash.v" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544747659983 "|selecting_machine_with_flash|selecting_machine_test:u_basic|sequencer_num:u_sequencer_num_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_seg selecting_machine_test:u_basic\|decode_seg:u_decode_seg " "Elaborating entity \"decode_seg\" for hierarchy \"selecting_machine_test:u_basic\|decode_seg:u_decode_seg\"" {  } { { "selecting_machine_with_flash.v" "u_decode_seg" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_with_flash/selecting_machine_with_flash.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544747659983 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 selecting_machine_with_flash.v(344) " "Verilog HDL assignment warning at selecting_machine_with_flash.v(344): truncated value with size 32 to match size of target (3)" {  } { { "selecting_machine_with_flash.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_with_flash/selecting_machine_with_flash.v" 344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544747659983 "|selecting_machine_with_flash|selecting_machine_test:u_basic|decode_seg:u_decode_seg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_lattice selecting_machine_test:u_basic\|decode_lattice:u2 " "Elaborating entity \"decode_lattice\" for hierarchy \"selecting_machine_test:u_basic\|decode_lattice:u2\"" {  } { { "selecting_machine_with_flash.v" "u2" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_with_flash/selecting_machine_with_flash.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544747659983 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 selecting_machine_with_flash.v(423) " "Verilog HDL assignment warning at selecting_machine_with_flash.v(423): truncated value with size 32 to match size of target (3)" {  } { { "selecting_machine_with_flash.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_with_flash/selecting_machine_with_flash.v" 423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544747659987 "|selecting_machine_with_flash|selecting_machine_test:u_basic|decode_lattice:u2"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "digit_cath\[6\] VCC " "Pin \"digit_cath\[6\]\" is stuck at VCC" {  } { { "selecting_machine_with_flash.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_with_flash/selecting_machine_with_flash.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544747660522 "|selecting_machine_with_flash|digit_cath[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_cath\[7\] VCC " "Pin \"digit_cath\[7\]\" is stuck at VCC" {  } { { "selecting_machine_with_flash.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_with_flash/selecting_machine_with_flash.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544747660522 "|selecting_machine_with_flash|digit_cath[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1544747660522 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "selecting_machine_with_flash.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_with_flash/selecting_machine_with_flash.v" 599 -1 0 } } { "selecting_machine_with_flash.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_with_flash/selecting_machine_with_flash.v" 493 -1 0 } } { "selecting_machine_with_flash.v" "" { Text "E:/prime_for_FPGA/Lite/demo/selecting_machine_with_flash/selecting_machine_with_flash.v" 247 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1544747660532 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "808 " "Implemented 808 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1544747660922 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1544747660922 ""} { "Info" "ICUT_CUT_TM_LCELLS" "766 " "Implemented 766 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1544747660922 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1544747660922 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4806 " "Peak virtual memory: 4806 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1544747661052 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 14 08:34:21 2018 " "Processing ended: Fri Dec 14 08:34:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1544747661052 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1544747661052 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1544747661052 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1544747661052 ""}
