
06_RGB.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005f78  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003f4  08006178  08006178  00016178  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800656c  0800656c  0001656c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08006574  08006574  00016574  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08006578  08006578  00016578  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001dc  20000000  0800657c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000004e4  200001dc  08006758  000201dc  2**2
                  ALLOC
  8 ._user_heap_stack 00006000  200006c0  08006758  000206c0  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001d1bb  00000000  00000000  0002020a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00003eae  00000000  00000000  0003d3c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_loc    0000fac6  00000000  00000000  00041273  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 000010d0  00000000  00000000  00050d40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_ranges 000016f0  00000000  00000000  00051e10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  00028ce6  00000000  00000000  00053500  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0001ce34  00000000  00000000  0007c1e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    000f6a05  00000000  00000000  0009901a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000050  00000000  00000000  0018fa1f  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00004298  00000000  00000000  0018fa70  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .stab         000000cc  00000000  00000000  00193d08  2**2
                  CONTENTS, READONLY, DEBUGGING
 21 .stabstr      000001b9  00000000  00000000  00193dd4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001dc 	.word	0x200001dc
 800021c:	00000000 	.word	0x00000000
 8000220:	08006160 	.word	0x08006160

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001e0 	.word	0x200001e0
 800023c:	08006160 	.word	0x08006160

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b974 	b.w	80005f0 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	4604      	mov	r4, r0
 8000328:	468e      	mov	lr, r1
 800032a:	2b00      	cmp	r3, #0
 800032c:	d14d      	bne.n	80003ca <__udivmoddi4+0xaa>
 800032e:	428a      	cmp	r2, r1
 8000330:	4694      	mov	ip, r2
 8000332:	d969      	bls.n	8000408 <__udivmoddi4+0xe8>
 8000334:	fab2 f282 	clz	r2, r2
 8000338:	b152      	cbz	r2, 8000350 <__udivmoddi4+0x30>
 800033a:	fa01 f302 	lsl.w	r3, r1, r2
 800033e:	f1c2 0120 	rsb	r1, r2, #32
 8000342:	fa20 f101 	lsr.w	r1, r0, r1
 8000346:	fa0c fc02 	lsl.w	ip, ip, r2
 800034a:	ea41 0e03 	orr.w	lr, r1, r3
 800034e:	4094      	lsls	r4, r2
 8000350:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000354:	0c21      	lsrs	r1, r4, #16
 8000356:	fbbe f6f8 	udiv	r6, lr, r8
 800035a:	fa1f f78c 	uxth.w	r7, ip
 800035e:	fb08 e316 	mls	r3, r8, r6, lr
 8000362:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000366:	fb06 f107 	mul.w	r1, r6, r7
 800036a:	4299      	cmp	r1, r3
 800036c:	d90a      	bls.n	8000384 <__udivmoddi4+0x64>
 800036e:	eb1c 0303 	adds.w	r3, ip, r3
 8000372:	f106 30ff 	add.w	r0, r6, #4294967295
 8000376:	f080 811f 	bcs.w	80005b8 <__udivmoddi4+0x298>
 800037a:	4299      	cmp	r1, r3
 800037c:	f240 811c 	bls.w	80005b8 <__udivmoddi4+0x298>
 8000380:	3e02      	subs	r6, #2
 8000382:	4463      	add	r3, ip
 8000384:	1a5b      	subs	r3, r3, r1
 8000386:	b2a4      	uxth	r4, r4
 8000388:	fbb3 f0f8 	udiv	r0, r3, r8
 800038c:	fb08 3310 	mls	r3, r8, r0, r3
 8000390:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000394:	fb00 f707 	mul.w	r7, r0, r7
 8000398:	42a7      	cmp	r7, r4
 800039a:	d90a      	bls.n	80003b2 <__udivmoddi4+0x92>
 800039c:	eb1c 0404 	adds.w	r4, ip, r4
 80003a0:	f100 33ff 	add.w	r3, r0, #4294967295
 80003a4:	f080 810a 	bcs.w	80005bc <__udivmoddi4+0x29c>
 80003a8:	42a7      	cmp	r7, r4
 80003aa:	f240 8107 	bls.w	80005bc <__udivmoddi4+0x29c>
 80003ae:	4464      	add	r4, ip
 80003b0:	3802      	subs	r0, #2
 80003b2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003b6:	1be4      	subs	r4, r4, r7
 80003b8:	2600      	movs	r6, #0
 80003ba:	b11d      	cbz	r5, 80003c4 <__udivmoddi4+0xa4>
 80003bc:	40d4      	lsrs	r4, r2
 80003be:	2300      	movs	r3, #0
 80003c0:	e9c5 4300 	strd	r4, r3, [r5]
 80003c4:	4631      	mov	r1, r6
 80003c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ca:	428b      	cmp	r3, r1
 80003cc:	d909      	bls.n	80003e2 <__udivmoddi4+0xc2>
 80003ce:	2d00      	cmp	r5, #0
 80003d0:	f000 80ef 	beq.w	80005b2 <__udivmoddi4+0x292>
 80003d4:	2600      	movs	r6, #0
 80003d6:	e9c5 0100 	strd	r0, r1, [r5]
 80003da:	4630      	mov	r0, r6
 80003dc:	4631      	mov	r1, r6
 80003de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003e2:	fab3 f683 	clz	r6, r3
 80003e6:	2e00      	cmp	r6, #0
 80003e8:	d14a      	bne.n	8000480 <__udivmoddi4+0x160>
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d302      	bcc.n	80003f4 <__udivmoddi4+0xd4>
 80003ee:	4282      	cmp	r2, r0
 80003f0:	f200 80f9 	bhi.w	80005e6 <__udivmoddi4+0x2c6>
 80003f4:	1a84      	subs	r4, r0, r2
 80003f6:	eb61 0303 	sbc.w	r3, r1, r3
 80003fa:	2001      	movs	r0, #1
 80003fc:	469e      	mov	lr, r3
 80003fe:	2d00      	cmp	r5, #0
 8000400:	d0e0      	beq.n	80003c4 <__udivmoddi4+0xa4>
 8000402:	e9c5 4e00 	strd	r4, lr, [r5]
 8000406:	e7dd      	b.n	80003c4 <__udivmoddi4+0xa4>
 8000408:	b902      	cbnz	r2, 800040c <__udivmoddi4+0xec>
 800040a:	deff      	udf	#255	; 0xff
 800040c:	fab2 f282 	clz	r2, r2
 8000410:	2a00      	cmp	r2, #0
 8000412:	f040 8092 	bne.w	800053a <__udivmoddi4+0x21a>
 8000416:	eba1 010c 	sub.w	r1, r1, ip
 800041a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800041e:	fa1f fe8c 	uxth.w	lr, ip
 8000422:	2601      	movs	r6, #1
 8000424:	0c20      	lsrs	r0, r4, #16
 8000426:	fbb1 f3f7 	udiv	r3, r1, r7
 800042a:	fb07 1113 	mls	r1, r7, r3, r1
 800042e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000432:	fb0e f003 	mul.w	r0, lr, r3
 8000436:	4288      	cmp	r0, r1
 8000438:	d908      	bls.n	800044c <__udivmoddi4+0x12c>
 800043a:	eb1c 0101 	adds.w	r1, ip, r1
 800043e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000442:	d202      	bcs.n	800044a <__udivmoddi4+0x12a>
 8000444:	4288      	cmp	r0, r1
 8000446:	f200 80cb 	bhi.w	80005e0 <__udivmoddi4+0x2c0>
 800044a:	4643      	mov	r3, r8
 800044c:	1a09      	subs	r1, r1, r0
 800044e:	b2a4      	uxth	r4, r4
 8000450:	fbb1 f0f7 	udiv	r0, r1, r7
 8000454:	fb07 1110 	mls	r1, r7, r0, r1
 8000458:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800045c:	fb0e fe00 	mul.w	lr, lr, r0
 8000460:	45a6      	cmp	lr, r4
 8000462:	d908      	bls.n	8000476 <__udivmoddi4+0x156>
 8000464:	eb1c 0404 	adds.w	r4, ip, r4
 8000468:	f100 31ff 	add.w	r1, r0, #4294967295
 800046c:	d202      	bcs.n	8000474 <__udivmoddi4+0x154>
 800046e:	45a6      	cmp	lr, r4
 8000470:	f200 80bb 	bhi.w	80005ea <__udivmoddi4+0x2ca>
 8000474:	4608      	mov	r0, r1
 8000476:	eba4 040e 	sub.w	r4, r4, lr
 800047a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800047e:	e79c      	b.n	80003ba <__udivmoddi4+0x9a>
 8000480:	f1c6 0720 	rsb	r7, r6, #32
 8000484:	40b3      	lsls	r3, r6
 8000486:	fa22 fc07 	lsr.w	ip, r2, r7
 800048a:	ea4c 0c03 	orr.w	ip, ip, r3
 800048e:	fa20 f407 	lsr.w	r4, r0, r7
 8000492:	fa01 f306 	lsl.w	r3, r1, r6
 8000496:	431c      	orrs	r4, r3
 8000498:	40f9      	lsrs	r1, r7
 800049a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800049e:	fa00 f306 	lsl.w	r3, r0, r6
 80004a2:	fbb1 f8f9 	udiv	r8, r1, r9
 80004a6:	0c20      	lsrs	r0, r4, #16
 80004a8:	fa1f fe8c 	uxth.w	lr, ip
 80004ac:	fb09 1118 	mls	r1, r9, r8, r1
 80004b0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004b4:	fb08 f00e 	mul.w	r0, r8, lr
 80004b8:	4288      	cmp	r0, r1
 80004ba:	fa02 f206 	lsl.w	r2, r2, r6
 80004be:	d90b      	bls.n	80004d8 <__udivmoddi4+0x1b8>
 80004c0:	eb1c 0101 	adds.w	r1, ip, r1
 80004c4:	f108 3aff 	add.w	sl, r8, #4294967295
 80004c8:	f080 8088 	bcs.w	80005dc <__udivmoddi4+0x2bc>
 80004cc:	4288      	cmp	r0, r1
 80004ce:	f240 8085 	bls.w	80005dc <__udivmoddi4+0x2bc>
 80004d2:	f1a8 0802 	sub.w	r8, r8, #2
 80004d6:	4461      	add	r1, ip
 80004d8:	1a09      	subs	r1, r1, r0
 80004da:	b2a4      	uxth	r4, r4
 80004dc:	fbb1 f0f9 	udiv	r0, r1, r9
 80004e0:	fb09 1110 	mls	r1, r9, r0, r1
 80004e4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004e8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004ec:	458e      	cmp	lr, r1
 80004ee:	d908      	bls.n	8000502 <__udivmoddi4+0x1e2>
 80004f0:	eb1c 0101 	adds.w	r1, ip, r1
 80004f4:	f100 34ff 	add.w	r4, r0, #4294967295
 80004f8:	d26c      	bcs.n	80005d4 <__udivmoddi4+0x2b4>
 80004fa:	458e      	cmp	lr, r1
 80004fc:	d96a      	bls.n	80005d4 <__udivmoddi4+0x2b4>
 80004fe:	3802      	subs	r0, #2
 8000500:	4461      	add	r1, ip
 8000502:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000506:	fba0 9402 	umull	r9, r4, r0, r2
 800050a:	eba1 010e 	sub.w	r1, r1, lr
 800050e:	42a1      	cmp	r1, r4
 8000510:	46c8      	mov	r8, r9
 8000512:	46a6      	mov	lr, r4
 8000514:	d356      	bcc.n	80005c4 <__udivmoddi4+0x2a4>
 8000516:	d053      	beq.n	80005c0 <__udivmoddi4+0x2a0>
 8000518:	b15d      	cbz	r5, 8000532 <__udivmoddi4+0x212>
 800051a:	ebb3 0208 	subs.w	r2, r3, r8
 800051e:	eb61 010e 	sbc.w	r1, r1, lr
 8000522:	fa01 f707 	lsl.w	r7, r1, r7
 8000526:	fa22 f306 	lsr.w	r3, r2, r6
 800052a:	40f1      	lsrs	r1, r6
 800052c:	431f      	orrs	r7, r3
 800052e:	e9c5 7100 	strd	r7, r1, [r5]
 8000532:	2600      	movs	r6, #0
 8000534:	4631      	mov	r1, r6
 8000536:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800053a:	f1c2 0320 	rsb	r3, r2, #32
 800053e:	40d8      	lsrs	r0, r3
 8000540:	fa0c fc02 	lsl.w	ip, ip, r2
 8000544:	fa21 f303 	lsr.w	r3, r1, r3
 8000548:	4091      	lsls	r1, r2
 800054a:	4301      	orrs	r1, r0
 800054c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000550:	fa1f fe8c 	uxth.w	lr, ip
 8000554:	fbb3 f0f7 	udiv	r0, r3, r7
 8000558:	fb07 3610 	mls	r6, r7, r0, r3
 800055c:	0c0b      	lsrs	r3, r1, #16
 800055e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000562:	fb00 f60e 	mul.w	r6, r0, lr
 8000566:	429e      	cmp	r6, r3
 8000568:	fa04 f402 	lsl.w	r4, r4, r2
 800056c:	d908      	bls.n	8000580 <__udivmoddi4+0x260>
 800056e:	eb1c 0303 	adds.w	r3, ip, r3
 8000572:	f100 38ff 	add.w	r8, r0, #4294967295
 8000576:	d22f      	bcs.n	80005d8 <__udivmoddi4+0x2b8>
 8000578:	429e      	cmp	r6, r3
 800057a:	d92d      	bls.n	80005d8 <__udivmoddi4+0x2b8>
 800057c:	3802      	subs	r0, #2
 800057e:	4463      	add	r3, ip
 8000580:	1b9b      	subs	r3, r3, r6
 8000582:	b289      	uxth	r1, r1
 8000584:	fbb3 f6f7 	udiv	r6, r3, r7
 8000588:	fb07 3316 	mls	r3, r7, r6, r3
 800058c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000590:	fb06 f30e 	mul.w	r3, r6, lr
 8000594:	428b      	cmp	r3, r1
 8000596:	d908      	bls.n	80005aa <__udivmoddi4+0x28a>
 8000598:	eb1c 0101 	adds.w	r1, ip, r1
 800059c:	f106 38ff 	add.w	r8, r6, #4294967295
 80005a0:	d216      	bcs.n	80005d0 <__udivmoddi4+0x2b0>
 80005a2:	428b      	cmp	r3, r1
 80005a4:	d914      	bls.n	80005d0 <__udivmoddi4+0x2b0>
 80005a6:	3e02      	subs	r6, #2
 80005a8:	4461      	add	r1, ip
 80005aa:	1ac9      	subs	r1, r1, r3
 80005ac:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80005b0:	e738      	b.n	8000424 <__udivmoddi4+0x104>
 80005b2:	462e      	mov	r6, r5
 80005b4:	4628      	mov	r0, r5
 80005b6:	e705      	b.n	80003c4 <__udivmoddi4+0xa4>
 80005b8:	4606      	mov	r6, r0
 80005ba:	e6e3      	b.n	8000384 <__udivmoddi4+0x64>
 80005bc:	4618      	mov	r0, r3
 80005be:	e6f8      	b.n	80003b2 <__udivmoddi4+0x92>
 80005c0:	454b      	cmp	r3, r9
 80005c2:	d2a9      	bcs.n	8000518 <__udivmoddi4+0x1f8>
 80005c4:	ebb9 0802 	subs.w	r8, r9, r2
 80005c8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80005cc:	3801      	subs	r0, #1
 80005ce:	e7a3      	b.n	8000518 <__udivmoddi4+0x1f8>
 80005d0:	4646      	mov	r6, r8
 80005d2:	e7ea      	b.n	80005aa <__udivmoddi4+0x28a>
 80005d4:	4620      	mov	r0, r4
 80005d6:	e794      	b.n	8000502 <__udivmoddi4+0x1e2>
 80005d8:	4640      	mov	r0, r8
 80005da:	e7d1      	b.n	8000580 <__udivmoddi4+0x260>
 80005dc:	46d0      	mov	r8, sl
 80005de:	e77b      	b.n	80004d8 <__udivmoddi4+0x1b8>
 80005e0:	3b02      	subs	r3, #2
 80005e2:	4461      	add	r1, ip
 80005e4:	e732      	b.n	800044c <__udivmoddi4+0x12c>
 80005e6:	4630      	mov	r0, r6
 80005e8:	e709      	b.n	80003fe <__udivmoddi4+0xde>
 80005ea:	4464      	add	r4, ip
 80005ec:	3802      	subs	r0, #2
 80005ee:	e742      	b.n	8000476 <__udivmoddi4+0x156>

080005f0 <__aeabi_idiv0>:
 80005f0:	4770      	bx	lr
 80005f2:	bf00      	nop

080005f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005f4:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80005f6:	4b0e      	ldr	r3, [pc, #56]	; (8000630 <HAL_InitTick+0x3c>)
{
 80005f8:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80005fa:	4a0e      	ldr	r2, [pc, #56]	; (8000634 <HAL_InitTick+0x40>)
 80005fc:	7818      	ldrb	r0, [r3, #0]
 80005fe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000602:	fbb3 f3f0 	udiv	r3, r3, r0
 8000606:	6810      	ldr	r0, [r2, #0]
 8000608:	fbb0 f0f3 	udiv	r0, r0, r3
 800060c:	f000 f898 	bl	8000740 <HAL_SYSTICK_Config>
 8000610:	4604      	mov	r4, r0
 8000612:	b958      	cbnz	r0, 800062c <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000614:	2d0f      	cmp	r5, #15
 8000616:	d809      	bhi.n	800062c <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000618:	4602      	mov	r2, r0
 800061a:	4629      	mov	r1, r5
 800061c:	f04f 30ff 	mov.w	r0, #4294967295
 8000620:	f000 f84e 	bl	80006c0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000624:	4b04      	ldr	r3, [pc, #16]	; (8000638 <HAL_InitTick+0x44>)
 8000626:	4620      	mov	r0, r4
 8000628:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 800062a:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800062c:	2001      	movs	r0, #1
 800062e:	e7fc      	b.n	800062a <HAL_InitTick+0x36>
 8000630:	20000000 	.word	0x20000000
 8000634:	20000008 	.word	0x20000008
 8000638:	20000004 	.word	0x20000004

0800063c <HAL_Init>:
{
 800063c:	b508      	push	{r3, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800063e:	2003      	movs	r0, #3
 8000640:	f000 f82c 	bl	800069c <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000644:	2000      	movs	r0, #0
 8000646:	f7ff ffd5 	bl	80005f4 <HAL_InitTick>
  HAL_MspInit();
 800064a:	f002 ff21 	bl	8003490 <HAL_MspInit>
}
 800064e:	2000      	movs	r0, #0
 8000650:	bd08      	pop	{r3, pc}
	...

08000654 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000654:	4a03      	ldr	r2, [pc, #12]	; (8000664 <HAL_IncTick+0x10>)
 8000656:	4b04      	ldr	r3, [pc, #16]	; (8000668 <HAL_IncTick+0x14>)
 8000658:	6811      	ldr	r1, [r2, #0]
 800065a:	781b      	ldrb	r3, [r3, #0]
 800065c:	440b      	add	r3, r1
 800065e:	6013      	str	r3, [r2, #0]
}
 8000660:	4770      	bx	lr
 8000662:	bf00      	nop
 8000664:	200001f8 	.word	0x200001f8
 8000668:	20000000 	.word	0x20000000

0800066c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800066c:	4b01      	ldr	r3, [pc, #4]	; (8000674 <HAL_GetTick+0x8>)
 800066e:	6818      	ldr	r0, [r3, #0]
}
 8000670:	4770      	bx	lr
 8000672:	bf00      	nop
 8000674:	200001f8 	.word	0x200001f8

08000678 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000678:	b538      	push	{r3, r4, r5, lr}
 800067a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800067c:	f7ff fff6 	bl	800066c <HAL_GetTick>
 8000680:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000682:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 8000684:	bf1e      	ittt	ne
 8000686:	4b04      	ldrne	r3, [pc, #16]	; (8000698 <HAL_Delay+0x20>)
 8000688:	781b      	ldrbne	r3, [r3, #0]
 800068a:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800068c:	f7ff ffee 	bl	800066c <HAL_GetTick>
 8000690:	1b43      	subs	r3, r0, r5
 8000692:	42a3      	cmp	r3, r4
 8000694:	d3fa      	bcc.n	800068c <HAL_Delay+0x14>
  {
  }
}
 8000696:	bd38      	pop	{r3, r4, r5, pc}
 8000698:	20000000 	.word	0x20000000

0800069c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800069c:	4907      	ldr	r1, [pc, #28]	; (80006bc <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800069e:	0203      	lsls	r3, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80006a0:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80006a2:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80006a6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80006aa:	0412      	lsls	r2, r2, #16
 80006ac:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80006ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80006b0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80006b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 80006b8:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80006ba:	4770      	bx	lr
 80006bc:	e000ed00 	.word	0xe000ed00

080006c0 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80006c0:	4b16      	ldr	r3, [pc, #88]	; (800071c <HAL_NVIC_SetPriority+0x5c>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80006c2:	b530      	push	{r4, r5, lr}
 80006c4:	68dc      	ldr	r4, [r3, #12]
 80006c6:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80006ca:	f1c4 0507 	rsb	r5, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006ce:	1d23      	adds	r3, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80006d0:	2d04      	cmp	r5, #4
 80006d2:	bf28      	it	cs
 80006d4:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006d6:	2b06      	cmp	r3, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006d8:	f04f 33ff 	mov.w	r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006dc:	bf8c      	ite	hi
 80006de:	3c03      	subhi	r4, #3
 80006e0:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006e2:	fa03 f505 	lsl.w	r5, r3, r5
  if ((int32_t)(IRQn) >= 0)
 80006e6:	2800      	cmp	r0, #0
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80006e8:	fa03 f304 	lsl.w	r3, r3, r4
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006ec:	ea21 0105 	bic.w	r1, r1, r5
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80006f0:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006f4:	fa01 f104 	lsl.w	r1, r1, r4
 80006f8:	ea41 0302 	orr.w	r3, r1, r2
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006fc:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8000700:	b2db      	uxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
 8000702:	db06      	blt.n	8000712 <HAL_NVIC_SetPriority+0x52>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000704:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8000708:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 800070c:	f880 3300 	strb.w	r3, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8000710:	bd30      	pop	{r4, r5, pc}
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000712:	f000 000f 	and.w	r0, r0, #15
 8000716:	4a02      	ldr	r2, [pc, #8]	; (8000720 <HAL_NVIC_SetPriority+0x60>)
 8000718:	5413      	strb	r3, [r2, r0]
 800071a:	e7f9      	b.n	8000710 <HAL_NVIC_SetPriority+0x50>
 800071c:	e000ed00 	.word	0xe000ed00
 8000720:	e000ed14 	.word	0xe000ed14

08000724 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8000724:	2800      	cmp	r0, #0
 8000726:	db08      	blt.n	800073a <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000728:	0942      	lsrs	r2, r0, #5
 800072a:	2301      	movs	r3, #1
 800072c:	f000 001f 	and.w	r0, r0, #31
 8000730:	fa03 f000 	lsl.w	r0, r3, r0
 8000734:	4b01      	ldr	r3, [pc, #4]	; (800073c <HAL_NVIC_EnableIRQ+0x18>)
 8000736:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 800073a:	4770      	bx	lr
 800073c:	e000e100 	.word	0xe000e100

08000740 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000740:	3801      	subs	r0, #1
 8000742:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000746:	d20b      	bcs.n	8000760 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000748:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800074c:	4a05      	ldr	r2, [pc, #20]	; (8000764 <HAL_SYSTICK_Config+0x24>)
 800074e:	21f0      	movs	r1, #240	; 0xf0
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000750:	6158      	str	r0, [r3, #20]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000752:	2000      	movs	r0, #0
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000754:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000758:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800075a:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800075c:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800075e:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000760:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000762:	4770      	bx	lr
 8000764:	e000ed00 	.word	0xe000ed00

08000768 <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8000768:	6803      	ldr	r3, [r0, #0]
{
 800076a:	4602      	mov	r2, r0
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800076c:	2018      	movs	r0, #24
 800076e:	b2d9      	uxtb	r1, r3
 8000770:	3910      	subs	r1, #16
 8000772:	fbb1 f0f0 	udiv	r0, r1, r0
{
 8000776:	b510      	push	{r4, lr}
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8000778:	4c05      	ldr	r4, [pc, #20]	; (8000790 <DMA_CalcBaseAndBitshift+0x28>)
  
  if (stream_number > 3U)
 800077a:	295f      	cmp	r1, #95	; 0x5f
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800077c:	5c20      	ldrb	r0, [r4, r0]
 800077e:	65d0      	str	r0, [r2, #92]	; 0x5c
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8000780:	f423 707f 	bic.w	r0, r3, #1020	; 0x3fc
 8000784:	f020 0003 	bic.w	r0, r0, #3
 8000788:	bf88      	it	hi
 800078a:	3004      	addhi	r0, #4
 800078c:	6590      	str	r0, [r2, #88]	; 0x58
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
  }
  
  return hdma->StreamBaseAddress;
}
 800078e:	bd10      	pop	{r4, pc}
 8000790:	08006178 	.word	0x08006178

08000794 <HAL_DMA_Init>:
{
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000798:	f7ff ff68 	bl	800066c <HAL_GetTick>
 800079c:	4605      	mov	r5, r0
  if(hdma == NULL)
 800079e:	2c00      	cmp	r4, #0
 80007a0:	d073      	beq.n	800088a <HAL_DMA_Init+0xf6>
  __HAL_UNLOCK(hdma);
 80007a2:	2300      	movs	r3, #0
  __HAL_DMA_DISABLE(hdma);
 80007a4:	6822      	ldr	r2, [r4, #0]
  __HAL_UNLOCK(hdma);
 80007a6:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  hdma->State = HAL_DMA_STATE_BUSY;
 80007aa:	2302      	movs	r3, #2
 80007ac:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  __HAL_DMA_DISABLE(hdma);
 80007b0:	6813      	ldr	r3, [r2, #0]
 80007b2:	f023 0301 	bic.w	r3, r3, #1
 80007b6:	6013      	str	r3, [r2, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80007b8:	6821      	ldr	r1, [r4, #0]
 80007ba:	680b      	ldr	r3, [r1, #0]
 80007bc:	07d8      	lsls	r0, r3, #31
 80007be:	d42f      	bmi.n	8000820 <HAL_DMA_Init+0x8c>
  tmp = hdma->Instance->CR;
 80007c0:	680b      	ldr	r3, [r1, #0]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80007c2:	4d33      	ldr	r5, [pc, #204]	; (8000890 <HAL_DMA_Init+0xfc>)
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80007c4:	69a0      	ldr	r0, [r4, #24]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80007c6:	401d      	ands	r5, r3
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80007c8:	e9d4 2301 	ldrd	r2, r3, [r4, #4]
 80007cc:	4313      	orrs	r3, r2
 80007ce:	68e2      	ldr	r2, [r4, #12]
 80007d0:	4313      	orrs	r3, r2
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80007d2:	6922      	ldr	r2, [r4, #16]
 80007d4:	4313      	orrs	r3, r2
 80007d6:	6962      	ldr	r2, [r4, #20]
 80007d8:	4313      	orrs	r3, r2
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80007da:	69e2      	ldr	r2, [r4, #28]
 80007dc:	4303      	orrs	r3, r0
 80007de:	4313      	orrs	r3, r2
          hdma->Init.Mode                | hdma->Init.Priority;
 80007e0:	6a22      	ldr	r2, [r4, #32]
 80007e2:	4313      	orrs	r3, r2
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80007e4:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80007e6:	2a04      	cmp	r2, #4
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80007e8:	ea43 0305 	orr.w	r3, r3, r5
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80007ec:	bf02      	ittt	eq
 80007ee:	e9d4 560b 	ldrdeq	r5, r6, [r4, #44]	; 0x2c
 80007f2:	4335      	orreq	r5, r6
 80007f4:	432b      	orreq	r3, r5
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80007f6:	2a04      	cmp	r2, #4
  hdma->Instance->CR = tmp;  
 80007f8:	600b      	str	r3, [r1, #0]
  tmp = hdma->Instance->FCR;
 80007fa:	694b      	ldr	r3, [r1, #20]
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80007fc:	f023 0307 	bic.w	r3, r3, #7
  tmp |= hdma->Init.FIFOMode;
 8000800:	ea43 0302 	orr.w	r3, r3, r2
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000804:	d133      	bne.n	800086e <HAL_DMA_Init+0xda>
    tmp |= hdma->Init.FIFOThreshold;
 8000806:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8000808:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
    tmp |= hdma->Init.FIFOThreshold;
 800080a:	4313      	orrs	r3, r2
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800080c:	b37d      	cbz	r5, 800086e <HAL_DMA_Init+0xda>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800080e:	b990      	cbnz	r0, 8000836 <HAL_DMA_Init+0xa2>
  {
    switch (tmp)
 8000810:	2a01      	cmp	r2, #1
 8000812:	d021      	beq.n	8000858 <HAL_DMA_Init+0xc4>
 8000814:	f032 0202 	bics.w	r2, r2, #2
 8000818:	d129      	bne.n	800086e <HAL_DMA_Init+0xda>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800081a:	01ea      	lsls	r2, r5, #7
 800081c:	d527      	bpl.n	800086e <HAL_DMA_Init+0xda>
 800081e:	e01e      	b.n	800085e <HAL_DMA_Init+0xca>
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000820:	f7ff ff24 	bl	800066c <HAL_GetTick>
 8000824:	1b40      	subs	r0, r0, r5
 8000826:	2805      	cmp	r0, #5
 8000828:	d9c6      	bls.n	80007b8 <HAL_DMA_Init+0x24>
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800082a:	2320      	movs	r3, #32
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800082c:	2003      	movs	r0, #3
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800082e:	6563      	str	r3, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
 8000830:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
}
 8000834:	bd70      	pop	{r4, r5, r6, pc}
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8000836:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
 800083a:	d114      	bne.n	8000866 <HAL_DMA_Init+0xd2>
    switch (tmp)
 800083c:	2a03      	cmp	r2, #3
 800083e:	d816      	bhi.n	800086e <HAL_DMA_Init+0xda>
 8000840:	a001      	add	r0, pc, #4	; (adr r0, 8000848 <HAL_DMA_Init+0xb4>)
 8000842:	f850 f022 	ldr.w	pc, [r0, r2, lsl #2]
 8000846:	bf00      	nop
 8000848:	0800085f 	.word	0x0800085f
 800084c:	0800081b 	.word	0x0800081b
 8000850:	0800085f 	.word	0x0800085f
 8000854:	08000859 	.word	0x08000859
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8000858:	f1b5 7fc0 	cmp.w	r5, #25165824	; 0x1800000
 800085c:	d107      	bne.n	800086e <HAL_DMA_Init+0xda>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800085e:	2340      	movs	r3, #64	; 0x40
        hdma->State = HAL_DMA_STATE_READY;
 8000860:	2001      	movs	r0, #1
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8000862:	6563      	str	r3, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
 8000864:	e7e4      	b.n	8000830 <HAL_DMA_Init+0x9c>
    switch (tmp)
 8000866:	2a02      	cmp	r2, #2
 8000868:	d9f9      	bls.n	800085e <HAL_DMA_Init+0xca>
 800086a:	2a03      	cmp	r2, #3
 800086c:	d0d5      	beq.n	800081a <HAL_DMA_Init+0x86>
  hdma->Instance->FCR = tmp;
 800086e:	614b      	str	r3, [r1, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8000870:	4620      	mov	r0, r4
 8000872:	f7ff ff79 	bl	8000768 <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000876:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8000878:	233f      	movs	r3, #63	; 0x3f
 800087a:	4093      	lsls	r3, r2
 800087c:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800087e:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8000880:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000882:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8000884:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  return HAL_OK;
 8000888:	e7d4      	b.n	8000834 <HAL_DMA_Init+0xa0>
    return HAL_ERROR;
 800088a:	2001      	movs	r0, #1
 800088c:	e7d2      	b.n	8000834 <HAL_DMA_Init+0xa0>
 800088e:	bf00      	nop
 8000890:	e010803f 	.word	0xe010803f

08000894 <HAL_DMA_Start_IT>:
{
 8000894:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hdma);
 8000896:	f890 4034 	ldrb.w	r4, [r0, #52]	; 0x34
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800089a:	6d86      	ldr	r6, [r0, #88]	; 0x58
  __HAL_LOCK(hdma);
 800089c:	2c01      	cmp	r4, #1
 800089e:	d034      	beq.n	800090a <HAL_DMA_Start_IT+0x76>
 80008a0:	2401      	movs	r4, #1
 80008a2:	2500      	movs	r5, #0
 80008a4:	f880 4034 	strb.w	r4, [r0, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 80008a8:	f890 4035 	ldrb.w	r4, [r0, #53]	; 0x35
 80008ac:	2c01      	cmp	r4, #1
 80008ae:	f04f 0402 	mov.w	r4, #2
 80008b2:	d128      	bne.n	8000906 <HAL_DMA_Start_IT+0x72>
    hdma->State = HAL_DMA_STATE_BUSY;
 80008b4:	f880 4035 	strb.w	r4, [r0, #53]	; 0x35
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80008b8:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80008ba:	6545      	str	r5, [r0, #84]	; 0x54
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80008bc:	6825      	ldr	r5, [r4, #0]
 80008be:	f425 2580 	bic.w	r5, r5, #262144	; 0x40000
 80008c2:	6025      	str	r5, [r4, #0]
  hdma->Instance->NDTR = DataLength;
 80008c4:	6063      	str	r3, [r4, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80008c6:	6883      	ldr	r3, [r0, #8]
 80008c8:	2b40      	cmp	r3, #64	; 0x40
 80008ca:	d119      	bne.n	8000900 <HAL_DMA_Start_IT+0x6c>
    hdma->Instance->PAR = DstAddress;
 80008cc:	60a2      	str	r2, [r4, #8]
    hdma->Instance->M0AR = SrcAddress;
 80008ce:	60e1      	str	r1, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80008d0:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 80008d2:	233f      	movs	r3, #63	; 0x3f
 80008d4:	4093      	lsls	r3, r2
 80008d6:	60b3      	str	r3, [r6, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80008d8:	6823      	ldr	r3, [r4, #0]
 80008da:	f043 0316 	orr.w	r3, r3, #22
 80008de:	6023      	str	r3, [r4, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 80008e0:	6963      	ldr	r3, [r4, #20]
 80008e2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80008e6:	6163      	str	r3, [r4, #20]
    if(hdma->XferHalfCpltCallback != NULL)
 80008e8:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80008ea:	b11b      	cbz	r3, 80008f4 <HAL_DMA_Start_IT+0x60>
      hdma->Instance->CR  |= DMA_IT_HT;
 80008ec:	6823      	ldr	r3, [r4, #0]
 80008ee:	f043 0308 	orr.w	r3, r3, #8
 80008f2:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 80008f4:	6823      	ldr	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80008f6:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 80008f8:	f043 0301 	orr.w	r3, r3, #1
 80008fc:	6023      	str	r3, [r4, #0]
}
 80008fe:	bd70      	pop	{r4, r5, r6, pc}
    hdma->Instance->PAR = SrcAddress;
 8000900:	60a1      	str	r1, [r4, #8]
    hdma->Instance->M0AR = DstAddress;
 8000902:	60e2      	str	r2, [r4, #12]
 8000904:	e7e4      	b.n	80008d0 <HAL_DMA_Start_IT+0x3c>
    __HAL_UNLOCK(hdma);	  
 8000906:	f880 5034 	strb.w	r5, [r0, #52]	; 0x34
  __HAL_LOCK(hdma);
 800090a:	2002      	movs	r0, #2
 800090c:	e7f7      	b.n	80008fe <HAL_DMA_Start_IT+0x6a>

0800090e <HAL_DMA_Abort_IT>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800090e:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8000912:	2b02      	cmp	r3, #2
 8000914:	d003      	beq.n	800091e <HAL_DMA_Abort_IT+0x10>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000916:	2380      	movs	r3, #128	; 0x80
 8000918:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 800091a:	2001      	movs	r0, #1
 800091c:	4770      	bx	lr
    __HAL_DMA_DISABLE(hdma);
 800091e:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 8000920:	2305      	movs	r3, #5
 8000922:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
  return HAL_OK;
 8000926:	2000      	movs	r0, #0
    __HAL_DMA_DISABLE(hdma);
 8000928:	6813      	ldr	r3, [r2, #0]
 800092a:	f023 0301 	bic.w	r3, r3, #1
 800092e:	6013      	str	r3, [r2, #0]
}
 8000930:	4770      	bx	lr
	...

08000934 <HAL_DMA_IRQHandler>:
  __IO uint32_t count = 0;
 8000934:	2300      	movs	r3, #0
{
 8000936:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t count = 0;
 8000938:	9301      	str	r3, [sp, #4]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800093a:	2208      	movs	r2, #8
  uint32_t timeout = SystemCoreClock / 9600;
 800093c:	4b5b      	ldr	r3, [pc, #364]	; (8000aac <HAL_DMA_IRQHandler+0x178>)
{
 800093e:	4604      	mov	r4, r0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000940:	6d85      	ldr	r5, [r0, #88]	; 0x58
  uint32_t timeout = SystemCoreClock / 9600;
 8000942:	681f      	ldr	r7, [r3, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8000944:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
  tmpisr = regs->ISR;
 8000946:	682e      	ldr	r6, [r5, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8000948:	409a      	lsls	r2, r3
 800094a:	4232      	tst	r2, r6
 800094c:	d00c      	beq.n	8000968 <HAL_DMA_IRQHandler+0x34>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800094e:	6801      	ldr	r1, [r0, #0]
 8000950:	6808      	ldr	r0, [r1, #0]
 8000952:	0740      	lsls	r0, r0, #29
 8000954:	d508      	bpl.n	8000968 <HAL_DMA_IRQHandler+0x34>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8000956:	6808      	ldr	r0, [r1, #0]
 8000958:	f020 0004 	bic.w	r0, r0, #4
 800095c:	6008      	str	r0, [r1, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800095e:	60aa      	str	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8000960:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8000962:	f042 0201 	orr.w	r2, r2, #1
 8000966:	6562      	str	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8000968:	2201      	movs	r2, #1
 800096a:	409a      	lsls	r2, r3
 800096c:	4232      	tst	r2, r6
 800096e:	d008      	beq.n	8000982 <HAL_DMA_IRQHandler+0x4e>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8000970:	6821      	ldr	r1, [r4, #0]
 8000972:	6949      	ldr	r1, [r1, #20]
 8000974:	0609      	lsls	r1, r1, #24
 8000976:	d504      	bpl.n	8000982 <HAL_DMA_IRQHandler+0x4e>
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8000978:	60aa      	str	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800097a:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800097c:	f042 0202 	orr.w	r2, r2, #2
 8000980:	6562      	str	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8000982:	2204      	movs	r2, #4
 8000984:	409a      	lsls	r2, r3
 8000986:	4232      	tst	r2, r6
 8000988:	d008      	beq.n	800099c <HAL_DMA_IRQHandler+0x68>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800098a:	6821      	ldr	r1, [r4, #0]
 800098c:	6809      	ldr	r1, [r1, #0]
 800098e:	0788      	lsls	r0, r1, #30
 8000990:	d504      	bpl.n	800099c <HAL_DMA_IRQHandler+0x68>
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8000992:	60aa      	str	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8000994:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8000996:	f042 0204 	orr.w	r2, r2, #4
 800099a:	6562      	str	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800099c:	2210      	movs	r2, #16
 800099e:	409a      	lsls	r2, r3
 80009a0:	4232      	tst	r2, r6
 80009a2:	d010      	beq.n	80009c6 <HAL_DMA_IRQHandler+0x92>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80009a4:	6823      	ldr	r3, [r4, #0]
 80009a6:	6819      	ldr	r1, [r3, #0]
 80009a8:	0709      	lsls	r1, r1, #28
 80009aa:	d50c      	bpl.n	80009c6 <HAL_DMA_IRQHandler+0x92>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80009ac:	60aa      	str	r2, [r5, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80009ae:	681a      	ldr	r2, [r3, #0]
 80009b0:	0350      	lsls	r0, r2, #13
 80009b2:	d537      	bpl.n	8000a24 <HAL_DMA_IRQHandler+0xf0>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80009b4:	681b      	ldr	r3, [r3, #0]
 80009b6:	0319      	lsls	r1, r3, #12
 80009b8:	d401      	bmi.n	80009be <HAL_DMA_IRQHandler+0x8a>
        if(hdma->XferHalfCpltCallback != NULL)
 80009ba:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80009bc:	e000      	b.n	80009c0 <HAL_DMA_IRQHandler+0x8c>
          if(hdma->XferM1HalfCpltCallback != NULL)
 80009be:	6ca3      	ldr	r3, [r4, #72]	; 0x48
        if(hdma->XferHalfCpltCallback != NULL)
 80009c0:	b10b      	cbz	r3, 80009c6 <HAL_DMA_IRQHandler+0x92>
          hdma->XferHalfCpltCallback(hdma);
 80009c2:	4620      	mov	r0, r4
 80009c4:	4798      	blx	r3
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80009c6:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 80009c8:	2220      	movs	r2, #32
 80009ca:	408a      	lsls	r2, r1
 80009cc:	4232      	tst	r2, r6
 80009ce:	d03a      	beq.n	8000a46 <HAL_DMA_IRQHandler+0x112>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80009d0:	6823      	ldr	r3, [r4, #0]
 80009d2:	6818      	ldr	r0, [r3, #0]
 80009d4:	06c6      	lsls	r6, r0, #27
 80009d6:	d536      	bpl.n	8000a46 <HAL_DMA_IRQHandler+0x112>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80009d8:	60aa      	str	r2, [r5, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80009da:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 80009de:	2a05      	cmp	r2, #5
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80009e0:	681a      	ldr	r2, [r3, #0]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80009e2:	d127      	bne.n	8000a34 <HAL_DMA_IRQHandler+0x100>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80009e4:	f022 0216 	bic.w	r2, r2, #22
 80009e8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80009ea:	695a      	ldr	r2, [r3, #20]
 80009ec:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80009f0:	615a      	str	r2, [r3, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80009f2:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80009f4:	b90a      	cbnz	r2, 80009fa <HAL_DMA_IRQHandler+0xc6>
 80009f6:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 80009f8:	b11a      	cbz	r2, 8000a02 <HAL_DMA_IRQHandler+0xce>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80009fa:	681a      	ldr	r2, [r3, #0]
 80009fc:	f022 0208 	bic.w	r2, r2, #8
 8000a00:	601a      	str	r2, [r3, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000a02:	233f      	movs	r3, #63	; 0x3f
 8000a04:	408b      	lsls	r3, r1
 8000a06:	60ab      	str	r3, [r5, #8]
        __HAL_UNLOCK(hdma);
 8000a08:	2300      	movs	r3, #0
 8000a0a:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_READY;
 8000a0e:	2301      	movs	r3, #1
 8000a10:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        if(hdma->XferAbortCallback != NULL)
 8000a14:	6d23      	ldr	r3, [r4, #80]	; 0x50
    if(hdma->XferErrorCallback != NULL)
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	d045      	beq.n	8000aa6 <HAL_DMA_IRQHandler+0x172>
      hdma->XferErrorCallback(hdma);
 8000a1a:	4620      	mov	r0, r4
}
 8000a1c:	b003      	add	sp, #12
 8000a1e:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
      hdma->XferErrorCallback(hdma);
 8000a22:	4718      	bx	r3
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8000a24:	681a      	ldr	r2, [r3, #0]
 8000a26:	05d2      	lsls	r2, r2, #23
 8000a28:	d4c7      	bmi.n	80009ba <HAL_DMA_IRQHandler+0x86>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8000a2a:	681a      	ldr	r2, [r3, #0]
 8000a2c:	f022 0208 	bic.w	r2, r2, #8
 8000a30:	601a      	str	r2, [r3, #0]
 8000a32:	e7c2      	b.n	80009ba <HAL_DMA_IRQHandler+0x86>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8000a34:	0350      	lsls	r0, r2, #13
 8000a36:	d527      	bpl.n	8000a88 <HAL_DMA_IRQHandler+0x154>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8000a38:	681b      	ldr	r3, [r3, #0]
 8000a3a:	0319      	lsls	r1, r3, #12
 8000a3c:	d431      	bmi.n	8000aa2 <HAL_DMA_IRQHandler+0x16e>
          if(hdma->XferM1CpltCallback != NULL)
 8000a3e:	6c63      	ldr	r3, [r4, #68]	; 0x44
        if(hdma->XferCpltCallback != NULL)
 8000a40:	b10b      	cbz	r3, 8000a46 <HAL_DMA_IRQHandler+0x112>
          hdma->XferCpltCallback(hdma);
 8000a42:	4620      	mov	r0, r4
 8000a44:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8000a46:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000a48:	b36b      	cbz	r3, 8000aa6 <HAL_DMA_IRQHandler+0x172>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8000a4a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000a4c:	07da      	lsls	r2, r3, #31
 8000a4e:	d519      	bpl.n	8000a84 <HAL_DMA_IRQHandler+0x150>
  uint32_t timeout = SystemCoreClock / 9600;
 8000a50:	f44f 5316 	mov.w	r3, #9600	; 0x2580
      __HAL_DMA_DISABLE(hdma);
 8000a54:	6822      	ldr	r2, [r4, #0]
  uint32_t timeout = SystemCoreClock / 9600;
 8000a56:	fbb7 f7f3 	udiv	r7, r7, r3
      hdma->State = HAL_DMA_STATE_ABORT;
 8000a5a:	2305      	movs	r3, #5
 8000a5c:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 8000a60:	6813      	ldr	r3, [r2, #0]
 8000a62:	f023 0301 	bic.w	r3, r3, #1
 8000a66:	6013      	str	r3, [r2, #0]
        if (++count > timeout)
 8000a68:	9b01      	ldr	r3, [sp, #4]
 8000a6a:	3301      	adds	r3, #1
 8000a6c:	42bb      	cmp	r3, r7
 8000a6e:	9301      	str	r3, [sp, #4]
 8000a70:	d802      	bhi.n	8000a78 <HAL_DMA_IRQHandler+0x144>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8000a72:	6813      	ldr	r3, [r2, #0]
 8000a74:	07db      	lsls	r3, r3, #31
 8000a76:	d4f7      	bmi.n	8000a68 <HAL_DMA_IRQHandler+0x134>
      __HAL_UNLOCK(hdma);
 8000a78:	2300      	movs	r3, #0
 8000a7a:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 8000a7e:	2301      	movs	r3, #1
 8000a80:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    if(hdma->XferErrorCallback != NULL)
 8000a84:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8000a86:	e7c6      	b.n	8000a16 <HAL_DMA_IRQHandler+0xe2>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8000a88:	681a      	ldr	r2, [r3, #0]
 8000a8a:	f412 7280 	ands.w	r2, r2, #256	; 0x100
 8000a8e:	d108      	bne.n	8000aa2 <HAL_DMA_IRQHandler+0x16e>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8000a90:	6819      	ldr	r1, [r3, #0]
 8000a92:	f021 0110 	bic.w	r1, r1, #16
 8000a96:	6019      	str	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8000a98:	2301      	movs	r3, #1
          __HAL_UNLOCK(hdma);
 8000a9a:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 8000a9e:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        if(hdma->XferCpltCallback != NULL)
 8000aa2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8000aa4:	e7cc      	b.n	8000a40 <HAL_DMA_IRQHandler+0x10c>
}
 8000aa6:	b003      	add	sp, #12
 8000aa8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000aaa:	bf00      	nop
 8000aac:	20000008 	.word	0x20000008

08000ab0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ab0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8000ab4:	2300      	movs	r3, #0
{
 8000ab6:	b085      	sub	sp, #20
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ab8:	f8df 81d0 	ldr.w	r8, [pc, #464]	; 8000c8c <HAL_GPIO_Init+0x1dc>
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000abc:	4a71      	ldr	r2, [pc, #452]	; (8000c84 <HAL_GPIO_Init+0x1d4>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8000abe:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 8000c90 <HAL_GPIO_Init+0x1e0>
    ioposition = ((uint32_t)0x01) << position;
 8000ac2:	2701      	movs	r7, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000ac4:	680c      	ldr	r4, [r1, #0]
    ioposition = ((uint32_t)0x01) << position;
 8000ac6:	409f      	lsls	r7, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000ac8:	ea07 0504 	and.w	r5, r7, r4
    if(iocurrent == ioposition)
 8000acc:	ea37 0404 	bics.w	r4, r7, r4
 8000ad0:	f040 80be 	bne.w	8000c50 <HAL_GPIO_Init+0x1a0>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000ad4:	684c      	ldr	r4, [r1, #4]
 8000ad6:	f024 0a10 	bic.w	sl, r4, #16
 8000ada:	f1ba 0f02 	cmp.w	sl, #2
 8000ade:	d116      	bne.n	8000b0e <HAL_GPIO_Init+0x5e>
        temp = GPIOx->AFR[position >> 3];
 8000ae0:	ea4f 0ed3 	mov.w	lr, r3, lsr #3
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8000ae4:	f003 0b07 	and.w	fp, r3, #7
 8000ae8:	f04f 0c0f 	mov.w	ip, #15
 8000aec:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8000af0:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = GPIOx->AFR[position >> 3];
 8000af4:	f8de 6020 	ldr.w	r6, [lr, #32]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8000af8:	fa0c fc0b 	lsl.w	ip, ip, fp
 8000afc:	ea26 0c0c 	bic.w	ip, r6, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8000b00:	690e      	ldr	r6, [r1, #16]
 8000b02:	fa06 f60b 	lsl.w	r6, r6, fp
 8000b06:	ea46 060c 	orr.w	r6, r6, ip
        GPIOx->AFR[position >> 3] = temp;
 8000b0a:	f8ce 6020 	str.w	r6, [lr, #32]
      temp = GPIOx->MODER;
 8000b0e:	ea4f 0e43 	mov.w	lr, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8000b12:	f04f 0c03 	mov.w	ip, #3
      temp = GPIOx->MODER;
 8000b16:	f8d0 b000 	ldr.w	fp, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000b1a:	f10a 3aff 	add.w	sl, sl, #4294967295
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8000b1e:	fa0c fc0e 	lsl.w	ip, ip, lr
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000b22:	f1ba 0f01 	cmp.w	sl, #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8000b26:	ea6f 060c 	mvn.w	r6, ip
 8000b2a:	ea2b 0b0c 	bic.w	fp, fp, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8000b2e:	f004 0c03 	and.w	ip, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8000b32:	9601      	str	r6, [sp, #4]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8000b34:	fa0c fc0e 	lsl.w	ip, ip, lr
 8000b38:	ea4c 0c0b 	orr.w	ip, ip, fp
      GPIOx->MODER = temp;
 8000b3c:	f8c0 c000 	str.w	ip, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000b40:	d815      	bhi.n	8000b6e <HAL_GPIO_Init+0xbe>
        temp = GPIOx->OSPEEDR; 
 8000b42:	f8d0 c008 	ldr.w	ip, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8000b46:	ea06 0c0c 	and.w	ip, r6, ip
        temp |= (GPIO_Init->Speed << (position * 2));
 8000b4a:	68ce      	ldr	r6, [r1, #12]
 8000b4c:	fa06 fa0e 	lsl.w	sl, r6, lr
 8000b50:	ea4a 0c0c 	orr.w	ip, sl, ip
        GPIOx->OSPEEDR = temp;
 8000b54:	f8c0 c008 	str.w	ip, [r0, #8]
        temp = GPIOx->OTYPER;
 8000b58:	f8d0 c004 	ldr.w	ip, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000b5c:	ea2c 0707 	bic.w	r7, ip, r7
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8000b60:	f3c4 1c00 	ubfx	ip, r4, #4, #1
 8000b64:	fa0c fc03 	lsl.w	ip, ip, r3
 8000b68:	ea4c 0707 	orr.w	r7, ip, r7
        GPIOx->OTYPER = temp;
 8000b6c:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 8000b6e:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8000b70:	9e01      	ldr	r6, [sp, #4]
 8000b72:	4037      	ands	r7, r6
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8000b74:	688e      	ldr	r6, [r1, #8]
 8000b76:	fa06 f60e 	lsl.w	r6, r6, lr
 8000b7a:	433e      	orrs	r6, r7
      GPIOx->PUPDR = temp;
 8000b7c:	60c6      	str	r6, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000b7e:	00e6      	lsls	r6, r4, #3
 8000b80:	d566      	bpl.n	8000c50 <HAL_GPIO_Init+0x1a0>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b82:	f8d8 6044 	ldr.w	r6, [r8, #68]	; 0x44
 8000b86:	f023 0703 	bic.w	r7, r3, #3
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8000b8a:	f003 0c03 	and.w	ip, r3, #3
 8000b8e:	f04f 0e0f 	mov.w	lr, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b92:	f446 4680 	orr.w	r6, r6, #16384	; 0x4000
 8000b96:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8000b9a:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b9e:	f8c8 6044 	str.w	r6, [r8, #68]	; 0x44
 8000ba2:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
 8000ba6:	f8d8 6044 	ldr.w	r6, [r8, #68]	; 0x44
 8000baa:	f406 4680 	and.w	r6, r6, #16384	; 0x4000
 8000bae:	9603      	str	r6, [sp, #12]
 8000bb0:	9e03      	ldr	r6, [sp, #12]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8000bb2:	fa0e f60c 	lsl.w	r6, lr, ip
        temp = SYSCFG->EXTICR[position >> 2];
 8000bb6:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8000bba:	ea2a 0e06 	bic.w	lr, sl, r6
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8000bbe:	4e32      	ldr	r6, [pc, #200]	; (8000c88 <HAL_GPIO_Init+0x1d8>)
 8000bc0:	42b0      	cmp	r0, r6
 8000bc2:	d04c      	beq.n	8000c5e <HAL_GPIO_Init+0x1ae>
 8000bc4:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000bc8:	42b0      	cmp	r0, r6
 8000bca:	d04a      	beq.n	8000c62 <HAL_GPIO_Init+0x1b2>
 8000bcc:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000bd0:	42b0      	cmp	r0, r6
 8000bd2:	d048      	beq.n	8000c66 <HAL_GPIO_Init+0x1b6>
 8000bd4:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000bd8:	42b0      	cmp	r0, r6
 8000bda:	d046      	beq.n	8000c6a <HAL_GPIO_Init+0x1ba>
 8000bdc:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000be0:	42b0      	cmp	r0, r6
 8000be2:	d044      	beq.n	8000c6e <HAL_GPIO_Init+0x1be>
 8000be4:	4548      	cmp	r0, r9
 8000be6:	d044      	beq.n	8000c72 <HAL_GPIO_Init+0x1c2>
 8000be8:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8000bec:	42b0      	cmp	r0, r6
 8000bee:	d042      	beq.n	8000c76 <HAL_GPIO_Init+0x1c6>
 8000bf0:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000bf4:	42b0      	cmp	r0, r6
 8000bf6:	d040      	beq.n	8000c7a <HAL_GPIO_Init+0x1ca>
 8000bf8:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000bfc:	42b0      	cmp	r0, r6
 8000bfe:	d03e      	beq.n	8000c7e <HAL_GPIO_Init+0x1ce>
 8000c00:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000c04:	42b0      	cmp	r0, r6
 8000c06:	bf0c      	ite	eq
 8000c08:	2609      	moveq	r6, #9
 8000c0a:	260a      	movne	r6, #10
 8000c0c:	fa06 f60c 	lsl.w	r6, r6, ip
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000c10:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8000c14:	ea46 060e 	orr.w	r6, r6, lr
        SYSCFG->EXTICR[position >> 2] = temp;
 8000c18:	60be      	str	r6, [r7, #8]
        temp &= ~((uint32_t)iocurrent);
 8000c1a:	ea6f 0705 	mvn.w	r7, r5
        temp = EXTI->IMR;
 8000c1e:	6816      	ldr	r6, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8000c20:	bf0c      	ite	eq
 8000c22:	403e      	andeq	r6, r7
        {
          temp |= iocurrent;
 8000c24:	432e      	orrne	r6, r5
        }
        EXTI->IMR = temp;

        temp = EXTI->EMR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000c26:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        EXTI->IMR = temp;
 8000c2a:	6016      	str	r6, [r2, #0]
        temp = EXTI->EMR;
 8000c2c:	6856      	ldr	r6, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
 8000c2e:	bf0c      	ite	eq
 8000c30:	403e      	andeq	r6, r7
        {
          temp |= iocurrent;
 8000c32:	432e      	orrne	r6, r5
        EXTI->EMR = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000c34:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        EXTI->EMR = temp;
 8000c38:	6056      	str	r6, [r2, #4]
        temp = EXTI->RTSR;
 8000c3a:	6896      	ldr	r6, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
 8000c3c:	bf0c      	ite	eq
 8000c3e:	403e      	andeq	r6, r7
        {
          temp |= iocurrent;
 8000c40:	432e      	orrne	r6, r5
        }
        EXTI->RTSR = temp;

        temp = EXTI->FTSR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000c42:	02a4      	lsls	r4, r4, #10
        EXTI->RTSR = temp;
 8000c44:	6096      	str	r6, [r2, #8]
        temp = EXTI->FTSR;
 8000c46:	68d6      	ldr	r6, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
 8000c48:	bf54      	ite	pl
 8000c4a:	403e      	andpl	r6, r7
        {
          temp |= iocurrent;
 8000c4c:	432e      	orrmi	r6, r5
        }
        EXTI->FTSR = temp;
 8000c4e:	60d6      	str	r6, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8000c50:	3301      	adds	r3, #1
 8000c52:	2b10      	cmp	r3, #16
 8000c54:	f47f af35 	bne.w	8000ac2 <HAL_GPIO_Init+0x12>
      }
    }
  }
}
 8000c58:	b005      	add	sp, #20
 8000c5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8000c5e:	2600      	movs	r6, #0
 8000c60:	e7d4      	b.n	8000c0c <HAL_GPIO_Init+0x15c>
 8000c62:	2601      	movs	r6, #1
 8000c64:	e7d2      	b.n	8000c0c <HAL_GPIO_Init+0x15c>
 8000c66:	2602      	movs	r6, #2
 8000c68:	e7d0      	b.n	8000c0c <HAL_GPIO_Init+0x15c>
 8000c6a:	2603      	movs	r6, #3
 8000c6c:	e7ce      	b.n	8000c0c <HAL_GPIO_Init+0x15c>
 8000c6e:	2604      	movs	r6, #4
 8000c70:	e7cc      	b.n	8000c0c <HAL_GPIO_Init+0x15c>
 8000c72:	2605      	movs	r6, #5
 8000c74:	e7ca      	b.n	8000c0c <HAL_GPIO_Init+0x15c>
 8000c76:	2606      	movs	r6, #6
 8000c78:	e7c8      	b.n	8000c0c <HAL_GPIO_Init+0x15c>
 8000c7a:	2607      	movs	r6, #7
 8000c7c:	e7c6      	b.n	8000c0c <HAL_GPIO_Init+0x15c>
 8000c7e:	2608      	movs	r6, #8
 8000c80:	e7c4      	b.n	8000c0c <HAL_GPIO_Init+0x15c>
 8000c82:	bf00      	nop
 8000c84:	40013c00 	.word	0x40013c00
 8000c88:	40020000 	.word	0x40020000
 8000c8c:	40023800 	.word	0x40023800
 8000c90:	40021400 	.word	0x40021400

08000c94 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000c94:	6903      	ldr	r3, [r0, #16]
 8000c96:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8000c98:	bf14      	ite	ne
 8000c9a:	2001      	movne	r0, #1
 8000c9c:	2000      	moveq	r0, #0
 8000c9e:	4770      	bx	lr

08000ca0 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000ca0:	b10a      	cbz	r2, 8000ca6 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8000ca2:	6181      	str	r1, [r0, #24]
  }
}
 8000ca4:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8000ca6:	0409      	lsls	r1, r1, #16
 8000ca8:	e7fb      	b.n	8000ca2 <HAL_GPIO_WritePin+0x2>

08000caa <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8000caa:	6943      	ldr	r3, [r0, #20]
 8000cac:	ea31 0303 	bics.w	r3, r1, r3
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8000cb0:	bf08      	it	eq
 8000cb2:	0409      	lsleq	r1, r1, #16
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
 8000cb4:	6181      	str	r1, [r0, #24]
  }
}
 8000cb6:	4770      	bx	lr

08000cb8 <HAL_GPIO_EXTI_Callback>:
  UNUSED(GPIO_Pin);
  
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8000cb8:	4770      	bx	lr
	...

08000cbc <HAL_GPIO_EXTI_IRQHandler>:
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8000cbc:	4a04      	ldr	r2, [pc, #16]	; (8000cd0 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 8000cbe:	6951      	ldr	r1, [r2, #20]
 8000cc0:	4201      	tst	r1, r0
{
 8000cc2:	b508      	push	{r3, lr}
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8000cc4:	d002      	beq.n	8000ccc <HAL_GPIO_EXTI_IRQHandler+0x10>
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000cc6:	6150      	str	r0, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000cc8:	f7ff fff6 	bl	8000cb8 <HAL_GPIO_EXTI_Callback>
}
 8000ccc:	bd08      	pop	{r3, pc}
 8000cce:	bf00      	nop
 8000cd0:	40013c00 	.word	0x40013c00

08000cd4 <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8000cd4:	6803      	ldr	r3, [r0, #0]
 8000cd6:	699a      	ldr	r2, [r3, #24]
 8000cd8:	0791      	lsls	r1, r2, #30
 8000cda:	d501      	bpl.n	8000ce0 <I2C_Flush_TXDR+0xc>
  {
    hi2c->Instance->TXDR = 0x00U;
 8000cdc:	2200      	movs	r2, #0
 8000cde:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8000ce0:	699a      	ldr	r2, [r3, #24]
 8000ce2:	07d2      	lsls	r2, r2, #31
 8000ce4:	d403      	bmi.n	8000cee <I2C_Flush_TXDR+0x1a>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8000ce6:	699a      	ldr	r2, [r3, #24]
 8000ce8:	f042 0201 	orr.w	r2, r2, #1
 8000cec:	619a      	str	r2, [r3, #24]
  }
}
 8000cee:	4770      	bx	lr

08000cf0 <I2C_Disable_IRQ>:
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
  uint32_t tmpisr = 0U;

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8000cf0:	f011 0301 	ands.w	r3, r1, #1
 8000cf4:	d007      	beq.n	8000d06 <I2C_Disable_IRQ+0x16>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8000cf6:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8000cfa:	f003 0328 	and.w	r3, r3, #40	; 0x28
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8000cfe:	2b28      	cmp	r3, #40	; 0x28
 8000d00:	bf0c      	ite	eq
 8000d02:	2342      	moveq	r3, #66	; 0x42
 8000d04:	23f2      	movne	r3, #242	; 0xf2
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8000d06:	078a      	lsls	r2, r1, #30
 8000d08:	d509      	bpl.n	8000d1e <I2C_Disable_IRQ+0x2e>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8000d0a:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 8000d0e:	f002 0228 	and.w	r2, r2, #40	; 0x28
 8000d12:	2a28      	cmp	r2, #40	; 0x28
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8000d14:	bf0c      	ite	eq
 8000d16:	f043 0344 	orreq.w	r3, r3, #68	; 0x44
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8000d1a:	f043 03f4 	orrne.w	r3, r3, #244	; 0xf4
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8000d1e:	074a      	lsls	r2, r1, #29
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8000d20:	6801      	ldr	r1, [r0, #0]
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8000d22:	bf48      	it	mi
 8000d24:	f043 03b8 	orrmi.w	r3, r3, #184	; 0xb8
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8000d28:	680a      	ldr	r2, [r1, #0]
 8000d2a:	ea22 0303 	bic.w	r3, r2, r3
 8000d2e:	600b      	str	r3, [r1, #0]
}
 8000d30:	4770      	bx	lr

08000d32 <HAL_I2C_Init>:
{
 8000d32:	b510      	push	{r4, lr}
  if (hi2c == NULL)
 8000d34:	4604      	mov	r4, r0
 8000d36:	2800      	cmp	r0, #0
 8000d38:	d04a      	beq.n	8000dd0 <HAL_I2C_Init+0x9e>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000d3a:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8000d3e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000d42:	b91b      	cbnz	r3, 8000d4c <HAL_I2C_Init+0x1a>
    hi2c->Lock = HAL_UNLOCKED;
 8000d44:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 8000d48:	f002 f88a 	bl	8002e60 <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8000d4c:	2324      	movs	r3, #36	; 0x24
 8000d4e:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  __HAL_I2C_DISABLE(hi2c);
 8000d52:	6823      	ldr	r3, [r4, #0]
 8000d54:	681a      	ldr	r2, [r3, #0]
 8000d56:	f022 0201 	bic.w	r2, r2, #1
 8000d5a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8000d5c:	6862      	ldr	r2, [r4, #4]
 8000d5e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8000d62:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8000d64:	689a      	ldr	r2, [r3, #8]
 8000d66:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000d6a:	609a      	str	r2, [r3, #8]
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8000d6c:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000d70:	2901      	cmp	r1, #1
 8000d72:	d124      	bne.n	8000dbe <HAL_I2C_Init+0x8c>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8000d74:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000d78:	609a      	str	r2, [r3, #8]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8000d7a:	685a      	ldr	r2, [r3, #4]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000d7c:	2000      	movs	r0, #0
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8000d7e:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8000d82:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000d86:	605a      	str	r2, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8000d88:	68da      	ldr	r2, [r3, #12]
 8000d8a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000d8e:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8000d90:	e9d4 2104 	ldrd	r2, r1, [r4, #16]
 8000d94:	430a      	orrs	r2, r1
 8000d96:	69a1      	ldr	r1, [r4, #24]
 8000d98:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8000d9c:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8000d9e:	e9d4 2107 	ldrd	r2, r1, [r4, #28]
 8000da2:	430a      	orrs	r2, r1
 8000da4:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 8000da6:	681a      	ldr	r2, [r3, #0]
 8000da8:	f042 0201 	orr.w	r2, r2, #1
 8000dac:	601a      	str	r2, [r3, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 8000dae:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000db0:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8000db2:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8000db6:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000db8:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
}
 8000dbc:	bd10      	pop	{r4, pc}
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8000dbe:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8000dc2:	2902      	cmp	r1, #2
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8000dc4:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8000dc6:	d1d8      	bne.n	8000d7a <HAL_I2C_Init+0x48>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8000dc8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000dcc:	605a      	str	r2, [r3, #4]
 8000dce:	e7d4      	b.n	8000d7a <HAL_I2C_Init+0x48>
    return HAL_ERROR;
 8000dd0:	2001      	movs	r0, #1
 8000dd2:	e7f3      	b.n	8000dbc <HAL_I2C_Init+0x8a>

08000dd4 <HAL_I2C_EV_IRQHandler>:
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8000dd4:	6802      	ldr	r2, [r0, #0]
  if (hi2c->XferISR != NULL)
 8000dd6:	6b43      	ldr	r3, [r0, #52]	; 0x34
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8000dd8:	6991      	ldr	r1, [r2, #24]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8000dda:	6812      	ldr	r2, [r2, #0]
  if (hi2c->XferISR != NULL)
 8000ddc:	b103      	cbz	r3, 8000de0 <HAL_I2C_EV_IRQHandler+0xc>
    hi2c->XferISR(hi2c, itflags, itsources);
 8000dde:	4718      	bx	r3
}
 8000de0:	4770      	bx	lr

08000de2 <HAL_I2C_SlaveTxCpltCallback>:
 8000de2:	4770      	bx	lr

08000de4 <HAL_I2C_SlaveRxCpltCallback>:
 8000de4:	4770      	bx	lr

08000de6 <I2C_ITSlaveSeqCplt>:
{
 8000de6:	b538      	push	{r3, r4, r5, lr}
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000de8:	2500      	movs	r5, #0
 8000dea:	f880 5042 	strb.w	r5, [r0, #66]	; 0x42
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8000dee:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8000df2:	2b29      	cmp	r3, #41	; 0x29
 8000df4:	d10c      	bne.n	8000e10 <I2C_ITSlaveSeqCplt+0x2a>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8000df6:	2328      	movs	r3, #40	; 0x28
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8000df8:	2101      	movs	r1, #1
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8000dfa:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8000dfe:	2321      	movs	r3, #33	; 0x21
 8000e00:	6303      	str	r3, [r0, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8000e02:	f7ff ff75 	bl	8000cf0 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8000e06:	f880 5040 	strb.w	r5, [r0, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8000e0a:	f7ff ffea 	bl	8000de2 <HAL_I2C_SlaveTxCpltCallback>
}
 8000e0e:	bd38      	pop	{r3, r4, r5, pc}
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8000e10:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8000e14:	2b2a      	cmp	r3, #42	; 0x2a
 8000e16:	d1fa      	bne.n	8000e0e <I2C_ITSlaveSeqCplt+0x28>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8000e18:	2328      	movs	r3, #40	; 0x28
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8000e1a:	2102      	movs	r1, #2
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8000e1c:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8000e20:	2322      	movs	r3, #34	; 0x22
 8000e22:	6303      	str	r3, [r0, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8000e24:	f7ff ff64 	bl	8000cf0 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8000e28:	f880 5040 	strb.w	r5, [r0, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8000e2c:	f7ff ffda 	bl	8000de4 <HAL_I2C_SlaveRxCpltCallback>
}
 8000e30:	e7ed      	b.n	8000e0e <I2C_ITSlaveSeqCplt+0x28>

08000e32 <HAL_I2C_AddrCallback>:
}
 8000e32:	4770      	bx	lr

08000e34 <I2C_ITAddrCplt.constprop.0>:
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8000e34:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 8000e38:	f002 0228 	and.w	r2, r2, #40	; 0x28
 8000e3c:	2a28      	cmp	r2, #40	; 0x28
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
 8000e3e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    transferdirection = I2C_GET_DIR(hi2c);
 8000e40:	6803      	ldr	r3, [r0, #0]
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8000e42:	d133      	bne.n	8000eac <I2C_ITAddrCplt.constprop.0+0x78>
    transferdirection = I2C_GET_DIR(hi2c);
 8000e44:	699e      	ldr	r6, [r3, #24]
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8000e46:	68c2      	ldr	r2, [r0, #12]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8000e48:	699d      	ldr	r5, [r3, #24]
    transferdirection = I2C_GET_DIR(hi2c);
 8000e4a:	f3c6 4600 	ubfx	r6, r6, #16, #1
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8000e4e:	2a02      	cmp	r2, #2
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8000e50:	6899      	ldr	r1, [r3, #8]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8000e52:	ea4f 4515 	mov.w	r5, r5, lsr #16
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8000e56:	68df      	ldr	r7, [r3, #12]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8000e58:	f005 05fe 	and.w	r5, r5, #254	; 0xfe
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8000e5c:	d11e      	bne.n	8000e9c <I2C_ITAddrCplt.constprop.0+0x68>
      if ((slaveaddrcode & SlaveAddr_MSK) == ((ownadd1code >> SlaveAddr_SHIFT) & SlaveAddr_MSK))
 8000e5e:	ea85 15d1 	eor.w	r5, r5, r1, lsr #7
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8000e62:	f3c1 0209 	ubfx	r2, r1, #0, #10
      if ((slaveaddrcode & SlaveAddr_MSK) == ((ownadd1code >> SlaveAddr_SHIFT) & SlaveAddr_MSK))
 8000e66:	f015 0506 	ands.w	r5, r5, #6
 8000e6a:	d10e      	bne.n	8000e8a <I2C_ITAddrCplt.constprop.0+0x56>
        hi2c->AddrEventCount++;
 8000e6c:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8000e6e:	3101      	adds	r1, #1
 8000e70:	6481      	str	r1, [r0, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8000e72:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8000e74:	2902      	cmp	r1, #2
 8000e76:	d107      	bne.n	8000e88 <I2C_ITAddrCplt.constprop.0+0x54>
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8000e78:	2108      	movs	r1, #8
          hi2c->AddrEventCount = 0U;
 8000e7a:	6485      	str	r5, [r0, #72]	; 0x48
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8000e7c:	61d9      	str	r1, [r3, #28]
          __HAL_UNLOCK(hi2c);
 8000e7e:	f880 5040 	strb.w	r5, [r0, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8000e82:	4631      	mov	r1, r6
 8000e84:	f7ff ffd5 	bl	8000e32 <HAL_I2C_AddrCallback>
}
 8000e88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8000e8a:	2104      	movs	r1, #4
 8000e8c:	f7ff ff30 	bl	8000cf0 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8000e90:	2300      	movs	r3, #0
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8000e92:	f007 02fe 	and.w	r2, r7, #254	; 0xfe
        __HAL_UNLOCK(hi2c);
 8000e96:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8000e9a:	e7f2      	b.n	8000e82 <I2C_ITAddrCplt.constprop.0+0x4e>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8000e9c:	2104      	movs	r1, #4
 8000e9e:	f7ff ff27 	bl	8000cf0 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8000ea2:	2300      	movs	r3, #0
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8000ea4:	462a      	mov	r2, r5
      __HAL_UNLOCK(hi2c);
 8000ea6:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8000eaa:	e7ea      	b.n	8000e82 <I2C_ITAddrCplt.constprop.0+0x4e>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8000eac:	2208      	movs	r2, #8
 8000eae:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
}
 8000eb6:	e7e7      	b.n	8000e88 <I2C_ITAddrCplt.constprop.0+0x54>

08000eb8 <HAL_I2C_ListenCpltCallback>:
 8000eb8:	4770      	bx	lr
	...

08000ebc <I2C_ITListenCplt>:
{
 8000ebc:	b508      	push	{r3, lr}
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8000ebe:	4b15      	ldr	r3, [pc, #84]	; (8000f14 <I2C_ITListenCplt+0x58>)
  hi2c->State = HAL_I2C_STATE_READY;
 8000ec0:	2220      	movs	r2, #32
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8000ec2:	62c3      	str	r3, [r0, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	6303      	str	r3, [r0, #48]	; 0x30
  hi2c->XferISR = NULL;
 8000ec8:	6343      	str	r3, [r0, #52]	; 0x34
  hi2c->State = HAL_I2C_STATE_READY;
 8000eca:	f880 2041 	strb.w	r2, [r0, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000ece:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8000ed2:	074b      	lsls	r3, r1, #29
 8000ed4:	d512      	bpl.n	8000efc <I2C_ITListenCplt+0x40>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8000ed6:	6803      	ldr	r3, [r0, #0]
 8000ed8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000eda:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8000edc:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8000ede:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8000ee0:	3301      	adds	r3, #1
 8000ee2:	6243      	str	r3, [r0, #36]	; 0x24
    if ((hi2c->XferSize > 0U))
 8000ee4:	8d03      	ldrh	r3, [r0, #40]	; 0x28
 8000ee6:	b14b      	cbz	r3, 8000efc <I2C_ITListenCplt+0x40>
      hi2c->XferSize--;
 8000ee8:	3b01      	subs	r3, #1
 8000eea:	8503      	strh	r3, [r0, #40]	; 0x28
      hi2c->XferCount--;
 8000eec:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8000eee:	3b01      	subs	r3, #1
 8000ef0:	b29b      	uxth	r3, r3
 8000ef2:	8543      	strh	r3, [r0, #42]	; 0x2a
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8000ef4:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8000ef6:	f043 0304 	orr.w	r3, r3, #4
 8000efa:	6443      	str	r3, [r0, #68]	; 0x44
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8000efc:	2107      	movs	r1, #7
 8000efe:	f7ff fef7 	bl	8000cf0 <I2C_Disable_IRQ>
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8000f02:	6803      	ldr	r3, [r0, #0]
 8000f04:	2210      	movs	r2, #16
 8000f06:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(hi2c);
 8000f08:	2300      	movs	r3, #0
 8000f0a:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  HAL_I2C_ListenCpltCallback(hi2c);
 8000f0e:	f7ff ffd3 	bl	8000eb8 <HAL_I2C_ListenCpltCallback>
}
 8000f12:	bd08      	pop	{r3, pc}
 8000f14:	ffff0000 	.word	0xffff0000

08000f18 <HAL_I2C_ErrorCallback>:
 8000f18:	4770      	bx	lr

08000f1a <HAL_I2C_AbortCpltCallback>:
 8000f1a:	4770      	bx	lr

08000f1c <I2C_ITError>:
{
 8000f1c:	b570      	push	{r4, r5, r6, lr}
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8000f1e:	4a32      	ldr	r2, [pc, #200]	; (8000fe8 <I2C_ITError+0xcc>)
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8000f20:	2500      	movs	r5, #0
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8000f22:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
{
 8000f26:	4604      	mov	r4, r0
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8000f28:	f880 5042 	strb.w	r5, [r0, #66]	; 0x42
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8000f2c:	3b28      	subs	r3, #40	; 0x28
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8000f2e:	62c2      	str	r2, [r0, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8000f30:	8545      	strh	r5, [r0, #42]	; 0x2a
  hi2c->ErrorCode |= ErrorCode;
 8000f32:	6c42      	ldr	r2, [r0, #68]	; 0x44
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8000f34:	2b02      	cmp	r3, #2
  hi2c->ErrorCode |= ErrorCode;
 8000f36:	ea41 0102 	orr.w	r1, r1, r2
 8000f3a:	6441      	str	r1, [r0, #68]	; 0x44
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8000f3c:	d821      	bhi.n	8000f82 <I2C_ITError+0x66>
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8000f3e:	2103      	movs	r1, #3
 8000f40:	f7ff fed6 	bl	8000cf0 <I2C_Disable_IRQ>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8000f44:	2328      	movs	r3, #40	; 0x28
 8000f46:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8000f4a:	4b28      	ldr	r3, [pc, #160]	; (8000fec <I2C_ITError+0xd0>)
    hi2c->PreviousState = I2C_STATE_NONE;
 8000f4c:	6305      	str	r5, [r0, #48]	; 0x30
    hi2c->XferISR       = NULL;
 8000f4e:	6363      	str	r3, [r4, #52]	; 0x34
  if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8000f50:	6823      	ldr	r3, [r4, #0]
 8000f52:	6819      	ldr	r1, [r3, #0]
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8000f54:	681a      	ldr	r2, [r3, #0]
  if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8000f56:	f411 4180 	ands.w	r1, r1, #16384	; 0x4000
 8000f5a:	d01f      	beq.n	8000f9c <I2C_ITError+0x80>
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8000f5c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
    if (hi2c->hdmatx != NULL)
 8000f60:	6ba0      	ldr	r0, [r4, #56]	; 0x38
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8000f62:	601a      	str	r2, [r3, #0]
    if (hi2c->hdmatx != NULL)
 8000f64:	2800      	cmp	r0, #0
 8000f66:	d037      	beq.n	8000fd8 <I2C_ITError+0xbc>
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8000f68:	4b21      	ldr	r3, [pc, #132]	; (8000ff0 <I2C_ITError+0xd4>)
 8000f6a:	6503      	str	r3, [r0, #80]	; 0x50
      __HAL_UNLOCK(hi2c);
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8000f72:	f7ff fccc 	bl	800090e <HAL_DMA_Abort_IT>
 8000f76:	b378      	cbz	r0, 8000fd8 <I2C_ITError+0xbc>
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8000f78:	6ba0      	ldr	r0, [r4, #56]	; 0x38
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8000f7a:	6d03      	ldr	r3, [r0, #80]	; 0x50
}
 8000f7c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8000f80:	4718      	bx	r3
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8000f82:	2107      	movs	r1, #7
 8000f84:	f7ff feb4 	bl	8000cf0 <I2C_Disable_IRQ>
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8000f88:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8000f8c:	2b60      	cmp	r3, #96	; 0x60
 8000f8e:	d002      	beq.n	8000f96 <I2C_ITError+0x7a>
      hi2c->State         = HAL_I2C_STATE_READY;
 8000f90:	2320      	movs	r3, #32
 8000f92:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8000f96:	2300      	movs	r3, #0
 8000f98:	6323      	str	r3, [r4, #48]	; 0x30
 8000f9a:	e7d8      	b.n	8000f4e <I2C_ITError+0x32>
  else if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8000f9c:	f412 4200 	ands.w	r2, r2, #32768	; 0x8000
 8000fa0:	d00e      	beq.n	8000fc0 <I2C_ITError+0xa4>
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8000fa2:	681a      	ldr	r2, [r3, #0]
    if (hi2c->hdmarx != NULL)
 8000fa4:	6be0      	ldr	r0, [r4, #60]	; 0x3c
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8000fa6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000faa:	601a      	str	r2, [r3, #0]
    if (hi2c->hdmarx != NULL)
 8000fac:	b1a0      	cbz	r0, 8000fd8 <I2C_ITError+0xbc>
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8000fae:	4b10      	ldr	r3, [pc, #64]	; (8000ff0 <I2C_ITError+0xd4>)
 8000fb0:	6503      	str	r3, [r0, #80]	; 0x50
      __HAL_UNLOCK(hi2c);
 8000fb2:	f884 1040 	strb.w	r1, [r4, #64]	; 0x40
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8000fb6:	f7ff fcaa 	bl	800090e <HAL_DMA_Abort_IT>
 8000fba:	b168      	cbz	r0, 8000fd8 <I2C_ITError+0xbc>
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8000fbc:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8000fbe:	e7dc      	b.n	8000f7a <I2C_ITError+0x5e>
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8000fc0:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8000fc4:	2b60      	cmp	r3, #96	; 0x60
 8000fc6:	d108      	bne.n	8000fda <I2C_ITError+0xbe>
    hi2c->State = HAL_I2C_STATE_READY;
 8000fc8:	2320      	movs	r3, #32
    HAL_I2C_AbortCpltCallback(hi2c);
 8000fca:	4620      	mov	r0, r4
    __HAL_UNLOCK(hi2c);
 8000fcc:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 8000fd0:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    HAL_I2C_AbortCpltCallback(hi2c);
 8000fd4:	f7ff ffa1 	bl	8000f1a <HAL_I2C_AbortCpltCallback>
}
 8000fd8:	bd70      	pop	{r4, r5, r6, pc}
    HAL_I2C_ErrorCallback(hi2c);
 8000fda:	4620      	mov	r0, r4
    __HAL_UNLOCK(hi2c);
 8000fdc:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8000fe0:	f7ff ff9a 	bl	8000f18 <HAL_I2C_ErrorCallback>
}
 8000fe4:	e7f8      	b.n	8000fd8 <I2C_ITError+0xbc>
 8000fe6:	bf00      	nop
 8000fe8:	ffff0000 	.word	0xffff0000
 8000fec:	080010ed 	.word	0x080010ed
 8000ff0:	08001261 	.word	0x08001261

08000ff4 <I2C_ITSlaveCplt>:
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8000ff4:	6803      	ldr	r3, [r0, #0]
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8000ff6:	2220      	movs	r2, #32
{
 8000ff8:	b570      	push	{r4, r5, r6, lr}
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8000ffa:	681e      	ldr	r6, [r3, #0]
{
 8000ffc:	460d      	mov	r5, r1
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8000ffe:	61da      	str	r2, [r3, #28]
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 8001000:	2107      	movs	r1, #7
 8001002:	f7ff fe75 	bl	8000cf0 <I2C_Disable_IRQ>
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8001006:	6803      	ldr	r3, [r0, #0]
{
 8001008:	4604      	mov	r4, r0
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800100a:	685a      	ldr	r2, [r3, #4]
 800100c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001010:	605a      	str	r2, [r3, #4]
  I2C_RESET_CR2(hi2c);
 8001012:	685a      	ldr	r2, [r3, #4]
 8001014:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 8001018:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 800101c:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 8001020:	f022 0201 	bic.w	r2, r2, #1
 8001024:	605a      	str	r2, [r3, #4]
  I2C_Flush_TXDR(hi2c);
 8001026:	f7ff fe55 	bl	8000cd4 <I2C_Flush_TXDR>
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800102a:	0471      	lsls	r1, r6, #17
 800102c:	d534      	bpl.n	8001098 <I2C_ITSlaveCplt+0xa4>
    if (hi2c->hdmatx != NULL)
 800102e:	6b83      	ldr	r3, [r0, #56]	; 0x38
    if (hi2c->hdmarx != NULL)
 8001030:	b11b      	cbz	r3, 800103a <I2C_ITSlaveCplt+0x46>
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmarx);
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	685b      	ldr	r3, [r3, #4]
 8001036:	b29b      	uxth	r3, r3
 8001038:	8563      	strh	r3, [r4, #42]	; 0x2a
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 800103a:	076b      	lsls	r3, r5, #29
 800103c:	d510      	bpl.n	8001060 <I2C_ITSlaveCplt+0x6c>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800103e:	6823      	ldr	r3, [r4, #0]
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8001040:	f025 0504 	bic.w	r5, r5, #4
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001044:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001046:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001048:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800104a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800104c:	3301      	adds	r3, #1
 800104e:	6263      	str	r3, [r4, #36]	; 0x24
    if ((hi2c->XferSize > 0U))
 8001050:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8001052:	b12b      	cbz	r3, 8001060 <I2C_ITSlaveCplt+0x6c>
      hi2c->XferSize--;
 8001054:	3b01      	subs	r3, #1
 8001056:	8523      	strh	r3, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8001058:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800105a:	3b01      	subs	r3, #1
 800105c:	b29b      	uxth	r3, r3
 800105e:	8563      	strh	r3, [r4, #42]	; 0x2a
  if (hi2c->XferCount != 0U)
 8001060:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001062:	b29b      	uxth	r3, r3
 8001064:	b11b      	cbz	r3, 800106e <I2C_ITSlaveCplt+0x7a>
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001066:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001068:	f043 0304 	orr.w	r3, r3, #4
 800106c:	6463      	str	r3, [r4, #68]	; 0x44
  hi2c->PreviousState = I2C_STATE_NONE;
 800106e:	2300      	movs	r3, #0
 8001070:	6323      	str	r3, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001072:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8001076:	6c66      	ldr	r6, [r4, #68]	; 0x44
  hi2c->XferISR = NULL;
 8001078:	6363      	str	r3, [r4, #52]	; 0x34
  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800107a:	b18e      	cbz	r6, 80010a0 <I2C_ITSlaveCplt+0xac>
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800107c:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800107e:	4620      	mov	r0, r4
 8001080:	f7ff ff4c 	bl	8000f1c <I2C_ITError>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8001084:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8001088:	2b28      	cmp	r3, #40	; 0x28
 800108a:	d11a      	bne.n	80010c2 <I2C_ITSlaveCplt+0xce>
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800108c:	4629      	mov	r1, r5
 800108e:	4620      	mov	r0, r4
}
 8001090:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8001094:	f7ff bf12 	b.w	8000ebc <I2C_ITListenCplt>
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8001098:	0432      	lsls	r2, r6, #16
 800109a:	d5ce      	bpl.n	800103a <I2C_ITSlaveCplt+0x46>
    if (hi2c->hdmarx != NULL)
 800109c:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 800109e:	e7c7      	b.n	8001030 <I2C_ITSlaveCplt+0x3c>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80010a0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80010a2:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80010a6:	d00d      	beq.n	80010c4 <I2C_ITSlaveCplt+0xd0>
    I2C_ITSlaveSeqCplt(hi2c);
 80010a8:	4620      	mov	r0, r4
 80010aa:	f7ff fe9c 	bl	8000de6 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80010ae:	4b0e      	ldr	r3, [pc, #56]	; (80010e8 <I2C_ITSlaveCplt+0xf4>)
    HAL_I2C_ListenCpltCallback(hi2c);
 80010b0:	4620      	mov	r0, r4
    __HAL_UNLOCK(hi2c);
 80010b2:	f884 6040 	strb.w	r6, [r4, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80010b6:	62e3      	str	r3, [r4, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 80010b8:	2320      	movs	r3, #32
 80010ba:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    HAL_I2C_ListenCpltCallback(hi2c);
 80010be:	f7ff fefb 	bl	8000eb8 <HAL_I2C_ListenCpltCallback>
}
 80010c2:	bd70      	pop	{r4, r5, r6, pc}
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80010c4:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80010c8:	4620      	mov	r0, r4
    __HAL_UNLOCK(hi2c);
 80010ca:	f884 6040 	strb.w	r6, [r4, #64]	; 0x40
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80010ce:	2b22      	cmp	r3, #34	; 0x22
 80010d0:	f04f 0320 	mov.w	r3, #32
    hi2c->State = HAL_I2C_STATE_READY;
 80010d4:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80010d8:	d102      	bne.n	80010e0 <I2C_ITSlaveCplt+0xec>
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80010da:	f7ff fe83 	bl	8000de4 <HAL_I2C_SlaveRxCpltCallback>
 80010de:	e7f0      	b.n	80010c2 <I2C_ITSlaveCplt+0xce>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80010e0:	f7ff fe7f 	bl	8000de2 <HAL_I2C_SlaveTxCpltCallback>
}
 80010e4:	e7ed      	b.n	80010c2 <I2C_ITSlaveCplt+0xce>
 80010e6:	bf00      	nop
 80010e8:	ffff0000 	.word	0xffff0000

080010ec <I2C_Slave_ISR_IT>:
{
 80010ec:	b570      	push	{r4, r5, r6, lr}
 80010ee:	4616      	mov	r6, r2
  __HAL_LOCK(hi2c);
 80010f0:	f890 2040 	ldrb.w	r2, [r0, #64]	; 0x40
{
 80010f4:	4604      	mov	r4, r0
 80010f6:	460d      	mov	r5, r1
  __HAL_LOCK(hi2c);
 80010f8:	2a01      	cmp	r2, #1
  uint32_t tmpoptions = hi2c->XferOptions;
 80010fa:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  __HAL_LOCK(hi2c);
 80010fc:	d07e      	beq.n	80011fc <I2C_Slave_ISR_IT+0x110>
 80010fe:	2201      	movs	r2, #1
 8001100:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8001104:	06ca      	lsls	r2, r1, #27
 8001106:	d538      	bpl.n	800117a <I2C_Slave_ISR_IT+0x8e>
 8001108:	06f2      	lsls	r2, r6, #27
 800110a:	d536      	bpl.n	800117a <I2C_Slave_ISR_IT+0x8e>
    if (hi2c->XferCount == 0U)
 800110c:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 800110e:	b292      	uxth	r2, r2
 8001110:	bb2a      	cbnz	r2, 800115e <I2C_Slave_ISR_IT+0x72>
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME)) /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for Warning[Pa134]: left and right operands are identical */
 8001112:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 8001116:	2a28      	cmp	r2, #40	; 0x28
 8001118:	d110      	bne.n	800113c <I2C_Slave_ISR_IT+0x50>
 800111a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800111e:	d10d      	bne.n	800113c <I2C_Slave_ISR_IT+0x50>
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8001120:	f7ff fecc 	bl	8000ebc <I2C_ITListenCplt>
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8001124:	06aa      	lsls	r2, r5, #26
 8001126:	d505      	bpl.n	8001134 <I2C_Slave_ISR_IT+0x48>
 8001128:	06b3      	lsls	r3, r6, #26
 800112a:	d503      	bpl.n	8001134 <I2C_Slave_ISR_IT+0x48>
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 800112c:	4629      	mov	r1, r5
 800112e:	4620      	mov	r0, r4
 8001130:	f7ff ff60 	bl	8000ff4 <I2C_ITSlaveCplt>
  __HAL_UNLOCK(hi2c);
 8001134:	2000      	movs	r0, #0
 8001136:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
}
 800113a:	bd70      	pop	{r4, r5, r6, pc}
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800113c:	f894 1041 	ldrb.w	r1, [r4, #65]	; 0x41
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001140:	6822      	ldr	r2, [r4, #0]
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8001142:	2929      	cmp	r1, #41	; 0x29
 8001144:	f04f 0110 	mov.w	r1, #16
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001148:	61d1      	str	r1, [r2, #28]
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800114a:	d1eb      	bne.n	8001124 <I2C_Slave_ISR_IT+0x38>
 800114c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8001150:	d0e8      	beq.n	8001124 <I2C_Slave_ISR_IT+0x38>
        I2C_Flush_TXDR(hi2c);
 8001152:	4620      	mov	r0, r4
 8001154:	f7ff fdbe 	bl	8000cd4 <I2C_Flush_TXDR>
        I2C_ITSlaveSeqCplt(hi2c);
 8001158:	f7ff fe45 	bl	8000de6 <I2C_ITSlaveSeqCplt>
 800115c:	e7e2      	b.n	8001124 <I2C_Slave_ISR_IT+0x38>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800115e:	6802      	ldr	r2, [r0, #0]
 8001160:	2110      	movs	r1, #16
      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8001162:	f033 7380 	bics.w	r3, r3, #16777216	; 0x1000000
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001166:	61d1      	str	r1, [r2, #28]
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001168:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800116a:	f042 0204 	orr.w	r2, r2, #4
 800116e:	6442      	str	r2, [r0, #68]	; 0x44
      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8001170:	d1d8      	bne.n	8001124 <I2C_Slave_ISR_IT+0x38>
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8001172:	6c41      	ldr	r1, [r0, #68]	; 0x44
 8001174:	f7ff fed2 	bl	8000f1c <I2C_ITError>
 8001178:	e7d4      	b.n	8001124 <I2C_Slave_ISR_IT+0x38>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 800117a:	076a      	lsls	r2, r5, #29
 800117c:	d51d      	bpl.n	80011ba <I2C_Slave_ISR_IT+0xce>
 800117e:	0770      	lsls	r0, r6, #29
 8001180:	d51b      	bpl.n	80011ba <I2C_Slave_ISR_IT+0xce>
    if (hi2c->XferCount > 0U)
 8001182:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8001184:	b292      	uxth	r2, r2
 8001186:	b17a      	cbz	r2, 80011a8 <I2C_Slave_ISR_IT+0xbc>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001188:	6822      	ldr	r2, [r4, #0]
      tmpITFlags &= ~I2C_FLAG_RXNE;
 800118a:	f025 0504 	bic.w	r5, r5, #4
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800118e:	6a51      	ldr	r1, [r2, #36]	; 0x24
 8001190:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001192:	7011      	strb	r1, [r2, #0]
      hi2c->pBuffPtr++;
 8001194:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001196:	3201      	adds	r2, #1
 8001198:	6262      	str	r2, [r4, #36]	; 0x24
      hi2c->XferSize--;
 800119a:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 800119c:	3a01      	subs	r2, #1
 800119e:	8522      	strh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 80011a0:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80011a2:	3a01      	subs	r2, #1
 80011a4:	b292      	uxth	r2, r2
 80011a6:	8562      	strh	r2, [r4, #42]	; 0x2a
    if ((hi2c->XferCount == 0U) && \
 80011a8:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80011aa:	b292      	uxth	r2, r2
 80011ac:	2a00      	cmp	r2, #0
 80011ae:	d1b9      	bne.n	8001124 <I2C_Slave_ISR_IT+0x38>
 80011b0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80011b4:	d0b6      	beq.n	8001124 <I2C_Slave_ISR_IT+0x38>
        I2C_ITSlaveSeqCplt(hi2c);
 80011b6:	4620      	mov	r0, r4
 80011b8:	e7ce      	b.n	8001158 <I2C_Slave_ISR_IT+0x6c>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 80011ba:	0729      	lsls	r1, r5, #28
 80011bc:	d505      	bpl.n	80011ca <I2C_Slave_ISR_IT+0xde>
 80011be:	0732      	lsls	r2, r6, #28
 80011c0:	d503      	bpl.n	80011ca <I2C_Slave_ISR_IT+0xde>
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 80011c2:	4620      	mov	r0, r4
 80011c4:	f7ff fe36 	bl	8000e34 <I2C_ITAddrCplt.constprop.0>
 80011c8:	e7ac      	b.n	8001124 <I2C_Slave_ISR_IT+0x38>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80011ca:	07a8      	lsls	r0, r5, #30
 80011cc:	d5aa      	bpl.n	8001124 <I2C_Slave_ISR_IT+0x38>
 80011ce:	07b1      	lsls	r1, r6, #30
 80011d0:	d5a8      	bpl.n	8001124 <I2C_Slave_ISR_IT+0x38>
    if (hi2c->XferCount > 0U)
 80011d2:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80011d4:	b292      	uxth	r2, r2
 80011d6:	b16a      	cbz	r2, 80011f4 <I2C_Slave_ISR_IT+0x108>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80011d8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80011da:	6822      	ldr	r2, [r4, #0]
 80011dc:	f813 1b01 	ldrb.w	r1, [r3], #1
 80011e0:	6291      	str	r1, [r2, #40]	; 0x28
      hi2c->pBuffPtr++;
 80011e2:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 80011e4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80011e6:	3b01      	subs	r3, #1
 80011e8:	b29b      	uxth	r3, r3
 80011ea:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 80011ec:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80011ee:	3b01      	subs	r3, #1
 80011f0:	8523      	strh	r3, [r4, #40]	; 0x28
 80011f2:	e797      	b.n	8001124 <I2C_Slave_ISR_IT+0x38>
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 80011f4:	f033 7380 	bics.w	r3, r3, #16777216	; 0x1000000
 80011f8:	d194      	bne.n	8001124 <I2C_Slave_ISR_IT+0x38>
 80011fa:	e7dc      	b.n	80011b6 <I2C_Slave_ISR_IT+0xca>
  __HAL_LOCK(hi2c);
 80011fc:	2002      	movs	r0, #2
 80011fe:	e79c      	b.n	800113a <I2C_Slave_ISR_IT+0x4e>

08001200 <HAL_I2C_ER_IRQHandler>:
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8001200:	6803      	ldr	r3, [r0, #0]
 8001202:	6999      	ldr	r1, [r3, #24]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8001204:	681a      	ldr	r2, [r3, #0]
{
 8001206:	b410      	push	{r4}
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8001208:	05cc      	lsls	r4, r1, #23
 800120a:	d508      	bpl.n	800121e <HAL_I2C_ER_IRQHandler+0x1e>
 800120c:	0614      	lsls	r4, r2, #24
 800120e:	d506      	bpl.n	800121e <HAL_I2C_ER_IRQHandler+0x1e>
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8001210:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8001212:	f044 0401 	orr.w	r4, r4, #1
 8001216:	6444      	str	r4, [r0, #68]	; 0x44
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8001218:	f44f 7480 	mov.w	r4, #256	; 0x100
 800121c:	61dc      	str	r4, [r3, #28]
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800121e:	054c      	lsls	r4, r1, #21
 8001220:	d508      	bpl.n	8001234 <HAL_I2C_ER_IRQHandler+0x34>
 8001222:	0614      	lsls	r4, r2, #24
 8001224:	d506      	bpl.n	8001234 <HAL_I2C_ER_IRQHandler+0x34>
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8001226:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8001228:	f044 0408 	orr.w	r4, r4, #8
 800122c:	6444      	str	r4, [r0, #68]	; 0x44
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800122e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8001232:	61dc      	str	r4, [r3, #28]
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8001234:	0589      	lsls	r1, r1, #22
 8001236:	d508      	bpl.n	800124a <HAL_I2C_ER_IRQHandler+0x4a>
 8001238:	0612      	lsls	r2, r2, #24
 800123a:	d506      	bpl.n	800124a <HAL_I2C_ER_IRQHandler+0x4a>
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 800123c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800123e:	f042 0202 	orr.w	r2, r2, #2
 8001242:	6442      	str	r2, [r0, #68]	; 0x44
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8001244:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001248:	61da      	str	r2, [r3, #28]
  tmperror = hi2c->ErrorCode;
 800124a:	6c41      	ldr	r1, [r0, #68]	; 0x44
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 800124c:	f011 0f0b 	tst.w	r1, #11
 8001250:	d003      	beq.n	800125a <HAL_I2C_ER_IRQHandler+0x5a>
}
 8001252:	f85d 4b04 	ldr.w	r4, [sp], #4
    I2C_ITError(hi2c, tmperror);
 8001256:	f7ff be61 	b.w	8000f1c <I2C_ITError>
}
 800125a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800125e:	4770      	bx	lr

08001260 <I2C_DMAAbort>:
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8001260:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 8001262:	b508      	push	{r3, lr}
  hi2c->hdmatx->XferAbortCallback = NULL;
 8001264:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8001266:	2300      	movs	r3, #0
 8001268:	6513      	str	r3, [r2, #80]	; 0x50
  hi2c->hdmarx->XferAbortCallback = NULL;
 800126a:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800126c:	6513      	str	r3, [r2, #80]	; 0x50
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800126e:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8001272:	2b60      	cmp	r3, #96	; 0x60
 8001274:	d105      	bne.n	8001282 <I2C_DMAAbort+0x22>
    hi2c->State = HAL_I2C_STATE_READY;
 8001276:	2320      	movs	r3, #32
 8001278:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
    HAL_I2C_AbortCpltCallback(hi2c);
 800127c:	f7ff fe4d 	bl	8000f1a <HAL_I2C_AbortCpltCallback>
}
 8001280:	bd08      	pop	{r3, pc}
    HAL_I2C_ErrorCallback(hi2c);
 8001282:	f7ff fe49 	bl	8000f18 <HAL_I2C_ErrorCallback>
}
 8001286:	e7fb      	b.n	8001280 <I2C_DMAAbort+0x20>

08001288 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001288:	b510      	push	{r4, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800128a:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 800128e:	2b20      	cmp	r3, #32
 8001290:	b2dc      	uxtb	r4, r3
 8001292:	d11d      	bne.n	80012d0 <HAL_I2CEx_ConfigAnalogFilter+0x48>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001294:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8001298:	2b01      	cmp	r3, #1
 800129a:	d019      	beq.n	80012d0 <HAL_I2CEx_ConfigAnalogFilter+0x48>

    hi2c->State = HAL_I2C_STATE_BUSY;
 800129c:	2324      	movs	r3, #36	; 0x24
 800129e:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80012a2:	6803      	ldr	r3, [r0, #0]
 80012a4:	681a      	ldr	r2, [r3, #0]
 80012a6:	f022 0201 	bic.w	r2, r2, #1
 80012aa:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80012ac:	681a      	ldr	r2, [r3, #0]
 80012ae:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80012b2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80012b4:	681a      	ldr	r2, [r3, #0]
 80012b6:	4311      	orrs	r1, r2
 80012b8:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80012ba:	681a      	ldr	r2, [r3, #0]
 80012bc:	f042 0201 	orr.w	r2, r2, #1
 80012c0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80012c2:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 80012c4:	f880 4041 	strb.w	r4, [r0, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 80012c8:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 80012cc:	4618      	mov	r0, r3
  }
  else
  {
    return HAL_BUSY;
  }
}
 80012ce:	bd10      	pop	{r4, pc}
    return HAL_BUSY;
 80012d0:	2002      	movs	r0, #2
 80012d2:	e7fc      	b.n	80012ce <HAL_I2CEx_ConfigAnalogFilter+0x46>

080012d4 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80012d4:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80012d6:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 80012da:	2b20      	cmp	r3, #32
 80012dc:	b2dc      	uxtb	r4, r3
 80012de:	d11c      	bne.n	800131a <HAL_I2CEx_ConfigDigitalFilter+0x46>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80012e0:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80012e4:	2b01      	cmp	r3, #1
 80012e6:	d018      	beq.n	800131a <HAL_I2CEx_ConfigDigitalFilter+0x46>

    hi2c->State = HAL_I2C_STATE_BUSY;
 80012e8:	2324      	movs	r3, #36	; 0x24
 80012ea:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80012ee:	6803      	ldr	r3, [r0, #0]
 80012f0:	681a      	ldr	r2, [r3, #0]
 80012f2:	f022 0201 	bic.w	r2, r2, #1
 80012f6:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80012f8:	681a      	ldr	r2, [r3, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80012fa:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80012fe:	ea42 2101 	orr.w	r1, r2, r1, lsl #8

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001302:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001304:	681a      	ldr	r2, [r3, #0]
 8001306:	f042 0201 	orr.w	r2, r2, #1
 800130a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800130c:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 800130e:	f880 4041 	strb.w	r4, [r0, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8001312:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 8001316:	4618      	mov	r0, r3
  }
  else
  {
    return HAL_BUSY;
  }
}
 8001318:	bd10      	pop	{r4, pc}
    return HAL_BUSY;
 800131a:	2002      	movs	r0, #2
 800131c:	e7fc      	b.n	8001318 <HAL_I2CEx_ConfigDigitalFilter+0x44>
	...

08001320 <HAL_PWREx_EnableOverDrive>:
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
  uint32_t tickstart = 0;

  __HAL_RCC_PWR_CLK_ENABLE();
 8001320:	4b19      	ldr	r3, [pc, #100]	; (8001388 <HAL_PWREx_EnableOverDrive+0x68>)
{
 8001322:	b537      	push	{r0, r1, r2, r4, r5, lr}
  __HAL_RCC_PWR_CLK_ENABLE();
 8001324:	6c1a      	ldr	r2, [r3, #64]	; 0x40
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8001326:	4c19      	ldr	r4, [pc, #100]	; (800138c <HAL_PWREx_EnableOverDrive+0x6c>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8001328:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800132c:	641a      	str	r2, [r3, #64]	; 0x40
 800132e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001330:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001334:	9301      	str	r3, [sp, #4]
 8001336:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_OVERDRIVE_ENABLE();
 8001338:	6823      	ldr	r3, [r4, #0]
 800133a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800133e:	6023      	str	r3, [r4, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001340:	f7ff f994 	bl	800066c <HAL_GetTick>
 8001344:	4605      	mov	r5, r0

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001346:	6863      	ldr	r3, [r4, #4]
 8001348:	03da      	lsls	r2, r3, #15
 800134a:	d50c      	bpl.n	8001366 <HAL_PWREx_EnableOverDrive+0x46>
      return HAL_TIMEOUT;
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800134c:	6823      	ldr	r3, [r4, #0]

  /* Get tick */
  tickstart = HAL_GetTick();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800134e:	4d0f      	ldr	r5, [pc, #60]	; (800138c <HAL_PWREx_EnableOverDrive+0x6c>)
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8001350:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001354:	6023      	str	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8001356:	f7ff f989 	bl	800066c <HAL_GetTick>
 800135a:	4604      	mov	r4, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800135c:	686b      	ldr	r3, [r5, #4]
 800135e:	039b      	lsls	r3, r3, #14
 8001360:	d50a      	bpl.n	8001378 <HAL_PWREx_EnableOverDrive+0x58>
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
    {
      return HAL_TIMEOUT;
    }
  } 
  return HAL_OK;
 8001362:	2000      	movs	r0, #0
 8001364:	e006      	b.n	8001374 <HAL_PWREx_EnableOverDrive+0x54>
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001366:	f7ff f981 	bl	800066c <HAL_GetTick>
 800136a:	1b40      	subs	r0, r0, r5
 800136c:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8001370:	d9e9      	bls.n	8001346 <HAL_PWREx_EnableOverDrive+0x26>
      return HAL_TIMEOUT;
 8001372:	2003      	movs	r0, #3
}
 8001374:	b003      	add	sp, #12
 8001376:	bd30      	pop	{r4, r5, pc}
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001378:	f7ff f978 	bl	800066c <HAL_GetTick>
 800137c:	1b00      	subs	r0, r0, r4
 800137e:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8001382:	d9eb      	bls.n	800135c <HAL_PWREx_EnableOverDrive+0x3c>
 8001384:	e7f5      	b.n	8001372 <HAL_PWREx_EnableOverDrive+0x52>
 8001386:	bf00      	nop
 8001388:	40023800 	.word	0x40023800
 800138c:	40007000 	.word	0x40007000

08001390 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001390:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;
  FlagStatus pwrclkchanged = RESET;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001394:	4604      	mov	r4, r0
 8001396:	b918      	cbnz	r0, 80013a0 <HAL_RCC_OscConfig+0x10>
  {
    return HAL_ERROR;
 8001398:	2001      	movs	r0, #1
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 800139a:	b002      	add	sp, #8
 800139c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80013a0:	6803      	ldr	r3, [r0, #0]
 80013a2:	07db      	lsls	r3, r3, #31
 80013a4:	d410      	bmi.n	80013c8 <HAL_RCC_OscConfig+0x38>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80013a6:	6823      	ldr	r3, [r4, #0]
 80013a8:	079f      	lsls	r7, r3, #30
 80013aa:	d461      	bmi.n	8001470 <HAL_RCC_OscConfig+0xe0>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80013ac:	6823      	ldr	r3, [r4, #0]
 80013ae:	0719      	lsls	r1, r3, #28
 80013b0:	f100 80a8 	bmi.w	8001504 <HAL_RCC_OscConfig+0x174>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80013b4:	6823      	ldr	r3, [r4, #0]
 80013b6:	075a      	lsls	r2, r3, #29
 80013b8:	f100 80c9 	bmi.w	800154e <HAL_RCC_OscConfig+0x1be>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80013bc:	69a2      	ldr	r2, [r4, #24]
 80013be:	2a00      	cmp	r2, #0
 80013c0:	f040 8132 	bne.w	8001628 <HAL_RCC_OscConfig+0x298>
  return HAL_OK;
 80013c4:	2000      	movs	r0, #0
 80013c6:	e7e8      	b.n	800139a <HAL_RCC_OscConfig+0xa>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80013c8:	4b95      	ldr	r3, [pc, #596]	; (8001620 <HAL_RCC_OscConfig+0x290>)
 80013ca:	689a      	ldr	r2, [r3, #8]
 80013cc:	f002 020c 	and.w	r2, r2, #12
 80013d0:	2a04      	cmp	r2, #4
 80013d2:	d007      	beq.n	80013e4 <HAL_RCC_OscConfig+0x54>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80013d4:	689a      	ldr	r2, [r3, #8]
 80013d6:	f002 020c 	and.w	r2, r2, #12
 80013da:	2a08      	cmp	r2, #8
 80013dc:	d10a      	bne.n	80013f4 <HAL_RCC_OscConfig+0x64>
 80013de:	685a      	ldr	r2, [r3, #4]
 80013e0:	0256      	lsls	r6, r2, #9
 80013e2:	d507      	bpl.n	80013f4 <HAL_RCC_OscConfig+0x64>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013e4:	4b8e      	ldr	r3, [pc, #568]	; (8001620 <HAL_RCC_OscConfig+0x290>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	039d      	lsls	r5, r3, #14
 80013ea:	d5dc      	bpl.n	80013a6 <HAL_RCC_OscConfig+0x16>
 80013ec:	6863      	ldr	r3, [r4, #4]
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d1d9      	bne.n	80013a6 <HAL_RCC_OscConfig+0x16>
 80013f2:	e7d1      	b.n	8001398 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80013f4:	6862      	ldr	r2, [r4, #4]
 80013f6:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 80013fa:	d111      	bne.n	8001420 <HAL_RCC_OscConfig+0x90>
 80013fc:	681a      	ldr	r2, [r3, #0]
 80013fe:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001402:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001404:	f7ff f932 	bl	800066c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001408:	4e85      	ldr	r6, [pc, #532]	; (8001620 <HAL_RCC_OscConfig+0x290>)
        tickstart = HAL_GetTick();
 800140a:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800140c:	6833      	ldr	r3, [r6, #0]
 800140e:	0398      	lsls	r0, r3, #14
 8001410:	d4c9      	bmi.n	80013a6 <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001412:	f7ff f92b 	bl	800066c <HAL_GetTick>
 8001416:	1b40      	subs	r0, r0, r5
 8001418:	2864      	cmp	r0, #100	; 0x64
 800141a:	d9f7      	bls.n	800140c <HAL_RCC_OscConfig+0x7c>
            return HAL_TIMEOUT;
 800141c:	2003      	movs	r0, #3
 800141e:	e7bc      	b.n	800139a <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001420:	4d7f      	ldr	r5, [pc, #508]	; (8001620 <HAL_RCC_OscConfig+0x290>)
 8001422:	682b      	ldr	r3, [r5, #0]
 8001424:	b992      	cbnz	r2, 800144c <HAL_RCC_OscConfig+0xbc>
 8001426:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800142a:	602b      	str	r3, [r5, #0]
 800142c:	682b      	ldr	r3, [r5, #0]
 800142e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001432:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001434:	f7ff f91a 	bl	800066c <HAL_GetTick>
 8001438:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800143a:	682b      	ldr	r3, [r5, #0]
 800143c:	0399      	lsls	r1, r3, #14
 800143e:	d5b2      	bpl.n	80013a6 <HAL_RCC_OscConfig+0x16>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001440:	f7ff f914 	bl	800066c <HAL_GetTick>
 8001444:	1b80      	subs	r0, r0, r6
 8001446:	2864      	cmp	r0, #100	; 0x64
 8001448:	d9f7      	bls.n	800143a <HAL_RCC_OscConfig+0xaa>
 800144a:	e7e7      	b.n	800141c <HAL_RCC_OscConfig+0x8c>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800144c:	f5b2 2fa0 	cmp.w	r2, #327680	; 0x50000
 8001450:	d107      	bne.n	8001462 <HAL_RCC_OscConfig+0xd2>
 8001452:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001456:	602b      	str	r3, [r5, #0]
 8001458:	682b      	ldr	r3, [r5, #0]
 800145a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800145e:	602b      	str	r3, [r5, #0]
 8001460:	e7d0      	b.n	8001404 <HAL_RCC_OscConfig+0x74>
 8001462:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001466:	602b      	str	r3, [r5, #0]
 8001468:	682b      	ldr	r3, [r5, #0]
 800146a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800146e:	e7f6      	b.n	800145e <HAL_RCC_OscConfig+0xce>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001470:	4b6b      	ldr	r3, [pc, #428]	; (8001620 <HAL_RCC_OscConfig+0x290>)
 8001472:	689a      	ldr	r2, [r3, #8]
 8001474:	f012 0f0c 	tst.w	r2, #12
 8001478:	d007      	beq.n	800148a <HAL_RCC_OscConfig+0xfa>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800147a:	689a      	ldr	r2, [r3, #8]
 800147c:	f002 020c 	and.w	r2, r2, #12
 8001480:	2a08      	cmp	r2, #8
 8001482:	d112      	bne.n	80014aa <HAL_RCC_OscConfig+0x11a>
 8001484:	685a      	ldr	r2, [r3, #4]
 8001486:	0252      	lsls	r2, r2, #9
 8001488:	d40f      	bmi.n	80014aa <HAL_RCC_OscConfig+0x11a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800148a:	4a65      	ldr	r2, [pc, #404]	; (8001620 <HAL_RCC_OscConfig+0x290>)
 800148c:	6813      	ldr	r3, [r2, #0]
 800148e:	079b      	lsls	r3, r3, #30
 8001490:	d503      	bpl.n	800149a <HAL_RCC_OscConfig+0x10a>
 8001492:	68e3      	ldr	r3, [r4, #12]
 8001494:	2b01      	cmp	r3, #1
 8001496:	f47f af7f 	bne.w	8001398 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800149a:	6813      	ldr	r3, [r2, #0]
 800149c:	6921      	ldr	r1, [r4, #16]
 800149e:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80014a2:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80014a6:	6013      	str	r3, [r2, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80014a8:	e780      	b.n	80013ac <HAL_RCC_OscConfig+0x1c>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80014aa:	68e2      	ldr	r2, [r4, #12]
 80014ac:	b1c2      	cbz	r2, 80014e0 <HAL_RCC_OscConfig+0x150>
        __HAL_RCC_HSI_ENABLE();
 80014ae:	681a      	ldr	r2, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014b0:	4d5b      	ldr	r5, [pc, #364]	; (8001620 <HAL_RCC_OscConfig+0x290>)
        __HAL_RCC_HSI_ENABLE();
 80014b2:	f042 0201 	orr.w	r2, r2, #1
 80014b6:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80014b8:	f7ff f8d8 	bl	800066c <HAL_GetTick>
 80014bc:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014be:	682b      	ldr	r3, [r5, #0]
 80014c0:	079f      	lsls	r7, r3, #30
 80014c2:	d507      	bpl.n	80014d4 <HAL_RCC_OscConfig+0x144>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014c4:	682b      	ldr	r3, [r5, #0]
 80014c6:	6922      	ldr	r2, [r4, #16]
 80014c8:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80014cc:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80014d0:	602b      	str	r3, [r5, #0]
 80014d2:	e76b      	b.n	80013ac <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80014d4:	f7ff f8ca 	bl	800066c <HAL_GetTick>
 80014d8:	1b80      	subs	r0, r0, r6
 80014da:	2802      	cmp	r0, #2
 80014dc:	d9ef      	bls.n	80014be <HAL_RCC_OscConfig+0x12e>
 80014de:	e79d      	b.n	800141c <HAL_RCC_OscConfig+0x8c>
        __HAL_RCC_HSI_DISABLE();
 80014e0:	681a      	ldr	r2, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80014e2:	4e4f      	ldr	r6, [pc, #316]	; (8001620 <HAL_RCC_OscConfig+0x290>)
        __HAL_RCC_HSI_DISABLE();
 80014e4:	f022 0201 	bic.w	r2, r2, #1
 80014e8:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80014ea:	f7ff f8bf 	bl	800066c <HAL_GetTick>
 80014ee:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80014f0:	6833      	ldr	r3, [r6, #0]
 80014f2:	0798      	lsls	r0, r3, #30
 80014f4:	f57f af5a 	bpl.w	80013ac <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80014f8:	f7ff f8b8 	bl	800066c <HAL_GetTick>
 80014fc:	1b40      	subs	r0, r0, r5
 80014fe:	2802      	cmp	r0, #2
 8001500:	d9f6      	bls.n	80014f0 <HAL_RCC_OscConfig+0x160>
 8001502:	e78b      	b.n	800141c <HAL_RCC_OscConfig+0x8c>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001504:	6963      	ldr	r3, [r4, #20]
 8001506:	4d46      	ldr	r5, [pc, #280]	; (8001620 <HAL_RCC_OscConfig+0x290>)
 8001508:	b183      	cbz	r3, 800152c <HAL_RCC_OscConfig+0x19c>
      __HAL_RCC_LSI_ENABLE();
 800150a:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800150c:	f043 0301 	orr.w	r3, r3, #1
 8001510:	676b      	str	r3, [r5, #116]	; 0x74
      tickstart = HAL_GetTick();
 8001512:	f7ff f8ab 	bl	800066c <HAL_GetTick>
 8001516:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001518:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800151a:	079b      	lsls	r3, r3, #30
 800151c:	f53f af4a 	bmi.w	80013b4 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001520:	f7ff f8a4 	bl	800066c <HAL_GetTick>
 8001524:	1b80      	subs	r0, r0, r6
 8001526:	2802      	cmp	r0, #2
 8001528:	d9f6      	bls.n	8001518 <HAL_RCC_OscConfig+0x188>
 800152a:	e777      	b.n	800141c <HAL_RCC_OscConfig+0x8c>
      __HAL_RCC_LSI_DISABLE();
 800152c:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800152e:	f023 0301 	bic.w	r3, r3, #1
 8001532:	676b      	str	r3, [r5, #116]	; 0x74
      tickstart = HAL_GetTick();
 8001534:	f7ff f89a 	bl	800066c <HAL_GetTick>
 8001538:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800153a:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800153c:	079f      	lsls	r7, r3, #30
 800153e:	f57f af39 	bpl.w	80013b4 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001542:	f7ff f893 	bl	800066c <HAL_GetTick>
 8001546:	1b80      	subs	r0, r0, r6
 8001548:	2802      	cmp	r0, #2
 800154a:	d9f6      	bls.n	800153a <HAL_RCC_OscConfig+0x1aa>
 800154c:	e766      	b.n	800141c <HAL_RCC_OscConfig+0x8c>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800154e:	4b34      	ldr	r3, [pc, #208]	; (8001620 <HAL_RCC_OscConfig+0x290>)
 8001550:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001552:	00d0      	lsls	r0, r2, #3
 8001554:	d427      	bmi.n	80015a6 <HAL_RCC_OscConfig+0x216>
      __HAL_RCC_PWR_CLK_ENABLE();
 8001556:	6c1a      	ldr	r2, [r3, #64]	; 0x40
      pwrclkchanged = SET;
 8001558:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 800155a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800155e:	641a      	str	r2, [r3, #64]	; 0x40
 8001560:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001562:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001566:	9301      	str	r3, [sp, #4]
 8001568:	9b01      	ldr	r3, [sp, #4]
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800156a:	4d2e      	ldr	r5, [pc, #184]	; (8001624 <HAL_RCC_OscConfig+0x294>)
 800156c:	682b      	ldr	r3, [r5, #0]
 800156e:	05d9      	lsls	r1, r3, #23
 8001570:	d51b      	bpl.n	80015aa <HAL_RCC_OscConfig+0x21a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001572:	68a3      	ldr	r3, [r4, #8]
 8001574:	4d2a      	ldr	r5, [pc, #168]	; (8001620 <HAL_RCC_OscConfig+0x290>)
 8001576:	2b01      	cmp	r3, #1
 8001578:	d127      	bne.n	80015ca <HAL_RCC_OscConfig+0x23a>
 800157a:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800157c:	f043 0301 	orr.w	r3, r3, #1
 8001580:	672b      	str	r3, [r5, #112]	; 0x70
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001582:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8001586:	f7ff f871 	bl	800066c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800158a:	4e25      	ldr	r6, [pc, #148]	; (8001620 <HAL_RCC_OscConfig+0x290>)
      tickstart = HAL_GetTick();
 800158c:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800158e:	6f33      	ldr	r3, [r6, #112]	; 0x70
 8001590:	079b      	lsls	r3, r3, #30
 8001592:	d53f      	bpl.n	8001614 <HAL_RCC_OscConfig+0x284>
    if(pwrclkchanged == SET)
 8001594:	2f00      	cmp	r7, #0
 8001596:	f43f af11 	beq.w	80013bc <HAL_RCC_OscConfig+0x2c>
      __HAL_RCC_PWR_CLK_DISABLE();
 800159a:	4a21      	ldr	r2, [pc, #132]	; (8001620 <HAL_RCC_OscConfig+0x290>)
 800159c:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800159e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80015a2:	6413      	str	r3, [r2, #64]	; 0x40
 80015a4:	e70a      	b.n	80013bc <HAL_RCC_OscConfig+0x2c>
  FlagStatus pwrclkchanged = RESET;
 80015a6:	2700      	movs	r7, #0
 80015a8:	e7df      	b.n	800156a <HAL_RCC_OscConfig+0x1da>
      PWR->CR1 |= PWR_CR1_DBP;
 80015aa:	682b      	ldr	r3, [r5, #0]
 80015ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80015b0:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 80015b2:	f7ff f85b 	bl	800066c <HAL_GetTick>
 80015b6:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80015b8:	682b      	ldr	r3, [r5, #0]
 80015ba:	05da      	lsls	r2, r3, #23
 80015bc:	d4d9      	bmi.n	8001572 <HAL_RCC_OscConfig+0x1e2>
        if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80015be:	f7ff f855 	bl	800066c <HAL_GetTick>
 80015c2:	1b80      	subs	r0, r0, r6
 80015c4:	2864      	cmp	r0, #100	; 0x64
 80015c6:	d9f7      	bls.n	80015b8 <HAL_RCC_OscConfig+0x228>
 80015c8:	e728      	b.n	800141c <HAL_RCC_OscConfig+0x8c>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80015ca:	b9ab      	cbnz	r3, 80015f8 <HAL_RCC_OscConfig+0x268>
 80015cc:	6f2b      	ldr	r3, [r5, #112]	; 0x70
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80015ce:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80015d2:	f023 0301 	bic.w	r3, r3, #1
 80015d6:	672b      	str	r3, [r5, #112]	; 0x70
 80015d8:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80015da:	f023 0304 	bic.w	r3, r3, #4
 80015de:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 80015e0:	f7ff f844 	bl	800066c <HAL_GetTick>
 80015e4:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015e6:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80015e8:	0798      	lsls	r0, r3, #30
 80015ea:	d5d3      	bpl.n	8001594 <HAL_RCC_OscConfig+0x204>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80015ec:	f7ff f83e 	bl	800066c <HAL_GetTick>
 80015f0:	1b80      	subs	r0, r0, r6
 80015f2:	4540      	cmp	r0, r8
 80015f4:	d9f7      	bls.n	80015e6 <HAL_RCC_OscConfig+0x256>
 80015f6:	e711      	b.n	800141c <HAL_RCC_OscConfig+0x8c>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80015f8:	2b05      	cmp	r3, #5
 80015fa:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80015fc:	d103      	bne.n	8001606 <HAL_RCC_OscConfig+0x276>
 80015fe:	f043 0304 	orr.w	r3, r3, #4
 8001602:	672b      	str	r3, [r5, #112]	; 0x70
 8001604:	e7b9      	b.n	800157a <HAL_RCC_OscConfig+0x1ea>
 8001606:	f023 0301 	bic.w	r3, r3, #1
 800160a:	672b      	str	r3, [r5, #112]	; 0x70
 800160c:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800160e:	f023 0304 	bic.w	r3, r3, #4
 8001612:	e7b5      	b.n	8001580 <HAL_RCC_OscConfig+0x1f0>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001614:	f7ff f82a 	bl	800066c <HAL_GetTick>
 8001618:	1b40      	subs	r0, r0, r5
 800161a:	4540      	cmp	r0, r8
 800161c:	d9b7      	bls.n	800158e <HAL_RCC_OscConfig+0x1fe>
 800161e:	e6fd      	b.n	800141c <HAL_RCC_OscConfig+0x8c>
 8001620:	40023800 	.word	0x40023800
 8001624:	40007000 	.word	0x40007000
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001628:	4d24      	ldr	r5, [pc, #144]	; (80016bc <HAL_RCC_OscConfig+0x32c>)
 800162a:	68ab      	ldr	r3, [r5, #8]
 800162c:	f003 030c 	and.w	r3, r3, #12
 8001630:	2b08      	cmp	r3, #8
 8001632:	f43f aeb1 	beq.w	8001398 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_PLL_DISABLE();
 8001636:	682b      	ldr	r3, [r5, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001638:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 800163a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800163e:	602b      	str	r3, [r5, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001640:	d12f      	bne.n	80016a2 <HAL_RCC_OscConfig+0x312>
        tickstart = HAL_GetTick();
 8001642:	f7ff f813 	bl	800066c <HAL_GetTick>
 8001646:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001648:	682b      	ldr	r3, [r5, #0]
 800164a:	0199      	lsls	r1, r3, #6
 800164c:	d423      	bmi.n	8001696 <HAL_RCC_OscConfig+0x306>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800164e:	e9d4 3207 	ldrd	r3, r2, [r4, #28]
 8001652:	4313      	orrs	r3, r2
 8001654:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001656:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 800165a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800165c:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8001660:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8001662:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 8001666:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001668:	0852      	lsrs	r2, r2, #1
 800166a:	3a01      	subs	r2, #1
 800166c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001670:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8001672:	682b      	ldr	r3, [r5, #0]
 8001674:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001678:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800167a:	f7fe fff7 	bl	800066c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800167e:	4d0f      	ldr	r5, [pc, #60]	; (80016bc <HAL_RCC_OscConfig+0x32c>)
        tickstart = HAL_GetTick();
 8001680:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001682:	682b      	ldr	r3, [r5, #0]
 8001684:	019a      	lsls	r2, r3, #6
 8001686:	f53f ae9d 	bmi.w	80013c4 <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800168a:	f7fe ffef 	bl	800066c <HAL_GetTick>
 800168e:	1b00      	subs	r0, r0, r4
 8001690:	2802      	cmp	r0, #2
 8001692:	d9f6      	bls.n	8001682 <HAL_RCC_OscConfig+0x2f2>
 8001694:	e6c2      	b.n	800141c <HAL_RCC_OscConfig+0x8c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001696:	f7fe ffe9 	bl	800066c <HAL_GetTick>
 800169a:	1b80      	subs	r0, r0, r6
 800169c:	2802      	cmp	r0, #2
 800169e:	d9d3      	bls.n	8001648 <HAL_RCC_OscConfig+0x2b8>
 80016a0:	e6bc      	b.n	800141c <HAL_RCC_OscConfig+0x8c>
        tickstart = HAL_GetTick();
 80016a2:	f7fe ffe3 	bl	800066c <HAL_GetTick>
 80016a6:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016a8:	682b      	ldr	r3, [r5, #0]
 80016aa:	019b      	lsls	r3, r3, #6
 80016ac:	f57f ae8a 	bpl.w	80013c4 <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016b0:	f7fe ffdc 	bl	800066c <HAL_GetTick>
 80016b4:	1b00      	subs	r0, r0, r4
 80016b6:	2802      	cmp	r0, #2
 80016b8:	d9f6      	bls.n	80016a8 <HAL_RCC_OscConfig+0x318>
 80016ba:	e6af      	b.n	800141c <HAL_RCC_OscConfig+0x8c>
 80016bc:	40023800 	.word	0x40023800

080016c0 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
  uint32_t sysclockfreq = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80016c0:	4913      	ldr	r1, [pc, #76]	; (8001710 <HAL_RCC_GetSysClockFreq+0x50>)
{
 80016c2:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80016c4:	688b      	ldr	r3, [r1, #8]
 80016c6:	f003 030c 	and.w	r3, r3, #12
 80016ca:	2b04      	cmp	r3, #4
 80016cc:	d01b      	beq.n	8001706 <HAL_RCC_GetSysClockFreq+0x46>
 80016ce:	2b08      	cmp	r3, #8
 80016d0:	d11b      	bne.n	800170a <HAL_RCC_GetSysClockFreq+0x4a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80016d2:	684a      	ldr	r2, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80016d4:	684b      	ldr	r3, [r1, #4]
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80016d6:	6849      	ldr	r1, [r1, #4]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80016d8:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80016dc:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80016e0:	f3c1 1188 	ubfx	r1, r1, #6, #9
 80016e4:	bf1a      	itte	ne
 80016e6:	480b      	ldrne	r0, [pc, #44]	; (8001714 <HAL_RCC_GetSysClockFreq+0x54>)
 80016e8:	2300      	movne	r3, #0
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80016ea:	480b      	ldreq	r0, [pc, #44]	; (8001718 <HAL_RCC_GetSysClockFreq+0x58>)
 80016ec:	fba1 0100 	umull	r0, r1, r1, r0
 80016f0:	f7fe fdfe 	bl	80002f0 <__aeabi_uldivmod>
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1 ) *2);
 80016f4:	4b06      	ldr	r3, [pc, #24]	; (8001710 <HAL_RCC_GetSysClockFreq+0x50>)
 80016f6:	685b      	ldr	r3, [r3, #4]
 80016f8:	f3c3 4301 	ubfx	r3, r3, #16, #2
 80016fc:	3301      	adds	r3, #1
 80016fe:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco/pllp;
 8001700:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8001704:	bd08      	pop	{r3, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001706:	4803      	ldr	r0, [pc, #12]	; (8001714 <HAL_RCC_GetSysClockFreq+0x54>)
 8001708:	e7fc      	b.n	8001704 <HAL_RCC_GetSysClockFreq+0x44>
      sysclockfreq = HSI_VALUE;
 800170a:	4803      	ldr	r0, [pc, #12]	; (8001718 <HAL_RCC_GetSysClockFreq+0x58>)
  return sysclockfreq;
 800170c:	e7fa      	b.n	8001704 <HAL_RCC_GetSysClockFreq+0x44>
 800170e:	bf00      	nop
 8001710:	40023800 	.word	0x40023800
 8001714:	017d7840 	.word	0x017d7840
 8001718:	00f42400 	.word	0x00f42400

0800171c <HAL_RCC_ClockConfig>:
{
 800171c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001720:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8001722:	4604      	mov	r4, r0
 8001724:	b910      	cbnz	r0, 800172c <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8001726:	2001      	movs	r0, #1
}
 8001728:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800172c:	4a45      	ldr	r2, [pc, #276]	; (8001844 <HAL_RCC_ClockConfig+0x128>)
 800172e:	6813      	ldr	r3, [r2, #0]
 8001730:	f003 030f 	and.w	r3, r3, #15
 8001734:	428b      	cmp	r3, r1
 8001736:	d327      	bcc.n	8001788 <HAL_RCC_ClockConfig+0x6c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001738:	6822      	ldr	r2, [r4, #0]
 800173a:	0797      	lsls	r7, r2, #30
 800173c:	d42f      	bmi.n	800179e <HAL_RCC_ClockConfig+0x82>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800173e:	07d0      	lsls	r0, r2, #31
 8001740:	d443      	bmi.n	80017ca <HAL_RCC_ClockConfig+0xae>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001742:	4a40      	ldr	r2, [pc, #256]	; (8001844 <HAL_RCC_ClockConfig+0x128>)
 8001744:	6813      	ldr	r3, [r2, #0]
 8001746:	f003 030f 	and.w	r3, r3, #15
 800174a:	42ab      	cmp	r3, r5
 800174c:	d866      	bhi.n	800181c <HAL_RCC_ClockConfig+0x100>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800174e:	6822      	ldr	r2, [r4, #0]
 8001750:	0751      	lsls	r1, r2, #29
 8001752:	d46f      	bmi.n	8001834 <HAL_RCC_ClockConfig+0x118>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001754:	0713      	lsls	r3, r2, #28
 8001756:	d507      	bpl.n	8001768 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001758:	4a3b      	ldr	r2, [pc, #236]	; (8001848 <HAL_RCC_ClockConfig+0x12c>)
 800175a:	6921      	ldr	r1, [r4, #16]
 800175c:	6893      	ldr	r3, [r2, #8]
 800175e:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8001762:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001766:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001768:	f7ff ffaa 	bl	80016c0 <HAL_RCC_GetSysClockFreq>
 800176c:	4b36      	ldr	r3, [pc, #216]	; (8001848 <HAL_RCC_ClockConfig+0x12c>)
 800176e:	4a37      	ldr	r2, [pc, #220]	; (800184c <HAL_RCC_ClockConfig+0x130>)
 8001770:	689b      	ldr	r3, [r3, #8]
 8001772:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001776:	5cd3      	ldrb	r3, [r2, r3]
 8001778:	40d8      	lsrs	r0, r3
 800177a:	4b35      	ldr	r3, [pc, #212]	; (8001850 <HAL_RCC_ClockConfig+0x134>)
 800177c:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 800177e:	2000      	movs	r0, #0
 8001780:	f7fe ff38 	bl	80005f4 <HAL_InitTick>
  return HAL_OK;
 8001784:	2000      	movs	r0, #0
 8001786:	e7cf      	b.n	8001728 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001788:	6813      	ldr	r3, [r2, #0]
 800178a:	f023 030f 	bic.w	r3, r3, #15
 800178e:	430b      	orrs	r3, r1
 8001790:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001792:	6813      	ldr	r3, [r2, #0]
 8001794:	f003 030f 	and.w	r3, r3, #15
 8001798:	428b      	cmp	r3, r1
 800179a:	d1c4      	bne.n	8001726 <HAL_RCC_ClockConfig+0xa>
 800179c:	e7cc      	b.n	8001738 <HAL_RCC_ClockConfig+0x1c>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800179e:	f012 0f04 	tst.w	r2, #4
 80017a2:	4b29      	ldr	r3, [pc, #164]	; (8001848 <HAL_RCC_ClockConfig+0x12c>)
 80017a4:	d003      	beq.n	80017ae <HAL_RCC_ClockConfig+0x92>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80017a6:	6899      	ldr	r1, [r3, #8]
 80017a8:	f441 51e0 	orr.w	r1, r1, #7168	; 0x1c00
 80017ac:	6099      	str	r1, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017ae:	0716      	lsls	r6, r2, #28
 80017b0:	d503      	bpl.n	80017ba <HAL_RCC_ClockConfig+0x9e>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80017b2:	6899      	ldr	r1, [r3, #8]
 80017b4:	f441 4160 	orr.w	r1, r1, #57344	; 0xe000
 80017b8:	6099      	str	r1, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80017ba:	4923      	ldr	r1, [pc, #140]	; (8001848 <HAL_RCC_ClockConfig+0x12c>)
 80017bc:	68a0      	ldr	r0, [r4, #8]
 80017be:	688b      	ldr	r3, [r1, #8]
 80017c0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80017c4:	4303      	orrs	r3, r0
 80017c6:	608b      	str	r3, [r1, #8]
 80017c8:	e7b9      	b.n	800173e <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80017ca:	6861      	ldr	r1, [r4, #4]
 80017cc:	4b1e      	ldr	r3, [pc, #120]	; (8001848 <HAL_RCC_ClockConfig+0x12c>)
 80017ce:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017d0:	681a      	ldr	r2, [r3, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80017d2:	d11b      	bne.n	800180c <HAL_RCC_ClockConfig+0xf0>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017d4:	f412 3f00 	tst.w	r2, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017d8:	d0a5      	beq.n	8001726 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80017da:	689a      	ldr	r2, [r3, #8]
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017dc:	f241 3888 	movw	r8, #5000	; 0x1388
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017e0:	4f19      	ldr	r7, [pc, #100]	; (8001848 <HAL_RCC_ClockConfig+0x12c>)
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80017e2:	f022 0203 	bic.w	r2, r2, #3
 80017e6:	430a      	orrs	r2, r1
 80017e8:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 80017ea:	f7fe ff3f 	bl	800066c <HAL_GetTick>
 80017ee:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017f0:	68bb      	ldr	r3, [r7, #8]
 80017f2:	6862      	ldr	r2, [r4, #4]
 80017f4:	f003 030c 	and.w	r3, r3, #12
 80017f8:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80017fc:	d0a1      	beq.n	8001742 <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017fe:	f7fe ff35 	bl	800066c <HAL_GetTick>
 8001802:	1b80      	subs	r0, r0, r6
 8001804:	4540      	cmp	r0, r8
 8001806:	d9f3      	bls.n	80017f0 <HAL_RCC_ClockConfig+0xd4>
        return HAL_TIMEOUT;
 8001808:	2003      	movs	r0, #3
 800180a:	e78d      	b.n	8001728 <HAL_RCC_ClockConfig+0xc>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800180c:	2902      	cmp	r1, #2
 800180e:	d102      	bne.n	8001816 <HAL_RCC_ClockConfig+0xfa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001810:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8001814:	e7e0      	b.n	80017d8 <HAL_RCC_ClockConfig+0xbc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001816:	f012 0f02 	tst.w	r2, #2
 800181a:	e7dd      	b.n	80017d8 <HAL_RCC_ClockConfig+0xbc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800181c:	6813      	ldr	r3, [r2, #0]
 800181e:	f023 030f 	bic.w	r3, r3, #15
 8001822:	432b      	orrs	r3, r5
 8001824:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001826:	6813      	ldr	r3, [r2, #0]
 8001828:	f003 030f 	and.w	r3, r3, #15
 800182c:	42ab      	cmp	r3, r5
 800182e:	f47f af7a 	bne.w	8001726 <HAL_RCC_ClockConfig+0xa>
 8001832:	e78c      	b.n	800174e <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001834:	4904      	ldr	r1, [pc, #16]	; (8001848 <HAL_RCC_ClockConfig+0x12c>)
 8001836:	68e0      	ldr	r0, [r4, #12]
 8001838:	688b      	ldr	r3, [r1, #8]
 800183a:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 800183e:	4303      	orrs	r3, r0
 8001840:	608b      	str	r3, [r1, #8]
 8001842:	e787      	b.n	8001754 <HAL_RCC_ClockConfig+0x38>
 8001844:	40023c00 	.word	0x40023c00
 8001848:	40023800 	.word	0x40023800
 800184c:	08006180 	.word	0x08006180
 8001850:	20000008 	.word	0x20000008

08001854 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8001854:	6803      	ldr	r3, [r0, #0]
{
 8001856:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800185a:	f013 0601 	ands.w	r6, r3, #1
{
 800185e:	4604      	mov	r4, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8001860:	d00b      	beq.n	800187a <HAL_RCCEx_PeriphCLKConfig+0x26>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8001862:	4ab3      	ldr	r2, [pc, #716]	; (8001b30 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8001864:	6891      	ldr	r1, [r2, #8]
 8001866:	f421 0100 	bic.w	r1, r1, #8388608	; 0x800000
 800186a:	6091      	str	r1, [r2, #8]
 800186c:	6b46      	ldr	r6, [r0, #52]	; 0x34
 800186e:	6891      	ldr	r1, [r2, #8]
 8001870:	4331      	orrs	r1, r6

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8001872:	fab6 f686 	clz	r6, r6
 8001876:	0976      	lsrs	r6, r6, #5
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8001878:	6091      	str	r1, [r2, #8]
      plli2sused = 1;
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800187a:	f413 2500 	ands.w	r5, r3, #524288	; 0x80000
 800187e:	d012      	beq.n	80018a6 <HAL_RCCEx_PeriphCLKConfig+0x52>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001880:	49ab      	ldr	r1, [pc, #684]	; (8001b30 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8001882:	6be5      	ldr	r5, [r4, #60]	; 0x3c
 8001884:	f8d1 208c 	ldr.w	r2, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8001888:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800188c:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
    {
      plli2sused = 1;
 8001890:	bf08      	it	eq
 8001892:	2601      	moveq	r6, #1
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001894:	ea42 0205 	orr.w	r2, r2, r5
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8001898:	bf16      	itet	ne
 800189a:	fab5 f585 	clzne	r5, r5
  uint32_t pllsaiused = 0;
 800189e:	2500      	moveq	r5, #0
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80018a0:	096d      	lsrne	r5, r5, #5
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80018a2:	f8c1 208c 	str.w	r2, [r1, #140]	; 0x8c
      pllsaiused = 1;
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80018a6:	02df      	lsls	r7, r3, #11
 80018a8:	d510      	bpl.n	80018cc <HAL_RCCEx_PeriphCLKConfig+0x78>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80018aa:	48a1      	ldr	r0, [pc, #644]	; (8001b30 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 80018ac:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80018ae:	f8d0 208c 	ldr.w	r2, [r0, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80018b2:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80018b6:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 80018ba:	ea42 0201 	orr.w	r2, r2, r1
 80018be:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80018c2:	f000 81a7 	beq.w	8001c14 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
      plli2sused = 1;
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
    {
      pllsaiused = 1;
 80018c6:	2900      	cmp	r1, #0
 80018c8:	bf08      	it	eq
 80018ca:	2501      	moveq	r5, #1
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
  {
      plli2sused = 1;
 80018cc:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 80018d0:	bf18      	it	ne
 80018d2:	2601      	movne	r6, #1
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80018d4:	0698      	lsls	r0, r3, #26
 80018d6:	d531      	bpl.n	800193c <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80018d8:	4b95      	ldr	r3, [pc, #596]	; (8001b30 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80018da:	4f96      	ldr	r7, [pc, #600]	; (8001b34 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
    __HAL_RCC_PWR_CLK_ENABLE();
 80018dc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80018de:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80018e2:	641a      	str	r2, [r3, #64]	; 0x40
 80018e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018ea:	9301      	str	r3, [sp, #4]
 80018ec:	9b01      	ldr	r3, [sp, #4]
    PWR->CR1 |= PWR_CR1_DBP;
 80018ee:	683b      	ldr	r3, [r7, #0]
 80018f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80018f4:	603b      	str	r3, [r7, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80018f6:	f7fe feb9 	bl	800066c <HAL_GetTick>
 80018fa:	4680      	mov	r8, r0

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80018fc:	683b      	ldr	r3, [r7, #0]
 80018fe:	05d9      	lsls	r1, r3, #23
 8001900:	f140 818a 	bpl.w	8001c18 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
        return HAL_TIMEOUT;
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001904:	4f8a      	ldr	r7, [pc, #552]	; (8001b30 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8001906:	6f3b      	ldr	r3, [r7, #112]	; 0x70

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001908:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 800190c:	f040 818f 	bne.w	8001c2e <HAL_RCCEx_PeriphCLKConfig+0x3da>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001910:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001912:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8001916:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 800191a:	4a85      	ldr	r2, [pc, #532]	; (8001b30 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 800191c:	f040 81ad 	bne.w	8001c7a <HAL_RCCEx_PeriphCLKConfig+0x426>
 8001920:	6891      	ldr	r1, [r2, #8]
 8001922:	f023 4070 	bic.w	r0, r3, #4026531840	; 0xf0000000
 8001926:	f421 11f8 	bic.w	r1, r1, #2031616	; 0x1f0000
 800192a:	f420 7040 	bic.w	r0, r0, #768	; 0x300
 800192e:	4301      	orrs	r1, r0
 8001930:	6091      	str	r1, [r2, #8]
 8001932:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001936:	6f11      	ldr	r1, [r2, #112]	; 0x70
 8001938:	430b      	orrs	r3, r1
 800193a:	6713      	str	r3, [r2, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800193c:	6823      	ldr	r3, [r4, #0]
 800193e:	06df      	lsls	r7, r3, #27
 8001940:	d50c      	bpl.n	800195c <HAL_RCCEx_PeriphCLKConfig+0x108>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8001942:	4a7b      	ldr	r2, [pc, #492]	; (8001b30 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8001944:	f8d2 108c 	ldr.w	r1, [r2, #140]	; 0x8c
 8001948:	f021 7180 	bic.w	r1, r1, #16777216	; 0x1000000
 800194c:	f8c2 108c 	str.w	r1, [r2, #140]	; 0x8c
 8001950:	f8d2 108c 	ldr.w	r1, [r2, #140]	; 0x8c
 8001954:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8001956:	4301      	orrs	r1, r0
 8001958:	f8c2 108c 	str.w	r1, [r2, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800195c:	0458      	lsls	r0, r3, #17
 800195e:	d508      	bpl.n	8001972 <HAL_RCCEx_PeriphCLKConfig+0x11e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001960:	4973      	ldr	r1, [pc, #460]	; (8001b30 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8001962:	6e60      	ldr	r0, [r4, #100]	; 0x64
 8001964:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8001968:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 800196c:	4302      	orrs	r2, r0
 800196e:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8001972:	0419      	lsls	r1, r3, #16
 8001974:	d508      	bpl.n	8001988 <HAL_RCCEx_PeriphCLKConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8001976:	496e      	ldr	r1, [pc, #440]	; (8001b30 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8001978:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 800197a:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 800197e:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 8001982:	4302      	orrs	r2, r0
 8001984:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8001988:	03da      	lsls	r2, r3, #15
 800198a:	d508      	bpl.n	800199e <HAL_RCCEx_PeriphCLKConfig+0x14a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800198c:	4968      	ldr	r1, [pc, #416]	; (8001b30 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 800198e:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8001990:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8001994:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8001998:	4302      	orrs	r2, r0
 800199a:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800199e:	039f      	lsls	r7, r3, #14
 80019a0:	d508      	bpl.n	80019b4 <HAL_RCCEx_PeriphCLKConfig+0x160>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80019a2:	4963      	ldr	r1, [pc, #396]	; (8001b30 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 80019a4:	6f20      	ldr	r0, [r4, #112]	; 0x70
 80019a6:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 80019aa:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 80019ae:	4302      	orrs	r2, r0
 80019b0:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80019b4:	0658      	lsls	r0, r3, #25
 80019b6:	d508      	bpl.n	80019ca <HAL_RCCEx_PeriphCLKConfig+0x176>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80019b8:	495d      	ldr	r1, [pc, #372]	; (8001b30 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 80019ba:	6c60      	ldr	r0, [r4, #68]	; 0x44
 80019bc:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 80019c0:	f022 0203 	bic.w	r2, r2, #3
 80019c4:	4302      	orrs	r2, r0
 80019c6:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80019ca:	0619      	lsls	r1, r3, #24
 80019cc:	d508      	bpl.n	80019e0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80019ce:	4958      	ldr	r1, [pc, #352]	; (8001b30 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 80019d0:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 80019d2:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 80019d6:	f022 020c 	bic.w	r2, r2, #12
 80019da:	4302      	orrs	r2, r0
 80019dc:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80019e0:	05da      	lsls	r2, r3, #23
 80019e2:	d508      	bpl.n	80019f6 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80019e4:	4952      	ldr	r1, [pc, #328]	; (8001b30 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 80019e6:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 80019e8:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 80019ec:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 80019f0:	4302      	orrs	r2, r0
 80019f2:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80019f6:	059f      	lsls	r7, r3, #22
 80019f8:	d508      	bpl.n	8001a0c <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80019fa:	494d      	ldr	r1, [pc, #308]	; (8001b30 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 80019fc:	6d20      	ldr	r0, [r4, #80]	; 0x50
 80019fe:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8001a02:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8001a06:	4302      	orrs	r2, r0
 8001a08:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8001a0c:	0558      	lsls	r0, r3, #21
 8001a0e:	d508      	bpl.n	8001a22 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8001a10:	4947      	ldr	r1, [pc, #284]	; (8001b30 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8001a12:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8001a14:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8001a18:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8001a1c:	4302      	orrs	r2, r0
 8001a1e:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8001a22:	0519      	lsls	r1, r3, #20
 8001a24:	d508      	bpl.n	8001a38 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8001a26:	4942      	ldr	r1, [pc, #264]	; (8001b30 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8001a28:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8001a2a:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8001a2e:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8001a32:	4302      	orrs	r2, r0
 8001a34:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8001a38:	04da      	lsls	r2, r3, #19
 8001a3a:	d508      	bpl.n	8001a4e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8001a3c:	493c      	ldr	r1, [pc, #240]	; (8001b30 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8001a3e:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 8001a40:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8001a44:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8001a48:	4302      	orrs	r2, r0
 8001a4a:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8001a4e:	049f      	lsls	r7, r3, #18
 8001a50:	d508      	bpl.n	8001a64 <HAL_RCCEx_PeriphCLKConfig+0x210>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8001a52:	4937      	ldr	r1, [pc, #220]	; (8001b30 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8001a54:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8001a56:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8001a5a:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8001a5e:	4302      	orrs	r2, r0
 8001a60:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8001a64:	0258      	lsls	r0, r3, #9
 8001a66:	d508      	bpl.n	8001a7a <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8001a68:	4931      	ldr	r1, [pc, #196]	; (8001b30 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8001a6a:	6fa0      	ldr	r0, [r4, #120]	; 0x78
 8001a6c:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8001a70:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 8001a74:	4302      	orrs	r2, r0
 8001a76:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8001a7a:	0299      	lsls	r1, r3, #10
 8001a7c:	d50c      	bpl.n	8001a98 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8001a7e:	482c      	ldr	r0, [pc, #176]	; (8001b30 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8001a80:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 8001a82:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
    {
      pllsaiused = 1;
 8001a86:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8001a8a:	f022 6200 	bic.w	r2, r2, #134217728	; 0x8000000
      pllsaiused = 1;
 8001a8e:	bf08      	it	eq
 8001a90:	2501      	moveq	r5, #1
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8001a92:	430a      	orrs	r2, r1
 8001a94:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
  {
    pllsaiused = 1;
 8001a98:	f013 0f08 	tst.w	r3, #8
 8001a9c:	bf18      	it	ne
 8001a9e:	2501      	movne	r5, #1
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8001aa0:	035a      	lsls	r2, r3, #13
 8001aa2:	d508      	bpl.n	8001ab6 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8001aa4:	4922      	ldr	r1, [pc, #136]	; (8001b30 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8001aa6:	6f60      	ldr	r0, [r4, #116]	; 0x74
 8001aa8:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8001aac:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001ab0:	4302      	orrs	r2, r0
 8001ab2:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8001ab6:	021f      	lsls	r7, r3, #8
 8001ab8:	d509      	bpl.n	8001ace <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8001aba:	491d      	ldr	r1, [pc, #116]	; (8001b30 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8001abc:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 8001ac0:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8001ac4:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8001ac8:	4302      	orrs	r2, r0
 8001aca:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8001ace:	0158      	lsls	r0, r3, #5
 8001ad0:	d509      	bpl.n	8001ae6 <HAL_RCCEx_PeriphCLKConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8001ad2:	4917      	ldr	r1, [pc, #92]	; (8001b30 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8001ad4:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
 8001ad8:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8001adc:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8001ae0:	4302      	orrs	r2, r0
 8001ae2:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8001ae6:	0119      	lsls	r1, r3, #4
 8001ae8:	d509      	bpl.n	8001afe <HAL_RCCEx_PeriphCLKConfig+0x2aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8001aea:	4911      	ldr	r1, [pc, #68]	; (8001b30 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8001aec:	f8d4 0088 	ldr.w	r0, [r4, #136]	; 0x88
 8001af0:	f8d1 208c 	ldr.w	r2, [r1, #140]	; 0x8c
 8001af4:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 8001af8:	4302      	orrs	r2, r0
 8001afa:	f8c1 208c 	str.w	r2, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8001afe:	00da      	lsls	r2, r3, #3
 8001b00:	f140 813d 	bpl.w	8001d7e <HAL_RCCEx_PeriphCLKConfig+0x52a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8001b04:	4a0a      	ldr	r2, [pc, #40]	; (8001b30 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8001b06:	2e01      	cmp	r6, #1
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8001b08:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 8001b0c:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 8001b10:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8001b14:	ea43 0301 	orr.w	r3, r3, r1
 8001b18:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8001b1c:	f000 80b1 	beq.w	8001c82 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8001b20:	2d01      	cmp	r5, #1
 8001b22:	d175      	bne.n	8001c10 <HAL_RCCEx_PeriphCLKConfig+0x3bc>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8001b24:	4d02      	ldr	r5, [pc, #8]	; (8001b30 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8001b26:	682b      	ldr	r3, [r5, #0]
 8001b28:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001b2c:	e004      	b.n	8001b38 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
 8001b2e:	bf00      	nop
 8001b30:	40023800 	.word	0x40023800
 8001b34:	40007000 	.word	0x40007000
 8001b38:	602b      	str	r3, [r5, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001b3a:	f7fe fd97 	bl	800066c <HAL_GetTick>
 8001b3e:	4606      	mov	r6, r0

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8001b40:	682b      	ldr	r3, [r5, #0]
 8001b42:	009f      	lsls	r7, r3, #2
 8001b44:	f100 8128 	bmi.w	8001d98 <HAL_RCCEx_PeriphCLKConfig+0x544>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8001b48:	6822      	ldr	r2, [r4, #0]
 8001b4a:	0316      	lsls	r6, r2, #12
 8001b4c:	d501      	bpl.n	8001b52 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
 8001b4e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001b50:	b11b      	cbz	r3, 8001b5a <HAL_RCCEx_PeriphCLKConfig+0x306>
 8001b52:	02d0      	lsls	r0, r2, #11
 8001b54:	d51c      	bpl.n	8001b90 <HAL_RCCEx_PeriphCLKConfig+0x33c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8001b56:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001b58:	b9d3      	cbnz	r3, 8001b90 <HAL_RCCEx_PeriphCLKConfig+0x33c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8001b5a:	f8d5 3088 	ldr.w	r3, [r5, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8001b5e:	f8d5 1088 	ldr.w	r1, [r5, #136]	; 0x88
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8001b62:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001b66:	f001 41e0 	and.w	r1, r1, #1879048192	; 0x70000000
 8001b6a:	430b      	orrs	r3, r1
 8001b6c:	6961      	ldr	r1, [r4, #20]
 8001b6e:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 8001b72:	69a1      	ldr	r1, [r4, #24]
 8001b74:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8001b78:	f8c5 3088 	str.w	r3, [r5, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8001b7c:	f8d5 308c 	ldr.w	r3, [r5, #140]	; 0x8c
 8001b80:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8001b82:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
 8001b86:	3901      	subs	r1, #1
 8001b88:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8001b8c:	f8c5 308c 	str.w	r3, [r5, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8001b90:	0291      	lsls	r1, r2, #10
 8001b92:	d515      	bpl.n	8001bc0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
 8001b94:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 8001b96:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8001b9a:	d111      	bne.n	8001bc0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8001b9c:	4985      	ldr	r1, [pc, #532]	; (8001db4 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 8001b9e:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8001ba2:	f8d1 0088 	ldr.w	r0, [r1, #136]	; 0x88

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8001ba6:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 8001baa:	f000 40e0 	and.w	r0, r0, #1879048192	; 0x70000000
 8001bae:	4303      	orrs	r3, r0
 8001bb0:	6960      	ldr	r0, [r4, #20]
 8001bb2:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8001bb6:	6a20      	ldr	r0, [r4, #32]
 8001bb8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8001bbc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8001bc0:	0712      	lsls	r2, r2, #28
 8001bc2:	d519      	bpl.n	8001bf8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8001bc4:	4a7b      	ldr	r2, [pc, #492]	; (8001db4 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 8001bc6:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8001bca:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8001bce:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
 8001bd2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001bd6:	430b      	orrs	r3, r1
 8001bd8:	6961      	ldr	r1, [r4, #20]
 8001bda:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 8001bde:	69e1      	ldr	r1, [r4, #28]
 8001be0:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 8001be4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8001be8:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 8001bec:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8001bee:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8001bf2:	430b      	orrs	r3, r1
 8001bf4:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8001bf8:	4c6e      	ldr	r4, [pc, #440]	; (8001db4 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 8001bfa:	6823      	ldr	r3, [r4, #0]
 8001bfc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c00:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001c02:	f7fe fd33 	bl	800066c <HAL_GetTick>
 8001c06:	4605      	mov	r5, r0

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8001c08:	6823      	ldr	r3, [r4, #0]
 8001c0a:	009b      	lsls	r3, r3, #2
 8001c0c:	f140 80cb 	bpl.w	8001da6 <HAL_RCCEx_PeriphCLKConfig+0x552>
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8001c10:	2000      	movs	r0, #0
 8001c12:	e009      	b.n	8001c28 <HAL_RCCEx_PeriphCLKConfig+0x3d4>
      plli2sused = 1;
 8001c14:	2601      	movs	r6, #1
 8001c16:	e659      	b.n	80018cc <HAL_RCCEx_PeriphCLKConfig+0x78>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c18:	f7fe fd28 	bl	800066c <HAL_GetTick>
 8001c1c:	eba0 0008 	sub.w	r0, r0, r8
 8001c20:	2864      	cmp	r0, #100	; 0x64
 8001c22:	f67f ae6b 	bls.w	80018fc <HAL_RCCEx_PeriphCLKConfig+0xa8>
        return HAL_TIMEOUT;
 8001c26:	2003      	movs	r0, #3
}
 8001c28:	b003      	add	sp, #12
 8001c2a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001c2e:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8001c30:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8001c34:	429a      	cmp	r2, r3
 8001c36:	f43f ae6b 	beq.w	8001910 <HAL_RCCEx_PeriphCLKConfig+0xbc>
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001c3a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_FORCE();
 8001c3c:	6f3a      	ldr	r2, [r7, #112]	; 0x70
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001c3e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_FORCE();
 8001c42:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001c46:	673a      	str	r2, [r7, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001c48:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8001c4a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001c4e:	673a      	str	r2, [r7, #112]	; 0x70
      RCC->BDCR = tmpreg0;
 8001c50:	673b      	str	r3, [r7, #112]	; 0x70
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8001c52:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001c54:	07da      	lsls	r2, r3, #31
 8001c56:	f57f ae5b 	bpl.w	8001910 <HAL_RCCEx_PeriphCLKConfig+0xbc>
        tickstart = HAL_GetTick();
 8001c5a:	f7fe fd07 	bl	800066c <HAL_GetTick>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001c5e:	f241 3988 	movw	r9, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8001c62:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c64:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001c66:	079b      	lsls	r3, r3, #30
 8001c68:	f53f ae52 	bmi.w	8001910 <HAL_RCCEx_PeriphCLKConfig+0xbc>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001c6c:	f7fe fcfe 	bl	800066c <HAL_GetTick>
 8001c70:	eba0 0008 	sub.w	r0, r0, r8
 8001c74:	4548      	cmp	r0, r9
 8001c76:	d9f5      	bls.n	8001c64 <HAL_RCCEx_PeriphCLKConfig+0x410>
 8001c78:	e7d5      	b.n	8001c26 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001c7a:	6891      	ldr	r1, [r2, #8]
 8001c7c:	f421 11f8 	bic.w	r1, r1, #2031616	; 0x1f0000
 8001c80:	e656      	b.n	8001930 <HAL_RCCEx_PeriphCLKConfig+0xdc>
    __HAL_RCC_PLLI2S_DISABLE();
 8001c82:	4e4c      	ldr	r6, [pc, #304]	; (8001db4 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 8001c84:	6833      	ldr	r3, [r6, #0]
 8001c86:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8001c8a:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8001c8c:	f7fe fcee 	bl	800066c <HAL_GetTick>
 8001c90:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001c92:	6833      	ldr	r3, [r6, #0]
 8001c94:	011b      	lsls	r3, r3, #4
 8001c96:	d478      	bmi.n	8001d8a <HAL_RCCEx_PeriphCLKConfig+0x536>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8001c98:	6822      	ldr	r2, [r4, #0]
 8001c9a:	07d7      	lsls	r7, r2, #31
 8001c9c:	d512      	bpl.n	8001cc4 <HAL_RCCEx_PeriphCLKConfig+0x470>
 8001c9e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8001ca0:	b983      	cbnz	r3, 8001cc4 <HAL_RCCEx_PeriphCLKConfig+0x470>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8001ca2:	f8d6 3084 	ldr.w	r3, [r6, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8001ca6:	f8d6 1084 	ldr.w	r1, [r6, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8001caa:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001cae:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
 8001cb2:	430b      	orrs	r3, r1
 8001cb4:	6861      	ldr	r1, [r4, #4]
 8001cb6:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 8001cba:	68a1      	ldr	r1, [r4, #8]
 8001cbc:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 8001cc0:	f8c6 3084 	str.w	r3, [r6, #132]	; 0x84
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8001cc4:	0316      	lsls	r6, r2, #12
 8001cc6:	d503      	bpl.n	8001cd0 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8001cc8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001cca:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001cce:	d005      	beq.n	8001cdc <HAL_RCCEx_PeriphCLKConfig+0x488>
 8001cd0:	02d0      	lsls	r0, r2, #11
 8001cd2:	d51e      	bpl.n	8001d12 <HAL_RCCEx_PeriphCLKConfig+0x4be>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8001cd4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001cd6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001cda:	d11a      	bne.n	8001d12 <HAL_RCCEx_PeriphCLKConfig+0x4be>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8001cdc:	4935      	ldr	r1, [pc, #212]	; (8001db4 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 8001cde:	f8d1 3084 	ldr.w	r3, [r1, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8001ce2:	f8d1 0084 	ldr.w	r0, [r1, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8001ce6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001cea:	f000 40e0 	and.w	r0, r0, #1879048192	; 0x70000000
 8001cee:	4303      	orrs	r3, r0
 8001cf0:	6860      	ldr	r0, [r4, #4]
 8001cf2:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8001cf6:	68e0      	ldr	r0, [r4, #12]
 8001cf8:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8001cfc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8001d00:	f8d1 008c 	ldr.w	r0, [r1, #140]	; 0x8c
 8001d04:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001d06:	f020 001f 	bic.w	r0, r0, #31
 8001d0a:	3b01      	subs	r3, #1
 8001d0c:	4303      	orrs	r3, r0
 8001d0e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8001d12:	01d1      	lsls	r1, r2, #7
 8001d14:	d511      	bpl.n	8001d3a <HAL_RCCEx_PeriphCLKConfig+0x4e6>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8001d16:	4927      	ldr	r1, [pc, #156]	; (8001db4 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 8001d18:	f8d1 3084 	ldr.w	r3, [r1, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8001d1c:	f8d1 0084 	ldr.w	r0, [r1, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8001d20:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 8001d24:	f000 40e0 	and.w	r0, r0, #1879048192	; 0x70000000
 8001d28:	4303      	orrs	r3, r0
 8001d2a:	6860      	ldr	r0, [r4, #4]
 8001d2c:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8001d30:	6920      	ldr	r0, [r4, #16]
 8001d32:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8001d36:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8001d3a:	0192      	lsls	r2, r2, #6
 8001d3c:	d50d      	bpl.n	8001d5a <HAL_RCCEx_PeriphCLKConfig+0x506>
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8001d3e:	6923      	ldr	r3, [r4, #16]
 8001d40:	6862      	ldr	r2, [r4, #4]
 8001d42:	041b      	lsls	r3, r3, #16
 8001d44:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8001d48:	68e2      	ldr	r2, [r4, #12]
 8001d4a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8001d4e:	68a2      	ldr	r2, [r4, #8]
 8001d50:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 8001d54:	4a17      	ldr	r2, [pc, #92]	; (8001db4 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 8001d56:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
    __HAL_RCC_PLLI2S_ENABLE();
 8001d5a:	4e16      	ldr	r6, [pc, #88]	; (8001db4 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 8001d5c:	6833      	ldr	r3, [r6, #0]
 8001d5e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001d62:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8001d64:	f7fe fc82 	bl	800066c <HAL_GetTick>
 8001d68:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001d6a:	6833      	ldr	r3, [r6, #0]
 8001d6c:	011b      	lsls	r3, r3, #4
 8001d6e:	f53f aed7 	bmi.w	8001b20 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8001d72:	f7fe fc7b 	bl	800066c <HAL_GetTick>
 8001d76:	1bc0      	subs	r0, r0, r7
 8001d78:	2864      	cmp	r0, #100	; 0x64
 8001d7a:	d9f6      	bls.n	8001d6a <HAL_RCCEx_PeriphCLKConfig+0x516>
 8001d7c:	e753      	b.n	8001c26 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8001d7e:	2e01      	cmp	r6, #1
 8001d80:	f43f af7f 	beq.w	8001c82 <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8001d84:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001d88:	e6c8      	b.n	8001b1c <HAL_RCCEx_PeriphCLKConfig+0x2c8>
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8001d8a:	f7fe fc6f 	bl	800066c <HAL_GetTick>
 8001d8e:	1bc0      	subs	r0, r0, r7
 8001d90:	2864      	cmp	r0, #100	; 0x64
 8001d92:	f67f af7e 	bls.w	8001c92 <HAL_RCCEx_PeriphCLKConfig+0x43e>
 8001d96:	e746      	b.n	8001c26 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8001d98:	f7fe fc68 	bl	800066c <HAL_GetTick>
 8001d9c:	1b80      	subs	r0, r0, r6
 8001d9e:	2864      	cmp	r0, #100	; 0x64
 8001da0:	f67f aece 	bls.w	8001b40 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
 8001da4:	e73f      	b.n	8001c26 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8001da6:	f7fe fc61 	bl	800066c <HAL_GetTick>
 8001daa:	1b40      	subs	r0, r0, r5
 8001dac:	2864      	cmp	r0, #100	; 0x64
 8001dae:	f67f af2b 	bls.w	8001c08 <HAL_RCCEx_PeriphCLKConfig+0x3b4>
 8001db2:	e738      	b.n	8001c26 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
 8001db4:	40023800 	.word	0x40023800

08001db8 <HAL_RCCEx_GetPeriphCLKFreq>:
  /* This variable is used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0;
  /* This variable is used to store the SAI clock source */
  uint32_t saiclocksource = 0;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8001db8:	f5b0 2f00 	cmp.w	r0, #524288	; 0x80000
 8001dbc:	d131      	bne.n	8001e22 <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
  {
    saiclocksource = RCC->DCKCFGR1;
 8001dbe:	4b35      	ldr	r3, [pc, #212]	; (8001e94 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>)
 8001dc0:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
    saiclocksource &= RCC_DCKCFGR1_SAI1SEL;
 8001dc4:	f402 1240 	and.w	r2, r2, #3145728	; 0x300000
    switch (saiclocksource)
 8001dc8:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
 8001dcc:	d05f      	beq.n	8001e8e <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
 8001dce:	d806      	bhi.n	8001dde <HAL_RCCEx_GetPeriphCLKFreq+0x26>
 8001dd0:	2a00      	cmp	r2, #0
 8001dd2:	d039      	beq.n	8001e48 <HAL_RCCEx_GetPeriphCLKFreq+0x90>
 8001dd4:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000

  if (PeriphClk == RCC_PERIPHCLK_SAI2)
  {
    saiclocksource = RCC->DCKCFGR1;
    saiclocksource &= RCC_DCKCFGR1_SAI2SEL;
    switch (saiclocksource)
 8001dd8:	d051      	beq.n	8001e7e <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
    default :
      {
        break;
      }
    }
  }
 8001dda:	2000      	movs	r0, #0
 8001ddc:	4770      	bx	lr
    switch (saiclocksource)
 8001dde:	f5b2 1f40 	cmp.w	r2, #3145728	; 0x300000
    switch (saiclocksource)
 8001de2:	d1fa      	bne.n	8001dda <HAL_RCCEx_GetPeriphCLKFreq+0x22>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8001de4:	685b      	ldr	r3, [r3, #4]
          frequency = HSI_VALUE;
 8001de6:	482c      	ldr	r0, [pc, #176]	; (8001e98 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>)
 8001de8:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8001dec:	4b2b      	ldr	r3, [pc, #172]	; (8001e9c <HAL_RCCEx_GetPeriphCLKFreq+0xe4>)
 8001dee:	bf08      	it	eq
 8001df0:	4618      	moveq	r0, r3
 8001df2:	4770      	bx	lr
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 8001df4:	4828      	ldr	r0, [pc, #160]	; (8001e98 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>)
        tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24;
 8001df6:	4a27      	ldr	r2, [pc, #156]	; (8001e94 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>)
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 8001df8:	fbb0 f3f3 	udiv	r3, r0, r3
        tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24;
 8001dfc:	f8d2 1084 	ldr.w	r1, [r2, #132]	; 0x84
        frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6))/(tmpreg);
 8001e00:	f8d2 0084 	ldr.w	r0, [r2, #132]	; 0x84
 8001e04:	f3c0 1088 	ubfx	r0, r0, #6, #9
 8001e08:	4358      	muls	r0, r3
        tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24;
 8001e0a:	f3c1 6303 	ubfx	r3, r1, #24, #4
        frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6))/(tmpreg);
 8001e0e:	fbb0 f0f3 	udiv	r0, r0, r3
        tmpreg = ((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) + 1);
 8001e12:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 8001e16:	f003 031f 	and.w	r3, r3, #31
 8001e1a:	3301      	adds	r3, #1
        frequency = frequency/(tmpreg);
 8001e1c:	fbb0 f0f3 	udiv	r0, r0, r3
        break;
 8001e20:	4770      	bx	lr
  if (PeriphClk == RCC_PERIPHCLK_SAI2)
 8001e22:	f5b0 1f80 	cmp.w	r0, #1048576	; 0x100000
 8001e26:	d1d8      	bne.n	8001dda <HAL_RCCEx_GetPeriphCLKFreq+0x22>
    saiclocksource = RCC->DCKCFGR1;
 8001e28:	4b1a      	ldr	r3, [pc, #104]	; (8001e94 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>)
 8001e2a:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
    saiclocksource &= RCC_DCKCFGR1_SAI2SEL;
 8001e2e:	f402 0240 	and.w	r2, r2, #12582912	; 0xc00000
    switch (saiclocksource)
 8001e32:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
 8001e36:	d02a      	beq.n	8001e8e <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
 8001e38:	d803      	bhi.n	8001e42 <HAL_RCCEx_GetPeriphCLKFreq+0x8a>
 8001e3a:	b12a      	cbz	r2, 8001e48 <HAL_RCCEx_GetPeriphCLKFreq+0x90>
 8001e3c:	f5b2 0f80 	cmp.w	r2, #4194304	; 0x400000
 8001e40:	e7ca      	b.n	8001dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x20>
 8001e42:	f5b2 0f40 	cmp.w	r2, #12582912	; 0xc00000
 8001e46:	e7cc      	b.n	8001de2 <HAL_RCCEx_GetPeriphCLKFreq+0x2a>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8001e48:	685a      	ldr	r2, [r3, #4]
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8001e4a:	685b      	ldr	r3, [r3, #4]
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8001e4c:	0251      	lsls	r1, r2, #9
        tmpreg = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24;
 8001e4e:	4a11      	ldr	r2, [pc, #68]	; (8001e94 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>)
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8001e50:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001e54:	bf54      	ite	pl
 8001e56:	4811      	ldrpl	r0, [pc, #68]	; (8001e9c <HAL_RCCEx_GetPeriphCLKFreq+0xe4>)
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 8001e58:	480f      	ldrmi	r0, [pc, #60]	; (8001e98 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>)
        tmpreg = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24;
 8001e5a:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 8001e5e:	fbb0 f3f3 	udiv	r3, r0, r3
        frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6))/(tmpreg);
 8001e62:	f8d2 0088 	ldr.w	r0, [r2, #136]	; 0x88
 8001e66:	f3c0 1088 	ubfx	r0, r0, #6, #9
 8001e6a:	4358      	muls	r0, r3
        tmpreg = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24;
 8001e6c:	f3c1 6303 	ubfx	r3, r1, #24, #4
        frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6))/(tmpreg);
 8001e70:	fbb0 f0f3 	udiv	r0, r0, r3
        tmpreg = (((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> 8) + 1);
 8001e74:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 8001e78:	f3c3 2304 	ubfx	r3, r3, #8, #5
 8001e7c:	e7cd      	b.n	8001e1a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8001e7e:	685a      	ldr	r2, [r3, #4]
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8001e80:	685b      	ldr	r3, [r3, #4]
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8001e82:	0252      	lsls	r2, r2, #9
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8001e84:	f003 033f 	and.w	r3, r3, #63	; 0x3f
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8001e88:	d4b4      	bmi.n	8001df4 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8001e8a:	4804      	ldr	r0, [pc, #16]	; (8001e9c <HAL_RCCEx_GetPeriphCLKFreq+0xe4>)
 8001e8c:	e7b3      	b.n	8001df6 <HAL_RCCEx_GetPeriphCLKFreq+0x3e>
        frequency = EXTERNAL_CLOCK_VALUE;
 8001e8e:	4804      	ldr	r0, [pc, #16]	; (8001ea0 <HAL_RCCEx_GetPeriphCLKFreq+0xe8>)

  return frequency;
}
 8001e90:	4770      	bx	lr
 8001e92:	bf00      	nop
 8001e94:	40023800 	.word	0x40023800
 8001e98:	017d7840 	.word	0x017d7840
 8001e9c:	00f42400 	.word	0x00f42400
 8001ea0:	01770000 	.word	0x01770000

08001ea4 <SAI_Disable.isra.0>:
  *                the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
  register uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock /7/1000);
 8001ea4:	4b0c      	ldr	r3, [pc, #48]	; (8001ed8 <SAI_Disable.isra.0+0x34>)
 8001ea6:	f641 3258 	movw	r2, #7000	; 0x1b58
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	fbb3 f3f2 	udiv	r3, r3, r2
  HAL_StatusTypeDef status = HAL_OK;

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 8001eb0:	6802      	ldr	r2, [r0, #0]
  register uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock /7/1000);
 8001eb2:	009b      	lsls	r3, r3, #2
  __HAL_SAI_DISABLE(hsai);
 8001eb4:	6811      	ldr	r1, [r2, #0]
 8001eb6:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 8001eba:	6011      	str	r1, [r2, #0]

  do
  {
    /* Check for the Timeout */
    if (count-- == 0)
 8001ebc:	3b01      	subs	r3, #1
 8001ebe:	d206      	bcs.n	8001ece <SAI_Disable.isra.0+0x2a>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8001ec0:	f8d0 3080 	ldr.w	r3, [r0, #128]	; 0x80
 8001ec4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001ec8:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
      status = HAL_TIMEOUT;
      break;
 8001ecc:	4770      	bx	lr
    }
  } while((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != RESET);
 8001ece:	6811      	ldr	r1, [r2, #0]
 8001ed0:	03c9      	lsls	r1, r1, #15
 8001ed2:	d4f3      	bmi.n	8001ebc <SAI_Disable.isra.0+0x18>

  return status;
}
 8001ed4:	4770      	bx	lr
 8001ed6:	bf00      	nop
 8001ed8:	20000008 	.word	0x20000008

08001edc <HAL_SAI_Init>:
{
 8001edc:	b570      	push	{r4, r5, r6, lr}
  if(hsai == NULL)
 8001ede:	4604      	mov	r4, r0
 8001ee0:	2800      	cmp	r0, #0
 8001ee2:	f000 80c6 	beq.w	8002072 <HAL_SAI_Init+0x196>
  if(hsai->State == HAL_SAI_STATE_RESET)
 8001ee6:	f890 307d 	ldrb.w	r3, [r0, #125]	; 0x7d
 8001eea:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001eee:	b91b      	cbnz	r3, 8001ef8 <HAL_SAI_Init+0x1c>
    hsai->Lock = HAL_UNLOCKED;
 8001ef0:	f880 207c 	strb.w	r2, [r0, #124]	; 0x7c
    HAL_SAI_MspInit(hsai);
 8001ef4:	f001 f92a 	bl	800314c <HAL_SAI_MspInit>
  hsai->State = HAL_SAI_STATE_BUSY;
 8001ef8:	2302      	movs	r3, #2
  SAI_Disable(hsai);
 8001efa:	4620      	mov	r0, r4
  hsai->State = HAL_SAI_STATE_BUSY;
 8001efc:	f884 307d 	strb.w	r3, [r4, #125]	; 0x7d
  SAI_Disable(hsai);
 8001f00:	f7ff ffd0 	bl	8001ea4 <SAI_Disable.isra.0>
  switch(hsai->Init.SynchroExt)
 8001f04:	68e3      	ldr	r3, [r4, #12]
 8001f06:	2b01      	cmp	r3, #1
 8001f08:	f000 80a1 	beq.w	800204e <HAL_SAI_Init+0x172>
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 8001f0c:	2b02      	cmp	r3, #2
 8001f0e:	bf14      	ite	ne
 8001f10:	2300      	movne	r3, #0
 8001f12:	2320      	moveq	r3, #32
  switch(hsai->Init.Synchro)
 8001f14:	68a2      	ldr	r2, [r4, #8]
 8001f16:	2a02      	cmp	r2, #2
 8001f18:	f000 809d 	beq.w	8002056 <HAL_SAI_Init+0x17a>
 8001f1c:	2a03      	cmp	r2, #3
 8001f1e:	f000 8098 	beq.w	8002052 <HAL_SAI_Init+0x176>
 8001f22:	2a01      	cmp	r2, #1
 8001f24:	bf14      	ite	ne
 8001f26:	2500      	movne	r5, #0
 8001f28:	f44f 6580 	moveq.w	r5, #1024	; 0x400
  if((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8001f2c:	6822      	ldr	r2, [r4, #0]
 8001f2e:	4952      	ldr	r1, [pc, #328]	; (8002078 <HAL_SAI_Init+0x19c>)
 8001f30:	4852      	ldr	r0, [pc, #328]	; (800207c <HAL_SAI_Init+0x1a0>)
 8001f32:	428a      	cmp	r2, r1
 8001f34:	d003      	beq.n	8001f3e <HAL_SAI_Init+0x62>
 8001f36:	4e52      	ldr	r6, [pc, #328]	; (8002080 <HAL_SAI_Init+0x1a4>)
 8001f38:	42b2      	cmp	r2, r6
 8001f3a:	f040 808f 	bne.w	800205c <HAL_SAI_Init+0x180>
    SAI1->GCR = tmpregisterGCR;
 8001f3e:	f8c0 3800 	str.w	r3, [r0, #2048]	; 0x800
  if(hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 8001f42:	69e3      	ldr	r3, [r4, #28]
 8001f44:	b313      	cbz	r3, 8001f8c <HAL_SAI_Init+0xb0>
    if((hsai->Instance == SAI1_Block_A ) || (hsai->Instance == SAI1_Block_B ))
 8001f46:	428a      	cmp	r2, r1
 8001f48:	d003      	beq.n	8001f52 <HAL_SAI_Init+0x76>
 8001f4a:	4b4d      	ldr	r3, [pc, #308]	; (8002080 <HAL_SAI_Init+0x1a4>)
 8001f4c:	429a      	cmp	r2, r3
 8001f4e:	f040 8088 	bne.w	8002062 <HAL_SAI_Init+0x186>
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 8001f52:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8001f56:	f7ff ff2f 	bl	8001db8 <HAL_RCCEx_GetPeriphCLKFreq>
    if((hsai->Instance == SAI2_Block_A ) || (hsai->Instance == SAI2_Block_B ))
 8001f5a:	6823      	ldr	r3, [r4, #0]
 8001f5c:	4a49      	ldr	r2, [pc, #292]	; (8002084 <HAL_SAI_Init+0x1a8>)
 8001f5e:	4293      	cmp	r3, r2
 8001f60:	d002      	beq.n	8001f68 <HAL_SAI_Init+0x8c>
 8001f62:	3220      	adds	r2, #32
 8001f64:	4293      	cmp	r3, r2
 8001f66:	d103      	bne.n	8001f70 <HAL_SAI_Init+0x94>
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 8001f68:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8001f6c:	f7ff ff24 	bl	8001db8 <HAL_RCCEx_GetPeriphCLKFreq>
    tmpval = (freq * 10) / (hsai->Init.AudioFrequency * 2 * 256);
 8001f70:	220a      	movs	r2, #10
 8001f72:	69e3      	ldr	r3, [r4, #28]
 8001f74:	4350      	muls	r0, r2
 8001f76:	025b      	lsls	r3, r3, #9
 8001f78:	fbb0 f0f3 	udiv	r0, r0, r3
    hsai->Init.Mckdiv = tmpval / 10;
 8001f7c:	fbb0 f3f2 	udiv	r3, r0, r2
    if((tmpval % 10) > 8)
 8001f80:	fb02 0013 	mls	r0, r2, r3, r0
 8001f84:	2809      	cmp	r0, #9
      hsai->Init.Mckdiv+= 1;
 8001f86:	bf08      	it	eq
 8001f88:	3301      	addeq	r3, #1
 8001f8a:	6223      	str	r3, [r4, #32]
  if((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8001f8c:	6863      	ldr	r3, [r4, #4]
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0 : SAI_xCR1_CKSTR;
 8001f8e:	6be2      	ldr	r2, [r4, #60]	; 0x3c
  if((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8001f90:	f033 0102 	bics.w	r1, r3, #2
 8001f94:	d167      	bne.n	8002066 <HAL_SAI_Init+0x18a>
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0;
 8001f96:	2a01      	cmp	r2, #1
 8001f98:	bf18      	it	ne
 8001f9a:	f44f 7100 	movne.w	r1, #512	; 0x200
  hsai->Instance->CR1&=~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8001f9e:	6822      	ldr	r2, [r4, #0]
 8001fa0:	4839      	ldr	r0, [pc, #228]	; (8002088 <HAL_SAI_Init+0x1ac>)
 8001fa2:	6816      	ldr	r6, [r2, #0]
 8001fa4:	4030      	ands	r0, r6
  hsai->Instance->CR1|=(hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8001fa6:	6b26      	ldr	r6, [r4, #48]	; 0x30
 8001fa8:	4333      	orrs	r3, r6
 8001faa:	6b66      	ldr	r6, [r4, #52]	; 0x34
  hsai->Instance->CR1&=~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8001fac:	6010      	str	r0, [r2, #0]
  hsai->Instance->CR1|=(hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8001fae:	4333      	orrs	r3, r6
 8001fb0:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8001fb2:	6810      	ldr	r0, [r2, #0]
 8001fb4:	4333      	orrs	r3, r6
 8001fb6:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8001fb8:	4333      	orrs	r3, r6
 8001fba:	6926      	ldr	r6, [r4, #16]
 8001fbc:	4333      	orrs	r3, r6
 8001fbe:	6966      	ldr	r6, [r4, #20]
 8001fc0:	4333      	orrs	r3, r6
 8001fc2:	4303      	orrs	r3, r0
                        hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8001fc4:	6a20      	ldr	r0, [r4, #32]
  hsai->Instance->CR1|=(hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8001fc6:	ea43 5300 	orr.w	r3, r3, r0, lsl #20
  hsai->Instance->CR2|=  (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8001fca:	6aa0      	ldr	r0, [r4, #40]	; 0x28
  hsai->Instance->CR1|=(hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8001fcc:	432b      	orrs	r3, r5
 8001fce:	430b      	orrs	r3, r1
 8001fd0:	6013      	str	r3, [r2, #0]
  hsai->Instance->CR2&= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8001fd2:	6853      	ldr	r3, [r2, #4]
 8001fd4:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8001fd8:	f023 030f 	bic.w	r3, r3, #15
 8001fdc:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2|=  (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8001fde:	69a3      	ldr	r3, [r4, #24]
 8001fe0:	6851      	ldr	r1, [r2, #4]
 8001fe2:	4303      	orrs	r3, r0
 8001fe4:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8001fe6:	4303      	orrs	r3, r0
  hsai->Instance->FRCR|=((hsai->FrameInit.FrameLength - 1) |
 8001fe8:	6ca0      	ldr	r0, [r4, #72]	; 0x48
  hsai->Instance->CR2|=  (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8001fea:	430b      	orrs	r3, r1
 8001fec:	6053      	str	r3, [r2, #4]
  hsai->Instance->FRCR&=(~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8001fee:	4b27      	ldr	r3, [pc, #156]	; (800208c <HAL_SAI_Init+0x1b0>)
 8001ff0:	6891      	ldr	r1, [r2, #8]
 8001ff2:	400b      	ands	r3, r1
 8001ff4:	6093      	str	r3, [r2, #8]
  hsai->Instance->FRCR|=((hsai->FrameInit.FrameLength - 1) |
 8001ff6:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8001ff8:	6891      	ldr	r1, [r2, #8]
 8001ffa:	4303      	orrs	r3, r0
 8001ffc:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8001ffe:	4303      	orrs	r3, r0
 8002000:	430b      	orrs	r3, r1
 8002002:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8002004:	3901      	subs	r1, #1
 8002006:	430b      	orrs	r3, r1
                          ((hsai->FrameInit.ActiveFrameLength - 1) << 8));
 8002008:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800200a:	3901      	subs	r1, #1
  hsai->Instance->FRCR|=((hsai->FrameInit.FrameLength - 1) |
 800200c:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8002010:	6093      	str	r3, [r2, #8]
  hsai->Instance->SLOTR&= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |            \
 8002012:	68d3      	ldr	r3, [r2, #12]
 8002014:	f423 637d 	bic.w	r3, r3, #4048	; 0xfd0
 8002018:	f023 030f 	bic.w	r3, r3, #15
 800201c:	041b      	lsls	r3, r3, #16
 800201e:	0c1b      	lsrs	r3, r3, #16
 8002020:	60d3      	str	r3, [r2, #12]
  hsai->Instance->SLOTR|=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 8002022:	68d1      	ldr	r1, [r2, #12]
 8002024:	e9d4 3015 	ldrd	r3, r0, [r4, #84]	; 0x54
 8002028:	4303      	orrs	r3, r0
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800202a:	2000      	movs	r0, #0
  hsai->Instance->SLOTR|=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 800202c:	430b      	orrs	r3, r1
                          | (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1) <<  8);
 800202e:	6e21      	ldr	r1, [r4, #96]	; 0x60
  hsai->Instance->SLOTR|=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 8002030:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
                          | (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1) <<  8);
 8002034:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8002036:	3901      	subs	r1, #1
  hsai->Instance->SLOTR|=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 8002038:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800203c:	60d3      	str	r3, [r2, #12]
  hsai->State= HAL_SAI_STATE_READY;
 800203e:	2301      	movs	r3, #1
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8002040:	f8c4 0080 	str.w	r0, [r4, #128]	; 0x80
  __HAL_UNLOCK(hsai);
 8002044:	f884 007c 	strb.w	r0, [r4, #124]	; 0x7c
  hsai->State= HAL_SAI_STATE_READY;
 8002048:	f884 307d 	strb.w	r3, [r4, #125]	; 0x7d
}
 800204c:	bd70      	pop	{r4, r5, r6, pc}
  switch(hsai->Init.SynchroExt)
 800204e:	2310      	movs	r3, #16
 8002050:	e760      	b.n	8001f14 <HAL_SAI_Init+0x38>
        tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 8002052:	f043 0301 	orr.w	r3, r3, #1
        syncen_bits = SAI_xCR1_SYNCEN_1;
 8002056:	f44f 6500 	mov.w	r5, #2048	; 0x800
 800205a:	e767      	b.n	8001f2c <HAL_SAI_Init+0x50>
    SAI2->GCR = tmpregisterGCR;
 800205c:	f8c0 3c00 	str.w	r3, [r0, #3072]	; 0xc00
 8002060:	e76f      	b.n	8001f42 <HAL_SAI_Init+0x66>
    uint32_t freq = 0;
 8002062:	2000      	movs	r0, #0
 8002064:	e779      	b.n	8001f5a <HAL_SAI_Init+0x7e>
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0;
 8002066:	2a01      	cmp	r2, #1
 8002068:	bf14      	ite	ne
 800206a:	2100      	movne	r1, #0
 800206c:	f44f 7100 	moveq.w	r1, #512	; 0x200
 8002070:	e795      	b.n	8001f9e <HAL_SAI_Init+0xc2>
    return HAL_ERROR;
 8002072:	2001      	movs	r0, #1
 8002074:	e7ea      	b.n	800204c <HAL_SAI_Init+0x170>
 8002076:	bf00      	nop
 8002078:	40015804 	.word	0x40015804
 800207c:	40015000 	.word	0x40015000
 8002080:	40015824 	.word	0x40015824
 8002084:	40015c04 	.word	0x40015c04
 8002088:	ff05c010 	.word	0xff05c010
 800208c:	fff88000 	.word	0xfff88000

08002090 <HAL_SAI_InitProtocol>:
  switch(protocol)
 8002090:	2902      	cmp	r1, #2
{
 8002092:	b430      	push	{r4, r5}
  switch(protocol)
 8002094:	d905      	bls.n	80020a2 <HAL_SAI_InitProtocol+0x12>
 8002096:	1ecc      	subs	r4, r1, #3
 8002098:	2c01      	cmp	r4, #1
 800209a:	d95b      	bls.n	8002154 <HAL_SAI_InitProtocol+0xc4>
}
 800209c:	2001      	movs	r0, #1
 800209e:	bc30      	pop	{r4, r5}
 80020a0:	4770      	bx	lr
  if((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80020a2:	6845      	ldr	r5, [r0, #4]
  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 80020a4:	2400      	movs	r4, #0
  hsai->SlotInit.SlotNumber      = nbslot;
 80020a6:	65c3      	str	r3, [r0, #92]	; 0x5c
  if((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80020a8:	f035 0502 	bics.w	r5, r5, #2
  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 80020ac:	6304      	str	r4, [r0, #48]	; 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 80020ae:	6384      	str	r4, [r0, #56]	; 0x38
  if((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80020b0:	bf14      	ite	ne
 80020b2:	2501      	movne	r5, #1
 80020b4:	4625      	moveq	r5, r4
  hsai->SlotInit.FirstBitOffset  = 0;
 80020b6:	6544      	str	r4, [r0, #84]	; 0x54
  if((nbslot & 0x1) != 0 )
 80020b8:	f013 0401 	ands.w	r4, r3, #1
 80020bc:	63c5      	str	r5, [r0, #60]	; 0x3c
  hsai->FrameInit.FSDefinition   = SAI_FS_CHANNEL_IDENTIFICATION;
 80020be:	f44f 3580 	mov.w	r5, #65536	; 0x10000
 80020c2:	6485      	str	r5, [r0, #72]	; 0x48
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 80020c4:	f64f 75ff 	movw	r5, #65535	; 0xffff
 80020c8:	6605      	str	r5, [r0, #96]	; 0x60
  if((nbslot & 0x1) != 0 )
 80020ca:	d1e7      	bne.n	800209c <HAL_SAI_InitProtocol+0xc>
  switch(protocol)
 80020cc:	1e4d      	subs	r5, r1, #1
 80020ce:	2d01      	cmp	r5, #1
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 80020d0:	bf93      	iteet	ls
 80020d2:	f44f 3500 	movls.w	r5, #131072	; 0x20000
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 80020d6:	64c4      	strhi	r4, [r0, #76]	; 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_BEFOREFIRSTBIT;
 80020d8:	f44f 2480 	movhi.w	r4, #262144	; 0x40000
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 80020dc:	64c5      	strls	r5, [r0, #76]	; 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_FIRSTBIT;
 80020de:	6504      	str	r4, [r0, #80]	; 0x50
  switch(datasize)
 80020e0:	2a03      	cmp	r2, #3
 80020e2:	d8db      	bhi.n	800209c <HAL_SAI_InitProtocol+0xc>
 80020e4:	e8df f002 	tbb	[pc, r2]
 80020e8:	2d1d0c02 	.word	0x2d1d0c02
    hsai->Init.DataSize = SAI_DATASIZE_16;
 80020ec:	2280      	movs	r2, #128	; 0x80
    hsai->FrameInit.FrameLength = 32*(nbslot/2);
 80020ee:	085b      	lsrs	r3, r3, #1
    hsai->Init.DataSize = SAI_DATASIZE_16;
 80020f0:	6342      	str	r2, [r0, #52]	; 0x34
    hsai->FrameInit.FrameLength = 32*(nbslot/2);
 80020f2:	015a      	lsls	r2, r3, #5
    hsai->FrameInit.ActiveFrameLength = 16*(nbslot/2);
 80020f4:	011b      	lsls	r3, r3, #4
    hsai->FrameInit.FrameLength = 32*(nbslot/2);
 80020f6:	6402      	str	r2, [r0, #64]	; 0x40
    hsai->FrameInit.ActiveFrameLength = 16*(nbslot/2);
 80020f8:	6443      	str	r3, [r0, #68]	; 0x44
    hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 80020fa:	2340      	movs	r3, #64	; 0x40
    hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80020fc:	6583      	str	r3, [r0, #88]	; 0x58
  if(status == HAL_OK)
 80020fe:	e00d      	b.n	800211c <HAL_SAI_InitProtocol+0x8c>
    hsai->FrameInit.FrameLength = 64*(nbslot/2);
 8002100:	085b      	lsrs	r3, r3, #1
    hsai->Init.DataSize = SAI_DATASIZE_16;
 8002102:	2280      	movs	r2, #128	; 0x80
  if(protocol == SAI_I2S_LSBJUSTIFIED)
 8002104:	2902      	cmp	r1, #2
    hsai->FrameInit.FrameLength = 64*(nbslot/2);
 8002106:	ea4f 1483 	mov.w	r4, r3, lsl #6
    hsai->Init.DataSize = SAI_DATASIZE_16;
 800210a:	6342      	str	r2, [r0, #52]	; 0x34
    hsai->FrameInit.ActiveFrameLength = 32*(nbslot/2);
 800210c:	ea4f 1343 	mov.w	r3, r3, lsl #5
    hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8002110:	6582      	str	r2, [r0, #88]	; 0x58
    hsai->FrameInit.FrameLength = 64*(nbslot/2);
 8002112:	6404      	str	r4, [r0, #64]	; 0x40
    hsai->FrameInit.ActiveFrameLength = 32*(nbslot/2);
 8002114:	6443      	str	r3, [r0, #68]	; 0x44
  if(protocol == SAI_I2S_LSBJUSTIFIED)
 8002116:	d101      	bne.n	800211c <HAL_SAI_InitProtocol+0x8c>
      hsai->SlotInit.FirstBitOffset = 16;
 8002118:	2310      	movs	r3, #16
      hsai->SlotInit.FirstBitOffset = 8;
 800211a:	6543      	str	r3, [r0, #84]	; 0x54
}
 800211c:	bc30      	pop	{r4, r5}
    status = HAL_SAI_Init(hsai);
 800211e:	f7ff bedd 	b.w	8001edc <HAL_SAI_Init>
    hsai->Init.DataSize = SAI_DATASIZE_24;
 8002122:	22c0      	movs	r2, #192	; 0xc0
    hsai->FrameInit.FrameLength = 64*(nbslot/2);
 8002124:	085b      	lsrs	r3, r3, #1
  if(protocol == SAI_I2S_LSBJUSTIFIED)
 8002126:	2902      	cmp	r1, #2
    hsai->Init.DataSize = SAI_DATASIZE_24;
 8002128:	6342      	str	r2, [r0, #52]	; 0x34
    hsai->FrameInit.FrameLength = 64*(nbslot/2);
 800212a:	ea4f 1283 	mov.w	r2, r3, lsl #6
    hsai->FrameInit.ActiveFrameLength = 32*(nbslot/2);
 800212e:	ea4f 1343 	mov.w	r3, r3, lsl #5
    hsai->FrameInit.FrameLength = 64*(nbslot/2);
 8002132:	6402      	str	r2, [r0, #64]	; 0x40
    hsai->FrameInit.ActiveFrameLength = 32*(nbslot/2);
 8002134:	6443      	str	r3, [r0, #68]	; 0x44
    hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8002136:	f04f 0380 	mov.w	r3, #128	; 0x80
 800213a:	6583      	str	r3, [r0, #88]	; 0x58
  if(protocol == SAI_I2S_LSBJUSTIFIED)
 800213c:	d1ee      	bne.n	800211c <HAL_SAI_InitProtocol+0x8c>
      hsai->SlotInit.FirstBitOffset = 8;
 800213e:	2308      	movs	r3, #8
 8002140:	e7eb      	b.n	800211a <HAL_SAI_InitProtocol+0x8a>
    hsai->Init.DataSize = SAI_DATASIZE_32;
 8002142:	22e0      	movs	r2, #224	; 0xe0
    hsai->FrameInit.FrameLength = 64*(nbslot/2);
 8002144:	085b      	lsrs	r3, r3, #1
    hsai->Init.DataSize = SAI_DATASIZE_32;
 8002146:	6342      	str	r2, [r0, #52]	; 0x34
    hsai->FrameInit.FrameLength = 64*(nbslot/2);
 8002148:	019a      	lsls	r2, r3, #6
    hsai->FrameInit.ActiveFrameLength = 32*(nbslot/2);
 800214a:	015b      	lsls	r3, r3, #5
    hsai->FrameInit.FrameLength = 64*(nbslot/2);
 800214c:	6402      	str	r2, [r0, #64]	; 0x40
    hsai->FrameInit.ActiveFrameLength = 32*(nbslot/2);
 800214e:	6443      	str	r3, [r0, #68]	; 0x44
    hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8002150:	2380      	movs	r3, #128	; 0x80
 8002152:	e7d3      	b.n	80020fc <HAL_SAI_InitProtocol+0x6c>
  if((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8002154:	6845      	ldr	r5, [r0, #4]
  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 8002156:	2400      	movs	r4, #0
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
 8002158:	f44f 3c00 	mov.w	ip, #131072	; 0x20000
  hsai->SlotInit.SlotNumber      = nbslot;
 800215c:	65c3      	str	r3, [r0, #92]	; 0x5c
  if((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800215e:	f035 0502 	bics.w	r5, r5, #2
  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 8002162:	6304      	str	r4, [r0, #48]	; 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 8002164:	6384      	str	r4, [r0, #56]	; 0x38
  if((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8002166:	bf14      	ite	ne
 8002168:	4625      	movne	r5, r4
 800216a:	2501      	moveq	r5, #1
    hsai->FrameInit.ActiveFrameLength = 13;
 800216c:	2904      	cmp	r1, #4
  hsai->FrameInit.FSDefinition   = SAI_FS_STARTFRAME;
 800216e:	6484      	str	r4, [r0, #72]	; 0x48
 8002170:	63c5      	str	r5, [r0, #60]	; 0x3c
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
 8002172:	f44f 2580 	mov.w	r5, #262144	; 0x40000
    hsai->FrameInit.ActiveFrameLength = 13;
 8002176:	bf0c      	ite	eq
 8002178:	2101      	moveq	r1, #1
 800217a:	210d      	movne	r1, #13
  hsai->SlotInit.FirstBitOffset  = 0;
 800217c:	6544      	str	r4, [r0, #84]	; 0x54
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 800217e:	f64f 74ff 	movw	r4, #65535	; 0xffff
 8002182:	6441      	str	r1, [r0, #68]	; 0x44
 8002184:	6604      	str	r4, [r0, #96]	; 0x60
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
 8002186:	e9c0 c513 	strd	ip, r5, [r0, #76]	; 0x4c
  switch(datasize)
 800218a:	2a03      	cmp	r2, #3
 800218c:	d886      	bhi.n	800209c <HAL_SAI_InitProtocol+0xc>
 800218e:	e8df f002 	tbb	[pc, r2]
 8002192:	0702      	.short	0x0702
 8002194:	120d      	.short	0x120d
    hsai->Init.DataSize = SAI_DATASIZE_16;
 8002196:	2280      	movs	r2, #128	; 0x80
    hsai->FrameInit.FrameLength = 16 * nbslot;
 8002198:	011b      	lsls	r3, r3, #4
    hsai->Init.DataSize = SAI_DATASIZE_16;
 800219a:	6342      	str	r2, [r0, #52]	; 0x34
    hsai->FrameInit.FrameLength = 16 * nbslot;
 800219c:	6403      	str	r3, [r0, #64]	; 0x40
 800219e:	e7ac      	b.n	80020fa <HAL_SAI_InitProtocol+0x6a>
    hsai->Init.DataSize = SAI_DATASIZE_16;
 80021a0:	2280      	movs	r2, #128	; 0x80
    hsai->FrameInit.FrameLength = 32 * nbslot;
 80021a2:	015b      	lsls	r3, r3, #5
    hsai->Init.DataSize = SAI_DATASIZE_16;
 80021a4:	6342      	str	r2, [r0, #52]	; 0x34
    hsai->FrameInit.FrameLength = 32 * nbslot;
 80021a6:	6403      	str	r3, [r0, #64]	; 0x40
    hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80021a8:	6582      	str	r2, [r0, #88]	; 0x58
  if(status == HAL_OK)
 80021aa:	e7b7      	b.n	800211c <HAL_SAI_InitProtocol+0x8c>
    hsai->Init.DataSize = SAI_DATASIZE_24;
 80021ac:	22c0      	movs	r2, #192	; 0xc0
    hsai->FrameInit.FrameLength = 32 * nbslot;
 80021ae:	015b      	lsls	r3, r3, #5
    hsai->Init.DataSize = SAI_DATASIZE_32;
 80021b0:	6342      	str	r2, [r0, #52]	; 0x34
    hsai->FrameInit.FrameLength = 32 * nbslot;
 80021b2:	6403      	str	r3, [r0, #64]	; 0x40
 80021b4:	e7cc      	b.n	8002150 <HAL_SAI_InitProtocol+0xc0>
    hsai->Init.DataSize = SAI_DATASIZE_32;
 80021b6:	22e0      	movs	r2, #224	; 0xe0
 80021b8:	e7f9      	b.n	80021ae <HAL_SAI_InitProtocol+0x11e>

080021ba <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80021ba:	b570      	push	{r4, r5, r6, lr}
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80021bc:	4604      	mov	r4, r0
 80021be:	2800      	cmp	r0, #0
 80021c0:	d04a      	beq.n	8002258 <HAL_SPI_Init+0x9e>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80021c2:	2300      	movs	r3, #0
 80021c4:	6283      	str	r3, [r0, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80021c6:	f890 305d 	ldrb.w	r3, [r0, #93]	; 0x5d
 80021ca:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80021ce:	b91b      	cbnz	r3, 80021d8 <HAL_SPI_Init+0x1e>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80021d0:	f880 205c 	strb.w	r2, [r0, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80021d4:	f001 f8da 	bl	800338c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80021d8:	2302      	movs	r3, #2

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80021da:	6822      	ldr	r2, [r4, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80021dc:	68e5      	ldr	r5, [r4, #12]
  hspi->State = HAL_SPI_STATE_BUSY;
 80021de:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  __HAL_SPI_DISABLE(hspi);
 80021e2:	6813      	ldr	r3, [r2, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80021e4:	f5b5 6fe0 	cmp.w	r5, #1792	; 0x700
  __HAL_SPI_DISABLE(hspi);
 80021e8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80021ec:	6013      	str	r3, [r2, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80021ee:	f04f 0300 	mov.w	r3, #0
 80021f2:	d833      	bhi.n	800225c <HAL_SPI_Init+0xa2>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80021f4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80021f8:	d000      	beq.n	80021fc <HAL_SPI_Init+0x42>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80021fa:	62a3      	str	r3, [r4, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 80021fc:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80021fe:	b92b      	cbnz	r3, 800220c <HAL_SPI_Init+0x52>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002200:	f5b5 6fe0 	cmp.w	r5, #1792	; 0x700
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8002204:	bf8c      	ite	hi
 8002206:	2302      	movhi	r3, #2
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8002208:	2301      	movls	r3, #1
 800220a:	6323      	str	r3, [r4, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 800220c:	69a0      	ldr	r0, [r4, #24]
 800220e:	e9d4 3601 	ldrd	r3, r6, [r4, #4]
 8002212:	4333      	orrs	r3, r6
 8002214:	6926      	ldr	r6, [r4, #16]
 8002216:	4333      	orrs	r3, r6
 8002218:	6966      	ldr	r6, [r4, #20]
 800221a:	4333      	orrs	r3, r6
 800221c:	69e6      	ldr	r6, [r4, #28]
 800221e:	4333      	orrs	r3, r6
 8002220:	6a26      	ldr	r6, [r4, #32]
 8002222:	4333      	orrs	r3, r6
 8002224:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8002226:	4333      	orrs	r3, r6
 8002228:	f400 7600 	and.w	r6, r0, #512	; 0x200
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 800222c:	0c00      	lsrs	r0, r0, #16
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 800222e:	4333      	orrs	r3, r6
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8002230:	f000 0004 	and.w	r0, r0, #4
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8002234:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8002236:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002238:	432b      	orrs	r3, r5
 800223a:	6b65      	ldr	r5, [r4, #52]	; 0x34
 800223c:	432b      	orrs	r3, r5
 800223e:	4303      	orrs	r3, r0
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002240:	2000      	movs	r0, #0
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8002242:	430b      	orrs	r3, r1
 8002244:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002246:	69d3      	ldr	r3, [r2, #28]
 8002248:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800224c:	61d3      	str	r3, [r2, #28]
  hspi->State     = HAL_SPI_STATE_READY;
 800224e:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002250:	6620      	str	r0, [r4, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8002252:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d

  return HAL_OK;
}
 8002256:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8002258:	2001      	movs	r0, #1
 800225a:	e7fc      	b.n	8002256 <HAL_SPI_Init+0x9c>
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800225c:	4619      	mov	r1, r3
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800225e:	f5b5 6f70 	cmp.w	r5, #3840	; 0xf00
 8002262:	e7c9      	b.n	80021f8 <HAL_SPI_Init+0x3e>

08002264 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002264:	6a03      	ldr	r3, [r0, #32]
 8002266:	f023 0301 	bic.w	r3, r3, #1
{
 800226a:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800226c:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800226e:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002270:	6842      	ldr	r2, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002272:	6984      	ldr	r4, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002274:	f023 0302 	bic.w	r3, r3, #2
  tmpccmrx |= OC_Config->OCMode;
 8002278:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800227a:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
 800227e:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8002282:	432c      	orrs	r4, r5
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002284:	688d      	ldr	r5, [r1, #8]
 8002286:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002288:	4d0e      	ldr	r5, [pc, #56]	; (80022c4 <TIM_OC1_SetConfig+0x60>)
 800228a:	42a8      	cmp	r0, r5
 800228c:	d002      	beq.n	8002294 <TIM_OC1_SetConfig+0x30>
 800228e:	4e0e      	ldr	r6, [pc, #56]	; (80022c8 <TIM_OC1_SetConfig+0x64>)
 8002290:	42b0      	cmp	r0, r6
 8002292:	d111      	bne.n	80022b8 <TIM_OC1_SetConfig+0x54>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002294:	f023 0308 	bic.w	r3, r3, #8
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002298:	68ce      	ldr	r6, [r1, #12]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800229a:	42a8      	cmp	r0, r5
    tmpccer |= OC_Config->OCNPolarity;
 800229c:	ea43 0306 	orr.w	r3, r3, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 80022a0:	f023 0304 	bic.w	r3, r3, #4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80022a4:	d002      	beq.n	80022ac <TIM_OC1_SetConfig+0x48>
 80022a6:	4d08      	ldr	r5, [pc, #32]	; (80022c8 <TIM_OC1_SetConfig+0x64>)
 80022a8:	42a8      	cmp	r0, r5
 80022aa:	d105      	bne.n	80022b8 <TIM_OC1_SetConfig+0x54>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80022ac:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80022b0:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
 80022b4:	4335      	orrs	r5, r6
 80022b6:	432a      	orrs	r2, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80022b8:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80022ba:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 80022bc:	6184      	str	r4, [r0, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 80022be:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80022c0:	6203      	str	r3, [r0, #32]
}
 80022c2:	bd70      	pop	{r4, r5, r6, pc}
 80022c4:	40010000 	.word	0x40010000
 80022c8:	40010400 	.word	0x40010400

080022cc <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80022cc:	6a03      	ldr	r3, [r0, #32]
 80022ce:	f423 7380 	bic.w	r3, r3, #256	; 0x100
{
 80022d2:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80022d4:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80022d6:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80022d8:	6842      	ldr	r2, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80022da:	69c4      	ldr	r4, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80022dc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccmrx |= OC_Config->OCMode;
 80022e0:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80022e2:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
 80022e6:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 80022ea:	432c      	orrs	r4, r5
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80022ec:	688d      	ldr	r5, [r1, #8]
 80022ee:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80022f2:	4d11      	ldr	r5, [pc, #68]	; (8002338 <TIM_OC3_SetConfig+0x6c>)
 80022f4:	42a8      	cmp	r0, r5
 80022f6:	d003      	beq.n	8002300 <TIM_OC3_SetConfig+0x34>
 80022f8:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80022fc:	42a8      	cmp	r0, r5
 80022fe:	d114      	bne.n	800232a <TIM_OC3_SetConfig+0x5e>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002300:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8002302:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002306:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800230a:	4d0b      	ldr	r5, [pc, #44]	; (8002338 <TIM_OC3_SetConfig+0x6c>)
 800230c:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC3NE;
 800230e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002312:	d003      	beq.n	800231c <TIM_OC3_SetConfig+0x50>
 8002314:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002318:	42a8      	cmp	r0, r5
 800231a:	d106      	bne.n	800232a <TIM_OC3_SetConfig+0x5e>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800231c:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002320:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
 8002324:	4335      	orrs	r5, r6
 8002326:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800232a:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800232c:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 800232e:	61c4      	str	r4, [r0, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 8002330:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002332:	6203      	str	r3, [r0, #32]
}
 8002334:	bd70      	pop	{r4, r5, r6, pc}
 8002336:	bf00      	nop
 8002338:	40010000 	.word	0x40010000

0800233c <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800233c:	6a03      	ldr	r3, [r0, #32]
 800233e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
{
 8002342:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002344:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002346:	6a02      	ldr	r2, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002348:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800234a:	69c3      	ldr	r3, [r0, #28]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800234c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002350:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002352:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002356:	f423 43e6 	bic.w	r3, r3, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800235a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800235e:	688d      	ldr	r5, [r1, #8]
 8002360:	ea42 3205 	orr.w	r2, r2, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002364:	4d08      	ldr	r5, [pc, #32]	; (8002388 <TIM_OC4_SetConfig+0x4c>)
 8002366:	42a8      	cmp	r0, r5
 8002368:	d003      	beq.n	8002372 <TIM_OC4_SetConfig+0x36>
 800236a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800236e:	42a8      	cmp	r0, r5
 8002370:	d104      	bne.n	800237c <TIM_OC4_SetConfig+0x40>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002372:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002376:	694d      	ldr	r5, [r1, #20]
 8002378:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800237c:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800237e:	61c3      	str	r3, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002380:	684b      	ldr	r3, [r1, #4]
 8002382:	6403      	str	r3, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002384:	6202      	str	r2, [r0, #32]
}
 8002386:	bd30      	pop	{r4, r5, pc}
 8002388:	40010000 	.word	0x40010000

0800238c <TIM_OC5_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800238c:	6a03      	ldr	r3, [r0, #32]
 800238e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
{
 8002392:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8002394:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002396:	6a02      	ldr	r2, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002398:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800239a:	6d43      	ldr	r3, [r0, #84]	; 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800239c:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  tmpccmrx |= OC_Config->OCMode;
 80023a0:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80023a2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80023a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpccmrx |= OC_Config->OCMode;
 80023aa:	432b      	orrs	r3, r5
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80023ac:	688d      	ldr	r5, [r1, #8]
 80023ae:	ea42 4205 	orr.w	r2, r2, r5, lsl #16

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80023b2:	4d09      	ldr	r5, [pc, #36]	; (80023d8 <TIM_OC5_SetConfig+0x4c>)
 80023b4:	42a8      	cmp	r0, r5
 80023b6:	d003      	beq.n	80023c0 <TIM_OC5_SetConfig+0x34>
 80023b8:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80023bc:	42a8      	cmp	r0, r5
 80023be:	d104      	bne.n	80023ca <TIM_OC5_SetConfig+0x3e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80023c0:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80023c4:	694d      	ldr	r5, [r1, #20]
 80023c6:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80023ca:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80023cc:	6543      	str	r3, [r0, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80023ce:	684b      	ldr	r3, [r1, #4]
 80023d0:	6583      	str	r3, [r0, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80023d2:	6202      	str	r2, [r0, #32]
}
 80023d4:	bd30      	pop	{r4, r5, pc}
 80023d6:	bf00      	nop
 80023d8:	40010000 	.word	0x40010000

080023dc <TIM_OC6_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80023dc:	6a03      	ldr	r3, [r0, #32]
 80023de:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
{
 80023e2:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80023e4:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80023e6:	6a02      	ldr	r2, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80023e8:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80023ea:	6d43      	ldr	r3, [r0, #84]	; 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80023ec:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80023f0:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80023f2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80023f6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80023fa:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80023fe:	688d      	ldr	r5, [r1, #8]
 8002400:	ea42 5205 	orr.w	r2, r2, r5, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002404:	4d08      	ldr	r5, [pc, #32]	; (8002428 <TIM_OC6_SetConfig+0x4c>)
 8002406:	42a8      	cmp	r0, r5
 8002408:	d003      	beq.n	8002412 <TIM_OC6_SetConfig+0x36>
 800240a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800240e:	42a8      	cmp	r0, r5
 8002410:	d104      	bne.n	800241c <TIM_OC6_SetConfig+0x40>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8002412:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8002416:	694d      	ldr	r5, [r1, #20]
 8002418:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800241c:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800241e:	6543      	str	r3, [r0, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8002420:	684b      	ldr	r3, [r1, #4]
 8002422:	65c3      	str	r3, [r0, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002424:	6202      	str	r2, [r0, #32]
}
 8002426:	bd30      	pop	{r4, r5, pc}
 8002428:	40010000 	.word	0x40010000

0800242c <HAL_TIM_OC_Start_DMA>:
{
 800242c:	b570      	push	{r4, r5, r6, lr}
 800242e:	460d      	mov	r5, r1
 8002430:	4611      	mov	r1, r2
  if ((htim->State == HAL_TIM_STATE_BUSY))
 8002432:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
{
 8002436:	4604      	mov	r4, r0
  if ((htim->State == HAL_TIM_STATE_BUSY))
 8002438:	2a02      	cmp	r2, #2
 800243a:	b2d0      	uxtb	r0, r2
 800243c:	d006      	beq.n	800244c <HAL_TIM_OC_Start_DMA+0x20>
  else if ((htim->State == HAL_TIM_STATE_READY))
 800243e:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 8002442:	2a01      	cmp	r2, #1
 8002444:	d106      	bne.n	8002454 <HAL_TIM_OC_Start_DMA+0x28>
    if ((pData == NULL) && (Length > 0U))
 8002446:	b911      	cbnz	r1, 800244e <HAL_TIM_OC_Start_DMA+0x22>
 8002448:	b10b      	cbz	r3, 800244e <HAL_TIM_OC_Start_DMA+0x22>
      return HAL_ERROR;
 800244a:	2001      	movs	r0, #1
}
 800244c:	bd70      	pop	{r4, r5, r6, pc}
      htim->State = HAL_TIM_STATE_BUSY;
 800244e:	2202      	movs	r2, #2
 8002450:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  switch (Channel)
 8002454:	2d08      	cmp	r5, #8
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1, Length) != HAL_OK)
 8002456:	6822      	ldr	r2, [r4, #0]
  switch (Channel)
 8002458:	d05c      	beq.n	8002514 <HAL_TIM_OC_Start_DMA+0xe8>
 800245a:	d825      	bhi.n	80024a8 <HAL_TIM_OC_Start_DMA+0x7c>
 800245c:	2d00      	cmp	r5, #0
 800245e:	d036      	beq.n	80024ce <HAL_TIM_OC_Start_DMA+0xa2>
 8002460:	2d04      	cmp	r5, #4
 8002462:	d046      	beq.n	80024f2 <HAL_TIM_OC_Start_DMA+0xc6>
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002464:	6823      	ldr	r3, [r4, #0]
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  // JSB fix. 20191115. Prevents CCxE bit getting reset momentarily, which would be a problem if any current flows into the output e.g. from a resistor.
  // Original version:
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002466:	f005 051f 	and.w	r5, r5, #31
 800246a:	2101      	movs	r1, #1
  //
  //  /* Set or reset the CCxE Bit */
  //  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
  // JSB version: !!! Not tested! !!!
  if (ChannelState)
    TIMx->CCER |= tmp;
 800246c:	6a1a      	ldr	r2, [r3, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800246e:	fa01 f505 	lsl.w	r5, r1, r5
    TIMx->CCER |= tmp;
 8002472:	4315      	orrs	r5, r2
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002474:	4a30      	ldr	r2, [pc, #192]	; (8002538 <HAL_TIM_OC_Start_DMA+0x10c>)
 8002476:	4293      	cmp	r3, r2
    TIMx->CCER |= tmp;
 8002478:	621d      	str	r5, [r3, #32]
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800247a:	d003      	beq.n	8002484 <HAL_TIM_OC_Start_DMA+0x58>
 800247c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002480:	4293      	cmp	r3, r2
 8002482:	d103      	bne.n	800248c <HAL_TIM_OC_Start_DMA+0x60>
    __HAL_TIM_MOE_ENABLE(htim);
 8002484:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002486:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800248a:	645a      	str	r2, [r3, #68]	; 0x44
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800248c:	6899      	ldr	r1, [r3, #8]
 800248e:	4a2b      	ldr	r2, [pc, #172]	; (800253c <HAL_TIM_OC_Start_DMA+0x110>)
 8002490:	400a      	ands	r2, r1
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002492:	2a06      	cmp	r2, #6
 8002494:	d006      	beq.n	80024a4 <HAL_TIM_OC_Start_DMA+0x78>
 8002496:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 800249a:	d003      	beq.n	80024a4 <HAL_TIM_OC_Start_DMA+0x78>
    __HAL_TIM_ENABLE(htim);
 800249c:	681a      	ldr	r2, [r3, #0]
 800249e:	f042 0201 	orr.w	r2, r2, #1
 80024a2:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80024a4:	2000      	movs	r0, #0
 80024a6:	e7d1      	b.n	800244c <HAL_TIM_OC_Start_DMA+0x20>
  switch (Channel)
 80024a8:	2d0c      	cmp	r5, #12
 80024aa:	d1db      	bne.n	8002464 <HAL_TIM_OC_Start_DMA+0x38>
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80024ac:	6b20      	ldr	r0, [r4, #48]	; 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4, Length) != HAL_OK)
 80024ae:	3240      	adds	r2, #64	; 0x40
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80024b0:	4e23      	ldr	r6, [pc, #140]	; (8002540 <HAL_TIM_OC_Start_DMA+0x114>)
 80024b2:	63c6      	str	r6, [r0, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80024b4:	4e23      	ldr	r6, [pc, #140]	; (8002544 <HAL_TIM_OC_Start_DMA+0x118>)
 80024b6:	6406      	str	r6, [r0, #64]	; 0x40
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 80024b8:	4e23      	ldr	r6, [pc, #140]	; (8002548 <HAL_TIM_OC_Start_DMA+0x11c>)
 80024ba:	64c6      	str	r6, [r0, #76]	; 0x4c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4, Length) != HAL_OK)
 80024bc:	f7fe f9ea 	bl	8000894 <HAL_DMA_Start_IT>
 80024c0:	2800      	cmp	r0, #0
 80024c2:	d1c2      	bne.n	800244a <HAL_TIM_OC_Start_DMA+0x1e>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 80024c4:	6822      	ldr	r2, [r4, #0]
 80024c6:	68d3      	ldr	r3, [r2, #12]
 80024c8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80024cc:	e00f      	b.n	80024ee <HAL_TIM_OC_Start_DMA+0xc2>
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80024ce:	6a60      	ldr	r0, [r4, #36]	; 0x24
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1, Length) != HAL_OK)
 80024d0:	3234      	adds	r2, #52	; 0x34
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80024d2:	4e1b      	ldr	r6, [pc, #108]	; (8002540 <HAL_TIM_OC_Start_DMA+0x114>)
 80024d4:	63c6      	str	r6, [r0, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80024d6:	4e1b      	ldr	r6, [pc, #108]	; (8002544 <HAL_TIM_OC_Start_DMA+0x118>)
 80024d8:	6406      	str	r6, [r0, #64]	; 0x40
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 80024da:	4e1b      	ldr	r6, [pc, #108]	; (8002548 <HAL_TIM_OC_Start_DMA+0x11c>)
 80024dc:	64c6      	str	r6, [r0, #76]	; 0x4c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1, Length) != HAL_OK)
 80024de:	f7fe f9d9 	bl	8000894 <HAL_DMA_Start_IT>
 80024e2:	2800      	cmp	r0, #0
 80024e4:	d1b1      	bne.n	800244a <HAL_TIM_OC_Start_DMA+0x1e>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 80024e6:	6822      	ldr	r2, [r4, #0]
 80024e8:	68d3      	ldr	r3, [r2, #12]
 80024ea:	f443 7300 	orr.w	r3, r3, #512	; 0x200
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 80024ee:	60d3      	str	r3, [r2, #12]
      break;
 80024f0:	e7b8      	b.n	8002464 <HAL_TIM_OC_Start_DMA+0x38>
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80024f2:	6aa0      	ldr	r0, [r4, #40]	; 0x28
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2, Length) != HAL_OK)
 80024f4:	3238      	adds	r2, #56	; 0x38
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80024f6:	4e12      	ldr	r6, [pc, #72]	; (8002540 <HAL_TIM_OC_Start_DMA+0x114>)
 80024f8:	63c6      	str	r6, [r0, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80024fa:	4e12      	ldr	r6, [pc, #72]	; (8002544 <HAL_TIM_OC_Start_DMA+0x118>)
 80024fc:	6406      	str	r6, [r0, #64]	; 0x40
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 80024fe:	4e12      	ldr	r6, [pc, #72]	; (8002548 <HAL_TIM_OC_Start_DMA+0x11c>)
 8002500:	64c6      	str	r6, [r0, #76]	; 0x4c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2, Length) != HAL_OK)
 8002502:	f7fe f9c7 	bl	8000894 <HAL_DMA_Start_IT>
 8002506:	2800      	cmp	r0, #0
 8002508:	d19f      	bne.n	800244a <HAL_TIM_OC_Start_DMA+0x1e>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800250a:	6822      	ldr	r2, [r4, #0]
 800250c:	68d3      	ldr	r3, [r2, #12]
 800250e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002512:	e7ec      	b.n	80024ee <HAL_TIM_OC_Start_DMA+0xc2>
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8002514:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3, Length) != HAL_OK)
 8002516:	323c      	adds	r2, #60	; 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8002518:	4e09      	ldr	r6, [pc, #36]	; (8002540 <HAL_TIM_OC_Start_DMA+0x114>)
 800251a:	63c6      	str	r6, [r0, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800251c:	4e09      	ldr	r6, [pc, #36]	; (8002544 <HAL_TIM_OC_Start_DMA+0x118>)
 800251e:	6406      	str	r6, [r0, #64]	; 0x40
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8002520:	4e09      	ldr	r6, [pc, #36]	; (8002548 <HAL_TIM_OC_Start_DMA+0x11c>)
 8002522:	64c6      	str	r6, [r0, #76]	; 0x4c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3, Length) != HAL_OK)
 8002524:	f7fe f9b6 	bl	8000894 <HAL_DMA_Start_IT>
 8002528:	2800      	cmp	r0, #0
 800252a:	d18e      	bne.n	800244a <HAL_TIM_OC_Start_DMA+0x1e>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800252c:	6822      	ldr	r2, [r4, #0]
 800252e:	68d3      	ldr	r3, [r2, #12]
 8002530:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002534:	e7db      	b.n	80024ee <HAL_TIM_OC_Start_DMA+0xc2>
 8002536:	bf00      	nop
 8002538:	40010000 	.word	0x40010000
 800253c:	00010007 	.word	0x00010007
 8002540:	08002553 	.word	0x08002553
 8002544:	08002591 	.word	0x08002591
 8002548:	080025cf 	.word	0x080025cf

0800254c <HAL_TIM_PWM_Start_DMA>:
 800254c:	f7ff bf6e 	b.w	800242c <HAL_TIM_OC_Start_DMA>

08002550 <HAL_TIM_PWM_PulseFinishedCallback>:
 8002550:	4770      	bx	lr

08002552 <TIM_DMADelayPulseCplt>:
{
 8002552:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002554:	6b84      	ldr	r4, [r0, #56]	; 0x38
  htim->State = HAL_TIM_STATE_READY;
 8002556:	2301      	movs	r3, #1
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8002558:	6a62      	ldr	r2, [r4, #36]	; 0x24
  htim->State = HAL_TIM_STATE_READY;
 800255a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800255e:	4282      	cmp	r2, r0
 8002560:	d106      	bne.n	8002570 <TIM_DMADelayPulseCplt+0x1e>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002562:	7723      	strb	r3, [r4, #28]
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002564:	4620      	mov	r0, r4
 8002566:	f7ff fff3 	bl	8002550 <HAL_TIM_PWM_PulseFinishedCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800256a:	2300      	movs	r3, #0
 800256c:	7723      	strb	r3, [r4, #28]
}
 800256e:	bd10      	pop	{r4, pc}
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8002570:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002572:	4283      	cmp	r3, r0
 8002574:	d101      	bne.n	800257a <TIM_DMADelayPulseCplt+0x28>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002576:	2302      	movs	r3, #2
 8002578:	e7f3      	b.n	8002562 <TIM_DMADelayPulseCplt+0x10>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800257a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800257c:	4283      	cmp	r3, r0
 800257e:	d101      	bne.n	8002584 <TIM_DMADelayPulseCplt+0x32>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002580:	2304      	movs	r3, #4
 8002582:	e7ee      	b.n	8002562 <TIM_DMADelayPulseCplt+0x10>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8002584:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002586:	4283      	cmp	r3, r0
 8002588:	d1ec      	bne.n	8002564 <TIM_DMADelayPulseCplt+0x12>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800258a:	2308      	movs	r3, #8
 800258c:	e7e9      	b.n	8002562 <TIM_DMADelayPulseCplt+0x10>

0800258e <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
 800258e:	4770      	bx	lr

08002590 <TIM_DMADelayPulseHalfCplt>:
{
 8002590:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002592:	6b84      	ldr	r4, [r0, #56]	; 0x38
  htim->State = HAL_TIM_STATE_READY;
 8002594:	2301      	movs	r3, #1
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8002596:	6a62      	ldr	r2, [r4, #36]	; 0x24
  htim->State = HAL_TIM_STATE_READY;
 8002598:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800259c:	4282      	cmp	r2, r0
 800259e:	d106      	bne.n	80025ae <TIM_DMADelayPulseHalfCplt+0x1e>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80025a0:	7723      	strb	r3, [r4, #28]
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 80025a2:	4620      	mov	r0, r4
 80025a4:	f7ff fff3 	bl	800258e <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80025a8:	2300      	movs	r3, #0
 80025aa:	7723      	strb	r3, [r4, #28]
}
 80025ac:	bd10      	pop	{r4, pc}
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80025ae:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80025b0:	4283      	cmp	r3, r0
 80025b2:	d101      	bne.n	80025b8 <TIM_DMADelayPulseHalfCplt+0x28>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80025b4:	2302      	movs	r3, #2
 80025b6:	e7f3      	b.n	80025a0 <TIM_DMADelayPulseHalfCplt+0x10>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80025b8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80025ba:	4283      	cmp	r3, r0
 80025bc:	d101      	bne.n	80025c2 <TIM_DMADelayPulseHalfCplt+0x32>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80025be:	2304      	movs	r3, #4
 80025c0:	e7ee      	b.n	80025a0 <TIM_DMADelayPulseHalfCplt+0x10>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80025c2:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80025c4:	4283      	cmp	r3, r0
 80025c6:	d1ec      	bne.n	80025a2 <TIM_DMADelayPulseHalfCplt+0x12>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80025c8:	2308      	movs	r3, #8
 80025ca:	e7e9      	b.n	80025a0 <TIM_DMADelayPulseHalfCplt+0x10>

080025cc <HAL_TIM_ErrorCallback>:
 80025cc:	4770      	bx	lr

080025ce <TIM_DMAError>:
{
 80025ce:	b508      	push	{r3, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80025d0:	6b80      	ldr	r0, [r0, #56]	; 0x38
  htim->State = HAL_TIM_STATE_READY;
 80025d2:	2301      	movs	r3, #1
 80025d4:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  HAL_TIM_ErrorCallback(htim);
 80025d8:	f7ff fff8 	bl	80025cc <HAL_TIM_ErrorCallback>
}
 80025dc:	bd08      	pop	{r3, pc}
	...

080025e0 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80025e0:	4a30      	ldr	r2, [pc, #192]	; (80026a4 <TIM_Base_SetConfig+0xc4>)
  tmpcr1 = TIMx->CR1;
 80025e2:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80025e4:	4290      	cmp	r0, r2
 80025e6:	d012      	beq.n	800260e <TIM_Base_SetConfig+0x2e>
 80025e8:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80025ec:	d00f      	beq.n	800260e <TIM_Base_SetConfig+0x2e>
 80025ee:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 80025f2:	4290      	cmp	r0, r2
 80025f4:	d00b      	beq.n	800260e <TIM_Base_SetConfig+0x2e>
 80025f6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80025fa:	4290      	cmp	r0, r2
 80025fc:	d007      	beq.n	800260e <TIM_Base_SetConfig+0x2e>
 80025fe:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002602:	4290      	cmp	r0, r2
 8002604:	d003      	beq.n	800260e <TIM_Base_SetConfig+0x2e>
 8002606:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 800260a:	4290      	cmp	r0, r2
 800260c:	d119      	bne.n	8002642 <TIM_Base_SetConfig+0x62>
    tmpcr1 |= Structure->CounterMode;
 800260e:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002610:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8002614:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002616:	4a23      	ldr	r2, [pc, #140]	; (80026a4 <TIM_Base_SetConfig+0xc4>)
 8002618:	4290      	cmp	r0, r2
 800261a:	d029      	beq.n	8002670 <TIM_Base_SetConfig+0x90>
 800261c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002620:	d026      	beq.n	8002670 <TIM_Base_SetConfig+0x90>
 8002622:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8002626:	4290      	cmp	r0, r2
 8002628:	d022      	beq.n	8002670 <TIM_Base_SetConfig+0x90>
 800262a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800262e:	4290      	cmp	r0, r2
 8002630:	d01e      	beq.n	8002670 <TIM_Base_SetConfig+0x90>
 8002632:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002636:	4290      	cmp	r0, r2
 8002638:	d01a      	beq.n	8002670 <TIM_Base_SetConfig+0x90>
 800263a:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 800263e:	4290      	cmp	r0, r2
 8002640:	d016      	beq.n	8002670 <TIM_Base_SetConfig+0x90>
 8002642:	4a19      	ldr	r2, [pc, #100]	; (80026a8 <TIM_Base_SetConfig+0xc8>)
 8002644:	4290      	cmp	r0, r2
 8002646:	d013      	beq.n	8002670 <TIM_Base_SetConfig+0x90>
 8002648:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800264c:	4290      	cmp	r0, r2
 800264e:	d00f      	beq.n	8002670 <TIM_Base_SetConfig+0x90>
 8002650:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002654:	4290      	cmp	r0, r2
 8002656:	d00b      	beq.n	8002670 <TIM_Base_SetConfig+0x90>
 8002658:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 800265c:	4290      	cmp	r0, r2
 800265e:	d007      	beq.n	8002670 <TIM_Base_SetConfig+0x90>
 8002660:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002664:	4290      	cmp	r0, r2
 8002666:	d003      	beq.n	8002670 <TIM_Base_SetConfig+0x90>
 8002668:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800266c:	4290      	cmp	r0, r2
 800266e:	d103      	bne.n	8002678 <TIM_Base_SetConfig+0x98>
    tmpcr1 &= ~TIM_CR1_CKD;
 8002670:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002674:	68ca      	ldr	r2, [r1, #12]
 8002676:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002678:	694a      	ldr	r2, [r1, #20]
 800267a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800267e:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8002680:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002682:	688b      	ldr	r3, [r1, #8]
 8002684:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8002686:	680b      	ldr	r3, [r1, #0]
 8002688:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800268a:	4b06      	ldr	r3, [pc, #24]	; (80026a4 <TIM_Base_SetConfig+0xc4>)
 800268c:	4298      	cmp	r0, r3
 800268e:	d003      	beq.n	8002698 <TIM_Base_SetConfig+0xb8>
 8002690:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002694:	4298      	cmp	r0, r3
 8002696:	d101      	bne.n	800269c <TIM_Base_SetConfig+0xbc>
    TIMx->RCR = Structure->RepetitionCounter;
 8002698:	690b      	ldr	r3, [r1, #16]
 800269a:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 800269c:	2301      	movs	r3, #1
 800269e:	6143      	str	r3, [r0, #20]
}
 80026a0:	4770      	bx	lr
 80026a2:	bf00      	nop
 80026a4:	40010000 	.word	0x40010000
 80026a8:	40014000 	.word	0x40014000

080026ac <HAL_TIM_PWM_Init>:
{
 80026ac:	b510      	push	{r4, lr}
  if (htim == NULL)
 80026ae:	4604      	mov	r4, r0
 80026b0:	b1a0      	cbz	r0, 80026dc <HAL_TIM_PWM_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 80026b2:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80026b6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80026ba:	b91b      	cbnz	r3, 80026c4 <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 80026bc:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 80026c0:	f000 ff60 	bl	8003584 <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 80026c4:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80026c6:	6820      	ldr	r0, [r4, #0]
 80026c8:	1d21      	adds	r1, r4, #4
  htim->State = HAL_TIM_STATE_BUSY;
 80026ca:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80026ce:	f7ff ff87 	bl	80025e0 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 80026d2:	2301      	movs	r3, #1
  return HAL_OK;
 80026d4:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80026d6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 80026da:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80026dc:	2001      	movs	r0, #1
 80026de:	e7fc      	b.n	80026da <HAL_TIM_PWM_Init+0x2e>

080026e0 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80026e0:	6a03      	ldr	r3, [r0, #32]
 80026e2:	f023 0310 	bic.w	r3, r3, #16
{
 80026e6:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80026e8:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 80026ea:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 80026ec:	6842      	ldr	r2, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80026ee:	6984      	ldr	r4, [r0, #24]
  tmpccer &= ~TIM_CCER_CC2P;
 80026f0:	f023 0320 	bic.w	r3, r3, #32
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80026f4:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80026f6:	f024 7480 	bic.w	r4, r4, #16777216	; 0x1000000
 80026fa:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80026fe:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002702:	688d      	ldr	r5, [r1, #8]
 8002704:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002708:	4d10      	ldr	r5, [pc, #64]	; (800274c <TIM_OC2_SetConfig+0x6c>)
 800270a:	42a8      	cmp	r0, r5
 800270c:	d003      	beq.n	8002716 <TIM_OC2_SetConfig+0x36>
 800270e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002712:	42a8      	cmp	r0, r5
 8002714:	d114      	bne.n	8002740 <TIM_OC2_SetConfig+0x60>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002716:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8002718:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800271c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002720:	4d0a      	ldr	r5, [pc, #40]	; (800274c <TIM_OC2_SetConfig+0x6c>)
 8002722:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC2NE;
 8002724:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002728:	d003      	beq.n	8002732 <TIM_OC2_SetConfig+0x52>
 800272a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800272e:	42a8      	cmp	r0, r5
 8002730:	d106      	bne.n	8002740 <TIM_OC2_SetConfig+0x60>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002732:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002736:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
 800273a:	4335      	orrs	r5, r6
 800273c:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 8002740:	6042      	str	r2, [r0, #4]
  TIMx->CCR2 = OC_Config->Pulse;
 8002742:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 8002744:	6184      	str	r4, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8002746:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8002748:	6203      	str	r3, [r0, #32]
}
 800274a:	bd70      	pop	{r4, r5, r6, pc}
 800274c:	40010000 	.word	0x40010000

08002750 <HAL_TIM_PWM_ConfigChannel>:
{
 8002750:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8002752:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8002756:	4604      	mov	r4, r0
 8002758:	2002      	movs	r0, #2
  __HAL_LOCK(htim);
 800275a:	2b01      	cmp	r3, #1
 800275c:	d012      	beq.n	8002784 <HAL_TIM_PWM_ConfigChannel+0x34>
 800275e:	2301      	movs	r3, #1
  switch (Channel)
 8002760:	2a0c      	cmp	r2, #12
  htim->State = HAL_TIM_STATE_BUSY;
 8002762:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  __HAL_LOCK(htim);
 8002766:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  switch (Channel)
 800276a:	d054      	beq.n	8002816 <HAL_TIM_PWM_ConfigChannel+0xc6>
 800276c:	d80b      	bhi.n	8002786 <HAL_TIM_PWM_ConfigChannel+0x36>
 800276e:	2a04      	cmp	r2, #4
 8002770:	d02f      	beq.n	80027d2 <HAL_TIM_PWM_ConfigChannel+0x82>
 8002772:	2a08      	cmp	r2, #8
 8002774:	d03e      	beq.n	80027f4 <HAL_TIM_PWM_ConfigChannel+0xa4>
 8002776:	b1da      	cbz	r2, 80027b0 <HAL_TIM_PWM_ConfigChannel+0x60>
  htim->State = HAL_TIM_STATE_READY;
 8002778:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 800277a:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800277c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8002780:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8002784:	bd38      	pop	{r3, r4, r5, pc}
  switch (Channel)
 8002786:	2a10      	cmp	r2, #16
 8002788:	d056      	beq.n	8002838 <HAL_TIM_PWM_ConfigChannel+0xe8>
 800278a:	2a14      	cmp	r2, #20
 800278c:	d1f4      	bne.n	8002778 <HAL_TIM_PWM_ConfigChannel+0x28>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800278e:	6820      	ldr	r0, [r4, #0]
 8002790:	f7ff fe24 	bl	80023dc <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8002794:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8002796:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8002798:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800279a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800279e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80027a0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80027a2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80027a6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80027a8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80027aa:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80027ae:	e052      	b.n	8002856 <HAL_TIM_PWM_ConfigChannel+0x106>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80027b0:	6820      	ldr	r0, [r4, #0]
 80027b2:	f7ff fd57 	bl	8002264 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80027b6:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80027b8:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80027ba:	699a      	ldr	r2, [r3, #24]
 80027bc:	f042 0208 	orr.w	r2, r2, #8
 80027c0:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80027c2:	699a      	ldr	r2, [r3, #24]
 80027c4:	f022 0204 	bic.w	r2, r2, #4
 80027c8:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80027ca:	699a      	ldr	r2, [r3, #24]
 80027cc:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80027ce:	619a      	str	r2, [r3, #24]
      break;
 80027d0:	e7d2      	b.n	8002778 <HAL_TIM_PWM_ConfigChannel+0x28>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80027d2:	6820      	ldr	r0, [r4, #0]
 80027d4:	f7ff ff84 	bl	80026e0 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80027d8:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80027da:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80027dc:	699a      	ldr	r2, [r3, #24]
 80027de:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80027e2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80027e4:	699a      	ldr	r2, [r3, #24]
 80027e6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80027ea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80027ec:	699a      	ldr	r2, [r3, #24]
 80027ee:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80027f2:	e7ec      	b.n	80027ce <HAL_TIM_PWM_ConfigChannel+0x7e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80027f4:	6820      	ldr	r0, [r4, #0]
 80027f6:	f7ff fd69 	bl	80022cc <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80027fa:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80027fc:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80027fe:	69da      	ldr	r2, [r3, #28]
 8002800:	f042 0208 	orr.w	r2, r2, #8
 8002804:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002806:	69da      	ldr	r2, [r3, #28]
 8002808:	f022 0204 	bic.w	r2, r2, #4
 800280c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800280e:	69da      	ldr	r2, [r3, #28]
 8002810:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002812:	61da      	str	r2, [r3, #28]
      break;
 8002814:	e7b0      	b.n	8002778 <HAL_TIM_PWM_ConfigChannel+0x28>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002816:	6820      	ldr	r0, [r4, #0]
 8002818:	f7ff fd90 	bl	800233c <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800281c:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800281e:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002820:	69da      	ldr	r2, [r3, #28]
 8002822:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002826:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002828:	69da      	ldr	r2, [r3, #28]
 800282a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800282e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002830:	69da      	ldr	r2, [r3, #28]
 8002832:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002836:	e7ec      	b.n	8002812 <HAL_TIM_PWM_ConfigChannel+0xc2>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8002838:	6820      	ldr	r0, [r4, #0]
 800283a:	f7ff fda7 	bl	800238c <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800283e:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8002840:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8002842:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002844:	f042 0208 	orr.w	r2, r2, #8
 8002848:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800284a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800284c:	f022 0204 	bic.w	r2, r2, #4
 8002850:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8002852:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002854:	430a      	orrs	r2, r1
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8002856:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8002858:	e78e      	b.n	8002778 <HAL_TIM_PWM_ConfigChannel+0x28>
	...

0800285c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800285c:	b530      	push	{r4, r5, lr}
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800285e:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002862:	2b01      	cmp	r3, #1
 8002864:	f04f 0302 	mov.w	r3, #2
 8002868:	d01f      	beq.n	80028aa <HAL_TIMEx_MasterConfigSynchronization+0x4e>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800286a:	6802      	ldr	r2, [r0, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800286c:	4d10      	ldr	r5, [pc, #64]	; (80028b0 <HAL_TIMEx_MasterConfigSynchronization+0x54>)
  htim->State = HAL_TIM_STATE_BUSY;
 800286e:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002872:	42aa      	cmp	r2, r5
  tmpcr2 = htim->Instance->CR2;
 8002874:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 8002876:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002878:	d003      	beq.n	8002882 <HAL_TIMEx_MasterConfigSynchronization+0x26>
 800287a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800287e:	42aa      	cmp	r2, r5
 8002880:	d103      	bne.n	800288a <HAL_TIMEx_MasterConfigSynchronization+0x2e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8002882:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8002886:	684d      	ldr	r5, [r1, #4]
 8002888:	432b      	orrs	r3, r5
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800288a:	680d      	ldr	r5, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 800288c:	f023 0370 	bic.w	r3, r3, #112	; 0x70

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002890:	6889      	ldr	r1, [r1, #8]
  tmpsmcr &= ~TIM_SMCR_MSM;
 8002892:	f024 0480 	bic.w	r4, r4, #128	; 0x80
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002896:	432b      	orrs	r3, r5
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002898:	4321      	orrs	r1, r4

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800289a:	6053      	str	r3, [r2, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800289c:	2301      	movs	r3, #1
  htim->Instance->SMCR = tmpsmcr;
 800289e:	6091      	str	r1, [r2, #8]
  htim->State = HAL_TIM_STATE_READY;
 80028a0:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80028a4:	2300      	movs	r3, #0
 80028a6:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 80028aa:	4618      	mov	r0, r3

  return HAL_OK;
}
 80028ac:	bd30      	pop	{r4, r5, pc}
 80028ae:	bf00      	nop
 80028b0:	40010000 	.word	0x40010000

080028b4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         contains the BDTR Register configuration  information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80028b4:	b510      	push	{r4, lr}
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80028b6:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80028ba:	2b01      	cmp	r3, #1
 80028bc:	d038      	beq.n	8002930 <HAL_TIMEx_ConfigBreakDeadTime+0x7c>
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80028be:	68cb      	ldr	r3, [r1, #12]
 80028c0:	688a      	ldr	r2, [r1, #8]
 80028c2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80028c6:	4c1b      	ldr	r4, [pc, #108]	; (8002934 <HAL_TIMEx_ConfigBreakDeadTime+0x80>)
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80028c8:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80028ca:	684a      	ldr	r2, [r1, #4]
 80028cc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80028d0:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80028d2:	680a      	ldr	r2, [r1, #0]
 80028d4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80028d8:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80028da:	690a      	ldr	r2, [r1, #16]
 80028dc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80028e0:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80028e2:	694a      	ldr	r2, [r1, #20]
 80028e4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80028e8:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80028ea:	6a8a      	ldr	r2, [r1, #40]	; 0x28
 80028ec:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80028f0:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80028f2:	698a      	ldr	r2, [r1, #24]
 80028f4:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 80028f8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80028fc:	6802      	ldr	r2, [r0, #0]
 80028fe:	42a2      	cmp	r2, r4
 8002900:	d003      	beq.n	800290a <HAL_TIMEx_ConfigBreakDeadTime+0x56>
 8002902:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8002906:	42a2      	cmp	r2, r4
 8002908:	d10c      	bne.n	8002924 <HAL_TIMEx_ConfigBreakDeadTime+0x70>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800290a:	6a4c      	ldr	r4, [r1, #36]	; 0x24
 800290c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8002910:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8002914:	69cc      	ldr	r4, [r1, #28]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8002916:	6a09      	ldr	r1, [r1, #32]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8002918:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800291c:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800291e:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8002922:	430b      	orrs	r3, r1
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8002924:	6453      	str	r3, [r2, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8002926:	2300      	movs	r3, #0
 8002928:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 800292c:	4618      	mov	r0, r3
}
 800292e:	bd10      	pop	{r4, pc}
  __HAL_LOCK(htim);
 8002930:	2002      	movs	r0, #2
 8002932:	e7fc      	b.n	800292e <HAL_TIMEx_ConfigBreakDeadTime+0x7a>
 8002934:	40010000 	.word	0x40010000

08002938 <ToggleLED.part.0>:
void ToggleLED(LED_t LED)
{
  switch(LED)
  {
    case LED_Red:
      HAL_GPIO_TogglePin(LED_Red_GPIO_Port, LED_Red_Pin);
 8002938:	2102      	movs	r1, #2
 800293a:	4801      	ldr	r0, [pc, #4]	; (8002940 <ToggleLED.part.0+0x8>)
 800293c:	f7fe b9b5 	b.w	8000caa <HAL_GPIO_TogglePin>
 8002940:	40020000 	.word	0x40020000

08002944 <RGB_AppendColourComponent>:
    RGB_pData[RGB_DataIndex++] = 0;
  }
}

static void RGB_AppendColourComponent(uint8_t ColorComponent)
{
 8002944:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002946:	4604      	mov	r4, r0
 8002948:	2508      	movs	r5, #8
  uint8_t Remainder;

  Remainder = ColorComponent;
  for (uint8_t BitIndex=0; BitIndex<8;++BitIndex)
  {
    if (RGB_DataIndex == RGB_Number)
 800294a:	4e13      	ldr	r6, [pc, #76]	; (8002998 <RGB_AppendColourComponent+0x54>)
 800294c:	4f13      	ldr	r7, [pc, #76]	; (800299c <RGB_AppendColourComponent+0x58>)
 800294e:	8833      	ldrh	r3, [r6, #0]
 8002950:	883a      	ldrh	r2, [r7, #0]
 8002952:	429a      	cmp	r2, r3
 8002954:	d103      	bne.n	800295e <RGB_AppendColourComponent+0x1a>
      Error_Handler(); // Prevent memory corruption caused by writing outside the array.

    RGB_pData[RGB_DataIndex++] = Remainder & 0x80? RGB_NumClockCycles_High : RGB_NumClockCycles_Low;
    Remainder = Remainder << 1;
  }
}
 8002956:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800295a:	f7ff bfed 	b.w	8002938 <ToggleLED.part.0>
    if (RGB_DataIndex >= RGB_pData_NumItems)
 800295e:	4a10      	ldr	r2, [pc, #64]	; (80029a0 <RGB_AppendColourComponent+0x5c>)
 8002960:	8812      	ldrh	r2, [r2, #0]
 8002962:	429a      	cmp	r2, r3
 8002964:	d801      	bhi.n	800296a <RGB_AppendColourComponent+0x26>
      Error_Handler(); // Prevent memory corruption caused by writing outside the array.
 8002966:	f000 fbb7 	bl	80030d8 <Error_Handler>
    RGB_pData[RGB_DataIndex++] = Remainder & 0x80? RGB_NumClockCycles_High : RGB_NumClockCycles_Low;
 800296a:	4b0e      	ldr	r3, [pc, #56]	; (80029a4 <RGB_AppendColourComponent+0x60>)
 800296c:	f014 0f80 	tst.w	r4, #128	; 0x80
  for (uint8_t BitIndex=0; BitIndex<8;++BitIndex)
 8002970:	f105 35ff 	add.w	r5, r5, #4294967295
    Remainder = Remainder << 1;
 8002974:	ea4f 0444 	mov.w	r4, r4, lsl #1
    RGB_pData[RGB_DataIndex++] = Remainder & 0x80? RGB_NumClockCycles_High : RGB_NumClockCycles_Low;
 8002978:	681a      	ldr	r2, [r3, #0]
 800297a:	bf18      	it	ne
 800297c:	2182      	movne	r1, #130	; 0x82
 800297e:	8833      	ldrh	r3, [r6, #0]
 8002980:	bf08      	it	eq
 8002982:	2141      	moveq	r1, #65	; 0x41
  for (uint8_t BitIndex=0; BitIndex<8;++BitIndex)
 8002984:	f015 05ff 	ands.w	r5, r5, #255	; 0xff
    Remainder = Remainder << 1;
 8002988:	b2e4      	uxtb	r4, r4
    RGB_pData[RGB_DataIndex++] = Remainder & 0x80? RGB_NumClockCycles_High : RGB_NumClockCycles_Low;
 800298a:	f103 0001 	add.w	r0, r3, #1
 800298e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8002992:	8030      	strh	r0, [r6, #0]
  for (uint8_t BitIndex=0; BitIndex<8;++BitIndex)
 8002994:	d1db      	bne.n	800294e <RGB_AppendColourComponent+0xa>
}
 8002996:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002998:	200001fc 	.word	0x200001fc
 800299c:	200001fe 	.word	0x200001fe
 80029a0:	20000204 	.word	0x20000204
 80029a4:	20000200 	.word	0x20000200

080029a8 <SetLED>:
  switch(LED)
 80029a8:	2802      	cmp	r0, #2
{
 80029aa:	460a      	mov	r2, r1
  switch(LED)
 80029ac:	d007      	beq.n	80029be <SetLED+0x16>
 80029ae:	2803      	cmp	r0, #3
 80029b0:	d007      	beq.n	80029c2 <SetLED+0x1a>
 80029b2:	2801      	cmp	r0, #1
 80029b4:	d107      	bne.n	80029c6 <SetLED+0x1e>
      HAL_GPIO_WritePin(LED_Red_GPIO_Port, LED_Red_Pin, Value);
 80029b6:	2102      	movs	r1, #2
      HAL_GPIO_WritePin(LED_Green_GPIO_Port, LED_Green_Pin, Value);
 80029b8:	4804      	ldr	r0, [pc, #16]	; (80029cc <SetLED+0x24>)
 80029ba:	f7fe b971 	b.w	8000ca0 <HAL_GPIO_WritePin>
 80029be:	2104      	movs	r1, #4
 80029c0:	e7fa      	b.n	80029b8 <SetLED+0x10>
      HAL_GPIO_WritePin(LED_Blue_GPIO_Port, LED_Blue_Pin, Value);
 80029c2:	2108      	movs	r1, #8
 80029c4:	e7f8      	b.n	80029b8 <SetLED+0x10>
      Error_Handler();
 80029c6:	f000 bb87 	b.w	80030d8 <Error_Handler>
 80029ca:	bf00      	nop
 80029cc:	40020000 	.word	0x40020000

080029d0 <IsUserButtonPressed>:
  return !HAL_GPIO_ReadPin(NUserButton_GPIO_Port, NUserButton_Pin);
 80029d0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80029d4:	4803      	ldr	r0, [pc, #12]	; (80029e4 <IsUserButtonPressed+0x14>)
{
 80029d6:	b508      	push	{r3, lr}
  return !HAL_GPIO_ReadPin(NUserButton_GPIO_Port, NUserButton_Pin);
 80029d8:	f7fe f95c 	bl	8000c94 <HAL_GPIO_ReadPin>
}
 80029dc:	fab0 f080 	clz	r0, r0
 80029e0:	0940      	lsrs	r0, r0, #5
 80029e2:	bd08      	pop	{r3, pc}
 80029e4:	40020800 	.word	0x40020800

080029e8 <RGB_SetNumber>:
{
 80029e8:	b570      	push	{r4, r5, r6, lr}
  if (RGB_pData)
 80029ea:	4d0c      	ldr	r5, [pc, #48]	; (8002a1c <RGB_SetNumber+0x34>)
{
 80029ec:	4604      	mov	r4, r0
  if (RGB_pData)
 80029ee:	6828      	ldr	r0, [r5, #0]
 80029f0:	b128      	cbz	r0, 80029fe <RGB_SetNumber+0x16>
    free(RGB_pData);
 80029f2:	f000 feed 	bl	80037d0 <free>
    RGB_pData = NULL;
 80029f6:	2300      	movs	r3, #0
    RGB_Number = 0;
 80029f8:	4a09      	ldr	r2, [pc, #36]	; (8002a20 <RGB_SetNumber+0x38>)
    RGB_pData = NULL;
 80029fa:	602b      	str	r3, [r5, #0]
    RGB_Number = 0;
 80029fc:	8013      	strh	r3, [r2, #0]
  if (Value)
 80029fe:	b164      	cbz	r4, 8002a1a <RGB_SetNumber+0x32>
    NumPWMCycles = RGB_NumPWMCyclesForReset + 3 * 8 * Value + 1;
 8002a00:	eb04 0044 	add.w	r0, r4, r4, lsl #1
    RGB_pData_NumItems = NumPWMCycles;
 8002a04:	4b07      	ldr	r3, [pc, #28]	; (8002a24 <RGB_SetNumber+0x3c>)
    RGB_pData = calloc(RGB_pData_NumItems, 2);
 8002a06:	2102      	movs	r1, #2
    NumPWMCycles = RGB_NumPWMCyclesForReset + 3 * 8 * Value + 1;
 8002a08:	b2a6      	uxth	r6, r4
 8002a0a:	00c0      	lsls	r0, r0, #3
 8002a0c:	3029      	adds	r0, #41	; 0x29
    RGB_pData_NumItems = NumPWMCycles;
 8002a0e:	8018      	strh	r0, [r3, #0]
    RGB_pData = calloc(RGB_pData_NumItems, 2);
 8002a10:	f000 feaa 	bl	8003768 <calloc>
    RGB_Number = Value;
 8002a14:	4b02      	ldr	r3, [pc, #8]	; (8002a20 <RGB_SetNumber+0x38>)
    RGB_pData = calloc(RGB_pData_NumItems, 2);
 8002a16:	6028      	str	r0, [r5, #0]
    RGB_Number = Value;
 8002a18:	801e      	strh	r6, [r3, #0]
}
 8002a1a:	bd70      	pop	{r4, r5, r6, pc}
 8002a1c:	20000200 	.word	0x20000200
 8002a20:	200001fe 	.word	0x200001fe
 8002a24:	20000204 	.word	0x20000204

08002a28 <RGB_Begin>:
{
 8002a28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  RGB_DataIndex = 0;
 8002a2c:	4d0c      	ldr	r5, [pc, #48]	; (8002a60 <RGB_Begin+0x38>)
 8002a2e:	2600      	movs	r6, #0
 8002a30:	2428      	movs	r4, #40	; 0x28
    if (RGB_DataIndex >= RGB_pData_NumItems)
 8002a32:	f8df 8034 	ldr.w	r8, [pc, #52]	; 8002a68 <RGB_Begin+0x40>
    RGB_pData[RGB_DataIndex++] = 0;
 8002a36:	4f0b      	ldr	r7, [pc, #44]	; (8002a64 <RGB_Begin+0x3c>)
  RGB_DataIndex = 0;
 8002a38:	802e      	strh	r6, [r5, #0]
    if (RGB_DataIndex >= RGB_pData_NumItems)
 8002a3a:	882a      	ldrh	r2, [r5, #0]
 8002a3c:	f8b8 3000 	ldrh.w	r3, [r8]
 8002a40:	429a      	cmp	r2, r3
 8002a42:	d301      	bcc.n	8002a48 <RGB_Begin+0x20>
      Error_Handler();
 8002a44:	f000 fb48 	bl	80030d8 <Error_Handler>
    RGB_pData[RGB_DataIndex++] = 0;
 8002a48:	882b      	ldrh	r3, [r5, #0]
  for (Index = 0; Index < RGB_NumPWMCyclesForReset; ++Index)
 8002a4a:	3c01      	subs	r4, #1
    RGB_pData[RGB_DataIndex++] = 0;
 8002a4c:	683a      	ldr	r2, [r7, #0]
 8002a4e:	1c59      	adds	r1, r3, #1
  for (Index = 0; Index < RGB_NumPWMCyclesForReset; ++Index)
 8002a50:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
    RGB_pData[RGB_DataIndex++] = 0;
 8002a54:	f822 6013 	strh.w	r6, [r2, r3, lsl #1]
 8002a58:	8029      	strh	r1, [r5, #0]
  for (Index = 0; Index < RGB_NumPWMCyclesForReset; ++Index)
 8002a5a:	d1ee      	bne.n	8002a3a <RGB_Begin+0x12>
}
 8002a5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002a60:	200001fc 	.word	0x200001fc
 8002a64:	20000200 	.word	0x20000200
 8002a68:	20000204 	.word	0x20000204

08002a6c <RGB_AppendColour>:

void RGB_AppendColour(uint32_t Color)
{
 8002a6c:	b510      	push	{r4, lr}
 8002a6e:	4604      	mov	r4, r0
  RGB_AppendColourComponent(Color >> 8);
 8002a70:	f3c0 2007 	ubfx	r0, r0, #8, #8
 8002a74:	f7ff ff66 	bl	8002944 <RGB_AppendColourComponent>
  RGB_AppendColourComponent(Color);
 8002a78:	b2e0      	uxtb	r0, r4
 8002a7a:	f7ff ff63 	bl	8002944 <RGB_AppendColourComponent>
  RGB_AppendColourComponent(Color >> 16);
 8002a7e:	f3c4 4007 	ubfx	r0, r4, #16, #8
}
 8002a82:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  RGB_AppendColourComponent(Color >> 16);
 8002a86:	f7ff bf5d 	b.w	8002944 <RGB_AppendColourComponent>
	...

08002a8c <RGB_End>:

void RGB_End()
{
 8002a8c:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef HALStatus;

  RGB_pData[RGB_DataIndex++] = 0;
 8002a8e:	4c10      	ldr	r4, [pc, #64]	; (8002ad0 <RGB_End+0x44>)
 8002a90:	2000      	movs	r0, #0
 8002a92:	4d10      	ldr	r5, [pc, #64]	; (8002ad4 <RGB_End+0x48>)
 8002a94:	8822      	ldrh	r2, [r4, #0]
 8002a96:	6829      	ldr	r1, [r5, #0]
 8002a98:	1c53      	adds	r3, r2, #1
 8002a9a:	f821 0012 	strh.w	r0, [r1, r2, lsl #1]
  // It might be better to leave the line high, to reduce power dissipation in the BS170 / 1K voltage level shifter.
  // However, it doesn't work reliably...
  //RGBData[RGBDataIndex++] = 270;

  if (RGB_DataIndex != RGB_pData_NumItems) // Check that the array was the correct size.
 8002a9e:	4a0e      	ldr	r2, [pc, #56]	; (8002ad8 <RGB_End+0x4c>)
  RGB_pData[RGB_DataIndex++] = 0;
 8002aa0:	b29b      	uxth	r3, r3
  if (RGB_DataIndex != RGB_pData_NumItems) // Check that the array was the correct size.
 8002aa2:	8812      	ldrh	r2, [r2, #0]
  RGB_pData[RGB_DataIndex++] = 0;
 8002aa4:	8023      	strh	r3, [r4, #0]
  if (RGB_DataIndex != RGB_pData_NumItems) // Check that the array was the correct size.
 8002aa6:	429a      	cmp	r2, r3
 8002aa8:	d001      	beq.n	8002aae <RGB_End+0x22>
    Error_Handler();
 8002aaa:	f000 fb15 	bl	80030d8 <Error_Handler>

  HALStatus = HAL_TIM_PWM_Start_DMA(&htim1, TIM_CHANNEL_1, (uint32_t *)RGB_pData, RGB_DataIndex);
 8002aae:	8823      	ldrh	r3, [r4, #0]
 8002ab0:	2100      	movs	r1, #0
 8002ab2:	682a      	ldr	r2, [r5, #0]
 8002ab4:	4809      	ldr	r0, [pc, #36]	; (8002adc <RGB_End+0x50>)
 8002ab6:	f7ff fd49 	bl	800254c <HAL_TIM_PWM_Start_DMA>
  if (HALStatus != HAL_OK)
 8002aba:	b108      	cbz	r0, 8002ac0 <RGB_End+0x34>
    Error_Handler();
 8002abc:	f000 fb0c 	bl	80030d8 <Error_Handler>

  do {} while (htim1.hdma[TIM_DMA_ID_CC1]->State == HAL_DMA_STATE_BUSY);
 8002ac0:	4b06      	ldr	r3, [pc, #24]	; (8002adc <RGB_End+0x50>)
 8002ac2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002ac4:	f892 3035 	ldrb.w	r3, [r2, #53]	; 0x35
 8002ac8:	2b02      	cmp	r3, #2
 8002aca:	d0fb      	beq.n	8002ac4 <RGB_End+0x38>
}
 8002acc:	bd38      	pop	{r3, r4, r5, pc}
 8002ace:	bf00      	nop
 8002ad0:	200001fc 	.word	0x200001fc
 8002ad4:	20000200 	.word	0x20000200
 8002ad8:	20000204 	.word	0x20000204
 8002adc:	2000066c 	.word	0x2000066c

08002ae0 <MX_DMA_Init>:
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002ae0:	4b1f      	ldr	r3, [pc, #124]	; (8002b60 <MX_DMA_Init+0x80>)
{
 8002ae2:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002ae4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  __HAL_RCC_DMA1_CLK_ENABLE();

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8002ae6:	2010      	movs	r0, #16
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002ae8:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8002aec:	631a      	str	r2, [r3, #48]	; 0x30
 8002aee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002af0:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
 8002af4:	9200      	str	r2, [sp, #0]
 8002af6:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002af8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002afa:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8002afe:	631a      	str	r2, [r3, #48]	; 0x30
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8002b00:	2200      	movs	r2, #0
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002b02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8002b04:	4611      	mov	r1, r2
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002b06:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002b0a:	9301      	str	r3, [sp, #4]
 8002b0c:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8002b0e:	f7fd fdd7 	bl	80006c0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8002b12:	2010      	movs	r0, #16
 8002b14:	f7fd fe06 	bl	8000724 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8002b18:	2200      	movs	r2, #0
 8002b1a:	2011      	movs	r0, #17
 8002b1c:	4611      	mov	r1, r2
 8002b1e:	f7fd fdcf 	bl	80006c0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8002b22:	2011      	movs	r0, #17
 8002b24:	f7fd fdfe 	bl	8000724 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 8002b28:	2200      	movs	r2, #0
 8002b2a:	2039      	movs	r0, #57	; 0x39
 8002b2c:	4611      	mov	r1, r2
 8002b2e:	f7fd fdc7 	bl	80006c0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8002b32:	2039      	movs	r0, #57	; 0x39
 8002b34:	f7fd fdf6 	bl	8000724 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8002b38:	2200      	movs	r2, #0
 8002b3a:	203a      	movs	r0, #58	; 0x3a
 8002b3c:	4611      	mov	r1, r2
 8002b3e:	f7fd fdbf 	bl	80006c0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8002b42:	203a      	movs	r0, #58	; 0x3a
 8002b44:	f7fd fdee 	bl	8000724 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 8002b48:	2200      	movs	r2, #0
 8002b4a:	203b      	movs	r0, #59	; 0x3b
 8002b4c:	4611      	mov	r1, r2
 8002b4e:	f7fd fdb7 	bl	80006c0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8002b52:	203b      	movs	r0, #59	; 0x3b

}
 8002b54:	b003      	add	sp, #12
 8002b56:	f85d eb04 	ldr.w	lr, [sp], #4
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8002b5a:	f7fd bde3 	b.w	8000724 <HAL_NVIC_EnableIRQ>
 8002b5e:	bf00      	nop
 8002b60:	40023800 	.word	0x40023800

08002b64 <SetColor>:
}

const int NumLEDs=24;

void SetColor(uint8_t Color_RGB)
{
 8002b64:	b570      	push	{r4, r5, r6, lr}
 8002b66:	4604      	mov	r4, r0
  uint32_t Color_BGR;

  Color_BGR = 0x000002 << 8 * (Color_RGB - 1);
 8002b68:	3801      	subs	r0, #1
 8002b6a:	2602      	movs	r6, #2
	//  RGB_AppendColour(0x010101);
	//  RGB_AppendColour(Color_BGR);
	//  RGB_End();

  // This pattern is useful for ensuring all RGBs are working:
  RGB_Begin();
 8002b6c:	2518      	movs	r5, #24
  Color_BGR = 0x000002 << 8 * (Color_RGB - 1);
 8002b6e:	00c0      	lsls	r0, r0, #3
 8002b70:	4086      	lsls	r6, r0
  RGB_Begin();
 8002b72:	f7ff ff59 	bl	8002a28 <RGB_Begin>
  for (int Index=0;Index<NumLEDs;++Index)
    RGB_AppendColour(Color_BGR);
 8002b76:	4630      	mov	r0, r6
 8002b78:	f7ff ff78 	bl	8002a6c <RGB_AppendColour>
  for (int Index=0;Index<NumLEDs;++Index)
 8002b7c:	3d01      	subs	r5, #1
 8002b7e:	d1fa      	bne.n	8002b76 <SetColor+0x12>
  RGB_End();
 8002b80:	f7ff ff84 	bl	8002a8c <RGB_End>

  SetLED(LED_Red, Color_RGB == clRed);
 8002b84:	1e63      	subs	r3, r4, #1
 8002b86:	2001      	movs	r0, #1
 8002b88:	4259      	negs	r1, r3
 8002b8a:	4159      	adcs	r1, r3
 8002b8c:	f7ff ff0c 	bl	80029a8 <SetLED>
  SetLED(LED_Green, Color_RGB == clGreen);
 8002b90:	1ea2      	subs	r2, r4, #2
 8002b92:	2002      	movs	r0, #2
 8002b94:	4251      	negs	r1, r2
 8002b96:	4151      	adcs	r1, r2
 8002b98:	f7ff ff06 	bl	80029a8 <SetLED>
  SetLED(LED_Blue, Color_RGB == clBlue);
 8002b9c:	1ee0      	subs	r0, r4, #3
 8002b9e:	4241      	negs	r1, r0
}
 8002ba0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  SetLED(LED_Blue, Color_RGB == clBlue);
 8002ba4:	4141      	adcs	r1, r0
 8002ba6:	2003      	movs	r0, #3
 8002ba8:	f7ff befe 	b.w	80029a8 <SetLED>

08002bac <Go>:

void Go()
{
 8002bac:	b570      	push	{r4, r5, r6, lr}
  uint8_t ButtonPressed = 0;
  Color_t Color;

  RGB_SetNumber(NumLEDs);
 8002bae:	2018      	movs	r0, #24
  SetColor(clGreen);
  HAL_Delay(1000);
  SetColor(clBlue);
  HAL_Delay(1000);

  Color = clRed;
 8002bb0:	2401      	movs	r4, #1
  RGB_SetNumber(NumLEDs);
 8002bb2:	f7ff ff19 	bl	80029e8 <RGB_SetNumber>
  SetColor(clRed);
 8002bb6:	2001      	movs	r0, #1
 8002bb8:	f7ff ffd4 	bl	8002b64 <SetColor>
  HAL_Delay(1000);
 8002bbc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002bc0:	f7fd fd5a 	bl	8000678 <HAL_Delay>
  SetColor(clGreen);
 8002bc4:	2002      	movs	r0, #2
 8002bc6:	f7ff ffcd 	bl	8002b64 <SetColor>
  HAL_Delay(1000);
 8002bca:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002bce:	f7fd fd53 	bl	8000678 <HAL_Delay>
  SetColor(clBlue);
 8002bd2:	2003      	movs	r0, #3
 8002bd4:	f7ff ffc6 	bl	8002b64 <SetColor>
  uint8_t ButtonPressed = 0;
 8002bd8:	2600      	movs	r6, #0
  HAL_Delay(1000);
 8002bda:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002bde:	f7fd fd4b 	bl	8000678 <HAL_Delay>
  SetColor(Color);
 8002be2:	2001      	movs	r0, #1
 8002be4:	f7ff ffbe 	bl	8002b64 <SetColor>

  while(1)
  {
    if (IsUserButtonPressed())
 8002be8:	f7ff fef2 	bl	80029d0 <IsUserButtonPressed>
 8002bec:	4605      	mov	r5, r0
 8002bee:	b150      	cbz	r0, 8002c06 <Go+0x5a>
    {
      if (!ButtonPressed)
 8002bf0:	b976      	cbnz	r6, 8002c10 <Go+0x64>
//        if (Color == clRed)
//          Color = clBlue;
//        else
//          --Color;

        if (Color == clBlue)
 8002bf2:	2c03      	cmp	r4, #3
        else
          ++Color;

        SetColor(Color);

        ButtonPressed = 1;
 8002bf4:	f04f 0501 	mov.w	r5, #1
          ++Color;
 8002bf8:	bf16      	itet	ne
 8002bfa:	3401      	addne	r4, #1
          Color = clRed;
 8002bfc:	2401      	moveq	r4, #1
          ++Color;
 8002bfe:	b2e4      	uxtbne	r4, r4
        SetColor(Color);
 8002c00:	4620      	mov	r0, r4
 8002c02:	f7ff ffaf 	bl	8002b64 <SetColor>
      }
    }
    else
      ButtonPressed = 0;

    HAL_Delay(100);
 8002c06:	2064      	movs	r0, #100	; 0x64
    if (IsUserButtonPressed())
 8002c08:	462e      	mov	r6, r5
    HAL_Delay(100);
 8002c0a:	f7fd fd35 	bl	8000678 <HAL_Delay>
    if (IsUserButtonPressed())
 8002c0e:	e7eb      	b.n	8002be8 <Go+0x3c>
 8002c10:	4635      	mov	r5, r6
 8002c12:	e7f8      	b.n	8002c06 <Go+0x5a>

08002c14 <MX_GPIO_Init>:
        * EVENT_OUT
        * EXTI
     PC9   ------> I2S_CKIN
*/
void MX_GPIO_Init(void)
{
 8002c14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002c18:	b08d      	sub	sp, #52	; 0x34

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c1a:	2214      	movs	r2, #20
 8002c1c:	2100      	movs	r1, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, ESP32_A_NSS_Pin|ESP32_B_NSS_Pin, GPIO_PIN_SET);
 8002c1e:	4f73      	ldr	r7, [pc, #460]	; (8002dec <MX_GPIO_Init+0x1d8>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c20:	a807      	add	r0, sp, #28

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, ESP32_B_EN_Pin|ESP32_A_EN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FLASH_NSS_GPIO_Port, FLASH_NSS_Pin, GPIO_PIN_SET);
 8002c22:	4e73      	ldr	r6, [pc, #460]	; (8002df0 <MX_GPIO_Init+0x1dc>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c24:	f000 fddc 	bl	80037e0 <memset>
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002c28:	4b72      	ldr	r3, [pc, #456]	; (8002df4 <MX_GPIO_Init+0x1e0>)
  HAL_GPIO_WritePin(GPIOE, ESP32_A_NSS_Pin|ESP32_B_NSS_Pin, GPIO_PIN_SET);
 8002c2a:	4638      	mov	r0, r7
 8002c2c:	2124      	movs	r1, #36	; 0x24
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002c2e:	6b1a      	ldr	r2, [r3, #48]	; 0x30

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = ESP32_A_NSS_Pin|ESP32_B_NSS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002c30:	2400      	movs	r4, #0
  HAL_GPIO_WritePin(GPIOA, LED_Red_Pin|LED_Green_Pin|LED_Blue_Pin, GPIO_PIN_RESET);
 8002c32:	f8df b1c8 	ldr.w	fp, [pc, #456]	; 8002dfc <MX_GPIO_Init+0x1e8>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c36:	2501      	movs	r5, #1
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002c38:	f042 0210 	orr.w	r2, r2, #16
  HAL_GPIO_WritePin(GPIOB, TestPoint_Pin|TS_NSS_Pin|SI_NRST_Pin, GPIO_PIN_RESET);
 8002c3c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8002e00 <MX_GPIO_Init+0x1ec>
  HAL_GPIO_WritePin(GPIOD, TAS_PDN_Pin|TAS_NRST_Pin|MUX_S0_Pin|MUX_S1_Pin 
 8002c40:	f8df a1c0 	ldr.w	sl, [pc, #448]	; 8002e04 <MX_GPIO_Init+0x1f0>
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002c44:	f04f 0902 	mov.w	r9, #2
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002c48:	631a      	str	r2, [r3, #48]	; 0x30
 8002c4a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002c4c:	f002 0210 	and.w	r2, r2, #16
 8002c50:	9201      	str	r2, [sp, #4]
 8002c52:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002c54:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002c56:	f042 0204 	orr.w	r2, r2, #4
 8002c5a:	631a      	str	r2, [r3, #48]	; 0x30
 8002c5c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002c5e:	f002 0204 	and.w	r2, r2, #4
 8002c62:	9202      	str	r2, [sp, #8]
 8002c64:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002c66:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002c68:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002c6c:	631a      	str	r2, [r3, #48]	; 0x30
 8002c6e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002c70:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8002c74:	9203      	str	r2, [sp, #12]
 8002c76:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c78:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002c7a:	f042 0201 	orr.w	r2, r2, #1
 8002c7e:	631a      	str	r2, [r3, #48]	; 0x30
 8002c80:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002c82:	f002 0201 	and.w	r2, r2, #1
 8002c86:	9204      	str	r2, [sp, #16]
 8002c88:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c8a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002c8c:	f042 0202 	orr.w	r2, r2, #2
 8002c90:	631a      	str	r2, [r3, #48]	; 0x30
 8002c92:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002c94:	f002 0202 	and.w	r2, r2, #2
 8002c98:	9205      	str	r2, [sp, #20]
 8002c9a:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002c9c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002c9e:	f042 0208 	orr.w	r2, r2, #8
 8002ca2:	631a      	str	r2, [r3, #48]	; 0x30
  HAL_GPIO_WritePin(GPIOE, ESP32_A_NSS_Pin|ESP32_B_NSS_Pin, GPIO_PIN_SET);
 8002ca4:	2201      	movs	r2, #1
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002ca6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ca8:	f003 0308 	and.w	r3, r3, #8
 8002cac:	9306      	str	r3, [sp, #24]
 8002cae:	9b06      	ldr	r3, [sp, #24]
  HAL_GPIO_WritePin(GPIOE, ESP32_A_NSS_Pin|ESP32_B_NSS_Pin, GPIO_PIN_SET);
 8002cb0:	f7fd fff6 	bl	8000ca0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOE, ESP32_B_EN_Pin|ESP32_A_EN_Pin, GPIO_PIN_RESET);
 8002cb4:	4638      	mov	r0, r7
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	2112      	movs	r1, #18
 8002cba:	f7fd fff1 	bl	8000ca0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(FLASH_NSS_GPIO_Port, FLASH_NSS_Pin, GPIO_PIN_SET);
 8002cbe:	4630      	mov	r0, r6
 8002cc0:	2201      	movs	r2, #1
 8002cc2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002cc6:	f7fd ffeb 	bl	8000ca0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, LCD_NRST_Pin|LCD_NSS_Pin|LCD_NC_D_Pin|LCD_NBACKLIGHT_Pin, GPIO_PIN_RESET);
 8002cca:	4630      	mov	r0, r6
 8002ccc:	2200      	movs	r2, #0
 8002cce:	210f      	movs	r1, #15
 8002cd0:	f7fd ffe6 	bl	8000ca0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, LED_Red_Pin|LED_Green_Pin|LED_Blue_Pin, GPIO_PIN_RESET);
 8002cd4:	4658      	mov	r0, fp
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	210e      	movs	r1, #14
 8002cda:	f7fd ffe1 	bl	8000ca0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, TestPoint_Pin|TS_NSS_Pin|SI_NRST_Pin, GPIO_PIN_RESET);
 8002cde:	4640      	mov	r0, r8
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	f44f 51c2 	mov.w	r1, #6208	; 0x1840
 8002ce6:	f7fd ffdb 	bl	8000ca0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, TAS_PDN_Pin|TAS_NRST_Pin|MUX_S0_Pin|MUX_S1_Pin 
 8002cea:	2200      	movs	r2, #0
 8002cec:	4650      	mov	r0, sl
 8002cee:	217f      	movs	r1, #127	; 0x7f
 8002cf0:	f7fd ffd6 	bl	8000ca0 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002cf4:	2324      	movs	r3, #36	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002cf6:	a907      	add	r1, sp, #28
 8002cf8:	4638      	mov	r0, r7
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002cfa:	e9cd 3507 	strd	r3, r5, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002cfe:	e9cd 4909 	strd	r4, r9, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002d02:	f7fd fed5 	bl	8000ab0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = ESP32_A_HSK_Pin|ESP32_B_HSK_Pin;
 8002d06:	2348      	movs	r3, #72	; 0x48
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002d08:	a907      	add	r1, sp, #28
 8002d0a:	4638      	mov	r0, r7
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d0c:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002d0e:	e9cd 3407 	strd	r3, r4, [sp, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002d12:	f7fd fecd 	bl	8000ab0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = ESP32_B_EN_Pin|ESP32_A_EN_Pin;
 8002d16:	2312      	movs	r3, #18
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002d18:	a907      	add	r1, sp, #28
 8002d1a:	4638      	mov	r0, r7

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = NUserButton_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002d1c:	4f36      	ldr	r7, [pc, #216]	; (8002df8 <MX_GPIO_Init+0x1e4>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d1e:	e9cd 3507 	strd	r3, r5, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d22:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002d26:	f7fd fec3 	bl	8000ab0 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002d2a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  HAL_GPIO_Init(NUserButton_GPIO_Port, &GPIO_InitStruct);
 8002d2e:	a907      	add	r1, sp, #28
 8002d30:	4630      	mov	r0, r6
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002d32:	9509      	str	r5, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002d34:	e9cd 3707 	strd	r3, r7, [sp, #28]
  HAL_GPIO_Init(NUserButton_GPIO_Port, &GPIO_InitStruct);
 8002d38:	f7fd feba 	bl	8000ab0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin 
                           PCPin */
  GPIO_InitStruct.Pin = FLASH_NSS_Pin|LCD_NRST_Pin|LCD_NSS_Pin|LCD_NC_D_Pin 
 8002d3c:	f248 030f 	movw	r3, #32783	; 0x800f
                          |LCD_NBACKLIGHT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002d40:	a907      	add	r1, sp, #28
 8002d42:	4630      	mov	r0, r6
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d44:	e9cd 3507 	strd	r3, r5, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d48:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002d4c:	f7fd feb0 	bl	8000ab0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = LED_Red_Pin|LED_Green_Pin|LED_Blue_Pin;
 8002d50:	230e      	movs	r3, #14
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d52:	a907      	add	r1, sp, #28
 8002d54:	4658      	mov	r0, fp
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d56:	e9cd 3507 	strd	r3, r5, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d5a:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d5e:	f7fd fea7 	bl	8000ab0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TestPoint_Pin;
 8002d62:	f44f 6300 	mov.w	r3, #2048	; 0x800
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  HAL_GPIO_Init(TestPoint_GPIO_Port, &GPIO_InitStruct);
 8002d66:	a907      	add	r1, sp, #28
 8002d68:	4640      	mov	r0, r8
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d6a:	e9cd 3507 	strd	r3, r5, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002d6e:	e9cd 4909 	strd	r4, r9, [sp, #36]	; 0x24
  HAL_GPIO_Init(TestPoint_GPIO_Port, &GPIO_InitStruct);
 8002d72:	f7fd fe9d 	bl	8000ab0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = TS_NSS_Pin|SI_NRST_Pin;
 8002d76:	f44f 5382 	mov.w	r3, #4160	; 0x1040
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d7a:	a907      	add	r1, sp, #28
 8002d7c:	4640      	mov	r0, r8
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d7e:	e9cd 3507 	strd	r3, r5, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d82:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d86:	f7fd fe93 	bl	8000ab0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002d8a:	f44f 7300 	mov.w	r3, #512	; 0x200
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002d8e:	a907      	add	r1, sp, #28
 8002d90:	4630      	mov	r0, r6
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d92:	e9cd 3907 	strd	r3, r9, [sp, #28]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002d96:	2305      	movs	r3, #5
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d98:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002d9c:	930b      	str	r3, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002d9e:	f7fd fe87 	bl	8000ab0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin 
                           PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = TAS_PDN_Pin|TAS_NRST_Pin|MUX_S0_Pin|MUX_S1_Pin 
 8002da2:	237f      	movs	r3, #127	; 0x7f
                          |DAC_FLT_Pin|DAC_DEMP_Pin|DAC_XSMT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002da4:	a907      	add	r1, sp, #28
 8002da6:	4650      	mov	r0, sl
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002da8:	e9cd 3507 	strd	r3, r5, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dac:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002db0:	f7fd fe7e 	bl	8000ab0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SI_INT_Pin;
 8002db4:	2320      	movs	r3, #32
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(SI_INT_GPIO_Port, &GPIO_InitStruct);
 8002db6:	a907      	add	r1, sp, #28
 8002db8:	4640      	mov	r0, r8
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dba:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002dbc:	e9cd 3707 	strd	r3, r7, [sp, #28]
  HAL_GPIO_Init(SI_INT_GPIO_Port, &GPIO_InitStruct);
 8002dc0:	f7fd fe76 	bl	8000ab0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8002dc4:	4622      	mov	r2, r4
 8002dc6:	4621      	mov	r1, r4
 8002dc8:	2017      	movs	r0, #23
 8002dca:	f7fd fc79 	bl	80006c0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002dce:	2017      	movs	r0, #23
 8002dd0:	f7fd fca8 	bl	8000724 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002dd4:	4622      	mov	r2, r4
 8002dd6:	4621      	mov	r1, r4
 8002dd8:	2028      	movs	r0, #40	; 0x28
 8002dda:	f7fd fc71 	bl	80006c0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002dde:	2028      	movs	r0, #40	; 0x28
 8002de0:	f7fd fca0 	bl	8000724 <HAL_NVIC_EnableIRQ>

}
 8002de4:	b00d      	add	sp, #52	; 0x34
 8002de6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002dea:	bf00      	nop
 8002dec:	40021000 	.word	0x40021000
 8002df0:	40020800 	.word	0x40020800
 8002df4:	40023800 	.word	0x40023800
 8002df8:	10210000 	.word	0x10210000
 8002dfc:	40020000 	.word	0x40020000
 8002e00:	40020400 	.word	0x40020400
 8002e04:	40020c00 	.word	0x40020c00

08002e08 <MX_I2C1_Init>:
DMA_HandleTypeDef hdma_i2c1_tx;
DMA_HandleTypeDef hdma_i2c1_rx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8002e08:	b508      	push	{r3, lr}

  hi2c1.Instance = I2C1;
 8002e0a:	4812      	ldr	r0, [pc, #72]	; (8002e54 <MX_I2C1_Init+0x4c>)
  hi2c1.Init.Timing = 0x6000030D;
 8002e0c:	4a12      	ldr	r2, [pc, #72]	; (8002e58 <MX_I2C1_Init+0x50>)
 8002e0e:	4b13      	ldr	r3, [pc, #76]	; (8002e5c <MX_I2C1_Init+0x54>)
 8002e10:	e9c0 2300 	strd	r2, r3, [r0]
  hi2c1.Init.OwnAddress1 = 0;
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002e14:	2300      	movs	r3, #0
 8002e16:	2201      	movs	r2, #1
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
  hi2c1.Init.OwnAddress2 = 0;
 8002e18:	e9c0 3304 	strd	r3, r3, [r0, #16]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002e1c:	e9c0 3202 	strd	r3, r2, [r0, #8]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002e20:	e9c0 3306 	strd	r3, r3, [r0, #24]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002e24:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002e26:	f7fd ff84 	bl	8000d32 <HAL_I2C_Init>
 8002e2a:	b108      	cbz	r0, 8002e30 <MX_I2C1_Init+0x28>
  {
    Error_Handler();
 8002e2c:	f000 f954 	bl	80030d8 <Error_Handler>
  }
  /**Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002e30:	2100      	movs	r1, #0
 8002e32:	4808      	ldr	r0, [pc, #32]	; (8002e54 <MX_I2C1_Init+0x4c>)
 8002e34:	f7fe fa28 	bl	8001288 <HAL_I2CEx_ConfigAnalogFilter>
 8002e38:	b108      	cbz	r0, 8002e3e <MX_I2C1_Init+0x36>
  {
    Error_Handler();
 8002e3a:	f000 f94d 	bl	80030d8 <Error_Handler>
  }
  /**Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002e3e:	2100      	movs	r1, #0
 8002e40:	4804      	ldr	r0, [pc, #16]	; (8002e54 <MX_I2C1_Init+0x4c>)
 8002e42:	f7fe fa47 	bl	80012d4 <HAL_I2CEx_ConfigDigitalFilter>
 8002e46:	b118      	cbz	r0, 8002e50 <MX_I2C1_Init+0x48>
  {
    Error_Handler();
  }

}
 8002e48:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8002e4c:	f000 b944 	b.w	80030d8 <Error_Handler>
}
 8002e50:	bd08      	pop	{r3, pc}
 8002e52:	bf00      	nop
 8002e54:	200002c8 	.word	0x200002c8
 8002e58:	40005400 	.word	0x40005400
 8002e5c:	6000030d 	.word	0x6000030d

08002e60 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002e60:	b530      	push	{r4, r5, lr}
 8002e62:	b089      	sub	sp, #36	; 0x24
 8002e64:	4605      	mov	r5, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e66:	2214      	movs	r2, #20
 8002e68:	2100      	movs	r1, #0
 8002e6a:	a803      	add	r0, sp, #12
 8002e6c:	f000 fcb8 	bl	80037e0 <memset>
  if(i2cHandle->Instance==I2C1)
 8002e70:	682a      	ldr	r2, [r5, #0]
 8002e72:	4b38      	ldr	r3, [pc, #224]	; (8002f54 <HAL_I2C_MspInit+0xf4>)
 8002e74:	429a      	cmp	r2, r3
 8002e76:	d16a      	bne.n	8002f4e <HAL_I2C_MspInit+0xee>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e78:	4c37      	ldr	r4, [pc, #220]	; (8002f58 <HAL_I2C_MspInit+0xf8>)
    /**I2C1 GPIO Configuration    
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002e7a:	f44f 7140 	mov.w	r1, #768	; 0x300
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e7e:	2001      	movs	r0, #1
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e80:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002e82:	f043 0302 	orr.w	r3, r3, #2
 8002e86:	6323      	str	r3, [r4, #48]	; 0x30
 8002e88:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002e8a:	f003 0302 	and.w	r3, r3, #2
 8002e8e:	9301      	str	r3, [sp, #4]
 8002e90:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002e92:	2312      	movs	r3, #18
 8002e94:	e9cd 1303 	strd	r1, r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e98:	2303      	movs	r3, #3
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e9a:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e9c:	e9cd 0305 	strd	r0, r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002ea0:	2304      	movs	r3, #4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ea2:	482e      	ldr	r0, [pc, #184]	; (8002f5c <HAL_I2C_MspInit+0xfc>)
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002ea4:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ea6:	f7fd fe03 	bl	8000ab0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002eaa:	6c23      	ldr	r3, [r4, #64]	; 0x40
    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Stream6;
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_1;
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002eac:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_1;
 8002eb0:	f8df c0b8 	ldr.w	ip, [pc, #184]	; 8002f6c <HAL_I2C_MspInit+0x10c>
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002eb4:	f04f 0e40 	mov.w	lr, #64	; 0x40
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002eb8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002ebc:	6423      	str	r3, [r4, #64]	; 0x40
 8002ebe:	6c23      	ldr	r3, [r4, #64]	; 0x40
    hdma_i2c1_tx.Instance = DMA1_Stream6;
 8002ec0:	4c27      	ldr	r4, [pc, #156]	; (8002f60 <HAL_I2C_MspInit+0x100>)
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002ec2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_HIGH;
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8002ec6:	4620      	mov	r0, r4
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002ec8:	9302      	str	r3, [sp, #8]
 8002eca:	9b02      	ldr	r3, [sp, #8]
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_1;
 8002ecc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002ed0:	e9c4 c300 	strd	ip, r3, [r4]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002ed4:	2300      	movs	r3, #0
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002ed6:	e9c4 2304 	strd	r2, r3, [r4, #16]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8002eda:	f44f 3200 	mov.w	r2, #131072	; 0x20000
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002ede:	e9c4 e302 	strd	lr, r3, [r4, #8]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8002ee2:	e9c4 3306 	strd	r3, r3, [r4, #24]
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002ee6:	e9c4 2308 	strd	r2, r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8002eea:	f7fd fc53 	bl	8000794 <HAL_DMA_Init>
 8002eee:	b108      	cbz	r0, 8002ef4 <HAL_I2C_MspInit+0x94>
    {
      Error_Handler();
 8002ef0:	f000 f8f2 	bl	80030d8 <Error_Handler>

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);

    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream5;
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 8002ef4:	4a1b      	ldr	r2, [pc, #108]	; (8002f64 <HAL_I2C_MspInit+0x104>)
 8002ef6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 8002efa:	63ac      	str	r4, [r5, #56]	; 0x38
 8002efc:	63a5      	str	r5, [r4, #56]	; 0x38
    hdma_i2c1_rx.Instance = DMA1_Stream5;
 8002efe:	4c1a      	ldr	r4, [pc, #104]	; (8002f68 <HAL_I2C_MspInit+0x108>)
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 8002f00:	e9c4 2300 	strd	r2, r3, [r4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002f04:	2300      	movs	r3, #0
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002f06:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_HIGH;
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8002f0a:	4620      	mov	r0, r4
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002f0c:	e9c4 2304 	strd	r2, r3, [r4, #16]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8002f10:	f44f 3200 	mov.w	r2, #131072	; 0x20000
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002f14:	e9c4 3302 	strd	r3, r3, [r4, #8]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8002f18:	e9c4 3306 	strd	r3, r3, [r4, #24]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002f1c:	e9c4 2308 	strd	r2, r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8002f20:	f7fd fc38 	bl	8000794 <HAL_DMA_Init>
 8002f24:	b108      	cbz	r0, 8002f2a <HAL_I2C_MspInit+0xca>
    {
      Error_Handler();
 8002f26:	f000 f8d7 	bl	80030d8 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	201f      	movs	r0, #31
    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);
 8002f2e:	63ec      	str	r4, [r5, #60]	; 0x3c
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8002f30:	4611      	mov	r1, r2
    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);
 8002f32:	63a5      	str	r5, [r4, #56]	; 0x38
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8002f34:	f7fd fbc4 	bl	80006c0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8002f38:	201f      	movs	r0, #31
 8002f3a:	f7fd fbf3 	bl	8000724 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8002f3e:	2200      	movs	r2, #0
 8002f40:	2020      	movs	r0, #32
 8002f42:	4611      	mov	r1, r2
 8002f44:	f7fd fbbc 	bl	80006c0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8002f48:	2020      	movs	r0, #32
 8002f4a:	f7fd fbeb 	bl	8000724 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8002f4e:	b009      	add	sp, #36	; 0x24
 8002f50:	bd30      	pop	{r4, r5, pc}
 8002f52:	bf00      	nop
 8002f54:	40005400 	.word	0x40005400
 8002f58:	40023800 	.word	0x40023800
 8002f5c:	40020400 	.word	0x40020400
 8002f60:	20000268 	.word	0x20000268
 8002f64:	40026088 	.word	0x40026088
 8002f68:	20000208 	.word	0x20000208
 8002f6c:	400260a0 	.word	0x400260a0

08002f70 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002f70:	b510      	push	{r4, lr}
 8002f72:	b0b8      	sub	sp, #224	; 0xe0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002f74:	222c      	movs	r2, #44	; 0x2c
 8002f76:	2100      	movs	r1, #0
  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002f78:	2402      	movs	r4, #2
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002f7a:	a809      	add	r0, sp, #36	; 0x24
 8002f7c:	f000 fc30 	bl	80037e0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002f80:	2214      	movs	r2, #20
 8002f82:	2100      	movs	r1, #0
 8002f84:	a802      	add	r0, sp, #8
 8002f86:	f000 fc2b 	bl	80037e0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002f8a:	2290      	movs	r2, #144	; 0x90
 8002f8c:	2100      	movs	r1, #0
 8002f8e:	a814      	add	r0, sp, #80	; 0x50
 8002f90:	f000 fc26 	bl	80037e0 <memset>
  __HAL_RCC_PWR_CLK_ENABLE();
 8002f94:	4b25      	ldr	r3, [pc, #148]	; (800302c <SystemClock_Config+0xbc>)
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8002f96:	2001      	movs	r0, #1
  RCC_OscInitStruct.PLL.PLLM = 25;
  RCC_OscInitStruct.PLL.PLLN = 432;
 8002f98:	f04f 0c19 	mov.w	ip, #25
  __HAL_RCC_PWR_CLK_ENABLE();
 8002f9c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002f9e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002fa2:	641a      	str	r2, [r3, #64]	; 0x40
 8002fa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fa6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002faa:	9300      	str	r3, [sp, #0]
 8002fac:	9b00      	ldr	r3, [sp, #0]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002fae:	4b20      	ldr	r3, [pc, #128]	; (8003030 <SystemClock_Config+0xc0>)
 8002fb0:	681a      	ldr	r2, [r3, #0]
 8002fb2:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8002fb6:	601a      	str	r2, [r3, #0]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002fbe:	9301      	str	r3, [sp, #4]
 8002fc0:	9b01      	ldr	r3, [sp, #4]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8002fc2:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8002fc6:	e9cd 0307 	strd	r0, r3, [sp, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002fca:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002fce:	a807      	add	r0, sp, #28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002fd0:	e9cd 430d 	strd	r4, r3, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLN = 432;
 8002fd4:	f44f 73d8 	mov.w	r3, #432	; 0x1b0
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8002fd8:	e9cd 4411 	strd	r4, r4, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 432;
 8002fdc:	e9cd c30f 	strd	ip, r3, [sp, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002fe0:	f7fe f9d6 	bl	8001390 <HAL_RCC_OscConfig>
 8002fe4:	b100      	cbz	r0, 8002fe8 <SystemClock_Config+0x78>
  */
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while(1) 
 8002fe6:	e7fe      	b.n	8002fe6 <SystemClock_Config+0x76>
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8002fe8:	f7fe f99a 	bl	8001320 <HAL_PWREx_EnableOverDrive>
 8002fec:	b100      	cbz	r0, 8002ff0 <SystemClock_Config+0x80>
  while(1) 
 8002fee:	e7fe      	b.n	8002fee <SystemClock_Config+0x7e>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002ff0:	230f      	movs	r3, #15
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002ff2:	f44f 51a0 	mov.w	r1, #5120	; 0x1400
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002ff6:	9004      	str	r0, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8002ff8:	a802      	add	r0, sp, #8
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002ffa:	e9cd 3402 	strd	r3, r4, [sp, #8]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002ffe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003002:	e9cd 1305 	strd	r1, r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8003006:	2107      	movs	r1, #7
 8003008:	f7fe fb88 	bl	800171c <HAL_RCC_ClockConfig>
 800300c:	b100      	cbz	r0, 8003010 <SystemClock_Config+0xa0>
  while(1) 
 800300e:	e7fe      	b.n	800300e <SystemClock_Config+0x9e>
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SAI2|RCC_PERIPHCLK_I2C1;
 8003010:	f44f 1382 	mov.w	r3, #1064960	; 0x104000
  PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8003014:	902d      	str	r0, [sp, #180]	; 0xb4
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003016:	a814      	add	r0, sp, #80	; 0x50
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SAI2|RCC_PERIPHCLK_I2C1;
 8003018:	9314      	str	r3, [sp, #80]	; 0x50
  PeriphClkInitStruct.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PIN;
 800301a:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800301e:	9324      	str	r3, [sp, #144]	; 0x90
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003020:	f7fe fc18 	bl	8001854 <HAL_RCCEx_PeriphCLKConfig>
 8003024:	b100      	cbz	r0, 8003028 <SystemClock_Config+0xb8>
  while(1) 
 8003026:	e7fe      	b.n	8003026 <SystemClock_Config+0xb6>
}
 8003028:	b038      	add	sp, #224	; 0xe0
 800302a:	bd10      	pop	{r4, pc}
 800302c:	40023800 	.word	0x40023800
 8003030:	40007000 	.word	0x40007000

08003034 <main>:
{
 8003034:	b508      	push	{r3, lr}
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003036:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800303a:	f3bf 8f6f 	isb	sy
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 800303e:	4a25      	ldr	r2, [pc, #148]	; (80030d4 <main+0xa0>)
 8003040:	2100      	movs	r1, #0
 8003042:	f8c2 1250 	str.w	r1, [r2, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8003046:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800304a:	f3bf 8f6f 	isb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 800304e:	6953      	ldr	r3, [r2, #20]
 8003050:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003054:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8003056:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800305a:	f3bf 8f6f 	isb	sy
    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 800305e:	f8c2 1084 	str.w	r1, [r2, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8003062:	f3bf 8f4f 	dsb	sy
    ccsidr = SCB->CCSIDR;
 8003066:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800306a:	f643 74e0 	movw	r4, #16352	; 0x3fe0
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800306e:	f3c3 00c9 	ubfx	r0, r3, #3, #10
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8003072:	f3c3 334e 	ubfx	r3, r3, #13, #15
 8003076:	015b      	lsls	r3, r3, #5
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8003078:	ea03 0604 	and.w	r6, r3, r4
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800307c:	4601      	mov	r1, r0
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800307e:	ea46 7581 	orr.w	r5, r6, r1, lsl #30
      } while (ways-- != 0U);
 8003082:	3901      	subs	r1, #1
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8003084:	f8c2 5260 	str.w	r5, [r2, #608]	; 0x260
      } while (ways-- != 0U);
 8003088:	d2f9      	bcs.n	800307e <main+0x4a>
    } while(sets-- != 0U);
 800308a:	3b20      	subs	r3, #32
 800308c:	f113 0f20 	cmn.w	r3, #32
 8003090:	d1f2      	bne.n	8003078 <main+0x44>
 8003092:	f3bf 8f4f 	dsb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8003096:	6953      	ldr	r3, [r2, #20]
 8003098:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800309c:	6153      	str	r3, [r2, #20]
 800309e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80030a2:	f3bf 8f6f 	isb	sy
  HAL_Init();
 80030a6:	f7fd fac9 	bl	800063c <HAL_Init>
  SystemClock_Config();
 80030aa:	f7ff ff61 	bl	8002f70 <SystemClock_Config>
  MX_GPIO_Init();
 80030ae:	f7ff fdb1 	bl	8002c14 <MX_GPIO_Init>
  MX_DMA_Init();
 80030b2:	f7ff fd15 	bl	8002ae0 <MX_DMA_Init>
  MX_I2C1_Init();
 80030b6:	f7ff fea7 	bl	8002e08 <MX_I2C1_Init>
  MX_SAI2_Init();
 80030ba:	f000 f80f 	bl	80030dc <MX_SAI2_Init>
  MX_SPI1_Init();
 80030be:	f000 f8ef 	bl	80032a0 <MX_SPI1_Init>
  MX_SPI2_Init();
 80030c2:	f000 f913 	bl	80032ec <MX_SPI2_Init>
  MX_SPI3_Init();
 80030c6:	f000 f939 	bl	800333c <MX_SPI3_Init>
  MX_TIM1_Init();
 80030ca:	f000 fac3 	bl	8003654 <MX_TIM1_Init>
  Go();
 80030ce:	f7ff fd6d 	bl	8002bac <Go>
  while (1)
 80030d2:	e7fe      	b.n	80030d2 <main+0x9e>
 80030d4:	e000ed00 	.word	0xe000ed00

080030d8 <Error_Handler>:
  while(1) 
 80030d8:	e7fe      	b.n	80030d8 <Error_Handler>
	...

080030dc <MX_SAI2_Init>:
DMA_HandleTypeDef hdma_sai2_a;
DMA_HandleTypeDef hdma_sai2_b;

/* SAI2 init function */
void MX_SAI2_Init(void)
{
 80030dc:	b508      	push	{r3, lr}

  hsai_BlockA2.Instance = SAI2_Block_A;
 80030de:	4817      	ldr	r0, [pc, #92]	; (800313c <MX_SAI2_Init+0x60>)
  hsai_BlockA2.Init.AudioMode = SAI_MODEMASTER_TX;
 80030e0:	2100      	movs	r1, #0
 80030e2:	4b17      	ldr	r3, [pc, #92]	; (8003140 <MX_SAI2_Init+0x64>)
  hsai_BlockA2.Init.Synchro = SAI_ASYNCHRONOUS;
 80030e4:	6081      	str	r1, [r0, #8]
  hsai_BlockA2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
  hsai_BlockA2.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
  hsai_BlockA2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 80030e6:	6181      	str	r1, [r0, #24]
  hsai_BlockA2.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_48K;
  hsai_BlockA2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 80030e8:	60c1      	str	r1, [r0, #12]
  hsai_BlockA2.Init.MonoStereoMode = SAI_STEREOMODE;
  hsai_BlockA2.Init.CompandingMode = SAI_NOCOMPANDING;
  hsai_BlockA2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 80030ea:	62c1      	str	r1, [r0, #44]	; 0x2c
  hsai_BlockA2.Init.AudioMode = SAI_MODEMASTER_TX;
 80030ec:	e9c0 3100 	strd	r3, r1, [r0]
  hsai_BlockA2.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_48K;
 80030f0:	f64b 3380 	movw	r3, #48000	; 0xbb80
 80030f4:	61c3      	str	r3, [r0, #28]
  if (HAL_SAI_InitProtocol(&hsai_BlockA2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_24BIT, 2) != HAL_OK)
 80030f6:	2302      	movs	r3, #2
 80030f8:	461a      	mov	r2, r3
  hsai_BlockA2.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 80030fa:	e9c0 1104 	strd	r1, r1, [r0, #16]
  hsai_BlockA2.Init.CompandingMode = SAI_NOCOMPANDING;
 80030fe:	e9c0 1109 	strd	r1, r1, [r0, #36]	; 0x24
  if (HAL_SAI_InitProtocol(&hsai_BlockA2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_24BIT, 2) != HAL_OK)
 8003102:	f7fe ffc5 	bl	8002090 <HAL_SAI_InitProtocol>
 8003106:	b108      	cbz	r0, 800310c <MX_SAI2_Init+0x30>
  {
    Error_Handler();
 8003108:	f7ff ffe6 	bl	80030d8 <Error_Handler>
  }

  hsai_BlockB2.Instance = SAI2_Block_B;
 800310c:	480d      	ldr	r0, [pc, #52]	; (8003144 <MX_SAI2_Init+0x68>)
  hsai_BlockB2.Init.AudioMode = SAI_MODESLAVE_RX;
 800310e:	2303      	movs	r3, #3
 8003110:	4a0d      	ldr	r2, [pc, #52]	; (8003148 <MX_SAI2_Init+0x6c>)
  hsai_BlockB2.Init.Synchro = SAI_SYNCHRONOUS;
  hsai_BlockB2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8003112:	2100      	movs	r1, #0
  hsai_BlockB2.Init.AudioMode = SAI_MODESLAVE_RX;
 8003114:	e9c0 2300 	strd	r2, r3, [r0]
  hsai_BlockB2.Init.Synchro = SAI_SYNCHRONOUS;
 8003118:	2301      	movs	r3, #1
  hsai_BlockB2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 800311a:	6101      	str	r1, [r0, #16]
  hsai_BlockB2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 800311c:	6181      	str	r1, [r0, #24]
  hsai_BlockB2.Init.Synchro = SAI_SYNCHRONOUS;
 800311e:	6083      	str	r3, [r0, #8]
  hsai_BlockB2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
  hsai_BlockB2.Init.MonoStereoMode = SAI_STEREOMODE;
  hsai_BlockB2.Init.CompandingMode = SAI_NOCOMPANDING;
  hsai_BlockB2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
  if (HAL_SAI_InitProtocol(&hsai_BlockB2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_24BIT, 2) != HAL_OK)
 8003120:	2302      	movs	r3, #2
  hsai_BlockB2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8003122:	60c1      	str	r1, [r0, #12]
  if (HAL_SAI_InitProtocol(&hsai_BlockB2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_24BIT, 2) != HAL_OK)
 8003124:	461a      	mov	r2, r3
  hsai_BlockB2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8003126:	62c1      	str	r1, [r0, #44]	; 0x2c
  hsai_BlockB2.Init.CompandingMode = SAI_NOCOMPANDING;
 8003128:	e9c0 1109 	strd	r1, r1, [r0, #36]	; 0x24
  if (HAL_SAI_InitProtocol(&hsai_BlockB2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_24BIT, 2) != HAL_OK)
 800312c:	f7fe ffb0 	bl	8002090 <HAL_SAI_InitProtocol>
 8003130:	b118      	cbz	r0, 800313a <MX_SAI2_Init+0x5e>
  {
    Error_Handler();
  }

}
 8003132:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8003136:	f7ff bfcf 	b.w	80030d8 <Error_Handler>
}
 800313a:	bd08      	pop	{r3, pc}
 800313c:	200003d8 	.word	0x200003d8
 8003140:	40015c04 	.word	0x40015c04
 8003144:	2000045c 	.word	0x2000045c
 8003148:	40015c24 	.word	0x40015c24

0800314c <HAL_SAI_MspInit>:
void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI2 */
    if(hsai->Instance==SAI2_Block_A)
 800314c:	6802      	ldr	r2, [r0, #0]
 800314e:	4b49      	ldr	r3, [pc, #292]	; (8003274 <HAL_SAI_MspInit+0x128>)
 8003150:	429a      	cmp	r2, r3
{
 8003152:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003154:	4605      	mov	r5, r0
 8003156:	b089      	sub	sp, #36	; 0x24
    if(hsai->Instance==SAI2_Block_A)
 8003158:	d149      	bne.n	80031ee <HAL_SAI_MspInit+0xa2>
    {
    /* SAI2 clock enable */
    if (SAI2_client == 0)
 800315a:	4847      	ldr	r0, [pc, #284]	; (8003278 <HAL_SAI_MspInit+0x12c>)
 800315c:	6803      	ldr	r3, [r0, #0]
 800315e:	b94b      	cbnz	r3, 8003174 <HAL_SAI_MspInit+0x28>
    {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8003160:	4a46      	ldr	r2, [pc, #280]	; (800327c <HAL_SAI_MspInit+0x130>)
 8003162:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8003164:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8003168:	6451      	str	r1, [r2, #68]	; 0x44
 800316a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800316c:	f402 0200 	and.w	r2, r2, #8388608	; 0x800000
 8003170:	9201      	str	r2, [sp, #4]
 8003172:	9a01      	ldr	r2, [sp, #4]
    }
    SAI2_client ++;
 8003174:	3301      	adds	r3, #1
    PD13     ------> SAI2_SCK_A
    PE0     ------> SAI2_MCLK_A 
    */
    GPIO_InitStruct.Pin = SAI_A_DATAFROMSTM_Pin|SAI_A_FS_Pin|SAI_A_BCK_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003176:	2600      	movs	r6, #0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8003178:	240a      	movs	r4, #10
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800317a:	2702      	movs	r7, #2
    SAI2_client ++;
 800317c:	6003      	str	r3, [r0, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800317e:	f44f 5360 	mov.w	r3, #14336	; 0x3800
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003182:	a903      	add	r1, sp, #12
 8003184:	483e      	ldr	r0, [pc, #248]	; (8003280 <HAL_SAI_MspInit+0x134>)
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8003186:	9407      	str	r4, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003188:	e9cd 3703 	strd	r3, r7, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800318c:	e9cd 6605 	strd	r6, r6, [sp, #20]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003190:	f7fd fc8e 	bl	8000ab0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SAI_A_MCLK_Pin;
 8003194:	2301      	movs	r3, #1
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
    HAL_GPIO_Init(SAI_A_MCLK_GPIO_Port, &GPIO_InitStruct);
 8003196:	483b      	ldr	r0, [pc, #236]	; (8003284 <HAL_SAI_MspInit+0x138>)
 8003198:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 800319a:	9407      	str	r4, [sp, #28]

    /* Peripheral DMA init*/
    
    hdma_sai2_a.Instance = DMA2_Stream2;
 800319c:	4c3a      	ldr	r4, [pc, #232]	; (8003288 <HAL_SAI_MspInit+0x13c>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800319e:	e9cd 3703 	strd	r3, r7, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031a2:	e9cd 6605 	strd	r6, r6, [sp, #20]
    HAL_GPIO_Init(SAI_A_MCLK_GPIO_Port, &GPIO_InitStruct);
 80031a6:	f7fd fc83 	bl	8000ab0 <HAL_GPIO_Init>
    hdma_sai2_a.Init.Channel = DMA_CHANNEL_10;
 80031aa:	f04f 53a0 	mov.w	r3, #335544320	; 0x14000000
 80031ae:	f8df c0ec 	ldr.w	ip, [pc, #236]	; 800329c <HAL_SAI_MspInit+0x150>
    hdma_sai2_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_sai2_a.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_sai2_a.Init.MemInc = DMA_MINC_ENABLE;
    hdma_sai2_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80031b2:	f44f 6e80 	mov.w	lr, #1024	; 0x400
    hdma_sai2_a.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
    hdma_sai2_a.Init.Mode = DMA_CIRCULAR;
 80031b6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    hdma_sai2_a.Init.Priority = DMA_PRIORITY_HIGH;
    hdma_sai2_a.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    if (HAL_DMA_Init(&hdma_sai2_a) != HAL_OK)
 80031ba:	4620      	mov	r0, r4
    hdma_sai2_a.Init.Channel = DMA_CHANNEL_10;
 80031bc:	e9c4 c300 	strd	ip, r3, [r4]
    hdma_sai2_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80031c0:	2340      	movs	r3, #64	; 0x40
    hdma_sai2_a.Init.PeriphInc = DMA_PINC_DISABLE;
 80031c2:	e9c4 3602 	strd	r3, r6, [r4, #8]
    hdma_sai2_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80031c6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80031ca:	e9c4 e304 	strd	lr, r3, [r4, #16]
    hdma_sai2_a.Init.Mode = DMA_CIRCULAR;
 80031ce:	f44f 7380 	mov.w	r3, #256	; 0x100
 80031d2:	e9c4 2306 	strd	r2, r3, [r4, #24]
    hdma_sai2_a.Init.Priority = DMA_PRIORITY_HIGH;
 80031d6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
    hdma_sai2_a.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80031da:	e9c4 3608 	strd	r3, r6, [r4, #32]
    if (HAL_DMA_Init(&hdma_sai2_a) != HAL_OK)
 80031de:	f7fd fad9 	bl	8000794 <HAL_DMA_Init>
 80031e2:	b108      	cbz	r0, 80031e8 <HAL_SAI_MspInit+0x9c>
    {
      Error_Handler();
 80031e4:	f7ff ff78 	bl	80030d8 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai2_a);
 80031e8:	672c      	str	r4, [r5, #112]	; 0x70
 80031ea:	63a5      	str	r5, [r4, #56]	; 0x38
    __HAL_LINKDMA(hsai,hdmatx,hdma_sai2_a);
 80031ec:	66ec      	str	r4, [r5, #108]	; 0x6c
    }
    if(hsai->Instance==SAI2_Block_B)
 80031ee:	682a      	ldr	r2, [r5, #0]
 80031f0:	4b26      	ldr	r3, [pc, #152]	; (800328c <HAL_SAI_MspInit+0x140>)
 80031f2:	429a      	cmp	r2, r3
 80031f4:	d13c      	bne.n	8003270 <HAL_SAI_MspInit+0x124>
    {
      /* SAI2 clock enable */
      if (SAI2_client == 0)
 80031f6:	4820      	ldr	r0, [pc, #128]	; (8003278 <HAL_SAI_MspInit+0x12c>)
 80031f8:	6803      	ldr	r3, [r0, #0]
 80031fa:	b94b      	cbnz	r3, 8003210 <HAL_SAI_MspInit+0xc4>
      {
       __HAL_RCC_SAI2_CLK_ENABLE();
 80031fc:	4a1f      	ldr	r2, [pc, #124]	; (800327c <HAL_SAI_MspInit+0x130>)
 80031fe:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8003200:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8003204:	6451      	str	r1, [r2, #68]	; 0x44
 8003206:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8003208:	f402 0200 	and.w	r2, r2, #8388608	; 0x800000
 800320c:	9202      	str	r2, [sp, #8]
 800320e:	9a02      	ldr	r2, [sp, #8]
      }
    SAI2_client ++;
 8003210:	3301      	adds	r3, #1
    
    /**SAI2_B_Block_B GPIO Configuration    
    PA0/WKUP     ------> SAI2_SD_B 
    */
    GPIO_InitStruct.Pin = SAI_B_DATATOSTM_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003212:	2201      	movs	r2, #1
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003214:	2600      	movs	r6, #0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
    HAL_GPIO_Init(SAI_B_DATATOSTM_GPIO_Port, &GPIO_InitStruct);
 8003216:	a903      	add	r1, sp, #12
    SAI2_client ++;
 8003218:	6003      	str	r3, [r0, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800321a:	2302      	movs	r3, #2
    HAL_GPIO_Init(SAI_B_DATATOSTM_GPIO_Port, &GPIO_InitStruct);
 800321c:	481c      	ldr	r0, [pc, #112]	; (8003290 <HAL_SAI_MspInit+0x144>)
    hdma_sai2_b.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_sai2_b.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_sai2_b.Init.MemInc = DMA_MINC_ENABLE;
    hdma_sai2_b.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
    hdma_sai2_b.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
    hdma_sai2_b.Init.Mode = DMA_CIRCULAR;
 800321e:	f44f 4780 	mov.w	r7, #16384	; 0x4000
    hdma_sai2_b.Instance = DMA2_Stream1;
 8003222:	4c1c      	ldr	r4, [pc, #112]	; (8003294 <HAL_SAI_MspInit+0x148>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003224:	e9cd 2303 	strd	r2, r3, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8003228:	230a      	movs	r3, #10
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800322a:	e9cd 6605 	strd	r6, r6, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 800322e:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(SAI_B_DATATOSTM_GPIO_Port, &GPIO_InitStruct);
 8003230:	f7fd fc3e 	bl	8000ab0 <HAL_GPIO_Init>
    hdma_sai2_b.Init.Channel = DMA_CHANNEL_10;
 8003234:	f04f 53a0 	mov.w	r3, #335544320	; 0x14000000
 8003238:	4917      	ldr	r1, [pc, #92]	; (8003298 <HAL_SAI_MspInit+0x14c>)
    hdma_sai2_b.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800323a:	f44f 6080 	mov.w	r0, #1024	; 0x400
    hdma_sai2_b.Init.Channel = DMA_CHANNEL_10;
 800323e:	e9c4 1300 	strd	r1, r3, [r4]
    hdma_sai2_b.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003242:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003246:	e9c4 0304 	strd	r0, r3, [r4, #16]
    hdma_sai2_b.Init.Mode = DMA_CIRCULAR;
 800324a:	f44f 7380 	mov.w	r3, #256	; 0x100
    hdma_sai2_b.Init.Priority = DMA_PRIORITY_HIGH;
    hdma_sai2_b.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    if (HAL_DMA_Init(&hdma_sai2_b) != HAL_OK)
 800324e:	4620      	mov	r0, r4
    hdma_sai2_b.Init.Mode = DMA_CIRCULAR;
 8003250:	e9c4 7306 	strd	r7, r3, [r4, #24]
    hdma_sai2_b.Init.Priority = DMA_PRIORITY_HIGH;
 8003254:	f44f 3300 	mov.w	r3, #131072	; 0x20000
    hdma_sai2_b.Init.PeriphInc = DMA_PINC_DISABLE;
 8003258:	e9c4 6602 	strd	r6, r6, [r4, #8]
    hdma_sai2_b.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800325c:	e9c4 3608 	strd	r3, r6, [r4, #32]
    if (HAL_DMA_Init(&hdma_sai2_b) != HAL_OK)
 8003260:	f7fd fa98 	bl	8000794 <HAL_DMA_Init>
 8003264:	b108      	cbz	r0, 800326a <HAL_SAI_MspInit+0x11e>
    {
      Error_Handler();
 8003266:	f7ff ff37 	bl	80030d8 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai2_b);
 800326a:	672c      	str	r4, [r5, #112]	; 0x70
 800326c:	63a5      	str	r5, [r4, #56]	; 0x38
    __HAL_LINKDMA(hsai,hdmatx,hdma_sai2_b);
 800326e:	66ec      	str	r4, [r5, #108]	; 0x6c
    }
}
 8003270:	b009      	add	sp, #36	; 0x24
 8003272:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003274:	40015c04 	.word	0x40015c04
 8003278:	20000314 	.word	0x20000314
 800327c:	40023800 	.word	0x40023800
 8003280:	40020c00 	.word	0x40020c00
 8003284:	40021000 	.word	0x40021000
 8003288:	20000318 	.word	0x20000318
 800328c:	40015c24 	.word	0x40015c24
 8003290:	40020000 	.word	0x40020000
 8003294:	20000378 	.word	0x20000378
 8003298:	40026428 	.word	0x40026428
 800329c:	40026440 	.word	0x40026440

080032a0 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi2;
SPI_HandleTypeDef hspi3;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80032a0:	b508      	push	{r3, lr}

  hspi1.Instance = SPI1;
 80032a2:	4810      	ldr	r0, [pc, #64]	; (80032e4 <MX_SPI1_Init+0x44>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80032a4:	f44f 7382 	mov.w	r3, #260	; 0x104
 80032a8:	4a0f      	ldr	r2, [pc, #60]	; (80032e8 <MX_SPI1_Init+0x48>)
 80032aa:	e9c0 2300 	strd	r2, r3, [r0]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80032ae:	2300      	movs	r3, #0
 80032b0:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80032b4:	e9c0 3202 	strd	r3, r2, [r0, #8]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80032b8:	f44f 7200 	mov.w	r2, #512	; 0x200
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80032bc:	6283      	str	r3, [r0, #40]	; 0x28
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80032be:	e9c0 2306 	strd	r2, r3, [r0, #24]
  hspi1.Init.CRCPolynomial = 7;
 80032c2:	2207      	movs	r2, #7
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80032c4:	e9c0 3304 	strd	r3, r3, [r0, #16]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80032c8:	e9c0 3308 	strd	r3, r3, [r0, #32]
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80032cc:	e9c0 230b 	strd	r2, r3, [r0, #44]	; 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80032d0:	2308      	movs	r3, #8
 80032d2:	6343      	str	r3, [r0, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80032d4:	f7fe ff71 	bl	80021ba <HAL_SPI_Init>
 80032d8:	b118      	cbz	r0, 80032e2 <MX_SPI1_Init+0x42>
  {
    Error_Handler();
  }

}
 80032da:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 80032de:	f7ff befb 	b.w	80030d8 <Error_Handler>
}
 80032e2:	bd08      	pop	{r3, pc}
 80032e4:	200004e0 	.word	0x200004e0
 80032e8:	40013000 	.word	0x40013000

080032ec <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80032ec:	b508      	push	{r3, lr}

  hspi2.Instance = SPI2;
 80032ee:	4811      	ldr	r0, [pc, #68]	; (8003334 <MX_SPI2_Init+0x48>)
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80032f0:	f44f 7382 	mov.w	r3, #260	; 0x104
 80032f4:	4a10      	ldr	r2, [pc, #64]	; (8003338 <MX_SPI2_Init+0x4c>)
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
  hspi2.Init.NSS = SPI_NSS_SOFT;
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80032f6:	f44f 7100 	mov.w	r1, #512	; 0x200
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80032fa:	e9c0 2300 	strd	r2, r3, [r0]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80032fe:	2300      	movs	r3, #0
 8003300:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8003304:	e9c0 3202 	strd	r3, r2, [r0, #8]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8003308:	2220      	movs	r2, #32
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800330a:	6283      	str	r3, [r0, #40]	; 0x28
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800330c:	e9c0 1206 	strd	r1, r2, [r0, #24]
  hspi2.Init.CRCPolynomial = 7;
 8003310:	2207      	movs	r2, #7
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003312:	e9c0 3304 	strd	r3, r3, [r0, #16]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8003316:	e9c0 3308 	strd	r3, r3, [r0, #32]
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800331a:	e9c0 230b 	strd	r2, r3, [r0, #44]	; 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800331e:	2308      	movs	r3, #8
 8003320:	6343      	str	r3, [r0, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8003322:	f7fe ff4a 	bl	80021ba <HAL_SPI_Init>
 8003326:	b118      	cbz	r0, 8003330 <MX_SPI2_Init+0x44>
  {
    Error_Handler();
  }

}
 8003328:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 800332c:	f7ff bed4 	b.w	80030d8 <Error_Handler>
}
 8003330:	bd08      	pop	{r3, pc}
 8003332:	bf00      	nop
 8003334:	20000544 	.word	0x20000544
 8003338:	40003800 	.word	0x40003800

0800333c <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 800333c:	b508      	push	{r3, lr}

  hspi3.Instance = SPI3;
 800333e:	4811      	ldr	r0, [pc, #68]	; (8003384 <MX_SPI3_Init+0x48>)
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8003340:	f44f 7382 	mov.w	r3, #260	; 0x104
 8003344:	4a10      	ldr	r2, [pc, #64]	; (8003388 <MX_SPI3_Init+0x4c>)
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
  hspi3.Init.NSS = SPI_NSS_SOFT;
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8003346:	f44f 7100 	mov.w	r1, #512	; 0x200
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800334a:	e9c0 2300 	strd	r2, r3, [r0]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 800334e:	2300      	movs	r3, #0
 8003350:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8003354:	e9c0 3202 	strd	r3, r2, [r0, #8]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8003358:	2210      	movs	r2, #16
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800335a:	6283      	str	r3, [r0, #40]	; 0x28
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800335c:	e9c0 1206 	strd	r1, r2, [r0, #24]
  hspi3.Init.CRCPolynomial = 7;
 8003360:	2207      	movs	r2, #7
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003362:	e9c0 3304 	strd	r3, r3, [r0, #16]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8003366:	e9c0 3308 	strd	r3, r3, [r0, #32]
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800336a:	e9c0 230b 	strd	r2, r3, [r0, #44]	; 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800336e:	2308      	movs	r3, #8
 8003370:	6343      	str	r3, [r0, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8003372:	f7fe ff22 	bl	80021ba <HAL_SPI_Init>
 8003376:	b118      	cbz	r0, 8003380 <MX_SPI3_Init+0x44>
  {
    Error_Handler();
  }

}
 8003378:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 800337c:	f7ff beac 	b.w	80030d8 <Error_Handler>
}
 8003380:	bd08      	pop	{r3, pc}
 8003382:	bf00      	nop
 8003384:	200005a8 	.word	0x200005a8
 8003388:	40003c00 	.word	0x40003c00

0800338c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800338c:	b510      	push	{r4, lr}
 800338e:	b08c      	sub	sp, #48	; 0x30
 8003390:	4604      	mov	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003392:	2214      	movs	r2, #20
 8003394:	2100      	movs	r1, #0
 8003396:	a807      	add	r0, sp, #28
 8003398:	f000 fa22 	bl	80037e0 <memset>
  if(spiHandle->Instance==SPI1)
 800339c:	6823      	ldr	r3, [r4, #0]
 800339e:	4a35      	ldr	r2, [pc, #212]	; (8003474 <HAL_SPI_MspInit+0xe8>)
 80033a0:	4293      	cmp	r3, r2
 80033a2:	d122      	bne.n	80033ea <HAL_SPI_MspInit+0x5e>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80033a4:	4b34      	ldr	r3, [pc, #208]	; (8003478 <HAL_SPI_MspInit+0xec>)
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = LCD_SCK_Pin|LCD_MISO_Pin|LCD_MOSI_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033a6:	f04f 0ce0 	mov.w	ip, #224	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80033aa:	f04f 0e03 	mov.w	lr, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80033ae:	a907      	add	r1, sp, #28
    __HAL_RCC_SPI1_CLK_ENABLE();
 80033b0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80033b2:	4832      	ldr	r0, [pc, #200]	; (800347c <HAL_SPI_MspInit+0xf0>)
    __HAL_RCC_SPI1_CLK_ENABLE();
 80033b4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80033b8:	645a      	str	r2, [r3, #68]	; 0x44
 80033ba:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80033bc:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80033c0:	9201      	str	r2, [sp, #4]
 80033c2:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80033c4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80033c6:	f042 0201 	orr.w	r2, r2, #1
 80033ca:	631a      	str	r2, [r3, #48]	; 0x30
 80033cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033ce:	f003 0301 	and.w	r3, r3, #1
 80033d2:	9302      	str	r3, [sp, #8]
 80033d4:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033d6:	2302      	movs	r3, #2
 80033d8:	e9cd c307 	strd	ip, r3, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80033dc:	2305      	movs	r3, #5
 80033de:	e9cd e30a 	strd	lr, r3, [sp, #40]	; 0x28
    GPIO_InitStruct.Pin = GENSPI_SCK_Pin|GENSPI_MISO_Pin|GENSPI_MOSI_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80033e2:	f7fd fb65 	bl	8000ab0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80033e6:	b00c      	add	sp, #48	; 0x30
 80033e8:	bd10      	pop	{r4, pc}
  else if(spiHandle->Instance==SPI2)
 80033ea:	4a25      	ldr	r2, [pc, #148]	; (8003480 <HAL_SPI_MspInit+0xf4>)
 80033ec:	4293      	cmp	r3, r2
 80033ee:	d11e      	bne.n	800342e <HAL_SPI_MspInit+0xa2>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80033f0:	4b21      	ldr	r3, [pc, #132]	; (8003478 <HAL_SPI_MspInit+0xec>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033f2:	f44f 4060 	mov.w	r0, #57344	; 0xe000
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80033f6:	2403      	movs	r4, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80033f8:	a907      	add	r1, sp, #28
    __HAL_RCC_SPI2_CLK_ENABLE();
 80033fa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80033fc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003400:	641a      	str	r2, [r3, #64]	; 0x40
 8003402:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003404:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8003408:	9203      	str	r2, [sp, #12]
 800340a:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800340c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800340e:	f042 0202 	orr.w	r2, r2, #2
 8003412:	631a      	str	r2, [r3, #48]	; 0x30
 8003414:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003416:	f003 0302 	and.w	r3, r3, #2
 800341a:	9304      	str	r3, [sp, #16]
 800341c:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800341e:	2302      	movs	r3, #2
 8003420:	e9cd 0307 	strd	r0, r3, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003424:	2305      	movs	r3, #5
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003426:	4817      	ldr	r0, [pc, #92]	; (8003484 <HAL_SPI_MspInit+0xf8>)
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003428:	e9cd 430a 	strd	r4, r3, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800342c:	e7d9      	b.n	80033e2 <HAL_SPI_MspInit+0x56>
  else if(spiHandle->Instance==SPI3)
 800342e:	4a16      	ldr	r2, [pc, #88]	; (8003488 <HAL_SPI_MspInit+0xfc>)
 8003430:	4293      	cmp	r3, r2
 8003432:	d1d8      	bne.n	80033e6 <HAL_SPI_MspInit+0x5a>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8003434:	4b10      	ldr	r3, [pc, #64]	; (8003478 <HAL_SPI_MspInit+0xec>)
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8003436:	2103      	movs	r1, #3
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003438:	4814      	ldr	r0, [pc, #80]	; (800348c <HAL_SPI_MspInit+0x100>)
    __HAL_RCC_SPI3_CLK_ENABLE();
 800343a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800343c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003440:	641a      	str	r2, [r3, #64]	; 0x40
 8003442:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003444:	f402 4200 	and.w	r2, r2, #32768	; 0x8000
 8003448:	9205      	str	r2, [sp, #20]
 800344a:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800344c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800344e:	f042 0204 	orr.w	r2, r2, #4
 8003452:	631a      	str	r2, [r3, #48]	; 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003454:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003458:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800345a:	f003 0304 	and.w	r3, r3, #4
 800345e:	9306      	str	r3, [sp, #24]
 8003460:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003462:	2302      	movs	r3, #2
 8003464:	e9cd 2307 	strd	r2, r3, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8003468:	2306      	movs	r3, #6
 800346a:	e9cd 130a 	strd	r1, r3, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800346e:	a907      	add	r1, sp, #28
 8003470:	e7b7      	b.n	80033e2 <HAL_SPI_MspInit+0x56>
 8003472:	bf00      	nop
 8003474:	40013000 	.word	0x40013000
 8003478:	40023800 	.word	0x40023800
 800347c:	40020000 	.word	0x40020000
 8003480:	40003800 	.word	0x40003800
 8003484:	40020400 	.word	0x40020400
 8003488:	40003c00 	.word	0x40003c00
 800348c:	40020800 	.word	0x40020800

08003490 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8003490:	4b0a      	ldr	r3, [pc, #40]	; (80034bc <HAL_MspInit+0x2c>)
{
 8003492:	b082      	sub	sp, #8
  __HAL_RCC_PWR_CLK_ENABLE();
 8003494:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003496:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800349a:	641a      	str	r2, [r3, #64]	; 0x40
 800349c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800349e:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 80034a2:	9200      	str	r2, [sp, #0]
 80034a4:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80034a6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80034a8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80034ac:	645a      	str	r2, [r3, #68]	; 0x44
 80034ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034b0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80034b4:	9301      	str	r3, [sp, #4]
 80034b6:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80034b8:	b002      	add	sp, #8
 80034ba:	4770      	bx	lr
 80034bc:	40023800 	.word	0x40023800

080034c0 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80034c0:	4770      	bx	lr

080034c2 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80034c2:	e7fe      	b.n	80034c2 <HardFault_Handler>

080034c4 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80034c4:	e7fe      	b.n	80034c4 <MemManage_Handler>

080034c6 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80034c6:	e7fe      	b.n	80034c6 <BusFault_Handler>

080034c8 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80034c8:	e7fe      	b.n	80034c8 <UsageFault_Handler>

080034ca <SVC_Handler>:
 80034ca:	4770      	bx	lr

080034cc <DebugMon_Handler>:
 80034cc:	4770      	bx	lr

080034ce <PendSV_Handler>:
 80034ce:	4770      	bx	lr

080034d0 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80034d0:	f7fd b8c0 	b.w	8000654 <HAL_IncTick>

080034d4 <DMA1_Stream5_IRQHandler>:
void DMA1_Stream5_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 80034d4:	4801      	ldr	r0, [pc, #4]	; (80034dc <DMA1_Stream5_IRQHandler+0x8>)
 80034d6:	f7fd ba2d 	b.w	8000934 <HAL_DMA_IRQHandler>
 80034da:	bf00      	nop
 80034dc:	20000208 	.word	0x20000208

080034e0 <DMA1_Stream6_IRQHandler>:
void DMA1_Stream6_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 80034e0:	4801      	ldr	r0, [pc, #4]	; (80034e8 <DMA1_Stream6_IRQHandler+0x8>)
 80034e2:	f7fd ba27 	b.w	8000934 <HAL_DMA_IRQHandler>
 80034e6:	bf00      	nop
 80034e8:	20000268 	.word	0x20000268

080034ec <EXTI9_5_IRQHandler>:
void EXTI9_5_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 80034ec:	2020      	movs	r0, #32
 80034ee:	f7fd bbe5 	b.w	8000cbc <HAL_GPIO_EXTI_IRQHandler>
	...

080034f4 <I2C1_EV_IRQHandler>:
void I2C1_EV_IRQHandler(void)
{
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80034f4:	4801      	ldr	r0, [pc, #4]	; (80034fc <I2C1_EV_IRQHandler+0x8>)
 80034f6:	f7fd bc6d 	b.w	8000dd4 <HAL_I2C_EV_IRQHandler>
 80034fa:	bf00      	nop
 80034fc:	200002c8 	.word	0x200002c8

08003500 <I2C1_ER_IRQHandler>:
void I2C1_ER_IRQHandler(void)
{
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8003500:	4801      	ldr	r0, [pc, #4]	; (8003508 <I2C1_ER_IRQHandler+0x8>)
 8003502:	f7fd be7d 	b.w	8001200 <HAL_I2C_ER_IRQHandler>
 8003506:	bf00      	nop
 8003508:	200002c8 	.word	0x200002c8

0800350c <EXTI15_10_IRQHandler>:
void EXTI15_10_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 800350c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8003510:	f7fd bbd4 	b.w	8000cbc <HAL_GPIO_EXTI_IRQHandler>

08003514 <DMA2_Stream1_IRQHandler>:
void DMA2_Stream1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_b);
 8003514:	4801      	ldr	r0, [pc, #4]	; (800351c <DMA2_Stream1_IRQHandler+0x8>)
 8003516:	f7fd ba0d 	b.w	8000934 <HAL_DMA_IRQHandler>
 800351a:	bf00      	nop
 800351c:	20000378 	.word	0x20000378

08003520 <DMA2_Stream2_IRQHandler>:
void DMA2_Stream2_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_a);
 8003520:	4801      	ldr	r0, [pc, #4]	; (8003528 <DMA2_Stream2_IRQHandler+0x8>)
 8003522:	f7fd ba07 	b.w	8000934 <HAL_DMA_IRQHandler>
 8003526:	bf00      	nop
 8003528:	20000318 	.word	0x20000318

0800352c <DMA2_Stream3_IRQHandler>:
void DMA2_Stream3_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch1);
 800352c:	4801      	ldr	r0, [pc, #4]	; (8003534 <DMA2_Stream3_IRQHandler+0x8>)
 800352e:	f7fd ba01 	b.w	8000934 <HAL_DMA_IRQHandler>
 8003532:	bf00      	nop
 8003534:	2000060c 	.word	0x2000060c

08003538 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003538:	490f      	ldr	r1, [pc, #60]	; (8003578 <SystemInit+0x40>)
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800353a:	2000      	movs	r0, #0
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800353c:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8003540:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003544:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  RCC->CR |= (uint32_t)0x00000001;
 8003548:	4b0c      	ldr	r3, [pc, #48]	; (800357c <SystemInit+0x44>)
 800354a:	681a      	ldr	r2, [r3, #0]
 800354c:	f042 0201 	orr.w	r2, r2, #1
 8003550:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 8003552:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8003554:	681a      	ldr	r2, [r3, #0]
 8003556:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 800355a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800355e:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8003560:	4a07      	ldr	r2, [pc, #28]	; (8003580 <SystemInit+0x48>)
 8003562:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8003564:	681a      	ldr	r2, [r3, #0]
 8003566:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800356a:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800356c:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800356e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003572:	608b      	str	r3, [r1, #8]
#endif
}
 8003574:	4770      	bx	lr
 8003576:	bf00      	nop
 8003578:	e000ed00 	.word	0xe000ed00
 800357c:	40023800 	.word	0x40023800
 8003580:	24003010 	.word	0x24003010

08003584 <HAL_TIM_PWM_MspInit>:
  HAL_TIM_MspPostInit(&htim1);

}

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8003584:	b537      	push	{r0, r1, r2, r4, r5, lr}

  if(tim_pwmHandle->Instance==TIM1)
 8003586:	4b1b      	ldr	r3, [pc, #108]	; (80035f4 <HAL_TIM_PWM_MspInit+0x70>)
{
 8003588:	4605      	mov	r5, r0
  if(tim_pwmHandle->Instance==TIM1)
 800358a:	6802      	ldr	r2, [r0, #0]
 800358c:	429a      	cmp	r2, r3
 800358e:	d12f      	bne.n	80035f0 <HAL_TIM_PWM_MspInit+0x6c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003590:	f503 339c 	add.w	r3, r3, #79872	; 0x13800
  
    /* TIM1 DMA Init */
    /* TIM1_CH1 Init */
    hdma_tim1_ch1.Instance = DMA2_Stream3;
 8003594:	4c18      	ldr	r4, [pc, #96]	; (80035f8 <HAL_TIM_PWM_MspInit+0x74>)
    hdma_tim1_ch1.Init.Channel = DMA_CHANNEL_6;
    hdma_tim1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003596:	f44f 6080 	mov.w	r0, #1024	; 0x400
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
    hdma_tim1_ch1.Init.Mode = DMA_NORMAL;
    hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_MEDIUM;
    hdma_tim1_ch1.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800359a:	f44f 3c80 	mov.w	ip, #65536	; 0x10000
    __HAL_RCC_TIM1_CLK_ENABLE();
 800359e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80035a0:	2140      	movs	r1, #64	; 0x40
    __HAL_RCC_TIM1_CLK_ENABLE();
 80035a2:	f042 0201 	orr.w	r2, r2, #1
 80035a6:	645a      	str	r2, [r3, #68]	; 0x44
 80035a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    hdma_tim1_ch1.Init.Channel = DMA_CHANNEL_6;
 80035aa:	4a14      	ldr	r2, [pc, #80]	; (80035fc <HAL_TIM_PWM_MspInit+0x78>)
    __HAL_RCC_TIM1_CLK_ENABLE();
 80035ac:	f003 0301 	and.w	r3, r3, #1
 80035b0:	9301      	str	r3, [sp, #4]
 80035b2:	9b01      	ldr	r3, [sp, #4]
    hdma_tim1_ch1.Init.Channel = DMA_CHANNEL_6;
 80035b4:	f04f 6340 	mov.w	r3, #201326592	; 0xc000000
 80035b8:	e9c4 2300 	strd	r2, r3, [r4]
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80035bc:	f44f 6200 	mov.w	r2, #2048	; 0x800
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80035c0:	2300      	movs	r3, #0
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80035c2:	e9c4 0204 	strd	r0, r2, [r4, #16]
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80035c6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    hdma_tim1_ch1.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
    hdma_tim1_ch1.Init.MemBurst = DMA_MBURST_SINGLE;
    hdma_tim1_ch1.Init.PeriphBurst = DMA_PBURST_SINGLE;
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 80035ca:	4620      	mov	r0, r4
    hdma_tim1_ch1.Init.PeriphBurst = DMA_PBURST_SINGLE;
 80035cc:	6323      	str	r3, [r4, #48]	; 0x30
    hdma_tim1_ch1.Init.Mode = DMA_NORMAL;
 80035ce:	e9c4 2306 	strd	r2, r3, [r4, #24]
    hdma_tim1_ch1.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80035d2:	2204      	movs	r2, #4
 80035d4:	e9c4 c208 	strd	ip, r2, [r4, #32]
    hdma_tim1_ch1.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80035d8:	2203      	movs	r2, #3
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80035da:	e9c4 1302 	strd	r1, r3, [r4, #8]
    hdma_tim1_ch1.Init.MemBurst = DMA_MBURST_SINGLE;
 80035de:	e9c4 230a 	strd	r2, r3, [r4, #40]	; 0x28
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 80035e2:	f7fd f8d7 	bl	8000794 <HAL_DMA_Init>
 80035e6:	b108      	cbz	r0, 80035ec <HAL_TIM_PWM_MspInit+0x68>
    {
      Error_Handler();
 80035e8:	f7ff fd76 	bl	80030d8 <Error_Handler>
    }

    __HAL_LINKDMA(tim_pwmHandle,hdma[TIM_DMA_ID_CC1],hdma_tim1_ch1);
 80035ec:	626c      	str	r4, [r5, #36]	; 0x24
 80035ee:	63a5      	str	r5, [r4, #56]	; 0x38

  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80035f0:	b003      	add	sp, #12
 80035f2:	bd30      	pop	{r4, r5, pc}
 80035f4:	40010000 	.word	0x40010000
 80035f8:	2000060c 	.word	0x2000060c
 80035fc:	40026458 	.word	0x40026458

08003600 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003600:	b510      	push	{r4, lr}
 8003602:	b086      	sub	sp, #24
 8003604:	4604      	mov	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003606:	2214      	movs	r2, #20
 8003608:	2100      	movs	r1, #0
 800360a:	a801      	add	r0, sp, #4
 800360c:	f000 f8e8 	bl	80037e0 <memset>
  if(timHandle->Instance==TIM1)
 8003610:	6822      	ldr	r2, [r4, #0]
 8003612:	4b0e      	ldr	r3, [pc, #56]	; (800364c <HAL_TIM_MspPostInit+0x4c>)
 8003614:	429a      	cmp	r2, r3
 8003616:	d116      	bne.n	8003646 <HAL_TIM_MspPostInit+0x46>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
  
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003618:	f503 339c 	add.w	r3, r3, #79872	; 0x13800
    GPIO_InitStruct.Pin = LEDCHAIN_DATA_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
    HAL_GPIO_Init(LEDCHAIN_DATA_GPIO_Port, &GPIO_InitStruct);
 800361c:	a901      	add	r1, sp, #4
 800361e:	480c      	ldr	r0, [pc, #48]	; (8003650 <HAL_TIM_MspPostInit+0x50>)
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003620:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003622:	f042 0210 	orr.w	r2, r2, #16
 8003626:	631a      	str	r2, [r3, #48]	; 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003628:	f44f 7200 	mov.w	r2, #512	; 0x200
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800362c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800362e:	f003 0310 	and.w	r3, r3, #16
 8003632:	9300      	str	r3, [sp, #0]
 8003634:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003636:	2302      	movs	r3, #2
 8003638:	e9cd 2301 	strd	r2, r3, [sp, #4]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800363c:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800363e:	2301      	movs	r3, #1
 8003640:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(LEDCHAIN_DATA_GPIO_Port, &GPIO_InitStruct);
 8003642:	f7fd fa35 	bl	8000ab0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8003646:	b006      	add	sp, #24
 8003648:	bd10      	pop	{r4, pc}
 800364a:	bf00      	nop
 800364c:	40010000 	.word	0x40010000
 8003650:	40021000 	.word	0x40021000

08003654 <MX_TIM1_Init>:
{
 8003654:	b510      	push	{r4, lr}
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003656:	2400      	movs	r4, #0
{
 8003658:	b096      	sub	sp, #88	; 0x58
  TIM_OC_InitTypeDef sConfigOC = {0};
 800365a:	221c      	movs	r2, #28
 800365c:	4621      	mov	r1, r4
 800365e:	a804      	add	r0, sp, #16
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003660:	9403      	str	r4, [sp, #12]
 8003662:	e9cd 4401 	strd	r4, r4, [sp, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003666:	f000 f8bb 	bl	80037e0 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800366a:	222c      	movs	r2, #44	; 0x2c
 800366c:	4621      	mov	r1, r4
 800366e:	eb0d 0002 	add.w	r0, sp, r2
 8003672:	f000 f8b5 	bl	80037e0 <memset>
  htim1.Instance = TIM1;
 8003676:	4825      	ldr	r0, [pc, #148]	; (800370c <MX_TIM1_Init+0xb8>)
 8003678:	4b25      	ldr	r3, [pc, #148]	; (8003710 <MX_TIM1_Init+0xbc>)
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800367a:	6084      	str	r4, [r0, #8]
  htim1.Init.RepetitionCounter = 0;
 800367c:	6144      	str	r4, [r0, #20]
  htim1.Init.Prescaler = 0;
 800367e:	e9c0 3400 	strd	r3, r4, [r0]
  htim1.Init.Period = 269;
 8003682:	f240 130d 	movw	r3, #269	; 0x10d
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003686:	e9c0 3403 	strd	r3, r4, [r0, #12]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800368a:	2380      	movs	r3, #128	; 0x80
 800368c:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800368e:	f7ff f80d 	bl	80026ac <HAL_TIM_PWM_Init>
 8003692:	b108      	cbz	r0, 8003698 <MX_TIM1_Init+0x44>
    Error_Handler();
 8003694:	f7ff fd20 	bl	80030d8 <Error_Handler>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003698:	a901      	add	r1, sp, #4
 800369a:	481c      	ldr	r0, [pc, #112]	; (800370c <MX_TIM1_Init+0xb8>)
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800369c:	9403      	str	r4, [sp, #12]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800369e:	e9cd 4401 	strd	r4, r4, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80036a2:	f7ff f8db 	bl	800285c <HAL_TIMEx_MasterConfigSynchronization>
 80036a6:	b108      	cbz	r0, 80036ac <MX_TIM1_Init+0x58>
    Error_Handler();
 80036a8:	f7ff fd16 	bl	80030d8 <Error_Handler>
  sConfigOC.Pulse = 130;
 80036ac:	2260      	movs	r2, #96	; 0x60
 80036ae:	2382      	movs	r3, #130	; 0x82
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80036b0:	2400      	movs	r4, #0
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80036b2:	a904      	add	r1, sp, #16
 80036b4:	4815      	ldr	r0, [pc, #84]	; (800370c <MX_TIM1_Init+0xb8>)
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80036b6:	9408      	str	r4, [sp, #32]
  sConfigOC.Pulse = 130;
 80036b8:	e9cd 2304 	strd	r2, r3, [sp, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_SET;
 80036bc:	f44f 7380 	mov.w	r3, #256	; 0x100
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80036c0:	4622      	mov	r2, r4
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80036c2:	e9cd 4406 	strd	r4, r4, [sp, #24]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80036c6:	e9cd 3409 	strd	r3, r4, [sp, #36]	; 0x24
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80036ca:	f7ff f841 	bl	8002750 <HAL_TIM_PWM_ConfigChannel>
 80036ce:	b108      	cbz	r0, 80036d4 <MX_TIM1_Init+0x80>
    Error_Handler();
 80036d0:	f7ff fd02 	bl	80030d8 <Error_Handler>
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80036d4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80036d8:	a90b      	add	r1, sp, #44	; 0x2c
 80036da:	480c      	ldr	r0, [pc, #48]	; (800370c <MX_TIM1_Init+0xb8>)
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80036dc:	940f      	str	r4, [sp, #60]	; 0x3c
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80036de:	9412      	str	r4, [sp, #72]	; 0x48
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80036e0:	9415      	str	r4, [sp, #84]	; 0x54
  sBreakDeadTimeConfig.BreakFilter = 0;
 80036e2:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80036e6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80036ea:	e9cd 440b 	strd	r4, r4, [sp, #44]	; 0x2c
  sBreakDeadTimeConfig.DeadTime = 0;
 80036ee:	e9cd 440d 	strd	r4, r4, [sp, #52]	; 0x34
  sBreakDeadTimeConfig.Break2Filter = 0;
 80036f2:	e9cd 3413 	strd	r3, r4, [sp, #76]	; 0x4c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80036f6:	f7ff f8dd 	bl	80028b4 <HAL_TIMEx_ConfigBreakDeadTime>
 80036fa:	b108      	cbz	r0, 8003700 <MX_TIM1_Init+0xac>
    Error_Handler();
 80036fc:	f7ff fcec 	bl	80030d8 <Error_Handler>
  HAL_TIM_MspPostInit(&htim1);
 8003700:	4802      	ldr	r0, [pc, #8]	; (800370c <MX_TIM1_Init+0xb8>)
 8003702:	f7ff ff7d 	bl	8003600 <HAL_TIM_MspPostInit>
}
 8003706:	b016      	add	sp, #88	; 0x58
 8003708:	bd10      	pop	{r4, pc}
 800370a:	bf00      	nop
 800370c:	2000066c 	.word	0x2000066c
 8003710:	40010000 	.word	0x40010000

08003714 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003714:	f8df d034 	ldr.w	sp, [pc, #52]	; 800374c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003718:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800371a:	e003      	b.n	8003724 <LoopCopyDataInit>

0800371c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800371c:	4b0c      	ldr	r3, [pc, #48]	; (8003750 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800371e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003720:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003722:	3104      	adds	r1, #4

08003724 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003724:	480b      	ldr	r0, [pc, #44]	; (8003754 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8003726:	4b0c      	ldr	r3, [pc, #48]	; (8003758 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003728:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800372a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800372c:	d3f6      	bcc.n	800371c <CopyDataInit>
  ldr  r2, =_sbss
 800372e:	4a0b      	ldr	r2, [pc, #44]	; (800375c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003730:	e002      	b.n	8003738 <LoopFillZerobss>

08003732 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003732:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003734:	f842 3b04 	str.w	r3, [r2], #4

08003738 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003738:	4b09      	ldr	r3, [pc, #36]	; (8003760 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800373a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800373c:	d3f9      	bcc.n	8003732 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800373e:	f7ff fefb 	bl	8003538 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003742:	f000 f819 	bl	8003778 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003746:	f7ff fc75 	bl	8003034 <main>
  bx  lr    
 800374a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800374c:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 8003750:	0800657c 	.word	0x0800657c
  ldr  r0, =_sdata
 8003754:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003758:	200001dc 	.word	0x200001dc
  ldr  r2, =_sbss
 800375c:	200001dc 	.word	0x200001dc
  ldr  r3, = _ebss
 8003760:	200006c0 	.word	0x200006c0

08003764 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003764:	e7fe      	b.n	8003764 <ADC_IRQHandler>
	...

08003768 <calloc>:
 8003768:	4b02      	ldr	r3, [pc, #8]	; (8003774 <calloc+0xc>)
 800376a:	460a      	mov	r2, r1
 800376c:	4601      	mov	r1, r0
 800376e:	6818      	ldr	r0, [r3, #0]
 8003770:	f000 b83e 	b.w	80037f0 <_calloc_r>
 8003774:	2000000c 	.word	0x2000000c

08003778 <__libc_init_array>:
 8003778:	b570      	push	{r4, r5, r6, lr}
 800377a:	4d0d      	ldr	r5, [pc, #52]	; (80037b0 <__libc_init_array+0x38>)
 800377c:	4c0d      	ldr	r4, [pc, #52]	; (80037b4 <__libc_init_array+0x3c>)
 800377e:	1b64      	subs	r4, r4, r5
 8003780:	10a4      	asrs	r4, r4, #2
 8003782:	2600      	movs	r6, #0
 8003784:	42a6      	cmp	r6, r4
 8003786:	d109      	bne.n	800379c <__libc_init_array+0x24>
 8003788:	4d0b      	ldr	r5, [pc, #44]	; (80037b8 <__libc_init_array+0x40>)
 800378a:	4c0c      	ldr	r4, [pc, #48]	; (80037bc <__libc_init_array+0x44>)
 800378c:	f002 fce8 	bl	8006160 <_init>
 8003790:	1b64      	subs	r4, r4, r5
 8003792:	10a4      	asrs	r4, r4, #2
 8003794:	2600      	movs	r6, #0
 8003796:	42a6      	cmp	r6, r4
 8003798:	d105      	bne.n	80037a6 <__libc_init_array+0x2e>
 800379a:	bd70      	pop	{r4, r5, r6, pc}
 800379c:	f855 3b04 	ldr.w	r3, [r5], #4
 80037a0:	4798      	blx	r3
 80037a2:	3601      	adds	r6, #1
 80037a4:	e7ee      	b.n	8003784 <__libc_init_array+0xc>
 80037a6:	f855 3b04 	ldr.w	r3, [r5], #4
 80037aa:	4798      	blx	r3
 80037ac:	3601      	adds	r6, #1
 80037ae:	e7f2      	b.n	8003796 <__libc_init_array+0x1e>
 80037b0:	08006574 	.word	0x08006574
 80037b4:	08006574 	.word	0x08006574
 80037b8:	08006574 	.word	0x08006574
 80037bc:	08006578 	.word	0x08006578

080037c0 <malloc>:
 80037c0:	4b02      	ldr	r3, [pc, #8]	; (80037cc <malloc+0xc>)
 80037c2:	4601      	mov	r1, r0
 80037c4:	6818      	ldr	r0, [r3, #0]
 80037c6:	f000 b895 	b.w	80038f4 <_malloc_r>
 80037ca:	bf00      	nop
 80037cc:	2000000c 	.word	0x2000000c

080037d0 <free>:
 80037d0:	4b02      	ldr	r3, [pc, #8]	; (80037dc <free+0xc>)
 80037d2:	4601      	mov	r1, r0
 80037d4:	6818      	ldr	r0, [r3, #0]
 80037d6:	f000 b821 	b.w	800381c <_free_r>
 80037da:	bf00      	nop
 80037dc:	2000000c 	.word	0x2000000c

080037e0 <memset>:
 80037e0:	4402      	add	r2, r0
 80037e2:	4603      	mov	r3, r0
 80037e4:	4293      	cmp	r3, r2
 80037e6:	d100      	bne.n	80037ea <memset+0xa>
 80037e8:	4770      	bx	lr
 80037ea:	f803 1b01 	strb.w	r1, [r3], #1
 80037ee:	e7f9      	b.n	80037e4 <memset+0x4>

080037f0 <_calloc_r>:
 80037f0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80037f2:	fba1 2402 	umull	r2, r4, r1, r2
 80037f6:	b94c      	cbnz	r4, 800380c <_calloc_r+0x1c>
 80037f8:	4611      	mov	r1, r2
 80037fa:	9201      	str	r2, [sp, #4]
 80037fc:	f000 f87a 	bl	80038f4 <_malloc_r>
 8003800:	9a01      	ldr	r2, [sp, #4]
 8003802:	4605      	mov	r5, r0
 8003804:	b930      	cbnz	r0, 8003814 <_calloc_r+0x24>
 8003806:	4628      	mov	r0, r5
 8003808:	b003      	add	sp, #12
 800380a:	bd30      	pop	{r4, r5, pc}
 800380c:	220c      	movs	r2, #12
 800380e:	6002      	str	r2, [r0, #0]
 8003810:	2500      	movs	r5, #0
 8003812:	e7f8      	b.n	8003806 <_calloc_r+0x16>
 8003814:	4621      	mov	r1, r4
 8003816:	f7ff ffe3 	bl	80037e0 <memset>
 800381a:	e7f4      	b.n	8003806 <_calloc_r+0x16>

0800381c <_free_r>:
 800381c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800381e:	2900      	cmp	r1, #0
 8003820:	d044      	beq.n	80038ac <_free_r+0x90>
 8003822:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003826:	9001      	str	r0, [sp, #4]
 8003828:	2b00      	cmp	r3, #0
 800382a:	f1a1 0404 	sub.w	r4, r1, #4
 800382e:	bfb8      	it	lt
 8003830:	18e4      	addlt	r4, r4, r3
 8003832:	f001 fb35 	bl	8004ea0 <__malloc_lock>
 8003836:	4a1e      	ldr	r2, [pc, #120]	; (80038b0 <_free_r+0x94>)
 8003838:	9801      	ldr	r0, [sp, #4]
 800383a:	6813      	ldr	r3, [r2, #0]
 800383c:	b933      	cbnz	r3, 800384c <_free_r+0x30>
 800383e:	6063      	str	r3, [r4, #4]
 8003840:	6014      	str	r4, [r2, #0]
 8003842:	b003      	add	sp, #12
 8003844:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003848:	f001 bb30 	b.w	8004eac <__malloc_unlock>
 800384c:	42a3      	cmp	r3, r4
 800384e:	d908      	bls.n	8003862 <_free_r+0x46>
 8003850:	6825      	ldr	r5, [r4, #0]
 8003852:	1961      	adds	r1, r4, r5
 8003854:	428b      	cmp	r3, r1
 8003856:	bf01      	itttt	eq
 8003858:	6819      	ldreq	r1, [r3, #0]
 800385a:	685b      	ldreq	r3, [r3, #4]
 800385c:	1949      	addeq	r1, r1, r5
 800385e:	6021      	streq	r1, [r4, #0]
 8003860:	e7ed      	b.n	800383e <_free_r+0x22>
 8003862:	461a      	mov	r2, r3
 8003864:	685b      	ldr	r3, [r3, #4]
 8003866:	b10b      	cbz	r3, 800386c <_free_r+0x50>
 8003868:	42a3      	cmp	r3, r4
 800386a:	d9fa      	bls.n	8003862 <_free_r+0x46>
 800386c:	6811      	ldr	r1, [r2, #0]
 800386e:	1855      	adds	r5, r2, r1
 8003870:	42a5      	cmp	r5, r4
 8003872:	d10b      	bne.n	800388c <_free_r+0x70>
 8003874:	6824      	ldr	r4, [r4, #0]
 8003876:	4421      	add	r1, r4
 8003878:	1854      	adds	r4, r2, r1
 800387a:	42a3      	cmp	r3, r4
 800387c:	6011      	str	r1, [r2, #0]
 800387e:	d1e0      	bne.n	8003842 <_free_r+0x26>
 8003880:	681c      	ldr	r4, [r3, #0]
 8003882:	685b      	ldr	r3, [r3, #4]
 8003884:	6053      	str	r3, [r2, #4]
 8003886:	4421      	add	r1, r4
 8003888:	6011      	str	r1, [r2, #0]
 800388a:	e7da      	b.n	8003842 <_free_r+0x26>
 800388c:	d902      	bls.n	8003894 <_free_r+0x78>
 800388e:	230c      	movs	r3, #12
 8003890:	6003      	str	r3, [r0, #0]
 8003892:	e7d6      	b.n	8003842 <_free_r+0x26>
 8003894:	6825      	ldr	r5, [r4, #0]
 8003896:	1961      	adds	r1, r4, r5
 8003898:	428b      	cmp	r3, r1
 800389a:	bf04      	itt	eq
 800389c:	6819      	ldreq	r1, [r3, #0]
 800389e:	685b      	ldreq	r3, [r3, #4]
 80038a0:	6063      	str	r3, [r4, #4]
 80038a2:	bf04      	itt	eq
 80038a4:	1949      	addeq	r1, r1, r5
 80038a6:	6021      	streq	r1, [r4, #0]
 80038a8:	6054      	str	r4, [r2, #4]
 80038aa:	e7ca      	b.n	8003842 <_free_r+0x26>
 80038ac:	b003      	add	sp, #12
 80038ae:	bd30      	pop	{r4, r5, pc}
 80038b0:	200006ac 	.word	0x200006ac

080038b4 <sbrk_aligned>:
 80038b4:	b570      	push	{r4, r5, r6, lr}
 80038b6:	4e0e      	ldr	r6, [pc, #56]	; (80038f0 <sbrk_aligned+0x3c>)
 80038b8:	460c      	mov	r4, r1
 80038ba:	6831      	ldr	r1, [r6, #0]
 80038bc:	4605      	mov	r5, r0
 80038be:	b911      	cbnz	r1, 80038c6 <sbrk_aligned+0x12>
 80038c0:	f000 fcd0 	bl	8004264 <_sbrk_r>
 80038c4:	6030      	str	r0, [r6, #0]
 80038c6:	4621      	mov	r1, r4
 80038c8:	4628      	mov	r0, r5
 80038ca:	f000 fccb 	bl	8004264 <_sbrk_r>
 80038ce:	1c43      	adds	r3, r0, #1
 80038d0:	d00a      	beq.n	80038e8 <sbrk_aligned+0x34>
 80038d2:	1cc4      	adds	r4, r0, #3
 80038d4:	f024 0403 	bic.w	r4, r4, #3
 80038d8:	42a0      	cmp	r0, r4
 80038da:	d007      	beq.n	80038ec <sbrk_aligned+0x38>
 80038dc:	1a21      	subs	r1, r4, r0
 80038de:	4628      	mov	r0, r5
 80038e0:	f000 fcc0 	bl	8004264 <_sbrk_r>
 80038e4:	3001      	adds	r0, #1
 80038e6:	d101      	bne.n	80038ec <sbrk_aligned+0x38>
 80038e8:	f04f 34ff 	mov.w	r4, #4294967295
 80038ec:	4620      	mov	r0, r4
 80038ee:	bd70      	pop	{r4, r5, r6, pc}
 80038f0:	200006b0 	.word	0x200006b0

080038f4 <_malloc_r>:
 80038f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80038f8:	1ccd      	adds	r5, r1, #3
 80038fa:	f025 0503 	bic.w	r5, r5, #3
 80038fe:	3508      	adds	r5, #8
 8003900:	2d0c      	cmp	r5, #12
 8003902:	bf38      	it	cc
 8003904:	250c      	movcc	r5, #12
 8003906:	2d00      	cmp	r5, #0
 8003908:	4607      	mov	r7, r0
 800390a:	db01      	blt.n	8003910 <_malloc_r+0x1c>
 800390c:	42a9      	cmp	r1, r5
 800390e:	d905      	bls.n	800391c <_malloc_r+0x28>
 8003910:	230c      	movs	r3, #12
 8003912:	603b      	str	r3, [r7, #0]
 8003914:	2600      	movs	r6, #0
 8003916:	4630      	mov	r0, r6
 8003918:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800391c:	4e2e      	ldr	r6, [pc, #184]	; (80039d8 <_malloc_r+0xe4>)
 800391e:	f001 fabf 	bl	8004ea0 <__malloc_lock>
 8003922:	6833      	ldr	r3, [r6, #0]
 8003924:	461c      	mov	r4, r3
 8003926:	bb34      	cbnz	r4, 8003976 <_malloc_r+0x82>
 8003928:	4629      	mov	r1, r5
 800392a:	4638      	mov	r0, r7
 800392c:	f7ff ffc2 	bl	80038b4 <sbrk_aligned>
 8003930:	1c43      	adds	r3, r0, #1
 8003932:	4604      	mov	r4, r0
 8003934:	d14d      	bne.n	80039d2 <_malloc_r+0xde>
 8003936:	6834      	ldr	r4, [r6, #0]
 8003938:	4626      	mov	r6, r4
 800393a:	2e00      	cmp	r6, #0
 800393c:	d140      	bne.n	80039c0 <_malloc_r+0xcc>
 800393e:	6823      	ldr	r3, [r4, #0]
 8003940:	4631      	mov	r1, r6
 8003942:	4638      	mov	r0, r7
 8003944:	eb04 0803 	add.w	r8, r4, r3
 8003948:	f000 fc8c 	bl	8004264 <_sbrk_r>
 800394c:	4580      	cmp	r8, r0
 800394e:	d13a      	bne.n	80039c6 <_malloc_r+0xd2>
 8003950:	6821      	ldr	r1, [r4, #0]
 8003952:	3503      	adds	r5, #3
 8003954:	1a6d      	subs	r5, r5, r1
 8003956:	f025 0503 	bic.w	r5, r5, #3
 800395a:	3508      	adds	r5, #8
 800395c:	2d0c      	cmp	r5, #12
 800395e:	bf38      	it	cc
 8003960:	250c      	movcc	r5, #12
 8003962:	4629      	mov	r1, r5
 8003964:	4638      	mov	r0, r7
 8003966:	f7ff ffa5 	bl	80038b4 <sbrk_aligned>
 800396a:	3001      	adds	r0, #1
 800396c:	d02b      	beq.n	80039c6 <_malloc_r+0xd2>
 800396e:	6823      	ldr	r3, [r4, #0]
 8003970:	442b      	add	r3, r5
 8003972:	6023      	str	r3, [r4, #0]
 8003974:	e00e      	b.n	8003994 <_malloc_r+0xa0>
 8003976:	6822      	ldr	r2, [r4, #0]
 8003978:	1b52      	subs	r2, r2, r5
 800397a:	d41e      	bmi.n	80039ba <_malloc_r+0xc6>
 800397c:	2a0b      	cmp	r2, #11
 800397e:	d916      	bls.n	80039ae <_malloc_r+0xba>
 8003980:	1961      	adds	r1, r4, r5
 8003982:	42a3      	cmp	r3, r4
 8003984:	6025      	str	r5, [r4, #0]
 8003986:	bf18      	it	ne
 8003988:	6059      	strne	r1, [r3, #4]
 800398a:	6863      	ldr	r3, [r4, #4]
 800398c:	bf08      	it	eq
 800398e:	6031      	streq	r1, [r6, #0]
 8003990:	5162      	str	r2, [r4, r5]
 8003992:	604b      	str	r3, [r1, #4]
 8003994:	4638      	mov	r0, r7
 8003996:	f104 060b 	add.w	r6, r4, #11
 800399a:	f001 fa87 	bl	8004eac <__malloc_unlock>
 800399e:	f026 0607 	bic.w	r6, r6, #7
 80039a2:	1d23      	adds	r3, r4, #4
 80039a4:	1af2      	subs	r2, r6, r3
 80039a6:	d0b6      	beq.n	8003916 <_malloc_r+0x22>
 80039a8:	1b9b      	subs	r3, r3, r6
 80039aa:	50a3      	str	r3, [r4, r2]
 80039ac:	e7b3      	b.n	8003916 <_malloc_r+0x22>
 80039ae:	6862      	ldr	r2, [r4, #4]
 80039b0:	42a3      	cmp	r3, r4
 80039b2:	bf0c      	ite	eq
 80039b4:	6032      	streq	r2, [r6, #0]
 80039b6:	605a      	strne	r2, [r3, #4]
 80039b8:	e7ec      	b.n	8003994 <_malloc_r+0xa0>
 80039ba:	4623      	mov	r3, r4
 80039bc:	6864      	ldr	r4, [r4, #4]
 80039be:	e7b2      	b.n	8003926 <_malloc_r+0x32>
 80039c0:	4634      	mov	r4, r6
 80039c2:	6876      	ldr	r6, [r6, #4]
 80039c4:	e7b9      	b.n	800393a <_malloc_r+0x46>
 80039c6:	230c      	movs	r3, #12
 80039c8:	603b      	str	r3, [r7, #0]
 80039ca:	4638      	mov	r0, r7
 80039cc:	f001 fa6e 	bl	8004eac <__malloc_unlock>
 80039d0:	e7a1      	b.n	8003916 <_malloc_r+0x22>
 80039d2:	6025      	str	r5, [r4, #0]
 80039d4:	e7de      	b.n	8003994 <_malloc_r+0xa0>
 80039d6:	bf00      	nop
 80039d8:	200006ac 	.word	0x200006ac

080039dc <__cvt>:
 80039dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80039de:	ed2d 8b02 	vpush	{d8}
 80039e2:	eeb0 8b40 	vmov.f64	d8, d0
 80039e6:	b085      	sub	sp, #20
 80039e8:	4617      	mov	r7, r2
 80039ea:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 80039ec:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80039ee:	ee18 2a90 	vmov	r2, s17
 80039f2:	f025 0520 	bic.w	r5, r5, #32
 80039f6:	2a00      	cmp	r2, #0
 80039f8:	bfb6      	itet	lt
 80039fa:	222d      	movlt	r2, #45	; 0x2d
 80039fc:	2200      	movge	r2, #0
 80039fe:	eeb1 8b40 	vneglt.f64	d8, d0
 8003a02:	2d46      	cmp	r5, #70	; 0x46
 8003a04:	460c      	mov	r4, r1
 8003a06:	701a      	strb	r2, [r3, #0]
 8003a08:	d004      	beq.n	8003a14 <__cvt+0x38>
 8003a0a:	2d45      	cmp	r5, #69	; 0x45
 8003a0c:	d100      	bne.n	8003a10 <__cvt+0x34>
 8003a0e:	3401      	adds	r4, #1
 8003a10:	2102      	movs	r1, #2
 8003a12:	e000      	b.n	8003a16 <__cvt+0x3a>
 8003a14:	2103      	movs	r1, #3
 8003a16:	ab03      	add	r3, sp, #12
 8003a18:	9301      	str	r3, [sp, #4]
 8003a1a:	ab02      	add	r3, sp, #8
 8003a1c:	9300      	str	r3, [sp, #0]
 8003a1e:	4622      	mov	r2, r4
 8003a20:	4633      	mov	r3, r6
 8003a22:	eeb0 0b48 	vmov.f64	d0, d8
 8003a26:	f000 fcbb 	bl	80043a0 <_dtoa_r>
 8003a2a:	2d47      	cmp	r5, #71	; 0x47
 8003a2c:	d101      	bne.n	8003a32 <__cvt+0x56>
 8003a2e:	07fb      	lsls	r3, r7, #31
 8003a30:	d51a      	bpl.n	8003a68 <__cvt+0x8c>
 8003a32:	2d46      	cmp	r5, #70	; 0x46
 8003a34:	eb00 0204 	add.w	r2, r0, r4
 8003a38:	d10c      	bne.n	8003a54 <__cvt+0x78>
 8003a3a:	7803      	ldrb	r3, [r0, #0]
 8003a3c:	2b30      	cmp	r3, #48	; 0x30
 8003a3e:	d107      	bne.n	8003a50 <__cvt+0x74>
 8003a40:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8003a44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a48:	bf1c      	itt	ne
 8003a4a:	f1c4 0401 	rsbne	r4, r4, #1
 8003a4e:	6034      	strne	r4, [r6, #0]
 8003a50:	6833      	ldr	r3, [r6, #0]
 8003a52:	441a      	add	r2, r3
 8003a54:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8003a58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a5c:	bf08      	it	eq
 8003a5e:	9203      	streq	r2, [sp, #12]
 8003a60:	2130      	movs	r1, #48	; 0x30
 8003a62:	9b03      	ldr	r3, [sp, #12]
 8003a64:	4293      	cmp	r3, r2
 8003a66:	d307      	bcc.n	8003a78 <__cvt+0x9c>
 8003a68:	9b03      	ldr	r3, [sp, #12]
 8003a6a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003a6c:	1a1b      	subs	r3, r3, r0
 8003a6e:	6013      	str	r3, [r2, #0]
 8003a70:	b005      	add	sp, #20
 8003a72:	ecbd 8b02 	vpop	{d8}
 8003a76:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003a78:	1c5c      	adds	r4, r3, #1
 8003a7a:	9403      	str	r4, [sp, #12]
 8003a7c:	7019      	strb	r1, [r3, #0]
 8003a7e:	e7f0      	b.n	8003a62 <__cvt+0x86>

08003a80 <__exponent>:
 8003a80:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003a82:	4603      	mov	r3, r0
 8003a84:	2900      	cmp	r1, #0
 8003a86:	bfb8      	it	lt
 8003a88:	4249      	neglt	r1, r1
 8003a8a:	f803 2b02 	strb.w	r2, [r3], #2
 8003a8e:	bfb4      	ite	lt
 8003a90:	222d      	movlt	r2, #45	; 0x2d
 8003a92:	222b      	movge	r2, #43	; 0x2b
 8003a94:	2909      	cmp	r1, #9
 8003a96:	7042      	strb	r2, [r0, #1]
 8003a98:	dd2a      	ble.n	8003af0 <__exponent+0x70>
 8003a9a:	f10d 0407 	add.w	r4, sp, #7
 8003a9e:	46a4      	mov	ip, r4
 8003aa0:	270a      	movs	r7, #10
 8003aa2:	46a6      	mov	lr, r4
 8003aa4:	460a      	mov	r2, r1
 8003aa6:	fb91 f6f7 	sdiv	r6, r1, r7
 8003aaa:	fb07 1516 	mls	r5, r7, r6, r1
 8003aae:	3530      	adds	r5, #48	; 0x30
 8003ab0:	2a63      	cmp	r2, #99	; 0x63
 8003ab2:	f104 34ff 	add.w	r4, r4, #4294967295
 8003ab6:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8003aba:	4631      	mov	r1, r6
 8003abc:	dcf1      	bgt.n	8003aa2 <__exponent+0x22>
 8003abe:	3130      	adds	r1, #48	; 0x30
 8003ac0:	f1ae 0502 	sub.w	r5, lr, #2
 8003ac4:	f804 1c01 	strb.w	r1, [r4, #-1]
 8003ac8:	1c44      	adds	r4, r0, #1
 8003aca:	4629      	mov	r1, r5
 8003acc:	4561      	cmp	r1, ip
 8003ace:	d30a      	bcc.n	8003ae6 <__exponent+0x66>
 8003ad0:	f10d 0209 	add.w	r2, sp, #9
 8003ad4:	eba2 020e 	sub.w	r2, r2, lr
 8003ad8:	4565      	cmp	r5, ip
 8003ada:	bf88      	it	hi
 8003adc:	2200      	movhi	r2, #0
 8003ade:	4413      	add	r3, r2
 8003ae0:	1a18      	subs	r0, r3, r0
 8003ae2:	b003      	add	sp, #12
 8003ae4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003ae6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003aea:	f804 2f01 	strb.w	r2, [r4, #1]!
 8003aee:	e7ed      	b.n	8003acc <__exponent+0x4c>
 8003af0:	2330      	movs	r3, #48	; 0x30
 8003af2:	3130      	adds	r1, #48	; 0x30
 8003af4:	7083      	strb	r3, [r0, #2]
 8003af6:	70c1      	strb	r1, [r0, #3]
 8003af8:	1d03      	adds	r3, r0, #4
 8003afa:	e7f1      	b.n	8003ae0 <__exponent+0x60>
 8003afc:	0000      	movs	r0, r0
	...

08003b00 <_printf_float>:
 8003b00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003b04:	b08b      	sub	sp, #44	; 0x2c
 8003b06:	460c      	mov	r4, r1
 8003b08:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8003b0c:	4616      	mov	r6, r2
 8003b0e:	461f      	mov	r7, r3
 8003b10:	4605      	mov	r5, r0
 8003b12:	f001 f9b3 	bl	8004e7c <_localeconv_r>
 8003b16:	f8d0 b000 	ldr.w	fp, [r0]
 8003b1a:	4658      	mov	r0, fp
 8003b1c:	f7fc fb90 	bl	8000240 <strlen>
 8003b20:	2300      	movs	r3, #0
 8003b22:	9308      	str	r3, [sp, #32]
 8003b24:	f8d8 3000 	ldr.w	r3, [r8]
 8003b28:	f894 9018 	ldrb.w	r9, [r4, #24]
 8003b2c:	6822      	ldr	r2, [r4, #0]
 8003b2e:	3307      	adds	r3, #7
 8003b30:	f023 0307 	bic.w	r3, r3, #7
 8003b34:	f103 0108 	add.w	r1, r3, #8
 8003b38:	f8c8 1000 	str.w	r1, [r8]
 8003b3c:	4682      	mov	sl, r0
 8003b3e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003b42:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 8003b46:	ed9f 7b98 	vldr	d7, [pc, #608]	; 8003da8 <_printf_float+0x2a8>
 8003b4a:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 8003b4e:	eeb0 6bc0 	vabs.f64	d6, d0
 8003b52:	eeb4 6b47 	vcmp.f64	d6, d7
 8003b56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b5a:	dd24      	ble.n	8003ba6 <_printf_float+0xa6>
 8003b5c:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8003b60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b64:	d502      	bpl.n	8003b6c <_printf_float+0x6c>
 8003b66:	232d      	movs	r3, #45	; 0x2d
 8003b68:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003b6c:	4b90      	ldr	r3, [pc, #576]	; (8003db0 <_printf_float+0x2b0>)
 8003b6e:	4891      	ldr	r0, [pc, #580]	; (8003db4 <_printf_float+0x2b4>)
 8003b70:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8003b74:	bf94      	ite	ls
 8003b76:	4698      	movls	r8, r3
 8003b78:	4680      	movhi	r8, r0
 8003b7a:	2303      	movs	r3, #3
 8003b7c:	6123      	str	r3, [r4, #16]
 8003b7e:	f022 0204 	bic.w	r2, r2, #4
 8003b82:	2300      	movs	r3, #0
 8003b84:	6022      	str	r2, [r4, #0]
 8003b86:	9304      	str	r3, [sp, #16]
 8003b88:	9700      	str	r7, [sp, #0]
 8003b8a:	4633      	mov	r3, r6
 8003b8c:	aa09      	add	r2, sp, #36	; 0x24
 8003b8e:	4621      	mov	r1, r4
 8003b90:	4628      	mov	r0, r5
 8003b92:	f000 f9d3 	bl	8003f3c <_printf_common>
 8003b96:	3001      	adds	r0, #1
 8003b98:	f040 808a 	bne.w	8003cb0 <_printf_float+0x1b0>
 8003b9c:	f04f 30ff 	mov.w	r0, #4294967295
 8003ba0:	b00b      	add	sp, #44	; 0x2c
 8003ba2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003ba6:	eeb4 0b40 	vcmp.f64	d0, d0
 8003baa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003bae:	d709      	bvc.n	8003bc4 <_printf_float+0xc4>
 8003bb0:	ee10 3a90 	vmov	r3, s1
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	bfbc      	itt	lt
 8003bb8:	232d      	movlt	r3, #45	; 0x2d
 8003bba:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8003bbe:	487e      	ldr	r0, [pc, #504]	; (8003db8 <_printf_float+0x2b8>)
 8003bc0:	4b7e      	ldr	r3, [pc, #504]	; (8003dbc <_printf_float+0x2bc>)
 8003bc2:	e7d5      	b.n	8003b70 <_printf_float+0x70>
 8003bc4:	6863      	ldr	r3, [r4, #4]
 8003bc6:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8003bca:	9104      	str	r1, [sp, #16]
 8003bcc:	1c59      	adds	r1, r3, #1
 8003bce:	d13c      	bne.n	8003c4a <_printf_float+0x14a>
 8003bd0:	2306      	movs	r3, #6
 8003bd2:	6063      	str	r3, [r4, #4]
 8003bd4:	2300      	movs	r3, #0
 8003bd6:	9303      	str	r3, [sp, #12]
 8003bd8:	ab08      	add	r3, sp, #32
 8003bda:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8003bde:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003be2:	ab07      	add	r3, sp, #28
 8003be4:	6861      	ldr	r1, [r4, #4]
 8003be6:	9300      	str	r3, [sp, #0]
 8003be8:	6022      	str	r2, [r4, #0]
 8003bea:	f10d 031b 	add.w	r3, sp, #27
 8003bee:	4628      	mov	r0, r5
 8003bf0:	f7ff fef4 	bl	80039dc <__cvt>
 8003bf4:	9b04      	ldr	r3, [sp, #16]
 8003bf6:	9907      	ldr	r1, [sp, #28]
 8003bf8:	2b47      	cmp	r3, #71	; 0x47
 8003bfa:	4680      	mov	r8, r0
 8003bfc:	d108      	bne.n	8003c10 <_printf_float+0x110>
 8003bfe:	1cc8      	adds	r0, r1, #3
 8003c00:	db02      	blt.n	8003c08 <_printf_float+0x108>
 8003c02:	6863      	ldr	r3, [r4, #4]
 8003c04:	4299      	cmp	r1, r3
 8003c06:	dd41      	ble.n	8003c8c <_printf_float+0x18c>
 8003c08:	f1a9 0902 	sub.w	r9, r9, #2
 8003c0c:	fa5f f989 	uxtb.w	r9, r9
 8003c10:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8003c14:	d820      	bhi.n	8003c58 <_printf_float+0x158>
 8003c16:	3901      	subs	r1, #1
 8003c18:	464a      	mov	r2, r9
 8003c1a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8003c1e:	9107      	str	r1, [sp, #28]
 8003c20:	f7ff ff2e 	bl	8003a80 <__exponent>
 8003c24:	9a08      	ldr	r2, [sp, #32]
 8003c26:	9004      	str	r0, [sp, #16]
 8003c28:	1813      	adds	r3, r2, r0
 8003c2a:	2a01      	cmp	r2, #1
 8003c2c:	6123      	str	r3, [r4, #16]
 8003c2e:	dc02      	bgt.n	8003c36 <_printf_float+0x136>
 8003c30:	6822      	ldr	r2, [r4, #0]
 8003c32:	07d2      	lsls	r2, r2, #31
 8003c34:	d501      	bpl.n	8003c3a <_printf_float+0x13a>
 8003c36:	3301      	adds	r3, #1
 8003c38:	6123      	str	r3, [r4, #16]
 8003c3a:	f89d 301b 	ldrb.w	r3, [sp, #27]
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d0a2      	beq.n	8003b88 <_printf_float+0x88>
 8003c42:	232d      	movs	r3, #45	; 0x2d
 8003c44:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003c48:	e79e      	b.n	8003b88 <_printf_float+0x88>
 8003c4a:	9904      	ldr	r1, [sp, #16]
 8003c4c:	2947      	cmp	r1, #71	; 0x47
 8003c4e:	d1c1      	bne.n	8003bd4 <_printf_float+0xd4>
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d1bf      	bne.n	8003bd4 <_printf_float+0xd4>
 8003c54:	2301      	movs	r3, #1
 8003c56:	e7bc      	b.n	8003bd2 <_printf_float+0xd2>
 8003c58:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8003c5c:	d118      	bne.n	8003c90 <_printf_float+0x190>
 8003c5e:	2900      	cmp	r1, #0
 8003c60:	6863      	ldr	r3, [r4, #4]
 8003c62:	dd0b      	ble.n	8003c7c <_printf_float+0x17c>
 8003c64:	6121      	str	r1, [r4, #16]
 8003c66:	b913      	cbnz	r3, 8003c6e <_printf_float+0x16e>
 8003c68:	6822      	ldr	r2, [r4, #0]
 8003c6a:	07d0      	lsls	r0, r2, #31
 8003c6c:	d502      	bpl.n	8003c74 <_printf_float+0x174>
 8003c6e:	3301      	adds	r3, #1
 8003c70:	440b      	add	r3, r1
 8003c72:	6123      	str	r3, [r4, #16]
 8003c74:	2300      	movs	r3, #0
 8003c76:	65a1      	str	r1, [r4, #88]	; 0x58
 8003c78:	9304      	str	r3, [sp, #16]
 8003c7a:	e7de      	b.n	8003c3a <_printf_float+0x13a>
 8003c7c:	b913      	cbnz	r3, 8003c84 <_printf_float+0x184>
 8003c7e:	6822      	ldr	r2, [r4, #0]
 8003c80:	07d2      	lsls	r2, r2, #31
 8003c82:	d501      	bpl.n	8003c88 <_printf_float+0x188>
 8003c84:	3302      	adds	r3, #2
 8003c86:	e7f4      	b.n	8003c72 <_printf_float+0x172>
 8003c88:	2301      	movs	r3, #1
 8003c8a:	e7f2      	b.n	8003c72 <_printf_float+0x172>
 8003c8c:	f04f 0967 	mov.w	r9, #103	; 0x67
 8003c90:	9b08      	ldr	r3, [sp, #32]
 8003c92:	4299      	cmp	r1, r3
 8003c94:	db05      	blt.n	8003ca2 <_printf_float+0x1a2>
 8003c96:	6823      	ldr	r3, [r4, #0]
 8003c98:	6121      	str	r1, [r4, #16]
 8003c9a:	07d8      	lsls	r0, r3, #31
 8003c9c:	d5ea      	bpl.n	8003c74 <_printf_float+0x174>
 8003c9e:	1c4b      	adds	r3, r1, #1
 8003ca0:	e7e7      	b.n	8003c72 <_printf_float+0x172>
 8003ca2:	2900      	cmp	r1, #0
 8003ca4:	bfd4      	ite	le
 8003ca6:	f1c1 0202 	rsble	r2, r1, #2
 8003caa:	2201      	movgt	r2, #1
 8003cac:	4413      	add	r3, r2
 8003cae:	e7e0      	b.n	8003c72 <_printf_float+0x172>
 8003cb0:	6823      	ldr	r3, [r4, #0]
 8003cb2:	055a      	lsls	r2, r3, #21
 8003cb4:	d407      	bmi.n	8003cc6 <_printf_float+0x1c6>
 8003cb6:	6923      	ldr	r3, [r4, #16]
 8003cb8:	4642      	mov	r2, r8
 8003cba:	4631      	mov	r1, r6
 8003cbc:	4628      	mov	r0, r5
 8003cbe:	47b8      	blx	r7
 8003cc0:	3001      	adds	r0, #1
 8003cc2:	d12a      	bne.n	8003d1a <_printf_float+0x21a>
 8003cc4:	e76a      	b.n	8003b9c <_printf_float+0x9c>
 8003cc6:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8003cca:	f240 80e2 	bls.w	8003e92 <_printf_float+0x392>
 8003cce:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8003cd2:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8003cd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003cda:	d133      	bne.n	8003d44 <_printf_float+0x244>
 8003cdc:	4a38      	ldr	r2, [pc, #224]	; (8003dc0 <_printf_float+0x2c0>)
 8003cde:	2301      	movs	r3, #1
 8003ce0:	4631      	mov	r1, r6
 8003ce2:	4628      	mov	r0, r5
 8003ce4:	47b8      	blx	r7
 8003ce6:	3001      	adds	r0, #1
 8003ce8:	f43f af58 	beq.w	8003b9c <_printf_float+0x9c>
 8003cec:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8003cf0:	429a      	cmp	r2, r3
 8003cf2:	db02      	blt.n	8003cfa <_printf_float+0x1fa>
 8003cf4:	6823      	ldr	r3, [r4, #0]
 8003cf6:	07d8      	lsls	r0, r3, #31
 8003cf8:	d50f      	bpl.n	8003d1a <_printf_float+0x21a>
 8003cfa:	4653      	mov	r3, sl
 8003cfc:	465a      	mov	r2, fp
 8003cfe:	4631      	mov	r1, r6
 8003d00:	4628      	mov	r0, r5
 8003d02:	47b8      	blx	r7
 8003d04:	3001      	adds	r0, #1
 8003d06:	f43f af49 	beq.w	8003b9c <_printf_float+0x9c>
 8003d0a:	f04f 0800 	mov.w	r8, #0
 8003d0e:	f104 091a 	add.w	r9, r4, #26
 8003d12:	9b08      	ldr	r3, [sp, #32]
 8003d14:	3b01      	subs	r3, #1
 8003d16:	4543      	cmp	r3, r8
 8003d18:	dc09      	bgt.n	8003d2e <_printf_float+0x22e>
 8003d1a:	6823      	ldr	r3, [r4, #0]
 8003d1c:	079b      	lsls	r3, r3, #30
 8003d1e:	f100 8108 	bmi.w	8003f32 <_printf_float+0x432>
 8003d22:	68e0      	ldr	r0, [r4, #12]
 8003d24:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003d26:	4298      	cmp	r0, r3
 8003d28:	bfb8      	it	lt
 8003d2a:	4618      	movlt	r0, r3
 8003d2c:	e738      	b.n	8003ba0 <_printf_float+0xa0>
 8003d2e:	2301      	movs	r3, #1
 8003d30:	464a      	mov	r2, r9
 8003d32:	4631      	mov	r1, r6
 8003d34:	4628      	mov	r0, r5
 8003d36:	47b8      	blx	r7
 8003d38:	3001      	adds	r0, #1
 8003d3a:	f43f af2f 	beq.w	8003b9c <_printf_float+0x9c>
 8003d3e:	f108 0801 	add.w	r8, r8, #1
 8003d42:	e7e6      	b.n	8003d12 <_printf_float+0x212>
 8003d44:	9b07      	ldr	r3, [sp, #28]
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	dc3c      	bgt.n	8003dc4 <_printf_float+0x2c4>
 8003d4a:	4a1d      	ldr	r2, [pc, #116]	; (8003dc0 <_printf_float+0x2c0>)
 8003d4c:	2301      	movs	r3, #1
 8003d4e:	4631      	mov	r1, r6
 8003d50:	4628      	mov	r0, r5
 8003d52:	47b8      	blx	r7
 8003d54:	3001      	adds	r0, #1
 8003d56:	f43f af21 	beq.w	8003b9c <_printf_float+0x9c>
 8003d5a:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8003d5e:	4313      	orrs	r3, r2
 8003d60:	d102      	bne.n	8003d68 <_printf_float+0x268>
 8003d62:	6823      	ldr	r3, [r4, #0]
 8003d64:	07d9      	lsls	r1, r3, #31
 8003d66:	d5d8      	bpl.n	8003d1a <_printf_float+0x21a>
 8003d68:	4653      	mov	r3, sl
 8003d6a:	465a      	mov	r2, fp
 8003d6c:	4631      	mov	r1, r6
 8003d6e:	4628      	mov	r0, r5
 8003d70:	47b8      	blx	r7
 8003d72:	3001      	adds	r0, #1
 8003d74:	f43f af12 	beq.w	8003b9c <_printf_float+0x9c>
 8003d78:	f04f 0900 	mov.w	r9, #0
 8003d7c:	f104 0a1a 	add.w	sl, r4, #26
 8003d80:	9b07      	ldr	r3, [sp, #28]
 8003d82:	425b      	negs	r3, r3
 8003d84:	454b      	cmp	r3, r9
 8003d86:	dc01      	bgt.n	8003d8c <_printf_float+0x28c>
 8003d88:	9b08      	ldr	r3, [sp, #32]
 8003d8a:	e795      	b.n	8003cb8 <_printf_float+0x1b8>
 8003d8c:	2301      	movs	r3, #1
 8003d8e:	4652      	mov	r2, sl
 8003d90:	4631      	mov	r1, r6
 8003d92:	4628      	mov	r0, r5
 8003d94:	47b8      	blx	r7
 8003d96:	3001      	adds	r0, #1
 8003d98:	f43f af00 	beq.w	8003b9c <_printf_float+0x9c>
 8003d9c:	f109 0901 	add.w	r9, r9, #1
 8003da0:	e7ee      	b.n	8003d80 <_printf_float+0x280>
 8003da2:	bf00      	nop
 8003da4:	f3af 8000 	nop.w
 8003da8:	ffffffff 	.word	0xffffffff
 8003dac:	7fefffff 	.word	0x7fefffff
 8003db0:	08006194 	.word	0x08006194
 8003db4:	08006198 	.word	0x08006198
 8003db8:	080061a0 	.word	0x080061a0
 8003dbc:	0800619c 	.word	0x0800619c
 8003dc0:	080061a4 	.word	0x080061a4
 8003dc4:	9a08      	ldr	r2, [sp, #32]
 8003dc6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003dc8:	429a      	cmp	r2, r3
 8003dca:	bfa8      	it	ge
 8003dcc:	461a      	movge	r2, r3
 8003dce:	2a00      	cmp	r2, #0
 8003dd0:	4691      	mov	r9, r2
 8003dd2:	dc38      	bgt.n	8003e46 <_printf_float+0x346>
 8003dd4:	2300      	movs	r3, #0
 8003dd6:	9305      	str	r3, [sp, #20]
 8003dd8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003ddc:	f104 021a 	add.w	r2, r4, #26
 8003de0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003de2:	9905      	ldr	r1, [sp, #20]
 8003de4:	9304      	str	r3, [sp, #16]
 8003de6:	eba3 0309 	sub.w	r3, r3, r9
 8003dea:	428b      	cmp	r3, r1
 8003dec:	dc33      	bgt.n	8003e56 <_printf_float+0x356>
 8003dee:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8003df2:	429a      	cmp	r2, r3
 8003df4:	db3c      	blt.n	8003e70 <_printf_float+0x370>
 8003df6:	6823      	ldr	r3, [r4, #0]
 8003df8:	07da      	lsls	r2, r3, #31
 8003dfa:	d439      	bmi.n	8003e70 <_printf_float+0x370>
 8003dfc:	9b08      	ldr	r3, [sp, #32]
 8003dfe:	9a04      	ldr	r2, [sp, #16]
 8003e00:	9907      	ldr	r1, [sp, #28]
 8003e02:	1a9a      	subs	r2, r3, r2
 8003e04:	eba3 0901 	sub.w	r9, r3, r1
 8003e08:	4591      	cmp	r9, r2
 8003e0a:	bfa8      	it	ge
 8003e0c:	4691      	movge	r9, r2
 8003e0e:	f1b9 0f00 	cmp.w	r9, #0
 8003e12:	dc35      	bgt.n	8003e80 <_printf_float+0x380>
 8003e14:	f04f 0800 	mov.w	r8, #0
 8003e18:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003e1c:	f104 0a1a 	add.w	sl, r4, #26
 8003e20:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8003e24:	1a9b      	subs	r3, r3, r2
 8003e26:	eba3 0309 	sub.w	r3, r3, r9
 8003e2a:	4543      	cmp	r3, r8
 8003e2c:	f77f af75 	ble.w	8003d1a <_printf_float+0x21a>
 8003e30:	2301      	movs	r3, #1
 8003e32:	4652      	mov	r2, sl
 8003e34:	4631      	mov	r1, r6
 8003e36:	4628      	mov	r0, r5
 8003e38:	47b8      	blx	r7
 8003e3a:	3001      	adds	r0, #1
 8003e3c:	f43f aeae 	beq.w	8003b9c <_printf_float+0x9c>
 8003e40:	f108 0801 	add.w	r8, r8, #1
 8003e44:	e7ec      	b.n	8003e20 <_printf_float+0x320>
 8003e46:	4613      	mov	r3, r2
 8003e48:	4631      	mov	r1, r6
 8003e4a:	4642      	mov	r2, r8
 8003e4c:	4628      	mov	r0, r5
 8003e4e:	47b8      	blx	r7
 8003e50:	3001      	adds	r0, #1
 8003e52:	d1bf      	bne.n	8003dd4 <_printf_float+0x2d4>
 8003e54:	e6a2      	b.n	8003b9c <_printf_float+0x9c>
 8003e56:	2301      	movs	r3, #1
 8003e58:	4631      	mov	r1, r6
 8003e5a:	4628      	mov	r0, r5
 8003e5c:	9204      	str	r2, [sp, #16]
 8003e5e:	47b8      	blx	r7
 8003e60:	3001      	adds	r0, #1
 8003e62:	f43f ae9b 	beq.w	8003b9c <_printf_float+0x9c>
 8003e66:	9b05      	ldr	r3, [sp, #20]
 8003e68:	9a04      	ldr	r2, [sp, #16]
 8003e6a:	3301      	adds	r3, #1
 8003e6c:	9305      	str	r3, [sp, #20]
 8003e6e:	e7b7      	b.n	8003de0 <_printf_float+0x2e0>
 8003e70:	4653      	mov	r3, sl
 8003e72:	465a      	mov	r2, fp
 8003e74:	4631      	mov	r1, r6
 8003e76:	4628      	mov	r0, r5
 8003e78:	47b8      	blx	r7
 8003e7a:	3001      	adds	r0, #1
 8003e7c:	d1be      	bne.n	8003dfc <_printf_float+0x2fc>
 8003e7e:	e68d      	b.n	8003b9c <_printf_float+0x9c>
 8003e80:	9a04      	ldr	r2, [sp, #16]
 8003e82:	464b      	mov	r3, r9
 8003e84:	4442      	add	r2, r8
 8003e86:	4631      	mov	r1, r6
 8003e88:	4628      	mov	r0, r5
 8003e8a:	47b8      	blx	r7
 8003e8c:	3001      	adds	r0, #1
 8003e8e:	d1c1      	bne.n	8003e14 <_printf_float+0x314>
 8003e90:	e684      	b.n	8003b9c <_printf_float+0x9c>
 8003e92:	9a08      	ldr	r2, [sp, #32]
 8003e94:	2a01      	cmp	r2, #1
 8003e96:	dc01      	bgt.n	8003e9c <_printf_float+0x39c>
 8003e98:	07db      	lsls	r3, r3, #31
 8003e9a:	d537      	bpl.n	8003f0c <_printf_float+0x40c>
 8003e9c:	2301      	movs	r3, #1
 8003e9e:	4642      	mov	r2, r8
 8003ea0:	4631      	mov	r1, r6
 8003ea2:	4628      	mov	r0, r5
 8003ea4:	47b8      	blx	r7
 8003ea6:	3001      	adds	r0, #1
 8003ea8:	f43f ae78 	beq.w	8003b9c <_printf_float+0x9c>
 8003eac:	4653      	mov	r3, sl
 8003eae:	465a      	mov	r2, fp
 8003eb0:	4631      	mov	r1, r6
 8003eb2:	4628      	mov	r0, r5
 8003eb4:	47b8      	blx	r7
 8003eb6:	3001      	adds	r0, #1
 8003eb8:	f43f ae70 	beq.w	8003b9c <_printf_float+0x9c>
 8003ebc:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8003ec0:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8003ec4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ec8:	d01b      	beq.n	8003f02 <_printf_float+0x402>
 8003eca:	9b08      	ldr	r3, [sp, #32]
 8003ecc:	f108 0201 	add.w	r2, r8, #1
 8003ed0:	3b01      	subs	r3, #1
 8003ed2:	4631      	mov	r1, r6
 8003ed4:	4628      	mov	r0, r5
 8003ed6:	47b8      	blx	r7
 8003ed8:	3001      	adds	r0, #1
 8003eda:	d10e      	bne.n	8003efa <_printf_float+0x3fa>
 8003edc:	e65e      	b.n	8003b9c <_printf_float+0x9c>
 8003ede:	2301      	movs	r3, #1
 8003ee0:	464a      	mov	r2, r9
 8003ee2:	4631      	mov	r1, r6
 8003ee4:	4628      	mov	r0, r5
 8003ee6:	47b8      	blx	r7
 8003ee8:	3001      	adds	r0, #1
 8003eea:	f43f ae57 	beq.w	8003b9c <_printf_float+0x9c>
 8003eee:	f108 0801 	add.w	r8, r8, #1
 8003ef2:	9b08      	ldr	r3, [sp, #32]
 8003ef4:	3b01      	subs	r3, #1
 8003ef6:	4543      	cmp	r3, r8
 8003ef8:	dcf1      	bgt.n	8003ede <_printf_float+0x3de>
 8003efa:	9b04      	ldr	r3, [sp, #16]
 8003efc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8003f00:	e6db      	b.n	8003cba <_printf_float+0x1ba>
 8003f02:	f04f 0800 	mov.w	r8, #0
 8003f06:	f104 091a 	add.w	r9, r4, #26
 8003f0a:	e7f2      	b.n	8003ef2 <_printf_float+0x3f2>
 8003f0c:	2301      	movs	r3, #1
 8003f0e:	4642      	mov	r2, r8
 8003f10:	e7df      	b.n	8003ed2 <_printf_float+0x3d2>
 8003f12:	2301      	movs	r3, #1
 8003f14:	464a      	mov	r2, r9
 8003f16:	4631      	mov	r1, r6
 8003f18:	4628      	mov	r0, r5
 8003f1a:	47b8      	blx	r7
 8003f1c:	3001      	adds	r0, #1
 8003f1e:	f43f ae3d 	beq.w	8003b9c <_printf_float+0x9c>
 8003f22:	f108 0801 	add.w	r8, r8, #1
 8003f26:	68e3      	ldr	r3, [r4, #12]
 8003f28:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003f2a:	1a5b      	subs	r3, r3, r1
 8003f2c:	4543      	cmp	r3, r8
 8003f2e:	dcf0      	bgt.n	8003f12 <_printf_float+0x412>
 8003f30:	e6f7      	b.n	8003d22 <_printf_float+0x222>
 8003f32:	f04f 0800 	mov.w	r8, #0
 8003f36:	f104 0919 	add.w	r9, r4, #25
 8003f3a:	e7f4      	b.n	8003f26 <_printf_float+0x426>

08003f3c <_printf_common>:
 8003f3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003f40:	4616      	mov	r6, r2
 8003f42:	4699      	mov	r9, r3
 8003f44:	688a      	ldr	r2, [r1, #8]
 8003f46:	690b      	ldr	r3, [r1, #16]
 8003f48:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003f4c:	4293      	cmp	r3, r2
 8003f4e:	bfb8      	it	lt
 8003f50:	4613      	movlt	r3, r2
 8003f52:	6033      	str	r3, [r6, #0]
 8003f54:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003f58:	4607      	mov	r7, r0
 8003f5a:	460c      	mov	r4, r1
 8003f5c:	b10a      	cbz	r2, 8003f62 <_printf_common+0x26>
 8003f5e:	3301      	adds	r3, #1
 8003f60:	6033      	str	r3, [r6, #0]
 8003f62:	6823      	ldr	r3, [r4, #0]
 8003f64:	0699      	lsls	r1, r3, #26
 8003f66:	bf42      	ittt	mi
 8003f68:	6833      	ldrmi	r3, [r6, #0]
 8003f6a:	3302      	addmi	r3, #2
 8003f6c:	6033      	strmi	r3, [r6, #0]
 8003f6e:	6825      	ldr	r5, [r4, #0]
 8003f70:	f015 0506 	ands.w	r5, r5, #6
 8003f74:	d106      	bne.n	8003f84 <_printf_common+0x48>
 8003f76:	f104 0a19 	add.w	sl, r4, #25
 8003f7a:	68e3      	ldr	r3, [r4, #12]
 8003f7c:	6832      	ldr	r2, [r6, #0]
 8003f7e:	1a9b      	subs	r3, r3, r2
 8003f80:	42ab      	cmp	r3, r5
 8003f82:	dc26      	bgt.n	8003fd2 <_printf_common+0x96>
 8003f84:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003f88:	1e13      	subs	r3, r2, #0
 8003f8a:	6822      	ldr	r2, [r4, #0]
 8003f8c:	bf18      	it	ne
 8003f8e:	2301      	movne	r3, #1
 8003f90:	0692      	lsls	r2, r2, #26
 8003f92:	d42b      	bmi.n	8003fec <_printf_common+0xb0>
 8003f94:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003f98:	4649      	mov	r1, r9
 8003f9a:	4638      	mov	r0, r7
 8003f9c:	47c0      	blx	r8
 8003f9e:	3001      	adds	r0, #1
 8003fa0:	d01e      	beq.n	8003fe0 <_printf_common+0xa4>
 8003fa2:	6823      	ldr	r3, [r4, #0]
 8003fa4:	68e5      	ldr	r5, [r4, #12]
 8003fa6:	6832      	ldr	r2, [r6, #0]
 8003fa8:	f003 0306 	and.w	r3, r3, #6
 8003fac:	2b04      	cmp	r3, #4
 8003fae:	bf08      	it	eq
 8003fb0:	1aad      	subeq	r5, r5, r2
 8003fb2:	68a3      	ldr	r3, [r4, #8]
 8003fb4:	6922      	ldr	r2, [r4, #16]
 8003fb6:	bf0c      	ite	eq
 8003fb8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003fbc:	2500      	movne	r5, #0
 8003fbe:	4293      	cmp	r3, r2
 8003fc0:	bfc4      	itt	gt
 8003fc2:	1a9b      	subgt	r3, r3, r2
 8003fc4:	18ed      	addgt	r5, r5, r3
 8003fc6:	2600      	movs	r6, #0
 8003fc8:	341a      	adds	r4, #26
 8003fca:	42b5      	cmp	r5, r6
 8003fcc:	d11a      	bne.n	8004004 <_printf_common+0xc8>
 8003fce:	2000      	movs	r0, #0
 8003fd0:	e008      	b.n	8003fe4 <_printf_common+0xa8>
 8003fd2:	2301      	movs	r3, #1
 8003fd4:	4652      	mov	r2, sl
 8003fd6:	4649      	mov	r1, r9
 8003fd8:	4638      	mov	r0, r7
 8003fda:	47c0      	blx	r8
 8003fdc:	3001      	adds	r0, #1
 8003fde:	d103      	bne.n	8003fe8 <_printf_common+0xac>
 8003fe0:	f04f 30ff 	mov.w	r0, #4294967295
 8003fe4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003fe8:	3501      	adds	r5, #1
 8003fea:	e7c6      	b.n	8003f7a <_printf_common+0x3e>
 8003fec:	18e1      	adds	r1, r4, r3
 8003fee:	1c5a      	adds	r2, r3, #1
 8003ff0:	2030      	movs	r0, #48	; 0x30
 8003ff2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003ff6:	4422      	add	r2, r4
 8003ff8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003ffc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004000:	3302      	adds	r3, #2
 8004002:	e7c7      	b.n	8003f94 <_printf_common+0x58>
 8004004:	2301      	movs	r3, #1
 8004006:	4622      	mov	r2, r4
 8004008:	4649      	mov	r1, r9
 800400a:	4638      	mov	r0, r7
 800400c:	47c0      	blx	r8
 800400e:	3001      	adds	r0, #1
 8004010:	d0e6      	beq.n	8003fe0 <_printf_common+0xa4>
 8004012:	3601      	adds	r6, #1
 8004014:	e7d9      	b.n	8003fca <_printf_common+0x8e>
	...

08004018 <_printf_i>:
 8004018:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800401c:	7e0f      	ldrb	r7, [r1, #24]
 800401e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004020:	2f78      	cmp	r7, #120	; 0x78
 8004022:	4691      	mov	r9, r2
 8004024:	4680      	mov	r8, r0
 8004026:	460c      	mov	r4, r1
 8004028:	469a      	mov	sl, r3
 800402a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800402e:	d807      	bhi.n	8004040 <_printf_i+0x28>
 8004030:	2f62      	cmp	r7, #98	; 0x62
 8004032:	d80a      	bhi.n	800404a <_printf_i+0x32>
 8004034:	2f00      	cmp	r7, #0
 8004036:	f000 80d8 	beq.w	80041ea <_printf_i+0x1d2>
 800403a:	2f58      	cmp	r7, #88	; 0x58
 800403c:	f000 80a3 	beq.w	8004186 <_printf_i+0x16e>
 8004040:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004044:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004048:	e03a      	b.n	80040c0 <_printf_i+0xa8>
 800404a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800404e:	2b15      	cmp	r3, #21
 8004050:	d8f6      	bhi.n	8004040 <_printf_i+0x28>
 8004052:	a101      	add	r1, pc, #4	; (adr r1, 8004058 <_printf_i+0x40>)
 8004054:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004058:	080040b1 	.word	0x080040b1
 800405c:	080040c5 	.word	0x080040c5
 8004060:	08004041 	.word	0x08004041
 8004064:	08004041 	.word	0x08004041
 8004068:	08004041 	.word	0x08004041
 800406c:	08004041 	.word	0x08004041
 8004070:	080040c5 	.word	0x080040c5
 8004074:	08004041 	.word	0x08004041
 8004078:	08004041 	.word	0x08004041
 800407c:	08004041 	.word	0x08004041
 8004080:	08004041 	.word	0x08004041
 8004084:	080041d1 	.word	0x080041d1
 8004088:	080040f5 	.word	0x080040f5
 800408c:	080041b3 	.word	0x080041b3
 8004090:	08004041 	.word	0x08004041
 8004094:	08004041 	.word	0x08004041
 8004098:	080041f3 	.word	0x080041f3
 800409c:	08004041 	.word	0x08004041
 80040a0:	080040f5 	.word	0x080040f5
 80040a4:	08004041 	.word	0x08004041
 80040a8:	08004041 	.word	0x08004041
 80040ac:	080041bb 	.word	0x080041bb
 80040b0:	682b      	ldr	r3, [r5, #0]
 80040b2:	1d1a      	adds	r2, r3, #4
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	602a      	str	r2, [r5, #0]
 80040b8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80040bc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80040c0:	2301      	movs	r3, #1
 80040c2:	e0a3      	b.n	800420c <_printf_i+0x1f4>
 80040c4:	6820      	ldr	r0, [r4, #0]
 80040c6:	6829      	ldr	r1, [r5, #0]
 80040c8:	0606      	lsls	r6, r0, #24
 80040ca:	f101 0304 	add.w	r3, r1, #4
 80040ce:	d50a      	bpl.n	80040e6 <_printf_i+0xce>
 80040d0:	680e      	ldr	r6, [r1, #0]
 80040d2:	602b      	str	r3, [r5, #0]
 80040d4:	2e00      	cmp	r6, #0
 80040d6:	da03      	bge.n	80040e0 <_printf_i+0xc8>
 80040d8:	232d      	movs	r3, #45	; 0x2d
 80040da:	4276      	negs	r6, r6
 80040dc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80040e0:	485e      	ldr	r0, [pc, #376]	; (800425c <_printf_i+0x244>)
 80040e2:	230a      	movs	r3, #10
 80040e4:	e019      	b.n	800411a <_printf_i+0x102>
 80040e6:	680e      	ldr	r6, [r1, #0]
 80040e8:	602b      	str	r3, [r5, #0]
 80040ea:	f010 0f40 	tst.w	r0, #64	; 0x40
 80040ee:	bf18      	it	ne
 80040f0:	b236      	sxthne	r6, r6
 80040f2:	e7ef      	b.n	80040d4 <_printf_i+0xbc>
 80040f4:	682b      	ldr	r3, [r5, #0]
 80040f6:	6820      	ldr	r0, [r4, #0]
 80040f8:	1d19      	adds	r1, r3, #4
 80040fa:	6029      	str	r1, [r5, #0]
 80040fc:	0601      	lsls	r1, r0, #24
 80040fe:	d501      	bpl.n	8004104 <_printf_i+0xec>
 8004100:	681e      	ldr	r6, [r3, #0]
 8004102:	e002      	b.n	800410a <_printf_i+0xf2>
 8004104:	0646      	lsls	r6, r0, #25
 8004106:	d5fb      	bpl.n	8004100 <_printf_i+0xe8>
 8004108:	881e      	ldrh	r6, [r3, #0]
 800410a:	4854      	ldr	r0, [pc, #336]	; (800425c <_printf_i+0x244>)
 800410c:	2f6f      	cmp	r7, #111	; 0x6f
 800410e:	bf0c      	ite	eq
 8004110:	2308      	moveq	r3, #8
 8004112:	230a      	movne	r3, #10
 8004114:	2100      	movs	r1, #0
 8004116:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800411a:	6865      	ldr	r5, [r4, #4]
 800411c:	60a5      	str	r5, [r4, #8]
 800411e:	2d00      	cmp	r5, #0
 8004120:	bfa2      	ittt	ge
 8004122:	6821      	ldrge	r1, [r4, #0]
 8004124:	f021 0104 	bicge.w	r1, r1, #4
 8004128:	6021      	strge	r1, [r4, #0]
 800412a:	b90e      	cbnz	r6, 8004130 <_printf_i+0x118>
 800412c:	2d00      	cmp	r5, #0
 800412e:	d04d      	beq.n	80041cc <_printf_i+0x1b4>
 8004130:	4615      	mov	r5, r2
 8004132:	fbb6 f1f3 	udiv	r1, r6, r3
 8004136:	fb03 6711 	mls	r7, r3, r1, r6
 800413a:	5dc7      	ldrb	r7, [r0, r7]
 800413c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004140:	4637      	mov	r7, r6
 8004142:	42bb      	cmp	r3, r7
 8004144:	460e      	mov	r6, r1
 8004146:	d9f4      	bls.n	8004132 <_printf_i+0x11a>
 8004148:	2b08      	cmp	r3, #8
 800414a:	d10b      	bne.n	8004164 <_printf_i+0x14c>
 800414c:	6823      	ldr	r3, [r4, #0]
 800414e:	07de      	lsls	r6, r3, #31
 8004150:	d508      	bpl.n	8004164 <_printf_i+0x14c>
 8004152:	6923      	ldr	r3, [r4, #16]
 8004154:	6861      	ldr	r1, [r4, #4]
 8004156:	4299      	cmp	r1, r3
 8004158:	bfde      	ittt	le
 800415a:	2330      	movle	r3, #48	; 0x30
 800415c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004160:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004164:	1b52      	subs	r2, r2, r5
 8004166:	6122      	str	r2, [r4, #16]
 8004168:	f8cd a000 	str.w	sl, [sp]
 800416c:	464b      	mov	r3, r9
 800416e:	aa03      	add	r2, sp, #12
 8004170:	4621      	mov	r1, r4
 8004172:	4640      	mov	r0, r8
 8004174:	f7ff fee2 	bl	8003f3c <_printf_common>
 8004178:	3001      	adds	r0, #1
 800417a:	d14c      	bne.n	8004216 <_printf_i+0x1fe>
 800417c:	f04f 30ff 	mov.w	r0, #4294967295
 8004180:	b004      	add	sp, #16
 8004182:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004186:	4835      	ldr	r0, [pc, #212]	; (800425c <_printf_i+0x244>)
 8004188:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800418c:	6829      	ldr	r1, [r5, #0]
 800418e:	6823      	ldr	r3, [r4, #0]
 8004190:	f851 6b04 	ldr.w	r6, [r1], #4
 8004194:	6029      	str	r1, [r5, #0]
 8004196:	061d      	lsls	r5, r3, #24
 8004198:	d514      	bpl.n	80041c4 <_printf_i+0x1ac>
 800419a:	07df      	lsls	r7, r3, #31
 800419c:	bf44      	itt	mi
 800419e:	f043 0320 	orrmi.w	r3, r3, #32
 80041a2:	6023      	strmi	r3, [r4, #0]
 80041a4:	b91e      	cbnz	r6, 80041ae <_printf_i+0x196>
 80041a6:	6823      	ldr	r3, [r4, #0]
 80041a8:	f023 0320 	bic.w	r3, r3, #32
 80041ac:	6023      	str	r3, [r4, #0]
 80041ae:	2310      	movs	r3, #16
 80041b0:	e7b0      	b.n	8004114 <_printf_i+0xfc>
 80041b2:	6823      	ldr	r3, [r4, #0]
 80041b4:	f043 0320 	orr.w	r3, r3, #32
 80041b8:	6023      	str	r3, [r4, #0]
 80041ba:	2378      	movs	r3, #120	; 0x78
 80041bc:	4828      	ldr	r0, [pc, #160]	; (8004260 <_printf_i+0x248>)
 80041be:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80041c2:	e7e3      	b.n	800418c <_printf_i+0x174>
 80041c4:	0659      	lsls	r1, r3, #25
 80041c6:	bf48      	it	mi
 80041c8:	b2b6      	uxthmi	r6, r6
 80041ca:	e7e6      	b.n	800419a <_printf_i+0x182>
 80041cc:	4615      	mov	r5, r2
 80041ce:	e7bb      	b.n	8004148 <_printf_i+0x130>
 80041d0:	682b      	ldr	r3, [r5, #0]
 80041d2:	6826      	ldr	r6, [r4, #0]
 80041d4:	6961      	ldr	r1, [r4, #20]
 80041d6:	1d18      	adds	r0, r3, #4
 80041d8:	6028      	str	r0, [r5, #0]
 80041da:	0635      	lsls	r5, r6, #24
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	d501      	bpl.n	80041e4 <_printf_i+0x1cc>
 80041e0:	6019      	str	r1, [r3, #0]
 80041e2:	e002      	b.n	80041ea <_printf_i+0x1d2>
 80041e4:	0670      	lsls	r0, r6, #25
 80041e6:	d5fb      	bpl.n	80041e0 <_printf_i+0x1c8>
 80041e8:	8019      	strh	r1, [r3, #0]
 80041ea:	2300      	movs	r3, #0
 80041ec:	6123      	str	r3, [r4, #16]
 80041ee:	4615      	mov	r5, r2
 80041f0:	e7ba      	b.n	8004168 <_printf_i+0x150>
 80041f2:	682b      	ldr	r3, [r5, #0]
 80041f4:	1d1a      	adds	r2, r3, #4
 80041f6:	602a      	str	r2, [r5, #0]
 80041f8:	681d      	ldr	r5, [r3, #0]
 80041fa:	6862      	ldr	r2, [r4, #4]
 80041fc:	2100      	movs	r1, #0
 80041fe:	4628      	mov	r0, r5
 8004200:	f7fc f826 	bl	8000250 <memchr>
 8004204:	b108      	cbz	r0, 800420a <_printf_i+0x1f2>
 8004206:	1b40      	subs	r0, r0, r5
 8004208:	6060      	str	r0, [r4, #4]
 800420a:	6863      	ldr	r3, [r4, #4]
 800420c:	6123      	str	r3, [r4, #16]
 800420e:	2300      	movs	r3, #0
 8004210:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004214:	e7a8      	b.n	8004168 <_printf_i+0x150>
 8004216:	6923      	ldr	r3, [r4, #16]
 8004218:	462a      	mov	r2, r5
 800421a:	4649      	mov	r1, r9
 800421c:	4640      	mov	r0, r8
 800421e:	47d0      	blx	sl
 8004220:	3001      	adds	r0, #1
 8004222:	d0ab      	beq.n	800417c <_printf_i+0x164>
 8004224:	6823      	ldr	r3, [r4, #0]
 8004226:	079b      	lsls	r3, r3, #30
 8004228:	d413      	bmi.n	8004252 <_printf_i+0x23a>
 800422a:	68e0      	ldr	r0, [r4, #12]
 800422c:	9b03      	ldr	r3, [sp, #12]
 800422e:	4298      	cmp	r0, r3
 8004230:	bfb8      	it	lt
 8004232:	4618      	movlt	r0, r3
 8004234:	e7a4      	b.n	8004180 <_printf_i+0x168>
 8004236:	2301      	movs	r3, #1
 8004238:	4632      	mov	r2, r6
 800423a:	4649      	mov	r1, r9
 800423c:	4640      	mov	r0, r8
 800423e:	47d0      	blx	sl
 8004240:	3001      	adds	r0, #1
 8004242:	d09b      	beq.n	800417c <_printf_i+0x164>
 8004244:	3501      	adds	r5, #1
 8004246:	68e3      	ldr	r3, [r4, #12]
 8004248:	9903      	ldr	r1, [sp, #12]
 800424a:	1a5b      	subs	r3, r3, r1
 800424c:	42ab      	cmp	r3, r5
 800424e:	dcf2      	bgt.n	8004236 <_printf_i+0x21e>
 8004250:	e7eb      	b.n	800422a <_printf_i+0x212>
 8004252:	2500      	movs	r5, #0
 8004254:	f104 0619 	add.w	r6, r4, #25
 8004258:	e7f5      	b.n	8004246 <_printf_i+0x22e>
 800425a:	bf00      	nop
 800425c:	080061a6 	.word	0x080061a6
 8004260:	080061b7 	.word	0x080061b7

08004264 <_sbrk_r>:
 8004264:	b538      	push	{r3, r4, r5, lr}
 8004266:	4d06      	ldr	r5, [pc, #24]	; (8004280 <_sbrk_r+0x1c>)
 8004268:	2300      	movs	r3, #0
 800426a:	4604      	mov	r4, r0
 800426c:	4608      	mov	r0, r1
 800426e:	602b      	str	r3, [r5, #0]
 8004270:	f001 ff5e 	bl	8006130 <_sbrk>
 8004274:	1c43      	adds	r3, r0, #1
 8004276:	d102      	bne.n	800427e <_sbrk_r+0x1a>
 8004278:	682b      	ldr	r3, [r5, #0]
 800427a:	b103      	cbz	r3, 800427e <_sbrk_r+0x1a>
 800427c:	6023      	str	r3, [r4, #0]
 800427e:	bd38      	pop	{r3, r4, r5, pc}
 8004280:	200006b4 	.word	0x200006b4

08004284 <quorem>:
 8004284:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004288:	6903      	ldr	r3, [r0, #16]
 800428a:	690c      	ldr	r4, [r1, #16]
 800428c:	42a3      	cmp	r3, r4
 800428e:	4607      	mov	r7, r0
 8004290:	f2c0 8081 	blt.w	8004396 <quorem+0x112>
 8004294:	3c01      	subs	r4, #1
 8004296:	f101 0814 	add.w	r8, r1, #20
 800429a:	f100 0514 	add.w	r5, r0, #20
 800429e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80042a2:	9301      	str	r3, [sp, #4]
 80042a4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80042a8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80042ac:	3301      	adds	r3, #1
 80042ae:	429a      	cmp	r2, r3
 80042b0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80042b4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80042b8:	fbb2 f6f3 	udiv	r6, r2, r3
 80042bc:	d331      	bcc.n	8004322 <quorem+0x9e>
 80042be:	f04f 0e00 	mov.w	lr, #0
 80042c2:	4640      	mov	r0, r8
 80042c4:	46ac      	mov	ip, r5
 80042c6:	46f2      	mov	sl, lr
 80042c8:	f850 2b04 	ldr.w	r2, [r0], #4
 80042cc:	b293      	uxth	r3, r2
 80042ce:	fb06 e303 	mla	r3, r6, r3, lr
 80042d2:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80042d6:	b29b      	uxth	r3, r3
 80042d8:	ebaa 0303 	sub.w	r3, sl, r3
 80042dc:	f8dc a000 	ldr.w	sl, [ip]
 80042e0:	0c12      	lsrs	r2, r2, #16
 80042e2:	fa13 f38a 	uxtah	r3, r3, sl
 80042e6:	fb06 e202 	mla	r2, r6, r2, lr
 80042ea:	9300      	str	r3, [sp, #0]
 80042ec:	9b00      	ldr	r3, [sp, #0]
 80042ee:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80042f2:	b292      	uxth	r2, r2
 80042f4:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80042f8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80042fc:	f8bd 3000 	ldrh.w	r3, [sp]
 8004300:	4581      	cmp	r9, r0
 8004302:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004306:	f84c 3b04 	str.w	r3, [ip], #4
 800430a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800430e:	d2db      	bcs.n	80042c8 <quorem+0x44>
 8004310:	f855 300b 	ldr.w	r3, [r5, fp]
 8004314:	b92b      	cbnz	r3, 8004322 <quorem+0x9e>
 8004316:	9b01      	ldr	r3, [sp, #4]
 8004318:	3b04      	subs	r3, #4
 800431a:	429d      	cmp	r5, r3
 800431c:	461a      	mov	r2, r3
 800431e:	d32e      	bcc.n	800437e <quorem+0xfa>
 8004320:	613c      	str	r4, [r7, #16]
 8004322:	4638      	mov	r0, r7
 8004324:	f001 f84a 	bl	80053bc <__mcmp>
 8004328:	2800      	cmp	r0, #0
 800432a:	db24      	blt.n	8004376 <quorem+0xf2>
 800432c:	3601      	adds	r6, #1
 800432e:	4628      	mov	r0, r5
 8004330:	f04f 0c00 	mov.w	ip, #0
 8004334:	f858 2b04 	ldr.w	r2, [r8], #4
 8004338:	f8d0 e000 	ldr.w	lr, [r0]
 800433c:	b293      	uxth	r3, r2
 800433e:	ebac 0303 	sub.w	r3, ip, r3
 8004342:	0c12      	lsrs	r2, r2, #16
 8004344:	fa13 f38e 	uxtah	r3, r3, lr
 8004348:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800434c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004350:	b29b      	uxth	r3, r3
 8004352:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004356:	45c1      	cmp	r9, r8
 8004358:	f840 3b04 	str.w	r3, [r0], #4
 800435c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8004360:	d2e8      	bcs.n	8004334 <quorem+0xb0>
 8004362:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004366:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800436a:	b922      	cbnz	r2, 8004376 <quorem+0xf2>
 800436c:	3b04      	subs	r3, #4
 800436e:	429d      	cmp	r5, r3
 8004370:	461a      	mov	r2, r3
 8004372:	d30a      	bcc.n	800438a <quorem+0x106>
 8004374:	613c      	str	r4, [r7, #16]
 8004376:	4630      	mov	r0, r6
 8004378:	b003      	add	sp, #12
 800437a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800437e:	6812      	ldr	r2, [r2, #0]
 8004380:	3b04      	subs	r3, #4
 8004382:	2a00      	cmp	r2, #0
 8004384:	d1cc      	bne.n	8004320 <quorem+0x9c>
 8004386:	3c01      	subs	r4, #1
 8004388:	e7c7      	b.n	800431a <quorem+0x96>
 800438a:	6812      	ldr	r2, [r2, #0]
 800438c:	3b04      	subs	r3, #4
 800438e:	2a00      	cmp	r2, #0
 8004390:	d1f0      	bne.n	8004374 <quorem+0xf0>
 8004392:	3c01      	subs	r4, #1
 8004394:	e7eb      	b.n	800436e <quorem+0xea>
 8004396:	2000      	movs	r0, #0
 8004398:	e7ee      	b.n	8004378 <quorem+0xf4>
 800439a:	0000      	movs	r0, r0
 800439c:	0000      	movs	r0, r0
	...

080043a0 <_dtoa_r>:
 80043a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80043a4:	ed2d 8b02 	vpush	{d8}
 80043a8:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80043aa:	b091      	sub	sp, #68	; 0x44
 80043ac:	ed8d 0b02 	vstr	d0, [sp, #8]
 80043b0:	ec59 8b10 	vmov	r8, r9, d0
 80043b4:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 80043b6:	9106      	str	r1, [sp, #24]
 80043b8:	4606      	mov	r6, r0
 80043ba:	9208      	str	r2, [sp, #32]
 80043bc:	930c      	str	r3, [sp, #48]	; 0x30
 80043be:	b975      	cbnz	r5, 80043de <_dtoa_r+0x3e>
 80043c0:	2010      	movs	r0, #16
 80043c2:	f7ff f9fd 	bl	80037c0 <malloc>
 80043c6:	4602      	mov	r2, r0
 80043c8:	6270      	str	r0, [r6, #36]	; 0x24
 80043ca:	b920      	cbnz	r0, 80043d6 <_dtoa_r+0x36>
 80043cc:	4baa      	ldr	r3, [pc, #680]	; (8004678 <_dtoa_r+0x2d8>)
 80043ce:	21ea      	movs	r1, #234	; 0xea
 80043d0:	48aa      	ldr	r0, [pc, #680]	; (800467c <_dtoa_r+0x2dc>)
 80043d2:	f001 f8f5 	bl	80055c0 <__assert_func>
 80043d6:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80043da:	6005      	str	r5, [r0, #0]
 80043dc:	60c5      	str	r5, [r0, #12]
 80043de:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80043e0:	6819      	ldr	r1, [r3, #0]
 80043e2:	b151      	cbz	r1, 80043fa <_dtoa_r+0x5a>
 80043e4:	685a      	ldr	r2, [r3, #4]
 80043e6:	604a      	str	r2, [r1, #4]
 80043e8:	2301      	movs	r3, #1
 80043ea:	4093      	lsls	r3, r2
 80043ec:	608b      	str	r3, [r1, #8]
 80043ee:	4630      	mov	r0, r6
 80043f0:	f000 fda2 	bl	8004f38 <_Bfree>
 80043f4:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80043f6:	2200      	movs	r2, #0
 80043f8:	601a      	str	r2, [r3, #0]
 80043fa:	f1b9 0300 	subs.w	r3, r9, #0
 80043fe:	bfbb      	ittet	lt
 8004400:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8004404:	9303      	strlt	r3, [sp, #12]
 8004406:	2300      	movge	r3, #0
 8004408:	2201      	movlt	r2, #1
 800440a:	bfac      	ite	ge
 800440c:	6023      	strge	r3, [r4, #0]
 800440e:	6022      	strlt	r2, [r4, #0]
 8004410:	4b9b      	ldr	r3, [pc, #620]	; (8004680 <_dtoa_r+0x2e0>)
 8004412:	9c03      	ldr	r4, [sp, #12]
 8004414:	43a3      	bics	r3, r4
 8004416:	d11c      	bne.n	8004452 <_dtoa_r+0xb2>
 8004418:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800441a:	f242 730f 	movw	r3, #9999	; 0x270f
 800441e:	6013      	str	r3, [r2, #0]
 8004420:	f3c4 0313 	ubfx	r3, r4, #0, #20
 8004424:	ea53 0308 	orrs.w	r3, r3, r8
 8004428:	f000 84fd 	beq.w	8004e26 <_dtoa_r+0xa86>
 800442c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800442e:	b963      	cbnz	r3, 800444a <_dtoa_r+0xaa>
 8004430:	4b94      	ldr	r3, [pc, #592]	; (8004684 <_dtoa_r+0x2e4>)
 8004432:	e01f      	b.n	8004474 <_dtoa_r+0xd4>
 8004434:	4b94      	ldr	r3, [pc, #592]	; (8004688 <_dtoa_r+0x2e8>)
 8004436:	9301      	str	r3, [sp, #4]
 8004438:	3308      	adds	r3, #8
 800443a:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800443c:	6013      	str	r3, [r2, #0]
 800443e:	9801      	ldr	r0, [sp, #4]
 8004440:	b011      	add	sp, #68	; 0x44
 8004442:	ecbd 8b02 	vpop	{d8}
 8004446:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800444a:	4b8e      	ldr	r3, [pc, #568]	; (8004684 <_dtoa_r+0x2e4>)
 800444c:	9301      	str	r3, [sp, #4]
 800444e:	3303      	adds	r3, #3
 8004450:	e7f3      	b.n	800443a <_dtoa_r+0x9a>
 8004452:	ed9d 8b02 	vldr	d8, [sp, #8]
 8004456:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800445a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800445e:	d10b      	bne.n	8004478 <_dtoa_r+0xd8>
 8004460:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004462:	2301      	movs	r3, #1
 8004464:	6013      	str	r3, [r2, #0]
 8004466:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004468:	2b00      	cmp	r3, #0
 800446a:	f000 84d9 	beq.w	8004e20 <_dtoa_r+0xa80>
 800446e:	4887      	ldr	r0, [pc, #540]	; (800468c <_dtoa_r+0x2ec>)
 8004470:	6018      	str	r0, [r3, #0]
 8004472:	1e43      	subs	r3, r0, #1
 8004474:	9301      	str	r3, [sp, #4]
 8004476:	e7e2      	b.n	800443e <_dtoa_r+0x9e>
 8004478:	a90f      	add	r1, sp, #60	; 0x3c
 800447a:	aa0e      	add	r2, sp, #56	; 0x38
 800447c:	4630      	mov	r0, r6
 800447e:	eeb0 0b48 	vmov.f64	d0, d8
 8004482:	f001 f841 	bl	8005508 <__d2b>
 8004486:	f3c4 510a 	ubfx	r1, r4, #20, #11
 800448a:	4605      	mov	r5, r0
 800448c:	980e      	ldr	r0, [sp, #56]	; 0x38
 800448e:	2900      	cmp	r1, #0
 8004490:	d046      	beq.n	8004520 <_dtoa_r+0x180>
 8004492:	ee18 4a90 	vmov	r4, s17
 8004496:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800449a:	ec53 2b18 	vmov	r2, r3, d8
 800449e:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 80044a2:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80044a6:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 80044aa:	2400      	movs	r4, #0
 80044ac:	ec43 2b16 	vmov	d6, r2, r3
 80044b0:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 80044b4:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 8004660 <_dtoa_r+0x2c0>
 80044b8:	ee36 7b47 	vsub.f64	d7, d6, d7
 80044bc:	ed9f 6b6a 	vldr	d6, [pc, #424]	; 8004668 <_dtoa_r+0x2c8>
 80044c0:	eea7 6b05 	vfma.f64	d6, d7, d5
 80044c4:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 8004670 <_dtoa_r+0x2d0>
 80044c8:	ee07 1a90 	vmov	s15, r1
 80044cc:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 80044d0:	eeb0 7b46 	vmov.f64	d7, d6
 80044d4:	eea4 7b05 	vfma.f64	d7, d4, d5
 80044d8:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 80044dc:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80044e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80044e4:	ee16 ba90 	vmov	fp, s13
 80044e8:	940a      	str	r4, [sp, #40]	; 0x28
 80044ea:	d508      	bpl.n	80044fe <_dtoa_r+0x15e>
 80044ec:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 80044f0:	eeb4 6b47 	vcmp.f64	d6, d7
 80044f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80044f8:	bf18      	it	ne
 80044fa:	f10b 3bff 	addne.w	fp, fp, #4294967295
 80044fe:	f1bb 0f16 	cmp.w	fp, #22
 8004502:	d82f      	bhi.n	8004564 <_dtoa_r+0x1c4>
 8004504:	4b62      	ldr	r3, [pc, #392]	; (8004690 <_dtoa_r+0x2f0>)
 8004506:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800450a:	ed93 7b00 	vldr	d7, [r3]
 800450e:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8004512:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004516:	d501      	bpl.n	800451c <_dtoa_r+0x17c>
 8004518:	f10b 3bff 	add.w	fp, fp, #4294967295
 800451c:	2300      	movs	r3, #0
 800451e:	e022      	b.n	8004566 <_dtoa_r+0x1c6>
 8004520:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8004522:	4401      	add	r1, r0
 8004524:	f201 4332 	addw	r3, r1, #1074	; 0x432
 8004528:	2b20      	cmp	r3, #32
 800452a:	bfc1      	itttt	gt
 800452c:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8004530:	fa04 f303 	lslgt.w	r3, r4, r3
 8004534:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 8004538:	fa28 f804 	lsrgt.w	r8, r8, r4
 800453c:	bfd6      	itet	le
 800453e:	f1c3 0320 	rsble	r3, r3, #32
 8004542:	ea43 0808 	orrgt.w	r8, r3, r8
 8004546:	fa08 f803 	lslle.w	r8, r8, r3
 800454a:	ee07 8a90 	vmov	s15, r8
 800454e:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8004552:	3901      	subs	r1, #1
 8004554:	ee17 4a90 	vmov	r4, s15
 8004558:	ec53 2b17 	vmov	r2, r3, d7
 800455c:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 8004560:	2401      	movs	r4, #1
 8004562:	e7a3      	b.n	80044ac <_dtoa_r+0x10c>
 8004564:	2301      	movs	r3, #1
 8004566:	930b      	str	r3, [sp, #44]	; 0x2c
 8004568:	1a43      	subs	r3, r0, r1
 800456a:	1e5a      	subs	r2, r3, #1
 800456c:	bf45      	ittet	mi
 800456e:	f1c3 0301 	rsbmi	r3, r3, #1
 8004572:	9304      	strmi	r3, [sp, #16]
 8004574:	2300      	movpl	r3, #0
 8004576:	2300      	movmi	r3, #0
 8004578:	9205      	str	r2, [sp, #20]
 800457a:	bf54      	ite	pl
 800457c:	9304      	strpl	r3, [sp, #16]
 800457e:	9305      	strmi	r3, [sp, #20]
 8004580:	f1bb 0f00 	cmp.w	fp, #0
 8004584:	db18      	blt.n	80045b8 <_dtoa_r+0x218>
 8004586:	9b05      	ldr	r3, [sp, #20]
 8004588:	f8cd b024 	str.w	fp, [sp, #36]	; 0x24
 800458c:	445b      	add	r3, fp
 800458e:	9305      	str	r3, [sp, #20]
 8004590:	2300      	movs	r3, #0
 8004592:	9a06      	ldr	r2, [sp, #24]
 8004594:	2a09      	cmp	r2, #9
 8004596:	d849      	bhi.n	800462c <_dtoa_r+0x28c>
 8004598:	2a05      	cmp	r2, #5
 800459a:	bfc4      	itt	gt
 800459c:	3a04      	subgt	r2, #4
 800459e:	9206      	strgt	r2, [sp, #24]
 80045a0:	9a06      	ldr	r2, [sp, #24]
 80045a2:	f1a2 0202 	sub.w	r2, r2, #2
 80045a6:	bfcc      	ite	gt
 80045a8:	2400      	movgt	r4, #0
 80045aa:	2401      	movle	r4, #1
 80045ac:	2a03      	cmp	r2, #3
 80045ae:	d848      	bhi.n	8004642 <_dtoa_r+0x2a2>
 80045b0:	e8df f002 	tbb	[pc, r2]
 80045b4:	3a2c2e0b 	.word	0x3a2c2e0b
 80045b8:	9b04      	ldr	r3, [sp, #16]
 80045ba:	2200      	movs	r2, #0
 80045bc:	eba3 030b 	sub.w	r3, r3, fp
 80045c0:	9304      	str	r3, [sp, #16]
 80045c2:	9209      	str	r2, [sp, #36]	; 0x24
 80045c4:	f1cb 0300 	rsb	r3, fp, #0
 80045c8:	e7e3      	b.n	8004592 <_dtoa_r+0x1f2>
 80045ca:	2200      	movs	r2, #0
 80045cc:	9207      	str	r2, [sp, #28]
 80045ce:	9a08      	ldr	r2, [sp, #32]
 80045d0:	2a00      	cmp	r2, #0
 80045d2:	dc39      	bgt.n	8004648 <_dtoa_r+0x2a8>
 80045d4:	f04f 0a01 	mov.w	sl, #1
 80045d8:	46d1      	mov	r9, sl
 80045da:	4652      	mov	r2, sl
 80045dc:	f8cd a020 	str.w	sl, [sp, #32]
 80045e0:	6a77      	ldr	r7, [r6, #36]	; 0x24
 80045e2:	2100      	movs	r1, #0
 80045e4:	6079      	str	r1, [r7, #4]
 80045e6:	2004      	movs	r0, #4
 80045e8:	f100 0c14 	add.w	ip, r0, #20
 80045ec:	4594      	cmp	ip, r2
 80045ee:	6879      	ldr	r1, [r7, #4]
 80045f0:	d92f      	bls.n	8004652 <_dtoa_r+0x2b2>
 80045f2:	4630      	mov	r0, r6
 80045f4:	930d      	str	r3, [sp, #52]	; 0x34
 80045f6:	f000 fc5f 	bl	8004eb8 <_Balloc>
 80045fa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80045fc:	9001      	str	r0, [sp, #4]
 80045fe:	4602      	mov	r2, r0
 8004600:	2800      	cmp	r0, #0
 8004602:	d149      	bne.n	8004698 <_dtoa_r+0x2f8>
 8004604:	4b23      	ldr	r3, [pc, #140]	; (8004694 <_dtoa_r+0x2f4>)
 8004606:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800460a:	e6e1      	b.n	80043d0 <_dtoa_r+0x30>
 800460c:	2201      	movs	r2, #1
 800460e:	e7dd      	b.n	80045cc <_dtoa_r+0x22c>
 8004610:	2200      	movs	r2, #0
 8004612:	9207      	str	r2, [sp, #28]
 8004614:	9a08      	ldr	r2, [sp, #32]
 8004616:	eb0b 0a02 	add.w	sl, fp, r2
 800461a:	f10a 0901 	add.w	r9, sl, #1
 800461e:	464a      	mov	r2, r9
 8004620:	2a01      	cmp	r2, #1
 8004622:	bfb8      	it	lt
 8004624:	2201      	movlt	r2, #1
 8004626:	e7db      	b.n	80045e0 <_dtoa_r+0x240>
 8004628:	2201      	movs	r2, #1
 800462a:	e7f2      	b.n	8004612 <_dtoa_r+0x272>
 800462c:	2401      	movs	r4, #1
 800462e:	2200      	movs	r2, #0
 8004630:	e9cd 2406 	strd	r2, r4, [sp, #24]
 8004634:	f04f 3aff 	mov.w	sl, #4294967295
 8004638:	2100      	movs	r1, #0
 800463a:	46d1      	mov	r9, sl
 800463c:	2212      	movs	r2, #18
 800463e:	9108      	str	r1, [sp, #32]
 8004640:	e7ce      	b.n	80045e0 <_dtoa_r+0x240>
 8004642:	2201      	movs	r2, #1
 8004644:	9207      	str	r2, [sp, #28]
 8004646:	e7f5      	b.n	8004634 <_dtoa_r+0x294>
 8004648:	f8dd a020 	ldr.w	sl, [sp, #32]
 800464c:	46d1      	mov	r9, sl
 800464e:	4652      	mov	r2, sl
 8004650:	e7c6      	b.n	80045e0 <_dtoa_r+0x240>
 8004652:	3101      	adds	r1, #1
 8004654:	6079      	str	r1, [r7, #4]
 8004656:	0040      	lsls	r0, r0, #1
 8004658:	e7c6      	b.n	80045e8 <_dtoa_r+0x248>
 800465a:	bf00      	nop
 800465c:	f3af 8000 	nop.w
 8004660:	636f4361 	.word	0x636f4361
 8004664:	3fd287a7 	.word	0x3fd287a7
 8004668:	8b60c8b3 	.word	0x8b60c8b3
 800466c:	3fc68a28 	.word	0x3fc68a28
 8004670:	509f79fb 	.word	0x509f79fb
 8004674:	3fd34413 	.word	0x3fd34413
 8004678:	080061d5 	.word	0x080061d5
 800467c:	080061ec 	.word	0x080061ec
 8004680:	7ff00000 	.word	0x7ff00000
 8004684:	080061d1 	.word	0x080061d1
 8004688:	080061c8 	.word	0x080061c8
 800468c:	080061a5 	.word	0x080061a5
 8004690:	080062e0 	.word	0x080062e0
 8004694:	08006247 	.word	0x08006247
 8004698:	6a72      	ldr	r2, [r6, #36]	; 0x24
 800469a:	9901      	ldr	r1, [sp, #4]
 800469c:	6011      	str	r1, [r2, #0]
 800469e:	f1b9 0f0e 	cmp.w	r9, #14
 80046a2:	d86c      	bhi.n	800477e <_dtoa_r+0x3de>
 80046a4:	2c00      	cmp	r4, #0
 80046a6:	d06a      	beq.n	800477e <_dtoa_r+0x3de>
 80046a8:	f1bb 0f00 	cmp.w	fp, #0
 80046ac:	f340 80a0 	ble.w	80047f0 <_dtoa_r+0x450>
 80046b0:	49c1      	ldr	r1, [pc, #772]	; (80049b8 <_dtoa_r+0x618>)
 80046b2:	f00b 020f 	and.w	r2, fp, #15
 80046b6:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 80046ba:	f41b 7f80 	tst.w	fp, #256	; 0x100
 80046be:	ed92 7b00 	vldr	d7, [r2]
 80046c2:	ea4f 112b 	mov.w	r1, fp, asr #4
 80046c6:	f000 8087 	beq.w	80047d8 <_dtoa_r+0x438>
 80046ca:	4abc      	ldr	r2, [pc, #752]	; (80049bc <_dtoa_r+0x61c>)
 80046cc:	ed92 6b08 	vldr	d6, [r2, #32]
 80046d0:	ee88 6b06 	vdiv.f64	d6, d8, d6
 80046d4:	ed8d 6b02 	vstr	d6, [sp, #8]
 80046d8:	f001 010f 	and.w	r1, r1, #15
 80046dc:	2203      	movs	r2, #3
 80046de:	48b7      	ldr	r0, [pc, #732]	; (80049bc <_dtoa_r+0x61c>)
 80046e0:	2900      	cmp	r1, #0
 80046e2:	d17b      	bne.n	80047dc <_dtoa_r+0x43c>
 80046e4:	ed9d 6b02 	vldr	d6, [sp, #8]
 80046e8:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80046ec:	ed8d 7b02 	vstr	d7, [sp, #8]
 80046f0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80046f2:	2900      	cmp	r1, #0
 80046f4:	f000 80a2 	beq.w	800483c <_dtoa_r+0x49c>
 80046f8:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 80046fc:	ed9d 7b02 	vldr	d7, [sp, #8]
 8004700:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8004704:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004708:	f140 8098 	bpl.w	800483c <_dtoa_r+0x49c>
 800470c:	f1b9 0f00 	cmp.w	r9, #0
 8004710:	f000 8094 	beq.w	800483c <_dtoa_r+0x49c>
 8004714:	f1ba 0f00 	cmp.w	sl, #0
 8004718:	dd2f      	ble.n	800477a <_dtoa_r+0x3da>
 800471a:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 800471e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8004722:	ed8d 7b02 	vstr	d7, [sp, #8]
 8004726:	f10b 37ff 	add.w	r7, fp, #4294967295
 800472a:	3201      	adds	r2, #1
 800472c:	4650      	mov	r0, sl
 800472e:	ed9d 6b02 	vldr	d6, [sp, #8]
 8004732:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 8004736:	ee07 2a90 	vmov	s15, r2
 800473a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800473e:	eea7 5b06 	vfma.f64	d5, d7, d6
 8004742:	ee15 4a90 	vmov	r4, s11
 8004746:	ec52 1b15 	vmov	r1, r2, d5
 800474a:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 800474e:	2800      	cmp	r0, #0
 8004750:	d177      	bne.n	8004842 <_dtoa_r+0x4a2>
 8004752:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8004756:	ee36 6b47 	vsub.f64	d6, d6, d7
 800475a:	ec42 1b17 	vmov	d7, r1, r2
 800475e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8004762:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004766:	f300 8263 	bgt.w	8004c30 <_dtoa_r+0x890>
 800476a:	eeb1 7b47 	vneg.f64	d7, d7
 800476e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8004772:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004776:	f100 8258 	bmi.w	8004c2a <_dtoa_r+0x88a>
 800477a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800477e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004780:	2a00      	cmp	r2, #0
 8004782:	f2c0 811d 	blt.w	80049c0 <_dtoa_r+0x620>
 8004786:	f1bb 0f0e 	cmp.w	fp, #14
 800478a:	f300 8119 	bgt.w	80049c0 <_dtoa_r+0x620>
 800478e:	4b8a      	ldr	r3, [pc, #552]	; (80049b8 <_dtoa_r+0x618>)
 8004790:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8004794:	ed93 6b00 	vldr	d6, [r3]
 8004798:	9b08      	ldr	r3, [sp, #32]
 800479a:	2b00      	cmp	r3, #0
 800479c:	f280 80b7 	bge.w	800490e <_dtoa_r+0x56e>
 80047a0:	f1b9 0f00 	cmp.w	r9, #0
 80047a4:	f300 80b3 	bgt.w	800490e <_dtoa_r+0x56e>
 80047a8:	f040 823f 	bne.w	8004c2a <_dtoa_r+0x88a>
 80047ac:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 80047b0:	ee26 6b07 	vmul.f64	d6, d6, d7
 80047b4:	ed9d 7b02 	vldr	d7, [sp, #8]
 80047b8:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80047bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047c0:	464c      	mov	r4, r9
 80047c2:	464f      	mov	r7, r9
 80047c4:	f280 8215 	bge.w	8004bf2 <_dtoa_r+0x852>
 80047c8:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80047cc:	2331      	movs	r3, #49	; 0x31
 80047ce:	f808 3b01 	strb.w	r3, [r8], #1
 80047d2:	f10b 0b01 	add.w	fp, fp, #1
 80047d6:	e211      	b.n	8004bfc <_dtoa_r+0x85c>
 80047d8:	2202      	movs	r2, #2
 80047da:	e780      	b.n	80046de <_dtoa_r+0x33e>
 80047dc:	07cc      	lsls	r4, r1, #31
 80047de:	d504      	bpl.n	80047ea <_dtoa_r+0x44a>
 80047e0:	ed90 6b00 	vldr	d6, [r0]
 80047e4:	3201      	adds	r2, #1
 80047e6:	ee27 7b06 	vmul.f64	d7, d7, d6
 80047ea:	1049      	asrs	r1, r1, #1
 80047ec:	3008      	adds	r0, #8
 80047ee:	e777      	b.n	80046e0 <_dtoa_r+0x340>
 80047f0:	d022      	beq.n	8004838 <_dtoa_r+0x498>
 80047f2:	f1cb 0100 	rsb	r1, fp, #0
 80047f6:	4a70      	ldr	r2, [pc, #448]	; (80049b8 <_dtoa_r+0x618>)
 80047f8:	f001 000f 	and.w	r0, r1, #15
 80047fc:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8004800:	ed92 7b00 	vldr	d7, [r2]
 8004804:	ee28 7b07 	vmul.f64	d7, d8, d7
 8004808:	ed8d 7b02 	vstr	d7, [sp, #8]
 800480c:	486b      	ldr	r0, [pc, #428]	; (80049bc <_dtoa_r+0x61c>)
 800480e:	1109      	asrs	r1, r1, #4
 8004810:	2400      	movs	r4, #0
 8004812:	2202      	movs	r2, #2
 8004814:	b929      	cbnz	r1, 8004822 <_dtoa_r+0x482>
 8004816:	2c00      	cmp	r4, #0
 8004818:	f43f af6a 	beq.w	80046f0 <_dtoa_r+0x350>
 800481c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8004820:	e766      	b.n	80046f0 <_dtoa_r+0x350>
 8004822:	07cf      	lsls	r7, r1, #31
 8004824:	d505      	bpl.n	8004832 <_dtoa_r+0x492>
 8004826:	ed90 6b00 	vldr	d6, [r0]
 800482a:	3201      	adds	r2, #1
 800482c:	2401      	movs	r4, #1
 800482e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8004832:	1049      	asrs	r1, r1, #1
 8004834:	3008      	adds	r0, #8
 8004836:	e7ed      	b.n	8004814 <_dtoa_r+0x474>
 8004838:	2202      	movs	r2, #2
 800483a:	e759      	b.n	80046f0 <_dtoa_r+0x350>
 800483c:	465f      	mov	r7, fp
 800483e:	4648      	mov	r0, r9
 8004840:	e775      	b.n	800472e <_dtoa_r+0x38e>
 8004842:	ec42 1b17 	vmov	d7, r1, r2
 8004846:	4a5c      	ldr	r2, [pc, #368]	; (80049b8 <_dtoa_r+0x618>)
 8004848:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800484c:	ed12 4b02 	vldr	d4, [r2, #-8]
 8004850:	9a01      	ldr	r2, [sp, #4]
 8004852:	1814      	adds	r4, r2, r0
 8004854:	9a07      	ldr	r2, [sp, #28]
 8004856:	b352      	cbz	r2, 80048ae <_dtoa_r+0x50e>
 8004858:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 800485c:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 8004860:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8004864:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8004868:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800486c:	ee35 7b47 	vsub.f64	d7, d5, d7
 8004870:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8004874:	ee14 2a90 	vmov	r2, s9
 8004878:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800487c:	3230      	adds	r2, #48	; 0x30
 800487e:	ee36 6b45 	vsub.f64	d6, d6, d5
 8004882:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8004886:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800488a:	f808 2b01 	strb.w	r2, [r8], #1
 800488e:	d439      	bmi.n	8004904 <_dtoa_r+0x564>
 8004890:	ee32 5b46 	vsub.f64	d5, d2, d6
 8004894:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8004898:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800489c:	d472      	bmi.n	8004984 <_dtoa_r+0x5e4>
 800489e:	45a0      	cmp	r8, r4
 80048a0:	f43f af6b 	beq.w	800477a <_dtoa_r+0x3da>
 80048a4:	ee27 7b03 	vmul.f64	d7, d7, d3
 80048a8:	ee26 6b03 	vmul.f64	d6, d6, d3
 80048ac:	e7e0      	b.n	8004870 <_dtoa_r+0x4d0>
 80048ae:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80048b2:	ee27 7b04 	vmul.f64	d7, d7, d4
 80048b6:	4621      	mov	r1, r4
 80048b8:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 80048bc:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80048c0:	ee14 2a90 	vmov	r2, s9
 80048c4:	3230      	adds	r2, #48	; 0x30
 80048c6:	f808 2b01 	strb.w	r2, [r8], #1
 80048ca:	45a0      	cmp	r8, r4
 80048cc:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80048d0:	ee36 6b45 	vsub.f64	d6, d6, d5
 80048d4:	d118      	bne.n	8004908 <_dtoa_r+0x568>
 80048d6:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 80048da:	ee37 4b05 	vadd.f64	d4, d7, d5
 80048de:	eeb4 6bc4 	vcmpe.f64	d6, d4
 80048e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048e6:	dc4d      	bgt.n	8004984 <_dtoa_r+0x5e4>
 80048e8:	ee35 7b47 	vsub.f64	d7, d5, d7
 80048ec:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80048f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048f4:	f57f af41 	bpl.w	800477a <_dtoa_r+0x3da>
 80048f8:	4688      	mov	r8, r1
 80048fa:	3901      	subs	r1, #1
 80048fc:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 8004900:	2b30      	cmp	r3, #48	; 0x30
 8004902:	d0f9      	beq.n	80048f8 <_dtoa_r+0x558>
 8004904:	46bb      	mov	fp, r7
 8004906:	e02a      	b.n	800495e <_dtoa_r+0x5be>
 8004908:	ee26 6b03 	vmul.f64	d6, d6, d3
 800490c:	e7d6      	b.n	80048bc <_dtoa_r+0x51c>
 800490e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8004912:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 8004916:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800491a:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800491e:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8004922:	ee15 3a10 	vmov	r3, s10
 8004926:	3330      	adds	r3, #48	; 0x30
 8004928:	f808 3b01 	strb.w	r3, [r8], #1
 800492c:	9b01      	ldr	r3, [sp, #4]
 800492e:	eba8 0303 	sub.w	r3, r8, r3
 8004932:	4599      	cmp	r9, r3
 8004934:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8004938:	eea3 7b46 	vfms.f64	d7, d3, d6
 800493c:	d133      	bne.n	80049a6 <_dtoa_r+0x606>
 800493e:	ee37 7b07 	vadd.f64	d7, d7, d7
 8004942:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8004946:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800494a:	dc1a      	bgt.n	8004982 <_dtoa_r+0x5e2>
 800494c:	eeb4 7b46 	vcmp.f64	d7, d6
 8004950:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004954:	d103      	bne.n	800495e <_dtoa_r+0x5be>
 8004956:	ee15 3a10 	vmov	r3, s10
 800495a:	07d9      	lsls	r1, r3, #31
 800495c:	d411      	bmi.n	8004982 <_dtoa_r+0x5e2>
 800495e:	4629      	mov	r1, r5
 8004960:	4630      	mov	r0, r6
 8004962:	f000 fae9 	bl	8004f38 <_Bfree>
 8004966:	2300      	movs	r3, #0
 8004968:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800496a:	f888 3000 	strb.w	r3, [r8]
 800496e:	f10b 0301 	add.w	r3, fp, #1
 8004972:	6013      	str	r3, [r2, #0]
 8004974:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004976:	2b00      	cmp	r3, #0
 8004978:	f43f ad61 	beq.w	800443e <_dtoa_r+0x9e>
 800497c:	f8c3 8000 	str.w	r8, [r3]
 8004980:	e55d      	b.n	800443e <_dtoa_r+0x9e>
 8004982:	465f      	mov	r7, fp
 8004984:	4643      	mov	r3, r8
 8004986:	4698      	mov	r8, r3
 8004988:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800498c:	2a39      	cmp	r2, #57	; 0x39
 800498e:	d106      	bne.n	800499e <_dtoa_r+0x5fe>
 8004990:	9a01      	ldr	r2, [sp, #4]
 8004992:	429a      	cmp	r2, r3
 8004994:	d1f7      	bne.n	8004986 <_dtoa_r+0x5e6>
 8004996:	9901      	ldr	r1, [sp, #4]
 8004998:	2230      	movs	r2, #48	; 0x30
 800499a:	3701      	adds	r7, #1
 800499c:	700a      	strb	r2, [r1, #0]
 800499e:	781a      	ldrb	r2, [r3, #0]
 80049a0:	3201      	adds	r2, #1
 80049a2:	701a      	strb	r2, [r3, #0]
 80049a4:	e7ae      	b.n	8004904 <_dtoa_r+0x564>
 80049a6:	ee27 7b04 	vmul.f64	d7, d7, d4
 80049aa:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80049ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80049b2:	d1b2      	bne.n	800491a <_dtoa_r+0x57a>
 80049b4:	e7d3      	b.n	800495e <_dtoa_r+0x5be>
 80049b6:	bf00      	nop
 80049b8:	080062e0 	.word	0x080062e0
 80049bc:	080062b8 	.word	0x080062b8
 80049c0:	9907      	ldr	r1, [sp, #28]
 80049c2:	2900      	cmp	r1, #0
 80049c4:	f000 80d0 	beq.w	8004b68 <_dtoa_r+0x7c8>
 80049c8:	9906      	ldr	r1, [sp, #24]
 80049ca:	2901      	cmp	r1, #1
 80049cc:	f300 80b4 	bgt.w	8004b38 <_dtoa_r+0x798>
 80049d0:	990a      	ldr	r1, [sp, #40]	; 0x28
 80049d2:	2900      	cmp	r1, #0
 80049d4:	f000 80ac 	beq.w	8004b30 <_dtoa_r+0x790>
 80049d8:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80049dc:	f8dd 8010 	ldr.w	r8, [sp, #16]
 80049e0:	461c      	mov	r4, r3
 80049e2:	930a      	str	r3, [sp, #40]	; 0x28
 80049e4:	9b04      	ldr	r3, [sp, #16]
 80049e6:	4413      	add	r3, r2
 80049e8:	9304      	str	r3, [sp, #16]
 80049ea:	9b05      	ldr	r3, [sp, #20]
 80049ec:	2101      	movs	r1, #1
 80049ee:	4413      	add	r3, r2
 80049f0:	4630      	mov	r0, r6
 80049f2:	9305      	str	r3, [sp, #20]
 80049f4:	f000 fb58 	bl	80050a8 <__i2b>
 80049f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80049fa:	4607      	mov	r7, r0
 80049fc:	f1b8 0f00 	cmp.w	r8, #0
 8004a00:	dd0d      	ble.n	8004a1e <_dtoa_r+0x67e>
 8004a02:	9a05      	ldr	r2, [sp, #20]
 8004a04:	2a00      	cmp	r2, #0
 8004a06:	dd0a      	ble.n	8004a1e <_dtoa_r+0x67e>
 8004a08:	4542      	cmp	r2, r8
 8004a0a:	9904      	ldr	r1, [sp, #16]
 8004a0c:	bfa8      	it	ge
 8004a0e:	4642      	movge	r2, r8
 8004a10:	1a89      	subs	r1, r1, r2
 8004a12:	9104      	str	r1, [sp, #16]
 8004a14:	9905      	ldr	r1, [sp, #20]
 8004a16:	eba8 0802 	sub.w	r8, r8, r2
 8004a1a:	1a8a      	subs	r2, r1, r2
 8004a1c:	9205      	str	r2, [sp, #20]
 8004a1e:	b303      	cbz	r3, 8004a62 <_dtoa_r+0x6c2>
 8004a20:	9a07      	ldr	r2, [sp, #28]
 8004a22:	2a00      	cmp	r2, #0
 8004a24:	f000 80a5 	beq.w	8004b72 <_dtoa_r+0x7d2>
 8004a28:	2c00      	cmp	r4, #0
 8004a2a:	dd13      	ble.n	8004a54 <_dtoa_r+0x6b4>
 8004a2c:	4639      	mov	r1, r7
 8004a2e:	4622      	mov	r2, r4
 8004a30:	4630      	mov	r0, r6
 8004a32:	930d      	str	r3, [sp, #52]	; 0x34
 8004a34:	f000 fbf8 	bl	8005228 <__pow5mult>
 8004a38:	462a      	mov	r2, r5
 8004a3a:	4601      	mov	r1, r0
 8004a3c:	4607      	mov	r7, r0
 8004a3e:	4630      	mov	r0, r6
 8004a40:	f000 fb48 	bl	80050d4 <__multiply>
 8004a44:	4629      	mov	r1, r5
 8004a46:	900a      	str	r0, [sp, #40]	; 0x28
 8004a48:	4630      	mov	r0, r6
 8004a4a:	f000 fa75 	bl	8004f38 <_Bfree>
 8004a4e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004a50:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004a52:	4615      	mov	r5, r2
 8004a54:	1b1a      	subs	r2, r3, r4
 8004a56:	d004      	beq.n	8004a62 <_dtoa_r+0x6c2>
 8004a58:	4629      	mov	r1, r5
 8004a5a:	4630      	mov	r0, r6
 8004a5c:	f000 fbe4 	bl	8005228 <__pow5mult>
 8004a60:	4605      	mov	r5, r0
 8004a62:	2101      	movs	r1, #1
 8004a64:	4630      	mov	r0, r6
 8004a66:	f000 fb1f 	bl	80050a8 <__i2b>
 8004a6a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	4604      	mov	r4, r0
 8004a70:	f340 8081 	ble.w	8004b76 <_dtoa_r+0x7d6>
 8004a74:	461a      	mov	r2, r3
 8004a76:	4601      	mov	r1, r0
 8004a78:	4630      	mov	r0, r6
 8004a7a:	f000 fbd5 	bl	8005228 <__pow5mult>
 8004a7e:	9b06      	ldr	r3, [sp, #24]
 8004a80:	2b01      	cmp	r3, #1
 8004a82:	4604      	mov	r4, r0
 8004a84:	dd7a      	ble.n	8004b7c <_dtoa_r+0x7dc>
 8004a86:	2300      	movs	r3, #0
 8004a88:	930a      	str	r3, [sp, #40]	; 0x28
 8004a8a:	6922      	ldr	r2, [r4, #16]
 8004a8c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8004a90:	6910      	ldr	r0, [r2, #16]
 8004a92:	f000 fab9 	bl	8005008 <__hi0bits>
 8004a96:	f1c0 0020 	rsb	r0, r0, #32
 8004a9a:	9b05      	ldr	r3, [sp, #20]
 8004a9c:	4418      	add	r0, r3
 8004a9e:	f010 001f 	ands.w	r0, r0, #31
 8004aa2:	f000 808c 	beq.w	8004bbe <_dtoa_r+0x81e>
 8004aa6:	f1c0 0220 	rsb	r2, r0, #32
 8004aaa:	2a04      	cmp	r2, #4
 8004aac:	f340 8085 	ble.w	8004bba <_dtoa_r+0x81a>
 8004ab0:	f1c0 001c 	rsb	r0, r0, #28
 8004ab4:	9b04      	ldr	r3, [sp, #16]
 8004ab6:	4403      	add	r3, r0
 8004ab8:	9304      	str	r3, [sp, #16]
 8004aba:	9b05      	ldr	r3, [sp, #20]
 8004abc:	4403      	add	r3, r0
 8004abe:	4480      	add	r8, r0
 8004ac0:	9305      	str	r3, [sp, #20]
 8004ac2:	9b04      	ldr	r3, [sp, #16]
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	dd05      	ble.n	8004ad4 <_dtoa_r+0x734>
 8004ac8:	4629      	mov	r1, r5
 8004aca:	461a      	mov	r2, r3
 8004acc:	4630      	mov	r0, r6
 8004ace:	f000 fc05 	bl	80052dc <__lshift>
 8004ad2:	4605      	mov	r5, r0
 8004ad4:	9b05      	ldr	r3, [sp, #20]
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	dd05      	ble.n	8004ae6 <_dtoa_r+0x746>
 8004ada:	4621      	mov	r1, r4
 8004adc:	461a      	mov	r2, r3
 8004ade:	4630      	mov	r0, r6
 8004ae0:	f000 fbfc 	bl	80052dc <__lshift>
 8004ae4:	4604      	mov	r4, r0
 8004ae6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d06a      	beq.n	8004bc2 <_dtoa_r+0x822>
 8004aec:	4621      	mov	r1, r4
 8004aee:	4628      	mov	r0, r5
 8004af0:	f000 fc64 	bl	80053bc <__mcmp>
 8004af4:	2800      	cmp	r0, #0
 8004af6:	da64      	bge.n	8004bc2 <_dtoa_r+0x822>
 8004af8:	2300      	movs	r3, #0
 8004afa:	4629      	mov	r1, r5
 8004afc:	220a      	movs	r2, #10
 8004afe:	4630      	mov	r0, r6
 8004b00:	f000 fa3c 	bl	8004f7c <__multadd>
 8004b04:	9b07      	ldr	r3, [sp, #28]
 8004b06:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004b0a:	4605      	mov	r5, r0
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	f000 8191 	beq.w	8004e34 <_dtoa_r+0xa94>
 8004b12:	4639      	mov	r1, r7
 8004b14:	2300      	movs	r3, #0
 8004b16:	220a      	movs	r2, #10
 8004b18:	4630      	mov	r0, r6
 8004b1a:	f000 fa2f 	bl	8004f7c <__multadd>
 8004b1e:	f1ba 0f00 	cmp.w	sl, #0
 8004b22:	4607      	mov	r7, r0
 8004b24:	f300 808d 	bgt.w	8004c42 <_dtoa_r+0x8a2>
 8004b28:	9b06      	ldr	r3, [sp, #24]
 8004b2a:	2b02      	cmp	r3, #2
 8004b2c:	dc50      	bgt.n	8004bd0 <_dtoa_r+0x830>
 8004b2e:	e088      	b.n	8004c42 <_dtoa_r+0x8a2>
 8004b30:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004b32:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8004b36:	e751      	b.n	80049dc <_dtoa_r+0x63c>
 8004b38:	f109 34ff 	add.w	r4, r9, #4294967295
 8004b3c:	42a3      	cmp	r3, r4
 8004b3e:	bfbf      	itttt	lt
 8004b40:	9a09      	ldrlt	r2, [sp, #36]	; 0x24
 8004b42:	1ae3      	sublt	r3, r4, r3
 8004b44:	18d2      	addlt	r2, r2, r3
 8004b46:	9209      	strlt	r2, [sp, #36]	; 0x24
 8004b48:	bfb6      	itet	lt
 8004b4a:	4623      	movlt	r3, r4
 8004b4c:	1b1c      	subge	r4, r3, r4
 8004b4e:	2400      	movlt	r4, #0
 8004b50:	f1b9 0f00 	cmp.w	r9, #0
 8004b54:	bfb5      	itete	lt
 8004b56:	9a04      	ldrlt	r2, [sp, #16]
 8004b58:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 8004b5c:	eba2 0809 	sublt.w	r8, r2, r9
 8004b60:	464a      	movge	r2, r9
 8004b62:	bfb8      	it	lt
 8004b64:	2200      	movlt	r2, #0
 8004b66:	e73c      	b.n	80049e2 <_dtoa_r+0x642>
 8004b68:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8004b6c:	9f07      	ldr	r7, [sp, #28]
 8004b6e:	461c      	mov	r4, r3
 8004b70:	e744      	b.n	80049fc <_dtoa_r+0x65c>
 8004b72:	461a      	mov	r2, r3
 8004b74:	e770      	b.n	8004a58 <_dtoa_r+0x6b8>
 8004b76:	9b06      	ldr	r3, [sp, #24]
 8004b78:	2b01      	cmp	r3, #1
 8004b7a:	dc18      	bgt.n	8004bae <_dtoa_r+0x80e>
 8004b7c:	9b02      	ldr	r3, [sp, #8]
 8004b7e:	b9b3      	cbnz	r3, 8004bae <_dtoa_r+0x80e>
 8004b80:	9b03      	ldr	r3, [sp, #12]
 8004b82:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8004b86:	b9a2      	cbnz	r2, 8004bb2 <_dtoa_r+0x812>
 8004b88:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004b8c:	0d12      	lsrs	r2, r2, #20
 8004b8e:	0512      	lsls	r2, r2, #20
 8004b90:	b18a      	cbz	r2, 8004bb6 <_dtoa_r+0x816>
 8004b92:	9b04      	ldr	r3, [sp, #16]
 8004b94:	3301      	adds	r3, #1
 8004b96:	9304      	str	r3, [sp, #16]
 8004b98:	9b05      	ldr	r3, [sp, #20]
 8004b9a:	3301      	adds	r3, #1
 8004b9c:	9305      	str	r3, [sp, #20]
 8004b9e:	2301      	movs	r3, #1
 8004ba0:	930a      	str	r3, [sp, #40]	; 0x28
 8004ba2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	f47f af70 	bne.w	8004a8a <_dtoa_r+0x6ea>
 8004baa:	2001      	movs	r0, #1
 8004bac:	e775      	b.n	8004a9a <_dtoa_r+0x6fa>
 8004bae:	2300      	movs	r3, #0
 8004bb0:	e7f6      	b.n	8004ba0 <_dtoa_r+0x800>
 8004bb2:	9b02      	ldr	r3, [sp, #8]
 8004bb4:	e7f4      	b.n	8004ba0 <_dtoa_r+0x800>
 8004bb6:	920a      	str	r2, [sp, #40]	; 0x28
 8004bb8:	e7f3      	b.n	8004ba2 <_dtoa_r+0x802>
 8004bba:	d082      	beq.n	8004ac2 <_dtoa_r+0x722>
 8004bbc:	4610      	mov	r0, r2
 8004bbe:	301c      	adds	r0, #28
 8004bc0:	e778      	b.n	8004ab4 <_dtoa_r+0x714>
 8004bc2:	f1b9 0f00 	cmp.w	r9, #0
 8004bc6:	dc37      	bgt.n	8004c38 <_dtoa_r+0x898>
 8004bc8:	9b06      	ldr	r3, [sp, #24]
 8004bca:	2b02      	cmp	r3, #2
 8004bcc:	dd34      	ble.n	8004c38 <_dtoa_r+0x898>
 8004bce:	46ca      	mov	sl, r9
 8004bd0:	f1ba 0f00 	cmp.w	sl, #0
 8004bd4:	d10d      	bne.n	8004bf2 <_dtoa_r+0x852>
 8004bd6:	4621      	mov	r1, r4
 8004bd8:	4653      	mov	r3, sl
 8004bda:	2205      	movs	r2, #5
 8004bdc:	4630      	mov	r0, r6
 8004bde:	f000 f9cd 	bl	8004f7c <__multadd>
 8004be2:	4601      	mov	r1, r0
 8004be4:	4604      	mov	r4, r0
 8004be6:	4628      	mov	r0, r5
 8004be8:	f000 fbe8 	bl	80053bc <__mcmp>
 8004bec:	2800      	cmp	r0, #0
 8004bee:	f73f adeb 	bgt.w	80047c8 <_dtoa_r+0x428>
 8004bf2:	9b08      	ldr	r3, [sp, #32]
 8004bf4:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8004bf8:	ea6f 0b03 	mvn.w	fp, r3
 8004bfc:	f04f 0900 	mov.w	r9, #0
 8004c00:	4621      	mov	r1, r4
 8004c02:	4630      	mov	r0, r6
 8004c04:	f000 f998 	bl	8004f38 <_Bfree>
 8004c08:	2f00      	cmp	r7, #0
 8004c0a:	f43f aea8 	beq.w	800495e <_dtoa_r+0x5be>
 8004c0e:	f1b9 0f00 	cmp.w	r9, #0
 8004c12:	d005      	beq.n	8004c20 <_dtoa_r+0x880>
 8004c14:	45b9      	cmp	r9, r7
 8004c16:	d003      	beq.n	8004c20 <_dtoa_r+0x880>
 8004c18:	4649      	mov	r1, r9
 8004c1a:	4630      	mov	r0, r6
 8004c1c:	f000 f98c 	bl	8004f38 <_Bfree>
 8004c20:	4639      	mov	r1, r7
 8004c22:	4630      	mov	r0, r6
 8004c24:	f000 f988 	bl	8004f38 <_Bfree>
 8004c28:	e699      	b.n	800495e <_dtoa_r+0x5be>
 8004c2a:	2400      	movs	r4, #0
 8004c2c:	4627      	mov	r7, r4
 8004c2e:	e7e0      	b.n	8004bf2 <_dtoa_r+0x852>
 8004c30:	46bb      	mov	fp, r7
 8004c32:	4604      	mov	r4, r0
 8004c34:	4607      	mov	r7, r0
 8004c36:	e5c7      	b.n	80047c8 <_dtoa_r+0x428>
 8004c38:	9b07      	ldr	r3, [sp, #28]
 8004c3a:	46ca      	mov	sl, r9
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	f000 8100 	beq.w	8004e42 <_dtoa_r+0xaa2>
 8004c42:	f1b8 0f00 	cmp.w	r8, #0
 8004c46:	dd05      	ble.n	8004c54 <_dtoa_r+0x8b4>
 8004c48:	4639      	mov	r1, r7
 8004c4a:	4642      	mov	r2, r8
 8004c4c:	4630      	mov	r0, r6
 8004c4e:	f000 fb45 	bl	80052dc <__lshift>
 8004c52:	4607      	mov	r7, r0
 8004c54:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d05d      	beq.n	8004d16 <_dtoa_r+0x976>
 8004c5a:	6879      	ldr	r1, [r7, #4]
 8004c5c:	4630      	mov	r0, r6
 8004c5e:	f000 f92b 	bl	8004eb8 <_Balloc>
 8004c62:	4680      	mov	r8, r0
 8004c64:	b928      	cbnz	r0, 8004c72 <_dtoa_r+0x8d2>
 8004c66:	4b82      	ldr	r3, [pc, #520]	; (8004e70 <_dtoa_r+0xad0>)
 8004c68:	4602      	mov	r2, r0
 8004c6a:	f240 21ea 	movw	r1, #746	; 0x2ea
 8004c6e:	f7ff bbaf 	b.w	80043d0 <_dtoa_r+0x30>
 8004c72:	693a      	ldr	r2, [r7, #16]
 8004c74:	3202      	adds	r2, #2
 8004c76:	0092      	lsls	r2, r2, #2
 8004c78:	f107 010c 	add.w	r1, r7, #12
 8004c7c:	300c      	adds	r0, #12
 8004c7e:	f000 f901 	bl	8004e84 <memcpy>
 8004c82:	2201      	movs	r2, #1
 8004c84:	4641      	mov	r1, r8
 8004c86:	4630      	mov	r0, r6
 8004c88:	f000 fb28 	bl	80052dc <__lshift>
 8004c8c:	9b01      	ldr	r3, [sp, #4]
 8004c8e:	3301      	adds	r3, #1
 8004c90:	9304      	str	r3, [sp, #16]
 8004c92:	9b01      	ldr	r3, [sp, #4]
 8004c94:	4453      	add	r3, sl
 8004c96:	9308      	str	r3, [sp, #32]
 8004c98:	9b02      	ldr	r3, [sp, #8]
 8004c9a:	f003 0301 	and.w	r3, r3, #1
 8004c9e:	46b9      	mov	r9, r7
 8004ca0:	9307      	str	r3, [sp, #28]
 8004ca2:	4607      	mov	r7, r0
 8004ca4:	9b04      	ldr	r3, [sp, #16]
 8004ca6:	4621      	mov	r1, r4
 8004ca8:	3b01      	subs	r3, #1
 8004caa:	4628      	mov	r0, r5
 8004cac:	9302      	str	r3, [sp, #8]
 8004cae:	f7ff fae9 	bl	8004284 <quorem>
 8004cb2:	4603      	mov	r3, r0
 8004cb4:	3330      	adds	r3, #48	; 0x30
 8004cb6:	9005      	str	r0, [sp, #20]
 8004cb8:	4649      	mov	r1, r9
 8004cba:	4628      	mov	r0, r5
 8004cbc:	9309      	str	r3, [sp, #36]	; 0x24
 8004cbe:	f000 fb7d 	bl	80053bc <__mcmp>
 8004cc2:	463a      	mov	r2, r7
 8004cc4:	4682      	mov	sl, r0
 8004cc6:	4621      	mov	r1, r4
 8004cc8:	4630      	mov	r0, r6
 8004cca:	f000 fb93 	bl	80053f4 <__mdiff>
 8004cce:	68c2      	ldr	r2, [r0, #12]
 8004cd0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004cd2:	4680      	mov	r8, r0
 8004cd4:	bb0a      	cbnz	r2, 8004d1a <_dtoa_r+0x97a>
 8004cd6:	4601      	mov	r1, r0
 8004cd8:	4628      	mov	r0, r5
 8004cda:	f000 fb6f 	bl	80053bc <__mcmp>
 8004cde:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004ce0:	4602      	mov	r2, r0
 8004ce2:	4641      	mov	r1, r8
 8004ce4:	4630      	mov	r0, r6
 8004ce6:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 8004cea:	f000 f925 	bl	8004f38 <_Bfree>
 8004cee:	9b06      	ldr	r3, [sp, #24]
 8004cf0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004cf2:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8004cf6:	ea43 0102 	orr.w	r1, r3, r2
 8004cfa:	9b07      	ldr	r3, [sp, #28]
 8004cfc:	430b      	orrs	r3, r1
 8004cfe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004d00:	d10d      	bne.n	8004d1e <_dtoa_r+0x97e>
 8004d02:	2b39      	cmp	r3, #57	; 0x39
 8004d04:	d029      	beq.n	8004d5a <_dtoa_r+0x9ba>
 8004d06:	f1ba 0f00 	cmp.w	sl, #0
 8004d0a:	dd01      	ble.n	8004d10 <_dtoa_r+0x970>
 8004d0c:	9b05      	ldr	r3, [sp, #20]
 8004d0e:	3331      	adds	r3, #49	; 0x31
 8004d10:	9a02      	ldr	r2, [sp, #8]
 8004d12:	7013      	strb	r3, [r2, #0]
 8004d14:	e774      	b.n	8004c00 <_dtoa_r+0x860>
 8004d16:	4638      	mov	r0, r7
 8004d18:	e7b8      	b.n	8004c8c <_dtoa_r+0x8ec>
 8004d1a:	2201      	movs	r2, #1
 8004d1c:	e7e1      	b.n	8004ce2 <_dtoa_r+0x942>
 8004d1e:	f1ba 0f00 	cmp.w	sl, #0
 8004d22:	db06      	blt.n	8004d32 <_dtoa_r+0x992>
 8004d24:	9906      	ldr	r1, [sp, #24]
 8004d26:	ea41 0a0a 	orr.w	sl, r1, sl
 8004d2a:	9907      	ldr	r1, [sp, #28]
 8004d2c:	ea5a 0101 	orrs.w	r1, sl, r1
 8004d30:	d120      	bne.n	8004d74 <_dtoa_r+0x9d4>
 8004d32:	2a00      	cmp	r2, #0
 8004d34:	ddec      	ble.n	8004d10 <_dtoa_r+0x970>
 8004d36:	4629      	mov	r1, r5
 8004d38:	2201      	movs	r2, #1
 8004d3a:	4630      	mov	r0, r6
 8004d3c:	9304      	str	r3, [sp, #16]
 8004d3e:	f000 facd 	bl	80052dc <__lshift>
 8004d42:	4621      	mov	r1, r4
 8004d44:	4605      	mov	r5, r0
 8004d46:	f000 fb39 	bl	80053bc <__mcmp>
 8004d4a:	2800      	cmp	r0, #0
 8004d4c:	9b04      	ldr	r3, [sp, #16]
 8004d4e:	dc02      	bgt.n	8004d56 <_dtoa_r+0x9b6>
 8004d50:	d1de      	bne.n	8004d10 <_dtoa_r+0x970>
 8004d52:	07da      	lsls	r2, r3, #31
 8004d54:	d5dc      	bpl.n	8004d10 <_dtoa_r+0x970>
 8004d56:	2b39      	cmp	r3, #57	; 0x39
 8004d58:	d1d8      	bne.n	8004d0c <_dtoa_r+0x96c>
 8004d5a:	9a02      	ldr	r2, [sp, #8]
 8004d5c:	2339      	movs	r3, #57	; 0x39
 8004d5e:	7013      	strb	r3, [r2, #0]
 8004d60:	4643      	mov	r3, r8
 8004d62:	4698      	mov	r8, r3
 8004d64:	3b01      	subs	r3, #1
 8004d66:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 8004d6a:	2a39      	cmp	r2, #57	; 0x39
 8004d6c:	d051      	beq.n	8004e12 <_dtoa_r+0xa72>
 8004d6e:	3201      	adds	r2, #1
 8004d70:	701a      	strb	r2, [r3, #0]
 8004d72:	e745      	b.n	8004c00 <_dtoa_r+0x860>
 8004d74:	2a00      	cmp	r2, #0
 8004d76:	dd03      	ble.n	8004d80 <_dtoa_r+0x9e0>
 8004d78:	2b39      	cmp	r3, #57	; 0x39
 8004d7a:	d0ee      	beq.n	8004d5a <_dtoa_r+0x9ba>
 8004d7c:	3301      	adds	r3, #1
 8004d7e:	e7c7      	b.n	8004d10 <_dtoa_r+0x970>
 8004d80:	9a04      	ldr	r2, [sp, #16]
 8004d82:	9908      	ldr	r1, [sp, #32]
 8004d84:	f802 3c01 	strb.w	r3, [r2, #-1]
 8004d88:	428a      	cmp	r2, r1
 8004d8a:	d02b      	beq.n	8004de4 <_dtoa_r+0xa44>
 8004d8c:	4629      	mov	r1, r5
 8004d8e:	2300      	movs	r3, #0
 8004d90:	220a      	movs	r2, #10
 8004d92:	4630      	mov	r0, r6
 8004d94:	f000 f8f2 	bl	8004f7c <__multadd>
 8004d98:	45b9      	cmp	r9, r7
 8004d9a:	4605      	mov	r5, r0
 8004d9c:	f04f 0300 	mov.w	r3, #0
 8004da0:	f04f 020a 	mov.w	r2, #10
 8004da4:	4649      	mov	r1, r9
 8004da6:	4630      	mov	r0, r6
 8004da8:	d107      	bne.n	8004dba <_dtoa_r+0xa1a>
 8004daa:	f000 f8e7 	bl	8004f7c <__multadd>
 8004dae:	4681      	mov	r9, r0
 8004db0:	4607      	mov	r7, r0
 8004db2:	9b04      	ldr	r3, [sp, #16]
 8004db4:	3301      	adds	r3, #1
 8004db6:	9304      	str	r3, [sp, #16]
 8004db8:	e774      	b.n	8004ca4 <_dtoa_r+0x904>
 8004dba:	f000 f8df 	bl	8004f7c <__multadd>
 8004dbe:	4639      	mov	r1, r7
 8004dc0:	4681      	mov	r9, r0
 8004dc2:	2300      	movs	r3, #0
 8004dc4:	220a      	movs	r2, #10
 8004dc6:	4630      	mov	r0, r6
 8004dc8:	f000 f8d8 	bl	8004f7c <__multadd>
 8004dcc:	4607      	mov	r7, r0
 8004dce:	e7f0      	b.n	8004db2 <_dtoa_r+0xa12>
 8004dd0:	f1ba 0f00 	cmp.w	sl, #0
 8004dd4:	9a01      	ldr	r2, [sp, #4]
 8004dd6:	bfcc      	ite	gt
 8004dd8:	46d0      	movgt	r8, sl
 8004dda:	f04f 0801 	movle.w	r8, #1
 8004dde:	4490      	add	r8, r2
 8004de0:	f04f 0900 	mov.w	r9, #0
 8004de4:	4629      	mov	r1, r5
 8004de6:	2201      	movs	r2, #1
 8004de8:	4630      	mov	r0, r6
 8004dea:	9302      	str	r3, [sp, #8]
 8004dec:	f000 fa76 	bl	80052dc <__lshift>
 8004df0:	4621      	mov	r1, r4
 8004df2:	4605      	mov	r5, r0
 8004df4:	f000 fae2 	bl	80053bc <__mcmp>
 8004df8:	2800      	cmp	r0, #0
 8004dfa:	dcb1      	bgt.n	8004d60 <_dtoa_r+0x9c0>
 8004dfc:	d102      	bne.n	8004e04 <_dtoa_r+0xa64>
 8004dfe:	9b02      	ldr	r3, [sp, #8]
 8004e00:	07db      	lsls	r3, r3, #31
 8004e02:	d4ad      	bmi.n	8004d60 <_dtoa_r+0x9c0>
 8004e04:	4643      	mov	r3, r8
 8004e06:	4698      	mov	r8, r3
 8004e08:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004e0c:	2a30      	cmp	r2, #48	; 0x30
 8004e0e:	d0fa      	beq.n	8004e06 <_dtoa_r+0xa66>
 8004e10:	e6f6      	b.n	8004c00 <_dtoa_r+0x860>
 8004e12:	9a01      	ldr	r2, [sp, #4]
 8004e14:	429a      	cmp	r2, r3
 8004e16:	d1a4      	bne.n	8004d62 <_dtoa_r+0x9c2>
 8004e18:	f10b 0b01 	add.w	fp, fp, #1
 8004e1c:	2331      	movs	r3, #49	; 0x31
 8004e1e:	e778      	b.n	8004d12 <_dtoa_r+0x972>
 8004e20:	4b14      	ldr	r3, [pc, #80]	; (8004e74 <_dtoa_r+0xad4>)
 8004e22:	f7ff bb27 	b.w	8004474 <_dtoa_r+0xd4>
 8004e26:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	f47f ab03 	bne.w	8004434 <_dtoa_r+0x94>
 8004e2e:	4b12      	ldr	r3, [pc, #72]	; (8004e78 <_dtoa_r+0xad8>)
 8004e30:	f7ff bb20 	b.w	8004474 <_dtoa_r+0xd4>
 8004e34:	f1ba 0f00 	cmp.w	sl, #0
 8004e38:	dc03      	bgt.n	8004e42 <_dtoa_r+0xaa2>
 8004e3a:	9b06      	ldr	r3, [sp, #24]
 8004e3c:	2b02      	cmp	r3, #2
 8004e3e:	f73f aec7 	bgt.w	8004bd0 <_dtoa_r+0x830>
 8004e42:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8004e46:	4621      	mov	r1, r4
 8004e48:	4628      	mov	r0, r5
 8004e4a:	f7ff fa1b 	bl	8004284 <quorem>
 8004e4e:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8004e52:	f808 3b01 	strb.w	r3, [r8], #1
 8004e56:	9a01      	ldr	r2, [sp, #4]
 8004e58:	eba8 0202 	sub.w	r2, r8, r2
 8004e5c:	4592      	cmp	sl, r2
 8004e5e:	ddb7      	ble.n	8004dd0 <_dtoa_r+0xa30>
 8004e60:	4629      	mov	r1, r5
 8004e62:	2300      	movs	r3, #0
 8004e64:	220a      	movs	r2, #10
 8004e66:	4630      	mov	r0, r6
 8004e68:	f000 f888 	bl	8004f7c <__multadd>
 8004e6c:	4605      	mov	r5, r0
 8004e6e:	e7ea      	b.n	8004e46 <_dtoa_r+0xaa6>
 8004e70:	08006247 	.word	0x08006247
 8004e74:	080061a4 	.word	0x080061a4
 8004e78:	080061c8 	.word	0x080061c8

08004e7c <_localeconv_r>:
 8004e7c:	4800      	ldr	r0, [pc, #0]	; (8004e80 <_localeconv_r+0x4>)
 8004e7e:	4770      	bx	lr
 8004e80:	20000160 	.word	0x20000160

08004e84 <memcpy>:
 8004e84:	440a      	add	r2, r1
 8004e86:	4291      	cmp	r1, r2
 8004e88:	f100 33ff 	add.w	r3, r0, #4294967295
 8004e8c:	d100      	bne.n	8004e90 <memcpy+0xc>
 8004e8e:	4770      	bx	lr
 8004e90:	b510      	push	{r4, lr}
 8004e92:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004e96:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004e9a:	4291      	cmp	r1, r2
 8004e9c:	d1f9      	bne.n	8004e92 <memcpy+0xe>
 8004e9e:	bd10      	pop	{r4, pc}

08004ea0 <__malloc_lock>:
 8004ea0:	4801      	ldr	r0, [pc, #4]	; (8004ea8 <__malloc_lock+0x8>)
 8004ea2:	f000 bbbe 	b.w	8005622 <__retarget_lock_acquire_recursive>
 8004ea6:	bf00      	nop
 8004ea8:	200006b8 	.word	0x200006b8

08004eac <__malloc_unlock>:
 8004eac:	4801      	ldr	r0, [pc, #4]	; (8004eb4 <__malloc_unlock+0x8>)
 8004eae:	f000 bbb9 	b.w	8005624 <__retarget_lock_release_recursive>
 8004eb2:	bf00      	nop
 8004eb4:	200006b8 	.word	0x200006b8

08004eb8 <_Balloc>:
 8004eb8:	b570      	push	{r4, r5, r6, lr}
 8004eba:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8004ebc:	4604      	mov	r4, r0
 8004ebe:	460d      	mov	r5, r1
 8004ec0:	b976      	cbnz	r6, 8004ee0 <_Balloc+0x28>
 8004ec2:	2010      	movs	r0, #16
 8004ec4:	f7fe fc7c 	bl	80037c0 <malloc>
 8004ec8:	4602      	mov	r2, r0
 8004eca:	6260      	str	r0, [r4, #36]	; 0x24
 8004ecc:	b920      	cbnz	r0, 8004ed8 <_Balloc+0x20>
 8004ece:	4b18      	ldr	r3, [pc, #96]	; (8004f30 <_Balloc+0x78>)
 8004ed0:	4818      	ldr	r0, [pc, #96]	; (8004f34 <_Balloc+0x7c>)
 8004ed2:	2166      	movs	r1, #102	; 0x66
 8004ed4:	f000 fb74 	bl	80055c0 <__assert_func>
 8004ed8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004edc:	6006      	str	r6, [r0, #0]
 8004ede:	60c6      	str	r6, [r0, #12]
 8004ee0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8004ee2:	68f3      	ldr	r3, [r6, #12]
 8004ee4:	b183      	cbz	r3, 8004f08 <_Balloc+0x50>
 8004ee6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004ee8:	68db      	ldr	r3, [r3, #12]
 8004eea:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8004eee:	b9b8      	cbnz	r0, 8004f20 <_Balloc+0x68>
 8004ef0:	2101      	movs	r1, #1
 8004ef2:	fa01 f605 	lsl.w	r6, r1, r5
 8004ef6:	1d72      	adds	r2, r6, #5
 8004ef8:	0092      	lsls	r2, r2, #2
 8004efa:	4620      	mov	r0, r4
 8004efc:	f7fe fc78 	bl	80037f0 <_calloc_r>
 8004f00:	b160      	cbz	r0, 8004f1c <_Balloc+0x64>
 8004f02:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8004f06:	e00e      	b.n	8004f26 <_Balloc+0x6e>
 8004f08:	2221      	movs	r2, #33	; 0x21
 8004f0a:	2104      	movs	r1, #4
 8004f0c:	4620      	mov	r0, r4
 8004f0e:	f7fe fc6f 	bl	80037f0 <_calloc_r>
 8004f12:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004f14:	60f0      	str	r0, [r6, #12]
 8004f16:	68db      	ldr	r3, [r3, #12]
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d1e4      	bne.n	8004ee6 <_Balloc+0x2e>
 8004f1c:	2000      	movs	r0, #0
 8004f1e:	bd70      	pop	{r4, r5, r6, pc}
 8004f20:	6802      	ldr	r2, [r0, #0]
 8004f22:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8004f26:	2300      	movs	r3, #0
 8004f28:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8004f2c:	e7f7      	b.n	8004f1e <_Balloc+0x66>
 8004f2e:	bf00      	nop
 8004f30:	080061d5 	.word	0x080061d5
 8004f34:	08006258 	.word	0x08006258

08004f38 <_Bfree>:
 8004f38:	b570      	push	{r4, r5, r6, lr}
 8004f3a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8004f3c:	4605      	mov	r5, r0
 8004f3e:	460c      	mov	r4, r1
 8004f40:	b976      	cbnz	r6, 8004f60 <_Bfree+0x28>
 8004f42:	2010      	movs	r0, #16
 8004f44:	f7fe fc3c 	bl	80037c0 <malloc>
 8004f48:	4602      	mov	r2, r0
 8004f4a:	6268      	str	r0, [r5, #36]	; 0x24
 8004f4c:	b920      	cbnz	r0, 8004f58 <_Bfree+0x20>
 8004f4e:	4b09      	ldr	r3, [pc, #36]	; (8004f74 <_Bfree+0x3c>)
 8004f50:	4809      	ldr	r0, [pc, #36]	; (8004f78 <_Bfree+0x40>)
 8004f52:	218a      	movs	r1, #138	; 0x8a
 8004f54:	f000 fb34 	bl	80055c0 <__assert_func>
 8004f58:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004f5c:	6006      	str	r6, [r0, #0]
 8004f5e:	60c6      	str	r6, [r0, #12]
 8004f60:	b13c      	cbz	r4, 8004f72 <_Bfree+0x3a>
 8004f62:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004f64:	6862      	ldr	r2, [r4, #4]
 8004f66:	68db      	ldr	r3, [r3, #12]
 8004f68:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004f6c:	6021      	str	r1, [r4, #0]
 8004f6e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8004f72:	bd70      	pop	{r4, r5, r6, pc}
 8004f74:	080061d5 	.word	0x080061d5
 8004f78:	08006258 	.word	0x08006258

08004f7c <__multadd>:
 8004f7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004f80:	690d      	ldr	r5, [r1, #16]
 8004f82:	4607      	mov	r7, r0
 8004f84:	460c      	mov	r4, r1
 8004f86:	461e      	mov	r6, r3
 8004f88:	f101 0c14 	add.w	ip, r1, #20
 8004f8c:	2000      	movs	r0, #0
 8004f8e:	f8dc 3000 	ldr.w	r3, [ip]
 8004f92:	b299      	uxth	r1, r3
 8004f94:	fb02 6101 	mla	r1, r2, r1, r6
 8004f98:	0c1e      	lsrs	r6, r3, #16
 8004f9a:	0c0b      	lsrs	r3, r1, #16
 8004f9c:	fb02 3306 	mla	r3, r2, r6, r3
 8004fa0:	b289      	uxth	r1, r1
 8004fa2:	3001      	adds	r0, #1
 8004fa4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8004fa8:	4285      	cmp	r5, r0
 8004faa:	f84c 1b04 	str.w	r1, [ip], #4
 8004fae:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8004fb2:	dcec      	bgt.n	8004f8e <__multadd+0x12>
 8004fb4:	b30e      	cbz	r6, 8004ffa <__multadd+0x7e>
 8004fb6:	68a3      	ldr	r3, [r4, #8]
 8004fb8:	42ab      	cmp	r3, r5
 8004fba:	dc19      	bgt.n	8004ff0 <__multadd+0x74>
 8004fbc:	6861      	ldr	r1, [r4, #4]
 8004fbe:	4638      	mov	r0, r7
 8004fc0:	3101      	adds	r1, #1
 8004fc2:	f7ff ff79 	bl	8004eb8 <_Balloc>
 8004fc6:	4680      	mov	r8, r0
 8004fc8:	b928      	cbnz	r0, 8004fd6 <__multadd+0x5a>
 8004fca:	4602      	mov	r2, r0
 8004fcc:	4b0c      	ldr	r3, [pc, #48]	; (8005000 <__multadd+0x84>)
 8004fce:	480d      	ldr	r0, [pc, #52]	; (8005004 <__multadd+0x88>)
 8004fd0:	21b5      	movs	r1, #181	; 0xb5
 8004fd2:	f000 faf5 	bl	80055c0 <__assert_func>
 8004fd6:	6922      	ldr	r2, [r4, #16]
 8004fd8:	3202      	adds	r2, #2
 8004fda:	f104 010c 	add.w	r1, r4, #12
 8004fde:	0092      	lsls	r2, r2, #2
 8004fe0:	300c      	adds	r0, #12
 8004fe2:	f7ff ff4f 	bl	8004e84 <memcpy>
 8004fe6:	4621      	mov	r1, r4
 8004fe8:	4638      	mov	r0, r7
 8004fea:	f7ff ffa5 	bl	8004f38 <_Bfree>
 8004fee:	4644      	mov	r4, r8
 8004ff0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8004ff4:	3501      	adds	r5, #1
 8004ff6:	615e      	str	r6, [r3, #20]
 8004ff8:	6125      	str	r5, [r4, #16]
 8004ffa:	4620      	mov	r0, r4
 8004ffc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005000:	08006247 	.word	0x08006247
 8005004:	08006258 	.word	0x08006258

08005008 <__hi0bits>:
 8005008:	0c03      	lsrs	r3, r0, #16
 800500a:	041b      	lsls	r3, r3, #16
 800500c:	b9d3      	cbnz	r3, 8005044 <__hi0bits+0x3c>
 800500e:	0400      	lsls	r0, r0, #16
 8005010:	2310      	movs	r3, #16
 8005012:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8005016:	bf04      	itt	eq
 8005018:	0200      	lsleq	r0, r0, #8
 800501a:	3308      	addeq	r3, #8
 800501c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8005020:	bf04      	itt	eq
 8005022:	0100      	lsleq	r0, r0, #4
 8005024:	3304      	addeq	r3, #4
 8005026:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800502a:	bf04      	itt	eq
 800502c:	0080      	lsleq	r0, r0, #2
 800502e:	3302      	addeq	r3, #2
 8005030:	2800      	cmp	r0, #0
 8005032:	db05      	blt.n	8005040 <__hi0bits+0x38>
 8005034:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8005038:	f103 0301 	add.w	r3, r3, #1
 800503c:	bf08      	it	eq
 800503e:	2320      	moveq	r3, #32
 8005040:	4618      	mov	r0, r3
 8005042:	4770      	bx	lr
 8005044:	2300      	movs	r3, #0
 8005046:	e7e4      	b.n	8005012 <__hi0bits+0xa>

08005048 <__lo0bits>:
 8005048:	6803      	ldr	r3, [r0, #0]
 800504a:	f013 0207 	ands.w	r2, r3, #7
 800504e:	4601      	mov	r1, r0
 8005050:	d00b      	beq.n	800506a <__lo0bits+0x22>
 8005052:	07da      	lsls	r2, r3, #31
 8005054:	d423      	bmi.n	800509e <__lo0bits+0x56>
 8005056:	0798      	lsls	r0, r3, #30
 8005058:	bf49      	itett	mi
 800505a:	085b      	lsrmi	r3, r3, #1
 800505c:	089b      	lsrpl	r3, r3, #2
 800505e:	2001      	movmi	r0, #1
 8005060:	600b      	strmi	r3, [r1, #0]
 8005062:	bf5c      	itt	pl
 8005064:	600b      	strpl	r3, [r1, #0]
 8005066:	2002      	movpl	r0, #2
 8005068:	4770      	bx	lr
 800506a:	b298      	uxth	r0, r3
 800506c:	b9a8      	cbnz	r0, 800509a <__lo0bits+0x52>
 800506e:	0c1b      	lsrs	r3, r3, #16
 8005070:	2010      	movs	r0, #16
 8005072:	b2da      	uxtb	r2, r3
 8005074:	b90a      	cbnz	r2, 800507a <__lo0bits+0x32>
 8005076:	3008      	adds	r0, #8
 8005078:	0a1b      	lsrs	r3, r3, #8
 800507a:	071a      	lsls	r2, r3, #28
 800507c:	bf04      	itt	eq
 800507e:	091b      	lsreq	r3, r3, #4
 8005080:	3004      	addeq	r0, #4
 8005082:	079a      	lsls	r2, r3, #30
 8005084:	bf04      	itt	eq
 8005086:	089b      	lsreq	r3, r3, #2
 8005088:	3002      	addeq	r0, #2
 800508a:	07da      	lsls	r2, r3, #31
 800508c:	d403      	bmi.n	8005096 <__lo0bits+0x4e>
 800508e:	085b      	lsrs	r3, r3, #1
 8005090:	f100 0001 	add.w	r0, r0, #1
 8005094:	d005      	beq.n	80050a2 <__lo0bits+0x5a>
 8005096:	600b      	str	r3, [r1, #0]
 8005098:	4770      	bx	lr
 800509a:	4610      	mov	r0, r2
 800509c:	e7e9      	b.n	8005072 <__lo0bits+0x2a>
 800509e:	2000      	movs	r0, #0
 80050a0:	4770      	bx	lr
 80050a2:	2020      	movs	r0, #32
 80050a4:	4770      	bx	lr
	...

080050a8 <__i2b>:
 80050a8:	b510      	push	{r4, lr}
 80050aa:	460c      	mov	r4, r1
 80050ac:	2101      	movs	r1, #1
 80050ae:	f7ff ff03 	bl	8004eb8 <_Balloc>
 80050b2:	4602      	mov	r2, r0
 80050b4:	b928      	cbnz	r0, 80050c2 <__i2b+0x1a>
 80050b6:	4b05      	ldr	r3, [pc, #20]	; (80050cc <__i2b+0x24>)
 80050b8:	4805      	ldr	r0, [pc, #20]	; (80050d0 <__i2b+0x28>)
 80050ba:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80050be:	f000 fa7f 	bl	80055c0 <__assert_func>
 80050c2:	2301      	movs	r3, #1
 80050c4:	6144      	str	r4, [r0, #20]
 80050c6:	6103      	str	r3, [r0, #16]
 80050c8:	bd10      	pop	{r4, pc}
 80050ca:	bf00      	nop
 80050cc:	08006247 	.word	0x08006247
 80050d0:	08006258 	.word	0x08006258

080050d4 <__multiply>:
 80050d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80050d8:	4691      	mov	r9, r2
 80050da:	690a      	ldr	r2, [r1, #16]
 80050dc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80050e0:	429a      	cmp	r2, r3
 80050e2:	bfb8      	it	lt
 80050e4:	460b      	movlt	r3, r1
 80050e6:	460c      	mov	r4, r1
 80050e8:	bfbc      	itt	lt
 80050ea:	464c      	movlt	r4, r9
 80050ec:	4699      	movlt	r9, r3
 80050ee:	6927      	ldr	r7, [r4, #16]
 80050f0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80050f4:	68a3      	ldr	r3, [r4, #8]
 80050f6:	6861      	ldr	r1, [r4, #4]
 80050f8:	eb07 060a 	add.w	r6, r7, sl
 80050fc:	42b3      	cmp	r3, r6
 80050fe:	b085      	sub	sp, #20
 8005100:	bfb8      	it	lt
 8005102:	3101      	addlt	r1, #1
 8005104:	f7ff fed8 	bl	8004eb8 <_Balloc>
 8005108:	b930      	cbnz	r0, 8005118 <__multiply+0x44>
 800510a:	4602      	mov	r2, r0
 800510c:	4b44      	ldr	r3, [pc, #272]	; (8005220 <__multiply+0x14c>)
 800510e:	4845      	ldr	r0, [pc, #276]	; (8005224 <__multiply+0x150>)
 8005110:	f240 115d 	movw	r1, #349	; 0x15d
 8005114:	f000 fa54 	bl	80055c0 <__assert_func>
 8005118:	f100 0514 	add.w	r5, r0, #20
 800511c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8005120:	462b      	mov	r3, r5
 8005122:	2200      	movs	r2, #0
 8005124:	4543      	cmp	r3, r8
 8005126:	d321      	bcc.n	800516c <__multiply+0x98>
 8005128:	f104 0314 	add.w	r3, r4, #20
 800512c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8005130:	f109 0314 	add.w	r3, r9, #20
 8005134:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8005138:	9202      	str	r2, [sp, #8]
 800513a:	1b3a      	subs	r2, r7, r4
 800513c:	3a15      	subs	r2, #21
 800513e:	f022 0203 	bic.w	r2, r2, #3
 8005142:	3204      	adds	r2, #4
 8005144:	f104 0115 	add.w	r1, r4, #21
 8005148:	428f      	cmp	r7, r1
 800514a:	bf38      	it	cc
 800514c:	2204      	movcc	r2, #4
 800514e:	9201      	str	r2, [sp, #4]
 8005150:	9a02      	ldr	r2, [sp, #8]
 8005152:	9303      	str	r3, [sp, #12]
 8005154:	429a      	cmp	r2, r3
 8005156:	d80c      	bhi.n	8005172 <__multiply+0x9e>
 8005158:	2e00      	cmp	r6, #0
 800515a:	dd03      	ble.n	8005164 <__multiply+0x90>
 800515c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005160:	2b00      	cmp	r3, #0
 8005162:	d05a      	beq.n	800521a <__multiply+0x146>
 8005164:	6106      	str	r6, [r0, #16]
 8005166:	b005      	add	sp, #20
 8005168:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800516c:	f843 2b04 	str.w	r2, [r3], #4
 8005170:	e7d8      	b.n	8005124 <__multiply+0x50>
 8005172:	f8b3 a000 	ldrh.w	sl, [r3]
 8005176:	f1ba 0f00 	cmp.w	sl, #0
 800517a:	d024      	beq.n	80051c6 <__multiply+0xf2>
 800517c:	f104 0e14 	add.w	lr, r4, #20
 8005180:	46a9      	mov	r9, r5
 8005182:	f04f 0c00 	mov.w	ip, #0
 8005186:	f85e 2b04 	ldr.w	r2, [lr], #4
 800518a:	f8d9 1000 	ldr.w	r1, [r9]
 800518e:	fa1f fb82 	uxth.w	fp, r2
 8005192:	b289      	uxth	r1, r1
 8005194:	fb0a 110b 	mla	r1, sl, fp, r1
 8005198:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800519c:	f8d9 2000 	ldr.w	r2, [r9]
 80051a0:	4461      	add	r1, ip
 80051a2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80051a6:	fb0a c20b 	mla	r2, sl, fp, ip
 80051aa:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80051ae:	b289      	uxth	r1, r1
 80051b0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80051b4:	4577      	cmp	r7, lr
 80051b6:	f849 1b04 	str.w	r1, [r9], #4
 80051ba:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80051be:	d8e2      	bhi.n	8005186 <__multiply+0xb2>
 80051c0:	9a01      	ldr	r2, [sp, #4]
 80051c2:	f845 c002 	str.w	ip, [r5, r2]
 80051c6:	9a03      	ldr	r2, [sp, #12]
 80051c8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80051cc:	3304      	adds	r3, #4
 80051ce:	f1b9 0f00 	cmp.w	r9, #0
 80051d2:	d020      	beq.n	8005216 <__multiply+0x142>
 80051d4:	6829      	ldr	r1, [r5, #0]
 80051d6:	f104 0c14 	add.w	ip, r4, #20
 80051da:	46ae      	mov	lr, r5
 80051dc:	f04f 0a00 	mov.w	sl, #0
 80051e0:	f8bc b000 	ldrh.w	fp, [ip]
 80051e4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80051e8:	fb09 220b 	mla	r2, r9, fp, r2
 80051ec:	4492      	add	sl, r2
 80051ee:	b289      	uxth	r1, r1
 80051f0:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80051f4:	f84e 1b04 	str.w	r1, [lr], #4
 80051f8:	f85c 2b04 	ldr.w	r2, [ip], #4
 80051fc:	f8be 1000 	ldrh.w	r1, [lr]
 8005200:	0c12      	lsrs	r2, r2, #16
 8005202:	fb09 1102 	mla	r1, r9, r2, r1
 8005206:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800520a:	4567      	cmp	r7, ip
 800520c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8005210:	d8e6      	bhi.n	80051e0 <__multiply+0x10c>
 8005212:	9a01      	ldr	r2, [sp, #4]
 8005214:	50a9      	str	r1, [r5, r2]
 8005216:	3504      	adds	r5, #4
 8005218:	e79a      	b.n	8005150 <__multiply+0x7c>
 800521a:	3e01      	subs	r6, #1
 800521c:	e79c      	b.n	8005158 <__multiply+0x84>
 800521e:	bf00      	nop
 8005220:	08006247 	.word	0x08006247
 8005224:	08006258 	.word	0x08006258

08005228 <__pow5mult>:
 8005228:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800522c:	4615      	mov	r5, r2
 800522e:	f012 0203 	ands.w	r2, r2, #3
 8005232:	4606      	mov	r6, r0
 8005234:	460f      	mov	r7, r1
 8005236:	d007      	beq.n	8005248 <__pow5mult+0x20>
 8005238:	4c25      	ldr	r4, [pc, #148]	; (80052d0 <__pow5mult+0xa8>)
 800523a:	3a01      	subs	r2, #1
 800523c:	2300      	movs	r3, #0
 800523e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005242:	f7ff fe9b 	bl	8004f7c <__multadd>
 8005246:	4607      	mov	r7, r0
 8005248:	10ad      	asrs	r5, r5, #2
 800524a:	d03d      	beq.n	80052c8 <__pow5mult+0xa0>
 800524c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800524e:	b97c      	cbnz	r4, 8005270 <__pow5mult+0x48>
 8005250:	2010      	movs	r0, #16
 8005252:	f7fe fab5 	bl	80037c0 <malloc>
 8005256:	4602      	mov	r2, r0
 8005258:	6270      	str	r0, [r6, #36]	; 0x24
 800525a:	b928      	cbnz	r0, 8005268 <__pow5mult+0x40>
 800525c:	4b1d      	ldr	r3, [pc, #116]	; (80052d4 <__pow5mult+0xac>)
 800525e:	481e      	ldr	r0, [pc, #120]	; (80052d8 <__pow5mult+0xb0>)
 8005260:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8005264:	f000 f9ac 	bl	80055c0 <__assert_func>
 8005268:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800526c:	6004      	str	r4, [r0, #0]
 800526e:	60c4      	str	r4, [r0, #12]
 8005270:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8005274:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005278:	b94c      	cbnz	r4, 800528e <__pow5mult+0x66>
 800527a:	f240 2171 	movw	r1, #625	; 0x271
 800527e:	4630      	mov	r0, r6
 8005280:	f7ff ff12 	bl	80050a8 <__i2b>
 8005284:	2300      	movs	r3, #0
 8005286:	f8c8 0008 	str.w	r0, [r8, #8]
 800528a:	4604      	mov	r4, r0
 800528c:	6003      	str	r3, [r0, #0]
 800528e:	f04f 0900 	mov.w	r9, #0
 8005292:	07eb      	lsls	r3, r5, #31
 8005294:	d50a      	bpl.n	80052ac <__pow5mult+0x84>
 8005296:	4639      	mov	r1, r7
 8005298:	4622      	mov	r2, r4
 800529a:	4630      	mov	r0, r6
 800529c:	f7ff ff1a 	bl	80050d4 <__multiply>
 80052a0:	4639      	mov	r1, r7
 80052a2:	4680      	mov	r8, r0
 80052a4:	4630      	mov	r0, r6
 80052a6:	f7ff fe47 	bl	8004f38 <_Bfree>
 80052aa:	4647      	mov	r7, r8
 80052ac:	106d      	asrs	r5, r5, #1
 80052ae:	d00b      	beq.n	80052c8 <__pow5mult+0xa0>
 80052b0:	6820      	ldr	r0, [r4, #0]
 80052b2:	b938      	cbnz	r0, 80052c4 <__pow5mult+0x9c>
 80052b4:	4622      	mov	r2, r4
 80052b6:	4621      	mov	r1, r4
 80052b8:	4630      	mov	r0, r6
 80052ba:	f7ff ff0b 	bl	80050d4 <__multiply>
 80052be:	6020      	str	r0, [r4, #0]
 80052c0:	f8c0 9000 	str.w	r9, [r0]
 80052c4:	4604      	mov	r4, r0
 80052c6:	e7e4      	b.n	8005292 <__pow5mult+0x6a>
 80052c8:	4638      	mov	r0, r7
 80052ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80052ce:	bf00      	nop
 80052d0:	080063a8 	.word	0x080063a8
 80052d4:	080061d5 	.word	0x080061d5
 80052d8:	08006258 	.word	0x08006258

080052dc <__lshift>:
 80052dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80052e0:	460c      	mov	r4, r1
 80052e2:	6849      	ldr	r1, [r1, #4]
 80052e4:	6923      	ldr	r3, [r4, #16]
 80052e6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80052ea:	68a3      	ldr	r3, [r4, #8]
 80052ec:	4607      	mov	r7, r0
 80052ee:	4691      	mov	r9, r2
 80052f0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80052f4:	f108 0601 	add.w	r6, r8, #1
 80052f8:	42b3      	cmp	r3, r6
 80052fa:	db0b      	blt.n	8005314 <__lshift+0x38>
 80052fc:	4638      	mov	r0, r7
 80052fe:	f7ff fddb 	bl	8004eb8 <_Balloc>
 8005302:	4605      	mov	r5, r0
 8005304:	b948      	cbnz	r0, 800531a <__lshift+0x3e>
 8005306:	4602      	mov	r2, r0
 8005308:	4b2a      	ldr	r3, [pc, #168]	; (80053b4 <__lshift+0xd8>)
 800530a:	482b      	ldr	r0, [pc, #172]	; (80053b8 <__lshift+0xdc>)
 800530c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8005310:	f000 f956 	bl	80055c0 <__assert_func>
 8005314:	3101      	adds	r1, #1
 8005316:	005b      	lsls	r3, r3, #1
 8005318:	e7ee      	b.n	80052f8 <__lshift+0x1c>
 800531a:	2300      	movs	r3, #0
 800531c:	f100 0114 	add.w	r1, r0, #20
 8005320:	f100 0210 	add.w	r2, r0, #16
 8005324:	4618      	mov	r0, r3
 8005326:	4553      	cmp	r3, sl
 8005328:	db37      	blt.n	800539a <__lshift+0xbe>
 800532a:	6920      	ldr	r0, [r4, #16]
 800532c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005330:	f104 0314 	add.w	r3, r4, #20
 8005334:	f019 091f 	ands.w	r9, r9, #31
 8005338:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800533c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8005340:	d02f      	beq.n	80053a2 <__lshift+0xc6>
 8005342:	f1c9 0e20 	rsb	lr, r9, #32
 8005346:	468a      	mov	sl, r1
 8005348:	f04f 0c00 	mov.w	ip, #0
 800534c:	681a      	ldr	r2, [r3, #0]
 800534e:	fa02 f209 	lsl.w	r2, r2, r9
 8005352:	ea42 020c 	orr.w	r2, r2, ip
 8005356:	f84a 2b04 	str.w	r2, [sl], #4
 800535a:	f853 2b04 	ldr.w	r2, [r3], #4
 800535e:	4298      	cmp	r0, r3
 8005360:	fa22 fc0e 	lsr.w	ip, r2, lr
 8005364:	d8f2      	bhi.n	800534c <__lshift+0x70>
 8005366:	1b03      	subs	r3, r0, r4
 8005368:	3b15      	subs	r3, #21
 800536a:	f023 0303 	bic.w	r3, r3, #3
 800536e:	3304      	adds	r3, #4
 8005370:	f104 0215 	add.w	r2, r4, #21
 8005374:	4290      	cmp	r0, r2
 8005376:	bf38      	it	cc
 8005378:	2304      	movcc	r3, #4
 800537a:	f841 c003 	str.w	ip, [r1, r3]
 800537e:	f1bc 0f00 	cmp.w	ip, #0
 8005382:	d001      	beq.n	8005388 <__lshift+0xac>
 8005384:	f108 0602 	add.w	r6, r8, #2
 8005388:	3e01      	subs	r6, #1
 800538a:	4638      	mov	r0, r7
 800538c:	612e      	str	r6, [r5, #16]
 800538e:	4621      	mov	r1, r4
 8005390:	f7ff fdd2 	bl	8004f38 <_Bfree>
 8005394:	4628      	mov	r0, r5
 8005396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800539a:	f842 0f04 	str.w	r0, [r2, #4]!
 800539e:	3301      	adds	r3, #1
 80053a0:	e7c1      	b.n	8005326 <__lshift+0x4a>
 80053a2:	3904      	subs	r1, #4
 80053a4:	f853 2b04 	ldr.w	r2, [r3], #4
 80053a8:	f841 2f04 	str.w	r2, [r1, #4]!
 80053ac:	4298      	cmp	r0, r3
 80053ae:	d8f9      	bhi.n	80053a4 <__lshift+0xc8>
 80053b0:	e7ea      	b.n	8005388 <__lshift+0xac>
 80053b2:	bf00      	nop
 80053b4:	08006247 	.word	0x08006247
 80053b8:	08006258 	.word	0x08006258

080053bc <__mcmp>:
 80053bc:	b530      	push	{r4, r5, lr}
 80053be:	6902      	ldr	r2, [r0, #16]
 80053c0:	690c      	ldr	r4, [r1, #16]
 80053c2:	1b12      	subs	r2, r2, r4
 80053c4:	d10e      	bne.n	80053e4 <__mcmp+0x28>
 80053c6:	f100 0314 	add.w	r3, r0, #20
 80053ca:	3114      	adds	r1, #20
 80053cc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80053d0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80053d4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80053d8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80053dc:	42a5      	cmp	r5, r4
 80053de:	d003      	beq.n	80053e8 <__mcmp+0x2c>
 80053e0:	d305      	bcc.n	80053ee <__mcmp+0x32>
 80053e2:	2201      	movs	r2, #1
 80053e4:	4610      	mov	r0, r2
 80053e6:	bd30      	pop	{r4, r5, pc}
 80053e8:	4283      	cmp	r3, r0
 80053ea:	d3f3      	bcc.n	80053d4 <__mcmp+0x18>
 80053ec:	e7fa      	b.n	80053e4 <__mcmp+0x28>
 80053ee:	f04f 32ff 	mov.w	r2, #4294967295
 80053f2:	e7f7      	b.n	80053e4 <__mcmp+0x28>

080053f4 <__mdiff>:
 80053f4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80053f8:	460c      	mov	r4, r1
 80053fa:	4606      	mov	r6, r0
 80053fc:	4611      	mov	r1, r2
 80053fe:	4620      	mov	r0, r4
 8005400:	4690      	mov	r8, r2
 8005402:	f7ff ffdb 	bl	80053bc <__mcmp>
 8005406:	1e05      	subs	r5, r0, #0
 8005408:	d110      	bne.n	800542c <__mdiff+0x38>
 800540a:	4629      	mov	r1, r5
 800540c:	4630      	mov	r0, r6
 800540e:	f7ff fd53 	bl	8004eb8 <_Balloc>
 8005412:	b930      	cbnz	r0, 8005422 <__mdiff+0x2e>
 8005414:	4b3a      	ldr	r3, [pc, #232]	; (8005500 <__mdiff+0x10c>)
 8005416:	4602      	mov	r2, r0
 8005418:	f240 2132 	movw	r1, #562	; 0x232
 800541c:	4839      	ldr	r0, [pc, #228]	; (8005504 <__mdiff+0x110>)
 800541e:	f000 f8cf 	bl	80055c0 <__assert_func>
 8005422:	2301      	movs	r3, #1
 8005424:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8005428:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800542c:	bfa4      	itt	ge
 800542e:	4643      	movge	r3, r8
 8005430:	46a0      	movge	r8, r4
 8005432:	4630      	mov	r0, r6
 8005434:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8005438:	bfa6      	itte	ge
 800543a:	461c      	movge	r4, r3
 800543c:	2500      	movge	r5, #0
 800543e:	2501      	movlt	r5, #1
 8005440:	f7ff fd3a 	bl	8004eb8 <_Balloc>
 8005444:	b920      	cbnz	r0, 8005450 <__mdiff+0x5c>
 8005446:	4b2e      	ldr	r3, [pc, #184]	; (8005500 <__mdiff+0x10c>)
 8005448:	4602      	mov	r2, r0
 800544a:	f44f 7110 	mov.w	r1, #576	; 0x240
 800544e:	e7e5      	b.n	800541c <__mdiff+0x28>
 8005450:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8005454:	6926      	ldr	r6, [r4, #16]
 8005456:	60c5      	str	r5, [r0, #12]
 8005458:	f104 0914 	add.w	r9, r4, #20
 800545c:	f108 0514 	add.w	r5, r8, #20
 8005460:	f100 0e14 	add.w	lr, r0, #20
 8005464:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8005468:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800546c:	f108 0210 	add.w	r2, r8, #16
 8005470:	46f2      	mov	sl, lr
 8005472:	2100      	movs	r1, #0
 8005474:	f859 3b04 	ldr.w	r3, [r9], #4
 8005478:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800547c:	fa1f f883 	uxth.w	r8, r3
 8005480:	fa11 f18b 	uxtah	r1, r1, fp
 8005484:	0c1b      	lsrs	r3, r3, #16
 8005486:	eba1 0808 	sub.w	r8, r1, r8
 800548a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800548e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8005492:	fa1f f888 	uxth.w	r8, r8
 8005496:	1419      	asrs	r1, r3, #16
 8005498:	454e      	cmp	r6, r9
 800549a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800549e:	f84a 3b04 	str.w	r3, [sl], #4
 80054a2:	d8e7      	bhi.n	8005474 <__mdiff+0x80>
 80054a4:	1b33      	subs	r3, r6, r4
 80054a6:	3b15      	subs	r3, #21
 80054a8:	f023 0303 	bic.w	r3, r3, #3
 80054ac:	3304      	adds	r3, #4
 80054ae:	3415      	adds	r4, #21
 80054b0:	42a6      	cmp	r6, r4
 80054b2:	bf38      	it	cc
 80054b4:	2304      	movcc	r3, #4
 80054b6:	441d      	add	r5, r3
 80054b8:	4473      	add	r3, lr
 80054ba:	469e      	mov	lr, r3
 80054bc:	462e      	mov	r6, r5
 80054be:	4566      	cmp	r6, ip
 80054c0:	d30e      	bcc.n	80054e0 <__mdiff+0xec>
 80054c2:	f10c 0203 	add.w	r2, ip, #3
 80054c6:	1b52      	subs	r2, r2, r5
 80054c8:	f022 0203 	bic.w	r2, r2, #3
 80054cc:	3d03      	subs	r5, #3
 80054ce:	45ac      	cmp	ip, r5
 80054d0:	bf38      	it	cc
 80054d2:	2200      	movcc	r2, #0
 80054d4:	441a      	add	r2, r3
 80054d6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80054da:	b17b      	cbz	r3, 80054fc <__mdiff+0x108>
 80054dc:	6107      	str	r7, [r0, #16]
 80054de:	e7a3      	b.n	8005428 <__mdiff+0x34>
 80054e0:	f856 8b04 	ldr.w	r8, [r6], #4
 80054e4:	fa11 f288 	uxtah	r2, r1, r8
 80054e8:	1414      	asrs	r4, r2, #16
 80054ea:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80054ee:	b292      	uxth	r2, r2
 80054f0:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80054f4:	f84e 2b04 	str.w	r2, [lr], #4
 80054f8:	1421      	asrs	r1, r4, #16
 80054fa:	e7e0      	b.n	80054be <__mdiff+0xca>
 80054fc:	3f01      	subs	r7, #1
 80054fe:	e7ea      	b.n	80054d6 <__mdiff+0xe2>
 8005500:	08006247 	.word	0x08006247
 8005504:	08006258 	.word	0x08006258

08005508 <__d2b>:
 8005508:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800550c:	4689      	mov	r9, r1
 800550e:	2101      	movs	r1, #1
 8005510:	ec57 6b10 	vmov	r6, r7, d0
 8005514:	4690      	mov	r8, r2
 8005516:	f7ff fccf 	bl	8004eb8 <_Balloc>
 800551a:	4604      	mov	r4, r0
 800551c:	b930      	cbnz	r0, 800552c <__d2b+0x24>
 800551e:	4602      	mov	r2, r0
 8005520:	4b25      	ldr	r3, [pc, #148]	; (80055b8 <__d2b+0xb0>)
 8005522:	4826      	ldr	r0, [pc, #152]	; (80055bc <__d2b+0xb4>)
 8005524:	f240 310a 	movw	r1, #778	; 0x30a
 8005528:	f000 f84a 	bl	80055c0 <__assert_func>
 800552c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8005530:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8005534:	bb35      	cbnz	r5, 8005584 <__d2b+0x7c>
 8005536:	2e00      	cmp	r6, #0
 8005538:	9301      	str	r3, [sp, #4]
 800553a:	d028      	beq.n	800558e <__d2b+0x86>
 800553c:	4668      	mov	r0, sp
 800553e:	9600      	str	r6, [sp, #0]
 8005540:	f7ff fd82 	bl	8005048 <__lo0bits>
 8005544:	9900      	ldr	r1, [sp, #0]
 8005546:	b300      	cbz	r0, 800558a <__d2b+0x82>
 8005548:	9a01      	ldr	r2, [sp, #4]
 800554a:	f1c0 0320 	rsb	r3, r0, #32
 800554e:	fa02 f303 	lsl.w	r3, r2, r3
 8005552:	430b      	orrs	r3, r1
 8005554:	40c2      	lsrs	r2, r0
 8005556:	6163      	str	r3, [r4, #20]
 8005558:	9201      	str	r2, [sp, #4]
 800555a:	9b01      	ldr	r3, [sp, #4]
 800555c:	61a3      	str	r3, [r4, #24]
 800555e:	2b00      	cmp	r3, #0
 8005560:	bf14      	ite	ne
 8005562:	2202      	movne	r2, #2
 8005564:	2201      	moveq	r2, #1
 8005566:	6122      	str	r2, [r4, #16]
 8005568:	b1d5      	cbz	r5, 80055a0 <__d2b+0x98>
 800556a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800556e:	4405      	add	r5, r0
 8005570:	f8c9 5000 	str.w	r5, [r9]
 8005574:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8005578:	f8c8 0000 	str.w	r0, [r8]
 800557c:	4620      	mov	r0, r4
 800557e:	b003      	add	sp, #12
 8005580:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005584:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005588:	e7d5      	b.n	8005536 <__d2b+0x2e>
 800558a:	6161      	str	r1, [r4, #20]
 800558c:	e7e5      	b.n	800555a <__d2b+0x52>
 800558e:	a801      	add	r0, sp, #4
 8005590:	f7ff fd5a 	bl	8005048 <__lo0bits>
 8005594:	9b01      	ldr	r3, [sp, #4]
 8005596:	6163      	str	r3, [r4, #20]
 8005598:	2201      	movs	r2, #1
 800559a:	6122      	str	r2, [r4, #16]
 800559c:	3020      	adds	r0, #32
 800559e:	e7e3      	b.n	8005568 <__d2b+0x60>
 80055a0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80055a4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80055a8:	f8c9 0000 	str.w	r0, [r9]
 80055ac:	6918      	ldr	r0, [r3, #16]
 80055ae:	f7ff fd2b 	bl	8005008 <__hi0bits>
 80055b2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80055b6:	e7df      	b.n	8005578 <__d2b+0x70>
 80055b8:	08006247 	.word	0x08006247
 80055bc:	08006258 	.word	0x08006258

080055c0 <__assert_func>:
 80055c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80055c2:	4614      	mov	r4, r2
 80055c4:	461a      	mov	r2, r3
 80055c6:	4b09      	ldr	r3, [pc, #36]	; (80055ec <__assert_func+0x2c>)
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	4605      	mov	r5, r0
 80055cc:	68d8      	ldr	r0, [r3, #12]
 80055ce:	b14c      	cbz	r4, 80055e4 <__assert_func+0x24>
 80055d0:	4b07      	ldr	r3, [pc, #28]	; (80055f0 <__assert_func+0x30>)
 80055d2:	9100      	str	r1, [sp, #0]
 80055d4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80055d8:	4906      	ldr	r1, [pc, #24]	; (80055f4 <__assert_func+0x34>)
 80055da:	462b      	mov	r3, r5
 80055dc:	f000 f80e 	bl	80055fc <fiprintf>
 80055e0:	f000 fa5a 	bl	8005a98 <abort>
 80055e4:	4b04      	ldr	r3, [pc, #16]	; (80055f8 <__assert_func+0x38>)
 80055e6:	461c      	mov	r4, r3
 80055e8:	e7f3      	b.n	80055d2 <__assert_func+0x12>
 80055ea:	bf00      	nop
 80055ec:	2000000c 	.word	0x2000000c
 80055f0:	080063b4 	.word	0x080063b4
 80055f4:	080063c1 	.word	0x080063c1
 80055f8:	080063ef 	.word	0x080063ef

080055fc <fiprintf>:
 80055fc:	b40e      	push	{r1, r2, r3}
 80055fe:	b503      	push	{r0, r1, lr}
 8005600:	4601      	mov	r1, r0
 8005602:	ab03      	add	r3, sp, #12
 8005604:	4805      	ldr	r0, [pc, #20]	; (800561c <fiprintf+0x20>)
 8005606:	f853 2b04 	ldr.w	r2, [r3], #4
 800560a:	6800      	ldr	r0, [r0, #0]
 800560c:	9301      	str	r3, [sp, #4]
 800560e:	f000 f845 	bl	800569c <_vfiprintf_r>
 8005612:	b002      	add	sp, #8
 8005614:	f85d eb04 	ldr.w	lr, [sp], #4
 8005618:	b003      	add	sp, #12
 800561a:	4770      	bx	lr
 800561c:	2000000c 	.word	0x2000000c

08005620 <__retarget_lock_init_recursive>:
 8005620:	4770      	bx	lr

08005622 <__retarget_lock_acquire_recursive>:
 8005622:	4770      	bx	lr

08005624 <__retarget_lock_release_recursive>:
 8005624:	4770      	bx	lr

08005626 <__ascii_mbtowc>:
 8005626:	b082      	sub	sp, #8
 8005628:	b901      	cbnz	r1, 800562c <__ascii_mbtowc+0x6>
 800562a:	a901      	add	r1, sp, #4
 800562c:	b142      	cbz	r2, 8005640 <__ascii_mbtowc+0x1a>
 800562e:	b14b      	cbz	r3, 8005644 <__ascii_mbtowc+0x1e>
 8005630:	7813      	ldrb	r3, [r2, #0]
 8005632:	600b      	str	r3, [r1, #0]
 8005634:	7812      	ldrb	r2, [r2, #0]
 8005636:	1e10      	subs	r0, r2, #0
 8005638:	bf18      	it	ne
 800563a:	2001      	movne	r0, #1
 800563c:	b002      	add	sp, #8
 800563e:	4770      	bx	lr
 8005640:	4610      	mov	r0, r2
 8005642:	e7fb      	b.n	800563c <__ascii_mbtowc+0x16>
 8005644:	f06f 0001 	mvn.w	r0, #1
 8005648:	e7f8      	b.n	800563c <__ascii_mbtowc+0x16>

0800564a <__sfputc_r>:
 800564a:	6893      	ldr	r3, [r2, #8]
 800564c:	3b01      	subs	r3, #1
 800564e:	2b00      	cmp	r3, #0
 8005650:	b410      	push	{r4}
 8005652:	6093      	str	r3, [r2, #8]
 8005654:	da08      	bge.n	8005668 <__sfputc_r+0x1e>
 8005656:	6994      	ldr	r4, [r2, #24]
 8005658:	42a3      	cmp	r3, r4
 800565a:	db01      	blt.n	8005660 <__sfputc_r+0x16>
 800565c:	290a      	cmp	r1, #10
 800565e:	d103      	bne.n	8005668 <__sfputc_r+0x1e>
 8005660:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005664:	f000 b94a 	b.w	80058fc <__swbuf_r>
 8005668:	6813      	ldr	r3, [r2, #0]
 800566a:	1c58      	adds	r0, r3, #1
 800566c:	6010      	str	r0, [r2, #0]
 800566e:	7019      	strb	r1, [r3, #0]
 8005670:	4608      	mov	r0, r1
 8005672:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005676:	4770      	bx	lr

08005678 <__sfputs_r>:
 8005678:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800567a:	4606      	mov	r6, r0
 800567c:	460f      	mov	r7, r1
 800567e:	4614      	mov	r4, r2
 8005680:	18d5      	adds	r5, r2, r3
 8005682:	42ac      	cmp	r4, r5
 8005684:	d101      	bne.n	800568a <__sfputs_r+0x12>
 8005686:	2000      	movs	r0, #0
 8005688:	e007      	b.n	800569a <__sfputs_r+0x22>
 800568a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800568e:	463a      	mov	r2, r7
 8005690:	4630      	mov	r0, r6
 8005692:	f7ff ffda 	bl	800564a <__sfputc_r>
 8005696:	1c43      	adds	r3, r0, #1
 8005698:	d1f3      	bne.n	8005682 <__sfputs_r+0xa>
 800569a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800569c <_vfiprintf_r>:
 800569c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80056a0:	460d      	mov	r5, r1
 80056a2:	b09d      	sub	sp, #116	; 0x74
 80056a4:	4614      	mov	r4, r2
 80056a6:	4698      	mov	r8, r3
 80056a8:	4606      	mov	r6, r0
 80056aa:	b118      	cbz	r0, 80056b4 <_vfiprintf_r+0x18>
 80056ac:	6983      	ldr	r3, [r0, #24]
 80056ae:	b90b      	cbnz	r3, 80056b4 <_vfiprintf_r+0x18>
 80056b0:	f000 fb14 	bl	8005cdc <__sinit>
 80056b4:	4b89      	ldr	r3, [pc, #548]	; (80058dc <_vfiprintf_r+0x240>)
 80056b6:	429d      	cmp	r5, r3
 80056b8:	d11b      	bne.n	80056f2 <_vfiprintf_r+0x56>
 80056ba:	6875      	ldr	r5, [r6, #4]
 80056bc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80056be:	07d9      	lsls	r1, r3, #31
 80056c0:	d405      	bmi.n	80056ce <_vfiprintf_r+0x32>
 80056c2:	89ab      	ldrh	r3, [r5, #12]
 80056c4:	059a      	lsls	r2, r3, #22
 80056c6:	d402      	bmi.n	80056ce <_vfiprintf_r+0x32>
 80056c8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80056ca:	f7ff ffaa 	bl	8005622 <__retarget_lock_acquire_recursive>
 80056ce:	89ab      	ldrh	r3, [r5, #12]
 80056d0:	071b      	lsls	r3, r3, #28
 80056d2:	d501      	bpl.n	80056d8 <_vfiprintf_r+0x3c>
 80056d4:	692b      	ldr	r3, [r5, #16]
 80056d6:	b9eb      	cbnz	r3, 8005714 <_vfiprintf_r+0x78>
 80056d8:	4629      	mov	r1, r5
 80056da:	4630      	mov	r0, r6
 80056dc:	f000 f96e 	bl	80059bc <__swsetup_r>
 80056e0:	b1c0      	cbz	r0, 8005714 <_vfiprintf_r+0x78>
 80056e2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80056e4:	07dc      	lsls	r4, r3, #31
 80056e6:	d50e      	bpl.n	8005706 <_vfiprintf_r+0x6a>
 80056e8:	f04f 30ff 	mov.w	r0, #4294967295
 80056ec:	b01d      	add	sp, #116	; 0x74
 80056ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80056f2:	4b7b      	ldr	r3, [pc, #492]	; (80058e0 <_vfiprintf_r+0x244>)
 80056f4:	429d      	cmp	r5, r3
 80056f6:	d101      	bne.n	80056fc <_vfiprintf_r+0x60>
 80056f8:	68b5      	ldr	r5, [r6, #8]
 80056fa:	e7df      	b.n	80056bc <_vfiprintf_r+0x20>
 80056fc:	4b79      	ldr	r3, [pc, #484]	; (80058e4 <_vfiprintf_r+0x248>)
 80056fe:	429d      	cmp	r5, r3
 8005700:	bf08      	it	eq
 8005702:	68f5      	ldreq	r5, [r6, #12]
 8005704:	e7da      	b.n	80056bc <_vfiprintf_r+0x20>
 8005706:	89ab      	ldrh	r3, [r5, #12]
 8005708:	0598      	lsls	r0, r3, #22
 800570a:	d4ed      	bmi.n	80056e8 <_vfiprintf_r+0x4c>
 800570c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800570e:	f7ff ff89 	bl	8005624 <__retarget_lock_release_recursive>
 8005712:	e7e9      	b.n	80056e8 <_vfiprintf_r+0x4c>
 8005714:	2300      	movs	r3, #0
 8005716:	9309      	str	r3, [sp, #36]	; 0x24
 8005718:	2320      	movs	r3, #32
 800571a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800571e:	f8cd 800c 	str.w	r8, [sp, #12]
 8005722:	2330      	movs	r3, #48	; 0x30
 8005724:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80058e8 <_vfiprintf_r+0x24c>
 8005728:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800572c:	f04f 0901 	mov.w	r9, #1
 8005730:	4623      	mov	r3, r4
 8005732:	469a      	mov	sl, r3
 8005734:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005738:	b10a      	cbz	r2, 800573e <_vfiprintf_r+0xa2>
 800573a:	2a25      	cmp	r2, #37	; 0x25
 800573c:	d1f9      	bne.n	8005732 <_vfiprintf_r+0x96>
 800573e:	ebba 0b04 	subs.w	fp, sl, r4
 8005742:	d00b      	beq.n	800575c <_vfiprintf_r+0xc0>
 8005744:	465b      	mov	r3, fp
 8005746:	4622      	mov	r2, r4
 8005748:	4629      	mov	r1, r5
 800574a:	4630      	mov	r0, r6
 800574c:	f7ff ff94 	bl	8005678 <__sfputs_r>
 8005750:	3001      	adds	r0, #1
 8005752:	f000 80aa 	beq.w	80058aa <_vfiprintf_r+0x20e>
 8005756:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005758:	445a      	add	r2, fp
 800575a:	9209      	str	r2, [sp, #36]	; 0x24
 800575c:	f89a 3000 	ldrb.w	r3, [sl]
 8005760:	2b00      	cmp	r3, #0
 8005762:	f000 80a2 	beq.w	80058aa <_vfiprintf_r+0x20e>
 8005766:	2300      	movs	r3, #0
 8005768:	f04f 32ff 	mov.w	r2, #4294967295
 800576c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005770:	f10a 0a01 	add.w	sl, sl, #1
 8005774:	9304      	str	r3, [sp, #16]
 8005776:	9307      	str	r3, [sp, #28]
 8005778:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800577c:	931a      	str	r3, [sp, #104]	; 0x68
 800577e:	4654      	mov	r4, sl
 8005780:	2205      	movs	r2, #5
 8005782:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005786:	4858      	ldr	r0, [pc, #352]	; (80058e8 <_vfiprintf_r+0x24c>)
 8005788:	f7fa fd62 	bl	8000250 <memchr>
 800578c:	9a04      	ldr	r2, [sp, #16]
 800578e:	b9d8      	cbnz	r0, 80057c8 <_vfiprintf_r+0x12c>
 8005790:	06d1      	lsls	r1, r2, #27
 8005792:	bf44      	itt	mi
 8005794:	2320      	movmi	r3, #32
 8005796:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800579a:	0713      	lsls	r3, r2, #28
 800579c:	bf44      	itt	mi
 800579e:	232b      	movmi	r3, #43	; 0x2b
 80057a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80057a4:	f89a 3000 	ldrb.w	r3, [sl]
 80057a8:	2b2a      	cmp	r3, #42	; 0x2a
 80057aa:	d015      	beq.n	80057d8 <_vfiprintf_r+0x13c>
 80057ac:	9a07      	ldr	r2, [sp, #28]
 80057ae:	4654      	mov	r4, sl
 80057b0:	2000      	movs	r0, #0
 80057b2:	f04f 0c0a 	mov.w	ip, #10
 80057b6:	4621      	mov	r1, r4
 80057b8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80057bc:	3b30      	subs	r3, #48	; 0x30
 80057be:	2b09      	cmp	r3, #9
 80057c0:	d94e      	bls.n	8005860 <_vfiprintf_r+0x1c4>
 80057c2:	b1b0      	cbz	r0, 80057f2 <_vfiprintf_r+0x156>
 80057c4:	9207      	str	r2, [sp, #28]
 80057c6:	e014      	b.n	80057f2 <_vfiprintf_r+0x156>
 80057c8:	eba0 0308 	sub.w	r3, r0, r8
 80057cc:	fa09 f303 	lsl.w	r3, r9, r3
 80057d0:	4313      	orrs	r3, r2
 80057d2:	9304      	str	r3, [sp, #16]
 80057d4:	46a2      	mov	sl, r4
 80057d6:	e7d2      	b.n	800577e <_vfiprintf_r+0xe2>
 80057d8:	9b03      	ldr	r3, [sp, #12]
 80057da:	1d19      	adds	r1, r3, #4
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	9103      	str	r1, [sp, #12]
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	bfbb      	ittet	lt
 80057e4:	425b      	neglt	r3, r3
 80057e6:	f042 0202 	orrlt.w	r2, r2, #2
 80057ea:	9307      	strge	r3, [sp, #28]
 80057ec:	9307      	strlt	r3, [sp, #28]
 80057ee:	bfb8      	it	lt
 80057f0:	9204      	strlt	r2, [sp, #16]
 80057f2:	7823      	ldrb	r3, [r4, #0]
 80057f4:	2b2e      	cmp	r3, #46	; 0x2e
 80057f6:	d10c      	bne.n	8005812 <_vfiprintf_r+0x176>
 80057f8:	7863      	ldrb	r3, [r4, #1]
 80057fa:	2b2a      	cmp	r3, #42	; 0x2a
 80057fc:	d135      	bne.n	800586a <_vfiprintf_r+0x1ce>
 80057fe:	9b03      	ldr	r3, [sp, #12]
 8005800:	1d1a      	adds	r2, r3, #4
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	9203      	str	r2, [sp, #12]
 8005806:	2b00      	cmp	r3, #0
 8005808:	bfb8      	it	lt
 800580a:	f04f 33ff 	movlt.w	r3, #4294967295
 800580e:	3402      	adds	r4, #2
 8005810:	9305      	str	r3, [sp, #20]
 8005812:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80058f8 <_vfiprintf_r+0x25c>
 8005816:	7821      	ldrb	r1, [r4, #0]
 8005818:	2203      	movs	r2, #3
 800581a:	4650      	mov	r0, sl
 800581c:	f7fa fd18 	bl	8000250 <memchr>
 8005820:	b140      	cbz	r0, 8005834 <_vfiprintf_r+0x198>
 8005822:	2340      	movs	r3, #64	; 0x40
 8005824:	eba0 000a 	sub.w	r0, r0, sl
 8005828:	fa03 f000 	lsl.w	r0, r3, r0
 800582c:	9b04      	ldr	r3, [sp, #16]
 800582e:	4303      	orrs	r3, r0
 8005830:	3401      	adds	r4, #1
 8005832:	9304      	str	r3, [sp, #16]
 8005834:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005838:	482c      	ldr	r0, [pc, #176]	; (80058ec <_vfiprintf_r+0x250>)
 800583a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800583e:	2206      	movs	r2, #6
 8005840:	f7fa fd06 	bl	8000250 <memchr>
 8005844:	2800      	cmp	r0, #0
 8005846:	d03f      	beq.n	80058c8 <_vfiprintf_r+0x22c>
 8005848:	4b29      	ldr	r3, [pc, #164]	; (80058f0 <_vfiprintf_r+0x254>)
 800584a:	bb1b      	cbnz	r3, 8005894 <_vfiprintf_r+0x1f8>
 800584c:	9b03      	ldr	r3, [sp, #12]
 800584e:	3307      	adds	r3, #7
 8005850:	f023 0307 	bic.w	r3, r3, #7
 8005854:	3308      	adds	r3, #8
 8005856:	9303      	str	r3, [sp, #12]
 8005858:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800585a:	443b      	add	r3, r7
 800585c:	9309      	str	r3, [sp, #36]	; 0x24
 800585e:	e767      	b.n	8005730 <_vfiprintf_r+0x94>
 8005860:	fb0c 3202 	mla	r2, ip, r2, r3
 8005864:	460c      	mov	r4, r1
 8005866:	2001      	movs	r0, #1
 8005868:	e7a5      	b.n	80057b6 <_vfiprintf_r+0x11a>
 800586a:	2300      	movs	r3, #0
 800586c:	3401      	adds	r4, #1
 800586e:	9305      	str	r3, [sp, #20]
 8005870:	4619      	mov	r1, r3
 8005872:	f04f 0c0a 	mov.w	ip, #10
 8005876:	4620      	mov	r0, r4
 8005878:	f810 2b01 	ldrb.w	r2, [r0], #1
 800587c:	3a30      	subs	r2, #48	; 0x30
 800587e:	2a09      	cmp	r2, #9
 8005880:	d903      	bls.n	800588a <_vfiprintf_r+0x1ee>
 8005882:	2b00      	cmp	r3, #0
 8005884:	d0c5      	beq.n	8005812 <_vfiprintf_r+0x176>
 8005886:	9105      	str	r1, [sp, #20]
 8005888:	e7c3      	b.n	8005812 <_vfiprintf_r+0x176>
 800588a:	fb0c 2101 	mla	r1, ip, r1, r2
 800588e:	4604      	mov	r4, r0
 8005890:	2301      	movs	r3, #1
 8005892:	e7f0      	b.n	8005876 <_vfiprintf_r+0x1da>
 8005894:	ab03      	add	r3, sp, #12
 8005896:	9300      	str	r3, [sp, #0]
 8005898:	462a      	mov	r2, r5
 800589a:	4b16      	ldr	r3, [pc, #88]	; (80058f4 <_vfiprintf_r+0x258>)
 800589c:	a904      	add	r1, sp, #16
 800589e:	4630      	mov	r0, r6
 80058a0:	f7fe f92e 	bl	8003b00 <_printf_float>
 80058a4:	4607      	mov	r7, r0
 80058a6:	1c78      	adds	r0, r7, #1
 80058a8:	d1d6      	bne.n	8005858 <_vfiprintf_r+0x1bc>
 80058aa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80058ac:	07d9      	lsls	r1, r3, #31
 80058ae:	d405      	bmi.n	80058bc <_vfiprintf_r+0x220>
 80058b0:	89ab      	ldrh	r3, [r5, #12]
 80058b2:	059a      	lsls	r2, r3, #22
 80058b4:	d402      	bmi.n	80058bc <_vfiprintf_r+0x220>
 80058b6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80058b8:	f7ff feb4 	bl	8005624 <__retarget_lock_release_recursive>
 80058bc:	89ab      	ldrh	r3, [r5, #12]
 80058be:	065b      	lsls	r3, r3, #25
 80058c0:	f53f af12 	bmi.w	80056e8 <_vfiprintf_r+0x4c>
 80058c4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80058c6:	e711      	b.n	80056ec <_vfiprintf_r+0x50>
 80058c8:	ab03      	add	r3, sp, #12
 80058ca:	9300      	str	r3, [sp, #0]
 80058cc:	462a      	mov	r2, r5
 80058ce:	4b09      	ldr	r3, [pc, #36]	; (80058f4 <_vfiprintf_r+0x258>)
 80058d0:	a904      	add	r1, sp, #16
 80058d2:	4630      	mov	r0, r6
 80058d4:	f7fe fba0 	bl	8004018 <_printf_i>
 80058d8:	e7e4      	b.n	80058a4 <_vfiprintf_r+0x208>
 80058da:	bf00      	nop
 80058dc:	0800652c 	.word	0x0800652c
 80058e0:	0800654c 	.word	0x0800654c
 80058e4:	0800650c 	.word	0x0800650c
 80058e8:	080063fa 	.word	0x080063fa
 80058ec:	08006404 	.word	0x08006404
 80058f0:	08003b01 	.word	0x08003b01
 80058f4:	08005679 	.word	0x08005679
 80058f8:	08006400 	.word	0x08006400

080058fc <__swbuf_r>:
 80058fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80058fe:	460e      	mov	r6, r1
 8005900:	4614      	mov	r4, r2
 8005902:	4605      	mov	r5, r0
 8005904:	b118      	cbz	r0, 800590e <__swbuf_r+0x12>
 8005906:	6983      	ldr	r3, [r0, #24]
 8005908:	b90b      	cbnz	r3, 800590e <__swbuf_r+0x12>
 800590a:	f000 f9e7 	bl	8005cdc <__sinit>
 800590e:	4b21      	ldr	r3, [pc, #132]	; (8005994 <__swbuf_r+0x98>)
 8005910:	429c      	cmp	r4, r3
 8005912:	d12b      	bne.n	800596c <__swbuf_r+0x70>
 8005914:	686c      	ldr	r4, [r5, #4]
 8005916:	69a3      	ldr	r3, [r4, #24]
 8005918:	60a3      	str	r3, [r4, #8]
 800591a:	89a3      	ldrh	r3, [r4, #12]
 800591c:	071a      	lsls	r2, r3, #28
 800591e:	d52f      	bpl.n	8005980 <__swbuf_r+0x84>
 8005920:	6923      	ldr	r3, [r4, #16]
 8005922:	b36b      	cbz	r3, 8005980 <__swbuf_r+0x84>
 8005924:	6923      	ldr	r3, [r4, #16]
 8005926:	6820      	ldr	r0, [r4, #0]
 8005928:	1ac0      	subs	r0, r0, r3
 800592a:	6963      	ldr	r3, [r4, #20]
 800592c:	b2f6      	uxtb	r6, r6
 800592e:	4283      	cmp	r3, r0
 8005930:	4637      	mov	r7, r6
 8005932:	dc04      	bgt.n	800593e <__swbuf_r+0x42>
 8005934:	4621      	mov	r1, r4
 8005936:	4628      	mov	r0, r5
 8005938:	f000 f93c 	bl	8005bb4 <_fflush_r>
 800593c:	bb30      	cbnz	r0, 800598c <__swbuf_r+0x90>
 800593e:	68a3      	ldr	r3, [r4, #8]
 8005940:	3b01      	subs	r3, #1
 8005942:	60a3      	str	r3, [r4, #8]
 8005944:	6823      	ldr	r3, [r4, #0]
 8005946:	1c5a      	adds	r2, r3, #1
 8005948:	6022      	str	r2, [r4, #0]
 800594a:	701e      	strb	r6, [r3, #0]
 800594c:	6963      	ldr	r3, [r4, #20]
 800594e:	3001      	adds	r0, #1
 8005950:	4283      	cmp	r3, r0
 8005952:	d004      	beq.n	800595e <__swbuf_r+0x62>
 8005954:	89a3      	ldrh	r3, [r4, #12]
 8005956:	07db      	lsls	r3, r3, #31
 8005958:	d506      	bpl.n	8005968 <__swbuf_r+0x6c>
 800595a:	2e0a      	cmp	r6, #10
 800595c:	d104      	bne.n	8005968 <__swbuf_r+0x6c>
 800595e:	4621      	mov	r1, r4
 8005960:	4628      	mov	r0, r5
 8005962:	f000 f927 	bl	8005bb4 <_fflush_r>
 8005966:	b988      	cbnz	r0, 800598c <__swbuf_r+0x90>
 8005968:	4638      	mov	r0, r7
 800596a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800596c:	4b0a      	ldr	r3, [pc, #40]	; (8005998 <__swbuf_r+0x9c>)
 800596e:	429c      	cmp	r4, r3
 8005970:	d101      	bne.n	8005976 <__swbuf_r+0x7a>
 8005972:	68ac      	ldr	r4, [r5, #8]
 8005974:	e7cf      	b.n	8005916 <__swbuf_r+0x1a>
 8005976:	4b09      	ldr	r3, [pc, #36]	; (800599c <__swbuf_r+0xa0>)
 8005978:	429c      	cmp	r4, r3
 800597a:	bf08      	it	eq
 800597c:	68ec      	ldreq	r4, [r5, #12]
 800597e:	e7ca      	b.n	8005916 <__swbuf_r+0x1a>
 8005980:	4621      	mov	r1, r4
 8005982:	4628      	mov	r0, r5
 8005984:	f000 f81a 	bl	80059bc <__swsetup_r>
 8005988:	2800      	cmp	r0, #0
 800598a:	d0cb      	beq.n	8005924 <__swbuf_r+0x28>
 800598c:	f04f 37ff 	mov.w	r7, #4294967295
 8005990:	e7ea      	b.n	8005968 <__swbuf_r+0x6c>
 8005992:	bf00      	nop
 8005994:	0800652c 	.word	0x0800652c
 8005998:	0800654c 	.word	0x0800654c
 800599c:	0800650c 	.word	0x0800650c

080059a0 <__ascii_wctomb>:
 80059a0:	b149      	cbz	r1, 80059b6 <__ascii_wctomb+0x16>
 80059a2:	2aff      	cmp	r2, #255	; 0xff
 80059a4:	bf85      	ittet	hi
 80059a6:	238a      	movhi	r3, #138	; 0x8a
 80059a8:	6003      	strhi	r3, [r0, #0]
 80059aa:	700a      	strbls	r2, [r1, #0]
 80059ac:	f04f 30ff 	movhi.w	r0, #4294967295
 80059b0:	bf98      	it	ls
 80059b2:	2001      	movls	r0, #1
 80059b4:	4770      	bx	lr
 80059b6:	4608      	mov	r0, r1
 80059b8:	4770      	bx	lr
	...

080059bc <__swsetup_r>:
 80059bc:	4b32      	ldr	r3, [pc, #200]	; (8005a88 <__swsetup_r+0xcc>)
 80059be:	b570      	push	{r4, r5, r6, lr}
 80059c0:	681d      	ldr	r5, [r3, #0]
 80059c2:	4606      	mov	r6, r0
 80059c4:	460c      	mov	r4, r1
 80059c6:	b125      	cbz	r5, 80059d2 <__swsetup_r+0x16>
 80059c8:	69ab      	ldr	r3, [r5, #24]
 80059ca:	b913      	cbnz	r3, 80059d2 <__swsetup_r+0x16>
 80059cc:	4628      	mov	r0, r5
 80059ce:	f000 f985 	bl	8005cdc <__sinit>
 80059d2:	4b2e      	ldr	r3, [pc, #184]	; (8005a8c <__swsetup_r+0xd0>)
 80059d4:	429c      	cmp	r4, r3
 80059d6:	d10f      	bne.n	80059f8 <__swsetup_r+0x3c>
 80059d8:	686c      	ldr	r4, [r5, #4]
 80059da:	89a3      	ldrh	r3, [r4, #12]
 80059dc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80059e0:	0719      	lsls	r1, r3, #28
 80059e2:	d42c      	bmi.n	8005a3e <__swsetup_r+0x82>
 80059e4:	06dd      	lsls	r5, r3, #27
 80059e6:	d411      	bmi.n	8005a0c <__swsetup_r+0x50>
 80059e8:	2309      	movs	r3, #9
 80059ea:	6033      	str	r3, [r6, #0]
 80059ec:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80059f0:	81a3      	strh	r3, [r4, #12]
 80059f2:	f04f 30ff 	mov.w	r0, #4294967295
 80059f6:	e03e      	b.n	8005a76 <__swsetup_r+0xba>
 80059f8:	4b25      	ldr	r3, [pc, #148]	; (8005a90 <__swsetup_r+0xd4>)
 80059fa:	429c      	cmp	r4, r3
 80059fc:	d101      	bne.n	8005a02 <__swsetup_r+0x46>
 80059fe:	68ac      	ldr	r4, [r5, #8]
 8005a00:	e7eb      	b.n	80059da <__swsetup_r+0x1e>
 8005a02:	4b24      	ldr	r3, [pc, #144]	; (8005a94 <__swsetup_r+0xd8>)
 8005a04:	429c      	cmp	r4, r3
 8005a06:	bf08      	it	eq
 8005a08:	68ec      	ldreq	r4, [r5, #12]
 8005a0a:	e7e6      	b.n	80059da <__swsetup_r+0x1e>
 8005a0c:	0758      	lsls	r0, r3, #29
 8005a0e:	d512      	bpl.n	8005a36 <__swsetup_r+0x7a>
 8005a10:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005a12:	b141      	cbz	r1, 8005a26 <__swsetup_r+0x6a>
 8005a14:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005a18:	4299      	cmp	r1, r3
 8005a1a:	d002      	beq.n	8005a22 <__swsetup_r+0x66>
 8005a1c:	4630      	mov	r0, r6
 8005a1e:	f7fd fefd 	bl	800381c <_free_r>
 8005a22:	2300      	movs	r3, #0
 8005a24:	6363      	str	r3, [r4, #52]	; 0x34
 8005a26:	89a3      	ldrh	r3, [r4, #12]
 8005a28:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005a2c:	81a3      	strh	r3, [r4, #12]
 8005a2e:	2300      	movs	r3, #0
 8005a30:	6063      	str	r3, [r4, #4]
 8005a32:	6923      	ldr	r3, [r4, #16]
 8005a34:	6023      	str	r3, [r4, #0]
 8005a36:	89a3      	ldrh	r3, [r4, #12]
 8005a38:	f043 0308 	orr.w	r3, r3, #8
 8005a3c:	81a3      	strh	r3, [r4, #12]
 8005a3e:	6923      	ldr	r3, [r4, #16]
 8005a40:	b94b      	cbnz	r3, 8005a56 <__swsetup_r+0x9a>
 8005a42:	89a3      	ldrh	r3, [r4, #12]
 8005a44:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005a48:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005a4c:	d003      	beq.n	8005a56 <__swsetup_r+0x9a>
 8005a4e:	4621      	mov	r1, r4
 8005a50:	4630      	mov	r0, r6
 8005a52:	f000 fa05 	bl	8005e60 <__smakebuf_r>
 8005a56:	89a0      	ldrh	r0, [r4, #12]
 8005a58:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005a5c:	f010 0301 	ands.w	r3, r0, #1
 8005a60:	d00a      	beq.n	8005a78 <__swsetup_r+0xbc>
 8005a62:	2300      	movs	r3, #0
 8005a64:	60a3      	str	r3, [r4, #8]
 8005a66:	6963      	ldr	r3, [r4, #20]
 8005a68:	425b      	negs	r3, r3
 8005a6a:	61a3      	str	r3, [r4, #24]
 8005a6c:	6923      	ldr	r3, [r4, #16]
 8005a6e:	b943      	cbnz	r3, 8005a82 <__swsetup_r+0xc6>
 8005a70:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005a74:	d1ba      	bne.n	80059ec <__swsetup_r+0x30>
 8005a76:	bd70      	pop	{r4, r5, r6, pc}
 8005a78:	0781      	lsls	r1, r0, #30
 8005a7a:	bf58      	it	pl
 8005a7c:	6963      	ldrpl	r3, [r4, #20]
 8005a7e:	60a3      	str	r3, [r4, #8]
 8005a80:	e7f4      	b.n	8005a6c <__swsetup_r+0xb0>
 8005a82:	2000      	movs	r0, #0
 8005a84:	e7f7      	b.n	8005a76 <__swsetup_r+0xba>
 8005a86:	bf00      	nop
 8005a88:	2000000c 	.word	0x2000000c
 8005a8c:	0800652c 	.word	0x0800652c
 8005a90:	0800654c 	.word	0x0800654c
 8005a94:	0800650c 	.word	0x0800650c

08005a98 <abort>:
 8005a98:	b508      	push	{r3, lr}
 8005a9a:	2006      	movs	r0, #6
 8005a9c:	f000 fa48 	bl	8005f30 <raise>
 8005aa0:	2001      	movs	r0, #1
 8005aa2:	f000 fb5b 	bl	800615c <_exit>
	...

08005aa8 <__sflush_r>:
 8005aa8:	898a      	ldrh	r2, [r1, #12]
 8005aaa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005aae:	4605      	mov	r5, r0
 8005ab0:	0710      	lsls	r0, r2, #28
 8005ab2:	460c      	mov	r4, r1
 8005ab4:	d458      	bmi.n	8005b68 <__sflush_r+0xc0>
 8005ab6:	684b      	ldr	r3, [r1, #4]
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	dc05      	bgt.n	8005ac8 <__sflush_r+0x20>
 8005abc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	dc02      	bgt.n	8005ac8 <__sflush_r+0x20>
 8005ac2:	2000      	movs	r0, #0
 8005ac4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005ac8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005aca:	2e00      	cmp	r6, #0
 8005acc:	d0f9      	beq.n	8005ac2 <__sflush_r+0x1a>
 8005ace:	2300      	movs	r3, #0
 8005ad0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005ad4:	682f      	ldr	r7, [r5, #0]
 8005ad6:	602b      	str	r3, [r5, #0]
 8005ad8:	d032      	beq.n	8005b40 <__sflush_r+0x98>
 8005ada:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005adc:	89a3      	ldrh	r3, [r4, #12]
 8005ade:	075a      	lsls	r2, r3, #29
 8005ae0:	d505      	bpl.n	8005aee <__sflush_r+0x46>
 8005ae2:	6863      	ldr	r3, [r4, #4]
 8005ae4:	1ac0      	subs	r0, r0, r3
 8005ae6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005ae8:	b10b      	cbz	r3, 8005aee <__sflush_r+0x46>
 8005aea:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005aec:	1ac0      	subs	r0, r0, r3
 8005aee:	2300      	movs	r3, #0
 8005af0:	4602      	mov	r2, r0
 8005af2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005af4:	6a21      	ldr	r1, [r4, #32]
 8005af6:	4628      	mov	r0, r5
 8005af8:	47b0      	blx	r6
 8005afa:	1c43      	adds	r3, r0, #1
 8005afc:	89a3      	ldrh	r3, [r4, #12]
 8005afe:	d106      	bne.n	8005b0e <__sflush_r+0x66>
 8005b00:	6829      	ldr	r1, [r5, #0]
 8005b02:	291d      	cmp	r1, #29
 8005b04:	d82c      	bhi.n	8005b60 <__sflush_r+0xb8>
 8005b06:	4a2a      	ldr	r2, [pc, #168]	; (8005bb0 <__sflush_r+0x108>)
 8005b08:	40ca      	lsrs	r2, r1
 8005b0a:	07d6      	lsls	r6, r2, #31
 8005b0c:	d528      	bpl.n	8005b60 <__sflush_r+0xb8>
 8005b0e:	2200      	movs	r2, #0
 8005b10:	6062      	str	r2, [r4, #4]
 8005b12:	04d9      	lsls	r1, r3, #19
 8005b14:	6922      	ldr	r2, [r4, #16]
 8005b16:	6022      	str	r2, [r4, #0]
 8005b18:	d504      	bpl.n	8005b24 <__sflush_r+0x7c>
 8005b1a:	1c42      	adds	r2, r0, #1
 8005b1c:	d101      	bne.n	8005b22 <__sflush_r+0x7a>
 8005b1e:	682b      	ldr	r3, [r5, #0]
 8005b20:	b903      	cbnz	r3, 8005b24 <__sflush_r+0x7c>
 8005b22:	6560      	str	r0, [r4, #84]	; 0x54
 8005b24:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005b26:	602f      	str	r7, [r5, #0]
 8005b28:	2900      	cmp	r1, #0
 8005b2a:	d0ca      	beq.n	8005ac2 <__sflush_r+0x1a>
 8005b2c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005b30:	4299      	cmp	r1, r3
 8005b32:	d002      	beq.n	8005b3a <__sflush_r+0x92>
 8005b34:	4628      	mov	r0, r5
 8005b36:	f7fd fe71 	bl	800381c <_free_r>
 8005b3a:	2000      	movs	r0, #0
 8005b3c:	6360      	str	r0, [r4, #52]	; 0x34
 8005b3e:	e7c1      	b.n	8005ac4 <__sflush_r+0x1c>
 8005b40:	6a21      	ldr	r1, [r4, #32]
 8005b42:	2301      	movs	r3, #1
 8005b44:	4628      	mov	r0, r5
 8005b46:	47b0      	blx	r6
 8005b48:	1c41      	adds	r1, r0, #1
 8005b4a:	d1c7      	bne.n	8005adc <__sflush_r+0x34>
 8005b4c:	682b      	ldr	r3, [r5, #0]
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d0c4      	beq.n	8005adc <__sflush_r+0x34>
 8005b52:	2b1d      	cmp	r3, #29
 8005b54:	d001      	beq.n	8005b5a <__sflush_r+0xb2>
 8005b56:	2b16      	cmp	r3, #22
 8005b58:	d101      	bne.n	8005b5e <__sflush_r+0xb6>
 8005b5a:	602f      	str	r7, [r5, #0]
 8005b5c:	e7b1      	b.n	8005ac2 <__sflush_r+0x1a>
 8005b5e:	89a3      	ldrh	r3, [r4, #12]
 8005b60:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005b64:	81a3      	strh	r3, [r4, #12]
 8005b66:	e7ad      	b.n	8005ac4 <__sflush_r+0x1c>
 8005b68:	690f      	ldr	r7, [r1, #16]
 8005b6a:	2f00      	cmp	r7, #0
 8005b6c:	d0a9      	beq.n	8005ac2 <__sflush_r+0x1a>
 8005b6e:	0793      	lsls	r3, r2, #30
 8005b70:	680e      	ldr	r6, [r1, #0]
 8005b72:	bf08      	it	eq
 8005b74:	694b      	ldreq	r3, [r1, #20]
 8005b76:	600f      	str	r7, [r1, #0]
 8005b78:	bf18      	it	ne
 8005b7a:	2300      	movne	r3, #0
 8005b7c:	eba6 0807 	sub.w	r8, r6, r7
 8005b80:	608b      	str	r3, [r1, #8]
 8005b82:	f1b8 0f00 	cmp.w	r8, #0
 8005b86:	dd9c      	ble.n	8005ac2 <__sflush_r+0x1a>
 8005b88:	6a21      	ldr	r1, [r4, #32]
 8005b8a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005b8c:	4643      	mov	r3, r8
 8005b8e:	463a      	mov	r2, r7
 8005b90:	4628      	mov	r0, r5
 8005b92:	47b0      	blx	r6
 8005b94:	2800      	cmp	r0, #0
 8005b96:	dc06      	bgt.n	8005ba6 <__sflush_r+0xfe>
 8005b98:	89a3      	ldrh	r3, [r4, #12]
 8005b9a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005b9e:	81a3      	strh	r3, [r4, #12]
 8005ba0:	f04f 30ff 	mov.w	r0, #4294967295
 8005ba4:	e78e      	b.n	8005ac4 <__sflush_r+0x1c>
 8005ba6:	4407      	add	r7, r0
 8005ba8:	eba8 0800 	sub.w	r8, r8, r0
 8005bac:	e7e9      	b.n	8005b82 <__sflush_r+0xda>
 8005bae:	bf00      	nop
 8005bb0:	20400001 	.word	0x20400001

08005bb4 <_fflush_r>:
 8005bb4:	b538      	push	{r3, r4, r5, lr}
 8005bb6:	690b      	ldr	r3, [r1, #16]
 8005bb8:	4605      	mov	r5, r0
 8005bba:	460c      	mov	r4, r1
 8005bbc:	b913      	cbnz	r3, 8005bc4 <_fflush_r+0x10>
 8005bbe:	2500      	movs	r5, #0
 8005bc0:	4628      	mov	r0, r5
 8005bc2:	bd38      	pop	{r3, r4, r5, pc}
 8005bc4:	b118      	cbz	r0, 8005bce <_fflush_r+0x1a>
 8005bc6:	6983      	ldr	r3, [r0, #24]
 8005bc8:	b90b      	cbnz	r3, 8005bce <_fflush_r+0x1a>
 8005bca:	f000 f887 	bl	8005cdc <__sinit>
 8005bce:	4b14      	ldr	r3, [pc, #80]	; (8005c20 <_fflush_r+0x6c>)
 8005bd0:	429c      	cmp	r4, r3
 8005bd2:	d11b      	bne.n	8005c0c <_fflush_r+0x58>
 8005bd4:	686c      	ldr	r4, [r5, #4]
 8005bd6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d0ef      	beq.n	8005bbe <_fflush_r+0xa>
 8005bde:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005be0:	07d0      	lsls	r0, r2, #31
 8005be2:	d404      	bmi.n	8005bee <_fflush_r+0x3a>
 8005be4:	0599      	lsls	r1, r3, #22
 8005be6:	d402      	bmi.n	8005bee <_fflush_r+0x3a>
 8005be8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005bea:	f7ff fd1a 	bl	8005622 <__retarget_lock_acquire_recursive>
 8005bee:	4628      	mov	r0, r5
 8005bf0:	4621      	mov	r1, r4
 8005bf2:	f7ff ff59 	bl	8005aa8 <__sflush_r>
 8005bf6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005bf8:	07da      	lsls	r2, r3, #31
 8005bfa:	4605      	mov	r5, r0
 8005bfc:	d4e0      	bmi.n	8005bc0 <_fflush_r+0xc>
 8005bfe:	89a3      	ldrh	r3, [r4, #12]
 8005c00:	059b      	lsls	r3, r3, #22
 8005c02:	d4dd      	bmi.n	8005bc0 <_fflush_r+0xc>
 8005c04:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005c06:	f7ff fd0d 	bl	8005624 <__retarget_lock_release_recursive>
 8005c0a:	e7d9      	b.n	8005bc0 <_fflush_r+0xc>
 8005c0c:	4b05      	ldr	r3, [pc, #20]	; (8005c24 <_fflush_r+0x70>)
 8005c0e:	429c      	cmp	r4, r3
 8005c10:	d101      	bne.n	8005c16 <_fflush_r+0x62>
 8005c12:	68ac      	ldr	r4, [r5, #8]
 8005c14:	e7df      	b.n	8005bd6 <_fflush_r+0x22>
 8005c16:	4b04      	ldr	r3, [pc, #16]	; (8005c28 <_fflush_r+0x74>)
 8005c18:	429c      	cmp	r4, r3
 8005c1a:	bf08      	it	eq
 8005c1c:	68ec      	ldreq	r4, [r5, #12]
 8005c1e:	e7da      	b.n	8005bd6 <_fflush_r+0x22>
 8005c20:	0800652c 	.word	0x0800652c
 8005c24:	0800654c 	.word	0x0800654c
 8005c28:	0800650c 	.word	0x0800650c

08005c2c <std>:
 8005c2c:	2300      	movs	r3, #0
 8005c2e:	b510      	push	{r4, lr}
 8005c30:	4604      	mov	r4, r0
 8005c32:	e9c0 3300 	strd	r3, r3, [r0]
 8005c36:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005c3a:	6083      	str	r3, [r0, #8]
 8005c3c:	8181      	strh	r1, [r0, #12]
 8005c3e:	6643      	str	r3, [r0, #100]	; 0x64
 8005c40:	81c2      	strh	r2, [r0, #14]
 8005c42:	6183      	str	r3, [r0, #24]
 8005c44:	4619      	mov	r1, r3
 8005c46:	2208      	movs	r2, #8
 8005c48:	305c      	adds	r0, #92	; 0x5c
 8005c4a:	f7fd fdc9 	bl	80037e0 <memset>
 8005c4e:	4b05      	ldr	r3, [pc, #20]	; (8005c64 <std+0x38>)
 8005c50:	6263      	str	r3, [r4, #36]	; 0x24
 8005c52:	4b05      	ldr	r3, [pc, #20]	; (8005c68 <std+0x3c>)
 8005c54:	62a3      	str	r3, [r4, #40]	; 0x28
 8005c56:	4b05      	ldr	r3, [pc, #20]	; (8005c6c <std+0x40>)
 8005c58:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005c5a:	4b05      	ldr	r3, [pc, #20]	; (8005c70 <std+0x44>)
 8005c5c:	6224      	str	r4, [r4, #32]
 8005c5e:	6323      	str	r3, [r4, #48]	; 0x30
 8005c60:	bd10      	pop	{r4, pc}
 8005c62:	bf00      	nop
 8005c64:	08005f69 	.word	0x08005f69
 8005c68:	08005f8b 	.word	0x08005f8b
 8005c6c:	08005fc3 	.word	0x08005fc3
 8005c70:	08005fe7 	.word	0x08005fe7

08005c74 <_cleanup_r>:
 8005c74:	4901      	ldr	r1, [pc, #4]	; (8005c7c <_cleanup_r+0x8>)
 8005c76:	f000 b8af 	b.w	8005dd8 <_fwalk_reent>
 8005c7a:	bf00      	nop
 8005c7c:	08005bb5 	.word	0x08005bb5

08005c80 <__sfmoreglue>:
 8005c80:	b570      	push	{r4, r5, r6, lr}
 8005c82:	2268      	movs	r2, #104	; 0x68
 8005c84:	1e4d      	subs	r5, r1, #1
 8005c86:	4355      	muls	r5, r2
 8005c88:	460e      	mov	r6, r1
 8005c8a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005c8e:	f7fd fe31 	bl	80038f4 <_malloc_r>
 8005c92:	4604      	mov	r4, r0
 8005c94:	b140      	cbz	r0, 8005ca8 <__sfmoreglue+0x28>
 8005c96:	2100      	movs	r1, #0
 8005c98:	e9c0 1600 	strd	r1, r6, [r0]
 8005c9c:	300c      	adds	r0, #12
 8005c9e:	60a0      	str	r0, [r4, #8]
 8005ca0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005ca4:	f7fd fd9c 	bl	80037e0 <memset>
 8005ca8:	4620      	mov	r0, r4
 8005caa:	bd70      	pop	{r4, r5, r6, pc}

08005cac <__sfp_lock_acquire>:
 8005cac:	4801      	ldr	r0, [pc, #4]	; (8005cb4 <__sfp_lock_acquire+0x8>)
 8005cae:	f7ff bcb8 	b.w	8005622 <__retarget_lock_acquire_recursive>
 8005cb2:	bf00      	nop
 8005cb4:	200006b9 	.word	0x200006b9

08005cb8 <__sfp_lock_release>:
 8005cb8:	4801      	ldr	r0, [pc, #4]	; (8005cc0 <__sfp_lock_release+0x8>)
 8005cba:	f7ff bcb3 	b.w	8005624 <__retarget_lock_release_recursive>
 8005cbe:	bf00      	nop
 8005cc0:	200006b9 	.word	0x200006b9

08005cc4 <__sinit_lock_acquire>:
 8005cc4:	4801      	ldr	r0, [pc, #4]	; (8005ccc <__sinit_lock_acquire+0x8>)
 8005cc6:	f7ff bcac 	b.w	8005622 <__retarget_lock_acquire_recursive>
 8005cca:	bf00      	nop
 8005ccc:	200006ba 	.word	0x200006ba

08005cd0 <__sinit_lock_release>:
 8005cd0:	4801      	ldr	r0, [pc, #4]	; (8005cd8 <__sinit_lock_release+0x8>)
 8005cd2:	f7ff bca7 	b.w	8005624 <__retarget_lock_release_recursive>
 8005cd6:	bf00      	nop
 8005cd8:	200006ba 	.word	0x200006ba

08005cdc <__sinit>:
 8005cdc:	b510      	push	{r4, lr}
 8005cde:	4604      	mov	r4, r0
 8005ce0:	f7ff fff0 	bl	8005cc4 <__sinit_lock_acquire>
 8005ce4:	69a3      	ldr	r3, [r4, #24]
 8005ce6:	b11b      	cbz	r3, 8005cf0 <__sinit+0x14>
 8005ce8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005cec:	f7ff bff0 	b.w	8005cd0 <__sinit_lock_release>
 8005cf0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005cf4:	6523      	str	r3, [r4, #80]	; 0x50
 8005cf6:	4b13      	ldr	r3, [pc, #76]	; (8005d44 <__sinit+0x68>)
 8005cf8:	4a13      	ldr	r2, [pc, #76]	; (8005d48 <__sinit+0x6c>)
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	62a2      	str	r2, [r4, #40]	; 0x28
 8005cfe:	42a3      	cmp	r3, r4
 8005d00:	bf04      	itt	eq
 8005d02:	2301      	moveq	r3, #1
 8005d04:	61a3      	streq	r3, [r4, #24]
 8005d06:	4620      	mov	r0, r4
 8005d08:	f000 f820 	bl	8005d4c <__sfp>
 8005d0c:	6060      	str	r0, [r4, #4]
 8005d0e:	4620      	mov	r0, r4
 8005d10:	f000 f81c 	bl	8005d4c <__sfp>
 8005d14:	60a0      	str	r0, [r4, #8]
 8005d16:	4620      	mov	r0, r4
 8005d18:	f000 f818 	bl	8005d4c <__sfp>
 8005d1c:	2200      	movs	r2, #0
 8005d1e:	60e0      	str	r0, [r4, #12]
 8005d20:	2104      	movs	r1, #4
 8005d22:	6860      	ldr	r0, [r4, #4]
 8005d24:	f7ff ff82 	bl	8005c2c <std>
 8005d28:	68a0      	ldr	r0, [r4, #8]
 8005d2a:	2201      	movs	r2, #1
 8005d2c:	2109      	movs	r1, #9
 8005d2e:	f7ff ff7d 	bl	8005c2c <std>
 8005d32:	68e0      	ldr	r0, [r4, #12]
 8005d34:	2202      	movs	r2, #2
 8005d36:	2112      	movs	r1, #18
 8005d38:	f7ff ff78 	bl	8005c2c <std>
 8005d3c:	2301      	movs	r3, #1
 8005d3e:	61a3      	str	r3, [r4, #24]
 8005d40:	e7d2      	b.n	8005ce8 <__sinit+0xc>
 8005d42:	bf00      	nop
 8005d44:	08006190 	.word	0x08006190
 8005d48:	08005c75 	.word	0x08005c75

08005d4c <__sfp>:
 8005d4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d4e:	4607      	mov	r7, r0
 8005d50:	f7ff ffac 	bl	8005cac <__sfp_lock_acquire>
 8005d54:	4b1e      	ldr	r3, [pc, #120]	; (8005dd0 <__sfp+0x84>)
 8005d56:	681e      	ldr	r6, [r3, #0]
 8005d58:	69b3      	ldr	r3, [r6, #24]
 8005d5a:	b913      	cbnz	r3, 8005d62 <__sfp+0x16>
 8005d5c:	4630      	mov	r0, r6
 8005d5e:	f7ff ffbd 	bl	8005cdc <__sinit>
 8005d62:	3648      	adds	r6, #72	; 0x48
 8005d64:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005d68:	3b01      	subs	r3, #1
 8005d6a:	d503      	bpl.n	8005d74 <__sfp+0x28>
 8005d6c:	6833      	ldr	r3, [r6, #0]
 8005d6e:	b30b      	cbz	r3, 8005db4 <__sfp+0x68>
 8005d70:	6836      	ldr	r6, [r6, #0]
 8005d72:	e7f7      	b.n	8005d64 <__sfp+0x18>
 8005d74:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005d78:	b9d5      	cbnz	r5, 8005db0 <__sfp+0x64>
 8005d7a:	4b16      	ldr	r3, [pc, #88]	; (8005dd4 <__sfp+0x88>)
 8005d7c:	60e3      	str	r3, [r4, #12]
 8005d7e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005d82:	6665      	str	r5, [r4, #100]	; 0x64
 8005d84:	f7ff fc4c 	bl	8005620 <__retarget_lock_init_recursive>
 8005d88:	f7ff ff96 	bl	8005cb8 <__sfp_lock_release>
 8005d8c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005d90:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8005d94:	6025      	str	r5, [r4, #0]
 8005d96:	61a5      	str	r5, [r4, #24]
 8005d98:	2208      	movs	r2, #8
 8005d9a:	4629      	mov	r1, r5
 8005d9c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005da0:	f7fd fd1e 	bl	80037e0 <memset>
 8005da4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005da8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005dac:	4620      	mov	r0, r4
 8005dae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005db0:	3468      	adds	r4, #104	; 0x68
 8005db2:	e7d9      	b.n	8005d68 <__sfp+0x1c>
 8005db4:	2104      	movs	r1, #4
 8005db6:	4638      	mov	r0, r7
 8005db8:	f7ff ff62 	bl	8005c80 <__sfmoreglue>
 8005dbc:	4604      	mov	r4, r0
 8005dbe:	6030      	str	r0, [r6, #0]
 8005dc0:	2800      	cmp	r0, #0
 8005dc2:	d1d5      	bne.n	8005d70 <__sfp+0x24>
 8005dc4:	f7ff ff78 	bl	8005cb8 <__sfp_lock_release>
 8005dc8:	230c      	movs	r3, #12
 8005dca:	603b      	str	r3, [r7, #0]
 8005dcc:	e7ee      	b.n	8005dac <__sfp+0x60>
 8005dce:	bf00      	nop
 8005dd0:	08006190 	.word	0x08006190
 8005dd4:	ffff0001 	.word	0xffff0001

08005dd8 <_fwalk_reent>:
 8005dd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005ddc:	4606      	mov	r6, r0
 8005dde:	4688      	mov	r8, r1
 8005de0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005de4:	2700      	movs	r7, #0
 8005de6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005dea:	f1b9 0901 	subs.w	r9, r9, #1
 8005dee:	d505      	bpl.n	8005dfc <_fwalk_reent+0x24>
 8005df0:	6824      	ldr	r4, [r4, #0]
 8005df2:	2c00      	cmp	r4, #0
 8005df4:	d1f7      	bne.n	8005de6 <_fwalk_reent+0xe>
 8005df6:	4638      	mov	r0, r7
 8005df8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005dfc:	89ab      	ldrh	r3, [r5, #12]
 8005dfe:	2b01      	cmp	r3, #1
 8005e00:	d907      	bls.n	8005e12 <_fwalk_reent+0x3a>
 8005e02:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005e06:	3301      	adds	r3, #1
 8005e08:	d003      	beq.n	8005e12 <_fwalk_reent+0x3a>
 8005e0a:	4629      	mov	r1, r5
 8005e0c:	4630      	mov	r0, r6
 8005e0e:	47c0      	blx	r8
 8005e10:	4307      	orrs	r7, r0
 8005e12:	3568      	adds	r5, #104	; 0x68
 8005e14:	e7e9      	b.n	8005dea <_fwalk_reent+0x12>

08005e16 <__swhatbuf_r>:
 8005e16:	b570      	push	{r4, r5, r6, lr}
 8005e18:	460e      	mov	r6, r1
 8005e1a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e1e:	2900      	cmp	r1, #0
 8005e20:	b096      	sub	sp, #88	; 0x58
 8005e22:	4614      	mov	r4, r2
 8005e24:	461d      	mov	r5, r3
 8005e26:	da08      	bge.n	8005e3a <__swhatbuf_r+0x24>
 8005e28:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8005e2c:	2200      	movs	r2, #0
 8005e2e:	602a      	str	r2, [r5, #0]
 8005e30:	061a      	lsls	r2, r3, #24
 8005e32:	d410      	bmi.n	8005e56 <__swhatbuf_r+0x40>
 8005e34:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005e38:	e00e      	b.n	8005e58 <__swhatbuf_r+0x42>
 8005e3a:	466a      	mov	r2, sp
 8005e3c:	f000 f8fa 	bl	8006034 <_fstat_r>
 8005e40:	2800      	cmp	r0, #0
 8005e42:	dbf1      	blt.n	8005e28 <__swhatbuf_r+0x12>
 8005e44:	9a01      	ldr	r2, [sp, #4]
 8005e46:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005e4a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005e4e:	425a      	negs	r2, r3
 8005e50:	415a      	adcs	r2, r3
 8005e52:	602a      	str	r2, [r5, #0]
 8005e54:	e7ee      	b.n	8005e34 <__swhatbuf_r+0x1e>
 8005e56:	2340      	movs	r3, #64	; 0x40
 8005e58:	2000      	movs	r0, #0
 8005e5a:	6023      	str	r3, [r4, #0]
 8005e5c:	b016      	add	sp, #88	; 0x58
 8005e5e:	bd70      	pop	{r4, r5, r6, pc}

08005e60 <__smakebuf_r>:
 8005e60:	898b      	ldrh	r3, [r1, #12]
 8005e62:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005e64:	079d      	lsls	r5, r3, #30
 8005e66:	4606      	mov	r6, r0
 8005e68:	460c      	mov	r4, r1
 8005e6a:	d507      	bpl.n	8005e7c <__smakebuf_r+0x1c>
 8005e6c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005e70:	6023      	str	r3, [r4, #0]
 8005e72:	6123      	str	r3, [r4, #16]
 8005e74:	2301      	movs	r3, #1
 8005e76:	6163      	str	r3, [r4, #20]
 8005e78:	b002      	add	sp, #8
 8005e7a:	bd70      	pop	{r4, r5, r6, pc}
 8005e7c:	ab01      	add	r3, sp, #4
 8005e7e:	466a      	mov	r2, sp
 8005e80:	f7ff ffc9 	bl	8005e16 <__swhatbuf_r>
 8005e84:	9900      	ldr	r1, [sp, #0]
 8005e86:	4605      	mov	r5, r0
 8005e88:	4630      	mov	r0, r6
 8005e8a:	f7fd fd33 	bl	80038f4 <_malloc_r>
 8005e8e:	b948      	cbnz	r0, 8005ea4 <__smakebuf_r+0x44>
 8005e90:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005e94:	059a      	lsls	r2, r3, #22
 8005e96:	d4ef      	bmi.n	8005e78 <__smakebuf_r+0x18>
 8005e98:	f023 0303 	bic.w	r3, r3, #3
 8005e9c:	f043 0302 	orr.w	r3, r3, #2
 8005ea0:	81a3      	strh	r3, [r4, #12]
 8005ea2:	e7e3      	b.n	8005e6c <__smakebuf_r+0xc>
 8005ea4:	4b0d      	ldr	r3, [pc, #52]	; (8005edc <__smakebuf_r+0x7c>)
 8005ea6:	62b3      	str	r3, [r6, #40]	; 0x28
 8005ea8:	89a3      	ldrh	r3, [r4, #12]
 8005eaa:	6020      	str	r0, [r4, #0]
 8005eac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005eb0:	81a3      	strh	r3, [r4, #12]
 8005eb2:	9b00      	ldr	r3, [sp, #0]
 8005eb4:	6163      	str	r3, [r4, #20]
 8005eb6:	9b01      	ldr	r3, [sp, #4]
 8005eb8:	6120      	str	r0, [r4, #16]
 8005eba:	b15b      	cbz	r3, 8005ed4 <__smakebuf_r+0x74>
 8005ebc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005ec0:	4630      	mov	r0, r6
 8005ec2:	f000 f8c9 	bl	8006058 <_isatty_r>
 8005ec6:	b128      	cbz	r0, 8005ed4 <__smakebuf_r+0x74>
 8005ec8:	89a3      	ldrh	r3, [r4, #12]
 8005eca:	f023 0303 	bic.w	r3, r3, #3
 8005ece:	f043 0301 	orr.w	r3, r3, #1
 8005ed2:	81a3      	strh	r3, [r4, #12]
 8005ed4:	89a0      	ldrh	r0, [r4, #12]
 8005ed6:	4305      	orrs	r5, r0
 8005ed8:	81a5      	strh	r5, [r4, #12]
 8005eda:	e7cd      	b.n	8005e78 <__smakebuf_r+0x18>
 8005edc:	08005c75 	.word	0x08005c75

08005ee0 <_raise_r>:
 8005ee0:	291f      	cmp	r1, #31
 8005ee2:	b538      	push	{r3, r4, r5, lr}
 8005ee4:	4604      	mov	r4, r0
 8005ee6:	460d      	mov	r5, r1
 8005ee8:	d904      	bls.n	8005ef4 <_raise_r+0x14>
 8005eea:	2316      	movs	r3, #22
 8005eec:	6003      	str	r3, [r0, #0]
 8005eee:	f04f 30ff 	mov.w	r0, #4294967295
 8005ef2:	bd38      	pop	{r3, r4, r5, pc}
 8005ef4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8005ef6:	b112      	cbz	r2, 8005efe <_raise_r+0x1e>
 8005ef8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005efc:	b94b      	cbnz	r3, 8005f12 <_raise_r+0x32>
 8005efe:	4620      	mov	r0, r4
 8005f00:	f000 f830 	bl	8005f64 <_getpid_r>
 8005f04:	462a      	mov	r2, r5
 8005f06:	4601      	mov	r1, r0
 8005f08:	4620      	mov	r0, r4
 8005f0a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005f0e:	f000 b817 	b.w	8005f40 <_kill_r>
 8005f12:	2b01      	cmp	r3, #1
 8005f14:	d00a      	beq.n	8005f2c <_raise_r+0x4c>
 8005f16:	1c59      	adds	r1, r3, #1
 8005f18:	d103      	bne.n	8005f22 <_raise_r+0x42>
 8005f1a:	2316      	movs	r3, #22
 8005f1c:	6003      	str	r3, [r0, #0]
 8005f1e:	2001      	movs	r0, #1
 8005f20:	e7e7      	b.n	8005ef2 <_raise_r+0x12>
 8005f22:	2400      	movs	r4, #0
 8005f24:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8005f28:	4628      	mov	r0, r5
 8005f2a:	4798      	blx	r3
 8005f2c:	2000      	movs	r0, #0
 8005f2e:	e7e0      	b.n	8005ef2 <_raise_r+0x12>

08005f30 <raise>:
 8005f30:	4b02      	ldr	r3, [pc, #8]	; (8005f3c <raise+0xc>)
 8005f32:	4601      	mov	r1, r0
 8005f34:	6818      	ldr	r0, [r3, #0]
 8005f36:	f7ff bfd3 	b.w	8005ee0 <_raise_r>
 8005f3a:	bf00      	nop
 8005f3c:	2000000c 	.word	0x2000000c

08005f40 <_kill_r>:
 8005f40:	b538      	push	{r3, r4, r5, lr}
 8005f42:	4d07      	ldr	r5, [pc, #28]	; (8005f60 <_kill_r+0x20>)
 8005f44:	2300      	movs	r3, #0
 8005f46:	4604      	mov	r4, r0
 8005f48:	4608      	mov	r0, r1
 8005f4a:	4611      	mov	r1, r2
 8005f4c:	602b      	str	r3, [r5, #0]
 8005f4e:	f000 f8d7 	bl	8006100 <_kill>
 8005f52:	1c43      	adds	r3, r0, #1
 8005f54:	d102      	bne.n	8005f5c <_kill_r+0x1c>
 8005f56:	682b      	ldr	r3, [r5, #0]
 8005f58:	b103      	cbz	r3, 8005f5c <_kill_r+0x1c>
 8005f5a:	6023      	str	r3, [r4, #0]
 8005f5c:	bd38      	pop	{r3, r4, r5, pc}
 8005f5e:	bf00      	nop
 8005f60:	200006b4 	.word	0x200006b4

08005f64 <_getpid_r>:
 8005f64:	f000 b8bc 	b.w	80060e0 <_getpid>

08005f68 <__sread>:
 8005f68:	b510      	push	{r4, lr}
 8005f6a:	460c      	mov	r4, r1
 8005f6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005f70:	f000 f894 	bl	800609c <_read_r>
 8005f74:	2800      	cmp	r0, #0
 8005f76:	bfab      	itete	ge
 8005f78:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005f7a:	89a3      	ldrhlt	r3, [r4, #12]
 8005f7c:	181b      	addge	r3, r3, r0
 8005f7e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005f82:	bfac      	ite	ge
 8005f84:	6563      	strge	r3, [r4, #84]	; 0x54
 8005f86:	81a3      	strhlt	r3, [r4, #12]
 8005f88:	bd10      	pop	{r4, pc}

08005f8a <__swrite>:
 8005f8a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005f8e:	461f      	mov	r7, r3
 8005f90:	898b      	ldrh	r3, [r1, #12]
 8005f92:	05db      	lsls	r3, r3, #23
 8005f94:	4605      	mov	r5, r0
 8005f96:	460c      	mov	r4, r1
 8005f98:	4616      	mov	r6, r2
 8005f9a:	d505      	bpl.n	8005fa8 <__swrite+0x1e>
 8005f9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005fa0:	2302      	movs	r3, #2
 8005fa2:	2200      	movs	r2, #0
 8005fa4:	f000 f868 	bl	8006078 <_lseek_r>
 8005fa8:	89a3      	ldrh	r3, [r4, #12]
 8005faa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005fae:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005fb2:	81a3      	strh	r3, [r4, #12]
 8005fb4:	4632      	mov	r2, r6
 8005fb6:	463b      	mov	r3, r7
 8005fb8:	4628      	mov	r0, r5
 8005fba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005fbe:	f000 b817 	b.w	8005ff0 <_write_r>

08005fc2 <__sseek>:
 8005fc2:	b510      	push	{r4, lr}
 8005fc4:	460c      	mov	r4, r1
 8005fc6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005fca:	f000 f855 	bl	8006078 <_lseek_r>
 8005fce:	1c43      	adds	r3, r0, #1
 8005fd0:	89a3      	ldrh	r3, [r4, #12]
 8005fd2:	bf15      	itete	ne
 8005fd4:	6560      	strne	r0, [r4, #84]	; 0x54
 8005fd6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005fda:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005fde:	81a3      	strheq	r3, [r4, #12]
 8005fe0:	bf18      	it	ne
 8005fe2:	81a3      	strhne	r3, [r4, #12]
 8005fe4:	bd10      	pop	{r4, pc}

08005fe6 <__sclose>:
 8005fe6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005fea:	f000 b813 	b.w	8006014 <_close_r>
	...

08005ff0 <_write_r>:
 8005ff0:	b538      	push	{r3, r4, r5, lr}
 8005ff2:	4d07      	ldr	r5, [pc, #28]	; (8006010 <_write_r+0x20>)
 8005ff4:	4604      	mov	r4, r0
 8005ff6:	4608      	mov	r0, r1
 8005ff8:	4611      	mov	r1, r2
 8005ffa:	2200      	movs	r2, #0
 8005ffc:	602a      	str	r2, [r5, #0]
 8005ffe:	461a      	mov	r2, r3
 8006000:	f000 f8a4 	bl	800614c <_write>
 8006004:	1c43      	adds	r3, r0, #1
 8006006:	d102      	bne.n	800600e <_write_r+0x1e>
 8006008:	682b      	ldr	r3, [r5, #0]
 800600a:	b103      	cbz	r3, 800600e <_write_r+0x1e>
 800600c:	6023      	str	r3, [r4, #0]
 800600e:	bd38      	pop	{r3, r4, r5, pc}
 8006010:	200006b4 	.word	0x200006b4

08006014 <_close_r>:
 8006014:	b538      	push	{r3, r4, r5, lr}
 8006016:	4d06      	ldr	r5, [pc, #24]	; (8006030 <_close_r+0x1c>)
 8006018:	2300      	movs	r3, #0
 800601a:	4604      	mov	r4, r0
 800601c:	4608      	mov	r0, r1
 800601e:	602b      	str	r3, [r5, #0]
 8006020:	f000 f84e 	bl	80060c0 <_close>
 8006024:	1c43      	adds	r3, r0, #1
 8006026:	d102      	bne.n	800602e <_close_r+0x1a>
 8006028:	682b      	ldr	r3, [r5, #0]
 800602a:	b103      	cbz	r3, 800602e <_close_r+0x1a>
 800602c:	6023      	str	r3, [r4, #0]
 800602e:	bd38      	pop	{r3, r4, r5, pc}
 8006030:	200006b4 	.word	0x200006b4

08006034 <_fstat_r>:
 8006034:	b538      	push	{r3, r4, r5, lr}
 8006036:	4d07      	ldr	r5, [pc, #28]	; (8006054 <_fstat_r+0x20>)
 8006038:	2300      	movs	r3, #0
 800603a:	4604      	mov	r4, r0
 800603c:	4608      	mov	r0, r1
 800603e:	4611      	mov	r1, r2
 8006040:	602b      	str	r3, [r5, #0]
 8006042:	f000 f845 	bl	80060d0 <_fstat>
 8006046:	1c43      	adds	r3, r0, #1
 8006048:	d102      	bne.n	8006050 <_fstat_r+0x1c>
 800604a:	682b      	ldr	r3, [r5, #0]
 800604c:	b103      	cbz	r3, 8006050 <_fstat_r+0x1c>
 800604e:	6023      	str	r3, [r4, #0]
 8006050:	bd38      	pop	{r3, r4, r5, pc}
 8006052:	bf00      	nop
 8006054:	200006b4 	.word	0x200006b4

08006058 <_isatty_r>:
 8006058:	b538      	push	{r3, r4, r5, lr}
 800605a:	4d06      	ldr	r5, [pc, #24]	; (8006074 <_isatty_r+0x1c>)
 800605c:	2300      	movs	r3, #0
 800605e:	4604      	mov	r4, r0
 8006060:	4608      	mov	r0, r1
 8006062:	602b      	str	r3, [r5, #0]
 8006064:	f000 f844 	bl	80060f0 <_isatty>
 8006068:	1c43      	adds	r3, r0, #1
 800606a:	d102      	bne.n	8006072 <_isatty_r+0x1a>
 800606c:	682b      	ldr	r3, [r5, #0]
 800606e:	b103      	cbz	r3, 8006072 <_isatty_r+0x1a>
 8006070:	6023      	str	r3, [r4, #0]
 8006072:	bd38      	pop	{r3, r4, r5, pc}
 8006074:	200006b4 	.word	0x200006b4

08006078 <_lseek_r>:
 8006078:	b538      	push	{r3, r4, r5, lr}
 800607a:	4d07      	ldr	r5, [pc, #28]	; (8006098 <_lseek_r+0x20>)
 800607c:	4604      	mov	r4, r0
 800607e:	4608      	mov	r0, r1
 8006080:	4611      	mov	r1, r2
 8006082:	2200      	movs	r2, #0
 8006084:	602a      	str	r2, [r5, #0]
 8006086:	461a      	mov	r2, r3
 8006088:	f000 f842 	bl	8006110 <_lseek>
 800608c:	1c43      	adds	r3, r0, #1
 800608e:	d102      	bne.n	8006096 <_lseek_r+0x1e>
 8006090:	682b      	ldr	r3, [r5, #0]
 8006092:	b103      	cbz	r3, 8006096 <_lseek_r+0x1e>
 8006094:	6023      	str	r3, [r4, #0]
 8006096:	bd38      	pop	{r3, r4, r5, pc}
 8006098:	200006b4 	.word	0x200006b4

0800609c <_read_r>:
 800609c:	b538      	push	{r3, r4, r5, lr}
 800609e:	4d07      	ldr	r5, [pc, #28]	; (80060bc <_read_r+0x20>)
 80060a0:	4604      	mov	r4, r0
 80060a2:	4608      	mov	r0, r1
 80060a4:	4611      	mov	r1, r2
 80060a6:	2200      	movs	r2, #0
 80060a8:	602a      	str	r2, [r5, #0]
 80060aa:	461a      	mov	r2, r3
 80060ac:	f000 f838 	bl	8006120 <_read>
 80060b0:	1c43      	adds	r3, r0, #1
 80060b2:	d102      	bne.n	80060ba <_read_r+0x1e>
 80060b4:	682b      	ldr	r3, [r5, #0]
 80060b6:	b103      	cbz	r3, 80060ba <_read_r+0x1e>
 80060b8:	6023      	str	r3, [r4, #0]
 80060ba:	bd38      	pop	{r3, r4, r5, pc}
 80060bc:	200006b4 	.word	0x200006b4

080060c0 <_close>:
 80060c0:	4b02      	ldr	r3, [pc, #8]	; (80060cc <_close+0xc>)
 80060c2:	2258      	movs	r2, #88	; 0x58
 80060c4:	601a      	str	r2, [r3, #0]
 80060c6:	f04f 30ff 	mov.w	r0, #4294967295
 80060ca:	4770      	bx	lr
 80060cc:	200006b4 	.word	0x200006b4

080060d0 <_fstat>:
 80060d0:	4b02      	ldr	r3, [pc, #8]	; (80060dc <_fstat+0xc>)
 80060d2:	2258      	movs	r2, #88	; 0x58
 80060d4:	601a      	str	r2, [r3, #0]
 80060d6:	f04f 30ff 	mov.w	r0, #4294967295
 80060da:	4770      	bx	lr
 80060dc:	200006b4 	.word	0x200006b4

080060e0 <_getpid>:
 80060e0:	4b02      	ldr	r3, [pc, #8]	; (80060ec <_getpid+0xc>)
 80060e2:	2258      	movs	r2, #88	; 0x58
 80060e4:	601a      	str	r2, [r3, #0]
 80060e6:	f04f 30ff 	mov.w	r0, #4294967295
 80060ea:	4770      	bx	lr
 80060ec:	200006b4 	.word	0x200006b4

080060f0 <_isatty>:
 80060f0:	4b02      	ldr	r3, [pc, #8]	; (80060fc <_isatty+0xc>)
 80060f2:	2258      	movs	r2, #88	; 0x58
 80060f4:	601a      	str	r2, [r3, #0]
 80060f6:	2000      	movs	r0, #0
 80060f8:	4770      	bx	lr
 80060fa:	bf00      	nop
 80060fc:	200006b4 	.word	0x200006b4

08006100 <_kill>:
 8006100:	4b02      	ldr	r3, [pc, #8]	; (800610c <_kill+0xc>)
 8006102:	2258      	movs	r2, #88	; 0x58
 8006104:	601a      	str	r2, [r3, #0]
 8006106:	f04f 30ff 	mov.w	r0, #4294967295
 800610a:	4770      	bx	lr
 800610c:	200006b4 	.word	0x200006b4

08006110 <_lseek>:
 8006110:	4b02      	ldr	r3, [pc, #8]	; (800611c <_lseek+0xc>)
 8006112:	2258      	movs	r2, #88	; 0x58
 8006114:	601a      	str	r2, [r3, #0]
 8006116:	f04f 30ff 	mov.w	r0, #4294967295
 800611a:	4770      	bx	lr
 800611c:	200006b4 	.word	0x200006b4

08006120 <_read>:
 8006120:	4b02      	ldr	r3, [pc, #8]	; (800612c <_read+0xc>)
 8006122:	2258      	movs	r2, #88	; 0x58
 8006124:	601a      	str	r2, [r3, #0]
 8006126:	f04f 30ff 	mov.w	r0, #4294967295
 800612a:	4770      	bx	lr
 800612c:	200006b4 	.word	0x200006b4

08006130 <_sbrk>:
 8006130:	4a04      	ldr	r2, [pc, #16]	; (8006144 <_sbrk+0x14>)
 8006132:	6811      	ldr	r1, [r2, #0]
 8006134:	4603      	mov	r3, r0
 8006136:	b909      	cbnz	r1, 800613c <_sbrk+0xc>
 8006138:	4903      	ldr	r1, [pc, #12]	; (8006148 <_sbrk+0x18>)
 800613a:	6011      	str	r1, [r2, #0]
 800613c:	6810      	ldr	r0, [r2, #0]
 800613e:	4403      	add	r3, r0
 8006140:	6013      	str	r3, [r2, #0]
 8006142:	4770      	bx	lr
 8006144:	200006bc 	.word	0x200006bc
 8006148:	200006c0 	.word	0x200006c0

0800614c <_write>:
 800614c:	4b02      	ldr	r3, [pc, #8]	; (8006158 <_write+0xc>)
 800614e:	2258      	movs	r2, #88	; 0x58
 8006150:	601a      	str	r2, [r3, #0]
 8006152:	f04f 30ff 	mov.w	r0, #4294967295
 8006156:	4770      	bx	lr
 8006158:	200006b4 	.word	0x200006b4

0800615c <_exit>:
 800615c:	e7fe      	b.n	800615c <_exit>
	...

08006160 <_init>:
 8006160:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006162:	bf00      	nop
 8006164:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006166:	bc08      	pop	{r3}
 8006168:	469e      	mov	lr, r3
 800616a:	4770      	bx	lr

0800616c <_fini>:
 800616c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800616e:	bf00      	nop
 8006170:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006172:	bc08      	pop	{r3}
 8006174:	469e      	mov	lr, r3
 8006176:	4770      	bx	lr
