// Seed: 2396607598
module module_0 #(
    parameter id_4 = 32'd7
) (
    output id_1,
    output id_2,
    output id_3,
    output _id_4,
    input id_5,
    output logic id_6
);
  type_12(
      1, !id_5, id_4
  );
  assign id_5 = id_2;
  logic id_7;
  assign id_2 = 1;
  assign id_5[1] = 1;
  type_14(
      {1, id_3[id_4], 1, id_4}, 1, 1'b0
  );
  reg id_8;
  reg id_9;
  assign id_1[1'b0*1'h0-1'b0] = id_3;
  logic id_10;
  initial begin
    id_5 = id_1;
    id_4 <= id_8;
    id_9 <= #1 1'h0;
    if (id_3) id_2 <= id_5;
  end
endmodule
