-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
-- Date        : Wed Feb 14 19:03:18 2018
-- Host        : ispc2016 running 64-bit Ubuntu 14.04.5 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_blk_mem_gen_0_0_sim_netlist.vhdl
-- Design      : design_1_blk_mem_gen_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xcku040-ffva1156-2-e
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 25 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    DOUTADOUT : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOUTPADOUTP : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux is
  signal sel_pipe : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \douta[10]_INST_0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \douta[11]_INST_0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \douta[12]_INST_0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \douta[13]_INST_0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \douta[14]_INST_0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \douta[15]_INST_0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \douta[16]_INST_0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \douta[17]_INST_0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \douta[18]_INST_0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \douta[19]_INST_0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \douta[20]_INST_0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \douta[21]_INST_0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \douta[22]_INST_0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \douta[23]_INST_0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \douta[24]_INST_0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \douta[25]_INST_0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \douta[26]_INST_0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \douta[27]_INST_0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \douta[28]_INST_0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \douta[29]_INST_0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \douta[30]_INST_0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \douta[31]_INST_0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \douta[6]_INST_0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \douta[7]_INST_0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \douta[8]_INST_0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \douta[9]_INST_0\ : label is "soft_lutpair1";
begin
\douta[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => DOUTADOUT(4),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4),
      I2 => sel_pipe,
      O => douta(4)
    );
\douta[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => DOUTADOUT(5),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5),
      I2 => sel_pipe,
      O => douta(5)
    );
\douta[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => DOUTADOUT(6),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6),
      I2 => sel_pipe,
      O => douta(6)
    );
\douta[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => DOUTADOUT(7),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7),
      I2 => sel_pipe,
      O => douta(7)
    );
\douta[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => DOUTPADOUTP(0),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      I2 => sel_pipe,
      O => douta(8)
    );
\douta[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(0),
      I2 => sel_pipe,
      O => douta(9)
    );
\douta[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(1),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(1),
      I2 => sel_pipe,
      O => douta(10)
    );
\douta[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(2),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(2),
      I2 => sel_pipe,
      O => douta(11)
    );
\douta[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(3),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(3),
      I2 => sel_pipe,
      O => douta(12)
    );
\douta[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(4),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(4),
      I2 => sel_pipe,
      O => douta(13)
    );
\douta[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(5),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(5),
      I2 => sel_pipe,
      O => douta(14)
    );
\douta[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(6),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(6),
      I2 => sel_pipe,
      O => douta(15)
    );
\douta[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(7),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(7),
      I2 => sel_pipe,
      O => douta(16)
    );
\douta[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(0),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(0),
      I2 => sel_pipe,
      O => douta(17)
    );
\douta[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(0),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(0),
      I2 => sel_pipe,
      O => douta(18)
    );
\douta[25]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(1),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(1),
      I2 => sel_pipe,
      O => douta(19)
    );
\douta[26]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(2),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(2),
      I2 => sel_pipe,
      O => douta(20)
    );
\douta[27]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(3),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(3),
      I2 => sel_pipe,
      O => douta(21)
    );
\douta[28]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(4),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(4),
      I2 => sel_pipe,
      O => douta(22)
    );
\douta[29]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(5),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(5),
      I2 => sel_pipe,
      O => douta(23)
    );
\douta[30]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(6),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(6),
      I2 => sel_pipe,
      O => douta(24)
    );
\douta[31]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(7),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(7),
      I2 => sel_pipe,
      O => douta(25)
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => DOUTADOUT(0),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0),
      I2 => sel_pipe,
      O => douta(0)
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => DOUTADOUT(1),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1),
      I2 => sel_pipe,
      O => douta(1)
    );
\douta[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => DOUTADOUT(2),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2),
      I2 => sel_pipe,
      O => douta(2)
    );
\douta[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => DOUTADOUT(3),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3),
      I2 => sel_pipe,
      O => douta(3)
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(0),
      Q => sel_pipe,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    sleep : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"4117D1543419F5954116D17436355CDCD8D06424645A8642464AA00112300840",
      INIT_01 => X"15434551736355CDCD8D06424645A8642464AA115D14456B54D3565CD8D46796",
      INIT_02 => X"8D550D8D14340919091909192AAAD456454D0671655045745D0D8D467164115D",
      INIT_03 => X"294090904147D143440450014D3155419C5B553634114D1042716315544119C5",
      INIT_04 => X"D07422A9254200A99208A450022A494200A2602A2580A99217DF354004502898",
      INIT_05 => X"B5B5CB4B1E79817601E608D81340EB921B84CB9295D89F5A24475685F4912745",
      INIT_06 => X"9D5A95F625D5A55F615D5A15F540B4BE17D8F857627D68911F605749102B6B9D",
      INIT_07 => X"91411B91554C00F0A28AA6628AA618A2A9A28AA4A2A828AA91A606A2A8A9AA0A",
      INIT_08 => X"DDDDDDC5F5150679A44644244215F45391411B914D411F515240D1245045F453",
      INIT_09 => X"86652056D5E114D05C6894B8574C045254BA756C045114B8574C0450B413DDDD",
      INIT_0A => X"0A82450037794714754715C5141F2E62441115B45553C624411153455F5C549F",
      INIT_0B => X"1230C71542481C55209471548900430C40C04800C60C0480C07608005C4C40D0",
      INIT_0C => X"0242A2898A88A2C8AA26A282A89A228B22A89A8A10F1815DA8480C40D1110122",
      INIT_0D => X"94CAE66A594840C043D982203143462955E5C5AA485F6AA8489182451C5A9489",
      INIT_0E => X"4C40D9253143248944070D14C31C3A4A0C40C922DB0DC2451CC60E92B31C3649",
      INIT_0F => X"0E100385220C40D1A8157940524B2A405140432CA90C40D010C8330C305C0451",
      INIT_10 => X"10E4103010E020E1120C40D1ACB2A40D14043B031C34100083150D9955110301",
      INIT_11 => X"4B47D5B608427231434440514545C5360802723143404051415F454B03018039",
      INIT_12 => X"57D151360E260D160C0DFC4440D0A22460457D150145E5360882723143484051",
      INIT_13 => X"14441452903408D60D14D909C8D990AC8E590AD9E394C582B982758234501164",
      INIT_14 => X"77BD9901F377755D714591A9D444643966254440040D01D114041744521052D1",
      INIT_15 => X"AAE6696480705C4C40D2157962501C07031C3496646201C81C3A731C36731C32",
      INIT_16 => X"406A90BEBC7E7C3E3C4950C904C14344C0D01015FF403D0012141F514840C7D0",
      INIT_17 => X"55B2D019544056551CC405731C340F310103FF7D50F1011545B41443C3D01954",
      INIT_18 => X"0F2D01567E6D5D8BC2D8536A02250AE86E42E111860CB61C340C552241307D40",
      INIT_19 => X"2D0040D10C40D0B7540070B49557955A1C32C3A1F501B92106D52D4255404151",
      INIT_1A => X"2D05567E6D5D8BC2D8536A02250BE87E43E111860CB61C340D552241306A4155",
      INIT_1B => X"D3F10344314342DD5001C2D2555E557840CB0F87941D2106D52D42554441510F",
      INIT_1C => X"F2422A8F2426ABBDF3F2AA689ABD67D23CBD829F6063D80801F6044504F55D17",
      INIT_1D => X"70E79D591E13710041C11C3664105246A60D990414912063A4D8328FAF242299",
      INIT_1E => X"486595441473799C57C51C344A8A6A8248C239D54E79F59D105360A6A4871395",
      INIT_1F => X"ACADB1B2C2E28840E4796CC8860D023D27421C3465191111051FDE6536701C34",
      INIT_20 => X"0665F2111FC6E45443816B797DA857499AA55D3E416D071D3F2BE14D166442F0",
      INIT_21 => X"55D0F425113F15F5F576FD5D1574256D1559E0F40EB2B2B6C6CB0B8B8A214346",
      INIT_22 => X"A60757FD1E50872195B5F85747DB4104443D06531291151144413424171C3406",
      INIT_23 => X"4757879416D40EB21014096D502D9356944F684840C4575AE75B7D5F61815D1F",
      INIT_24 => X"854159714DB4451C5364441C3475455904273898101C3460757FD1E5DC7D5F75",
      INIT_25 => X"0555D0AA159E51632140559211732D535596D1732962559A91732571559E514C",
      INIT_26 => X"14847445211D114847445211D114445555D0505044343D06DD116E411111A599",
      INIT_27 => X"384000007424190D0D434343410D010E039CC380E430555348542C42A1B74191",
      INIT_28 => X"56B755B754B0C28AC02757075630756322005555485548419544412100555410",
      INIT_29 => X"F2F28DF24CF20E19B1F03555D07419535596D15410504E94445D0B8542042E07",
      INIT_2A => X"A71B970B87866C71480F575B9010DD116642F445A93D1115199BB666D1890548",
      INIT_2B => X"F65599551A901E955F32B35555A966555066404471A955990556F40ACDAAF32B",
      INIT_2C => X"5574116E57D544411574116E57D530D6E53D6E53D6E53D6E4537551F54C62552",
      INIT_2D => X"148D040F5F052A48E7D68574A7168D412ECD9946A58CCD115B5403777777704C",
      INIT_2E => X"449809115D5A818060B445756A18060182D115D5A060182D105D5A0980D105D5",
      INIT_2F => X"CC7F675011514906013F575B901251012415B9AA1511052414D5024850548691",
      INIT_30 => X"E50F5890740E01D534177D042D53640D04D5D45F540034457D500DC9996F1F54",
      INIT_31 => X"FD95F4227E557D85883D60BD81F603D351C106E6685017BD111225F48971F505",
      INIT_32 => X"6E0C301AA72143536D0383756E546FAA65FA664FA25999054FD351D0DF57D00A",
      INIT_33 => X"FFFFFC001F541D51501584850487BD01FEF447DDD3148501495D5995D51F142E",
      INIT_34 => X"57D4D7D4957457D455D6D5D04F566576641F67D5D7D537D537D53754CAAAAA87",
      INIT_35 => X"FC577C5F505F535F535F535F535F535F535F5157495D25F535F535F535F53574",
      INIT_36 => X"3D23F01C5B415D1576C585D0002FF577C5F50009DD5D317D4D7D415D755D714B",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(13 downto 1) => addra(12 downto 0),
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(15 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_CASDOUTA_UNCONNECTED\(15 downto 0),
      CASDOUTB(15 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_CASDOUTB_UNCONNECTED\(15 downto 0),
      CASDOUTPA(1 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_CASDOUTPA_UNCONNECTED\(1 downto 0),
      CASDOUTPB(1 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_CASDOUTPB_UNCONNECTED\(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DINADIN(15 downto 2) => B"00000000000000",
      DINADIN(1 downto 0) => dina(1 downto 0),
      DINBDIN(15 downto 0) => B"0000000000000000",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 2) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOUTADOUT_UNCONNECTED\(15 downto 2),
      DOUTADOUT(1 downto 0) => douta(1 downto 0),
      DOUTBDOUT(15 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOUTBDOUT_UNCONNECTED\(15 downto 0),
      DOUTPADOUTP(1 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOUTPADOUTP_UNCONNECTED\(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOUTPBDOUTP_UNCONNECTED\(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => sleep,
      WEA(1) => '0',
      WEA(0) => wea(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    sleep : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"D214D202002000200020200002002000200020000020C20D0D0C2F20E0C0C207",
      INIT_01 => X"202017E9171020204D202007E9170020202007F5070020204D204D200204D204",
      INIT_02 => X"0020002000002027DE27202020E021590204D20902050204D204D202017D5271",
      INIT_03 => X"0020204D201020D0204D204D200204D204D214D2020020002000202000020020",
      INIT_04 => X"1D0204D202017DD271020202017E1171020204D204D202007ED170202007F107",
      INIT_05 => X"0002020204D204D200204D20200200020002000200020002000000005020E021",
      INIT_06 => X"27C2372020204D204D202027D227220201017D2271100200202020200007E217",
      INIT_07 => X"20000002000200022022022FF100904D20400704D2022037C237300200202020",
      INIT_08 => X"00200000000200000000000200000000020702FF702010300404D20100000000",
      INIT_09 => X"1200D12020000000000000000002000000000200000000000020000000000000",
      INIT_0A => X"2041012EF041022007DE271217D527111020207EE171007F5070020200D1200D",
      INIT_0B => X"C100410D10C100410D1051029020512902051029020612902061200610410220",
      INIT_0C => X"17E51700B1017EE171107E517100020200B129027FE07002020020C100410D10",
      INIT_0D => X"27CE3712077D52712077DE2711077E51711077EE1710077F50777020B1200B10",
      INIT_0E => X"0002000000000000000000000000000000070029020000000000000000001201",
      INIT_0F => X"0200200207EE17877777200000200F0200000000002000000000002007000000",
      INIT_10 => X"0200200207DE27872000200207DE278772000704D20200200200207EE1787200",
      INIT_11 => X"07070707070708D7CE3787720179000700202000202000202080077DE2787200",
      INIT_12 => X"0720F0037B5473200C04D200072090037C5373200604D200200807E107070707",
      INIT_13 => X"107F807720F207B24777C007A7B047808000730A072050047B5474200204D200",
      INIT_14 => X"78702087077F7078707D071F087F2078702087077F2078770DFF01F0D07207F1",
      INIT_15 => X"8000300E04D2008020E17F70707FF0707FD0707F3077FE07F00807E120F07F20",
      INIT_16 => X"0004D08010008020000B04D0801000800080062902100800400048000204D200",
      INIT_17 => X"20202020007DC2777100000507DC2777001000907DC277710000020200E12000",
      INIT_18 => X"0000000000000000200E10229027DD271112700120000504D207EA2788871000",
      INIT_19 => X"0200200000000000000000000021000000000000000002000000000000000210",
      INIT_1A => X"02010077CC37111270017D427111111270010007200504D207DC271117710000",
      INIT_1B => X"0000F0002000000000000000080E120200E10062902100120000304D20002020",
      INIT_1C => X"70000F04D0010000000B00A0000904D200A0000604D001000A0000204D001000",
      INIT_1D => X"30000F04D00100030000B04D0010000101E0070000504D20070000204D001000",
      INIT_1E => X"004D200200E10000000020000A04D200200E1200E1200E12000030000204D201",
      INIT_1F => X"0E10170100E10170120020000A04D2000001702010077EC27710700000000000",
      INIT_20 => X"4D200200E100020000B04D200E8888810F801010800001000100010080E12020",
      INIT_21 => X"108000001080E120200E10101B0E1010120020000604D20000000000000B0000",
      INIT_22 => X"0210010E000E8000C04D20017900904D20077FE07877201E888988810F888010",
      INIT_23 => X"200020F000200C290210010A000A8000804D20017900504D2000203000200029",
      INIT_24 => X"00017077FE078772012120B1002018290210010600068000404D20017900104D",
      INIT_25 => X"77FE078772012029020010290200102902001002FFC020100404D20000100001",
      INIT_26 => X"000000020000000000600010007290200002902000029020007077FC17877000",
      INIT_27 => X"077F4178877407100080E1F02891020100704D20000200000000000002000000",
      INIT_28 => X"700010000100001011080E1102A7F087077FD1788778087077FB178877408087",
      INIT_29 => X"197F0F17FE07888761297F70790201077EC17877000A0A0A077FD17870001307",
      INIT_2A => X"018000E04D20077FD07870202020000200704D00170000404D00170000104D00",
      INIT_2B => X"2A00F0000000000002020000A000A8000804D200602010077FC0772020000100",
      INIT_2C => X"000E17F11788877711C1080200F080200700107207DB27877100080E1200F080",
      INIT_2D => X"7F01711117000C100B100C100B100C100B10208707200000807E1400204D2020",
      INIT_2E => X"F11788811C17008777200F1080202707107F80788770080E1200F08020870710",
      INIT_2F => X"77777120F080209707107F21770970710070007F2177070000304D200E170007",
      INIT_30 => X"071000071007020C000B04D0D1C000804D200E1D770720000807E1407E817888",
      INIT_31 => X"80E120F080D770707D107C17CC37122C103D1C007C0371118832217700071000",
      INIT_32 => X"00F04D0D10E12007E81788877127FD178802877720F1080D77077FD178877700",
      INIT_33 => X"20F080120204D20D20000B04D200D17F40788881E100D1206477077ED1777020",
      INIT_34 => X"00061007020D000C04D0D1D000904D200E1E770720000807E1407EC178877777",
      INIT_35 => X"20F080E770707D107C17CC37122C103D1D007C03711188322177000610000610",
      INIT_36 => X"0004D0D10E12007EC1788727FE178802877720F1080E77077FE17887770080E1",
      INIT_37 => X"1200D120204D20D20000B04D200D17F50788881E100D1206577077EE17770200",
      INIT_38 => X"0C120B12902000B12902000B129020020807B129027F51770870FF77FD07877B",
      INIT_39 => X"B1002000000000B10020000000030B10B10B12000000000000000C10000C1000",
      INIT_3A => X"000F04D22002582230200200000200B1000B1000B10000B100B1002000000000",
      INIT_3B => X"2F0B102F07FE0702006020B12FA2010A2082F10200504D220025822302002000",
      INIT_3C => X"00002120B102F0200B102F07F50702008223020022100000000000C020B10020",
      INIT_3D => X"1001000007070822302023B0200277EA1710307700504D201000010000000100",
      INIT_3E => X"002F20F000D04D200002000012020082230202360200277EA171104010104D20",
      INIT_3F => X"09100910910091091009100002000904D0207EF1791B1700000304D20220B102",
      INIT_40 => X"07001077DA278B107907D92781E10C0780D1F0C14007D4278771707108031502",
      INIT_41 => X"027DA277B120008707FFF07D32787771701EA120701F7447C13702037CA37327",
      INIT_42 => X"87207727001000080E10C1209100910910091091009100B101002000204D2029",
      INIT_43 => X"77CE3788C1080070870780D1F77C4377C17CE3771C17CF37857C83782057CE37",
      INIT_44 => X"E4788B10807077C647802202020087077CE47887B1080008070D00204D200170",
      INIT_45 => X"0229027AA57B1B1907A9578841E10010077BF477B1047BA4747B12FF0807027C",
      INIT_46 => X"070870FF0F0172000C04D1207A057742F0317AB57C157A1574529027AA5757B1",
      INIT_47 => X"717E8171017EE178207007080E10C12007F417702257A65777000D1000007205",
      INIT_48 => X"80F02FA1B1000700C20100A04D2029027EA17B1B1907E9170E107E4177C17EF1",
      INIT_49 => X"007772F777F77E617802AF087007D7E617802508707400404D207EA178777710",
      INIT_4A => X"7777D7EB1787702110077EF17777D7EB17877021B0077EF17777D7EB17871215",
      INIT_4B => X"8877777A10800000F777D7DB2787702120177EF27777D7EB2787702170077EF1",
      INIT_4C => X"777A108010802080020801080F0080991A1087077EE17880870087070077EE17",
      INIT_4D => X"077E3278A1087077E3278A1087077E3278A1087077E3278A1087077EE2787777",
      INIT_4E => X"0200A0091200A0200A01912237077FC079007708004008006A1991A108070087",
      INIT_4F => X"2EA1080202020202000800080030800080F6080008080800080080108020200A",
      INIT_50 => X"020D0422E77777077E8277777C000807073708707207E12788887777777D0080",
      INIT_51 => X"7070917F7070917F70709120FA09001AF232027F007F087F007091087F007091",
      INIT_52 => X"7777D7EB17877708008070807210077FD1787A120104007708003008004A127F",
      INIT_53 => X"3100310006103100061031000610828181081102207077EE1788A10807077EF1",
      INIT_54 => X"7DE2788910087077D62783120087072007DE2771C17DD2791207D02788777100",
      INIT_55 => X"00510041005100410051082818108126700187E0107F77D02788008007008707",
      INIT_56 => X"77027E31788008707307EA177777EE17887777791108020A19161111F0910041",
      INIT_57 => X"E0107077E317777707E8178880B0A77777F19120A19137777077EA177EE17777",
      INIT_58 => X"E07200077FE07200077FE07200077FE07872007FD07187FE0720027E51777780",
      INIT_59 => X"777ED17887007E21777E21777FD17887017FD07887017F20777FE0720028077F",
      INIT_5A => X"005F0917FD07787F1077091258F087077F1077740280707070707070708E7E22",
      INIT_5B => X"87710000800802102000102000061200017D5271117EE171007EA17100020102",
      INIT_5C => X"902000870077DC271180290212902000870477DC27118002902100870A77DC27",
      INIT_5D => X"72C102902000870477DC2711181290202902000870A77DC27111829020290212",
      INIT_5E => X"00208277E817111187770202000200208200877732417BF57743077CF4711737",
      INIT_5F => X"02717EE0107F77F71787771020020827027706E0107F77E81788870072020002",
      INIT_60 => X"807217FD07787FF0777E90268F087077FF077740280708F7FD0770F187FE0720",
      INIT_61 => X"FA07129F77F407887D0802140247F77FA078877F1F1080502AF77F607D080210",
      INIT_62 => X"20131F20807310707008F7DA377F0F17DC378711207DF27211077917F7070027",
      INIT_63 => X"B107077D227880110B107077D227187711000B1029020B129020B129020B1000",
      INIT_64 => X"2000B100002000B100007207EA17887770B10000201310F2031077D227880110",
      INIT_65 => X"1810191191222400E0002000A04D2000500080E1702031077E21777000B10000",
      INIT_66 => X"11F0F17FE17B111217FE177FE177F41770A7FA0777FA0777FA07081082201810",
      INIT_67 => X"1F1F1F1F1F100000F7FE072007FD070007205777007F8177007F517F0F17FA17",
      INIT_68 => X"D07887FF0C7FE072F07FE072007FE072007FE072007FD07D18333333333338DF",
      INIT_69 => X"07FE072007FE0720607FD07007FE072007FD077E17FD078871E1007FD077B17F",
      INIT_6A => X"72007FE072007FD07007FD07007FE072007FE072007FE072007FE072007FD070",
      INIT_6B => X"13107FD073107FE072007FE072007FE072007FE072007FE072007FE072007FE0",
      INIT_6C => X"107FE072008118F11217FD0721F7FE072007FE072007FD073117FD07318118F3",
      INIT_6D => X"0FF18D7FF28207F07FD07007FD07007FD070181108F11200D8118F11117FD071",
      INIT_6E => X"000000000000000000000000000000000000000000000000000000000000028F",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(14 downto 2) => addra(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(14 downto 0) => B"000000000000000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 4) => B"0000000000000000000000000000",
      DINADIN(3 downto 0) => dina(3 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000000000000",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 4) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\(31 downto 4),
      DOUTADOUT(3 downto 0) => douta(3 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => sleep,
      WEA(3 downto 1) => B"000",
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    \douta[13]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    sleep : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0200220444000000000080001001101002008080020088000000000000000000",
      INITP_01 => X"0000018000008000200000800400000800000000000000000004001000404008",
      INITP_02 => X"892248081010212021A020200101002108000000000000000000000003001000",
      INITP_03 => X"002000040805EA3F5345A8D4000A940020100804020100842084040020400224",
      INITP_04 => X"10020020000040100040100040100A0000028000000001000020002001000100",
      INITP_05 => X"0010002000400020000000000002000040002410410802240010011000403202",
      INITP_06 => X"0000001020000200008004000004200000000000000000000000100800010800",
      INITP_07 => X"4020000000040000002000001084000000000000000000000000000000000000",
      INITP_08 => X"0000000020020000000020020400000000081010001000008080080000000020",
      INITP_09 => X"100008000000000000000000000002002000000000C000000080000000000002",
      INITP_0A => X"0000000010004000008100000800800814808400400010000000040810002000",
      INITP_0B => X"0880040001000040814004001001080044044444400010001200A02000200108",
      INITP_0C => X"2012010900890100092080880020040022004481104000104100048084000840",
      INITP_0D => X"0804001201120200024100800200400220044811040001041000080040008400",
      INITP_0E => X"1020020000080200040100021082200080020004900004104402010008100C81",
      INITP_0F => X"4489100004500008000000008001000000010002000000000080408020000020",
      INIT_00 => X"4000008280006143020100000000000000000000000300000000000000000267",
      INIT_01 => X"0120002E20200000002120000061600060808000600002010000004140000042",
      INIT_02 => X"200000200000FF000000004040002000C0202000D62020000020000120200022",
      INIT_03 => X"200000200000FF000000004040002000A020200000200000FF00000000004000",
      INIT_04 => X"202000692020000000200000202000752020008120200000200000FF00000000",
      INIT_05 => X"00424000008280006143020100200000FF000000004040002000000020000000",
      INIT_06 => X"0084012000902020000000212000006160006080800060000201000000414000",
      INIT_07 => X"00404000200016202000030020000220200018202000242020000020004F2020",
      INIT_08 => X"4040002000F52020000B20200000200000FF02000000200000200000FF030000",
      INIT_09 => X"0302202000CB20200000200000FF02000000004000200000200000FF03000000",
      INIT_0A => X"0000424000004240000042400000E2E000C1A685644302010320200000002000",
      INIT_0B => X"0000606000400020009E202000BD202000202000D60120000000414000004240",
      INIT_0C => X"2000200000FF05000000006000800003600040002000002000200000FF050000",
      INIT_0D => X"0000FF0500000040400020005C2020007620200000200000FF05000000200000",
      INIT_0E => X"200000000007002B0120000500200000FF050000004000600002400020000020",
      INIT_0F => X"0000000000000000000000000000000000000000000000FFFF00000007002201",
      INIT_10 => X"000000082020FFFF0820200000000000000800F7012000000021000021000000",
      INIT_11 => X"0000000021000061006000000021000000210000000000000020000021000021",
      INIT_12 => X"2100002100000000000000000000000000000000200000000021020000002102",
      INIT_13 => X"00000000FE000000000000210000000000210000000000210000000000200000",
      INIT_14 => X"00214000200000FF00000020000000FF03000000002000000000FE00000000FE",
      INIT_15 => X"0000FD00620040FCFF00FD00426003220000FF00000020000000FF0300002000",
      INIT_16 => X"002000FD00808020006000FD008020000000FD00800000FD0000FD0084A00324",
      INIT_17 => X"FE000000FD0000FE0000FE000000FD0000FE0000FD00000020006000FD000020",
      INIT_18 => X"0000FE000020000000FF000000000020000000000000FE000000FD0000FE0000",
      INIT_19 => X"0000FF0300000000FE00200000FF00000020000000FF03000020000000200000",
      INIT_1A => X"002000000000FF0000002000000000FF0300000000000000FE00000000FE0020",
      INIT_1B => X"0000FF0000002000000000FF0300002000000000FF0000002000000000FF0300",
      INIT_1C => X"00000000E2A42020008000A160EB4AEB4AAA4908A908E8C6E800C6A600004300",
      INIT_1D => X"EEADAD8000008C6D4D8CED0DAC0C008C6D8D8CED4DACCC008C6D2D8CED2DAC6C",
      INIT_1E => X"00004121614263E342A20000008000026800A0EDA8AD800000008CADCE6EADCE",
      INIT_1F => X"00000000000000000000FF6D0000400000000000000000000000000000FF0000",
      INIT_20 => X"00000000001000EB202000000000000000000000000000FF6D00004000000000",
      INIT_21 => X"00000000000000000000FF6D0000400000000000000000000000FF6D00004000",
      INIT_22 => X"0000200000000000200000000000200000001100000000FF6D00004000000000",
      INIT_23 => X"0000000000000000000000000060FF00FF6D0000400000000000001100000000",
      INIT_24 => X"00FF0700000000000012006F01200000010000200000FE000000000000000000",
      INIT_25 => X"000000001200210000FF07000000000000120057012000000000000012002100",
      INIT_26 => X"1300000000000013000000001300210000FF0700000000000013003F01200000",
      INIT_27 => X"000000FF0F000000000000000000FF0D00000000130000001300FF0800004000",
      INIT_28 => X"000000002000600000FF140000400000006DFFFF0000FF00130000000000FF00",
      INIT_29 => X"0040000000002000600000FF140000400000006D000000FF006000FF14000040",
      INIT_2A => X"00FF1300000000FF0C000000FF09000014000020A000FD000000FF0000FF1400",
      INIT_2B => X"2000000001000015008D6480000020E00000FD0000FF1400000000FF14000000",
      INIT_2C => X"0000204060166020006000000020000016000000164000000016007F83800000",
      INIT_2D => X"0017004741002040212101002040000000000016005961002040216103002040",
      INIT_2E => X"000000000000000000FF15000000000000000000000000000000FD0000000000",
      INIT_2F => X"0000000000000000000000FF1500000000000000000000000000FF1500000000",
      INIT_30 => X"624120000000000000000000001800F301200000FF0800004060200000000000",
      INIT_31 => X"00006384000044638400002463000003000000FD0000000020000000FF080000",
      INIT_32 => X"E7000047C6E7000027C600000600400000000062420000426384000024006000",
      INIT_33 => X"0000C000200040000000002100E2420000A24205E70000E7284700C0000000C6",
      INIT_34 => X"00000000000000000100001A007101200000FF1800006081A200000000000000",
      INIT_35 => X"0020000000000000FF180000624120000000000000FF190000C5A48362412000",
      INIT_36 => X"0000FD0000001B002000000000000000000000001B003A02400040600022001B",
      INIT_37 => X"630063001918000017000000420000002100000000000000002040FE00000000",
      INIT_38 => X"00001C000000001C00EDA40000848464001C000000001C00FCA4000084846400",
      INIT_39 => X"1D000000001C00CBA4000084846400630063000100001C000000001C00E185A0",
      INIT_3A => X"62000000001D000000001D00B085A000001D000000001D00BCA4000084846400",
      INIT_3B => X"1E000000001D008B200000000040001E000000001D009A600000006043004200",
      INIT_3C => X"000000FD00000000FD00000000FD0000000000001E000000001E007F01200000",
      INIT_3D => X"1F004664800000000000FD00002100006100600000000000001E005F83800000",
      INIT_3E => X"600022001F0020000000000000FF1800000000000084A50084A5008400010000",
      INIT_3F => X"00FD0000000020002000FD00000000200000000000000000001F001F02400040",
      INIT_40 => X"001B4000000000002040004200000021000000000000000020C0FE0000000000",
      INIT_41 => X"C464800000000000FD0000000000000000002000D8202000001E40601E406000",
      INIT_42 => X"2100000000000000002100AF2240004161020000210000810080000000002100",
      INIT_43 => X"0000204000000000000020A0FE000000000000FD00000000212100FD00000000",
      INIT_44 => X"2000000000FF6D0000400000000000208040602080406000001B408020000000",
      INIT_45 => X"000000000000002200000022A000000022005620200000000000000022006201",
      INIT_46 => X"2300262020000000000000002300320120000000000023000000000000230020",
      INIT_47 => X"20000000000023000000000000230020000000000000002300000023A0000000",
      INIT_48 => X"000000000000002400000024A00000002400F620200000000000000024000201",
      INIT_49 => X"0000000000000000FF6D00004000000000000000000024000000000000240020",
      INIT_4A => X"0020210000002120FFFF250000000000002500B7012000002100000000210000",
      INIT_4B => X"0000FF6D00004000000000000000002000002000000020200020210000002020",
      INIT_4C => X"00000040200040420000002020002021000000000000FF180000400000000000",
      INIT_4D => X"21000000002184A00084A5000000840000002700000000000000006020006063",
      INIT_4E => X"0000270028012000006121400021420000002100000000412180002184000000",
      INIT_4F => X"800000FF220000406000000000000000000020A0FE0000000040270020200000",
      INIT_50 => X"800000FF2500004060000028002000800000FF24000040600000000028002000",
      INIT_51 => X"0000000000000000000000000000000000000020A0FE000100002700FF002000",
      INIT_52 => X"00FF1800004000000000002900200029000000FF080000400000000000000000",
      INIT_53 => X"002800FF00FF0000FF07000040602000FD00002800FF00000029002000000000",
      INIT_54 => X"00002A0068200000402A000000002A0074200000202A000000002A0080600000",
      INIT_55 => X"002B400000002A004C202000000000FF08000040000000000000000000000000",
      INIT_56 => X"002B0027202000002B0020000000000000FF18000000000000000000002B0000",
      INIT_57 => X"2B2A000029000000420000210000000000000000000000002B0000002B400000",
      INIT_58 => X"2C000000000000000000FF2B0000400000000000002080FE00000000FF002080",
      INIT_59 => X"000000FD0000FF200000804060000000FC00FD00002080000000FF0020800000",
      INIT_5A => X"00FE000020002C000000000000000000206000FE000000002D00BE2020002D00",
      INIT_5B => X"00FF2C0000C120025E00000000FD006000FE004200FD004200FE002100FD0021",
      INIT_5C => X"000000FF2C00004060000000002080FD00000000FF00208000002C0000000000",
      INIT_5D => X"FF200000406080FC00FD002F000001000000000000FF0000208000002E000000",
      INIT_5E => X"00002F00000000FF2E000000002F000000002F003820200000FD002F00000000",
      INIT_5F => X"00000000FD000000FF0020A000002E000000000000FF2E000000002E00000000",
      INIT_60 => X"E401200000FD002F000000000000000000206000FE00000000FF1B0000804060",
      INIT_61 => X"00FD0042002100FD00210000002000310000003000D92000FD00310000003000",
      INIT_62 => X"000000FD0031000000FF2C00006241204060000000000000006300FD00630042",
      INIT_63 => X"20A0FD000000FF0020A02F000000000000FD000000FD0000FF070000000000FD",
      INIT_64 => X"40600000010000000000FF000020A0310000000000FF2F000040600000000000",
      INIT_65 => X"00003200482000FD0000FD0033000000FF1B000080406000FD003300FF310000",
      INIT_66 => X"3200006040802000FD000000FD000028EE320000000000FF3100000000003300",
      INIT_67 => X"0000FF0020C000000000000F20208417000000000033001B01200000FD0000FF",
      INIT_68 => X"00FD0033000000000000000000206000FE00000000FF21000040600000000000",
      INIT_69 => X"002100FD00210000002000350000003400D52000FD00350000003400E0012000",
      INIT_6A => X"0035000000FF2C00006241206040000000000000006300FD0063004200FD0042",
      INIT_6B => X"0000FF0020A033000000000000FD000000FD0000FF070000000000FD000000FD",
      INIT_6C => X"010000000000FF000020A0350000000000FF3300004060000000000020A0FD00",
      INIT_6D => X"003700472000FD0000FD0037000000FF2100004060003700FF35000040600000",
      INIT_6E => X"00006040802000FD000000FD000028EE360000000000FF350000000000370000",
      INIT_6F => X"00000000FD00000000000E20208417000000000037001A01200000FD0000FF36",
      INIT_70 => X"00206000FD000020000000FF0700000000200040FFFF0000FF070000400000FD",
      INIT_71 => X"00FD000000FD0000200000000000FD0000200000000000FD0000200000000000",
      INIT_72 => X"FD0000FD0000000045000024000003000042000000FD0021000000FD00000000",
      INIT_73 => X"FD00824260006242000003000000FD0063C6E000C64700002600003A00FD0000",
      INIT_74 => X"000000FD00000000FD0000000008FD000000FD00A00020000021000000000000",
      INIT_75 => X"0000003A0049202000002140002120C03E21400001200000000000010000FD00",
      INIT_76 => X"00003B000300000000003B0030202000002140002120C03E2140000120000000",
      INIT_77 => X"200300FD002120030000FF0000000020000000000000FD0000033B000000003B",
      INIT_78 => X"2120C03E01200000200000002100210000000000000000000000FD0020404000",
      INIT_79 => X"0000000002000000FD0000200320200000FD000120030000FF03000000200000",
      INIT_7A => X"000000200000000000003D00B083800003422302214200002100000000210000",
      INIT_7B => X"430021420000210000000000002120C03E01200000003D00200000200000FF05",
      INIT_7C => X"C03E01200000003E00200000200000FF050000202121000000003E0080838000",
      INIT_7D => X"0020200300003E0000003E005020200020004040002142420040002000002120",
      INIT_7E => X"2000000000FF080000FD00FD003F00000000003F0039036000000000FD000020",
      INIT_7F => X"00FD002000FD0000FD002100FD0000FD002100FD0000000020000000003F0023",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(14 downto 0) => B"000000000000000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => dina(7 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000000000000",
      DINPADINP(3 downto 1) => B"000",
      DINPADINP(0) => dina(8),
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 8) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\(31 downto 8),
      DOUTADOUT(7 downto 0) => \douta[13]\(7 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 1) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\(3 downto 1),
      DOUTPADOUTP(0) => \douta[14]\(0),
      DOUTPBDOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => sleep,
      WEA(3 downto 1) => B"000",
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    DOUTADOUT : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOUTPADOUTP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    sleep : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"208002909148100800004889122200201080310000108040008408202A080010",
      INITP_01 => X"101000482008040003000040A444008201142020108413010402000040800000",
      INITP_02 => X"0110020204020204020204020204020400240C02000084000280008045084424",
      INITP_03 => X"02000000200224000100080400000A0010808404202101001111084140400008",
      INITP_04 => X"8848484090020804020000410400000109090800410108420000400000080001",
      INITP_05 => X"808020002820084004000808010048A222222048021200004100840022910800",
      INITP_06 => X"0004000010101000148104204000001410041040100410010040100401020100",
      INITP_07 => X"0212000002120000008800000004010000002000000400000008000002000008",
      INITP_08 => X"810040800404081014100A148010008081200409014024041204004080028220",
      INITP_09 => X"5540202000101148A91521080820840444800000020840200802008020124200",
      INITP_0A => X"4444040404040404040408101010101020211020212021090310101010110007",
      INITP_0B => X"0000000000000000000000000000000061824081103006911003488808088883",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"4000FD00FF00FD0041000000FF37000040000000000000000020A0F900010000",
      INIT_01 => X"0000602300000000FF08000040FD000000000000FF2E00006000FD0000000000",
      INIT_02 => X"0000000520000040000000FF00414100FF3F00000000210000FF080000000000",
      INIT_03 => X"000000FF08000000FE000000000020008000FFFF000000FF3300004000000000",
      INIT_04 => X"002100FD0000FD002100FD000000FE00000020010000000042007E0120000020",
      INIT_05 => X"4000000000000000000000000000002080FE0000FD000000FD002000FD0000FD",
      INIT_06 => X"FD0000FF070000FD00FD0000FF380000404300FF3800004000004300FF370000",
      INIT_07 => X"0000FF0700004060FD000020C0000000200080004000FD00FF0000FF3A000000",
      INIT_08 => X"00FF070000406000FD000020A0000020E000000000004400FC20200000000000",
      INIT_09 => X"0700006040FD000020A000000000FF0900004000000000000400000020006000",
      INIT_0A => X"000000FF08000000FD00200000FF0800000000FD0000FFFF0020E000004500FF",
      INIT_0B => X"00000020000000FF080000FD00FE00000000FF2E000060400000FD0000200000",
      INIT_0C => X"FF00F90000FF290000FD004600FF3F000000002020000000FF0800000000FE00",
      INIT_0D => X"000000200060FFFF0046000000000000004600572000000000FF400000000000",
      INIT_0E => X"0000FF370000000000004700FF4100000000410000FD00002000000000000000",
      INIT_0F => X"004800FF38000000004800FF37000040000000000000002040FE0000FD000000",
      INIT_10 => X"00FF080000FD00FE00000000FF2E000000FD000000FF3A000000FD0000FF3800",
      INIT_11 => X"20C000000008FD00FD000000000020004800000000004800DC01200000200000",
      INIT_12 => X"00004000200200200060000000004900B420200000FF08000040000000000000",
      INIT_13 => X"00000000000048000000FF0000FF470000400020FDFF0020006000004900FF47",
      INIT_14 => X"000040000000FD004A00000000FF4800000000000100FF290000400000FD004A",
      INIT_15 => X"000000000100FF29000040000000FD004B00000000FF4800000000000100FF29",
      INIT_16 => X"0000000000FF4800000000000100FF29000040000000FD004B00000000FF4800",
      INIT_17 => X"40600000000000FD0000200000000000480000000100FF29000040000000FD00",
      INIT_18 => X"00FD00002000400000FF4900008060002000A0002000800000000000FF070000",
      INIT_19 => X"000000FD0000204000002040000020200000002000000020E0FF000020E009FD",
      INIT_1A => X"0040FD00002000600000FF09000040FD00002000600000FF0700004000000000",
      INIT_1B => X"400000FF09000040FD00002000600000FF09000040FD00002000600000FF0900",
      INIT_1C => X"004E000000000020A00000000020A00000200009FD00FD000020600000002000",
      INIT_1D => X"00000000200000FD000000002000000000200000FD0000004E00000000FF4B00",
      INIT_1E => X"2060FF000020A0000020600000200000002000002000000020E0000000000020",
      INIT_1F => X"0000200000200000000000000000000000000020600000204000000020A00000",
      INIT_20 => X"00004E000020004000000000FF4F0000C0A08060000000000000000000002040",
      INIT_21 => X"00000000000100004F0000000000000000FF4C00000000000050000000206000",
      INIT_22 => X"03C01E00000000FF00000003000000FF00000000FD00000000FF00000000FD00",
      INIT_23 => X"51000000FD0000FF51000000FD0000FF51000000FD0000000351005100000020",
      INIT_24 => X"0700004000FD000000000053000000000020A00001000020A0000120000000FF",
      INIT_25 => X"000000000100FF290000400000000020E00020E0000020C000FD0000000000FF",
      INIT_26 => X"FD0000FD00020000005200000000FF0700006040FD000020A000000000FF4800",
      INIT_27 => X"FD000000FD00636300FD0000FD00846400FD0000FD00846400FD00638480A000",
      INIT_28 => X"0000FF070000FD00FE0000FF070000FD00000000FF0800004060000000000000",
      INIT_29 => X"00FF0700006040FD0000002000600000FF41000060FD00200000200080000000",
      INIT_2A => X"000000008055FF00000000FF0000FF5200006040000020600000000020006000",
      INIT_2B => X"0000FD004200FD000200FD002100FD000100FD000021206000FD0000FD000053",
      INIT_2C => X"40600000000000FD00000020E000002000FD0053C120025EFF00FD000000FD00",
      INIT_2D => X"0000005700FF4E00006040000020006000000000FF4E000000000000FF070000",
      INIT_2E => X"0000FF00FD0000002000FD005600000000000000FF51000000FF4F0000000000",
      INIT_2F => X"FF00000000000000FF560000000000000000FF55000040608000570020000000",
      INIT_30 => X"00400000000000FF6D0000006000FF6D00000000000000FF570000000000C058",
      INIT_31 => X"6D0000000000000000FF6D0000000000000000FF6D0000000000000000FF6D00",
      INIT_32 => X"000000FF6D0000604000000000FF5800000000FF6D00000000000040000000FF",
      INIT_33 => X"000000FF6D0000604000000000FF5800000000FF5800000000FF6D0000604000",
      INIT_34 => X"00FF59000000000000004000000000000000000000000000000060FF00FF5800",
      INIT_35 => X"00005AFF00FD0000FF6D0000006000FF5900000000FD00005A40FF0020008000",
      INIT_36 => X"200000FF03000020000000FF00000000000000FF050000400000424000000040",
      INIT_37 => X"40000000000000002060002060FD006260002100424260004223020200000000",
      INIT_38 => X"200060010000FF070000612040000040200000000000200060000000FF070000",
      INIT_39 => X"200000000000200060000000FF07000080624000602000400020200000000000",
      INIT_3A => X"20200000000000200060000000FF0700006120A240A020008000602000400020",
      INIT_3B => X"000007000000200000000000200040010000FF07000061208240006020004000",
      INIT_3C => X"212001005B0000000000000100FF5A0000000000000000FF5A00004120000000",
      INIT_3D => X"0000200000000000FF5B0000C120037E40000000006000200000224000214000",
      INIT_3E => X"00005E00005FFF00000000FF0000FF5B00006040800000000020000000000220",
      INIT_3F => X"00005F00005FFF00000000FF0000FF5E00004000000000002000002000000000",
      INIT_40 => X"FF5F000000000000004000000060FF00FF6D00000000FF006000FF6D00000000",
      INIT_41 => X"20A000FD0000FF6D0000006000FF5F00000000010000006040FF002000800000",
      INIT_42 => X"27000040600000FF00FF0000208000000060FF0000FF60000001002060FD0000",
      INIT_43 => X"FF600000000061FF0000FF61000060400001002080FD000000006100FF0000FF",
      INIT_44 => X"FF07000040000000000000FF5F0000000000000000610000FF5F000000000000",
      INIT_45 => X"000000F900FF0000208000F90000000000000040FF00FF27000000FF00FF0000",
      INIT_46 => X"0000000000FE00006020006000FE004020004000FE002020002000FE00000000",
      INIT_47 => X"FE000000000000FF620000604000000000FE000000000000FF62000081400000",
      INIT_48 => X"0000FE0000000000000000F90000FF0000F900000000FF620000604000000000",
      INIT_49 => X"60004200FE004242000040002100FE002121000000200000FF08000040600000",
      INIT_4A => X"000000002080FE0000000000F900000000FF6200000000000300FE0060630000",
      INIT_4B => X"00FD008100FD0000FD00000000640000620000000000000065009E2020000000",
      INIT_4C => X"00000200FF5A00000000FF5A00000000FF5A000000FD00002120000200FD0061",
      INIT_4D => X"FC00FF00FF0000FF070000FE00FD00FC0000FF61000000FF50000000FF150000",
      INIT_4E => X"0000000057000000000000FF55000000000000FF650000FF00FF0000FF270000",
      INIT_4F => X"00FF00FF00FF00FF00FF0000000000000000FF6D000000000000FF6D00000000",
      INIT_50 => X"000000FF6D000000000000FF6D0000FF00600000000000000000000000C0FFFF",
      INIT_51 => X"6D0000604000FFFF000000FF6D000000030000FF6D000000000000FF6D000000",
      INIT_52 => X"0000FF6D000000FD0000FF6D000060400000FD00000000FF6D000000FE0000FF",
      INIT_53 => X"0000FF6D000000000000FF6D00000028EE0000FF6D0000000000FF6D00000000",
      INIT_54 => X"000000FF6D000000000000FF6D000000000000FF6D000000000000FF6D000000",
      INIT_55 => X"0000000000FF6D000000000000FF6D0000000000FF6D0000000000FF6D000000",
      INIT_56 => X"0000000000FF6D000000000000FF6D000000000000FF6D000000000000FF6D00",
      INIT_57 => X"00FD000000FF6D0000FD000000FF6D000000000000FF6D000000000000FF6D00",
      INIT_58 => X"00000000FF6D000000000000FF6D0000FD000000FF6D0000FD00600000A0FFFD",
      INIT_59 => X"000000FF6D000000000040000080FFFD00FC0000FF6D0000FD000000FF6D0000",
      INIT_5A => X"6D0000FC0060000000A0FFFC000000000240000080FFFC00FC0000FF6D0000FC",
      INIT_5B => X"00FFFF00206D00FFFF0020000000FF0000FF650000020200FF6D0000000000FF",
      INIT_5C => X"000000000000000000000000000000000000000000000000000000000000406D",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(14 downto 0) => B"000000000000000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => dina(7 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000000000000",
      DINPADINP(3 downto 1) => B"000",
      DINPADINP(0) => dina(8),
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 8) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\(31 downto 8),
      DOUTADOUT(7 downto 0) => DOUTADOUT(7 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 1) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\(3 downto 1),
      DOUTPADOUTP(0) => DOUTPADOUTP(0),
      DOUTPBDOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => addra(12),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => sleep,
      WEA(3 downto 1) => B"000",
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  port (
    \douta[22]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[23]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    sleep : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"8200220444400010000AA800100111552EE08BB82AA088000100004000240200",
      INITP_01 => X"81112402010BB802EE088AA9556002BBC044088000000000045541770445DCAA",
      INITP_02 => X"00000000000000008400A9A9836D500000882090040020002010010000021000",
      INITP_03 => X"006F01E100000000000000000000004DED148A4DA6D14200EE1DBDB000540800",
      INITP_04 => X"1492912A0C41541041541041DC119201FA03B824000005400028002B81000368",
      INITP_05 => X"AA15F02BE057C508120204800004001038408514514A40850815001420540010",
      INITP_06 => X"524777550005020A03B1F501F104287C40000020211400040422820A1F811B1F",
      INITP_07 => X"00001810501DF0042100081084210011012042C1610890B02160B084485810B0",
      INITP_08 => X"00002C44214200002C4421420540CD0A272A80001A10201084140836208EEEAA",
      INITP_09 => X"159028900880120448111E40C0C0C2A02A0808080800102330A820002C442142",
      INITP_0A => X"0024D00011005280008947A20900900900A02000DCE0157C5AD6144215842B22",
      INITP_0B => X"0B08050001400800AF44282015855080500000000022002002B8A1427A2BF550",
      INITP_0C => X"C1508101428003600801BE8AD0C00560AC0081BE20D8FE30C3000400800900DF",
      INITP_0D => X"02A10202850006C0100378AD0C00560AC0089BE20D8BE00C3000400800910DF0",
      INITP_0E => X"0028280001080000840000D6B5A08000000000000024904110080403001440A9",
      INITP_0F => X"000002414D80C460000800800003608844800006C88803636A0000A000009A80",
      INIT_00 => X"02020404020202020200C08084C08004800480048202C0800480048004820200",
      INIT_01 => X"00020200000202C00204020202020202000002020202020000C0020202020406",
      INIT_02 => X"0202C00042BE7B007ABE420002020202FF000202FF0002020202020000020200",
      INIT_03 => X"0202C00042BE7B007ABE420002020202FF000202C000423E7B007A3E42040202",
      INIT_04 => X"000202FF0002020002020200000202FF000202FF000202C000423E7B007A3E42",
      INIT_05 => X"040602020404020202020200C00042BE7B007ABE420002020202000202020000",
      INIT_06 => X"02FF000202FF000202C00204020202020202000002020202020000C002020202",
      INIT_07 => X"420002020202FF0002020002020200000202FF000202FF000202020202FF0002",
      INIT_08 => X"0002020202FF000202FF000202C000423E7B007A3E420202C00042BE7B007ABE",
      INIT_09 => X"0000000202FF000202C000423E7B007A3E420402020202C00042BE7B007ABE42",
      INIT_0A => X"02040A0202040802020406020204040202020202020202000000020200020202",
      INIT_0B => X"444200020202020202FF000202FF000202000202FF000202C002020202040C02",
      INIT_0C => X"004200423E7B007A3E44420008020206020202020202C0004200423E7B007A3E",
      INIT_0D => X"423E7B007A3E420002020202FF000202FF000202C00042BE7B007ABE420202C0",
      INIT_0E => X"02028202040004FF00020200C00042BE7B007ABE42000602020402020202C000",
      INIT_0F => X"C080C080C080C0C0808080C0848280C00202C00202C00243038202040004FF00",
      INIT_10 => X"820202000002430300000202C2020202080008FE000202000202820202820080",
      INIT_11 => X"C482C00204820202860086C00204C4820204C48202C280C08000828200828200",
      INIT_12 => X"0082820082C08002C2808002C2808002C280C0800004C482820404C482820404",
      INIT_13 => X"0402408085040240C080020404C28080020404C28080020404C280C080008282",
      INIT_14 => X"4004020202403E7B007A3E004042BE7B007ABE40020202024080850402408085",
      INIT_15 => X"4484850404460243038485040602020042BE7B007ABE0040423E7B007A3E0042",
      INIT_16 => X"3D0280850400027C3D02888504027C3D0288850402028485048885040A020204",
      INIT_17 => X"8504028285048085048085040282850480850480850404027C3D02808504027C",
      INIT_18 => X"40808504027C3D02BE7B007ABE40020202024080C08085040282850480850480",
      INIT_19 => X"42BE7B007ABE408085040042BE7B007ABE0040423E7B007A3E00404202020202",
      INIT_1A => X"BE004082443E7B007A3E00408244BE7B007ABE4604C0C0808504024080850400",
      INIT_1B => X"423E7B007A3E00408244BE7B007ABE004082443E7B007A3E00408244BE7B007A",
      INIT_1C => X"968E8A040404027C3D020202000816020008001200020810004E02084A480244",
      INIT_1D => X"14100C0202981A1A041A1A001810981A1A081A1A14180C981A1A021A1A121806",
      INIT_1E => X"80020208020614120C06020280000404020000121006020298441A1C04081C00",
      INIT_1F => X"8002408002408002407E7B007A7EC00CC88A460402020E804000C004C203C0C0",
      INIT_20 => X"84020208060006FD0002020240800240800240800240BE7B007ABEC044020206",
      INIT_21 => X"8002408002408002407E7B007A7EC0040202068002408002403E7B007A3E00C6",
      INIT_22 => X"80020202024080020202024080020202024000C20206BE7B007ABEC044020206",
      INIT_23 => X"084848888888C808084844C48438393E7B007A3E80C48A02020CCA000A0202C8",
      INIT_24 => X"BE7B007ABE40C202060006FD00020200820206D01010CF0E0E4E4CCC8C8CCA0A",
      INIT_25 => X"80440202000202423E7B007A3E40C202060006FD000202808044020200020242",
      INIT_26 => X"0006C202C68202008044020200020242BE7B007ABE40C202060006FD00020280",
      INIT_27 => X"82027E7B007A7E04C04082C004BE7B007ABEC6440082020400BE7B007ABE0006",
      INIT_28 => X"0406C00886080646BE7B007ABE0044068800C70784C203C0008404C006068504",
      INIT_29 => X"7EC00406C00886480606BE7B007ABE00468804008404820304047E7B007A7EC0",
      INIT_2A => X"3E7B007A3E043E7B007A3E3E7B007A3E000404CA0808C706C0C203067E7B007A",
      INIT_2B => X"D008840EC2020E000EFD00020246CE08C004C7063E7B007A3E043E7B007A3E04",
      INIT_2C => X"0646C4080000027C3D02820246D008040004020200108202100010FD00020246",
      INIT_2D => X"040004FD0044C40C00040242C40CC0048202040004FD0046C40A00020646C40A",
      INIT_2E => X"4442400C0A0882023E7B007A3EC4864244400C0A08C004C004808504C0048202",
      INIT_2F => X"C004C004C004C00482023E7B007A3E86C44442400C0A0882023E7B007A3E86C4",
      INIT_30 => X"0000004084464442C0048202040004FC000202FE7B007AFE4080C08440424404",
      INIT_31 => X"02C6080ACA0604080ACA060208C80600C0048085040242027C3D02BE7B007ABE",
      INIT_32 => X"10D0060A0E10D006080ECE0606C000028244020408C84600080ACA4604C000C2",
      INIT_33 => X"C6C00002020200028244020608040ACA4604060A10D046100A08C000C202C60E",
      INIT_34 => X"844C4A48868482C48202040004FC0002023E7B007A3E000000C684404244CAC8",
      INIT_35 => X"020202C20246843E7B007A3E0000004084464442BE7B007ABE00000000000040",
      INIT_36 => X"04808504060200027C3D0282028400C004C202060006FC000202000046024200",
      INIT_37 => X"0808000600000202000202480606480404444A0202424A000444044B0AC004C0",
      INIT_38 => X"0208000A42020A000AFC004A0A000408C8000A42020A000AFC004A0A000208C8",
      INIT_39 => X"000A42020A000AFC004A0A000008C80808020642020A000A42020A000AFC0002",
      INIT_3A => X"040642020A000A42020A000AFC00020208000A42020A000AFC004A0A000408C8",
      INIT_3B => X"00048202040004FC008204000200C0000442020A000AFC00460A000006C60606",
      INIT_3C => X"C004868504C004868504C004848504C00482020400048202040004FC00020200",
      INIT_3D => X"0008FC000202C6C0048085040204C20202C600C6C0048202040004FC000202C6",
      INIT_3E => X"0046024200020202C2024684FE7B007AFE844846060A04CA0A02CA00C8020208",
      INIT_3F => X"8085040282040000008085040282040000820284C004C202060006FC00020200",
      INIT_40 => X"02004006820244080404480606480404844C0202824C000A4C044B0AC004C004",
      INIT_41 => X"FB000202C6C0048085040202C0C0048202040004FB000202C000400000400082",
      INIT_42 => X"00820284C0040202080008FB000202020200020204C20202C800C842020A000A",
      INIT_43 => X"4C0484044C4442408A080A040908C004C00480850402C202000080850402C202",
      INIT_44 => X"0202C046BE7B007ABE0044060202080040008000400080820200408000068202",
      INIT_45 => X"3D024202800C0A000A8202000C42020C000CFB000202C08A080202080008FB00",
      INIT_46 => X"000CFB000202C08A080202080008FB000202C0800202008002C202028000027C",
      INIT_47 => X"0202C0800202008002C202028000027C3D024202800C0A000A8202000C42020C",
      INIT_48 => X"3D02420200080A000A8202000C42020C000CFB000202C08A080202080008FB00",
      INIT_49 => X"C202420A08C046BE7B007ABE004406020208C0800202008002C202028000027C",
      INIT_4A => X"3D0200C206820002430300800202C202060006FB0002020204C406C20204440A",
      INIT_4B => X"46BE7B007ABE004406020208C080027C3D0200C20682027C3D0200C20682027C",
      INIT_4C => X"080886027C3D0206060884027C3D02040408068244FE7B007AFE008408C4C2C0",
      INIT_4D => X"08484A8202080A02020A0C4C4A8A0A4A4A88000604024202CA0088027C3D0208",
      INIT_4E => X"02040004FB0002020202040202040888448404444A820202080202080A4A4A88",
      INIT_4F => X"0686FE7B007AFE8000864AC202044E0C4A080A06090840C2C008000000020282",
      INIT_50 => X"0686FE7B007AFE8000864A0004484A0686FE7B007AFE8000864AC2020004484A",
      INIT_51 => X"044002C24E804002C24E804002C24E804C8A080A06090840C2C00004C704484A",
      INIT_52 => X"3E7B007A3E00CC8A44424000404C02008084FE7B007AFE008A44424008820246",
      INIT_53 => X"000004870485047E7B007A7E4080C004C706C0000487448084000202028202C4",
      INIT_54 => X"02060006FA00C206000006C202060006FA00C206000006C202060006FA00C606",
      INIT_55 => X"0200068202060006FA00020284047E7B007A7EC00406C084C004C004820284C2",
      INIT_56 => X"060006FA0002028400020202C20246047E7B007A7E04C004C0048202040004C2",
      INIT_57 => X"0000C20200C2024606C64606C64606C646C004C0048202040004C20200068202",
      INIT_58 => X"008644424084C482023E7B007A3E00C4864042440848084B0AC004020308C804",
      INIT_59 => X"8202C0C706FE7B007AFE4000808844068D0C4B0A08C804C004020308C804C004",
      INIT_5A => X"82850402020200068444C0048202840486068685048202040004FA0002020004",
      INIT_5B => X"FE7B007AFE010000000604068685040086850406868504008485040484850400",
      INIT_5C => X"8202BE7B007ABE400044060A0848084B0AC004020308C804C004000684448202",
      INIT_5D => X"7B007AFE40C080CF0E8D0C00044202844608C00442030A08C804C00400068444",
      INIT_5E => X"020400048202FE7B007AFE060400048202040004FA00020280850400048202FE",
      INIT_5F => X"CA8446088D0CC042030ACA04C004004684848202FE7B007AFE06040046848482",
      INIT_60 => X"F9000202C0C7060008468484C0820284048606C6850482023E7B007A3E804000",
      INIT_61 => X"06090800C40404090800C20602020200C202060006F900C2C70600C202060006",
      INIT_62 => X"0480408504008202BE7B007ABE000000004040424446044A080808090800C606",
      INIT_63 => X"8A0A8D0CC042030ACA0400084684840606850406C68504BE7B007ABE44424085",
      INIT_64 => X"80400C8202844608C082030C0ACA040008468484FE7B007AFE80408446080C0A",
      INIT_65 => X"02040004F9008285048085040082023E7B007A3EC08000CACF0E00FE7B007AFE",
      INIT_66 => X"007A3E40C0800008090806C0C70602430200084684843E7B007A3E08C6040082",
      INIT_67 => X"C082030CCC040AC004C004F900024302C0048202040004F90002028085043E7B",
      INIT_68 => X"C0C70600488684C4C082028404860606850482027E7B007A7E80000CC486480A",
      INIT_69 => X"C40404090800C20602020200C202060006F900C2C70600C202060006F9000202",
      INIT_6A => X"04008202BE7B007ABE00000000C04042444644880608C8C70600C60606090800",
      INIT_6B => X"C042030ACA0400488684C40646850406068504BE7B007ABE4442408504804085",
      INIT_6C => X"02844608C082030C0ACA040008468484FE7B007AFE80408446080C0A8A0A8D0C",
      INIT_6D => X"040004F9008285048085040082023E7B007A3E8000CA00FE7B007AFE80400C82",
      INIT_6E => X"7A3E40C0800008090806C0C70602430200084684843E7B007A3E08C604008202",
      INIT_6F => X"08020206C706C004C004F900024302C0048202040004F90002028085043E7B00",
      INIT_70 => X"408606868504027C3D02FE7B007AFE8640040804858744BE7B007ABE00460409",
      INIT_71 => X"C0C706C0808504027C3D028004C0C706027C3D02C006C0C706027C3D02C006C0",
      INIT_72 => X"C706C6C706C202C60ACA0608C80606C60606C646C4C70604C446C2C70602C246",
      INIT_73 => X"C70604060202040CCC4606C646C6C7060C0E02020E0ECE460CCC4600CAC706C8",
      INIT_74 => X"400A404B0A400A404B0A400A0800850486C0C706000202020204C44604C446C4",
      INIT_75 => X"44C0080008F80002020204020200080900040202020202020248C00202404B0A",
      INIT_76 => X"020200020282020202040004F800020202040202000405000402020202020282",
      INIT_77 => X"0202828504000202003E7B007A3E020202C00202C08085040202000202820200",
      INIT_78 => X"0004050002020202020200020200048444C2020248C00202C080850400000202",
      INIT_79 => X"020248C00202C0808504020202000202828504020202003E7B007A3E02020202",
      INIT_7A => X"7A3E00000202C68444080008F80002020006020004000408040448C202000208",
      INIT_7B => X"00440400840404C4468482C402000405000202020202000202020202023E7B00",
      INIT_7C => X"0500020202020200020202020202BE7B007ABE000004820240040004F8000202",
      INIT_7D => X"020002020202008202040004F800020200000002020404064602020202020004",
      INIT_7E => X"004202023E7B007A3E8504C7060082024244040004F8000202C0C08085040202",
      INIT_7F => X"80850400828504828504008285048285040082850402420002C08202040004F8",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(14 downto 0) => B"000000000000000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => dina(7 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000000000000",
      DINPADINP(3 downto 1) => B"000",
      DINPADINP(0) => dina(8),
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 8) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\(31 downto 8),
      DOUTADOUT(7 downto 0) => \douta[22]\(7 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 1) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\(3 downto 1),
      DOUTPADOUTP(0) => \douta[23]\(0),
      DOUTPBDOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => sleep,
      WEA(3 downto 1) => B"000",
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  port (
    \douta[22]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[23]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    sleep : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"6F90C077361B369BEE380200000048201523014742E1BDDF08AC0AA0000A9C51",
      INITP_01 => X"B736800229DB50181A0414DF0D8DE1BC43606EA2D51560037416C80CDF84108E",
      INITP_02 => X"602B12948D96F00D96F00D96F00D86E4040D8106C1008DC018090080D81B0D8D",
      INITP_03 => X"05550100804008A848424B05211402183793BC9DE6EF376E00AA552040DE887B",
      INITP_04 => X"98D8D8C0B186E82DB6F902495428450541414200114140500325DA81129BFE00",
      INITP_05 => X"03B16F842A203BD84DC49B3B601440000000005AF022A26C5518AC3028140ADF",
      INITP_06 => X"7C00000554F776C000A1414850401FDDF74DF654150514294050140501428760",
      INITP_07 => X"5002A000480EEB0003B0C80004E53766D844A82109950042132A1084CA86132A",
      INITP_08 => X"A157D0A4FC00000112002A80A395E0A0A42A00415940850002850290A082A028",
      INITP_09 => X"400028288014140A0140294A0A28A00444BA4C238020D901004019BE6B1102AF",
      INITP_0A => X"050505050505050505050A141414141428281428282A214152141414141403C3",
      INITP_0B => X"00000000000000000000000000000004C11250A140B0041414020A0A0A0A0A03",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"8606C70685048504008202BE7B007ABE40480A400642044A080A0409084082C0",
      INIT_01 => X"06040004448244BE7B007ABE00090806048202BE7B007ABE0008090804880846",
      INIT_02 => X"88428A404402C00006424085040000BE7B007ABE44400042BE7B007ABE424004",
      INIT_03 => X"3D027E7B007A7E84C706C0C2020448CA0606850582027E7B007A7EC004CA8640",
      INIT_04 => X"0400828504828504008285040282850402420000C08202040004F7000202027C",
      INIT_05 => X"408A4202460440484A024240CA8806C804C706048504C0808504008285048285",
      INIT_06 => X"C706BE7B007ABE8504C706BE7B007ABEC000BE7B007ABEC0420200BE7B007ABE",
      INIT_07 => X"84BE7B007ABE00808D0C080C0648840448CA06068606C7068504BE7B007ABE44",
      INIT_08 => X"FE7B007AFE40C086CF0E0ACA0C060ACE0C0C0A42020A000AF700020240CA48C6",
      INIT_09 => X"007AFE40C04B0A06CA0808C684FE7B007AFEC002420202020202020606880404",
      INIT_0A => X"C644BE7B007ABE84C7060042BE7B007ABE4084C7060243030ACE0C0C0A00FE7B",
      INIT_0B => X"0242027C3D023E7B007A3E8504C70682023E7B007A3E00C040080908060042C0",
      INIT_0C => X"85048504BE7B007ABE850400BE7B007ABE4440027C3D02BE7B007ABE4084C706",
      INIT_0D => X"02460846CA0609098600408204C08202040004F700420202BE7B007ABE864240",
      INIT_0E => X"02FE7B007AFE8440C0C000BE7B007ABE88860244C2C706840004C4C6460202C2",
      INIT_0F => X"3E003E7B007A3E0202003E7B007A3EC00202C448068604C404C706048504C082",
      INIT_10 => X"3E7B007A3E8504C70682023E7B007A3E06C706043E7B007A3EC4C7063E7B007A",
      INIT_11 => X"8C0A4042C0008504C7060282C4C400420002028202040004F6000202027C3D02",
      INIT_12 => X"7A3EC002020206068804C48202040004F60002023E7B007A3E80CA8446080C0C",
      INIT_13 => X"8202844806C0000846848BC43E7B007A3EC0020243030606880686C4003E7B00",
      INIT_14 => X"7A7E00064846C706008202843E7B007A3E4806C40A3E7B007A3E00CA0A4B0A00",
      INIT_15 => X"BE4806440ABE7B007ABE00464886C706008202847E7B007A7E4806040A7E7B00",
      INIT_16 => X"C0820284FE7B007AFE4806840AFE7B007AFE008648C6C70600820284BE7B007A",
      INIT_17 => X"000004C68A4C0E11100810060E4CCA48004806C40A3E7B007A3EC0C446048504",
      INIT_18 => X"04090806C40604C47E7B007A7E40000A8A4C0608488A06C60484047E7B007A7E",
      INIT_19 => X"8A4408951406D40C4A0A54045212121292501010044E0E0E0E8F4606CE040085",
      INIT_1A => X"FE0009080606080484FE7B007AFE0009080606480484FE7B007AFE808C4E10D2",
      INIT_1B => X"0444FE7B007AFE0009080606880484FE7B007AFE0009080606C80484FE7B007A",
      INIT_1C => X"BE0002024604080A06C84002080A06884046020085040908068606860404C406",
      INIT_1D => X"02C00440068806C706C004404602C0044048CA480908C0C000048644BE7B007A",
      INIT_1E => X"060687CE06CA0C86064604CE06D00C8606D0040ED00C8E0E0E04C004C0044044",
      INIT_1F => X"92404E02105004C004C004C004C004C0048E04860C8404040484CE06CA0C8606",
      INIT_20 => X"C4C4000604C44604848202FE7B007AFEC0804000844A0ED0884C06404212540E",
      INIT_21 => X"800480048004C0C0004C4A8806848E04FE7B007AFE4A48868400820204860C0C",
      INIT_22 => X"020500C080043E7B007A3E0480043E7B007A3E44850480043E7B007A3E048504",
      INIT_23 => X"007A3E8085043E7B007A3E8085043E7B007A3E808504C0800400040040824044",
      INIT_24 => X"007AFE40884B0A020208880002024604080A06C84002080A0688404602C03E7B",
      INIT_25 => X"BEC806440ABE7B007ABE004A06C8080E0C06CE0C4C0A4C0C8C4B0A48C604FE7B",
      INIT_26 => X"4B0A464B0A40C2C0C000048644BE7B007ABE40C04B0A06CA08484604BE7B007A",
      INIT_27 => X"8D0C0A464B0A0408484B0A484B0A0208484B0A484B0A0008484B0A08000ACA0A",
      INIT_28 => X"047E7B007A7E8504C7067E7B007A7E850402027E7B007A7E804006C488404244",
      INIT_29 => X"7E7B007A7E40C04B0A060606C804047E7B007A7E808D0C02020848CA06060202",
      INIT_2A => X"C44442400400894082848487047E7B007A7E80C00C0606040A8A860606C80404",
      INIT_2B => X"06C6C70606C6C70604C4C70604C4C70602C2C706020006CA4A4B0A404B0AC000",
      INIT_2C => X"00C004C68C4A0811100E0E4E04C0408E0ECF0E0001000000C706C70606C6C706",
      INIT_2D => X"C6040E007E7B007A7E40C00A060648040482027E7B007A7E88C6047E7B007A7E",
      INIT_2E => X"4A0CCF4ECF0EC0408E4ECF0E008C4A08C684047E7B007A7E7E7B007A7E8C4A08",
      INIT_2F => X"CD40C2C60684047E7B007A7E4C8AC806047E7B007A7E40C0808E00408E04C688",
      INIT_30 => X"7EC0040202063E7B007A3E04043E7B007A3E020204C07E7B007A7ECA48860600",
      INIT_31 => X"007A7E020204C4067E7B007A7E02020484067E7B007A7E02020444067E7B007A",
      INIT_32 => X"0806BE7B007ABE00C04408067E7B007A7E043E7B007A3E020204C00604067E7B",
      INIT_33 => X"FE84BE7B007ABE00C04408067E7B007A7E043E7B007A3EC4FE7B007AFE00C084",
      INIT_34 => X"BE7B007ABE460440C2C006040444448484C4C4040444448484C43839FE7B007A",
      INIT_35 => X"020000C706C7067E7B007A7E04047E7B007A7E04048504C00040C704480A0646",
      INIT_36 => X"00423E7B007A3E004042BE7B007ABE4002423E7B007A3E004240000202000402",
      INIT_37 => X"C0C8844240440606860804860685040402020404000602020602004082C00242",
      INIT_38 => X"06880686C43E7B007A3E0000C04642027C3D0240060606880686C43E7B007A3E",
      INIT_39 => X"7C3D0240060606880686C43E7B007A3E0000C048027C3D0244027C3D02400606",
      INIT_3A => X"027C3D0240060606880686C43E7B007A3E000000C0027C3D0248027C3D024402",
      INIT_3B => X"C844004442027C3D02400404C4860484C43E7B007A3E000000C048027C3D0244",
      INIT_3C => X"0004408200C8868446444000FE7B007AFE8440428484FE7B007AFE0000844686",
      INIT_3D => X"020202020004047E7B007A7E010000004004C88640020202020A040202040202",
      INIT_3E => X"82C000C84000C740C2C68685047E7B007A7E80C0408C460AC802020202060202",
      INIT_3F => X"04C000080800C740C2C6468584FE7B007AFE408446080A020202020202000440",
      INIT_40 => X"7B007ABE460440C2C00604044438397E7B007A7E06048504043E7B007A3E0202",
      INIT_41 => X"CA0808C706BE7B007ABE4404BE7B007ABE4604064082C00040C704480A0646BE",
      INIT_42 => X"007ABE004046044B0A4B0A08880640C2C0008504BE7B007ABE06048608850404",
      INIT_43 => X"7B007A3E04C00085047E7B007A7E00C0040806C804C7064082C000048744BE7B",
      INIT_44 => X"7B007AFEC08444424006BE7B007ABE42444640460400043E7B007A3E0806043E",
      INIT_45 => X"020208090885C004C80808C7060646468680403839FE7B007AFE8487048504FE",
      INIT_46 => X"40424644484B0A86027C3D02C6C706027C3D02C4C706027C3D02C2C70602C2C6",
      INIT_47 => X"4B0A08088644BE7B007ABE40C0464240848D0C0A088644BE7B007ABE00004804",
      INIT_48 => X"84408D0C0A0242CA02020809088485C004C7068444BE7B007ABE00C044424046",
      INIT_49 => X"020206C6C7060006C606020204C4C7060004C4060402027E7B007A7E804006C8",
      INIT_4A => X"02028806C804C7064082C004C70684C47E7B007A7E86C4400686850400088804",
      INIT_4B => X"084B0A04460908040908C0C0C000020200020248C00202080008F300020200C8",
      INIT_4C => X"84C006BE7B007ABE447E7B007A7E043E7B007A3E808504020004020246090806",
      INIT_4D => X"850487048504FE7B007AFEC70685048504FE7B007AFEFE7B007AFEFE7B007AFE",
      INIT_4E => X"7A3E383A008A48060C04FE7B007AFE440806FE7B007AFE85048504FE7B007AFE",
      INIT_4F => X"1A1918D7169514531211100E0C0A0806043E7B007A3E0202043E7B007A3E0604",
      INIT_50 => X"02043E7B007A3E0202043E7B007A3EC7061C06488ACC1A588ED614529038395B",
      INIT_51 => X"007A7E00C004090906043E7B007A3E0202043E7B007A3E0202043E7B007A3E02",
      INIT_52 => X"04BE7B007ABE44C706BE7B007ABE00C04408090806047E7B007A7E04C7067E7B",
      INIT_53 => X"04BE7B007ABE020204BE7B007ABE02430204BE7B007ABE0604BE7B007ABE0202",
      INIT_54 => X"0204BE7B007ABE020204BE7B007ABE020204BE7B007ABE020204BE7B007ABE06",
      INIT_55 => X"BE020204BE7B007ABE020204BE7B007ABE0604BE7B007ABE0604BE7B007ABE02",
      INIT_56 => X"BE020204BE7B007ABE020204BE7B007ABE020204BE7B007ABE020204BE7B007A",
      INIT_57 => X"08C70604BE7B007ABEC70604BE7B007ABE020204BE7B007ABE020204BE7B007A",
      INIT_58 => X"020204BE7B007ABE020204BE7B007ABEC70604BE7B007ABEC7060A0846383909",
      INIT_59 => X"0604BE7B007ABE0202040806443839C7068504BE7B007ABEC70604BE7B007ABE",
      INIT_5A => X"007ABEC7060A06484038390908020206040806443839C7068504BE7B007ABEC7",
      INIT_5B => X"0039434004000639434004C0003E7B02BE7B007ABE0604BE7B007ABE0604BE7B",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000C03800",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(14 downto 0) => B"000000000000000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => dina(7 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000000000000",
      DINPADINP(3 downto 1) => B"000",
      DINPADINP(0) => dina(8),
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 8) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\(31 downto 8),
      DOUTADOUT(7 downto 0) => \douta[22]\(7 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 1) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\(3 downto 1),
      DOUTPADOUTP(0) => \douta[23]\(0),
      DOUTPBDOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => addra(12),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => sleep,
      WEA(3 downto 1) => B"000",
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  port (
    \douta[31]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ena_array : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    sleep : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  signal \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_143\ : STD_LOGIC;
  signal \^ena_array\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  ena_array(0) <= \^ena_array\(0);
\DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"4434444444344444444403E82003E834E834E834142003E834E834E834142008",
      INIT_01 => X"4444344444443403444444344444443444444434443444444403444444344444",
      INIT_02 => X"44340344C78C230C23ACE7444434443447444434474444344444344444443444",
      INIT_03 => X"44340344C78C230C23ACE74444344434474444340344C78C230C23ACE7444434",
      INIT_04 => X"44443447444434084444340844443447444434474444340344C78D230C23ADE7",
      INIT_05 => X"4444443444444434444444440344C78D230C23ADE74444344434084444340808",
      INIT_06 => X"3447444434474444340344444434444444344444443444344444440344444434",
      INIT_07 => X"E744443444344744443408444434084444344744443447444434444434474444",
      INIT_08 => X"444434443447444434474444340344C78C230C23ACE744340344C78C230C23AC",
      INIT_09 => X"0808444434474444340344C78D230C23ADE744443444340344C78C230C23ACE7",
      INIT_0A => X"3444444434444444344444443444444434444444444444440844443408444434",
      INIT_0B => X"E7E7444434443444344744443447444434444434474444340344444434444444",
      INIT_0C => X"44C744C78D230C23ADE7E744444434444434443444340344C744C78C230C23AC",
      INIT_0D => X"C78D230C23ADE7444434443447444434474444340344C78D230C23ADE7443403",
      INIT_0E => X"4434142034083447444434080344C78D230C23ADE74444443444443444340344",
      INIT_0F => X"03E4C4E4C4E4C403E4E4E403E4E4E40344340344340344343C14203408344744",
      INIT_10 => X"C44434084444343C084444341420142034083447444434444444C44444C444C4",
      INIT_11 => X"C4C4034444C44444C444C4034444C4C44444C4C444C4C403E444C4E444C4E444",
      INIT_12 => X"44C4E444C403E444C4C4E444C4C4E444C4C403E44444C4C4E44444C4C4E44444",
      INIT_13 => X"3C44C8E4343C44C803E44444C4C4C4E44444C4C4C4E44444C4C4C403E444C4E4",
      INIT_14 => X"E744443444C88C230C23AC44E7C78C230C23ACE744443444C8E4343C44C8E434",
      INIT_15 => X"C7E4343C44C744343CE4343C44443444C78D230C23AD44E7C78D230C23AD44E7",
      INIT_16 => X"3C44E4343C4444003C44E4343C44003C44E4343C4434E4343CE4343C44443444",
      INIT_17 => X"343C44C4343CC4343CE4343C44C4343CC4343CE4343C4444003C44E4343C4400",
      INIT_18 => X"C8E4343C44003C448C230C23ACE744443444C8C803E4343C44C4343CC4343CE4",
      INIT_19 => X"C78C230C23ACC7E4343C44C78C230C23AC44E7C78C230C23AC44E7C744443444",
      INIT_1A => X"AC44E7C48C8C230C23AC44E7C48C8C230C23ACACACC403E4343C44C8E4343C44",
      INIT_1B => X"C78D230C23AD44E7C48C8D230C23AD44E7C48C8D230C23AD44E7C48C8C230C23",
      INIT_1C => X"C4C4C48C444444003C44444444444444444444444444444444C74444C7C744C7",
      INIT_1D => X"4444444434E44444444444444444E44444444444444444E44444444444444444",
      INIT_1E => X"E44444444444444444444434E44444444444444444444434E48C444444444444",
      INIT_1F => X"E444C8E444C8E444C88C230C23AC00ACACACACAC443434C8C8C803341420C803",
      INIT_20 => X"AC4434343408344744443444C8E444C8E444C8E444C88C230C23AC00AC443434",
      INIT_21 => X"E444C8E444C8E444C88D230C23AD00AD443434E444C8E444C88D230C23AD00AC",
      INIT_22 => X"E444443444C8E444443444C8E444443444C80814208C8D230C23AD00AD443434",
      INIT_23 => X"AC8CAC8CAC8DAC8DAD8DAD8DAD00238D230C23AD00ADAD4434348C083414208C",
      INIT_24 => X"8D230C23ADE7142034083447444434C41420AC00008C343CAC8CAC8CAC8CAC8C",
      INIT_25 => X"E48C4434084444C78E230C23AEE7142034083447444434C4E48C4434084444C7",
      INIT_26 => X"083414208C142008E48C4434084444C78E230C23AEE7142034083447444434C4",
      INIT_27 => X"14208C230C23ACAC03142803348E230C23AE8D8C0814208C088E230C23AE0034",
      INIT_28 => X"AC3403AC008C008C8C230C23AC00ACAC2008343C201420C808208C03AC8C343C",
      INIT_29 => X"AC00AC3403AC008C008C8C230C23AC00AC208C08208C14208C008C230C23AC00",
      INIT_2A => X"8C230C23AC348C230C23AC8C230C23AC0820AC00008C343C0314208C8C230C23",
      INIT_2B => X"00008C8C142034083447444434C4000003AC343C8C230C23AC348C230C23AC34",
      INIT_2C => X"44C40000440844003C441420C4000034083415200800142034083447444434C4",
      INIT_2D => X"3408344744C40000444444C40000033414203408344744C40000444444C40000",
      INIT_2E => X"C7C7C734343414208D230C23ADACACE7E7E734343403340334E4343C03341420",
      INIT_2F => X"033403340334033414208D230C23AD8C8CC7C7C734343414208D230C23AD8C8C",
      INIT_30 => X"444444E78CC7C7C703341420340834474444348C230C23AC000000ACE7E7E78C",
      INIT_31 => X"208C4444C48C444444C48C4444C48C440334E4343C44C744003C448D230C23AD",
      INIT_32 => X"44C48C444444C48C4444C48C44034444C48D444444C48D444444C48D44034414",
      INIT_33 => X"C403444444344444C48D4444444444C48D44444444C48D444444034414208C44",
      INIT_34 => X"8CC7C7C7C4C4C48C1420340834474444348D230C23AD444444ACACE7E7E7C4C4",
      INIT_35 => X"44443414208C8C8D230C23AD444444E78CC7C7C78D230C23AD444444444444E7",
      INIT_36 => X"34E4343C44440844003C4414208C4403341420340834474444344444C744C708",
      INIT_37 => X"44C444C4080814200814208C44C48CC444C48CC444C48CC48C0000343C033403",
      INIT_38 => X"34C4083414203408344744C48C444444C4083414203408344744C48C444444C4",
      INIT_39 => X"083414203408344744C48C444444C444C444C414203408341420340834474444",
      INIT_3A => X"44C41420340834142034083447444434C4083414203408344744C48C444444C4",
      INIT_3B => X"083414203408344744C48C444444C4083414203408344744C48C444444C444C4",
      INIT_3C => X"0334E4343C0334E4343C0334E4343C03341420340834142034083447444434C4",
      INIT_3D => X"083447444434C40334E4343C4444C44444C444C40334142034083447444434C4",
      INIT_3E => X"44C744C70844443414208C8C8C230C23ACACE7E7AC4444C44444C444C4142034",
      INIT_3F => X"E4343C44C48C444408E4343C44C48C444414208C033414203408344744443444",
      INIT_40 => X"2008008C14208C8C00008C44C48CC444C48CC444C48CC48C0000343C03340334",
      INIT_41 => X"47444434C40334E4343C44C4C40334142034083447444434C408000008000014",
      INIT_42 => X"4414208C0334142034083447444434444444C44444C44444C444C41420340834",
      INIT_43 => X"8C8C00008CC4C4C48D8C0000343C03340334E4343C44C4444408E4343C44C444",
      INIT_44 => X"4434C48C8C230C23AC00ACAC44343408000000080000001420080000008C1420",
      INIT_45 => X"3C441420C48C34083414200800142034083447444434C48C8C14203408344744",
      INIT_46 => X"083447444434C48C8C142034083447444434C4E4443408E444C44434E4084400",
      INIT_47 => X"4434C4E4443408E444C44434E40844003C441420C48C34083414200800142034",
      INIT_48 => X"3C441420C48C34083414200800142034083447444434C48C8C14203408344744",
      INIT_49 => X"C444C48C8CC48C8C230C23AC00ACAC44343403E4443408E444C44434E4084400",
      INIT_4A => X"3C4444C48CE44444343C08E444341420340834474444344444C48CC44444C48C",
      INIT_4B => X"8C8C230C23AC00ACAC44343403E444003C4444C48CE444003C4444C48CE44400",
      INIT_4C => X"C48CC444003C4444C48CC444003C4444C48C8CC48C8C230C23AC00AC8CC4C4C4",
      INIT_4D => X"44C48DC4E4444444344444C48DC444C48DC408E4E4E414208CE48C44003C4444",
      INIT_4E => X"2034083447444434E4444444344444C48DC444C48DC4E4444444344444C48DC4",
      INIT_4F => X"008C8C230C23AC0000ACAC1420AC8C8C8C8C0000343C1428030008E444443414",
      INIT_50 => X"008C8C230C23AC0000ACAC08AC008C008C8C230C23AC0000ACAC142008AC008C",
      INIT_51 => X"ACE444C48CC4E444C48CC4E444C48CC48C8D8C0000343C142803088C20AC008C",
      INIT_52 => X"8C230C23AC00ACACC4C4C40814002008E48C8C230C23AC00ACC4C4C48C1420AC",
      INIT_53 => X"44088C208C343C8C230C23AC000000AC343C03088C208CE48C0844443414208C",
      INIT_54 => X"203408344744C48C44083414203408344744C48C44083414203408344744C48C",
      INIT_55 => X"2008001420340834474444348C8C8C230C23AC00AC8C038C0334033414208C14",
      INIT_56 => X"340834474444348C0844443414208C8C8C230C23ACAC03340334142034083414",
      INIT_57 => X"080814200814208C44C48C44C48C44C48C033403341420340834142008001420",
      INIT_58 => X"088CC7C7C7208C14208D230C23AD00ACACE7E7E78C0000343C033414208C0000",
      INIT_59 => X"1420C4343C8C230C23AC000000ACACAC343C343C8C0000033414208C00000334",
      INIT_5A => X"C4343C444434088C208C033414208C8C00008C343C1420340834474444340834",
      INIT_5B => X"8C230C23AC444444448C3444C4343C44C4343C44C4343C44C4343C44C4343C44",
      INIT_5C => X"14208C230C23AC0000ACAC348C0000343C033414208C00000334088C208C1420",
      INIT_5D => X"230C23AC000000343C343C08341420ACACAC033414208C8C00000334088C208C",
      INIT_5E => X"2034083414208C230C23AC8C340834142034083447444434C4343C083414208C",
      INIT_5F => X"ACACACAC343C0314208C00000334088C208C14208C230C23AC8C34088C208C14",
      INIT_60 => X"47444434C4343C088C8C208C0314208C8C00008C343C14208C230C23AC000000",
      INIT_61 => X"C4343C44C444C4343C44C48C4444340814203408344744C4343C081420340834",
      INIT_62 => X"3CE4C7343C0814208D230C23AD4444440000E7E7E7E7AC8C3444C4343C44C444",
      INIT_63 => X"0000343C0314208C0000088C8C208CAC8C343CAC8C343C8D230C23ADC7C7C734",
      INIT_64 => X"0000341420ACACAC0314208C8C0000088C8C208C8C230C23AC0000ACACAC348C",
      INIT_65 => X"203408344744C4343CC4343C0814208C230C23AC000000AC343C088C230C23AC",
      INIT_66 => X"0C23AC000000008C343C34E4343C44343C088C8C208C8C230C23AC8C8C340814",
      INIT_67 => X"0314208C00008C03340334474444343C0334142034083447444434C4343C8C23",
      INIT_68 => X"C4343C088C8C208C0314208C8C00008C343C14208C230C23AC0000ACACACACAC",
      INIT_69 => X"C444C4343C44C48C4444340814203408344744C4343C08142034083447444434",
      INIT_6A => X"3C0814208D230C23AD4444440000E7E7E7E7AC8C3444C4343C44C444C4343C44",
      INIT_6B => X"0314208C0000088C8C208CAC8C343CAC8C343C8D230C23ADC7C7C7343CE4C734",
      INIT_6C => X"20ACACAC0314208C8C0000088C8C208C8C230C23AC0000ACACAC348C0000343C",
      INIT_6D => X"3408344744C4343CC4343C0814208C230C23AC0000AC088C230C23AC00003414",
      INIT_6E => X"23AC000000008C343C34E4343C44343C088C8C208C8C230C23AC8C8C34081420",
      INIT_6F => X"3C44348C343C03340334474444343C0334142034083447444434C4343C8C230C",
      INIT_70 => X"E400008C343C44003C448C230C23ACACC4008C0020208C8C230C23AC00ACAC34",
      INIT_71 => X"C4343C03E4343C44003C44C48CE4343C44003C44C48CE4343C44003C44C48C03",
      INIT_72 => X"343CE4343C14208C44C48C44C48C44C48C44C48CC4343C44C48CC4343C44C48C",
      INIT_73 => X"343C444444344444C48D44C48DE4343C444444344444C48D44C48D08E4343CE4",
      INIT_74 => X"C48DE4343CC48DE4343CC48D8C08343C8CE4343C444444344444C48D44C48DE4",
      INIT_75 => X"8CC434083447444434444444344444444444443444443444C48CC41420E4343C",
      INIT_76 => X"44340844341420142034083447444434444444344444444444443444443444C4",
      INIT_77 => X"4434E4343C444434448C230C23AC444434C4142003E4343C4434084434142008",
      INIT_78 => X"444444444444344444344444444444C48CC444C48CC4142003E4343C44444434",
      INIT_79 => X"44C48CC4142003E4343C444434444434E4343C444434448C230C23AC44443444",
      INIT_7A => X"23AC44441420ACACE734083447444434444444444444C48C44C48CC44444C48C",
      INIT_7B => X"44C74444C48C44C48C8CC48C44444444444444344434084444344444348C230C",
      INIT_7C => X"44444444344434084444344444348C230C23AC4444441420E734083447444434",
      INIT_7D => X"344444344434081420340834474444344444444434444444C744344434444444",
      INIT_7E => X"44C744348C230C23AC343C343C081420E7E7340834474444340303E4343C4444",
      INIT_7F => X"E4343C44C4343CE4343C44C4343CE4343C44C4343C44C7444403142034083447",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(14 downto 0) => B"000000000000000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => dina(7 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000000000000",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 8) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\(31 downto 8),
      DOUTADOUT(7 downto 0) => \douta[31]\(7 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 1) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\(3 downto 1),
      DOUTPADOUTP(0) => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_143\,
      DOUTPBDOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => \^ena_array\(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => sleep,
      WEA(3 downto 1) => B"000",
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => addra(12),
      O => \^ena_array\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  port (
    \douta[31]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    sleep : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  signal \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_143\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"008C343C208C343C0814208D230C23AD00ADADE7ACE7AC8C8C0000343C142803",
      INIT_01 => X"8C8D4444C7C48D8D230C23AD00343C8C8D14208D230C23AD008C343C34148C8D",
      INIT_02 => X"ACE78C14002003088CC7C7208C08088D230C23ADC7C744C78D230C23ADE7E78C",
      INIT_03 => X"3C448D230C23AD8C343C031420AC008C008D343C14208D230C23AD00ADACACE7",
      INIT_04 => X"3C44C4343CE4343C44C4343C44C4343C44C74444031420340834474444344400",
      INIT_05 => X"008C1420ADADE7AD8C44C7C48C8C8C0000343C8C343C03E4343C44C4343CE434",
      INIT_06 => X"343C8D230C23AD343C343C8D230C23AD00088D230C23AD001420088D230C23AD",
      INIT_07 => X"8C8D230C23AD0000343C8C00008C8CAC008C008D008C343C208D8D230C23AD8D",
      INIT_08 => X"8D230C23AD0000AD343C8C00008CAC00008D34142034083447444434C48C8D8C",
      INIT_09 => X"0C23AD0000343C8C00008D8C8C8D230C23AD0044C74434443444348C008D008D",
      INIT_0A => X"8C8D8E230C23AE8C343C44C78E230C23AEE78C343C44343CAC00008D34088D23",
      INIT_0B => X"44C744003C448E230C23AE343C343C14208E230C23AE0000E78C343C3444C7C4",
      INIT_0C => X"208C343C8E230C23AE343C088E230C23AEC7C744003C448E230C23AEE78C343C",
      INIT_0D => X"208DAC008C00343C200814288D0314203408344744C744348E230C23AE8CC7C7",
      INIT_0E => X"208C230C23ACACE70303088E230C23AE8C8C44C7C4343C204444C48C8D443414",
      INIT_0F => X"AC088C230C23AC1420088C230C23AC001420AC8C8C8C8C0000343C8C343C0314",
      INIT_10 => X"8C230C23AC343C343C14208C230C23AC8C343C348C230C23AC8C343C8C230C23",
      INIT_11 => X"000014280308343C343C44C48C8C44C708443414203408344744443444003C44",
      INIT_12 => X"23AC004444348C008C008C1420340834474444348C230C23AC00ACACACAC8C8C",
      INIT_13 => X"1420ACACAC03088C8C8C208C8C230C23AC004444343C8C008C00208C088C230C",
      INIT_14 => X"23AC00AC8C8C343C0814208C8C230C23AC8C8C8C348C230C23AC00AC8C343C08",
      INIT_15 => X"AC8C8C8C348C230C23AC00AC8C8C343C0814208C8C230C23AC8C8C8C348C230C",
      INIT_16 => X"0314208C8C230C23AC8C8C8C348C230C23AC00AC8C8C343C0814208C8C230C23",
      INIT_17 => X"0100ACACACACAC353C8C00008C8C8C8C088C8C8C348D230C23AD00AC8C8C343C",
      INIT_18 => X"3C343C8C008C008C8C230C23AC00008C008C008C008C008C8C8C8C8C230C23AC",
      INIT_19 => X"ACACAC353C8C00008C8C00008C8C0000208C8C00008C8C0000208C8C00000834",
      INIT_1A => X"AC00343C8C008C008C8C230C23AC00343C8C008C008C8C230C23AC01ACACACAC",
      INIT_1B => X"008C8C230C23AC00343C8C008C008C8C230C23AC00343C8C008C008C8C230C23",
      INIT_1C => X"AC081420ACAC8C00008C14288C00008C14002008343C343C8C00008C8C8C008C",
      INIT_1D => X"2003341400208C343C033414002003341400208C343C0303088C208C8C230C23",
      INIT_1E => X"000020148C00008C8C0000148C00008C8C00008C00008C8C0000033403341400",
      INIT_1F => X"8C1400208C000003340334033403340334148C00008C8C000020148C00008C8C",
      INIT_20 => X"8C8C088C8C008C008C14208C230C23AC00000000ACACACACACACAC14298C0100",
      INIT_21 => X"E834E834E8340303088C8C8C8C8C208C8C230C23AC8C8C8C8C0814208C00008C",
      INIT_22 => X"20444403E8348C230C23AC34E8348C230C23AC8C343CE8348C230C23AC8C343C",
      INIT_23 => X"0C23ACC4343C8C230C23ACC4343C8C230C23ACC4343C03E83408340814281400",
      INIT_24 => X"0C23AC00AC343C44348C8C081420ACAC8C00008C14288C00008C140020038C23",
      INIT_25 => X"AC8C8C8C348C230C23AC00ACACAC8C00008C00008C8C00008C343C8C8C8C8C23",
      INIT_26 => X"343CC4343C14280303088C208C8C230C23AC0000343C8C00008C8C8C8C230C23",
      INIT_27 => X"343C34E4343C4444C4343CE4343C4444C4343CE4343C4444C4343C444444008C",
      INIT_28 => X"348D230C23AD343C343C8D230C23AD343C44348D230C23AD0000ADACACE7E7E7",
      INIT_29 => X"8D230C23AD0000343C8C8C008C008D8D230C23AD00343C44348C008C008D4434",
      INIT_2A => X"8CC7C7C70008201428208C208D8D230C23AD0000348C0000AC8C8C8C008C008D",
      INIT_2B => X"44C4343C44C4343C44C4343C44C4343C44C4343C444444008C343CC4343C0308",
      INIT_2C => X"0100ACACACACAC353C8C8C00000314008C343C0844444444208C343C44C4343C",
      INIT_2D => X"8C8C34088C230C23AC0000348C008C008C14208C230C23AC8C8C8C8C230C23AC",
      INIT_2E => X"ACAC208C343C0314008C343C088C8C8C8C208C8C230C23AC8C230C23AC8C8C8C",
      INIT_2F => X"201428208C208C8C230C23AC8C8C8C8C348C230C23AC00000020081400ACACAC",
      INIT_30 => X"AC00AC4434348C230C23AC34008C230C23AC443434038C230C23AC8C8C8C0008",
      INIT_31 => X"0C23AC443434AC8C8C230C23AC443434AC8C8C230C23AC443434AC8C8C230C23",
      INIT_32 => X"34348C230C23AC0000AC34348C230C23ACAC8C230C23AC4434340300AC8C8C23",
      INIT_33 => X"ACAC8C230C23AC0000AC34348C230C23ACAC8C230C23ACAC8C230C23AC0000AC",
      INIT_34 => X"8C230C23ACACAC14280300AC8CAC8CAC8CAC8CAC8CAC8CAC8CAC00238C230C23",
      INIT_35 => X"344408208C343C8C230C23AC8C008C230C23ACAC8C343C03080020AC008C008C",
      INIT_36 => X"44C78D230C23AD44E7C78C230C23ACE744C78C230C23AC44E7E7444434444444",
      INIT_37 => X"00ACACE7E7E78C8C00008C0000343C44443444444444443444444414280344C7",
      INIT_38 => X"008C00208C8D230C23AD444400C7C744003C44C78C8C008C00208C8D230C23AD",
      INIT_39 => X"003C44C78C8C008C00208C8D230C23AD444400C744003C44C744003C44C78C8C",
      INIT_3A => X"44003C44C78C8C008C00208C8D230C23AD4444440044003C44C744003C44C744",
      INIT_3B => X"ACE708C7C744003C44C78C8C008C00208C8D230C23AD44444400C744003C44C7",
      INIT_3C => X"44441428088C8D8EC7C7C7448E230C23AEAEE7C7208D8D230C23AD4444ADE7AD",
      INIT_3D => X"3444443444448C8C230C23AC4444444400ACACACE74434443434444434444434",
      INIT_3E => X"2803088CC708201428208C208C8C230C23AC0000008CC7208C44344434344444",
      INIT_3F => X"340308208C08201428208C208C8C230C23AC00ACACAC34444434444434444414",
      INIT_40 => X"230C23ACACAC14280300AC8CAC00238C230C23ACAC8C343C008C230C23AC4434",
      INIT_41 => X"00008C343C8C230C23AC8C008C230C23ACACAC34142803080020AC008C008C8C",
      INIT_42 => X"0C23AC0000ACAC208C343C8C000014280308208C8C230C23AC348C0000343CAC",
      INIT_43 => X"230C23AC340308208C8C230C23AC0000AC348C0000343C142803088C208C8C23",
      INIT_44 => X"230C23AD00ADC7C7C78C8D230C23ADE7E7E7E7ACAC08348C230C23AC3434348C",
      INIT_45 => X"44348C343C2003AC00008C343CAC8CAC8DE4C700238D230C23AD8D208C343C8D",
      INIT_46 => X"E7E7E7E7C4343C2044003C44C4343C44003C44C4343C44003C44C4343C44C48C",
      INIT_47 => X"343C208D208D8D230C23AD0000C7C7C7C4343C208D208D8D230C23AD4400ADAD",
      INIT_48 => X"ACE7343C8C44C48C44348C343C202003AC343C208D8D230C23AD0000C7C7C7C4",
      INIT_49 => X"443444C4343C4444C48C443444C4343C4444C48C8C44348C230C23AC0000ACAC",
      INIT_4A => X"14208C8C0000343C142803AC343C208C8C230C23AC8C8CC744C4343C4444C48C",
      INIT_4B => X"AC343C00AC343CAC343C0303030814200814208C03142034083447444434C48C",
      INIT_4C => X"ACE8348C230C23ACAC8C230C23ACAC8C230C23ACE4343C4444444434AC343C00",
      INIT_4D => X"343C208C343C8C230C23AC343C343C343C8C230C23AC8C230C23AC8C230C23AC",
      INIT_4E => X"23AC3C20088C8C8C34348C230C23AC8C34348C230C23AC208C343C8C230C23AC",
      INIT_4F => X"3C353C353C353C353C353C3434343434348C230C23AC4434348C230C23AC3434",
      INIT_50 => X"34348C230C23AC4434348C230C23AC343C00ACACACACACACACACADADAD002335",
      INIT_51 => X"0C23AC0000AC343C34348C230C23AC4434348C230C23AC4434348C230C23AC44",
      INIT_52 => X"348C230C23AC8C343C8C230C23AC0000AC8C343C34348C230C23AC8C343C8C23",
      INIT_53 => X"348C230C23AC4434348C230C23AC44343C348C230C23AC34348C230C23AC4434",
      INIT_54 => X"34348C230C23AC4434348C230C23AC4434348C230C23AC4434348C230C23AC34",
      INIT_55 => X"AC4434348C230C23AC4434348C230C23AC34348C230C23AC34348C230C23AC44",
      INIT_56 => X"AC4434348C230C23AC4434348C230C23AC4434348C230C23AC4434348C230C23",
      INIT_57 => X"3C343C348C230C23AC343C348C230C23AC4434348C230C23AC4434348C230C23",
      INIT_58 => X"4434348C230C23AC4434348C230C23AC343C348C230C23AC343C00ACAC002334",
      INIT_59 => X"3C348C230C23AC44343400ACAC0023343C343C8C230C23AC343C348C230C23AC",
      INIT_5A => X"0C23AC343C00ACACE40023343C4434343400ACAC0023343C343C8C230C23AC34",
      INIT_5B => X"E72320100008AC2320100003108C23348C230C23AC34348C230C23AC34348C23",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000030008",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(14 downto 0) => B"000000000000000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => dina(7 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000000000000",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 8) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\(31 downto 8),
      DOUTADOUT(7 downto 0) => \douta[31]\(7 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 1) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\(3 downto 1),
      DOUTPADOUTP(0) => \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_143\,
      DOUTPBDOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => addra(12),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => sleep,
      WEA(3 downto 1) => B"000",
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    sleep : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(1 downto 0) => dina(1 downto 0),
      douta(1 downto 0) => douta(1 downto 0),
      sleep => sleep,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    sleep : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(3 downto 0) => dina(3 downto 0),
      douta(3 downto 0) => douta(3 downto 0),
      sleep => sleep,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
  port (
    \douta[13]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    sleep : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[13]\(7 downto 0) => \douta[13]\(7 downto 0),
      \douta[14]\(0) => \douta[14]\(0),
      ena_array(0) => ena_array(0),
      sleep => sleep,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ is
  port (
    DOUTADOUT : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOUTPADOUTP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    sleep : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      DOUTADOUT(7 downto 0) => DOUTADOUT(7 downto 0),
      DOUTPADOUTP(0) => DOUTPADOUTP(0),
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      sleep => sleep,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ is
  port (
    \douta[22]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[23]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    sleep : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[22]\(7 downto 0) => \douta[22]\(7 downto 0),
      \douta[23]\(0) => \douta[23]\(0),
      ena_array(0) => ena_array(0),
      sleep => sleep,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ is
  port (
    \douta[22]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[23]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    sleep : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[22]\(7 downto 0) => \douta[22]\(7 downto 0),
      \douta[23]\(0) => \douta[23]\(0),
      sleep => sleep,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\ is
  port (
    \douta[31]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ena_array : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    sleep : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      \douta[31]\(7 downto 0) => \douta[31]\(7 downto 0),
      ena_array(0) => ena_array(0),
      sleep => sleep,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\ is
  port (
    \douta[31]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    sleep : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6\
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      \douta[31]\(7 downto 0) => \douta[31]\(7 downto 0),
      sleep => sleep,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clka : in STD_LOGIC;
    sleep : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  signal ena_array : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_7\ : STD_LOGIC;
begin
\has_mux_a.A\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux
     port map (
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[2].ram.r_n_0\,
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[2].ram.r_n_1\,
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[2].ram.r_n_2\,
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[2].ram.r_n_3\,
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[2].ram.r_n_4\,
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[2].ram.r_n_5\,
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[2].ram.r_n_6\,
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[2].ram.r_n_7\,
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[2].ram.r_n_8\,
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(7) => \ramloop[5].ram.r_n_0\,
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(6) => \ramloop[5].ram.r_n_1\,
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(5) => \ramloop[5].ram.r_n_2\,
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(4) => \ramloop[5].ram.r_n_3\,
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(3) => \ramloop[5].ram.r_n_4\,
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(2) => \ramloop[5].ram.r_n_5\,
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(1) => \ramloop[5].ram.r_n_6\,
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[5].ram.r_n_7\,
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(7) => \ramloop[4].ram.r_n_0\,
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(6) => \ramloop[4].ram.r_n_1\,
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(5) => \ramloop[4].ram.r_n_2\,
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(4) => \ramloop[4].ram.r_n_3\,
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(3) => \ramloop[4].ram.r_n_4\,
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(2) => \ramloop[4].ram.r_n_5\,
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(1) => \ramloop[4].ram.r_n_6\,
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[4].ram.r_n_7\,
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(0) => \ramloop[5].ram.r_n_8\,
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(0) => \ramloop[4].ram.r_n_8\,
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(7) => \ramloop[7].ram.r_n_0\,
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(6) => \ramloop[7].ram.r_n_1\,
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(5) => \ramloop[7].ram.r_n_2\,
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(4) => \ramloop[7].ram.r_n_3\,
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(3) => \ramloop[7].ram.r_n_4\,
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(2) => \ramloop[7].ram.r_n_5\,
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(1) => \ramloop[7].ram.r_n_6\,
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(0) => \ramloop[7].ram.r_n_7\,
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(7) => \ramloop[6].ram.r_n_0\,
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(6) => \ramloop[6].ram.r_n_1\,
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(5) => \ramloop[6].ram.r_n_2\,
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(4) => \ramloop[6].ram.r_n_3\,
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(3) => \ramloop[6].ram.r_n_4\,
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(2) => \ramloop[6].ram.r_n_5\,
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(1) => \ramloop[6].ram.r_n_6\,
      \DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(0) => \ramloop[6].ram.r_n_7\,
      DOUTADOUT(7) => \ramloop[3].ram.r_n_0\,
      DOUTADOUT(6) => \ramloop[3].ram.r_n_1\,
      DOUTADOUT(5) => \ramloop[3].ram.r_n_2\,
      DOUTADOUT(4) => \ramloop[3].ram.r_n_3\,
      DOUTADOUT(3) => \ramloop[3].ram.r_n_4\,
      DOUTADOUT(2) => \ramloop[3].ram.r_n_5\,
      DOUTADOUT(1) => \ramloop[3].ram.r_n_6\,
      DOUTADOUT(0) => \ramloop[3].ram.r_n_7\,
      DOUTPADOUTP(0) => \ramloop[3].ram.r_n_8\,
      addra(0) => addra(12),
      clka => clka,
      douta(25 downto 0) => douta(31 downto 6)
    );
\ramloop[0].ram.r\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(1 downto 0) => dina(1 downto 0),
      douta(1 downto 0) => douta(1 downto 0),
      sleep => sleep,
      wea(0) => wea(0)
    );
\ramloop[1].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(3 downto 0) => dina(5 downto 2),
      douta(3 downto 0) => douta(5 downto 2),
      sleep => sleep,
      wea(0) => wea(0)
    );
\ramloop[2].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(14 downto 6),
      \douta[13]\(7) => \ramloop[2].ram.r_n_0\,
      \douta[13]\(6) => \ramloop[2].ram.r_n_1\,
      \douta[13]\(5) => \ramloop[2].ram.r_n_2\,
      \douta[13]\(4) => \ramloop[2].ram.r_n_3\,
      \douta[13]\(3) => \ramloop[2].ram.r_n_4\,
      \douta[13]\(2) => \ramloop[2].ram.r_n_5\,
      \douta[13]\(1) => \ramloop[2].ram.r_n_6\,
      \douta[13]\(0) => \ramloop[2].ram.r_n_7\,
      \douta[14]\(0) => \ramloop[2].ram.r_n_8\,
      ena_array(0) => ena_array(0),
      sleep => sleep,
      wea(0) => wea(0)
    );
\ramloop[3].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\
     port map (
      DOUTADOUT(7) => \ramloop[3].ram.r_n_0\,
      DOUTADOUT(6) => \ramloop[3].ram.r_n_1\,
      DOUTADOUT(5) => \ramloop[3].ram.r_n_2\,
      DOUTADOUT(4) => \ramloop[3].ram.r_n_3\,
      DOUTADOUT(3) => \ramloop[3].ram.r_n_4\,
      DOUTADOUT(2) => \ramloop[3].ram.r_n_5\,
      DOUTADOUT(1) => \ramloop[3].ram.r_n_6\,
      DOUTADOUT(0) => \ramloop[3].ram.r_n_7\,
      DOUTPADOUTP(0) => \ramloop[3].ram.r_n_8\,
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(14 downto 6),
      sleep => sleep,
      wea(0) => wea(0)
    );
\ramloop[4].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(23 downto 15),
      \douta[22]\(7) => \ramloop[4].ram.r_n_0\,
      \douta[22]\(6) => \ramloop[4].ram.r_n_1\,
      \douta[22]\(5) => \ramloop[4].ram.r_n_2\,
      \douta[22]\(4) => \ramloop[4].ram.r_n_3\,
      \douta[22]\(3) => \ramloop[4].ram.r_n_4\,
      \douta[22]\(2) => \ramloop[4].ram.r_n_5\,
      \douta[22]\(1) => \ramloop[4].ram.r_n_6\,
      \douta[22]\(0) => \ramloop[4].ram.r_n_7\,
      \douta[23]\(0) => \ramloop[4].ram.r_n_8\,
      ena_array(0) => ena_array(0),
      sleep => sleep,
      wea(0) => wea(0)
    );
\ramloop[5].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(23 downto 15),
      \douta[22]\(7) => \ramloop[5].ram.r_n_0\,
      \douta[22]\(6) => \ramloop[5].ram.r_n_1\,
      \douta[22]\(5) => \ramloop[5].ram.r_n_2\,
      \douta[22]\(4) => \ramloop[5].ram.r_n_3\,
      \douta[22]\(3) => \ramloop[5].ram.r_n_4\,
      \douta[22]\(2) => \ramloop[5].ram.r_n_5\,
      \douta[22]\(1) => \ramloop[5].ram.r_n_6\,
      \douta[22]\(0) => \ramloop[5].ram.r_n_7\,
      \douta[23]\(0) => \ramloop[5].ram.r_n_8\,
      sleep => sleep,
      wea(0) => wea(0)
    );
\ramloop[6].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(31 downto 24),
      \douta[31]\(7) => \ramloop[6].ram.r_n_0\,
      \douta[31]\(6) => \ramloop[6].ram.r_n_1\,
      \douta[31]\(5) => \ramloop[6].ram.r_n_2\,
      \douta[31]\(4) => \ramloop[6].ram.r_n_3\,
      \douta[31]\(3) => \ramloop[6].ram.r_n_4\,
      \douta[31]\(2) => \ramloop[6].ram.r_n_5\,
      \douta[31]\(1) => \ramloop[6].ram.r_n_6\,
      \douta[31]\(0) => \ramloop[6].ram.r_n_7\,
      ena_array(0) => ena_array(0),
      sleep => sleep,
      wea(0) => wea(0)
    );
\ramloop[7].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(31 downto 24),
      \douta[31]\(7) => \ramloop[7].ram.r_n_0\,
      \douta[31]\(6) => \ramloop[7].ram.r_n_1\,
      \douta[31]\(5) => \ramloop[7].ram.r_n_2\,
      \douta[31]\(4) => \ramloop[7].ram.r_n_3\,
      \douta[31]\(3) => \ramloop[7].ram.r_n_4\,
      \douta[31]\(2) => \ramloop[7].ram.r_n_5\,
      \douta[31]\(1) => \ramloop[7].ram.r_n_6\,
      \douta[31]\(0) => \ramloop[7].ram.r_n_7\,
      sleep => sleep,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clka : in STD_LOGIC;
    sleep : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
begin
\valid.cstr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(31 downto 0) => dina(31 downto 0),
      douta(31 downto 0) => douta(31 downto 0),
      sleep => sleep,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clka : in STD_LOGIC;
    sleep : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5_synth;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(31 downto 0) => dina(31 downto 0),
      douta(31 downto 0) => douta(31 downto 0),
      sleep => sleep,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 12 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 13;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 13;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "7";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "Estimated Power for IP     :     11.661293 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "kintexu";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "NONE";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "design_1_blk_mem_gen_0_0.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 8192;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 8192;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 32;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 32;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 8192;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 8192;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 32;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 32;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "kintexu";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(31) <= \<const0>\;
  doutb(30) <= \<const0>\;
  doutb(29) <= \<const0>\;
  doutb(28) <= \<const0>\;
  doutb(27) <= \<const0>\;
  doutb(26) <= \<const0>\;
  doutb(25) <= \<const0>\;
  doutb(24) <= \<const0>\;
  doutb(23) <= \<const0>\;
  doutb(22) <= \<const0>\;
  doutb(21) <= \<const0>\;
  doutb(20) <= \<const0>\;
  doutb(19) <= \<const0>\;
  doutb(18) <= \<const0>\;
  doutb(17) <= \<const0>\;
  doutb(16) <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5_synth
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(31 downto 0) => dina(31 downto 0),
      douta(31 downto 0) => douta(31 downto 0),
      sleep => sleep,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    clka : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_blk_mem_gen_0_0,blk_mem_gen_v8_3_5,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "blk_mem_gen_v8_3_5,Vivado 2016.4";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 13;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 13;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "7";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     11.661293 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "kintexu";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "NONE";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "design_1_blk_mem_gen_0_0.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 8192;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 8192;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 32;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 32;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 8192;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 8192;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 32;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 32;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "kintexu";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      addrb(12 downto 0) => B"0000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(31 downto 0) => dina(31 downto 0),
      dinb(31 downto 0) => B"00000000000000000000000000000000",
      douta(31 downto 0) => douta(31 downto 0),
      doutb(31 downto 0) => NLW_U0_doutb_UNCONNECTED(31 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(12 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(12 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(12 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(12 downto 0),
      s_axi_rdata(31 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(31 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
