// Seed: 4246769555
module module_0 (
    input tri id_0,
    input wor id_1
);
  module_2 modCall_1 ();
  assign modCall_1.id_7 = 0;
  tri1 id_3, id_4;
  assign id_3 = 1;
  assign id_3 = -1;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output wand  id_0,
    input  uwire id_1
);
  logic [7:0] id_3;
  assign id_0 = -1;
  module_0 modCall_1 (
      id_1,
      id_1
  );
  wire id_4, id_5;
  parameter id_6 = id_3[-1];
endmodule
module module_2 ();
  assign id_1 = this;
  always if (-1 * -1'b0 !== 1);
  assign id_2 = 1;
  assign id_1 = id_2;
  assign id_1 = id_1;
  wire id_3, id_4;
  wire id_5;
  wire id_6;
  always id_2 = -1;
  assign id_3 = id_3;
  assign id_4 = 1;
  tri0 id_7 = 1;
endmodule
