// Seed: 3050669886
module module_0 (
    input  wire id_0,
    output tri0 id_1,
    input  wire id_2,
    output wor  id_3,
    input  wire id_4
);
  if (id_2) logic [7:0] id_6;
  else begin : LABEL_0
    assign id_1 = id_6[-1];
  end
  wire id_7, id_8;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    output tri0 id_1,
    output tri1 id_2,
    input supply0 id_3,
    input uwire id_4,
    input tri id_5,
    input wor id_6,
    input supply1 id_7,
    output wire id_8,
    input tri0 id_9,
    input supply0 id_10,
    input wor id_11,
    input supply0 id_12,
    input supply0 id_13,
    input wor id_14,
    output supply0 id_15
);
  assign id_1 = -1'h0;
  module_0 modCall_1 (
      id_6,
      id_2,
      id_14,
      id_1,
      id_5
  );
endmodule
