<!DOCTYPE html>

<html>
<head>
<meta charset="UTF-8">
<link href="style.css" type="text/css" rel="stylesheet">
<title>MINSD—Return Minimum Scalar Double-Precision Floating-Point Value </title></head>
<body>
<h1>MINSD—Return Minimum Scalar Double-Precision Floating-Point Value</h1>
<table>
<tr>
<th>Opcode/Instruction</th>
<th>Op /En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th></tr>
<tr>
<td>F2 0F 5D /r MINSD xmm1, xmm2/m64</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Return the minimum scalar double-precision floating-point value between xmm2/m64 and xmm1.</td></tr>
<tr>
<td>VEX.NDS.128.F2.0F.WIG 5D /r VMINSD xmm1, xmm2, xmm3/m64</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Return the minimum scalar double-precision floating-point value between xmm3/m64 and xmm2.</td></tr>
<tr>
<td>EVEX.NDS.LIG.F2.0F.W1 5D /r VMINSD xmm1 {k1}{z}, xmm2, xmm3/m64{sae}</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Return the minimum scalar double-precision floating-point value between xmm3/m64 and xmm2.</td></tr></table>
<h3>Instruction Operand Encoding</h3>
<table>
<tr>
<td>Op/En</td>
<td>Operand 1</td>
<td>Operand 2</td>
<td>Operand 3</td>
<td>Operand 4</td></tr>
<tr>
<td>RM</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td></tr>
<tr>
<td>RVM</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv</td>
<td>ModRM:r/m (r)</td>
<td>NA</td></tr>
<tr>
<td>T1S</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv</td>
<td>ModRM:r/m (r)</td>
<td>NA</td></tr></table>
<p><strong>Description</strong></p>
<p>Compares the low double-precision floating-point values in the first source operand and the second source operand, and returns the minimum value to the low quadword of the destination operand. When the source operand is a memory operand, only the 64 bits are accessed.</p>
<p>If the values being compared are both 0.0s (of either sign), the value in the second source operand is returned. If a value in the second source operand is an SNaN, then SNaN is returned unchanged to the destination (that is, a QNaN version of the SNaN is not returned).</p>
<p>If only one value is a NaN (SNaN or QNaN) for this instruction, the second source operand, either a NaN or a valid floating-point value, is written to the result. If instead of this behavior, it is required that the NaN source operand (from either the first or second source) be returned, the action of MINSD can be emulated using a sequence of instructions, such as, a comparison followed by AND, ANDN and OR.</p>
<p>The second source operand can be an XMM register or a 64-bit memory location. The first source and destination operands are XMM registers.</p>
<p>128-bit Legacy SSE version: The destination and first source operand are the same. Bits (MAX_VL-1:64) of the corresponding destination register remain unchanged.</p>
<p>VEX.128 and EVEX encoded version: Bits (127:64) of the XMM register destination are copied from corresponding bits in the first source operand. Bits (MAX_VL-1:128) of the destination register are zeroed.</p>
<p>EVEX encoded version: The low quadword element of the destination operand is updated according to the writemask.</p>
<p>Software should ensure VMINSD is encoded with VEX.L=0. Encoding VMINSD with VEX.L=1 may encounter unpre-dictable behavior across different processor generations.</p>
<p><strong>Operation</strong></p>
<p>MIN(SRC1, SRC2)</p>
<p>{</p>
<p>IF ((SRC1 = 0.0) and (SRC2 = 0.0)) THEN DEST (cid:197)SRC2;</p>
<p>ELSE IF (SRC1 = SNaN) THEN DEST (cid:197)SRC2; FI;</p>
<p>ELSE IF (SRC2 = SNaN) THEN DEST (cid:197)SRC2; FI;</p>
<p>ELSE IF (SRC1 &lt; SRC2) THEN DEST (cid:197)SRC1;</p>
<p>ELSE DEST (cid:197)SRC2;</p>
<p>FI;</p>
<p>}</p>
<p><strong>MINSD (EVEX encoded version)</strong></p>
<p>IF k1[0] or *no writemask*</p>
<p>THEN</p>
<p>DEST[63:0] (cid:197) MIN(SRC1[63:0], SRC2[63:0])</p>
<p>ELSE</p>
<p>IF *merging-masking*</p>
<p>; merging-masking</p>
<p>THEN *DEST[63:0] remains unchanged*</p>
<p>ELSE</p>
<p>; zeroing-masking</p>
<p>THEN DEST[63:0] (cid:197) 0</p>
<p>FI;</p>
<p>FI;</p>
<p>DEST[127:64] (cid:197) SRC1[127:64]</p>
<p>DEST[MAX_VL-1:128] (cid:197) 0</p>
<p><strong>MINSD (VEX.128 encoded version)</strong></p>
<p>DEST[63:0] (cid:197)MIN(SRC1[63:0], SRC2[63:0])</p>
<p>DEST[127:64] (cid:197)SRC1[127:64]</p>
<p>DEST[MAX_VL-1:128] (cid:197)0</p>
<p><strong>MINSD (128-bit Legacy SSE version)</strong></p>
<p>DEST[63:0] (cid:197)MIN(SRC1[63:0], SRC2[63:0])</p>
<p>DEST[MAX_VL-1:64] (Unmodified)</p>
<p><strong>Intel C/C++ Compiler Intrinsic Equivalent</strong></p>
<p>VMINSD __m128d _mm_min_round_sd(__m128d a, __m128d b, int);</p>
<p>VMINSD __m128d _mm_mask_min_round_sd(__m128d s, __mmask8 k, __m128d a, __m128d b, int);</p>
<p>VMINSD __m128d _mm_maskz_min_round_sd( __mmask8 k, __m128d a, __m128d b, int);</p>
<p>MINSD __m128d _mm_min_sd(__m128d a, __m128d b)</p>
<p><strong>SIMD Floating-Point Exceptions</strong></p>
<p>Invalid (including QNaN Source Operand), Denormal</p>
<p><strong>Other Exceptions</strong></p>
<p>Non-EVEX-encoded instruction, see Exceptions Type 3.</p>
<p>EVEX-encoded instruction, see Exceptions Type E3.</p></body></html>