Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_eyeriss_behav xil_defaultlib.tb_eyeriss xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'PE_array' does not have a parameter named ROW_LEN [C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sim_1/imports/tb/tb_eyeriss.v:199]
WARNING: [VRFC 10-2861] module 'PE_array' does not have a parameter named COL_LEN [C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sim_1/imports/tb/tb_eyeriss.v:200]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 4 for port 'i_layer_m' [C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sim_1/imports/tb/tb_eyeriss.v:144]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'i_layer_r' [C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sim_1/imports/tb/tb_eyeriss.v:148]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'i_layer_t' [C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sim_1/imports/tb/tb_eyeriss.v:149]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'o_inst_bram_ra' [C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sim_1/imports/tb/tb_eyeriss.v:156]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'o_inst_bram_wa' [C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sim_1/imports/tb/tb_eyeriss.v:158]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 16 for port 'o_ifmap_glb_ra' [C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/TOP_ctrl.v:431]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'i_layer_p' [C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/TOP_ctrl.v:453]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'i_layer_r' [C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/TOP_ctrl.v:455]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'i_layer_t' [C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/TOP_ctrl.v:456]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 16 for port 'o_wght_glb_ra' [C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/TOP_ctrl.v:460]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'i_layer_p' [C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/TOP_ctrl.v:481]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 16 for port 'o_psum_glb_ra' [C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/TOP_ctrl.v:487]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'o_psum_out_data' [C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sim_1/imports/tb/tb_eyeriss.v:247]
WARNING: [VRFC 10-5021] port 'i_pass_num' is not connected on this instance [C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/TOP_ctrl.v:407]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/GIN_BUS.v" Line 2. Module GIN_BUS(PACKET_IN_BITWIDTH=41,PACKET_OUT_BITWIDTH=37,SLV_NUM=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/GIN_BUS.v" Line 2. Module GIN_BUS(PACKET_IN_BITWIDTH=40,PACKET_OUT_BITWIDTH=36,SLV_NUM=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/GIN_BUS.v" Line 2. Module GIN_BUS(PACKET_IN_BITWIDTH=40,PACKET_OUT_BITWIDTH=36,SLV_NUM=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/GIN_BUS.v" Line 2. Module GIN_BUS(ID_BITWIDTH=5,PACKET_IN_BITWIDTH=37,PACKET_OUT_BITWIDTH=32,SLV_NUM=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/GIN_BUS.v" Line 2. Module GIN_BUS(PACKET_IN_BITWIDTH=36,PACKET_OUT_BITWIDTH=32,SLV_NUM=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/GIN_BUS.v" Line 2. Module GIN_BUS(PACKET_IN_BITWIDTH=36,PACKET_OUT_BITWIDTH=32,SLV_NUM=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/GIN_BUS.v" Line 2. Module GIN_BUS(ID_BITWIDTH=5,PACKET_IN_BITWIDTH=37,PACKET_OUT_BITWIDTH=32,SLV_NUM=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/GIN_BUS.v" Line 2. Module GIN_BUS(PACKET_IN_BITWIDTH=36,PACKET_OUT_BITWIDTH=32,SLV_NUM=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/GIN_BUS.v" Line 2. Module GIN_BUS(PACKET_IN_BITWIDTH=36,PACKET_OUT_BITWIDTH=32,SLV_NUM=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/GIN_BUS.v" Line 2. Module GIN_BUS(ID_BITWIDTH=5,PACKET_IN_BITWIDTH=37,PACKET_OUT_BITWIDTH=32,SLV_NUM=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/GIN_BUS.v" Line 2. Module GIN_BUS(PACKET_IN_BITWIDTH=36,PACKET_OUT_BITWIDTH=32,SLV_NUM=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/GIN_BUS.v" Line 2. Module GIN_BUS(PACKET_IN_BITWIDTH=36,PACKET_OUT_BITWIDTH=32,SLV_NUM=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/GIN_BUS.v" Line 2. Module GIN_BUS(PACKET_IN_BITWIDTH=41,PACKET_OUT_BITWIDTH=37,SLV_NUM=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/GIN_BUS.v" Line 2. Module GIN_BUS(PACKET_IN_BITWIDTH=40,PACKET_OUT_BITWIDTH=36,SLV_NUM=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/GIN_BUS.v" Line 2. Module GIN_BUS(PACKET_IN_BITWIDTH=40,PACKET_OUT_BITWIDTH=36,SLV_NUM=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/GIN_BUS.v" Line 2. Module GIN_BUS(ID_BITWIDTH=5,PACKET_IN_BITWIDTH=37,PACKET_OUT_BITWIDTH=32,SLV_NUM=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/GIN_BUS.v" Line 2. Module GIN_BUS(PACKET_IN_BITWIDTH=36,PACKET_OUT_BITWIDTH=32,SLV_NUM=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/GIN_BUS.v" Line 2. Module GIN_BUS(PACKET_IN_BITWIDTH=36,PACKET_OUT_BITWIDTH=32,SLV_NUM=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/GIN_BUS.v" Line 2. Module GIN_BUS(ID_BITWIDTH=5,PACKET_IN_BITWIDTH=37,PACKET_OUT_BITWIDTH=32,SLV_NUM=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/GIN_BUS.v" Line 2. Module GIN_BUS(PACKET_IN_BITWIDTH=36,PACKET_OUT_BITWIDTH=32,SLV_NUM=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/GIN_BUS.v" Line 2. Module GIN_BUS(PACKET_IN_BITWIDTH=36,PACKET_OUT_BITWIDTH=32,SLV_NUM=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/GIN_BUS.v" Line 2. Module GIN_BUS(ID_BITWIDTH=5,PACKET_IN_BITWIDTH=37,PACKET_OUT_BITWIDTH=32,SLV_NUM=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/GIN_BUS.v" Line 2. Module GIN_BUS(PACKET_IN_BITWIDTH=36,PACKET_OUT_BITWIDTH=32,SLV_NUM=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/GIN_BUS.v" Line 2. Module GIN_BUS(PACKET_IN_BITWIDTH=36,PACKET_OUT_BITWIDTH=32,SLV_NUM=3) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.true_dpbram(RAM_WIDTH=32,RAM_DEP...
Compiling module xil_defaultlib.GLB(BANK_NUM=3,BANK_DEPTH=512)
Compiling module xil_defaultlib.GLB_addr_decoder(BANK_NUM=3)
Compiling module xil_defaultlib.ifmap_load_ctrl
Compiling module xil_defaultlib.wght_load_ctrl
Compiling module xil_defaultlib.psum_load_ctrl
Compiling module xil_defaultlib.psum_selection_decoder_default
Compiling module xil_defaultlib.TOP_ctrl_default
Compiling module xil_defaultlib.MC(DATA_BITWIDTH=37)
Compiling module xil_defaultlib.GIN_BUS(PACKET_IN_BITWIDTH=41,PA...
Compiling module xil_defaultlib.MC(DATA_BITWIDTH=36)
Compiling module xil_defaultlib.GIN_BUS(PACKET_IN_BITWIDTH=40,PA...
Compiling module xil_defaultlib.MC(DATA_BITWIDTH=32,ID_BITWIDTH=...
Compiling module xil_defaultlib.GIN_BUS(ID_BITWIDTH=5,PACKET_IN_...
Compiling module xil_defaultlib.MC(DATA_BITWIDTH=32)
Compiling module xil_defaultlib.GIN_BUS(PACKET_IN_BITWIDTH=36,PA...
Compiling module xil_defaultlib.fifo(QUEUE_PTR_BANDWIDTH=4,ELE_B...
Compiling module xil_defaultlib.fifo(QUEUE_PTR_BANDWIDTH=8,ELE_B...
Compiling module xil_defaultlib.fifo(ELE_BANDWIDTH=32)
Compiling module xil_defaultlib.PE_control(DATA_BITWIDTH=32,PSUM...
Compiling module xil_defaultlib.RF(DATA_BITWIDTH=32,ADDR_BITWIDT...
Compiling module xil_defaultlib.rams_dist(DATA_BITWIDTH=32,ADDR_...
Compiling module xil_defaultlib.PE_datapath(DATA_BITWIDTH=32,WGH...
Compiling module xil_defaultlib.PE_top(DATA_BITWIDTH=32,IFMAP_BU...
Compiling module xil_defaultlib.PE_array(DATA_BITWIDTH=32,IFMAP_...
Compiling module xil_defaultlib.tb_eyeriss
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_eyeriss_behav
