$comment
	File created using the following command:
		vcd file flipflopt.msim.vcd -direction
$end
$date
	Wed Sep 19 17:25:42 2018
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module flipflopt_vlg_vec_tst $end
$var reg 1 ! ck $end
$var reg 1 " clr $end
$var reg 1 # pr $end
$var reg 1 $ t $end
$var wire 1 % q $end
$var wire 1 & sampler $end
$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - q~output_o $end
$var wire 1 . ck~input_o $end
$var wire 1 / pr~input_o $end
$var wire 1 0 t~input_o $end
$var wire 1 1 clr~input_o $end
$var wire 1 2 q~0_combout $end
$var wire 1 3 q~reg0_q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
1#
0$
0%
x&
0'
1(
x)
1*
1+
1,
0-
0.
1/
00
01
02
03
$end
#10000
1"
11
0&
#20000
1!
1.
1&
#30000
0!
0.
0&
#40000
1$
10
1&
12
#50000
1!
1.
0&
13
02
1-
1%
#60000
0!
0.
1&
#70000
0$
00
0&
12
#80000
1!
1.
1&
#90000
0!
0.
0&
#110000
1$
10
1&
02
#120000
1!
1.
0&
03
12
0-
0%
#130000
0!
0.
1&
#140000
1!
1.
0&
13
02
1-
1%
#150000
0!
0.
1&
#170000
0$
1!
00
1.
0&
12
03
02
0-
0%
#180000
0!
0.
1&
#200000
1!
1.
0&
#210000
0!
0.
1&
#220000
1$
1!
10
1.
0&
12
#230000
0!
0.
1&
#240000
1!
1.
0&
13
02
1-
1%
#250000
0!
0.
1&
#260000
1!
1.
0&
03
12
0-
0%
#270000
0!
0.
1&
#280000
1!
1.
0&
13
02
1-
1%
#290000
0!
0.
1&
#300000
1!
1.
0&
03
12
0-
0%
#310000
0!
0.
1&
#320000
1!
1.
0&
13
02
1-
1%
#330000
0!
0.
1&
#340000
1!
1.
0&
03
12
0-
0%
#350000
0!
0.
1&
#410000
0$
00
0&
02
#1000000
