{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1523381379474 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1523381379737 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 10 11:29:39 2018 " "Processing started: Tue Apr 10 11:29:39 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1523381379737 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523381379737 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Process1 -c Process1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Process1 -c Process1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523381379737 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1523381380021 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1523381380022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC.v 1 1 " "Found 1 design units, including 1 entities, in source file PC.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/PC.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523381394929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523381394929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegisterBank.v 1 1 " "Found 1 design units, including 1 entities, in source file RegisterBank.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterBank " "Found entity 1: RegisterBank" {  } { { "RegisterBank.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/RegisterBank.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523381394930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523381394930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file Mux2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2x1 " "Found entity 1: Mux2x1" {  } { { "Mux2x1.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Mux2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523381394930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523381394930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux4x1.v 1 1 " "Found 1 design units, including 1 entities, in source file Mux4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4x1 " "Found entity 1: Mux4x1" {  } { { "Mux4x1.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Mux4x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523381394931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523381394931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Adder.v 1 1 " "Found 1 design units, including 1 entities, in source file Adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523381394932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523381394932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523381394932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523381394932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PipeIFD.v 1 1 " "Found 1 design units, including 1 entities, in source file PipeIFD.v" { { "Info" "ISGN_ENTITY_NAME" "1 PipeIFD " "Found entity 1: PipeIFD" {  } { { "PipeIFD.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/PipeIFD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523381394933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523381394933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PipeDE.v 1 1 " "Found 1 design units, including 1 entities, in source file PipeDE.v" { { "Info" "ISGN_ENTITY_NAME" "1 PipeDE " "Found entity 1: PipeDE" {  } { { "PipeDE.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/PipeDE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523381394934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523381394934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PipeEM.v 1 1 " "Found 1 design units, including 1 entities, in source file PipeEM.v" { { "Info" "ISGN_ENTITY_NAME" "1 PipeEM " "Found entity 1: PipeEM" {  } { { "PipeEM.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/PipeEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523381394935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523381394935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PipeWB.v 1 1 " "Found 1 design units, including 1 entities, in source file PipeWB.v" { { "Info" "ISGN_ENTITY_NAME" "1 PipeWB " "Found entity 1: PipeWB" {  } { { "PipeWB.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/PipeWB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523381394935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523381394935 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MuxDirMem muxDirMem CPU.v(131) " "Verilog HDL Declaration information at CPU.v(131): object \"MuxDirMem\" differs only in case from object \"muxDirMem\" in the same scope" {  } { { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 131 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1523381394937 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MuxDato muxDato CPU.v(132) " "Verilog HDL Declaration information at CPU.v(132): object \"MuxDato\" differs only in case from object \"muxDato\" in the same scope" {  } { { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 132 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1523381394937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU.v 1 1 " "Found 1 design units, including 1 entities, in source file CPU.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523381394937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523381394937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ControlUnit.v 1 1 " "Found 1 design units, including 1 entities, in source file ControlUnit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523381394939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523381394939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Tester.v 1 1 " "Found 1 design units, including 1 entities, in source file Tester.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tester " "Found entity 1: Tester" {  } { { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523381394940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523381394940 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "simulation/Process1.bdf " "Can't analyze file -- file simulation/Process1.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1523381394941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/clock_divider.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523381394942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523381394942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/seven_segments.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/seven_segments.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segments " "Found entity 1: seven_segments" {  } { { "output_files/seven_segments.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/output_files/seven_segments.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523381394943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523381394943 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Diseño.bdf " "Can't analyze file -- file Diseño.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1523381394943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPUDiagram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file CPUDiagram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPUDiagram " "Found entity 1: CPUDiagram" {  } { { "CPUDiagram.bdf" "" { Schematic "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPUDiagram.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523381394944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523381394944 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "prueba.v " "Can't analyze file -- file prueba.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1523381394945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_8b.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_8b.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_8 " "Found entity 1: alu_8" {  } { { "alu_8b.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/alu_8b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523381394945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523381394945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectorial_units.v 1 1 " "Found 1 design units, including 1 entities, in source file vectorial_units.v" { { "Info" "ISGN_ENTITY_NAME" "1 vect_unit " "Found entity 1: vect_unit" {  } { { "vectorial_units.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/vectorial_units.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523381394946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523381394946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MemInst.v 1 1 " "Found 1 design units, including 1 entities, in source file MemInst.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemInst " "Found entity 1: MemInst" {  } { { "MemInst.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemInst.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523381394947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523381394947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MemDatos.v 1 1 " "Found 1 design units, including 1 entities, in source file MemDatos.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemDatos " "Found entity 1: MemDatos" {  } { { "MemDatos.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemDatos.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523381394948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523381394948 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out CPU.v(250) " "Verilog HDL Implicit Net warning at CPU.v(250): created implicit net for \"out\"" {  } { { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 250 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523381394948 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "flags CPU.v(250) " "Verilog HDL Implicit Net warning at CPU.v(250): created implicit net for \"flags\"" {  } { { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 250 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523381394948 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Tester " "Elaborating entity \"Tester\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1523381395020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:DIV1 " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:DIV1\"" {  } { { "Tester.v" "DIV1" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523381395042 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 clock_divider.v(40) " "Verilog HDL assignment warning at clock_divider.v(40): truncated value with size 32 to match size of target (9)" {  } { { "clock_divider.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/clock_divider.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523381395043 "|Tester|clock_divider:DIV1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:cpu " "Elaborating entity \"CPU\" for hierarchy \"CPU:cpu\"" {  } { { "Tester.v" "cpu" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523381395043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC CPU:cpu\|PC:pc " "Elaborating entity \"PC\" for hierarchy \"CPU:cpu\|PC:pc\"" {  } { { "CPU.v" "pc" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523381395136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4x1 CPU:cpu\|Mux4x1:MuxDireccionPC " "Elaborating entity \"Mux4x1\" for hierarchy \"CPU:cpu\|Mux4x1:MuxDireccionPC\"" {  } { { "CPU.v" "MuxDireccionPC" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523381395138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemInst CPU:cpu\|MemInst:memInst " "Elaborating entity \"MemInst\" for hierarchy \"CPU:cpu\|MemInst:memInst\"" {  } { { "CPU.v" "memInst" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523381395149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CPU:cpu\|MemInst:memInst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"CPU:cpu\|MemInst:memInst\|altsyncram:altsyncram_component\"" {  } { { "MemInst.v" "altsyncram_component" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemInst.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523381395201 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:cpu\|MemInst:memInst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"CPU:cpu\|MemInst:memInst\|altsyncram:altsyncram_component\"" {  } { { "MemInst.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemInst.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523381395202 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:cpu\|MemInst:memInst\|altsyncram:altsyncram_component " "Instantiated megafunction \"CPU:cpu\|MemInst:memInst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523381395202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523381395202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523381395202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ROM.mif " "Parameter \"init_file\" = \"ROM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523381395202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523381395202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523381395202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523381395202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523381395202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523381395202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523381395202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523381395202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523381395202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523381395202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523381395202 ""}  } { { "MemInst.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemInst.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523381395202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6bf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6bf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6bf1 " "Found entity 1: altsyncram_6bf1" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/db/altsyncram_6bf1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523381395309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523381395309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6bf1 CPU:cpu\|MemInst:memInst\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated " "Elaborating entity \"altsyncram_6bf1\" for hierarchy \"CPU:cpu\|MemInst:memInst\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523381395310 ""}
{ "Error" "EMIO_MIO_INVALID_LINE" "ROM.mif 11 " "Memory Initialization File or Hexadecimal (Intel-Format) File \"ROM.mif\" contains illegal syntax at line 11" {  } { { "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/ROM.mif" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/ROM.mif" 11 -1 0 } }  } 0 113000 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains illegal syntax at line %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1523381395328 ""}
{ "Error" "ECDB_CDB_CANT_READ_CONTENT_FILE_FOR_ROM" "ROM.mif ALTSYNCRAM " "Can't read Memory Initialization File or Hexadecimal (Intel-Format) File ROM.mif for ROM instance ALTSYNCRAM. If the file exists, it is not in correct format." {  } { { "MemInst.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/MemInst.v" 82 0 0 } }  } 0 127000 "Can't read Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! for ROM instance %2!s!. If the file exists, it is not in correct format." 0 0 "Analysis & Synthesis" 0 -1 1523381395328 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "CPU:cpu\|MemInst:memInst\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated " "Can't elaborate user hierarchy \"CPU:cpu\|MemInst:memInst\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/jairo-mm26/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523381395465 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/output_files/Process1.map.smsg " "Generated suppressed messages file /home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/output_files/Process1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523381395497 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1002 " "Peak virtual memory: 1002 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1523381395535 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 10 11:29:55 2018 " "Processing ended: Tue Apr 10 11:29:55 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1523381395535 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1523381395535 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1523381395535 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1523381395535 ""}
