Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Oct 19 18:25:49 2024
| Host         : DESKTOP-MK895J2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_module_timing_summary_routed.rpt -pb TOP_module_timing_summary_routed.pb -rpx TOP_module_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_module
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       3           
LUTAR-1    Warning           LUT drives async reset alert                                      3           
SYNTH-10   Warning           Wide multiplier                                                   3           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (2)
6. checking no_output_delay (16)
7. checking multiple_clock (373)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: memory_unit/num2display/divisor_freq/clkout_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (373)
--------------------------------
 There are 373 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.394        0.000                      0                  860        0.069        0.000                      0                  860        3.000        0.000                       0                   376  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_100M                {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 6.250}      12.500          80.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 6.250}      12.500          80.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100M                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          0.394        0.000                      0                  827        0.140        0.000                      0                  827        5.750        0.000                       0                   372  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        0.395        0.000                      0                  827        0.140        0.000                      0                  827        5.750        0.000                       0                   372  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          0.394        0.000                      0                  827        0.069        0.000                      0                  827  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        0.394        0.000                      0                  827        0.069        0.000                      0                  827  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0          9.335        0.000                      0                   33        0.649        0.000                      0                   33  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          9.335        0.000                      0                   33        0.578        0.000                      0                   33  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        9.335        0.000                      0                   33        0.578        0.000                      0                   33  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1        9.336        0.000                      0                   33        0.649        0.000                      0                   33  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100M
  To Clock:  clk_100M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100M
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.394ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.394ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/euc_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.019ns  (logic 5.895ns (49.049%)  route 6.124ns (50.951%))
  Logic Levels:           16  (CARRY4=9 LUT2=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 10.989 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.684    -0.856    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.026 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=6, routed)           1.205     1.231    memory_unit/BRAMB_n_7
    SLICE_X8Y65          LUT4 (Prop_lut4_I3_O)        0.124     1.355 r  memory_unit/abs1_carry_i_8/O
                         net (fo=1, routed)           0.000     1.355    memory_unit/abs1_carry_i_8_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.868 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.948     2.816    memory_unit/abs1
    SLICE_X8Y66          LUT2 (Prop_lut2_I0_O)        0.150     2.966 r  memory_unit/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.966    memory_unit/i__carry_i_4__1_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.576     3.542 r  memory_unit/_inferred__1/i__carry/O[3]
                         net (fo=26, routed)          0.948     4.490    memory_unit/A[3]
    SLICE_X11Y67         LUT6 (Prop_lut6_I2_O)        0.307     4.797 r  memory_unit/euc1__0_carry__0_i_3/O
                         net (fo=2, routed)           0.599     5.396    memory_unit/euc1__0_carry__0_i_3_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I0_O)        0.124     5.520 r  memory_unit/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.520    memory_unit/euc1__0_carry__0_i_7_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.053 r  memory_unit/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.053    memory_unit/euc1__0_carry__0_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.210 r  memory_unit/euc1__0_carry__1/CO[1]
                         net (fo=4, routed)           0.746     6.957    memory_unit/euc1__0_carry__1_n_2
    SLICE_X11Y67         LUT4 (Prop_lut4_I3_O)        0.326     7.283 r  memory_unit/euc1__58_carry__1_i_9/O
                         net (fo=1, routed)           0.433     7.716    memory_unit/euc1__58_carry__1_i_9_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I0_O)        0.326     8.042 r  memory_unit/euc1__58_carry__1_i_3/O
                         net (fo=2, routed)           0.649     8.692    memory_unit/euc1__58_carry__1_i_3_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     9.302 r  memory_unit/euc1__58_carry__1/O[3]
                         net (fo=2, routed)           0.594     9.895    memory_unit/euc1[14]
    SLICE_X9Y70          LUT2 (Prop_lut2_I0_O)        0.307    10.202 r  memory_unit/euc[12]_i_3/O
                         net (fo=1, routed)           0.000    10.202    memory_unit/euc[12]_i_3_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.600 r  memory_unit/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.600    memory_unit/euc_reg[12]_i_1_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.714 r  memory_unit/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.714    memory_unit/euc_reg[16]_i_1_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.828 r  memory_unit/euc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.828    memory_unit/euc_reg[20]_i_1_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.162 r  memory_unit/euc_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.162    memory_unit/euc_reg[24]_i_1_n_6
    SLICE_X9Y73          FDRE                                         r  memory_unit/euc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.509    10.989    memory_unit/clk_out1
    SLICE_X9Y73          FDRE                                         r  memory_unit/euc_reg[25]/C
                         clock pessimism              0.577    11.566    
                         clock uncertainty           -0.072    11.495    
    SLICE_X9Y73          FDRE (Setup_fdre_C_D)        0.062    11.557    memory_unit/euc_reg[25]
  -------------------------------------------------------------------
                         required time                         11.557    
                         arrival time                         -11.162    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.505ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/euc_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.908ns  (logic 5.784ns (48.574%)  route 6.124ns (51.426%))
  Logic Levels:           16  (CARRY4=9 LUT2=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 10.989 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.684    -0.856    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.026 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=6, routed)           1.205     1.231    memory_unit/BRAMB_n_7
    SLICE_X8Y65          LUT4 (Prop_lut4_I3_O)        0.124     1.355 r  memory_unit/abs1_carry_i_8/O
                         net (fo=1, routed)           0.000     1.355    memory_unit/abs1_carry_i_8_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.868 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.948     2.816    memory_unit/abs1
    SLICE_X8Y66          LUT2 (Prop_lut2_I0_O)        0.150     2.966 r  memory_unit/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.966    memory_unit/i__carry_i_4__1_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.576     3.542 r  memory_unit/_inferred__1/i__carry/O[3]
                         net (fo=26, routed)          0.948     4.490    memory_unit/A[3]
    SLICE_X11Y67         LUT6 (Prop_lut6_I2_O)        0.307     4.797 r  memory_unit/euc1__0_carry__0_i_3/O
                         net (fo=2, routed)           0.599     5.396    memory_unit/euc1__0_carry__0_i_3_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I0_O)        0.124     5.520 r  memory_unit/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.520    memory_unit/euc1__0_carry__0_i_7_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.053 r  memory_unit/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.053    memory_unit/euc1__0_carry__0_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.210 r  memory_unit/euc1__0_carry__1/CO[1]
                         net (fo=4, routed)           0.746     6.957    memory_unit/euc1__0_carry__1_n_2
    SLICE_X11Y67         LUT4 (Prop_lut4_I3_O)        0.326     7.283 r  memory_unit/euc1__58_carry__1_i_9/O
                         net (fo=1, routed)           0.433     7.716    memory_unit/euc1__58_carry__1_i_9_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I0_O)        0.326     8.042 r  memory_unit/euc1__58_carry__1_i_3/O
                         net (fo=2, routed)           0.649     8.692    memory_unit/euc1__58_carry__1_i_3_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     9.302 r  memory_unit/euc1__58_carry__1/O[3]
                         net (fo=2, routed)           0.594     9.895    memory_unit/euc1[14]
    SLICE_X9Y70          LUT2 (Prop_lut2_I0_O)        0.307    10.202 r  memory_unit/euc[12]_i_3/O
                         net (fo=1, routed)           0.000    10.202    memory_unit/euc[12]_i_3_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.600 r  memory_unit/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.600    memory_unit/euc_reg[12]_i_1_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.714 r  memory_unit/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.714    memory_unit/euc_reg[16]_i_1_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.828 r  memory_unit/euc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.828    memory_unit/euc_reg[20]_i_1_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.051 r  memory_unit/euc_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.051    memory_unit/euc_reg[24]_i_1_n_7
    SLICE_X9Y73          FDRE                                         r  memory_unit/euc_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.509    10.989    memory_unit/clk_out1
    SLICE_X9Y73          FDRE                                         r  memory_unit/euc_reg[24]/C
                         clock pessimism              0.577    11.566    
                         clock uncertainty           -0.072    11.495    
    SLICE_X9Y73          FDRE (Setup_fdre_C_D)        0.062    11.557    memory_unit/euc_reg[24]
  -------------------------------------------------------------------
                         required time                         11.557    
                         arrival time                         -11.051    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.509ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/euc_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.905ns  (logic 5.781ns (48.561%)  route 6.124ns (51.439%))
  Logic Levels:           15  (CARRY4=8 LUT2=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 10.990 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.684    -0.856    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.026 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=6, routed)           1.205     1.231    memory_unit/BRAMB_n_7
    SLICE_X8Y65          LUT4 (Prop_lut4_I3_O)        0.124     1.355 r  memory_unit/abs1_carry_i_8/O
                         net (fo=1, routed)           0.000     1.355    memory_unit/abs1_carry_i_8_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.868 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.948     2.816    memory_unit/abs1
    SLICE_X8Y66          LUT2 (Prop_lut2_I0_O)        0.150     2.966 r  memory_unit/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.966    memory_unit/i__carry_i_4__1_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.576     3.542 r  memory_unit/_inferred__1/i__carry/O[3]
                         net (fo=26, routed)          0.948     4.490    memory_unit/A[3]
    SLICE_X11Y67         LUT6 (Prop_lut6_I2_O)        0.307     4.797 r  memory_unit/euc1__0_carry__0_i_3/O
                         net (fo=2, routed)           0.599     5.396    memory_unit/euc1__0_carry__0_i_3_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I0_O)        0.124     5.520 r  memory_unit/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.520    memory_unit/euc1__0_carry__0_i_7_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.053 r  memory_unit/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.053    memory_unit/euc1__0_carry__0_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.210 r  memory_unit/euc1__0_carry__1/CO[1]
                         net (fo=4, routed)           0.746     6.957    memory_unit/euc1__0_carry__1_n_2
    SLICE_X11Y67         LUT4 (Prop_lut4_I3_O)        0.326     7.283 r  memory_unit/euc1__58_carry__1_i_9/O
                         net (fo=1, routed)           0.433     7.716    memory_unit/euc1__58_carry__1_i_9_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I0_O)        0.326     8.042 r  memory_unit/euc1__58_carry__1_i_3/O
                         net (fo=2, routed)           0.649     8.692    memory_unit/euc1__58_carry__1_i_3_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     9.302 r  memory_unit/euc1__58_carry__1/O[3]
                         net (fo=2, routed)           0.594     9.895    memory_unit/euc1[14]
    SLICE_X9Y70          LUT2 (Prop_lut2_I0_O)        0.307    10.202 r  memory_unit/euc[12]_i_3/O
                         net (fo=1, routed)           0.000    10.202    memory_unit/euc[12]_i_3_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.600 r  memory_unit/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.600    memory_unit/euc_reg[12]_i_1_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.714 r  memory_unit/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.714    memory_unit/euc_reg[16]_i_1_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.048 r  memory_unit/euc_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.048    memory_unit/euc_reg[20]_i_1_n_6
    SLICE_X9Y72          FDRE                                         r  memory_unit/euc_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.510    10.990    memory_unit/clk_out1
    SLICE_X9Y72          FDRE                                         r  memory_unit/euc_reg[21]/C
                         clock pessimism              0.577    11.567    
                         clock uncertainty           -0.072    11.496    
    SLICE_X9Y72          FDRE (Setup_fdre_C_D)        0.062    11.558    memory_unit/euc_reg[21]
  -------------------------------------------------------------------
                         required time                         11.558    
                         arrival time                         -11.048    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.530ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/euc_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.884ns  (logic 5.760ns (48.470%)  route 6.124ns (51.530%))
  Logic Levels:           15  (CARRY4=8 LUT2=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 10.990 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.684    -0.856    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.026 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=6, routed)           1.205     1.231    memory_unit/BRAMB_n_7
    SLICE_X8Y65          LUT4 (Prop_lut4_I3_O)        0.124     1.355 r  memory_unit/abs1_carry_i_8/O
                         net (fo=1, routed)           0.000     1.355    memory_unit/abs1_carry_i_8_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.868 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.948     2.816    memory_unit/abs1
    SLICE_X8Y66          LUT2 (Prop_lut2_I0_O)        0.150     2.966 r  memory_unit/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.966    memory_unit/i__carry_i_4__1_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.576     3.542 r  memory_unit/_inferred__1/i__carry/O[3]
                         net (fo=26, routed)          0.948     4.490    memory_unit/A[3]
    SLICE_X11Y67         LUT6 (Prop_lut6_I2_O)        0.307     4.797 r  memory_unit/euc1__0_carry__0_i_3/O
                         net (fo=2, routed)           0.599     5.396    memory_unit/euc1__0_carry__0_i_3_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I0_O)        0.124     5.520 r  memory_unit/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.520    memory_unit/euc1__0_carry__0_i_7_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.053 r  memory_unit/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.053    memory_unit/euc1__0_carry__0_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.210 r  memory_unit/euc1__0_carry__1/CO[1]
                         net (fo=4, routed)           0.746     6.957    memory_unit/euc1__0_carry__1_n_2
    SLICE_X11Y67         LUT4 (Prop_lut4_I3_O)        0.326     7.283 r  memory_unit/euc1__58_carry__1_i_9/O
                         net (fo=1, routed)           0.433     7.716    memory_unit/euc1__58_carry__1_i_9_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I0_O)        0.326     8.042 r  memory_unit/euc1__58_carry__1_i_3/O
                         net (fo=2, routed)           0.649     8.692    memory_unit/euc1__58_carry__1_i_3_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     9.302 r  memory_unit/euc1__58_carry__1/O[3]
                         net (fo=2, routed)           0.594     9.895    memory_unit/euc1[14]
    SLICE_X9Y70          LUT2 (Prop_lut2_I0_O)        0.307    10.202 r  memory_unit/euc[12]_i_3/O
                         net (fo=1, routed)           0.000    10.202    memory_unit/euc[12]_i_3_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.600 r  memory_unit/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.600    memory_unit/euc_reg[12]_i_1_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.714 r  memory_unit/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.714    memory_unit/euc_reg[16]_i_1_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.027 r  memory_unit/euc_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.027    memory_unit/euc_reg[20]_i_1_n_4
    SLICE_X9Y72          FDRE                                         r  memory_unit/euc_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.510    10.990    memory_unit/clk_out1
    SLICE_X9Y72          FDRE                                         r  memory_unit/euc_reg[23]/C
                         clock pessimism              0.577    11.567    
                         clock uncertainty           -0.072    11.496    
    SLICE_X9Y72          FDRE (Setup_fdre_C_D)        0.062    11.558    memory_unit/euc_reg[23]
  -------------------------------------------------------------------
                         required time                         11.558    
                         arrival time                         -11.027    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.604ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/euc_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.810ns  (logic 5.686ns (48.148%)  route 6.124ns (51.852%))
  Logic Levels:           15  (CARRY4=8 LUT2=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 10.990 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.684    -0.856    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.026 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=6, routed)           1.205     1.231    memory_unit/BRAMB_n_7
    SLICE_X8Y65          LUT4 (Prop_lut4_I3_O)        0.124     1.355 r  memory_unit/abs1_carry_i_8/O
                         net (fo=1, routed)           0.000     1.355    memory_unit/abs1_carry_i_8_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.868 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.948     2.816    memory_unit/abs1
    SLICE_X8Y66          LUT2 (Prop_lut2_I0_O)        0.150     2.966 r  memory_unit/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.966    memory_unit/i__carry_i_4__1_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.576     3.542 r  memory_unit/_inferred__1/i__carry/O[3]
                         net (fo=26, routed)          0.948     4.490    memory_unit/A[3]
    SLICE_X11Y67         LUT6 (Prop_lut6_I2_O)        0.307     4.797 r  memory_unit/euc1__0_carry__0_i_3/O
                         net (fo=2, routed)           0.599     5.396    memory_unit/euc1__0_carry__0_i_3_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I0_O)        0.124     5.520 r  memory_unit/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.520    memory_unit/euc1__0_carry__0_i_7_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.053 r  memory_unit/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.053    memory_unit/euc1__0_carry__0_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.210 r  memory_unit/euc1__0_carry__1/CO[1]
                         net (fo=4, routed)           0.746     6.957    memory_unit/euc1__0_carry__1_n_2
    SLICE_X11Y67         LUT4 (Prop_lut4_I3_O)        0.326     7.283 r  memory_unit/euc1__58_carry__1_i_9/O
                         net (fo=1, routed)           0.433     7.716    memory_unit/euc1__58_carry__1_i_9_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I0_O)        0.326     8.042 r  memory_unit/euc1__58_carry__1_i_3/O
                         net (fo=2, routed)           0.649     8.692    memory_unit/euc1__58_carry__1_i_3_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     9.302 r  memory_unit/euc1__58_carry__1/O[3]
                         net (fo=2, routed)           0.594     9.895    memory_unit/euc1[14]
    SLICE_X9Y70          LUT2 (Prop_lut2_I0_O)        0.307    10.202 r  memory_unit/euc[12]_i_3/O
                         net (fo=1, routed)           0.000    10.202    memory_unit/euc[12]_i_3_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.600 r  memory_unit/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.600    memory_unit/euc_reg[12]_i_1_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.714 r  memory_unit/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.714    memory_unit/euc_reg[16]_i_1_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.953 r  memory_unit/euc_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.953    memory_unit/euc_reg[20]_i_1_n_5
    SLICE_X9Y72          FDRE                                         r  memory_unit/euc_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.510    10.990    memory_unit/clk_out1
    SLICE_X9Y72          FDRE                                         r  memory_unit/euc_reg[22]/C
                         clock pessimism              0.577    11.567    
                         clock uncertainty           -0.072    11.496    
    SLICE_X9Y72          FDRE (Setup_fdre_C_D)        0.062    11.558    memory_unit/euc_reg[22]
  -------------------------------------------------------------------
                         required time                         11.558    
                         arrival time                         -10.953    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.620ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/euc_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.794ns  (logic 5.670ns (48.077%)  route 6.124ns (51.923%))
  Logic Levels:           15  (CARRY4=8 LUT2=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 10.990 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.684    -0.856    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.026 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=6, routed)           1.205     1.231    memory_unit/BRAMB_n_7
    SLICE_X8Y65          LUT4 (Prop_lut4_I3_O)        0.124     1.355 r  memory_unit/abs1_carry_i_8/O
                         net (fo=1, routed)           0.000     1.355    memory_unit/abs1_carry_i_8_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.868 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.948     2.816    memory_unit/abs1
    SLICE_X8Y66          LUT2 (Prop_lut2_I0_O)        0.150     2.966 r  memory_unit/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.966    memory_unit/i__carry_i_4__1_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.576     3.542 r  memory_unit/_inferred__1/i__carry/O[3]
                         net (fo=26, routed)          0.948     4.490    memory_unit/A[3]
    SLICE_X11Y67         LUT6 (Prop_lut6_I2_O)        0.307     4.797 r  memory_unit/euc1__0_carry__0_i_3/O
                         net (fo=2, routed)           0.599     5.396    memory_unit/euc1__0_carry__0_i_3_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I0_O)        0.124     5.520 r  memory_unit/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.520    memory_unit/euc1__0_carry__0_i_7_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.053 r  memory_unit/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.053    memory_unit/euc1__0_carry__0_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.210 r  memory_unit/euc1__0_carry__1/CO[1]
                         net (fo=4, routed)           0.746     6.957    memory_unit/euc1__0_carry__1_n_2
    SLICE_X11Y67         LUT4 (Prop_lut4_I3_O)        0.326     7.283 r  memory_unit/euc1__58_carry__1_i_9/O
                         net (fo=1, routed)           0.433     7.716    memory_unit/euc1__58_carry__1_i_9_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I0_O)        0.326     8.042 r  memory_unit/euc1__58_carry__1_i_3/O
                         net (fo=2, routed)           0.649     8.692    memory_unit/euc1__58_carry__1_i_3_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     9.302 r  memory_unit/euc1__58_carry__1/O[3]
                         net (fo=2, routed)           0.594     9.895    memory_unit/euc1[14]
    SLICE_X9Y70          LUT2 (Prop_lut2_I0_O)        0.307    10.202 r  memory_unit/euc[12]_i_3/O
                         net (fo=1, routed)           0.000    10.202    memory_unit/euc[12]_i_3_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.600 r  memory_unit/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.600    memory_unit/euc_reg[12]_i_1_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.714 r  memory_unit/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.714    memory_unit/euc_reg[16]_i_1_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.937 r  memory_unit/euc_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.937    memory_unit/euc_reg[20]_i_1_n_7
    SLICE_X9Y72          FDRE                                         r  memory_unit/euc_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.510    10.990    memory_unit/clk_out1
    SLICE_X9Y72          FDRE                                         r  memory_unit/euc_reg[20]/C
                         clock pessimism              0.577    11.567    
                         clock uncertainty           -0.072    11.496    
    SLICE_X9Y72          FDRE (Setup_fdre_C_D)        0.062    11.558    memory_unit/euc_reg[20]
  -------------------------------------------------------------------
                         required time                         11.558    
                         arrival time                         -10.937    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.625ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/euc_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.791ns  (logic 5.667ns (48.064%)  route 6.124ns (51.936%))
  Logic Levels:           14  (CARRY4=7 LUT2=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 10.992 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.684    -0.856    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.026 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=6, routed)           1.205     1.231    memory_unit/BRAMB_n_7
    SLICE_X8Y65          LUT4 (Prop_lut4_I3_O)        0.124     1.355 r  memory_unit/abs1_carry_i_8/O
                         net (fo=1, routed)           0.000     1.355    memory_unit/abs1_carry_i_8_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.868 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.948     2.816    memory_unit/abs1
    SLICE_X8Y66          LUT2 (Prop_lut2_I0_O)        0.150     2.966 r  memory_unit/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.966    memory_unit/i__carry_i_4__1_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.576     3.542 r  memory_unit/_inferred__1/i__carry/O[3]
                         net (fo=26, routed)          0.948     4.490    memory_unit/A[3]
    SLICE_X11Y67         LUT6 (Prop_lut6_I2_O)        0.307     4.797 r  memory_unit/euc1__0_carry__0_i_3/O
                         net (fo=2, routed)           0.599     5.396    memory_unit/euc1__0_carry__0_i_3_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I0_O)        0.124     5.520 r  memory_unit/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.520    memory_unit/euc1__0_carry__0_i_7_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.053 r  memory_unit/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.053    memory_unit/euc1__0_carry__0_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.210 r  memory_unit/euc1__0_carry__1/CO[1]
                         net (fo=4, routed)           0.746     6.957    memory_unit/euc1__0_carry__1_n_2
    SLICE_X11Y67         LUT4 (Prop_lut4_I3_O)        0.326     7.283 r  memory_unit/euc1__58_carry__1_i_9/O
                         net (fo=1, routed)           0.433     7.716    memory_unit/euc1__58_carry__1_i_9_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I0_O)        0.326     8.042 r  memory_unit/euc1__58_carry__1_i_3/O
                         net (fo=2, routed)           0.649     8.692    memory_unit/euc1__58_carry__1_i_3_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     9.302 r  memory_unit/euc1__58_carry__1/O[3]
                         net (fo=2, routed)           0.594     9.895    memory_unit/euc1[14]
    SLICE_X9Y70          LUT2 (Prop_lut2_I0_O)        0.307    10.202 r  memory_unit/euc[12]_i_3/O
                         net (fo=1, routed)           0.000    10.202    memory_unit/euc[12]_i_3_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.600 r  memory_unit/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.600    memory_unit/euc_reg[12]_i_1_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.934 r  memory_unit/euc_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.934    memory_unit/euc_reg[16]_i_1_n_6
    SLICE_X9Y71          FDRE                                         r  memory_unit/euc_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.512    10.992    memory_unit/clk_out1
    SLICE_X9Y71          FDRE                                         r  memory_unit/euc_reg[17]/C
                         clock pessimism              0.577    11.569    
                         clock uncertainty           -0.072    11.498    
    SLICE_X9Y71          FDRE (Setup_fdre_C_D)        0.062    11.560    memory_unit/euc_reg[17]
  -------------------------------------------------------------------
                         required time                         11.560    
                         arrival time                         -10.934    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.646ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/euc_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.770ns  (logic 5.646ns (47.971%)  route 6.124ns (52.029%))
  Logic Levels:           14  (CARRY4=7 LUT2=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 10.992 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.684    -0.856    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.026 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=6, routed)           1.205     1.231    memory_unit/BRAMB_n_7
    SLICE_X8Y65          LUT4 (Prop_lut4_I3_O)        0.124     1.355 r  memory_unit/abs1_carry_i_8/O
                         net (fo=1, routed)           0.000     1.355    memory_unit/abs1_carry_i_8_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.868 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.948     2.816    memory_unit/abs1
    SLICE_X8Y66          LUT2 (Prop_lut2_I0_O)        0.150     2.966 r  memory_unit/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.966    memory_unit/i__carry_i_4__1_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.576     3.542 r  memory_unit/_inferred__1/i__carry/O[3]
                         net (fo=26, routed)          0.948     4.490    memory_unit/A[3]
    SLICE_X11Y67         LUT6 (Prop_lut6_I2_O)        0.307     4.797 r  memory_unit/euc1__0_carry__0_i_3/O
                         net (fo=2, routed)           0.599     5.396    memory_unit/euc1__0_carry__0_i_3_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I0_O)        0.124     5.520 r  memory_unit/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.520    memory_unit/euc1__0_carry__0_i_7_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.053 r  memory_unit/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.053    memory_unit/euc1__0_carry__0_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.210 r  memory_unit/euc1__0_carry__1/CO[1]
                         net (fo=4, routed)           0.746     6.957    memory_unit/euc1__0_carry__1_n_2
    SLICE_X11Y67         LUT4 (Prop_lut4_I3_O)        0.326     7.283 r  memory_unit/euc1__58_carry__1_i_9/O
                         net (fo=1, routed)           0.433     7.716    memory_unit/euc1__58_carry__1_i_9_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I0_O)        0.326     8.042 r  memory_unit/euc1__58_carry__1_i_3/O
                         net (fo=2, routed)           0.649     8.692    memory_unit/euc1__58_carry__1_i_3_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     9.302 r  memory_unit/euc1__58_carry__1/O[3]
                         net (fo=2, routed)           0.594     9.895    memory_unit/euc1[14]
    SLICE_X9Y70          LUT2 (Prop_lut2_I0_O)        0.307    10.202 r  memory_unit/euc[12]_i_3/O
                         net (fo=1, routed)           0.000    10.202    memory_unit/euc[12]_i_3_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.600 r  memory_unit/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.600    memory_unit/euc_reg[12]_i_1_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.913 r  memory_unit/euc_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.913    memory_unit/euc_reg[16]_i_1_n_4
    SLICE_X9Y71          FDRE                                         r  memory_unit/euc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.512    10.992    memory_unit/clk_out1
    SLICE_X9Y71          FDRE                                         r  memory_unit/euc_reg[19]/C
                         clock pessimism              0.577    11.569    
                         clock uncertainty           -0.072    11.498    
    SLICE_X9Y71          FDRE (Setup_fdre_C_D)        0.062    11.560    memory_unit/euc_reg[19]
  -------------------------------------------------------------------
                         required time                         11.560    
                         arrival time                         -10.913    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.720ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/euc_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.696ns  (logic 5.572ns (47.642%)  route 6.124ns (52.358%))
  Logic Levels:           14  (CARRY4=7 LUT2=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 10.992 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.684    -0.856    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.026 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=6, routed)           1.205     1.231    memory_unit/BRAMB_n_7
    SLICE_X8Y65          LUT4 (Prop_lut4_I3_O)        0.124     1.355 r  memory_unit/abs1_carry_i_8/O
                         net (fo=1, routed)           0.000     1.355    memory_unit/abs1_carry_i_8_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.868 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.948     2.816    memory_unit/abs1
    SLICE_X8Y66          LUT2 (Prop_lut2_I0_O)        0.150     2.966 r  memory_unit/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.966    memory_unit/i__carry_i_4__1_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.576     3.542 r  memory_unit/_inferred__1/i__carry/O[3]
                         net (fo=26, routed)          0.948     4.490    memory_unit/A[3]
    SLICE_X11Y67         LUT6 (Prop_lut6_I2_O)        0.307     4.797 r  memory_unit/euc1__0_carry__0_i_3/O
                         net (fo=2, routed)           0.599     5.396    memory_unit/euc1__0_carry__0_i_3_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I0_O)        0.124     5.520 r  memory_unit/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.520    memory_unit/euc1__0_carry__0_i_7_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.053 r  memory_unit/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.053    memory_unit/euc1__0_carry__0_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.210 r  memory_unit/euc1__0_carry__1/CO[1]
                         net (fo=4, routed)           0.746     6.957    memory_unit/euc1__0_carry__1_n_2
    SLICE_X11Y67         LUT4 (Prop_lut4_I3_O)        0.326     7.283 r  memory_unit/euc1__58_carry__1_i_9/O
                         net (fo=1, routed)           0.433     7.716    memory_unit/euc1__58_carry__1_i_9_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I0_O)        0.326     8.042 r  memory_unit/euc1__58_carry__1_i_3/O
                         net (fo=2, routed)           0.649     8.692    memory_unit/euc1__58_carry__1_i_3_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     9.302 r  memory_unit/euc1__58_carry__1/O[3]
                         net (fo=2, routed)           0.594     9.895    memory_unit/euc1[14]
    SLICE_X9Y70          LUT2 (Prop_lut2_I0_O)        0.307    10.202 r  memory_unit/euc[12]_i_3/O
                         net (fo=1, routed)           0.000    10.202    memory_unit/euc[12]_i_3_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.600 r  memory_unit/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.600    memory_unit/euc_reg[12]_i_1_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.839 r  memory_unit/euc_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.839    memory_unit/euc_reg[16]_i_1_n_5
    SLICE_X9Y71          FDRE                                         r  memory_unit/euc_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.512    10.992    memory_unit/clk_out1
    SLICE_X9Y71          FDRE                                         r  memory_unit/euc_reg[18]/C
                         clock pessimism              0.577    11.569    
                         clock uncertainty           -0.072    11.498    
    SLICE_X9Y71          FDRE (Setup_fdre_C_D)        0.062    11.560    memory_unit/euc_reg[18]
  -------------------------------------------------------------------
                         required time                         11.560    
                         arrival time                         -10.839    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.736ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/euc_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.680ns  (logic 5.556ns (47.570%)  route 6.124ns (52.430%))
  Logic Levels:           14  (CARRY4=7 LUT2=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 10.992 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.684    -0.856    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.026 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=6, routed)           1.205     1.231    memory_unit/BRAMB_n_7
    SLICE_X8Y65          LUT4 (Prop_lut4_I3_O)        0.124     1.355 r  memory_unit/abs1_carry_i_8/O
                         net (fo=1, routed)           0.000     1.355    memory_unit/abs1_carry_i_8_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.868 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.948     2.816    memory_unit/abs1
    SLICE_X8Y66          LUT2 (Prop_lut2_I0_O)        0.150     2.966 r  memory_unit/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.966    memory_unit/i__carry_i_4__1_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.576     3.542 r  memory_unit/_inferred__1/i__carry/O[3]
                         net (fo=26, routed)          0.948     4.490    memory_unit/A[3]
    SLICE_X11Y67         LUT6 (Prop_lut6_I2_O)        0.307     4.797 r  memory_unit/euc1__0_carry__0_i_3/O
                         net (fo=2, routed)           0.599     5.396    memory_unit/euc1__0_carry__0_i_3_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I0_O)        0.124     5.520 r  memory_unit/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.520    memory_unit/euc1__0_carry__0_i_7_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.053 r  memory_unit/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.053    memory_unit/euc1__0_carry__0_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.210 r  memory_unit/euc1__0_carry__1/CO[1]
                         net (fo=4, routed)           0.746     6.957    memory_unit/euc1__0_carry__1_n_2
    SLICE_X11Y67         LUT4 (Prop_lut4_I3_O)        0.326     7.283 r  memory_unit/euc1__58_carry__1_i_9/O
                         net (fo=1, routed)           0.433     7.716    memory_unit/euc1__58_carry__1_i_9_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I0_O)        0.326     8.042 r  memory_unit/euc1__58_carry__1_i_3/O
                         net (fo=2, routed)           0.649     8.692    memory_unit/euc1__58_carry__1_i_3_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     9.302 r  memory_unit/euc1__58_carry__1/O[3]
                         net (fo=2, routed)           0.594     9.895    memory_unit/euc1[14]
    SLICE_X9Y70          LUT2 (Prop_lut2_I0_O)        0.307    10.202 r  memory_unit/euc[12]_i_3/O
                         net (fo=1, routed)           0.000    10.202    memory_unit/euc[12]_i_3_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.600 r  memory_unit/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.600    memory_unit/euc_reg[12]_i_1_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.823 r  memory_unit/euc_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.823    memory_unit/euc_reg[16]_i_1_n_7
    SLICE_X9Y71          FDRE                                         r  memory_unit/euc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.512    10.992    memory_unit/clk_out1
    SLICE_X9Y71          FDRE                                         r  memory_unit/euc_reg[16]/C
                         clock pessimism              0.577    11.569    
                         clock uncertainty           -0.072    11.498    
    SLICE_X9Y71          FDRE (Setup_fdre_C_D)        0.062    11.560    memory_unit/euc_reg[16]
  -------------------------------------------------------------------
                         required time                         11.560    
                         arrival time                         -10.823    
  -------------------------------------------------------------------
                         slack                                  0.736    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 memory_unit/sel_op_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            main_FSM/FSM_onehot_CurrentState_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.773%)  route 0.088ns (32.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.600    -0.564    memory_unit/clk_out1
    SLICE_X7Y62          FDRE                                         r  memory_unit/sel_op_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  memory_unit/sel_op_reg[1]/Q
                         net (fo=38, routed)          0.088    -0.335    memory_unit/address_counter_rapido/sel_op[1]
    SLICE_X6Y62          LUT6 (Prop_lut6_I3_O)        0.045    -0.290 r  memory_unit/address_counter_rapido/FSM_onehot_CurrentState[7]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.290    main_FSM/D[3]
    SLICE_X6Y62          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.870    -0.803    main_FSM/clk_out1
    SLICE_X6Y62          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[7]/C
                         clock pessimism              0.252    -0.551    
    SLICE_X6Y62          FDRE (Hold_fdre_C_D)         0.121    -0.430    main_FSM/FSM_onehot_CurrentState_reg[7]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 memory_unit/address_counter_tx/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_tx/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.397%)  route 0.133ns (41.603%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.602    -0.562    memory_unit/address_counter_tx/clk_out1
    SLICE_X5Y59          FDCE                                         r  memory_unit/address_counter_tx/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  memory_unit/address_counter_tx/count_reg[8]/Q
                         net (fo=5, routed)           0.133    -0.289    memory_unit/address_counter_tx/Q[8]
    SLICE_X6Y59          LUT6 (Prop_lut6_I0_O)        0.045    -0.244 r  memory_unit/address_counter_tx/count[10]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.244    memory_unit/address_counter_tx/p_0_in__0[10]
    SLICE_X6Y59          FDCE                                         r  memory_unit/address_counter_tx/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.873    -0.800    memory_unit/address_counter_tx/clk_out1
    SLICE_X6Y59          FDCE                                         r  memory_unit/address_counter_tx/count_reg[10]/C
                         clock pessimism              0.254    -0.546    
    SLICE_X6Y59          FDCE (Hold_fdce_C_D)         0.121    -0.425    memory_unit/address_counter_tx/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 memory_unit/num2display/nolabel_line42/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/num2display/nolabel_line42/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.702%)  route 0.136ns (42.298%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.599    -0.565    memory_unit/num2display/nolabel_line42/clk_out1
    SLICE_X3Y66          FDRE                                         r  memory_unit/num2display/nolabel_line42/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  memory_unit/num2display/nolabel_line42/counter_reg[0]/Q
                         net (fo=30, routed)          0.136    -0.288    memory_unit/num2display/nolabel_line42/counter_reg[0]_0[0]
    SLICE_X2Y66          LUT6 (Prop_lut6_I0_O)        0.045    -0.243 r  memory_unit/num2display/nolabel_line42/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    memory_unit/num2display/nolabel_line42/FSM_onehot_state[2]_i_1_n_0
    SLICE_X2Y66          FDRE                                         r  memory_unit/num2display/nolabel_line42/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.870    -0.803    memory_unit/num2display/nolabel_line42/clk_out1
    SLICE_X2Y66          FDRE                                         r  memory_unit/num2display/nolabel_line42/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.251    -0.552    
    SLICE_X2Y66          FDRE (Hold_fdre_C_D)         0.121    -0.431    memory_unit/num2display/nolabel_line42/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 memory_unit/address_counter/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_count_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.274%)  route 0.151ns (51.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.602    -0.562    memory_unit/address_counter/clk_out1
    SLICE_X3Y60          FDCE                                         r  memory_unit/address_counter/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  memory_unit/address_counter/count_reg[6]/Q
                         net (fo=6, routed)           0.151    -0.270    memory_unit/count_reg[6]
    SLICE_X4Y60          FDRE                                         r  memory_unit/addr_count_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.872    -0.801    memory_unit/clk_out1
    SLICE_X4Y60          FDRE                                         r  memory_unit/addr_count_2_reg[6]/C
                         clock pessimism              0.275    -0.526    
    SLICE_X4Y60          FDRE (Hold_fdre_C_D)         0.066    -0.460    memory_unit/addr_count_2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 uart_basic_inst/uart_rx_blk/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/din_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.841%)  route 0.136ns (49.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.571    -0.593    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X9Y63          FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  uart_basic_inst/uart_rx_blk/rx_data_reg[3]/Q
                         net (fo=5, routed)           0.136    -0.316    memory_unit/din_reg[7]_0[3]
    SLICE_X9Y64          FDRE                                         r  memory_unit/din_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.841    -0.832    memory_unit/clk_out1
    SLICE_X9Y64          FDRE                                         r  memory_unit/din_reg[3]/C
                         clock pessimism              0.254    -0.578    
    SLICE_X9Y64          FDRE (Hold_fdre_C_D)         0.072    -0.506    memory_unit/din_reg[3]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.246ns (77.542%)  route 0.071ns (22.458%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.571    -0.593    uart_basic_inst/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X12Y65         FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y65         FDRE (Prop_fdre_C_Q)         0.148    -0.445 r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/Q
                         net (fo=3, routed)           0.071    -0.374    uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter[1]
    SLICE_X12Y65         LUT3 (Prop_lut3_I0_O)        0.098    -0.276 r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter[0]_i_1_n_0
    SLICE_X12Y65         FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.840    -0.833    uart_basic_inst/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X12Y65         FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/C
                         clock pessimism              0.240    -0.593    
    SLICE_X12Y65         FDRE (Hold_fdre_C_D)         0.121    -0.472    uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 memory_unit/num2display/nolabel_line42/shift_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/num2display/nolabel_line42/bcd_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.494%)  route 0.121ns (42.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.600    -0.564    memory_unit/num2display/nolabel_line42/clk_out1
    SLICE_X2Y63          FDRE                                         r  memory_unit/num2display/nolabel_line42/shift_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  memory_unit/num2display/nolabel_line42/shift_reg[10]/Q
                         net (fo=4, routed)           0.121    -0.279    memory_unit/num2display/nolabel_line42/shift_reg_n_0_[10]
    SLICE_X1Y62          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.873    -0.800    memory_unit/num2display/nolabel_line42/clk_out1
    SLICE_X1Y62          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[11]/C
                         clock pessimism              0.252    -0.548    
    SLICE_X1Y62          FDRE (Hold_fdre_C_D)         0.070    -0.478    memory_unit/num2display/nolabel_line42/bcd_reg[11]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 memory_unit/num2display/nolabel_line42/shift_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/num2display/nolabel_line42/bcd_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.246%)  route 0.122ns (42.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.601    -0.563    memory_unit/num2display/nolabel_line42/clk_out1
    SLICE_X2Y62          FDRE                                         r  memory_unit/num2display/nolabel_line42/shift_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  memory_unit/num2display/nolabel_line42/shift_reg[21]/Q
                         net (fo=5, routed)           0.122    -0.277    memory_unit/num2display/nolabel_line42/shift_reg_n_0_[21]
    SLICE_X1Y61          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.875    -0.798    memory_unit/num2display/nolabel_line42/clk_out1
    SLICE_X1Y61          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[22]/C
                         clock pessimism              0.252    -0.546    
    SLICE_X1Y61          FDRE (Hold_fdre_C_D)         0.070    -0.476    memory_unit/num2display/nolabel_line42/bcd_reg[22]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 uart_basic_inst/uart_rx_blk/spacing_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.012%)  route 0.152ns (44.988%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.571    -0.593    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X13Y63         FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[0]/Q
                         net (fo=4, routed)           0.152    -0.300    uart_basic_inst/uart_rx_blk/spacing_counter[0]
    SLICE_X14Y63         LUT6 (Prop_lut6_I3_O)        0.045    -0.255 r  uart_basic_inst/uart_rx_blk/spacing_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    uart_basic_inst/uart_rx_blk/spacing_counter[2]_i_1_n_0
    SLICE_X14Y63         FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.841    -0.832    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X14Y63         FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]/C
                         clock pessimism              0.254    -0.578    
    SLICE_X14Y63         FDRE (Hold_fdre_C_D)         0.120    -0.458    uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 memory_unit/address_counter_rapido/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/t_start_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.132%)  route 0.129ns (40.868%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.601    -0.563    memory_unit/address_counter_rapido/clk_out1
    SLICE_X5Y60          FDCE                                         r  memory_unit/address_counter_rapido/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDCE (Prop_fdce_C_Q)         0.141    -0.422 r  memory_unit/address_counter_rapido/count_reg[7]/Q
                         net (fo=7, routed)           0.129    -0.294    memory_unit/address_counter_rapido/Q[7]
    SLICE_X7Y61          LUT6 (Prop_lut6_I2_O)        0.045    -0.249 r  memory_unit/address_counter_rapido/t_start_i_1/O
                         net (fo=1, routed)           0.000    -0.249    memory_unit/address_counter_rapido_n_13
    SLICE_X7Y61          FDRE                                         r  memory_unit/t_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.872    -0.801    memory_unit/clk_out1
    SLICE_X7Y61          FDRE                                         r  memory_unit/t_start_reg/C
                         clock pessimism              0.254    -0.547    
    SLICE_X7Y61          FDRE (Hold_fdre_C_D)         0.092    -0.455    memory_unit/t_start_reg
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.207    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { clk100MHZ/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         12.500      9.924      RAMB18_X0Y26     memory_unit/BRAMA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         12.500      9.924      RAMB18_X0Y26     memory_unit/BRAMA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         12.500      9.924      RAMB18_X0Y25     memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         12.500      9.924      RAMB18_X0Y25     memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         12.500      10.345     BUFGCTRL_X0Y16   clk100MHZ/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         12.500      11.251     MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         12.500      11.500     SLICE_X6Y62      main_FSM/FSM_onehot_CurrentState_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X6Y63      main_FSM/FSM_onehot_CurrentState_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X7Y63      main_FSM/FSM_onehot_CurrentState_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X7Y63      main_FSM/FSM_onehot_CurrentState_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       12.500      200.860    MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C              n/a            0.500         6.250       5.750      SLICE_X6Y62      main_FSM/FSM_onehot_CurrentState_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         6.250       5.750      SLICE_X6Y62      main_FSM/FSM_onehot_CurrentState_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X6Y63      main_FSM/FSM_onehot_CurrentState_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X6Y63      main_FSM/FSM_onehot_CurrentState_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X7Y63      main_FSM/FSM_onehot_CurrentState_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X7Y63      main_FSM/FSM_onehot_CurrentState_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X7Y63      main_FSM/FSM_onehot_CurrentState_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X7Y63      main_FSM/FSM_onehot_CurrentState_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X7Y63      main_FSM/FSM_onehot_CurrentState_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X7Y63      main_FSM/FSM_onehot_CurrentState_reg[4]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         6.250       5.750      SLICE_X6Y62      main_FSM/FSM_onehot_CurrentState_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         6.250       5.750      SLICE_X6Y62      main_FSM/FSM_onehot_CurrentState_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X6Y63      main_FSM/FSM_onehot_CurrentState_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X6Y63      main_FSM/FSM_onehot_CurrentState_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X7Y63      main_FSM/FSM_onehot_CurrentState_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X7Y63      main_FSM/FSM_onehot_CurrentState_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X7Y63      main_FSM/FSM_onehot_CurrentState_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X7Y63      main_FSM/FSM_onehot_CurrentState_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X7Y63      main_FSM/FSM_onehot_CurrentState_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X7Y63      main_FSM/FSM_onehot_CurrentState_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100MHZ/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk100MHZ/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.395ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.395ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/euc_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.019ns  (logic 5.895ns (49.049%)  route 6.124ns (50.951%))
  Logic Levels:           16  (CARRY4=9 LUT2=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 10.989 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.684    -0.856    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.026 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=6, routed)           1.205     1.231    memory_unit/BRAMB_n_7
    SLICE_X8Y65          LUT4 (Prop_lut4_I3_O)        0.124     1.355 r  memory_unit/abs1_carry_i_8/O
                         net (fo=1, routed)           0.000     1.355    memory_unit/abs1_carry_i_8_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.868 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.948     2.816    memory_unit/abs1
    SLICE_X8Y66          LUT2 (Prop_lut2_I0_O)        0.150     2.966 r  memory_unit/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.966    memory_unit/i__carry_i_4__1_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.576     3.542 r  memory_unit/_inferred__1/i__carry/O[3]
                         net (fo=26, routed)          0.948     4.490    memory_unit/A[3]
    SLICE_X11Y67         LUT6 (Prop_lut6_I2_O)        0.307     4.797 r  memory_unit/euc1__0_carry__0_i_3/O
                         net (fo=2, routed)           0.599     5.396    memory_unit/euc1__0_carry__0_i_3_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I0_O)        0.124     5.520 r  memory_unit/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.520    memory_unit/euc1__0_carry__0_i_7_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.053 r  memory_unit/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.053    memory_unit/euc1__0_carry__0_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.210 r  memory_unit/euc1__0_carry__1/CO[1]
                         net (fo=4, routed)           0.746     6.957    memory_unit/euc1__0_carry__1_n_2
    SLICE_X11Y67         LUT4 (Prop_lut4_I3_O)        0.326     7.283 r  memory_unit/euc1__58_carry__1_i_9/O
                         net (fo=1, routed)           0.433     7.716    memory_unit/euc1__58_carry__1_i_9_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I0_O)        0.326     8.042 r  memory_unit/euc1__58_carry__1_i_3/O
                         net (fo=2, routed)           0.649     8.692    memory_unit/euc1__58_carry__1_i_3_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     9.302 r  memory_unit/euc1__58_carry__1/O[3]
                         net (fo=2, routed)           0.594     9.895    memory_unit/euc1[14]
    SLICE_X9Y70          LUT2 (Prop_lut2_I0_O)        0.307    10.202 r  memory_unit/euc[12]_i_3/O
                         net (fo=1, routed)           0.000    10.202    memory_unit/euc[12]_i_3_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.600 r  memory_unit/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.600    memory_unit/euc_reg[12]_i_1_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.714 r  memory_unit/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.714    memory_unit/euc_reg[16]_i_1_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.828 r  memory_unit/euc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.828    memory_unit/euc_reg[20]_i_1_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.162 r  memory_unit/euc_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.162    memory_unit/euc_reg[24]_i_1_n_6
    SLICE_X9Y73          FDRE                                         r  memory_unit/euc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.509    10.989    memory_unit/clk_out1
    SLICE_X9Y73          FDRE                                         r  memory_unit/euc_reg[25]/C
                         clock pessimism              0.577    11.566    
                         clock uncertainty           -0.071    11.495    
    SLICE_X9Y73          FDRE (Setup_fdre_C_D)        0.062    11.557    memory_unit/euc_reg[25]
  -------------------------------------------------------------------
                         required time                         11.557    
                         arrival time                         -11.162    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.506ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/euc_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.908ns  (logic 5.784ns (48.574%)  route 6.124ns (51.426%))
  Logic Levels:           16  (CARRY4=9 LUT2=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 10.989 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.684    -0.856    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.026 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=6, routed)           1.205     1.231    memory_unit/BRAMB_n_7
    SLICE_X8Y65          LUT4 (Prop_lut4_I3_O)        0.124     1.355 r  memory_unit/abs1_carry_i_8/O
                         net (fo=1, routed)           0.000     1.355    memory_unit/abs1_carry_i_8_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.868 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.948     2.816    memory_unit/abs1
    SLICE_X8Y66          LUT2 (Prop_lut2_I0_O)        0.150     2.966 r  memory_unit/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.966    memory_unit/i__carry_i_4__1_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.576     3.542 r  memory_unit/_inferred__1/i__carry/O[3]
                         net (fo=26, routed)          0.948     4.490    memory_unit/A[3]
    SLICE_X11Y67         LUT6 (Prop_lut6_I2_O)        0.307     4.797 r  memory_unit/euc1__0_carry__0_i_3/O
                         net (fo=2, routed)           0.599     5.396    memory_unit/euc1__0_carry__0_i_3_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I0_O)        0.124     5.520 r  memory_unit/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.520    memory_unit/euc1__0_carry__0_i_7_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.053 r  memory_unit/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.053    memory_unit/euc1__0_carry__0_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.210 r  memory_unit/euc1__0_carry__1/CO[1]
                         net (fo=4, routed)           0.746     6.957    memory_unit/euc1__0_carry__1_n_2
    SLICE_X11Y67         LUT4 (Prop_lut4_I3_O)        0.326     7.283 r  memory_unit/euc1__58_carry__1_i_9/O
                         net (fo=1, routed)           0.433     7.716    memory_unit/euc1__58_carry__1_i_9_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I0_O)        0.326     8.042 r  memory_unit/euc1__58_carry__1_i_3/O
                         net (fo=2, routed)           0.649     8.692    memory_unit/euc1__58_carry__1_i_3_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     9.302 r  memory_unit/euc1__58_carry__1/O[3]
                         net (fo=2, routed)           0.594     9.895    memory_unit/euc1[14]
    SLICE_X9Y70          LUT2 (Prop_lut2_I0_O)        0.307    10.202 r  memory_unit/euc[12]_i_3/O
                         net (fo=1, routed)           0.000    10.202    memory_unit/euc[12]_i_3_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.600 r  memory_unit/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.600    memory_unit/euc_reg[12]_i_1_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.714 r  memory_unit/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.714    memory_unit/euc_reg[16]_i_1_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.828 r  memory_unit/euc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.828    memory_unit/euc_reg[20]_i_1_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.051 r  memory_unit/euc_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.051    memory_unit/euc_reg[24]_i_1_n_7
    SLICE_X9Y73          FDRE                                         r  memory_unit/euc_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.509    10.989    memory_unit/clk_out1
    SLICE_X9Y73          FDRE                                         r  memory_unit/euc_reg[24]/C
                         clock pessimism              0.577    11.566    
                         clock uncertainty           -0.071    11.495    
    SLICE_X9Y73          FDRE (Setup_fdre_C_D)        0.062    11.557    memory_unit/euc_reg[24]
  -------------------------------------------------------------------
                         required time                         11.557    
                         arrival time                         -11.051    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.510ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/euc_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.905ns  (logic 5.781ns (48.561%)  route 6.124ns (51.439%))
  Logic Levels:           15  (CARRY4=8 LUT2=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 10.990 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.684    -0.856    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.026 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=6, routed)           1.205     1.231    memory_unit/BRAMB_n_7
    SLICE_X8Y65          LUT4 (Prop_lut4_I3_O)        0.124     1.355 r  memory_unit/abs1_carry_i_8/O
                         net (fo=1, routed)           0.000     1.355    memory_unit/abs1_carry_i_8_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.868 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.948     2.816    memory_unit/abs1
    SLICE_X8Y66          LUT2 (Prop_lut2_I0_O)        0.150     2.966 r  memory_unit/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.966    memory_unit/i__carry_i_4__1_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.576     3.542 r  memory_unit/_inferred__1/i__carry/O[3]
                         net (fo=26, routed)          0.948     4.490    memory_unit/A[3]
    SLICE_X11Y67         LUT6 (Prop_lut6_I2_O)        0.307     4.797 r  memory_unit/euc1__0_carry__0_i_3/O
                         net (fo=2, routed)           0.599     5.396    memory_unit/euc1__0_carry__0_i_3_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I0_O)        0.124     5.520 r  memory_unit/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.520    memory_unit/euc1__0_carry__0_i_7_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.053 r  memory_unit/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.053    memory_unit/euc1__0_carry__0_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.210 r  memory_unit/euc1__0_carry__1/CO[1]
                         net (fo=4, routed)           0.746     6.957    memory_unit/euc1__0_carry__1_n_2
    SLICE_X11Y67         LUT4 (Prop_lut4_I3_O)        0.326     7.283 r  memory_unit/euc1__58_carry__1_i_9/O
                         net (fo=1, routed)           0.433     7.716    memory_unit/euc1__58_carry__1_i_9_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I0_O)        0.326     8.042 r  memory_unit/euc1__58_carry__1_i_3/O
                         net (fo=2, routed)           0.649     8.692    memory_unit/euc1__58_carry__1_i_3_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     9.302 r  memory_unit/euc1__58_carry__1/O[3]
                         net (fo=2, routed)           0.594     9.895    memory_unit/euc1[14]
    SLICE_X9Y70          LUT2 (Prop_lut2_I0_O)        0.307    10.202 r  memory_unit/euc[12]_i_3/O
                         net (fo=1, routed)           0.000    10.202    memory_unit/euc[12]_i_3_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.600 r  memory_unit/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.600    memory_unit/euc_reg[12]_i_1_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.714 r  memory_unit/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.714    memory_unit/euc_reg[16]_i_1_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.048 r  memory_unit/euc_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.048    memory_unit/euc_reg[20]_i_1_n_6
    SLICE_X9Y72          FDRE                                         r  memory_unit/euc_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.510    10.990    memory_unit/clk_out1
    SLICE_X9Y72          FDRE                                         r  memory_unit/euc_reg[21]/C
                         clock pessimism              0.577    11.567    
                         clock uncertainty           -0.071    11.496    
    SLICE_X9Y72          FDRE (Setup_fdre_C_D)        0.062    11.558    memory_unit/euc_reg[21]
  -------------------------------------------------------------------
                         required time                         11.558    
                         arrival time                         -11.048    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.531ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/euc_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.884ns  (logic 5.760ns (48.470%)  route 6.124ns (51.530%))
  Logic Levels:           15  (CARRY4=8 LUT2=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 10.990 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.684    -0.856    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.026 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=6, routed)           1.205     1.231    memory_unit/BRAMB_n_7
    SLICE_X8Y65          LUT4 (Prop_lut4_I3_O)        0.124     1.355 r  memory_unit/abs1_carry_i_8/O
                         net (fo=1, routed)           0.000     1.355    memory_unit/abs1_carry_i_8_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.868 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.948     2.816    memory_unit/abs1
    SLICE_X8Y66          LUT2 (Prop_lut2_I0_O)        0.150     2.966 r  memory_unit/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.966    memory_unit/i__carry_i_4__1_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.576     3.542 r  memory_unit/_inferred__1/i__carry/O[3]
                         net (fo=26, routed)          0.948     4.490    memory_unit/A[3]
    SLICE_X11Y67         LUT6 (Prop_lut6_I2_O)        0.307     4.797 r  memory_unit/euc1__0_carry__0_i_3/O
                         net (fo=2, routed)           0.599     5.396    memory_unit/euc1__0_carry__0_i_3_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I0_O)        0.124     5.520 r  memory_unit/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.520    memory_unit/euc1__0_carry__0_i_7_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.053 r  memory_unit/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.053    memory_unit/euc1__0_carry__0_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.210 r  memory_unit/euc1__0_carry__1/CO[1]
                         net (fo=4, routed)           0.746     6.957    memory_unit/euc1__0_carry__1_n_2
    SLICE_X11Y67         LUT4 (Prop_lut4_I3_O)        0.326     7.283 r  memory_unit/euc1__58_carry__1_i_9/O
                         net (fo=1, routed)           0.433     7.716    memory_unit/euc1__58_carry__1_i_9_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I0_O)        0.326     8.042 r  memory_unit/euc1__58_carry__1_i_3/O
                         net (fo=2, routed)           0.649     8.692    memory_unit/euc1__58_carry__1_i_3_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     9.302 r  memory_unit/euc1__58_carry__1/O[3]
                         net (fo=2, routed)           0.594     9.895    memory_unit/euc1[14]
    SLICE_X9Y70          LUT2 (Prop_lut2_I0_O)        0.307    10.202 r  memory_unit/euc[12]_i_3/O
                         net (fo=1, routed)           0.000    10.202    memory_unit/euc[12]_i_3_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.600 r  memory_unit/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.600    memory_unit/euc_reg[12]_i_1_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.714 r  memory_unit/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.714    memory_unit/euc_reg[16]_i_1_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.027 r  memory_unit/euc_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.027    memory_unit/euc_reg[20]_i_1_n_4
    SLICE_X9Y72          FDRE                                         r  memory_unit/euc_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.510    10.990    memory_unit/clk_out1
    SLICE_X9Y72          FDRE                                         r  memory_unit/euc_reg[23]/C
                         clock pessimism              0.577    11.567    
                         clock uncertainty           -0.071    11.496    
    SLICE_X9Y72          FDRE (Setup_fdre_C_D)        0.062    11.558    memory_unit/euc_reg[23]
  -------------------------------------------------------------------
                         required time                         11.558    
                         arrival time                         -11.027    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.605ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/euc_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.810ns  (logic 5.686ns (48.148%)  route 6.124ns (51.852%))
  Logic Levels:           15  (CARRY4=8 LUT2=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 10.990 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.684    -0.856    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.026 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=6, routed)           1.205     1.231    memory_unit/BRAMB_n_7
    SLICE_X8Y65          LUT4 (Prop_lut4_I3_O)        0.124     1.355 r  memory_unit/abs1_carry_i_8/O
                         net (fo=1, routed)           0.000     1.355    memory_unit/abs1_carry_i_8_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.868 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.948     2.816    memory_unit/abs1
    SLICE_X8Y66          LUT2 (Prop_lut2_I0_O)        0.150     2.966 r  memory_unit/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.966    memory_unit/i__carry_i_4__1_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.576     3.542 r  memory_unit/_inferred__1/i__carry/O[3]
                         net (fo=26, routed)          0.948     4.490    memory_unit/A[3]
    SLICE_X11Y67         LUT6 (Prop_lut6_I2_O)        0.307     4.797 r  memory_unit/euc1__0_carry__0_i_3/O
                         net (fo=2, routed)           0.599     5.396    memory_unit/euc1__0_carry__0_i_3_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I0_O)        0.124     5.520 r  memory_unit/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.520    memory_unit/euc1__0_carry__0_i_7_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.053 r  memory_unit/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.053    memory_unit/euc1__0_carry__0_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.210 r  memory_unit/euc1__0_carry__1/CO[1]
                         net (fo=4, routed)           0.746     6.957    memory_unit/euc1__0_carry__1_n_2
    SLICE_X11Y67         LUT4 (Prop_lut4_I3_O)        0.326     7.283 r  memory_unit/euc1__58_carry__1_i_9/O
                         net (fo=1, routed)           0.433     7.716    memory_unit/euc1__58_carry__1_i_9_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I0_O)        0.326     8.042 r  memory_unit/euc1__58_carry__1_i_3/O
                         net (fo=2, routed)           0.649     8.692    memory_unit/euc1__58_carry__1_i_3_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     9.302 r  memory_unit/euc1__58_carry__1/O[3]
                         net (fo=2, routed)           0.594     9.895    memory_unit/euc1[14]
    SLICE_X9Y70          LUT2 (Prop_lut2_I0_O)        0.307    10.202 r  memory_unit/euc[12]_i_3/O
                         net (fo=1, routed)           0.000    10.202    memory_unit/euc[12]_i_3_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.600 r  memory_unit/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.600    memory_unit/euc_reg[12]_i_1_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.714 r  memory_unit/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.714    memory_unit/euc_reg[16]_i_1_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.953 r  memory_unit/euc_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.953    memory_unit/euc_reg[20]_i_1_n_5
    SLICE_X9Y72          FDRE                                         r  memory_unit/euc_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.510    10.990    memory_unit/clk_out1
    SLICE_X9Y72          FDRE                                         r  memory_unit/euc_reg[22]/C
                         clock pessimism              0.577    11.567    
                         clock uncertainty           -0.071    11.496    
    SLICE_X9Y72          FDRE (Setup_fdre_C_D)        0.062    11.558    memory_unit/euc_reg[22]
  -------------------------------------------------------------------
                         required time                         11.558    
                         arrival time                         -10.953    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.621ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/euc_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.794ns  (logic 5.670ns (48.077%)  route 6.124ns (51.923%))
  Logic Levels:           15  (CARRY4=8 LUT2=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 10.990 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.684    -0.856    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.026 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=6, routed)           1.205     1.231    memory_unit/BRAMB_n_7
    SLICE_X8Y65          LUT4 (Prop_lut4_I3_O)        0.124     1.355 r  memory_unit/abs1_carry_i_8/O
                         net (fo=1, routed)           0.000     1.355    memory_unit/abs1_carry_i_8_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.868 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.948     2.816    memory_unit/abs1
    SLICE_X8Y66          LUT2 (Prop_lut2_I0_O)        0.150     2.966 r  memory_unit/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.966    memory_unit/i__carry_i_4__1_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.576     3.542 r  memory_unit/_inferred__1/i__carry/O[3]
                         net (fo=26, routed)          0.948     4.490    memory_unit/A[3]
    SLICE_X11Y67         LUT6 (Prop_lut6_I2_O)        0.307     4.797 r  memory_unit/euc1__0_carry__0_i_3/O
                         net (fo=2, routed)           0.599     5.396    memory_unit/euc1__0_carry__0_i_3_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I0_O)        0.124     5.520 r  memory_unit/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.520    memory_unit/euc1__0_carry__0_i_7_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.053 r  memory_unit/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.053    memory_unit/euc1__0_carry__0_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.210 r  memory_unit/euc1__0_carry__1/CO[1]
                         net (fo=4, routed)           0.746     6.957    memory_unit/euc1__0_carry__1_n_2
    SLICE_X11Y67         LUT4 (Prop_lut4_I3_O)        0.326     7.283 r  memory_unit/euc1__58_carry__1_i_9/O
                         net (fo=1, routed)           0.433     7.716    memory_unit/euc1__58_carry__1_i_9_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I0_O)        0.326     8.042 r  memory_unit/euc1__58_carry__1_i_3/O
                         net (fo=2, routed)           0.649     8.692    memory_unit/euc1__58_carry__1_i_3_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     9.302 r  memory_unit/euc1__58_carry__1/O[3]
                         net (fo=2, routed)           0.594     9.895    memory_unit/euc1[14]
    SLICE_X9Y70          LUT2 (Prop_lut2_I0_O)        0.307    10.202 r  memory_unit/euc[12]_i_3/O
                         net (fo=1, routed)           0.000    10.202    memory_unit/euc[12]_i_3_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.600 r  memory_unit/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.600    memory_unit/euc_reg[12]_i_1_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.714 r  memory_unit/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.714    memory_unit/euc_reg[16]_i_1_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.937 r  memory_unit/euc_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.937    memory_unit/euc_reg[20]_i_1_n_7
    SLICE_X9Y72          FDRE                                         r  memory_unit/euc_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.510    10.990    memory_unit/clk_out1
    SLICE_X9Y72          FDRE                                         r  memory_unit/euc_reg[20]/C
                         clock pessimism              0.577    11.567    
                         clock uncertainty           -0.071    11.496    
    SLICE_X9Y72          FDRE (Setup_fdre_C_D)        0.062    11.558    memory_unit/euc_reg[20]
  -------------------------------------------------------------------
                         required time                         11.558    
                         arrival time                         -10.937    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.626ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/euc_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.791ns  (logic 5.667ns (48.064%)  route 6.124ns (51.936%))
  Logic Levels:           14  (CARRY4=7 LUT2=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 10.992 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.684    -0.856    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.026 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=6, routed)           1.205     1.231    memory_unit/BRAMB_n_7
    SLICE_X8Y65          LUT4 (Prop_lut4_I3_O)        0.124     1.355 r  memory_unit/abs1_carry_i_8/O
                         net (fo=1, routed)           0.000     1.355    memory_unit/abs1_carry_i_8_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.868 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.948     2.816    memory_unit/abs1
    SLICE_X8Y66          LUT2 (Prop_lut2_I0_O)        0.150     2.966 r  memory_unit/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.966    memory_unit/i__carry_i_4__1_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.576     3.542 r  memory_unit/_inferred__1/i__carry/O[3]
                         net (fo=26, routed)          0.948     4.490    memory_unit/A[3]
    SLICE_X11Y67         LUT6 (Prop_lut6_I2_O)        0.307     4.797 r  memory_unit/euc1__0_carry__0_i_3/O
                         net (fo=2, routed)           0.599     5.396    memory_unit/euc1__0_carry__0_i_3_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I0_O)        0.124     5.520 r  memory_unit/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.520    memory_unit/euc1__0_carry__0_i_7_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.053 r  memory_unit/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.053    memory_unit/euc1__0_carry__0_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.210 r  memory_unit/euc1__0_carry__1/CO[1]
                         net (fo=4, routed)           0.746     6.957    memory_unit/euc1__0_carry__1_n_2
    SLICE_X11Y67         LUT4 (Prop_lut4_I3_O)        0.326     7.283 r  memory_unit/euc1__58_carry__1_i_9/O
                         net (fo=1, routed)           0.433     7.716    memory_unit/euc1__58_carry__1_i_9_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I0_O)        0.326     8.042 r  memory_unit/euc1__58_carry__1_i_3/O
                         net (fo=2, routed)           0.649     8.692    memory_unit/euc1__58_carry__1_i_3_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     9.302 r  memory_unit/euc1__58_carry__1/O[3]
                         net (fo=2, routed)           0.594     9.895    memory_unit/euc1[14]
    SLICE_X9Y70          LUT2 (Prop_lut2_I0_O)        0.307    10.202 r  memory_unit/euc[12]_i_3/O
                         net (fo=1, routed)           0.000    10.202    memory_unit/euc[12]_i_3_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.600 r  memory_unit/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.600    memory_unit/euc_reg[12]_i_1_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.934 r  memory_unit/euc_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.934    memory_unit/euc_reg[16]_i_1_n_6
    SLICE_X9Y71          FDRE                                         r  memory_unit/euc_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.512    10.992    memory_unit/clk_out1
    SLICE_X9Y71          FDRE                                         r  memory_unit/euc_reg[17]/C
                         clock pessimism              0.577    11.569    
                         clock uncertainty           -0.071    11.498    
    SLICE_X9Y71          FDRE (Setup_fdre_C_D)        0.062    11.560    memory_unit/euc_reg[17]
  -------------------------------------------------------------------
                         required time                         11.560    
                         arrival time                         -10.934    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.647ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/euc_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.770ns  (logic 5.646ns (47.971%)  route 6.124ns (52.029%))
  Logic Levels:           14  (CARRY4=7 LUT2=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 10.992 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.684    -0.856    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.026 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=6, routed)           1.205     1.231    memory_unit/BRAMB_n_7
    SLICE_X8Y65          LUT4 (Prop_lut4_I3_O)        0.124     1.355 r  memory_unit/abs1_carry_i_8/O
                         net (fo=1, routed)           0.000     1.355    memory_unit/abs1_carry_i_8_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.868 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.948     2.816    memory_unit/abs1
    SLICE_X8Y66          LUT2 (Prop_lut2_I0_O)        0.150     2.966 r  memory_unit/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.966    memory_unit/i__carry_i_4__1_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.576     3.542 r  memory_unit/_inferred__1/i__carry/O[3]
                         net (fo=26, routed)          0.948     4.490    memory_unit/A[3]
    SLICE_X11Y67         LUT6 (Prop_lut6_I2_O)        0.307     4.797 r  memory_unit/euc1__0_carry__0_i_3/O
                         net (fo=2, routed)           0.599     5.396    memory_unit/euc1__0_carry__0_i_3_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I0_O)        0.124     5.520 r  memory_unit/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.520    memory_unit/euc1__0_carry__0_i_7_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.053 r  memory_unit/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.053    memory_unit/euc1__0_carry__0_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.210 r  memory_unit/euc1__0_carry__1/CO[1]
                         net (fo=4, routed)           0.746     6.957    memory_unit/euc1__0_carry__1_n_2
    SLICE_X11Y67         LUT4 (Prop_lut4_I3_O)        0.326     7.283 r  memory_unit/euc1__58_carry__1_i_9/O
                         net (fo=1, routed)           0.433     7.716    memory_unit/euc1__58_carry__1_i_9_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I0_O)        0.326     8.042 r  memory_unit/euc1__58_carry__1_i_3/O
                         net (fo=2, routed)           0.649     8.692    memory_unit/euc1__58_carry__1_i_3_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     9.302 r  memory_unit/euc1__58_carry__1/O[3]
                         net (fo=2, routed)           0.594     9.895    memory_unit/euc1[14]
    SLICE_X9Y70          LUT2 (Prop_lut2_I0_O)        0.307    10.202 r  memory_unit/euc[12]_i_3/O
                         net (fo=1, routed)           0.000    10.202    memory_unit/euc[12]_i_3_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.600 r  memory_unit/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.600    memory_unit/euc_reg[12]_i_1_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.913 r  memory_unit/euc_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.913    memory_unit/euc_reg[16]_i_1_n_4
    SLICE_X9Y71          FDRE                                         r  memory_unit/euc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.512    10.992    memory_unit/clk_out1
    SLICE_X9Y71          FDRE                                         r  memory_unit/euc_reg[19]/C
                         clock pessimism              0.577    11.569    
                         clock uncertainty           -0.071    11.498    
    SLICE_X9Y71          FDRE (Setup_fdre_C_D)        0.062    11.560    memory_unit/euc_reg[19]
  -------------------------------------------------------------------
                         required time                         11.560    
                         arrival time                         -10.913    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.721ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/euc_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.696ns  (logic 5.572ns (47.642%)  route 6.124ns (52.358%))
  Logic Levels:           14  (CARRY4=7 LUT2=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 10.992 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.684    -0.856    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.026 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=6, routed)           1.205     1.231    memory_unit/BRAMB_n_7
    SLICE_X8Y65          LUT4 (Prop_lut4_I3_O)        0.124     1.355 r  memory_unit/abs1_carry_i_8/O
                         net (fo=1, routed)           0.000     1.355    memory_unit/abs1_carry_i_8_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.868 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.948     2.816    memory_unit/abs1
    SLICE_X8Y66          LUT2 (Prop_lut2_I0_O)        0.150     2.966 r  memory_unit/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.966    memory_unit/i__carry_i_4__1_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.576     3.542 r  memory_unit/_inferred__1/i__carry/O[3]
                         net (fo=26, routed)          0.948     4.490    memory_unit/A[3]
    SLICE_X11Y67         LUT6 (Prop_lut6_I2_O)        0.307     4.797 r  memory_unit/euc1__0_carry__0_i_3/O
                         net (fo=2, routed)           0.599     5.396    memory_unit/euc1__0_carry__0_i_3_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I0_O)        0.124     5.520 r  memory_unit/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.520    memory_unit/euc1__0_carry__0_i_7_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.053 r  memory_unit/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.053    memory_unit/euc1__0_carry__0_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.210 r  memory_unit/euc1__0_carry__1/CO[1]
                         net (fo=4, routed)           0.746     6.957    memory_unit/euc1__0_carry__1_n_2
    SLICE_X11Y67         LUT4 (Prop_lut4_I3_O)        0.326     7.283 r  memory_unit/euc1__58_carry__1_i_9/O
                         net (fo=1, routed)           0.433     7.716    memory_unit/euc1__58_carry__1_i_9_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I0_O)        0.326     8.042 r  memory_unit/euc1__58_carry__1_i_3/O
                         net (fo=2, routed)           0.649     8.692    memory_unit/euc1__58_carry__1_i_3_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     9.302 r  memory_unit/euc1__58_carry__1/O[3]
                         net (fo=2, routed)           0.594     9.895    memory_unit/euc1[14]
    SLICE_X9Y70          LUT2 (Prop_lut2_I0_O)        0.307    10.202 r  memory_unit/euc[12]_i_3/O
                         net (fo=1, routed)           0.000    10.202    memory_unit/euc[12]_i_3_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.600 r  memory_unit/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.600    memory_unit/euc_reg[12]_i_1_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.839 r  memory_unit/euc_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.839    memory_unit/euc_reg[16]_i_1_n_5
    SLICE_X9Y71          FDRE                                         r  memory_unit/euc_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.512    10.992    memory_unit/clk_out1
    SLICE_X9Y71          FDRE                                         r  memory_unit/euc_reg[18]/C
                         clock pessimism              0.577    11.569    
                         clock uncertainty           -0.071    11.498    
    SLICE_X9Y71          FDRE (Setup_fdre_C_D)        0.062    11.560    memory_unit/euc_reg[18]
  -------------------------------------------------------------------
                         required time                         11.560    
                         arrival time                         -10.839    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.737ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/euc_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.680ns  (logic 5.556ns (47.570%)  route 6.124ns (52.430%))
  Logic Levels:           14  (CARRY4=7 LUT2=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 10.992 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.684    -0.856    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.026 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=6, routed)           1.205     1.231    memory_unit/BRAMB_n_7
    SLICE_X8Y65          LUT4 (Prop_lut4_I3_O)        0.124     1.355 r  memory_unit/abs1_carry_i_8/O
                         net (fo=1, routed)           0.000     1.355    memory_unit/abs1_carry_i_8_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.868 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.948     2.816    memory_unit/abs1
    SLICE_X8Y66          LUT2 (Prop_lut2_I0_O)        0.150     2.966 r  memory_unit/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.966    memory_unit/i__carry_i_4__1_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.576     3.542 r  memory_unit/_inferred__1/i__carry/O[3]
                         net (fo=26, routed)          0.948     4.490    memory_unit/A[3]
    SLICE_X11Y67         LUT6 (Prop_lut6_I2_O)        0.307     4.797 r  memory_unit/euc1__0_carry__0_i_3/O
                         net (fo=2, routed)           0.599     5.396    memory_unit/euc1__0_carry__0_i_3_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I0_O)        0.124     5.520 r  memory_unit/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.520    memory_unit/euc1__0_carry__0_i_7_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.053 r  memory_unit/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.053    memory_unit/euc1__0_carry__0_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.210 r  memory_unit/euc1__0_carry__1/CO[1]
                         net (fo=4, routed)           0.746     6.957    memory_unit/euc1__0_carry__1_n_2
    SLICE_X11Y67         LUT4 (Prop_lut4_I3_O)        0.326     7.283 r  memory_unit/euc1__58_carry__1_i_9/O
                         net (fo=1, routed)           0.433     7.716    memory_unit/euc1__58_carry__1_i_9_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I0_O)        0.326     8.042 r  memory_unit/euc1__58_carry__1_i_3/O
                         net (fo=2, routed)           0.649     8.692    memory_unit/euc1__58_carry__1_i_3_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     9.302 r  memory_unit/euc1__58_carry__1/O[3]
                         net (fo=2, routed)           0.594     9.895    memory_unit/euc1[14]
    SLICE_X9Y70          LUT2 (Prop_lut2_I0_O)        0.307    10.202 r  memory_unit/euc[12]_i_3/O
                         net (fo=1, routed)           0.000    10.202    memory_unit/euc[12]_i_3_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.600 r  memory_unit/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.600    memory_unit/euc_reg[12]_i_1_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.823 r  memory_unit/euc_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.823    memory_unit/euc_reg[16]_i_1_n_7
    SLICE_X9Y71          FDRE                                         r  memory_unit/euc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.512    10.992    memory_unit/clk_out1
    SLICE_X9Y71          FDRE                                         r  memory_unit/euc_reg[16]/C
                         clock pessimism              0.577    11.569    
                         clock uncertainty           -0.071    11.498    
    SLICE_X9Y71          FDRE (Setup_fdre_C_D)        0.062    11.560    memory_unit/euc_reg[16]
  -------------------------------------------------------------------
                         required time                         11.560    
                         arrival time                         -10.823    
  -------------------------------------------------------------------
                         slack                                  0.737    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 memory_unit/sel_op_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            main_FSM/FSM_onehot_CurrentState_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.773%)  route 0.088ns (32.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.600    -0.564    memory_unit/clk_out1
    SLICE_X7Y62          FDRE                                         r  memory_unit/sel_op_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  memory_unit/sel_op_reg[1]/Q
                         net (fo=38, routed)          0.088    -0.335    memory_unit/address_counter_rapido/sel_op[1]
    SLICE_X6Y62          LUT6 (Prop_lut6_I3_O)        0.045    -0.290 r  memory_unit/address_counter_rapido/FSM_onehot_CurrentState[7]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.290    main_FSM/D[3]
    SLICE_X6Y62          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.870    -0.803    main_FSM/clk_out1
    SLICE_X6Y62          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[7]/C
                         clock pessimism              0.252    -0.551    
    SLICE_X6Y62          FDRE (Hold_fdre_C_D)         0.121    -0.430    main_FSM/FSM_onehot_CurrentState_reg[7]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 memory_unit/address_counter_tx/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_tx/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.397%)  route 0.133ns (41.603%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.602    -0.562    memory_unit/address_counter_tx/clk_out1
    SLICE_X5Y59          FDCE                                         r  memory_unit/address_counter_tx/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  memory_unit/address_counter_tx/count_reg[8]/Q
                         net (fo=5, routed)           0.133    -0.289    memory_unit/address_counter_tx/Q[8]
    SLICE_X6Y59          LUT6 (Prop_lut6_I0_O)        0.045    -0.244 r  memory_unit/address_counter_tx/count[10]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.244    memory_unit/address_counter_tx/p_0_in__0[10]
    SLICE_X6Y59          FDCE                                         r  memory_unit/address_counter_tx/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.873    -0.800    memory_unit/address_counter_tx/clk_out1
    SLICE_X6Y59          FDCE                                         r  memory_unit/address_counter_tx/count_reg[10]/C
                         clock pessimism              0.254    -0.546    
    SLICE_X6Y59          FDCE (Hold_fdce_C_D)         0.121    -0.425    memory_unit/address_counter_tx/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 memory_unit/num2display/nolabel_line42/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/num2display/nolabel_line42/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.702%)  route 0.136ns (42.298%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.599    -0.565    memory_unit/num2display/nolabel_line42/clk_out1
    SLICE_X3Y66          FDRE                                         r  memory_unit/num2display/nolabel_line42/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  memory_unit/num2display/nolabel_line42/counter_reg[0]/Q
                         net (fo=30, routed)          0.136    -0.288    memory_unit/num2display/nolabel_line42/counter_reg[0]_0[0]
    SLICE_X2Y66          LUT6 (Prop_lut6_I0_O)        0.045    -0.243 r  memory_unit/num2display/nolabel_line42/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    memory_unit/num2display/nolabel_line42/FSM_onehot_state[2]_i_1_n_0
    SLICE_X2Y66          FDRE                                         r  memory_unit/num2display/nolabel_line42/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.870    -0.803    memory_unit/num2display/nolabel_line42/clk_out1
    SLICE_X2Y66          FDRE                                         r  memory_unit/num2display/nolabel_line42/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.251    -0.552    
    SLICE_X2Y66          FDRE (Hold_fdre_C_D)         0.121    -0.431    memory_unit/num2display/nolabel_line42/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 memory_unit/address_counter/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_count_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.274%)  route 0.151ns (51.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.602    -0.562    memory_unit/address_counter/clk_out1
    SLICE_X3Y60          FDCE                                         r  memory_unit/address_counter/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  memory_unit/address_counter/count_reg[6]/Q
                         net (fo=6, routed)           0.151    -0.270    memory_unit/count_reg[6]
    SLICE_X4Y60          FDRE                                         r  memory_unit/addr_count_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.872    -0.801    memory_unit/clk_out1
    SLICE_X4Y60          FDRE                                         r  memory_unit/addr_count_2_reg[6]/C
                         clock pessimism              0.275    -0.526    
    SLICE_X4Y60          FDRE (Hold_fdre_C_D)         0.066    -0.460    memory_unit/addr_count_2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 uart_basic_inst/uart_rx_blk/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/din_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.841%)  route 0.136ns (49.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.571    -0.593    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X9Y63          FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  uart_basic_inst/uart_rx_blk/rx_data_reg[3]/Q
                         net (fo=5, routed)           0.136    -0.316    memory_unit/din_reg[7]_0[3]
    SLICE_X9Y64          FDRE                                         r  memory_unit/din_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.841    -0.832    memory_unit/clk_out1
    SLICE_X9Y64          FDRE                                         r  memory_unit/din_reg[3]/C
                         clock pessimism              0.254    -0.578    
    SLICE_X9Y64          FDRE (Hold_fdre_C_D)         0.072    -0.506    memory_unit/din_reg[3]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.246ns (77.542%)  route 0.071ns (22.458%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.571    -0.593    uart_basic_inst/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X12Y65         FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y65         FDRE (Prop_fdre_C_Q)         0.148    -0.445 r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/Q
                         net (fo=3, routed)           0.071    -0.374    uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter[1]
    SLICE_X12Y65         LUT3 (Prop_lut3_I0_O)        0.098    -0.276 r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter[0]_i_1_n_0
    SLICE_X12Y65         FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.840    -0.833    uart_basic_inst/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X12Y65         FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/C
                         clock pessimism              0.240    -0.593    
    SLICE_X12Y65         FDRE (Hold_fdre_C_D)         0.121    -0.472    uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 memory_unit/num2display/nolabel_line42/shift_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/num2display/nolabel_line42/bcd_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.494%)  route 0.121ns (42.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.600    -0.564    memory_unit/num2display/nolabel_line42/clk_out1
    SLICE_X2Y63          FDRE                                         r  memory_unit/num2display/nolabel_line42/shift_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  memory_unit/num2display/nolabel_line42/shift_reg[10]/Q
                         net (fo=4, routed)           0.121    -0.279    memory_unit/num2display/nolabel_line42/shift_reg_n_0_[10]
    SLICE_X1Y62          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.873    -0.800    memory_unit/num2display/nolabel_line42/clk_out1
    SLICE_X1Y62          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[11]/C
                         clock pessimism              0.252    -0.548    
    SLICE_X1Y62          FDRE (Hold_fdre_C_D)         0.070    -0.478    memory_unit/num2display/nolabel_line42/bcd_reg[11]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 memory_unit/num2display/nolabel_line42/shift_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/num2display/nolabel_line42/bcd_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.246%)  route 0.122ns (42.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.601    -0.563    memory_unit/num2display/nolabel_line42/clk_out1
    SLICE_X2Y62          FDRE                                         r  memory_unit/num2display/nolabel_line42/shift_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  memory_unit/num2display/nolabel_line42/shift_reg[21]/Q
                         net (fo=5, routed)           0.122    -0.277    memory_unit/num2display/nolabel_line42/shift_reg_n_0_[21]
    SLICE_X1Y61          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.875    -0.798    memory_unit/num2display/nolabel_line42/clk_out1
    SLICE_X1Y61          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[22]/C
                         clock pessimism              0.252    -0.546    
    SLICE_X1Y61          FDRE (Hold_fdre_C_D)         0.070    -0.476    memory_unit/num2display/nolabel_line42/bcd_reg[22]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 uart_basic_inst/uart_rx_blk/spacing_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.012%)  route 0.152ns (44.988%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.571    -0.593    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X13Y63         FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[0]/Q
                         net (fo=4, routed)           0.152    -0.300    uart_basic_inst/uart_rx_blk/spacing_counter[0]
    SLICE_X14Y63         LUT6 (Prop_lut6_I3_O)        0.045    -0.255 r  uart_basic_inst/uart_rx_blk/spacing_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    uart_basic_inst/uart_rx_blk/spacing_counter[2]_i_1_n_0
    SLICE_X14Y63         FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.841    -0.832    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X14Y63         FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]/C
                         clock pessimism              0.254    -0.578    
    SLICE_X14Y63         FDRE (Hold_fdre_C_D)         0.120    -0.458    uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 memory_unit/address_counter_rapido/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/t_start_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.132%)  route 0.129ns (40.868%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.601    -0.563    memory_unit/address_counter_rapido/clk_out1
    SLICE_X5Y60          FDCE                                         r  memory_unit/address_counter_rapido/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDCE (Prop_fdce_C_Q)         0.141    -0.422 r  memory_unit/address_counter_rapido/count_reg[7]/Q
                         net (fo=7, routed)           0.129    -0.294    memory_unit/address_counter_rapido/Q[7]
    SLICE_X7Y61          LUT6 (Prop_lut6_I2_O)        0.045    -0.249 r  memory_unit/address_counter_rapido/t_start_i_1/O
                         net (fo=1, routed)           0.000    -0.249    memory_unit/address_counter_rapido_n_13
    SLICE_X7Y61          FDRE                                         r  memory_unit/t_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.872    -0.801    memory_unit/clk_out1
    SLICE_X7Y61          FDRE                                         r  memory_unit/t_start_reg/C
                         clock pessimism              0.254    -0.547    
    SLICE_X7Y61          FDRE (Hold_fdre_C_D)         0.092    -0.455    memory_unit/t_start_reg
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.207    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { clk100MHZ/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         12.500      9.924      RAMB18_X0Y26     memory_unit/BRAMA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         12.500      9.924      RAMB18_X0Y26     memory_unit/BRAMA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         12.500      9.924      RAMB18_X0Y25     memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         12.500      9.924      RAMB18_X0Y25     memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         12.500      10.345     BUFGCTRL_X0Y16   clk100MHZ/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         12.500      11.251     MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         12.500      11.500     SLICE_X6Y62      main_FSM/FSM_onehot_CurrentState_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X6Y63      main_FSM/FSM_onehot_CurrentState_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X7Y63      main_FSM/FSM_onehot_CurrentState_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X7Y63      main_FSM/FSM_onehot_CurrentState_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       12.500      200.860    MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C              n/a            0.500         6.250       5.750      SLICE_X6Y62      main_FSM/FSM_onehot_CurrentState_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         6.250       5.750      SLICE_X6Y62      main_FSM/FSM_onehot_CurrentState_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X6Y63      main_FSM/FSM_onehot_CurrentState_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X6Y63      main_FSM/FSM_onehot_CurrentState_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X7Y63      main_FSM/FSM_onehot_CurrentState_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X7Y63      main_FSM/FSM_onehot_CurrentState_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X7Y63      main_FSM/FSM_onehot_CurrentState_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X7Y63      main_FSM/FSM_onehot_CurrentState_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X7Y63      main_FSM/FSM_onehot_CurrentState_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X7Y63      main_FSM/FSM_onehot_CurrentState_reg[4]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         6.250       5.750      SLICE_X6Y62      main_FSM/FSM_onehot_CurrentState_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         6.250       5.750      SLICE_X6Y62      main_FSM/FSM_onehot_CurrentState_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X6Y63      main_FSM/FSM_onehot_CurrentState_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X6Y63      main_FSM/FSM_onehot_CurrentState_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X7Y63      main_FSM/FSM_onehot_CurrentState_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X7Y63      main_FSM/FSM_onehot_CurrentState_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X7Y63      main_FSM/FSM_onehot_CurrentState_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X7Y63      main_FSM/FSM_onehot_CurrentState_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X7Y63      main_FSM/FSM_onehot_CurrentState_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X7Y63      main_FSM/FSM_onehot_CurrentState_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100MHZ/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk100MHZ/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.394ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.394ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/euc_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.019ns  (logic 5.895ns (49.049%)  route 6.124ns (50.951%))
  Logic Levels:           16  (CARRY4=9 LUT2=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 10.989 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.684    -0.856    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.026 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=6, routed)           1.205     1.231    memory_unit/BRAMB_n_7
    SLICE_X8Y65          LUT4 (Prop_lut4_I3_O)        0.124     1.355 r  memory_unit/abs1_carry_i_8/O
                         net (fo=1, routed)           0.000     1.355    memory_unit/abs1_carry_i_8_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.868 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.948     2.816    memory_unit/abs1
    SLICE_X8Y66          LUT2 (Prop_lut2_I0_O)        0.150     2.966 r  memory_unit/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.966    memory_unit/i__carry_i_4__1_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.576     3.542 r  memory_unit/_inferred__1/i__carry/O[3]
                         net (fo=26, routed)          0.948     4.490    memory_unit/A[3]
    SLICE_X11Y67         LUT6 (Prop_lut6_I2_O)        0.307     4.797 r  memory_unit/euc1__0_carry__0_i_3/O
                         net (fo=2, routed)           0.599     5.396    memory_unit/euc1__0_carry__0_i_3_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I0_O)        0.124     5.520 r  memory_unit/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.520    memory_unit/euc1__0_carry__0_i_7_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.053 r  memory_unit/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.053    memory_unit/euc1__0_carry__0_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.210 r  memory_unit/euc1__0_carry__1/CO[1]
                         net (fo=4, routed)           0.746     6.957    memory_unit/euc1__0_carry__1_n_2
    SLICE_X11Y67         LUT4 (Prop_lut4_I3_O)        0.326     7.283 r  memory_unit/euc1__58_carry__1_i_9/O
                         net (fo=1, routed)           0.433     7.716    memory_unit/euc1__58_carry__1_i_9_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I0_O)        0.326     8.042 r  memory_unit/euc1__58_carry__1_i_3/O
                         net (fo=2, routed)           0.649     8.692    memory_unit/euc1__58_carry__1_i_3_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     9.302 r  memory_unit/euc1__58_carry__1/O[3]
                         net (fo=2, routed)           0.594     9.895    memory_unit/euc1[14]
    SLICE_X9Y70          LUT2 (Prop_lut2_I0_O)        0.307    10.202 r  memory_unit/euc[12]_i_3/O
                         net (fo=1, routed)           0.000    10.202    memory_unit/euc[12]_i_3_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.600 r  memory_unit/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.600    memory_unit/euc_reg[12]_i_1_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.714 r  memory_unit/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.714    memory_unit/euc_reg[16]_i_1_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.828 r  memory_unit/euc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.828    memory_unit/euc_reg[20]_i_1_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.162 r  memory_unit/euc_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.162    memory_unit/euc_reg[24]_i_1_n_6
    SLICE_X9Y73          FDRE                                         r  memory_unit/euc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.509    10.989    memory_unit/clk_out1
    SLICE_X9Y73          FDRE                                         r  memory_unit/euc_reg[25]/C
                         clock pessimism              0.577    11.566    
                         clock uncertainty           -0.072    11.495    
    SLICE_X9Y73          FDRE (Setup_fdre_C_D)        0.062    11.557    memory_unit/euc_reg[25]
  -------------------------------------------------------------------
                         required time                         11.557    
                         arrival time                         -11.162    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.505ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/euc_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.908ns  (logic 5.784ns (48.574%)  route 6.124ns (51.426%))
  Logic Levels:           16  (CARRY4=9 LUT2=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 10.989 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.684    -0.856    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.026 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=6, routed)           1.205     1.231    memory_unit/BRAMB_n_7
    SLICE_X8Y65          LUT4 (Prop_lut4_I3_O)        0.124     1.355 r  memory_unit/abs1_carry_i_8/O
                         net (fo=1, routed)           0.000     1.355    memory_unit/abs1_carry_i_8_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.868 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.948     2.816    memory_unit/abs1
    SLICE_X8Y66          LUT2 (Prop_lut2_I0_O)        0.150     2.966 r  memory_unit/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.966    memory_unit/i__carry_i_4__1_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.576     3.542 r  memory_unit/_inferred__1/i__carry/O[3]
                         net (fo=26, routed)          0.948     4.490    memory_unit/A[3]
    SLICE_X11Y67         LUT6 (Prop_lut6_I2_O)        0.307     4.797 r  memory_unit/euc1__0_carry__0_i_3/O
                         net (fo=2, routed)           0.599     5.396    memory_unit/euc1__0_carry__0_i_3_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I0_O)        0.124     5.520 r  memory_unit/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.520    memory_unit/euc1__0_carry__0_i_7_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.053 r  memory_unit/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.053    memory_unit/euc1__0_carry__0_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.210 r  memory_unit/euc1__0_carry__1/CO[1]
                         net (fo=4, routed)           0.746     6.957    memory_unit/euc1__0_carry__1_n_2
    SLICE_X11Y67         LUT4 (Prop_lut4_I3_O)        0.326     7.283 r  memory_unit/euc1__58_carry__1_i_9/O
                         net (fo=1, routed)           0.433     7.716    memory_unit/euc1__58_carry__1_i_9_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I0_O)        0.326     8.042 r  memory_unit/euc1__58_carry__1_i_3/O
                         net (fo=2, routed)           0.649     8.692    memory_unit/euc1__58_carry__1_i_3_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     9.302 r  memory_unit/euc1__58_carry__1/O[3]
                         net (fo=2, routed)           0.594     9.895    memory_unit/euc1[14]
    SLICE_X9Y70          LUT2 (Prop_lut2_I0_O)        0.307    10.202 r  memory_unit/euc[12]_i_3/O
                         net (fo=1, routed)           0.000    10.202    memory_unit/euc[12]_i_3_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.600 r  memory_unit/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.600    memory_unit/euc_reg[12]_i_1_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.714 r  memory_unit/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.714    memory_unit/euc_reg[16]_i_1_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.828 r  memory_unit/euc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.828    memory_unit/euc_reg[20]_i_1_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.051 r  memory_unit/euc_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.051    memory_unit/euc_reg[24]_i_1_n_7
    SLICE_X9Y73          FDRE                                         r  memory_unit/euc_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.509    10.989    memory_unit/clk_out1
    SLICE_X9Y73          FDRE                                         r  memory_unit/euc_reg[24]/C
                         clock pessimism              0.577    11.566    
                         clock uncertainty           -0.072    11.495    
    SLICE_X9Y73          FDRE (Setup_fdre_C_D)        0.062    11.557    memory_unit/euc_reg[24]
  -------------------------------------------------------------------
                         required time                         11.557    
                         arrival time                         -11.051    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.509ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/euc_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.905ns  (logic 5.781ns (48.561%)  route 6.124ns (51.439%))
  Logic Levels:           15  (CARRY4=8 LUT2=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 10.990 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.684    -0.856    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.026 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=6, routed)           1.205     1.231    memory_unit/BRAMB_n_7
    SLICE_X8Y65          LUT4 (Prop_lut4_I3_O)        0.124     1.355 r  memory_unit/abs1_carry_i_8/O
                         net (fo=1, routed)           0.000     1.355    memory_unit/abs1_carry_i_8_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.868 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.948     2.816    memory_unit/abs1
    SLICE_X8Y66          LUT2 (Prop_lut2_I0_O)        0.150     2.966 r  memory_unit/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.966    memory_unit/i__carry_i_4__1_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.576     3.542 r  memory_unit/_inferred__1/i__carry/O[3]
                         net (fo=26, routed)          0.948     4.490    memory_unit/A[3]
    SLICE_X11Y67         LUT6 (Prop_lut6_I2_O)        0.307     4.797 r  memory_unit/euc1__0_carry__0_i_3/O
                         net (fo=2, routed)           0.599     5.396    memory_unit/euc1__0_carry__0_i_3_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I0_O)        0.124     5.520 r  memory_unit/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.520    memory_unit/euc1__0_carry__0_i_7_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.053 r  memory_unit/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.053    memory_unit/euc1__0_carry__0_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.210 r  memory_unit/euc1__0_carry__1/CO[1]
                         net (fo=4, routed)           0.746     6.957    memory_unit/euc1__0_carry__1_n_2
    SLICE_X11Y67         LUT4 (Prop_lut4_I3_O)        0.326     7.283 r  memory_unit/euc1__58_carry__1_i_9/O
                         net (fo=1, routed)           0.433     7.716    memory_unit/euc1__58_carry__1_i_9_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I0_O)        0.326     8.042 r  memory_unit/euc1__58_carry__1_i_3/O
                         net (fo=2, routed)           0.649     8.692    memory_unit/euc1__58_carry__1_i_3_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     9.302 r  memory_unit/euc1__58_carry__1/O[3]
                         net (fo=2, routed)           0.594     9.895    memory_unit/euc1[14]
    SLICE_X9Y70          LUT2 (Prop_lut2_I0_O)        0.307    10.202 r  memory_unit/euc[12]_i_3/O
                         net (fo=1, routed)           0.000    10.202    memory_unit/euc[12]_i_3_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.600 r  memory_unit/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.600    memory_unit/euc_reg[12]_i_1_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.714 r  memory_unit/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.714    memory_unit/euc_reg[16]_i_1_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.048 r  memory_unit/euc_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.048    memory_unit/euc_reg[20]_i_1_n_6
    SLICE_X9Y72          FDRE                                         r  memory_unit/euc_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.510    10.990    memory_unit/clk_out1
    SLICE_X9Y72          FDRE                                         r  memory_unit/euc_reg[21]/C
                         clock pessimism              0.577    11.567    
                         clock uncertainty           -0.072    11.496    
    SLICE_X9Y72          FDRE (Setup_fdre_C_D)        0.062    11.558    memory_unit/euc_reg[21]
  -------------------------------------------------------------------
                         required time                         11.558    
                         arrival time                         -11.048    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.530ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/euc_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.884ns  (logic 5.760ns (48.470%)  route 6.124ns (51.530%))
  Logic Levels:           15  (CARRY4=8 LUT2=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 10.990 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.684    -0.856    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.026 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=6, routed)           1.205     1.231    memory_unit/BRAMB_n_7
    SLICE_X8Y65          LUT4 (Prop_lut4_I3_O)        0.124     1.355 r  memory_unit/abs1_carry_i_8/O
                         net (fo=1, routed)           0.000     1.355    memory_unit/abs1_carry_i_8_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.868 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.948     2.816    memory_unit/abs1
    SLICE_X8Y66          LUT2 (Prop_lut2_I0_O)        0.150     2.966 r  memory_unit/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.966    memory_unit/i__carry_i_4__1_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.576     3.542 r  memory_unit/_inferred__1/i__carry/O[3]
                         net (fo=26, routed)          0.948     4.490    memory_unit/A[3]
    SLICE_X11Y67         LUT6 (Prop_lut6_I2_O)        0.307     4.797 r  memory_unit/euc1__0_carry__0_i_3/O
                         net (fo=2, routed)           0.599     5.396    memory_unit/euc1__0_carry__0_i_3_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I0_O)        0.124     5.520 r  memory_unit/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.520    memory_unit/euc1__0_carry__0_i_7_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.053 r  memory_unit/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.053    memory_unit/euc1__0_carry__0_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.210 r  memory_unit/euc1__0_carry__1/CO[1]
                         net (fo=4, routed)           0.746     6.957    memory_unit/euc1__0_carry__1_n_2
    SLICE_X11Y67         LUT4 (Prop_lut4_I3_O)        0.326     7.283 r  memory_unit/euc1__58_carry__1_i_9/O
                         net (fo=1, routed)           0.433     7.716    memory_unit/euc1__58_carry__1_i_9_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I0_O)        0.326     8.042 r  memory_unit/euc1__58_carry__1_i_3/O
                         net (fo=2, routed)           0.649     8.692    memory_unit/euc1__58_carry__1_i_3_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     9.302 r  memory_unit/euc1__58_carry__1/O[3]
                         net (fo=2, routed)           0.594     9.895    memory_unit/euc1[14]
    SLICE_X9Y70          LUT2 (Prop_lut2_I0_O)        0.307    10.202 r  memory_unit/euc[12]_i_3/O
                         net (fo=1, routed)           0.000    10.202    memory_unit/euc[12]_i_3_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.600 r  memory_unit/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.600    memory_unit/euc_reg[12]_i_1_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.714 r  memory_unit/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.714    memory_unit/euc_reg[16]_i_1_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.027 r  memory_unit/euc_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.027    memory_unit/euc_reg[20]_i_1_n_4
    SLICE_X9Y72          FDRE                                         r  memory_unit/euc_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.510    10.990    memory_unit/clk_out1
    SLICE_X9Y72          FDRE                                         r  memory_unit/euc_reg[23]/C
                         clock pessimism              0.577    11.567    
                         clock uncertainty           -0.072    11.496    
    SLICE_X9Y72          FDRE (Setup_fdre_C_D)        0.062    11.558    memory_unit/euc_reg[23]
  -------------------------------------------------------------------
                         required time                         11.558    
                         arrival time                         -11.027    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.604ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/euc_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.810ns  (logic 5.686ns (48.148%)  route 6.124ns (51.852%))
  Logic Levels:           15  (CARRY4=8 LUT2=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 10.990 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.684    -0.856    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.026 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=6, routed)           1.205     1.231    memory_unit/BRAMB_n_7
    SLICE_X8Y65          LUT4 (Prop_lut4_I3_O)        0.124     1.355 r  memory_unit/abs1_carry_i_8/O
                         net (fo=1, routed)           0.000     1.355    memory_unit/abs1_carry_i_8_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.868 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.948     2.816    memory_unit/abs1
    SLICE_X8Y66          LUT2 (Prop_lut2_I0_O)        0.150     2.966 r  memory_unit/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.966    memory_unit/i__carry_i_4__1_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.576     3.542 r  memory_unit/_inferred__1/i__carry/O[3]
                         net (fo=26, routed)          0.948     4.490    memory_unit/A[3]
    SLICE_X11Y67         LUT6 (Prop_lut6_I2_O)        0.307     4.797 r  memory_unit/euc1__0_carry__0_i_3/O
                         net (fo=2, routed)           0.599     5.396    memory_unit/euc1__0_carry__0_i_3_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I0_O)        0.124     5.520 r  memory_unit/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.520    memory_unit/euc1__0_carry__0_i_7_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.053 r  memory_unit/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.053    memory_unit/euc1__0_carry__0_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.210 r  memory_unit/euc1__0_carry__1/CO[1]
                         net (fo=4, routed)           0.746     6.957    memory_unit/euc1__0_carry__1_n_2
    SLICE_X11Y67         LUT4 (Prop_lut4_I3_O)        0.326     7.283 r  memory_unit/euc1__58_carry__1_i_9/O
                         net (fo=1, routed)           0.433     7.716    memory_unit/euc1__58_carry__1_i_9_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I0_O)        0.326     8.042 r  memory_unit/euc1__58_carry__1_i_3/O
                         net (fo=2, routed)           0.649     8.692    memory_unit/euc1__58_carry__1_i_3_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     9.302 r  memory_unit/euc1__58_carry__1/O[3]
                         net (fo=2, routed)           0.594     9.895    memory_unit/euc1[14]
    SLICE_X9Y70          LUT2 (Prop_lut2_I0_O)        0.307    10.202 r  memory_unit/euc[12]_i_3/O
                         net (fo=1, routed)           0.000    10.202    memory_unit/euc[12]_i_3_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.600 r  memory_unit/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.600    memory_unit/euc_reg[12]_i_1_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.714 r  memory_unit/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.714    memory_unit/euc_reg[16]_i_1_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.953 r  memory_unit/euc_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.953    memory_unit/euc_reg[20]_i_1_n_5
    SLICE_X9Y72          FDRE                                         r  memory_unit/euc_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.510    10.990    memory_unit/clk_out1
    SLICE_X9Y72          FDRE                                         r  memory_unit/euc_reg[22]/C
                         clock pessimism              0.577    11.567    
                         clock uncertainty           -0.072    11.496    
    SLICE_X9Y72          FDRE (Setup_fdre_C_D)        0.062    11.558    memory_unit/euc_reg[22]
  -------------------------------------------------------------------
                         required time                         11.558    
                         arrival time                         -10.953    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.620ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/euc_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.794ns  (logic 5.670ns (48.077%)  route 6.124ns (51.923%))
  Logic Levels:           15  (CARRY4=8 LUT2=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 10.990 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.684    -0.856    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.026 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=6, routed)           1.205     1.231    memory_unit/BRAMB_n_7
    SLICE_X8Y65          LUT4 (Prop_lut4_I3_O)        0.124     1.355 r  memory_unit/abs1_carry_i_8/O
                         net (fo=1, routed)           0.000     1.355    memory_unit/abs1_carry_i_8_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.868 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.948     2.816    memory_unit/abs1
    SLICE_X8Y66          LUT2 (Prop_lut2_I0_O)        0.150     2.966 r  memory_unit/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.966    memory_unit/i__carry_i_4__1_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.576     3.542 r  memory_unit/_inferred__1/i__carry/O[3]
                         net (fo=26, routed)          0.948     4.490    memory_unit/A[3]
    SLICE_X11Y67         LUT6 (Prop_lut6_I2_O)        0.307     4.797 r  memory_unit/euc1__0_carry__0_i_3/O
                         net (fo=2, routed)           0.599     5.396    memory_unit/euc1__0_carry__0_i_3_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I0_O)        0.124     5.520 r  memory_unit/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.520    memory_unit/euc1__0_carry__0_i_7_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.053 r  memory_unit/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.053    memory_unit/euc1__0_carry__0_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.210 r  memory_unit/euc1__0_carry__1/CO[1]
                         net (fo=4, routed)           0.746     6.957    memory_unit/euc1__0_carry__1_n_2
    SLICE_X11Y67         LUT4 (Prop_lut4_I3_O)        0.326     7.283 r  memory_unit/euc1__58_carry__1_i_9/O
                         net (fo=1, routed)           0.433     7.716    memory_unit/euc1__58_carry__1_i_9_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I0_O)        0.326     8.042 r  memory_unit/euc1__58_carry__1_i_3/O
                         net (fo=2, routed)           0.649     8.692    memory_unit/euc1__58_carry__1_i_3_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     9.302 r  memory_unit/euc1__58_carry__1/O[3]
                         net (fo=2, routed)           0.594     9.895    memory_unit/euc1[14]
    SLICE_X9Y70          LUT2 (Prop_lut2_I0_O)        0.307    10.202 r  memory_unit/euc[12]_i_3/O
                         net (fo=1, routed)           0.000    10.202    memory_unit/euc[12]_i_3_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.600 r  memory_unit/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.600    memory_unit/euc_reg[12]_i_1_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.714 r  memory_unit/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.714    memory_unit/euc_reg[16]_i_1_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.937 r  memory_unit/euc_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.937    memory_unit/euc_reg[20]_i_1_n_7
    SLICE_X9Y72          FDRE                                         r  memory_unit/euc_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.510    10.990    memory_unit/clk_out1
    SLICE_X9Y72          FDRE                                         r  memory_unit/euc_reg[20]/C
                         clock pessimism              0.577    11.567    
                         clock uncertainty           -0.072    11.496    
    SLICE_X9Y72          FDRE (Setup_fdre_C_D)        0.062    11.558    memory_unit/euc_reg[20]
  -------------------------------------------------------------------
                         required time                         11.558    
                         arrival time                         -10.937    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.625ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/euc_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.791ns  (logic 5.667ns (48.064%)  route 6.124ns (51.936%))
  Logic Levels:           14  (CARRY4=7 LUT2=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 10.992 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.684    -0.856    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.026 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=6, routed)           1.205     1.231    memory_unit/BRAMB_n_7
    SLICE_X8Y65          LUT4 (Prop_lut4_I3_O)        0.124     1.355 r  memory_unit/abs1_carry_i_8/O
                         net (fo=1, routed)           0.000     1.355    memory_unit/abs1_carry_i_8_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.868 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.948     2.816    memory_unit/abs1
    SLICE_X8Y66          LUT2 (Prop_lut2_I0_O)        0.150     2.966 r  memory_unit/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.966    memory_unit/i__carry_i_4__1_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.576     3.542 r  memory_unit/_inferred__1/i__carry/O[3]
                         net (fo=26, routed)          0.948     4.490    memory_unit/A[3]
    SLICE_X11Y67         LUT6 (Prop_lut6_I2_O)        0.307     4.797 r  memory_unit/euc1__0_carry__0_i_3/O
                         net (fo=2, routed)           0.599     5.396    memory_unit/euc1__0_carry__0_i_3_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I0_O)        0.124     5.520 r  memory_unit/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.520    memory_unit/euc1__0_carry__0_i_7_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.053 r  memory_unit/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.053    memory_unit/euc1__0_carry__0_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.210 r  memory_unit/euc1__0_carry__1/CO[1]
                         net (fo=4, routed)           0.746     6.957    memory_unit/euc1__0_carry__1_n_2
    SLICE_X11Y67         LUT4 (Prop_lut4_I3_O)        0.326     7.283 r  memory_unit/euc1__58_carry__1_i_9/O
                         net (fo=1, routed)           0.433     7.716    memory_unit/euc1__58_carry__1_i_9_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I0_O)        0.326     8.042 r  memory_unit/euc1__58_carry__1_i_3/O
                         net (fo=2, routed)           0.649     8.692    memory_unit/euc1__58_carry__1_i_3_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     9.302 r  memory_unit/euc1__58_carry__1/O[3]
                         net (fo=2, routed)           0.594     9.895    memory_unit/euc1[14]
    SLICE_X9Y70          LUT2 (Prop_lut2_I0_O)        0.307    10.202 r  memory_unit/euc[12]_i_3/O
                         net (fo=1, routed)           0.000    10.202    memory_unit/euc[12]_i_3_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.600 r  memory_unit/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.600    memory_unit/euc_reg[12]_i_1_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.934 r  memory_unit/euc_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.934    memory_unit/euc_reg[16]_i_1_n_6
    SLICE_X9Y71          FDRE                                         r  memory_unit/euc_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.512    10.992    memory_unit/clk_out1
    SLICE_X9Y71          FDRE                                         r  memory_unit/euc_reg[17]/C
                         clock pessimism              0.577    11.569    
                         clock uncertainty           -0.072    11.498    
    SLICE_X9Y71          FDRE (Setup_fdre_C_D)        0.062    11.560    memory_unit/euc_reg[17]
  -------------------------------------------------------------------
                         required time                         11.560    
                         arrival time                         -10.934    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.646ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/euc_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.770ns  (logic 5.646ns (47.971%)  route 6.124ns (52.029%))
  Logic Levels:           14  (CARRY4=7 LUT2=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 10.992 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.684    -0.856    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.026 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=6, routed)           1.205     1.231    memory_unit/BRAMB_n_7
    SLICE_X8Y65          LUT4 (Prop_lut4_I3_O)        0.124     1.355 r  memory_unit/abs1_carry_i_8/O
                         net (fo=1, routed)           0.000     1.355    memory_unit/abs1_carry_i_8_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.868 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.948     2.816    memory_unit/abs1
    SLICE_X8Y66          LUT2 (Prop_lut2_I0_O)        0.150     2.966 r  memory_unit/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.966    memory_unit/i__carry_i_4__1_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.576     3.542 r  memory_unit/_inferred__1/i__carry/O[3]
                         net (fo=26, routed)          0.948     4.490    memory_unit/A[3]
    SLICE_X11Y67         LUT6 (Prop_lut6_I2_O)        0.307     4.797 r  memory_unit/euc1__0_carry__0_i_3/O
                         net (fo=2, routed)           0.599     5.396    memory_unit/euc1__0_carry__0_i_3_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I0_O)        0.124     5.520 r  memory_unit/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.520    memory_unit/euc1__0_carry__0_i_7_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.053 r  memory_unit/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.053    memory_unit/euc1__0_carry__0_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.210 r  memory_unit/euc1__0_carry__1/CO[1]
                         net (fo=4, routed)           0.746     6.957    memory_unit/euc1__0_carry__1_n_2
    SLICE_X11Y67         LUT4 (Prop_lut4_I3_O)        0.326     7.283 r  memory_unit/euc1__58_carry__1_i_9/O
                         net (fo=1, routed)           0.433     7.716    memory_unit/euc1__58_carry__1_i_9_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I0_O)        0.326     8.042 r  memory_unit/euc1__58_carry__1_i_3/O
                         net (fo=2, routed)           0.649     8.692    memory_unit/euc1__58_carry__1_i_3_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     9.302 r  memory_unit/euc1__58_carry__1/O[3]
                         net (fo=2, routed)           0.594     9.895    memory_unit/euc1[14]
    SLICE_X9Y70          LUT2 (Prop_lut2_I0_O)        0.307    10.202 r  memory_unit/euc[12]_i_3/O
                         net (fo=1, routed)           0.000    10.202    memory_unit/euc[12]_i_3_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.600 r  memory_unit/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.600    memory_unit/euc_reg[12]_i_1_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.913 r  memory_unit/euc_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.913    memory_unit/euc_reg[16]_i_1_n_4
    SLICE_X9Y71          FDRE                                         r  memory_unit/euc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.512    10.992    memory_unit/clk_out1
    SLICE_X9Y71          FDRE                                         r  memory_unit/euc_reg[19]/C
                         clock pessimism              0.577    11.569    
                         clock uncertainty           -0.072    11.498    
    SLICE_X9Y71          FDRE (Setup_fdre_C_D)        0.062    11.560    memory_unit/euc_reg[19]
  -------------------------------------------------------------------
                         required time                         11.560    
                         arrival time                         -10.913    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.720ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/euc_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.696ns  (logic 5.572ns (47.642%)  route 6.124ns (52.358%))
  Logic Levels:           14  (CARRY4=7 LUT2=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 10.992 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.684    -0.856    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.026 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=6, routed)           1.205     1.231    memory_unit/BRAMB_n_7
    SLICE_X8Y65          LUT4 (Prop_lut4_I3_O)        0.124     1.355 r  memory_unit/abs1_carry_i_8/O
                         net (fo=1, routed)           0.000     1.355    memory_unit/abs1_carry_i_8_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.868 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.948     2.816    memory_unit/abs1
    SLICE_X8Y66          LUT2 (Prop_lut2_I0_O)        0.150     2.966 r  memory_unit/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.966    memory_unit/i__carry_i_4__1_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.576     3.542 r  memory_unit/_inferred__1/i__carry/O[3]
                         net (fo=26, routed)          0.948     4.490    memory_unit/A[3]
    SLICE_X11Y67         LUT6 (Prop_lut6_I2_O)        0.307     4.797 r  memory_unit/euc1__0_carry__0_i_3/O
                         net (fo=2, routed)           0.599     5.396    memory_unit/euc1__0_carry__0_i_3_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I0_O)        0.124     5.520 r  memory_unit/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.520    memory_unit/euc1__0_carry__0_i_7_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.053 r  memory_unit/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.053    memory_unit/euc1__0_carry__0_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.210 r  memory_unit/euc1__0_carry__1/CO[1]
                         net (fo=4, routed)           0.746     6.957    memory_unit/euc1__0_carry__1_n_2
    SLICE_X11Y67         LUT4 (Prop_lut4_I3_O)        0.326     7.283 r  memory_unit/euc1__58_carry__1_i_9/O
                         net (fo=1, routed)           0.433     7.716    memory_unit/euc1__58_carry__1_i_9_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I0_O)        0.326     8.042 r  memory_unit/euc1__58_carry__1_i_3/O
                         net (fo=2, routed)           0.649     8.692    memory_unit/euc1__58_carry__1_i_3_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     9.302 r  memory_unit/euc1__58_carry__1/O[3]
                         net (fo=2, routed)           0.594     9.895    memory_unit/euc1[14]
    SLICE_X9Y70          LUT2 (Prop_lut2_I0_O)        0.307    10.202 r  memory_unit/euc[12]_i_3/O
                         net (fo=1, routed)           0.000    10.202    memory_unit/euc[12]_i_3_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.600 r  memory_unit/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.600    memory_unit/euc_reg[12]_i_1_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.839 r  memory_unit/euc_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.839    memory_unit/euc_reg[16]_i_1_n_5
    SLICE_X9Y71          FDRE                                         r  memory_unit/euc_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.512    10.992    memory_unit/clk_out1
    SLICE_X9Y71          FDRE                                         r  memory_unit/euc_reg[18]/C
                         clock pessimism              0.577    11.569    
                         clock uncertainty           -0.072    11.498    
    SLICE_X9Y71          FDRE (Setup_fdre_C_D)        0.062    11.560    memory_unit/euc_reg[18]
  -------------------------------------------------------------------
                         required time                         11.560    
                         arrival time                         -10.839    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.736ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/euc_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.680ns  (logic 5.556ns (47.570%)  route 6.124ns (52.430%))
  Logic Levels:           14  (CARRY4=7 LUT2=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 10.992 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.684    -0.856    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.026 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=6, routed)           1.205     1.231    memory_unit/BRAMB_n_7
    SLICE_X8Y65          LUT4 (Prop_lut4_I3_O)        0.124     1.355 r  memory_unit/abs1_carry_i_8/O
                         net (fo=1, routed)           0.000     1.355    memory_unit/abs1_carry_i_8_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.868 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.948     2.816    memory_unit/abs1
    SLICE_X8Y66          LUT2 (Prop_lut2_I0_O)        0.150     2.966 r  memory_unit/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.966    memory_unit/i__carry_i_4__1_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.576     3.542 r  memory_unit/_inferred__1/i__carry/O[3]
                         net (fo=26, routed)          0.948     4.490    memory_unit/A[3]
    SLICE_X11Y67         LUT6 (Prop_lut6_I2_O)        0.307     4.797 r  memory_unit/euc1__0_carry__0_i_3/O
                         net (fo=2, routed)           0.599     5.396    memory_unit/euc1__0_carry__0_i_3_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I0_O)        0.124     5.520 r  memory_unit/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.520    memory_unit/euc1__0_carry__0_i_7_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.053 r  memory_unit/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.053    memory_unit/euc1__0_carry__0_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.210 r  memory_unit/euc1__0_carry__1/CO[1]
                         net (fo=4, routed)           0.746     6.957    memory_unit/euc1__0_carry__1_n_2
    SLICE_X11Y67         LUT4 (Prop_lut4_I3_O)        0.326     7.283 r  memory_unit/euc1__58_carry__1_i_9/O
                         net (fo=1, routed)           0.433     7.716    memory_unit/euc1__58_carry__1_i_9_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I0_O)        0.326     8.042 r  memory_unit/euc1__58_carry__1_i_3/O
                         net (fo=2, routed)           0.649     8.692    memory_unit/euc1__58_carry__1_i_3_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     9.302 r  memory_unit/euc1__58_carry__1/O[3]
                         net (fo=2, routed)           0.594     9.895    memory_unit/euc1[14]
    SLICE_X9Y70          LUT2 (Prop_lut2_I0_O)        0.307    10.202 r  memory_unit/euc[12]_i_3/O
                         net (fo=1, routed)           0.000    10.202    memory_unit/euc[12]_i_3_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.600 r  memory_unit/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.600    memory_unit/euc_reg[12]_i_1_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.823 r  memory_unit/euc_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.823    memory_unit/euc_reg[16]_i_1_n_7
    SLICE_X9Y71          FDRE                                         r  memory_unit/euc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.512    10.992    memory_unit/clk_out1
    SLICE_X9Y71          FDRE                                         r  memory_unit/euc_reg[16]/C
                         clock pessimism              0.577    11.569    
                         clock uncertainty           -0.072    11.498    
    SLICE_X9Y71          FDRE (Setup_fdre_C_D)        0.062    11.560    memory_unit/euc_reg[16]
  -------------------------------------------------------------------
                         required time                         11.560    
                         arrival time                         -10.823    
  -------------------------------------------------------------------
                         slack                                  0.736    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 memory_unit/sel_op_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            main_FSM/FSM_onehot_CurrentState_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.773%)  route 0.088ns (32.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.600    -0.564    memory_unit/clk_out1
    SLICE_X7Y62          FDRE                                         r  memory_unit/sel_op_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  memory_unit/sel_op_reg[1]/Q
                         net (fo=38, routed)          0.088    -0.335    memory_unit/address_counter_rapido/sel_op[1]
    SLICE_X6Y62          LUT6 (Prop_lut6_I3_O)        0.045    -0.290 r  memory_unit/address_counter_rapido/FSM_onehot_CurrentState[7]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.290    main_FSM/D[3]
    SLICE_X6Y62          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.870    -0.803    main_FSM/clk_out1
    SLICE_X6Y62          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[7]/C
                         clock pessimism              0.252    -0.551    
                         clock uncertainty            0.072    -0.480    
    SLICE_X6Y62          FDRE (Hold_fdre_C_D)         0.121    -0.359    main_FSM/FSM_onehot_CurrentState_reg[7]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 memory_unit/address_counter_tx/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_tx/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.397%)  route 0.133ns (41.603%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.602    -0.562    memory_unit/address_counter_tx/clk_out1
    SLICE_X5Y59          FDCE                                         r  memory_unit/address_counter_tx/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  memory_unit/address_counter_tx/count_reg[8]/Q
                         net (fo=5, routed)           0.133    -0.289    memory_unit/address_counter_tx/Q[8]
    SLICE_X6Y59          LUT6 (Prop_lut6_I0_O)        0.045    -0.244 r  memory_unit/address_counter_tx/count[10]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.244    memory_unit/address_counter_tx/p_0_in__0[10]
    SLICE_X6Y59          FDCE                                         r  memory_unit/address_counter_tx/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.873    -0.800    memory_unit/address_counter_tx/clk_out1
    SLICE_X6Y59          FDCE                                         r  memory_unit/address_counter_tx/count_reg[10]/C
                         clock pessimism              0.254    -0.546    
                         clock uncertainty            0.072    -0.475    
    SLICE_X6Y59          FDCE (Hold_fdce_C_D)         0.121    -0.354    memory_unit/address_counter_tx/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 memory_unit/num2display/nolabel_line42/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/num2display/nolabel_line42/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.702%)  route 0.136ns (42.298%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.599    -0.565    memory_unit/num2display/nolabel_line42/clk_out1
    SLICE_X3Y66          FDRE                                         r  memory_unit/num2display/nolabel_line42/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  memory_unit/num2display/nolabel_line42/counter_reg[0]/Q
                         net (fo=30, routed)          0.136    -0.288    memory_unit/num2display/nolabel_line42/counter_reg[0]_0[0]
    SLICE_X2Y66          LUT6 (Prop_lut6_I0_O)        0.045    -0.243 r  memory_unit/num2display/nolabel_line42/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    memory_unit/num2display/nolabel_line42/FSM_onehot_state[2]_i_1_n_0
    SLICE_X2Y66          FDRE                                         r  memory_unit/num2display/nolabel_line42/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.870    -0.803    memory_unit/num2display/nolabel_line42/clk_out1
    SLICE_X2Y66          FDRE                                         r  memory_unit/num2display/nolabel_line42/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.251    -0.552    
                         clock uncertainty            0.072    -0.481    
    SLICE_X2Y66          FDRE (Hold_fdre_C_D)         0.121    -0.360    memory_unit/num2display/nolabel_line42/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 memory_unit/address_counter/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_count_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.274%)  route 0.151ns (51.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.602    -0.562    memory_unit/address_counter/clk_out1
    SLICE_X3Y60          FDCE                                         r  memory_unit/address_counter/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  memory_unit/address_counter/count_reg[6]/Q
                         net (fo=6, routed)           0.151    -0.270    memory_unit/count_reg[6]
    SLICE_X4Y60          FDRE                                         r  memory_unit/addr_count_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.872    -0.801    memory_unit/clk_out1
    SLICE_X4Y60          FDRE                                         r  memory_unit/addr_count_2_reg[6]/C
                         clock pessimism              0.275    -0.526    
                         clock uncertainty            0.072    -0.455    
    SLICE_X4Y60          FDRE (Hold_fdre_C_D)         0.066    -0.389    memory_unit/addr_count_2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 uart_basic_inst/uart_rx_blk/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/din_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.841%)  route 0.136ns (49.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.571    -0.593    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X9Y63          FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  uart_basic_inst/uart_rx_blk/rx_data_reg[3]/Q
                         net (fo=5, routed)           0.136    -0.316    memory_unit/din_reg[7]_0[3]
    SLICE_X9Y64          FDRE                                         r  memory_unit/din_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.841    -0.832    memory_unit/clk_out1
    SLICE_X9Y64          FDRE                                         r  memory_unit/din_reg[3]/C
                         clock pessimism              0.254    -0.578    
                         clock uncertainty            0.072    -0.507    
    SLICE_X9Y64          FDRE (Hold_fdre_C_D)         0.072    -0.435    memory_unit/din_reg[3]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.246ns (77.542%)  route 0.071ns (22.458%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.571    -0.593    uart_basic_inst/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X12Y65         FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y65         FDRE (Prop_fdre_C_Q)         0.148    -0.445 r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/Q
                         net (fo=3, routed)           0.071    -0.374    uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter[1]
    SLICE_X12Y65         LUT3 (Prop_lut3_I0_O)        0.098    -0.276 r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter[0]_i_1_n_0
    SLICE_X12Y65         FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.840    -0.833    uart_basic_inst/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X12Y65         FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/C
                         clock pessimism              0.240    -0.593    
                         clock uncertainty            0.072    -0.522    
    SLICE_X12Y65         FDRE (Hold_fdre_C_D)         0.121    -0.401    uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 memory_unit/num2display/nolabel_line42/shift_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/num2display/nolabel_line42/bcd_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.494%)  route 0.121ns (42.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.600    -0.564    memory_unit/num2display/nolabel_line42/clk_out1
    SLICE_X2Y63          FDRE                                         r  memory_unit/num2display/nolabel_line42/shift_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  memory_unit/num2display/nolabel_line42/shift_reg[10]/Q
                         net (fo=4, routed)           0.121    -0.279    memory_unit/num2display/nolabel_line42/shift_reg_n_0_[10]
    SLICE_X1Y62          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.873    -0.800    memory_unit/num2display/nolabel_line42/clk_out1
    SLICE_X1Y62          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[11]/C
                         clock pessimism              0.252    -0.548    
                         clock uncertainty            0.072    -0.477    
    SLICE_X1Y62          FDRE (Hold_fdre_C_D)         0.070    -0.407    memory_unit/num2display/nolabel_line42/bcd_reg[11]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 memory_unit/num2display/nolabel_line42/shift_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/num2display/nolabel_line42/bcd_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.246%)  route 0.122ns (42.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.601    -0.563    memory_unit/num2display/nolabel_line42/clk_out1
    SLICE_X2Y62          FDRE                                         r  memory_unit/num2display/nolabel_line42/shift_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  memory_unit/num2display/nolabel_line42/shift_reg[21]/Q
                         net (fo=5, routed)           0.122    -0.277    memory_unit/num2display/nolabel_line42/shift_reg_n_0_[21]
    SLICE_X1Y61          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.875    -0.798    memory_unit/num2display/nolabel_line42/clk_out1
    SLICE_X1Y61          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[22]/C
                         clock pessimism              0.252    -0.546    
                         clock uncertainty            0.072    -0.475    
    SLICE_X1Y61          FDRE (Hold_fdre_C_D)         0.070    -0.405    memory_unit/num2display/nolabel_line42/bcd_reg[22]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 uart_basic_inst/uart_rx_blk/spacing_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.012%)  route 0.152ns (44.988%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.571    -0.593    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X13Y63         FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[0]/Q
                         net (fo=4, routed)           0.152    -0.300    uart_basic_inst/uart_rx_blk/spacing_counter[0]
    SLICE_X14Y63         LUT6 (Prop_lut6_I3_O)        0.045    -0.255 r  uart_basic_inst/uart_rx_blk/spacing_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    uart_basic_inst/uart_rx_blk/spacing_counter[2]_i_1_n_0
    SLICE_X14Y63         FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.841    -0.832    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X14Y63         FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]/C
                         clock pessimism              0.254    -0.578    
                         clock uncertainty            0.072    -0.507    
    SLICE_X14Y63         FDRE (Hold_fdre_C_D)         0.120    -0.387    uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 memory_unit/address_counter_rapido/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/t_start_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.132%)  route 0.129ns (40.868%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.601    -0.563    memory_unit/address_counter_rapido/clk_out1
    SLICE_X5Y60          FDCE                                         r  memory_unit/address_counter_rapido/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDCE (Prop_fdce_C_Q)         0.141    -0.422 r  memory_unit/address_counter_rapido/count_reg[7]/Q
                         net (fo=7, routed)           0.129    -0.294    memory_unit/address_counter_rapido/Q[7]
    SLICE_X7Y61          LUT6 (Prop_lut6_I2_O)        0.045    -0.249 r  memory_unit/address_counter_rapido/t_start_i_1/O
                         net (fo=1, routed)           0.000    -0.249    memory_unit/address_counter_rapido_n_13
    SLICE_X7Y61          FDRE                                         r  memory_unit/t_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.872    -0.801    memory_unit/clk_out1
    SLICE_X7Y61          FDRE                                         r  memory_unit/t_start_reg/C
                         clock pessimism              0.254    -0.547    
                         clock uncertainty            0.072    -0.476    
    SLICE_X7Y61          FDRE (Hold_fdre_C_D)         0.092    -0.384    memory_unit/t_start_reg
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.135    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.394ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.394ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/euc_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.019ns  (logic 5.895ns (49.049%)  route 6.124ns (50.951%))
  Logic Levels:           16  (CARRY4=9 LUT2=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 10.989 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.684    -0.856    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.026 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=6, routed)           1.205     1.231    memory_unit/BRAMB_n_7
    SLICE_X8Y65          LUT4 (Prop_lut4_I3_O)        0.124     1.355 r  memory_unit/abs1_carry_i_8/O
                         net (fo=1, routed)           0.000     1.355    memory_unit/abs1_carry_i_8_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.868 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.948     2.816    memory_unit/abs1
    SLICE_X8Y66          LUT2 (Prop_lut2_I0_O)        0.150     2.966 r  memory_unit/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.966    memory_unit/i__carry_i_4__1_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.576     3.542 r  memory_unit/_inferred__1/i__carry/O[3]
                         net (fo=26, routed)          0.948     4.490    memory_unit/A[3]
    SLICE_X11Y67         LUT6 (Prop_lut6_I2_O)        0.307     4.797 r  memory_unit/euc1__0_carry__0_i_3/O
                         net (fo=2, routed)           0.599     5.396    memory_unit/euc1__0_carry__0_i_3_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I0_O)        0.124     5.520 r  memory_unit/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.520    memory_unit/euc1__0_carry__0_i_7_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.053 r  memory_unit/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.053    memory_unit/euc1__0_carry__0_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.210 r  memory_unit/euc1__0_carry__1/CO[1]
                         net (fo=4, routed)           0.746     6.957    memory_unit/euc1__0_carry__1_n_2
    SLICE_X11Y67         LUT4 (Prop_lut4_I3_O)        0.326     7.283 r  memory_unit/euc1__58_carry__1_i_9/O
                         net (fo=1, routed)           0.433     7.716    memory_unit/euc1__58_carry__1_i_9_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I0_O)        0.326     8.042 r  memory_unit/euc1__58_carry__1_i_3/O
                         net (fo=2, routed)           0.649     8.692    memory_unit/euc1__58_carry__1_i_3_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     9.302 r  memory_unit/euc1__58_carry__1/O[3]
                         net (fo=2, routed)           0.594     9.895    memory_unit/euc1[14]
    SLICE_X9Y70          LUT2 (Prop_lut2_I0_O)        0.307    10.202 r  memory_unit/euc[12]_i_3/O
                         net (fo=1, routed)           0.000    10.202    memory_unit/euc[12]_i_3_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.600 r  memory_unit/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.600    memory_unit/euc_reg[12]_i_1_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.714 r  memory_unit/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.714    memory_unit/euc_reg[16]_i_1_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.828 r  memory_unit/euc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.828    memory_unit/euc_reg[20]_i_1_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.162 r  memory_unit/euc_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.162    memory_unit/euc_reg[24]_i_1_n_6
    SLICE_X9Y73          FDRE                                         r  memory_unit/euc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.509    10.989    memory_unit/clk_out1
    SLICE_X9Y73          FDRE                                         r  memory_unit/euc_reg[25]/C
                         clock pessimism              0.577    11.566    
                         clock uncertainty           -0.072    11.495    
    SLICE_X9Y73          FDRE (Setup_fdre_C_D)        0.062    11.557    memory_unit/euc_reg[25]
  -------------------------------------------------------------------
                         required time                         11.557    
                         arrival time                         -11.162    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.505ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/euc_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.908ns  (logic 5.784ns (48.574%)  route 6.124ns (51.426%))
  Logic Levels:           16  (CARRY4=9 LUT2=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 10.989 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.684    -0.856    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.026 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=6, routed)           1.205     1.231    memory_unit/BRAMB_n_7
    SLICE_X8Y65          LUT4 (Prop_lut4_I3_O)        0.124     1.355 r  memory_unit/abs1_carry_i_8/O
                         net (fo=1, routed)           0.000     1.355    memory_unit/abs1_carry_i_8_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.868 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.948     2.816    memory_unit/abs1
    SLICE_X8Y66          LUT2 (Prop_lut2_I0_O)        0.150     2.966 r  memory_unit/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.966    memory_unit/i__carry_i_4__1_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.576     3.542 r  memory_unit/_inferred__1/i__carry/O[3]
                         net (fo=26, routed)          0.948     4.490    memory_unit/A[3]
    SLICE_X11Y67         LUT6 (Prop_lut6_I2_O)        0.307     4.797 r  memory_unit/euc1__0_carry__0_i_3/O
                         net (fo=2, routed)           0.599     5.396    memory_unit/euc1__0_carry__0_i_3_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I0_O)        0.124     5.520 r  memory_unit/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.520    memory_unit/euc1__0_carry__0_i_7_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.053 r  memory_unit/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.053    memory_unit/euc1__0_carry__0_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.210 r  memory_unit/euc1__0_carry__1/CO[1]
                         net (fo=4, routed)           0.746     6.957    memory_unit/euc1__0_carry__1_n_2
    SLICE_X11Y67         LUT4 (Prop_lut4_I3_O)        0.326     7.283 r  memory_unit/euc1__58_carry__1_i_9/O
                         net (fo=1, routed)           0.433     7.716    memory_unit/euc1__58_carry__1_i_9_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I0_O)        0.326     8.042 r  memory_unit/euc1__58_carry__1_i_3/O
                         net (fo=2, routed)           0.649     8.692    memory_unit/euc1__58_carry__1_i_3_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     9.302 r  memory_unit/euc1__58_carry__1/O[3]
                         net (fo=2, routed)           0.594     9.895    memory_unit/euc1[14]
    SLICE_X9Y70          LUT2 (Prop_lut2_I0_O)        0.307    10.202 r  memory_unit/euc[12]_i_3/O
                         net (fo=1, routed)           0.000    10.202    memory_unit/euc[12]_i_3_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.600 r  memory_unit/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.600    memory_unit/euc_reg[12]_i_1_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.714 r  memory_unit/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.714    memory_unit/euc_reg[16]_i_1_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.828 r  memory_unit/euc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.828    memory_unit/euc_reg[20]_i_1_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.051 r  memory_unit/euc_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.051    memory_unit/euc_reg[24]_i_1_n_7
    SLICE_X9Y73          FDRE                                         r  memory_unit/euc_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.509    10.989    memory_unit/clk_out1
    SLICE_X9Y73          FDRE                                         r  memory_unit/euc_reg[24]/C
                         clock pessimism              0.577    11.566    
                         clock uncertainty           -0.072    11.495    
    SLICE_X9Y73          FDRE (Setup_fdre_C_D)        0.062    11.557    memory_unit/euc_reg[24]
  -------------------------------------------------------------------
                         required time                         11.557    
                         arrival time                         -11.051    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.509ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/euc_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.905ns  (logic 5.781ns (48.561%)  route 6.124ns (51.439%))
  Logic Levels:           15  (CARRY4=8 LUT2=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 10.990 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.684    -0.856    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.026 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=6, routed)           1.205     1.231    memory_unit/BRAMB_n_7
    SLICE_X8Y65          LUT4 (Prop_lut4_I3_O)        0.124     1.355 r  memory_unit/abs1_carry_i_8/O
                         net (fo=1, routed)           0.000     1.355    memory_unit/abs1_carry_i_8_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.868 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.948     2.816    memory_unit/abs1
    SLICE_X8Y66          LUT2 (Prop_lut2_I0_O)        0.150     2.966 r  memory_unit/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.966    memory_unit/i__carry_i_4__1_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.576     3.542 r  memory_unit/_inferred__1/i__carry/O[3]
                         net (fo=26, routed)          0.948     4.490    memory_unit/A[3]
    SLICE_X11Y67         LUT6 (Prop_lut6_I2_O)        0.307     4.797 r  memory_unit/euc1__0_carry__0_i_3/O
                         net (fo=2, routed)           0.599     5.396    memory_unit/euc1__0_carry__0_i_3_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I0_O)        0.124     5.520 r  memory_unit/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.520    memory_unit/euc1__0_carry__0_i_7_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.053 r  memory_unit/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.053    memory_unit/euc1__0_carry__0_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.210 r  memory_unit/euc1__0_carry__1/CO[1]
                         net (fo=4, routed)           0.746     6.957    memory_unit/euc1__0_carry__1_n_2
    SLICE_X11Y67         LUT4 (Prop_lut4_I3_O)        0.326     7.283 r  memory_unit/euc1__58_carry__1_i_9/O
                         net (fo=1, routed)           0.433     7.716    memory_unit/euc1__58_carry__1_i_9_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I0_O)        0.326     8.042 r  memory_unit/euc1__58_carry__1_i_3/O
                         net (fo=2, routed)           0.649     8.692    memory_unit/euc1__58_carry__1_i_3_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     9.302 r  memory_unit/euc1__58_carry__1/O[3]
                         net (fo=2, routed)           0.594     9.895    memory_unit/euc1[14]
    SLICE_X9Y70          LUT2 (Prop_lut2_I0_O)        0.307    10.202 r  memory_unit/euc[12]_i_3/O
                         net (fo=1, routed)           0.000    10.202    memory_unit/euc[12]_i_3_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.600 r  memory_unit/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.600    memory_unit/euc_reg[12]_i_1_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.714 r  memory_unit/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.714    memory_unit/euc_reg[16]_i_1_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.048 r  memory_unit/euc_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.048    memory_unit/euc_reg[20]_i_1_n_6
    SLICE_X9Y72          FDRE                                         r  memory_unit/euc_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.510    10.990    memory_unit/clk_out1
    SLICE_X9Y72          FDRE                                         r  memory_unit/euc_reg[21]/C
                         clock pessimism              0.577    11.567    
                         clock uncertainty           -0.072    11.496    
    SLICE_X9Y72          FDRE (Setup_fdre_C_D)        0.062    11.558    memory_unit/euc_reg[21]
  -------------------------------------------------------------------
                         required time                         11.558    
                         arrival time                         -11.048    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.530ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/euc_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.884ns  (logic 5.760ns (48.470%)  route 6.124ns (51.530%))
  Logic Levels:           15  (CARRY4=8 LUT2=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 10.990 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.684    -0.856    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.026 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=6, routed)           1.205     1.231    memory_unit/BRAMB_n_7
    SLICE_X8Y65          LUT4 (Prop_lut4_I3_O)        0.124     1.355 r  memory_unit/abs1_carry_i_8/O
                         net (fo=1, routed)           0.000     1.355    memory_unit/abs1_carry_i_8_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.868 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.948     2.816    memory_unit/abs1
    SLICE_X8Y66          LUT2 (Prop_lut2_I0_O)        0.150     2.966 r  memory_unit/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.966    memory_unit/i__carry_i_4__1_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.576     3.542 r  memory_unit/_inferred__1/i__carry/O[3]
                         net (fo=26, routed)          0.948     4.490    memory_unit/A[3]
    SLICE_X11Y67         LUT6 (Prop_lut6_I2_O)        0.307     4.797 r  memory_unit/euc1__0_carry__0_i_3/O
                         net (fo=2, routed)           0.599     5.396    memory_unit/euc1__0_carry__0_i_3_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I0_O)        0.124     5.520 r  memory_unit/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.520    memory_unit/euc1__0_carry__0_i_7_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.053 r  memory_unit/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.053    memory_unit/euc1__0_carry__0_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.210 r  memory_unit/euc1__0_carry__1/CO[1]
                         net (fo=4, routed)           0.746     6.957    memory_unit/euc1__0_carry__1_n_2
    SLICE_X11Y67         LUT4 (Prop_lut4_I3_O)        0.326     7.283 r  memory_unit/euc1__58_carry__1_i_9/O
                         net (fo=1, routed)           0.433     7.716    memory_unit/euc1__58_carry__1_i_9_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I0_O)        0.326     8.042 r  memory_unit/euc1__58_carry__1_i_3/O
                         net (fo=2, routed)           0.649     8.692    memory_unit/euc1__58_carry__1_i_3_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     9.302 r  memory_unit/euc1__58_carry__1/O[3]
                         net (fo=2, routed)           0.594     9.895    memory_unit/euc1[14]
    SLICE_X9Y70          LUT2 (Prop_lut2_I0_O)        0.307    10.202 r  memory_unit/euc[12]_i_3/O
                         net (fo=1, routed)           0.000    10.202    memory_unit/euc[12]_i_3_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.600 r  memory_unit/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.600    memory_unit/euc_reg[12]_i_1_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.714 r  memory_unit/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.714    memory_unit/euc_reg[16]_i_1_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.027 r  memory_unit/euc_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.027    memory_unit/euc_reg[20]_i_1_n_4
    SLICE_X9Y72          FDRE                                         r  memory_unit/euc_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.510    10.990    memory_unit/clk_out1
    SLICE_X9Y72          FDRE                                         r  memory_unit/euc_reg[23]/C
                         clock pessimism              0.577    11.567    
                         clock uncertainty           -0.072    11.496    
    SLICE_X9Y72          FDRE (Setup_fdre_C_D)        0.062    11.558    memory_unit/euc_reg[23]
  -------------------------------------------------------------------
                         required time                         11.558    
                         arrival time                         -11.027    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.604ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/euc_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.810ns  (logic 5.686ns (48.148%)  route 6.124ns (51.852%))
  Logic Levels:           15  (CARRY4=8 LUT2=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 10.990 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.684    -0.856    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.026 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=6, routed)           1.205     1.231    memory_unit/BRAMB_n_7
    SLICE_X8Y65          LUT4 (Prop_lut4_I3_O)        0.124     1.355 r  memory_unit/abs1_carry_i_8/O
                         net (fo=1, routed)           0.000     1.355    memory_unit/abs1_carry_i_8_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.868 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.948     2.816    memory_unit/abs1
    SLICE_X8Y66          LUT2 (Prop_lut2_I0_O)        0.150     2.966 r  memory_unit/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.966    memory_unit/i__carry_i_4__1_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.576     3.542 r  memory_unit/_inferred__1/i__carry/O[3]
                         net (fo=26, routed)          0.948     4.490    memory_unit/A[3]
    SLICE_X11Y67         LUT6 (Prop_lut6_I2_O)        0.307     4.797 r  memory_unit/euc1__0_carry__0_i_3/O
                         net (fo=2, routed)           0.599     5.396    memory_unit/euc1__0_carry__0_i_3_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I0_O)        0.124     5.520 r  memory_unit/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.520    memory_unit/euc1__0_carry__0_i_7_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.053 r  memory_unit/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.053    memory_unit/euc1__0_carry__0_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.210 r  memory_unit/euc1__0_carry__1/CO[1]
                         net (fo=4, routed)           0.746     6.957    memory_unit/euc1__0_carry__1_n_2
    SLICE_X11Y67         LUT4 (Prop_lut4_I3_O)        0.326     7.283 r  memory_unit/euc1__58_carry__1_i_9/O
                         net (fo=1, routed)           0.433     7.716    memory_unit/euc1__58_carry__1_i_9_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I0_O)        0.326     8.042 r  memory_unit/euc1__58_carry__1_i_3/O
                         net (fo=2, routed)           0.649     8.692    memory_unit/euc1__58_carry__1_i_3_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     9.302 r  memory_unit/euc1__58_carry__1/O[3]
                         net (fo=2, routed)           0.594     9.895    memory_unit/euc1[14]
    SLICE_X9Y70          LUT2 (Prop_lut2_I0_O)        0.307    10.202 r  memory_unit/euc[12]_i_3/O
                         net (fo=1, routed)           0.000    10.202    memory_unit/euc[12]_i_3_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.600 r  memory_unit/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.600    memory_unit/euc_reg[12]_i_1_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.714 r  memory_unit/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.714    memory_unit/euc_reg[16]_i_1_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.953 r  memory_unit/euc_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.953    memory_unit/euc_reg[20]_i_1_n_5
    SLICE_X9Y72          FDRE                                         r  memory_unit/euc_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.510    10.990    memory_unit/clk_out1
    SLICE_X9Y72          FDRE                                         r  memory_unit/euc_reg[22]/C
                         clock pessimism              0.577    11.567    
                         clock uncertainty           -0.072    11.496    
    SLICE_X9Y72          FDRE (Setup_fdre_C_D)        0.062    11.558    memory_unit/euc_reg[22]
  -------------------------------------------------------------------
                         required time                         11.558    
                         arrival time                         -10.953    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.620ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/euc_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.794ns  (logic 5.670ns (48.077%)  route 6.124ns (51.923%))
  Logic Levels:           15  (CARRY4=8 LUT2=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 10.990 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.684    -0.856    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.026 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=6, routed)           1.205     1.231    memory_unit/BRAMB_n_7
    SLICE_X8Y65          LUT4 (Prop_lut4_I3_O)        0.124     1.355 r  memory_unit/abs1_carry_i_8/O
                         net (fo=1, routed)           0.000     1.355    memory_unit/abs1_carry_i_8_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.868 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.948     2.816    memory_unit/abs1
    SLICE_X8Y66          LUT2 (Prop_lut2_I0_O)        0.150     2.966 r  memory_unit/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.966    memory_unit/i__carry_i_4__1_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.576     3.542 r  memory_unit/_inferred__1/i__carry/O[3]
                         net (fo=26, routed)          0.948     4.490    memory_unit/A[3]
    SLICE_X11Y67         LUT6 (Prop_lut6_I2_O)        0.307     4.797 r  memory_unit/euc1__0_carry__0_i_3/O
                         net (fo=2, routed)           0.599     5.396    memory_unit/euc1__0_carry__0_i_3_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I0_O)        0.124     5.520 r  memory_unit/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.520    memory_unit/euc1__0_carry__0_i_7_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.053 r  memory_unit/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.053    memory_unit/euc1__0_carry__0_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.210 r  memory_unit/euc1__0_carry__1/CO[1]
                         net (fo=4, routed)           0.746     6.957    memory_unit/euc1__0_carry__1_n_2
    SLICE_X11Y67         LUT4 (Prop_lut4_I3_O)        0.326     7.283 r  memory_unit/euc1__58_carry__1_i_9/O
                         net (fo=1, routed)           0.433     7.716    memory_unit/euc1__58_carry__1_i_9_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I0_O)        0.326     8.042 r  memory_unit/euc1__58_carry__1_i_3/O
                         net (fo=2, routed)           0.649     8.692    memory_unit/euc1__58_carry__1_i_3_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     9.302 r  memory_unit/euc1__58_carry__1/O[3]
                         net (fo=2, routed)           0.594     9.895    memory_unit/euc1[14]
    SLICE_X9Y70          LUT2 (Prop_lut2_I0_O)        0.307    10.202 r  memory_unit/euc[12]_i_3/O
                         net (fo=1, routed)           0.000    10.202    memory_unit/euc[12]_i_3_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.600 r  memory_unit/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.600    memory_unit/euc_reg[12]_i_1_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.714 r  memory_unit/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.714    memory_unit/euc_reg[16]_i_1_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.937 r  memory_unit/euc_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.937    memory_unit/euc_reg[20]_i_1_n_7
    SLICE_X9Y72          FDRE                                         r  memory_unit/euc_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.510    10.990    memory_unit/clk_out1
    SLICE_X9Y72          FDRE                                         r  memory_unit/euc_reg[20]/C
                         clock pessimism              0.577    11.567    
                         clock uncertainty           -0.072    11.496    
    SLICE_X9Y72          FDRE (Setup_fdre_C_D)        0.062    11.558    memory_unit/euc_reg[20]
  -------------------------------------------------------------------
                         required time                         11.558    
                         arrival time                         -10.937    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.625ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/euc_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.791ns  (logic 5.667ns (48.064%)  route 6.124ns (51.936%))
  Logic Levels:           14  (CARRY4=7 LUT2=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 10.992 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.684    -0.856    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.026 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=6, routed)           1.205     1.231    memory_unit/BRAMB_n_7
    SLICE_X8Y65          LUT4 (Prop_lut4_I3_O)        0.124     1.355 r  memory_unit/abs1_carry_i_8/O
                         net (fo=1, routed)           0.000     1.355    memory_unit/abs1_carry_i_8_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.868 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.948     2.816    memory_unit/abs1
    SLICE_X8Y66          LUT2 (Prop_lut2_I0_O)        0.150     2.966 r  memory_unit/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.966    memory_unit/i__carry_i_4__1_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.576     3.542 r  memory_unit/_inferred__1/i__carry/O[3]
                         net (fo=26, routed)          0.948     4.490    memory_unit/A[3]
    SLICE_X11Y67         LUT6 (Prop_lut6_I2_O)        0.307     4.797 r  memory_unit/euc1__0_carry__0_i_3/O
                         net (fo=2, routed)           0.599     5.396    memory_unit/euc1__0_carry__0_i_3_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I0_O)        0.124     5.520 r  memory_unit/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.520    memory_unit/euc1__0_carry__0_i_7_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.053 r  memory_unit/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.053    memory_unit/euc1__0_carry__0_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.210 r  memory_unit/euc1__0_carry__1/CO[1]
                         net (fo=4, routed)           0.746     6.957    memory_unit/euc1__0_carry__1_n_2
    SLICE_X11Y67         LUT4 (Prop_lut4_I3_O)        0.326     7.283 r  memory_unit/euc1__58_carry__1_i_9/O
                         net (fo=1, routed)           0.433     7.716    memory_unit/euc1__58_carry__1_i_9_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I0_O)        0.326     8.042 r  memory_unit/euc1__58_carry__1_i_3/O
                         net (fo=2, routed)           0.649     8.692    memory_unit/euc1__58_carry__1_i_3_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     9.302 r  memory_unit/euc1__58_carry__1/O[3]
                         net (fo=2, routed)           0.594     9.895    memory_unit/euc1[14]
    SLICE_X9Y70          LUT2 (Prop_lut2_I0_O)        0.307    10.202 r  memory_unit/euc[12]_i_3/O
                         net (fo=1, routed)           0.000    10.202    memory_unit/euc[12]_i_3_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.600 r  memory_unit/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.600    memory_unit/euc_reg[12]_i_1_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.934 r  memory_unit/euc_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.934    memory_unit/euc_reg[16]_i_1_n_6
    SLICE_X9Y71          FDRE                                         r  memory_unit/euc_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.512    10.992    memory_unit/clk_out1
    SLICE_X9Y71          FDRE                                         r  memory_unit/euc_reg[17]/C
                         clock pessimism              0.577    11.569    
                         clock uncertainty           -0.072    11.498    
    SLICE_X9Y71          FDRE (Setup_fdre_C_D)        0.062    11.560    memory_unit/euc_reg[17]
  -------------------------------------------------------------------
                         required time                         11.560    
                         arrival time                         -10.934    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.646ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/euc_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.770ns  (logic 5.646ns (47.971%)  route 6.124ns (52.029%))
  Logic Levels:           14  (CARRY4=7 LUT2=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 10.992 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.684    -0.856    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.026 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=6, routed)           1.205     1.231    memory_unit/BRAMB_n_7
    SLICE_X8Y65          LUT4 (Prop_lut4_I3_O)        0.124     1.355 r  memory_unit/abs1_carry_i_8/O
                         net (fo=1, routed)           0.000     1.355    memory_unit/abs1_carry_i_8_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.868 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.948     2.816    memory_unit/abs1
    SLICE_X8Y66          LUT2 (Prop_lut2_I0_O)        0.150     2.966 r  memory_unit/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.966    memory_unit/i__carry_i_4__1_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.576     3.542 r  memory_unit/_inferred__1/i__carry/O[3]
                         net (fo=26, routed)          0.948     4.490    memory_unit/A[3]
    SLICE_X11Y67         LUT6 (Prop_lut6_I2_O)        0.307     4.797 r  memory_unit/euc1__0_carry__0_i_3/O
                         net (fo=2, routed)           0.599     5.396    memory_unit/euc1__0_carry__0_i_3_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I0_O)        0.124     5.520 r  memory_unit/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.520    memory_unit/euc1__0_carry__0_i_7_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.053 r  memory_unit/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.053    memory_unit/euc1__0_carry__0_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.210 r  memory_unit/euc1__0_carry__1/CO[1]
                         net (fo=4, routed)           0.746     6.957    memory_unit/euc1__0_carry__1_n_2
    SLICE_X11Y67         LUT4 (Prop_lut4_I3_O)        0.326     7.283 r  memory_unit/euc1__58_carry__1_i_9/O
                         net (fo=1, routed)           0.433     7.716    memory_unit/euc1__58_carry__1_i_9_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I0_O)        0.326     8.042 r  memory_unit/euc1__58_carry__1_i_3/O
                         net (fo=2, routed)           0.649     8.692    memory_unit/euc1__58_carry__1_i_3_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     9.302 r  memory_unit/euc1__58_carry__1/O[3]
                         net (fo=2, routed)           0.594     9.895    memory_unit/euc1[14]
    SLICE_X9Y70          LUT2 (Prop_lut2_I0_O)        0.307    10.202 r  memory_unit/euc[12]_i_3/O
                         net (fo=1, routed)           0.000    10.202    memory_unit/euc[12]_i_3_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.600 r  memory_unit/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.600    memory_unit/euc_reg[12]_i_1_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.913 r  memory_unit/euc_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.913    memory_unit/euc_reg[16]_i_1_n_4
    SLICE_X9Y71          FDRE                                         r  memory_unit/euc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.512    10.992    memory_unit/clk_out1
    SLICE_X9Y71          FDRE                                         r  memory_unit/euc_reg[19]/C
                         clock pessimism              0.577    11.569    
                         clock uncertainty           -0.072    11.498    
    SLICE_X9Y71          FDRE (Setup_fdre_C_D)        0.062    11.560    memory_unit/euc_reg[19]
  -------------------------------------------------------------------
                         required time                         11.560    
                         arrival time                         -10.913    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.720ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/euc_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.696ns  (logic 5.572ns (47.642%)  route 6.124ns (52.358%))
  Logic Levels:           14  (CARRY4=7 LUT2=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 10.992 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.684    -0.856    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.026 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=6, routed)           1.205     1.231    memory_unit/BRAMB_n_7
    SLICE_X8Y65          LUT4 (Prop_lut4_I3_O)        0.124     1.355 r  memory_unit/abs1_carry_i_8/O
                         net (fo=1, routed)           0.000     1.355    memory_unit/abs1_carry_i_8_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.868 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.948     2.816    memory_unit/abs1
    SLICE_X8Y66          LUT2 (Prop_lut2_I0_O)        0.150     2.966 r  memory_unit/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.966    memory_unit/i__carry_i_4__1_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.576     3.542 r  memory_unit/_inferred__1/i__carry/O[3]
                         net (fo=26, routed)          0.948     4.490    memory_unit/A[3]
    SLICE_X11Y67         LUT6 (Prop_lut6_I2_O)        0.307     4.797 r  memory_unit/euc1__0_carry__0_i_3/O
                         net (fo=2, routed)           0.599     5.396    memory_unit/euc1__0_carry__0_i_3_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I0_O)        0.124     5.520 r  memory_unit/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.520    memory_unit/euc1__0_carry__0_i_7_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.053 r  memory_unit/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.053    memory_unit/euc1__0_carry__0_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.210 r  memory_unit/euc1__0_carry__1/CO[1]
                         net (fo=4, routed)           0.746     6.957    memory_unit/euc1__0_carry__1_n_2
    SLICE_X11Y67         LUT4 (Prop_lut4_I3_O)        0.326     7.283 r  memory_unit/euc1__58_carry__1_i_9/O
                         net (fo=1, routed)           0.433     7.716    memory_unit/euc1__58_carry__1_i_9_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I0_O)        0.326     8.042 r  memory_unit/euc1__58_carry__1_i_3/O
                         net (fo=2, routed)           0.649     8.692    memory_unit/euc1__58_carry__1_i_3_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     9.302 r  memory_unit/euc1__58_carry__1/O[3]
                         net (fo=2, routed)           0.594     9.895    memory_unit/euc1[14]
    SLICE_X9Y70          LUT2 (Prop_lut2_I0_O)        0.307    10.202 r  memory_unit/euc[12]_i_3/O
                         net (fo=1, routed)           0.000    10.202    memory_unit/euc[12]_i_3_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.600 r  memory_unit/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.600    memory_unit/euc_reg[12]_i_1_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.839 r  memory_unit/euc_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.839    memory_unit/euc_reg[16]_i_1_n_5
    SLICE_X9Y71          FDRE                                         r  memory_unit/euc_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.512    10.992    memory_unit/clk_out1
    SLICE_X9Y71          FDRE                                         r  memory_unit/euc_reg[18]/C
                         clock pessimism              0.577    11.569    
                         clock uncertainty           -0.072    11.498    
    SLICE_X9Y71          FDRE (Setup_fdre_C_D)        0.062    11.560    memory_unit/euc_reg[18]
  -------------------------------------------------------------------
                         required time                         11.560    
                         arrival time                         -10.839    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.736ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/euc_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.680ns  (logic 5.556ns (47.570%)  route 6.124ns (52.430%))
  Logic Levels:           14  (CARRY4=7 LUT2=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 10.992 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.684    -0.856    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.026 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=6, routed)           1.205     1.231    memory_unit/BRAMB_n_7
    SLICE_X8Y65          LUT4 (Prop_lut4_I3_O)        0.124     1.355 r  memory_unit/abs1_carry_i_8/O
                         net (fo=1, routed)           0.000     1.355    memory_unit/abs1_carry_i_8_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.868 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.948     2.816    memory_unit/abs1
    SLICE_X8Y66          LUT2 (Prop_lut2_I0_O)        0.150     2.966 r  memory_unit/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.966    memory_unit/i__carry_i_4__1_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.576     3.542 r  memory_unit/_inferred__1/i__carry/O[3]
                         net (fo=26, routed)          0.948     4.490    memory_unit/A[3]
    SLICE_X11Y67         LUT6 (Prop_lut6_I2_O)        0.307     4.797 r  memory_unit/euc1__0_carry__0_i_3/O
                         net (fo=2, routed)           0.599     5.396    memory_unit/euc1__0_carry__0_i_3_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I0_O)        0.124     5.520 r  memory_unit/euc1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.520    memory_unit/euc1__0_carry__0_i_7_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.053 r  memory_unit/euc1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.053    memory_unit/euc1__0_carry__0_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.210 r  memory_unit/euc1__0_carry__1/CO[1]
                         net (fo=4, routed)           0.746     6.957    memory_unit/euc1__0_carry__1_n_2
    SLICE_X11Y67         LUT4 (Prop_lut4_I3_O)        0.326     7.283 r  memory_unit/euc1__58_carry__1_i_9/O
                         net (fo=1, routed)           0.433     7.716    memory_unit/euc1__58_carry__1_i_9_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I0_O)        0.326     8.042 r  memory_unit/euc1__58_carry__1_i_3/O
                         net (fo=2, routed)           0.649     8.692    memory_unit/euc1__58_carry__1_i_3_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     9.302 r  memory_unit/euc1__58_carry__1/O[3]
                         net (fo=2, routed)           0.594     9.895    memory_unit/euc1[14]
    SLICE_X9Y70          LUT2 (Prop_lut2_I0_O)        0.307    10.202 r  memory_unit/euc[12]_i_3/O
                         net (fo=1, routed)           0.000    10.202    memory_unit/euc[12]_i_3_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.600 r  memory_unit/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.600    memory_unit/euc_reg[12]_i_1_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.823 r  memory_unit/euc_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.823    memory_unit/euc_reg[16]_i_1_n_7
    SLICE_X9Y71          FDRE                                         r  memory_unit/euc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.512    10.992    memory_unit/clk_out1
    SLICE_X9Y71          FDRE                                         r  memory_unit/euc_reg[16]/C
                         clock pessimism              0.577    11.569    
                         clock uncertainty           -0.072    11.498    
    SLICE_X9Y71          FDRE (Setup_fdre_C_D)        0.062    11.560    memory_unit/euc_reg[16]
  -------------------------------------------------------------------
                         required time                         11.560    
                         arrival time                         -10.823    
  -------------------------------------------------------------------
                         slack                                  0.736    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 memory_unit/sel_op_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            main_FSM/FSM_onehot_CurrentState_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.773%)  route 0.088ns (32.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.600    -0.564    memory_unit/clk_out1
    SLICE_X7Y62          FDRE                                         r  memory_unit/sel_op_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  memory_unit/sel_op_reg[1]/Q
                         net (fo=38, routed)          0.088    -0.335    memory_unit/address_counter_rapido/sel_op[1]
    SLICE_X6Y62          LUT6 (Prop_lut6_I3_O)        0.045    -0.290 r  memory_unit/address_counter_rapido/FSM_onehot_CurrentState[7]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.290    main_FSM/D[3]
    SLICE_X6Y62          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.870    -0.803    main_FSM/clk_out1
    SLICE_X6Y62          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[7]/C
                         clock pessimism              0.252    -0.551    
                         clock uncertainty            0.072    -0.480    
    SLICE_X6Y62          FDRE (Hold_fdre_C_D)         0.121    -0.359    main_FSM/FSM_onehot_CurrentState_reg[7]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 memory_unit/address_counter_tx/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_tx/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.397%)  route 0.133ns (41.603%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.602    -0.562    memory_unit/address_counter_tx/clk_out1
    SLICE_X5Y59          FDCE                                         r  memory_unit/address_counter_tx/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  memory_unit/address_counter_tx/count_reg[8]/Q
                         net (fo=5, routed)           0.133    -0.289    memory_unit/address_counter_tx/Q[8]
    SLICE_X6Y59          LUT6 (Prop_lut6_I0_O)        0.045    -0.244 r  memory_unit/address_counter_tx/count[10]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.244    memory_unit/address_counter_tx/p_0_in__0[10]
    SLICE_X6Y59          FDCE                                         r  memory_unit/address_counter_tx/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.873    -0.800    memory_unit/address_counter_tx/clk_out1
    SLICE_X6Y59          FDCE                                         r  memory_unit/address_counter_tx/count_reg[10]/C
                         clock pessimism              0.254    -0.546    
                         clock uncertainty            0.072    -0.475    
    SLICE_X6Y59          FDCE (Hold_fdce_C_D)         0.121    -0.354    memory_unit/address_counter_tx/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 memory_unit/num2display/nolabel_line42/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/num2display/nolabel_line42/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.702%)  route 0.136ns (42.298%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.599    -0.565    memory_unit/num2display/nolabel_line42/clk_out1
    SLICE_X3Y66          FDRE                                         r  memory_unit/num2display/nolabel_line42/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  memory_unit/num2display/nolabel_line42/counter_reg[0]/Q
                         net (fo=30, routed)          0.136    -0.288    memory_unit/num2display/nolabel_line42/counter_reg[0]_0[0]
    SLICE_X2Y66          LUT6 (Prop_lut6_I0_O)        0.045    -0.243 r  memory_unit/num2display/nolabel_line42/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    memory_unit/num2display/nolabel_line42/FSM_onehot_state[2]_i_1_n_0
    SLICE_X2Y66          FDRE                                         r  memory_unit/num2display/nolabel_line42/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.870    -0.803    memory_unit/num2display/nolabel_line42/clk_out1
    SLICE_X2Y66          FDRE                                         r  memory_unit/num2display/nolabel_line42/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.251    -0.552    
                         clock uncertainty            0.072    -0.481    
    SLICE_X2Y66          FDRE (Hold_fdre_C_D)         0.121    -0.360    memory_unit/num2display/nolabel_line42/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 memory_unit/address_counter/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_count_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.274%)  route 0.151ns (51.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.602    -0.562    memory_unit/address_counter/clk_out1
    SLICE_X3Y60          FDCE                                         r  memory_unit/address_counter/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  memory_unit/address_counter/count_reg[6]/Q
                         net (fo=6, routed)           0.151    -0.270    memory_unit/count_reg[6]
    SLICE_X4Y60          FDRE                                         r  memory_unit/addr_count_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.872    -0.801    memory_unit/clk_out1
    SLICE_X4Y60          FDRE                                         r  memory_unit/addr_count_2_reg[6]/C
                         clock pessimism              0.275    -0.526    
                         clock uncertainty            0.072    -0.455    
    SLICE_X4Y60          FDRE (Hold_fdre_C_D)         0.066    -0.389    memory_unit/addr_count_2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 uart_basic_inst/uart_rx_blk/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/din_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.841%)  route 0.136ns (49.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.571    -0.593    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X9Y63          FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  uart_basic_inst/uart_rx_blk/rx_data_reg[3]/Q
                         net (fo=5, routed)           0.136    -0.316    memory_unit/din_reg[7]_0[3]
    SLICE_X9Y64          FDRE                                         r  memory_unit/din_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.841    -0.832    memory_unit/clk_out1
    SLICE_X9Y64          FDRE                                         r  memory_unit/din_reg[3]/C
                         clock pessimism              0.254    -0.578    
                         clock uncertainty            0.072    -0.507    
    SLICE_X9Y64          FDRE (Hold_fdre_C_D)         0.072    -0.435    memory_unit/din_reg[3]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.246ns (77.542%)  route 0.071ns (22.458%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.571    -0.593    uart_basic_inst/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X12Y65         FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y65         FDRE (Prop_fdre_C_Q)         0.148    -0.445 r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/Q
                         net (fo=3, routed)           0.071    -0.374    uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter[1]
    SLICE_X12Y65         LUT3 (Prop_lut3_I0_O)        0.098    -0.276 r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter[0]_i_1_n_0
    SLICE_X12Y65         FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.840    -0.833    uart_basic_inst/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X12Y65         FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/C
                         clock pessimism              0.240    -0.593    
                         clock uncertainty            0.072    -0.522    
    SLICE_X12Y65         FDRE (Hold_fdre_C_D)         0.121    -0.401    uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 memory_unit/num2display/nolabel_line42/shift_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/num2display/nolabel_line42/bcd_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.494%)  route 0.121ns (42.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.600    -0.564    memory_unit/num2display/nolabel_line42/clk_out1
    SLICE_X2Y63          FDRE                                         r  memory_unit/num2display/nolabel_line42/shift_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  memory_unit/num2display/nolabel_line42/shift_reg[10]/Q
                         net (fo=4, routed)           0.121    -0.279    memory_unit/num2display/nolabel_line42/shift_reg_n_0_[10]
    SLICE_X1Y62          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.873    -0.800    memory_unit/num2display/nolabel_line42/clk_out1
    SLICE_X1Y62          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[11]/C
                         clock pessimism              0.252    -0.548    
                         clock uncertainty            0.072    -0.477    
    SLICE_X1Y62          FDRE (Hold_fdre_C_D)         0.070    -0.407    memory_unit/num2display/nolabel_line42/bcd_reg[11]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 memory_unit/num2display/nolabel_line42/shift_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/num2display/nolabel_line42/bcd_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.246%)  route 0.122ns (42.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.601    -0.563    memory_unit/num2display/nolabel_line42/clk_out1
    SLICE_X2Y62          FDRE                                         r  memory_unit/num2display/nolabel_line42/shift_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  memory_unit/num2display/nolabel_line42/shift_reg[21]/Q
                         net (fo=5, routed)           0.122    -0.277    memory_unit/num2display/nolabel_line42/shift_reg_n_0_[21]
    SLICE_X1Y61          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.875    -0.798    memory_unit/num2display/nolabel_line42/clk_out1
    SLICE_X1Y61          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[22]/C
                         clock pessimism              0.252    -0.546    
                         clock uncertainty            0.072    -0.475    
    SLICE_X1Y61          FDRE (Hold_fdre_C_D)         0.070    -0.405    memory_unit/num2display/nolabel_line42/bcd_reg[22]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 uart_basic_inst/uart_rx_blk/spacing_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.012%)  route 0.152ns (44.988%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.571    -0.593    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X13Y63         FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[0]/Q
                         net (fo=4, routed)           0.152    -0.300    uart_basic_inst/uart_rx_blk/spacing_counter[0]
    SLICE_X14Y63         LUT6 (Prop_lut6_I3_O)        0.045    -0.255 r  uart_basic_inst/uart_rx_blk/spacing_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    uart_basic_inst/uart_rx_blk/spacing_counter[2]_i_1_n_0
    SLICE_X14Y63         FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.841    -0.832    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X14Y63         FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]/C
                         clock pessimism              0.254    -0.578    
                         clock uncertainty            0.072    -0.507    
    SLICE_X14Y63         FDRE (Hold_fdre_C_D)         0.120    -0.387    uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 memory_unit/address_counter_rapido/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/t_start_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.132%)  route 0.129ns (40.868%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.601    -0.563    memory_unit/address_counter_rapido/clk_out1
    SLICE_X5Y60          FDCE                                         r  memory_unit/address_counter_rapido/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDCE (Prop_fdce_C_Q)         0.141    -0.422 r  memory_unit/address_counter_rapido/count_reg[7]/Q
                         net (fo=7, routed)           0.129    -0.294    memory_unit/address_counter_rapido/Q[7]
    SLICE_X7Y61          LUT6 (Prop_lut6_I2_O)        0.045    -0.249 r  memory_unit/address_counter_rapido/t_start_i_1/O
                         net (fo=1, routed)           0.000    -0.249    memory_unit/address_counter_rapido_n_13
    SLICE_X7Y61          FDRE                                         r  memory_unit/t_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.872    -0.801    memory_unit/clk_out1
    SLICE_X7Y61          FDRE                                         r  memory_unit/t_start_reg/C
                         clock pessimism              0.254    -0.547    
                         clock uncertainty            0.072    -0.476    
    SLICE_X7Y61          FDRE (Hold_fdre_C_D)         0.092    -0.384    memory_unit/t_start_reg
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.135    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.335ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.649ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.335ns  (required time - arrival time)
  Source:                 memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.728ns  (logic 0.642ns (23.533%)  route 2.086ns (76.467%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 11.081 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.640    -0.900    memory_unit/euc_FSM/clk_out1
    SLICE_X10Y65         FDRE                                         r  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.382 f  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=5, routed)           1.239     0.857    memory_unit/distancia_FSM/count_reg[10][0]
    SLICE_X5Y64          LUT4 (Prop_lut4_I1_O)        0.124     0.981 f  memory_unit/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.847     1.828    memory_unit/address_counter_rapido/AR[0]
    SLICE_X5Y60          FDCE                                         f  memory_unit/address_counter_rapido/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.601    11.081    memory_unit/address_counter_rapido/clk_out1
    SLICE_X5Y60          FDCE                                         r  memory_unit/address_counter_rapido/count_reg[10]/C
                         clock pessimism              0.559    11.640    
                         clock uncertainty           -0.072    11.569    
    SLICE_X5Y60          FDCE (Recov_fdce_C_CLR)     -0.405    11.164    memory_unit/address_counter_rapido/count_reg[10]
  -------------------------------------------------------------------
                         required time                         11.164    
                         arrival time                          -1.828    
  -------------------------------------------------------------------
                         slack                                  9.335    

Slack (MET) :             9.335ns  (required time - arrival time)
  Source:                 memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.728ns  (logic 0.642ns (23.533%)  route 2.086ns (76.467%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 11.081 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.640    -0.900    memory_unit/euc_FSM/clk_out1
    SLICE_X10Y65         FDRE                                         r  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.382 f  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=5, routed)           1.239     0.857    memory_unit/distancia_FSM/count_reg[10][0]
    SLICE_X5Y64          LUT4 (Prop_lut4_I1_O)        0.124     0.981 f  memory_unit/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.847     1.828    memory_unit/address_counter_rapido/AR[0]
    SLICE_X5Y60          FDCE                                         f  memory_unit/address_counter_rapido/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.601    11.081    memory_unit/address_counter_rapido/clk_out1
    SLICE_X5Y60          FDCE                                         r  memory_unit/address_counter_rapido/count_reg[6]/C
                         clock pessimism              0.559    11.640    
                         clock uncertainty           -0.072    11.569    
    SLICE_X5Y60          FDCE (Recov_fdce_C_CLR)     -0.405    11.164    memory_unit/address_counter_rapido/count_reg[6]
  -------------------------------------------------------------------
                         required time                         11.164    
                         arrival time                          -1.828    
  -------------------------------------------------------------------
                         slack                                  9.335    

Slack (MET) :             9.335ns  (required time - arrival time)
  Source:                 memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.728ns  (logic 0.642ns (23.533%)  route 2.086ns (76.467%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 11.081 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.640    -0.900    memory_unit/euc_FSM/clk_out1
    SLICE_X10Y65         FDRE                                         r  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.382 f  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=5, routed)           1.239     0.857    memory_unit/distancia_FSM/count_reg[10][0]
    SLICE_X5Y64          LUT4 (Prop_lut4_I1_O)        0.124     0.981 f  memory_unit/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.847     1.828    memory_unit/address_counter_rapido/AR[0]
    SLICE_X5Y60          FDCE                                         f  memory_unit/address_counter_rapido/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.601    11.081    memory_unit/address_counter_rapido/clk_out1
    SLICE_X5Y60          FDCE                                         r  memory_unit/address_counter_rapido/count_reg[7]/C
                         clock pessimism              0.559    11.640    
                         clock uncertainty           -0.072    11.569    
    SLICE_X5Y60          FDCE (Recov_fdce_C_CLR)     -0.405    11.164    memory_unit/address_counter_rapido/count_reg[7]
  -------------------------------------------------------------------
                         required time                         11.164    
                         arrival time                          -1.828    
  -------------------------------------------------------------------
                         slack                                  9.335    

Slack (MET) :             9.373ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_tx/count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.426ns  (logic 0.746ns (30.750%)  route 1.680ns (69.250%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 11.081 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.719    -0.821    main_FSM/clk_out1
    SLICE_X7Y63          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDRE (Prop_fdre_C_Q)         0.419    -0.402 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=8, routed)           1.015     0.614    main_FSM/Q[2]
    SLICE_X5Y61          LUT2 (Prop_lut2_I0_O)        0.327     0.941 f  main_FSM/count[10]_i_2__1/O
                         net (fo=12, routed)          0.665     1.605    memory_unit/address_counter_tx/count_reg[0]_0[0]
    SLICE_X7Y59          FDCE                                         f  memory_unit/address_counter_tx/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.601    11.081    memory_unit/address_counter_tx/clk_out1
    SLICE_X7Y59          FDCE                                         r  memory_unit/address_counter_tx/count_reg[3]/C
                         clock pessimism              0.576    11.657    
                         clock uncertainty           -0.072    11.586    
    SLICE_X7Y59          FDCE (Recov_fdce_C_CLR)     -0.607    10.979    memory_unit/address_counter_tx/count_reg[3]
  -------------------------------------------------------------------
                         required time                         10.979    
                         arrival time                          -1.605    
  -------------------------------------------------------------------
                         slack                                  9.373    

Slack (MET) :             9.373ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_tx/count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.426ns  (logic 0.746ns (30.750%)  route 1.680ns (69.250%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 11.081 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.719    -0.821    main_FSM/clk_out1
    SLICE_X7Y63          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDRE (Prop_fdre_C_Q)         0.419    -0.402 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=8, routed)           1.015     0.614    main_FSM/Q[2]
    SLICE_X5Y61          LUT2 (Prop_lut2_I0_O)        0.327     0.941 f  main_FSM/count[10]_i_2__1/O
                         net (fo=12, routed)          0.665     1.605    memory_unit/address_counter_tx/count_reg[0]_0[0]
    SLICE_X7Y59          FDCE                                         f  memory_unit/address_counter_tx/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.601    11.081    memory_unit/address_counter_tx/clk_out1
    SLICE_X7Y59          FDCE                                         r  memory_unit/address_counter_tx/count_reg[4]/C
                         clock pessimism              0.576    11.657    
                         clock uncertainty           -0.072    11.586    
    SLICE_X7Y59          FDCE (Recov_fdce_C_CLR)     -0.607    10.979    memory_unit/address_counter_tx/count_reg[4]
  -------------------------------------------------------------------
                         required time                         10.979    
                         arrival time                          -1.605    
  -------------------------------------------------------------------
                         slack                                  9.373    

Slack (MET) :             9.373ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_tx/count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.426ns  (logic 0.746ns (30.750%)  route 1.680ns (69.250%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 11.081 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.719    -0.821    main_FSM/clk_out1
    SLICE_X7Y63          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDRE (Prop_fdre_C_Q)         0.419    -0.402 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=8, routed)           1.015     0.614    main_FSM/Q[2]
    SLICE_X5Y61          LUT2 (Prop_lut2_I0_O)        0.327     0.941 f  main_FSM/count[10]_i_2__1/O
                         net (fo=12, routed)          0.665     1.605    memory_unit/address_counter_tx/count_reg[0]_0[0]
    SLICE_X7Y59          FDCE                                         f  memory_unit/address_counter_tx/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.601    11.081    memory_unit/address_counter_tx/clk_out1
    SLICE_X7Y59          FDCE                                         r  memory_unit/address_counter_tx/count_reg[5]/C
                         clock pessimism              0.576    11.657    
                         clock uncertainty           -0.072    11.586    
    SLICE_X7Y59          FDCE (Recov_fdce_C_CLR)     -0.607    10.979    memory_unit/address_counter_tx/count_reg[5]
  -------------------------------------------------------------------
                         required time                         10.979    
                         arrival time                          -1.605    
  -------------------------------------------------------------------
                         slack                                  9.373    

Slack (MET) :             9.373ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_tx/count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.426ns  (logic 0.746ns (30.750%)  route 1.680ns (69.250%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 11.081 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.719    -0.821    main_FSM/clk_out1
    SLICE_X7Y63          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDRE (Prop_fdre_C_Q)         0.419    -0.402 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=8, routed)           1.015     0.614    main_FSM/Q[2]
    SLICE_X5Y61          LUT2 (Prop_lut2_I0_O)        0.327     0.941 f  main_FSM/count[10]_i_2__1/O
                         net (fo=12, routed)          0.665     1.605    memory_unit/address_counter_tx/count_reg[0]_0[0]
    SLICE_X7Y59          FDCE                                         f  memory_unit/address_counter_tx/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.601    11.081    memory_unit/address_counter_tx/clk_out1
    SLICE_X7Y59          FDCE                                         r  memory_unit/address_counter_tx/count_reg[6]/C
                         clock pessimism              0.576    11.657    
                         clock uncertainty           -0.072    11.586    
    SLICE_X7Y59          FDCE (Recov_fdce_C_CLR)     -0.607    10.979    memory_unit/address_counter_tx/count_reg[6]
  -------------------------------------------------------------------
                         required time                         10.979    
                         arrival time                          -1.605    
  -------------------------------------------------------------------
                         slack                                  9.373    

Slack (MET) :             9.383ns  (required time - arrival time)
  Source:                 memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.679ns  (logic 0.642ns (23.963%)  route 2.037ns (76.037%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 11.080 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.640    -0.900    memory_unit/euc_FSM/clk_out1
    SLICE_X10Y65         FDRE                                         r  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.382 f  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=5, routed)           1.239     0.857    memory_unit/distancia_FSM/count_reg[10][0]
    SLICE_X5Y64          LUT4 (Prop_lut4_I1_O)        0.124     0.981 f  memory_unit/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.798     1.779    memory_unit/address_counter_rapido/AR[0]
    SLICE_X5Y61          FDCE                                         f  memory_unit/address_counter_rapido/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.600    11.080    memory_unit/address_counter_rapido/clk_out1
    SLICE_X5Y61          FDCE                                         r  memory_unit/address_counter_rapido/count_reg[2]/C
                         clock pessimism              0.559    11.639    
                         clock uncertainty           -0.072    11.568    
    SLICE_X5Y61          FDCE (Recov_fdce_C_CLR)     -0.405    11.163    memory_unit/address_counter_rapido/count_reg[2]
  -------------------------------------------------------------------
                         required time                         11.163    
                         arrival time                          -1.779    
  -------------------------------------------------------------------
                         slack                                  9.383    

Slack (MET) :             9.383ns  (required time - arrival time)
  Source:                 memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.679ns  (logic 0.642ns (23.963%)  route 2.037ns (76.037%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 11.080 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.640    -0.900    memory_unit/euc_FSM/clk_out1
    SLICE_X10Y65         FDRE                                         r  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.382 f  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=5, routed)           1.239     0.857    memory_unit/distancia_FSM/count_reg[10][0]
    SLICE_X5Y64          LUT4 (Prop_lut4_I1_O)        0.124     0.981 f  memory_unit/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.798     1.779    memory_unit/address_counter_rapido/AR[0]
    SLICE_X5Y61          FDCE                                         f  memory_unit/address_counter_rapido/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.600    11.080    memory_unit/address_counter_rapido/clk_out1
    SLICE_X5Y61          FDCE                                         r  memory_unit/address_counter_rapido/count_reg[5]/C
                         clock pessimism              0.559    11.639    
                         clock uncertainty           -0.072    11.568    
    SLICE_X5Y61          FDCE (Recov_fdce_C_CLR)     -0.405    11.163    memory_unit/address_counter_rapido/count_reg[5]
  -------------------------------------------------------------------
                         required time                         11.163    
                         arrival time                          -1.779    
  -------------------------------------------------------------------
                         slack                                  9.383    

Slack (MET) :             9.416ns  (required time - arrival time)
  Source:                 memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.648ns  (logic 0.642ns (24.248%)  route 2.006ns (75.752%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 11.081 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.640    -0.900    memory_unit/euc_FSM/clk_out1
    SLICE_X10Y65         FDRE                                         r  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.382 f  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=5, routed)           1.239     0.857    memory_unit/distancia_FSM/count_reg[10][0]
    SLICE_X5Y64          LUT4 (Prop_lut4_I1_O)        0.124     0.981 f  memory_unit/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.766     1.748    memory_unit/address_counter_rapido/AR[0]
    SLICE_X7Y60          FDCE                                         f  memory_unit/address_counter_rapido/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.601    11.081    memory_unit/address_counter_rapido/clk_out1
    SLICE_X7Y60          FDCE                                         r  memory_unit/address_counter_rapido/count_reg[0]/C
                         clock pessimism              0.559    11.640    
                         clock uncertainty           -0.072    11.569    
    SLICE_X7Y60          FDCE (Recov_fdce_C_CLR)     -0.405    11.164    memory_unit/address_counter_rapido/count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.164    
                         arrival time                          -1.748    
  -------------------------------------------------------------------
                         slack                                  9.416    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.186ns (32.439%)  route 0.387ns (67.561%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.599    -0.565    memory_unit/distancia_FSM/clk_out1
    SLICE_X4Y65          FDRE                                         r  memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.424 f  memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           0.196    -0.228    memory_unit/distancia_FSM/reset_counter
    SLICE_X5Y64          LUT4 (Prop_lut4_I0_O)        0.045    -0.183 f  memory_unit/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.191     0.008    memory_unit/address_counter_rapido/AR[0]
    SLICE_X5Y62          FDCE                                         f  memory_unit/address_counter_rapido/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.870    -0.803    memory_unit/address_counter_rapido/clk_out1
    SLICE_X5Y62          FDCE                                         r  memory_unit/address_counter_rapido/count_reg[3]/C
                         clock pessimism              0.254    -0.549    
    SLICE_X5Y62          FDCE (Remov_fdce_C_CLR)     -0.092    -0.641    memory_unit/address_counter_rapido/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.641    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.186ns (32.439%)  route 0.387ns (67.561%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.599    -0.565    memory_unit/distancia_FSM/clk_out1
    SLICE_X4Y65          FDRE                                         r  memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.424 f  memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           0.196    -0.228    memory_unit/distancia_FSM/reset_counter
    SLICE_X5Y64          LUT4 (Prop_lut4_I0_O)        0.045    -0.183 f  memory_unit/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.191     0.008    memory_unit/address_counter_rapido/AR[0]
    SLICE_X5Y62          FDCE                                         f  memory_unit/address_counter_rapido/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.870    -0.803    memory_unit/address_counter_rapido/clk_out1
    SLICE_X5Y62          FDCE                                         r  memory_unit/address_counter_rapido/count_reg[4]/C
                         clock pessimism              0.254    -0.549    
    SLICE_X5Y62          FDCE (Remov_fdce_C_CLR)     -0.092    -0.641    memory_unit/address_counter_rapido/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.641    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.209ns (31.497%)  route 0.455ns (68.503%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.599    -0.565    main_FSM/clk_out1
    SLICE_X6Y63          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.164    -0.401 f  main_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=4, routed)           0.264    -0.137    main_FSM/Q[1]
    SLICE_X5Y61          LUT3 (Prop_lut3_I0_O)        0.045    -0.092 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          0.190     0.098    memory_unit/address_counter/AR[0]
    SLICE_X2Y61          FDCE                                         f  memory_unit/address_counter/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.875    -0.798    memory_unit/address_counter/clk_out1
    SLICE_X2Y61          FDCE                                         r  memory_unit/address_counter/count_reg[1]/C
                         clock pessimism              0.275    -0.523    
    SLICE_X2Y61          FDCE (Remov_fdce_C_CLR)     -0.067    -0.590    memory_unit/address_counter/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.590    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter/count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.209ns (31.497%)  route 0.455ns (68.503%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.599    -0.565    main_FSM/clk_out1
    SLICE_X6Y63          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.164    -0.401 f  main_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=4, routed)           0.264    -0.137    main_FSM/Q[1]
    SLICE_X5Y61          LUT3 (Prop_lut3_I0_O)        0.045    -0.092 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          0.190     0.098    memory_unit/address_counter/AR[0]
    SLICE_X2Y61          FDCE                                         f  memory_unit/address_counter/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.875    -0.798    memory_unit/address_counter/clk_out1
    SLICE_X2Y61          FDCE                                         r  memory_unit/address_counter/count_reg[2]/C
                         clock pessimism              0.275    -0.523    
    SLICE_X2Y61          FDCE (Remov_fdce_C_CLR)     -0.067    -0.590    memory_unit/address_counter/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.590    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter/count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.209ns (31.497%)  route 0.455ns (68.503%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.599    -0.565    main_FSM/clk_out1
    SLICE_X6Y63          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.164    -0.401 f  main_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=4, routed)           0.264    -0.137    main_FSM/Q[1]
    SLICE_X5Y61          LUT3 (Prop_lut3_I0_O)        0.045    -0.092 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          0.190     0.098    memory_unit/address_counter/AR[0]
    SLICE_X2Y61          FDCE                                         f  memory_unit/address_counter/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.875    -0.798    memory_unit/address_counter/clk_out1
    SLICE_X2Y61          FDCE                                         r  memory_unit/address_counter/count_reg[3]/C
                         clock pessimism              0.275    -0.523    
    SLICE_X2Y61          FDCE (Remov_fdce_C_CLR)     -0.067    -0.590    memory_unit/address_counter/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.590    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter/count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.209ns (31.497%)  route 0.455ns (68.503%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.599    -0.565    main_FSM/clk_out1
    SLICE_X6Y63          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.164    -0.401 f  main_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=4, routed)           0.264    -0.137    main_FSM/Q[1]
    SLICE_X5Y61          LUT3 (Prop_lut3_I0_O)        0.045    -0.092 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          0.190     0.098    memory_unit/address_counter/AR[0]
    SLICE_X2Y61          FDCE                                         f  memory_unit/address_counter/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.875    -0.798    memory_unit/address_counter/clk_out1
    SLICE_X2Y61          FDCE                                         r  memory_unit/address_counter/count_reg[4]/C
                         clock pessimism              0.275    -0.523    
    SLICE_X2Y61          FDCE (Remov_fdce_C_CLR)     -0.067    -0.590    memory_unit/address_counter/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.590    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter/count_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.209ns (31.497%)  route 0.455ns (68.503%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.599    -0.565    main_FSM/clk_out1
    SLICE_X6Y63          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.164    -0.401 f  main_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=4, routed)           0.264    -0.137    main_FSM/Q[1]
    SLICE_X5Y61          LUT3 (Prop_lut3_I0_O)        0.045    -0.092 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          0.190     0.098    memory_unit/address_counter/AR[0]
    SLICE_X2Y61          FDCE                                         f  memory_unit/address_counter/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.875    -0.798    memory_unit/address_counter/clk_out1
    SLICE_X2Y61          FDCE                                         r  memory_unit/address_counter/count_reg[5]/C
                         clock pessimism              0.275    -0.523    
    SLICE_X2Y61          FDCE (Remov_fdce_C_CLR)     -0.067    -0.590    memory_unit/address_counter/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.590    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.740ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter/count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.209ns (29.242%)  route 0.506ns (70.758%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.599    -0.565    main_FSM/clk_out1
    SLICE_X6Y63          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.164    -0.401 f  main_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=4, routed)           0.264    -0.137    main_FSM/Q[1]
    SLICE_X5Y61          LUT3 (Prop_lut3_I0_O)        0.045    -0.092 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          0.241     0.149    memory_unit/address_counter/AR[0]
    SLICE_X2Y60          FDCE                                         f  memory_unit/address_counter/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.875    -0.798    memory_unit/address_counter/clk_out1
    SLICE_X2Y60          FDCE                                         r  memory_unit/address_counter/count_reg[0]/C
                         clock pessimism              0.275    -0.523    
    SLICE_X2Y60          FDCE (Remov_fdce_C_CLR)     -0.067    -0.590    memory_unit/address_counter/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.590    
                         arrival time                           0.149    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.740ns  (arrival time - required time)
  Source:                 memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.186ns (27.911%)  route 0.480ns (72.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.599    -0.565    memory_unit/distancia_FSM/clk_out1
    SLICE_X4Y65          FDRE                                         r  memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.424 f  memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           0.196    -0.228    memory_unit/distancia_FSM/reset_counter
    SLICE_X5Y64          LUT4 (Prop_lut4_I0_O)        0.045    -0.183 f  memory_unit/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.284     0.101    memory_unit/address_counter_rapido/AR[0]
    SLICE_X7Y60          FDCE                                         f  memory_unit/address_counter_rapido/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.872    -0.801    memory_unit/address_counter_rapido/clk_out1
    SLICE_X7Y60          FDCE                                         r  memory_unit/address_counter_rapido/count_reg[0]/C
                         clock pessimism              0.254    -0.547    
    SLICE_X7Y60          FDCE (Remov_fdce_C_CLR)     -0.092    -0.639    memory_unit/address_counter_rapido/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.740ns  (arrival time - required time)
  Source:                 memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.186ns (27.911%)  route 0.480ns (72.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.599    -0.565    memory_unit/distancia_FSM/clk_out1
    SLICE_X4Y65          FDRE                                         r  memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.424 f  memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           0.196    -0.228    memory_unit/distancia_FSM/reset_counter
    SLICE_X5Y64          LUT4 (Prop_lut4_I0_O)        0.045    -0.183 f  memory_unit/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.284     0.101    memory_unit/address_counter_rapido/AR[0]
    SLICE_X7Y60          FDCE                                         f  memory_unit/address_counter_rapido/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.872    -0.801    memory_unit/address_counter_rapido/clk_out1
    SLICE_X7Y60          FDCE                                         r  memory_unit/address_counter_rapido/count_reg[1]/C
                         clock pessimism              0.254    -0.547    
    SLICE_X7Y60          FDCE (Remov_fdce_C_CLR)     -0.092    -0.639    memory_unit/address_counter_rapido/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.740    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.335ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.578ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.335ns  (required time - arrival time)
  Source:                 memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.728ns  (logic 0.642ns (23.533%)  route 2.086ns (76.467%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 11.081 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.640    -0.900    memory_unit/euc_FSM/clk_out1
    SLICE_X10Y65         FDRE                                         r  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.382 f  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=5, routed)           1.239     0.857    memory_unit/distancia_FSM/count_reg[10][0]
    SLICE_X5Y64          LUT4 (Prop_lut4_I1_O)        0.124     0.981 f  memory_unit/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.847     1.828    memory_unit/address_counter_rapido/AR[0]
    SLICE_X5Y60          FDCE                                         f  memory_unit/address_counter_rapido/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.601    11.081    memory_unit/address_counter_rapido/clk_out1
    SLICE_X5Y60          FDCE                                         r  memory_unit/address_counter_rapido/count_reg[10]/C
                         clock pessimism              0.559    11.640    
                         clock uncertainty           -0.072    11.569    
    SLICE_X5Y60          FDCE (Recov_fdce_C_CLR)     -0.405    11.164    memory_unit/address_counter_rapido/count_reg[10]
  -------------------------------------------------------------------
                         required time                         11.164    
                         arrival time                          -1.828    
  -------------------------------------------------------------------
                         slack                                  9.335    

Slack (MET) :             9.335ns  (required time - arrival time)
  Source:                 memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.728ns  (logic 0.642ns (23.533%)  route 2.086ns (76.467%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 11.081 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.640    -0.900    memory_unit/euc_FSM/clk_out1
    SLICE_X10Y65         FDRE                                         r  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.382 f  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=5, routed)           1.239     0.857    memory_unit/distancia_FSM/count_reg[10][0]
    SLICE_X5Y64          LUT4 (Prop_lut4_I1_O)        0.124     0.981 f  memory_unit/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.847     1.828    memory_unit/address_counter_rapido/AR[0]
    SLICE_X5Y60          FDCE                                         f  memory_unit/address_counter_rapido/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.601    11.081    memory_unit/address_counter_rapido/clk_out1
    SLICE_X5Y60          FDCE                                         r  memory_unit/address_counter_rapido/count_reg[6]/C
                         clock pessimism              0.559    11.640    
                         clock uncertainty           -0.072    11.569    
    SLICE_X5Y60          FDCE (Recov_fdce_C_CLR)     -0.405    11.164    memory_unit/address_counter_rapido/count_reg[6]
  -------------------------------------------------------------------
                         required time                         11.164    
                         arrival time                          -1.828    
  -------------------------------------------------------------------
                         slack                                  9.335    

Slack (MET) :             9.335ns  (required time - arrival time)
  Source:                 memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.728ns  (logic 0.642ns (23.533%)  route 2.086ns (76.467%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 11.081 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.640    -0.900    memory_unit/euc_FSM/clk_out1
    SLICE_X10Y65         FDRE                                         r  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.382 f  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=5, routed)           1.239     0.857    memory_unit/distancia_FSM/count_reg[10][0]
    SLICE_X5Y64          LUT4 (Prop_lut4_I1_O)        0.124     0.981 f  memory_unit/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.847     1.828    memory_unit/address_counter_rapido/AR[0]
    SLICE_X5Y60          FDCE                                         f  memory_unit/address_counter_rapido/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.601    11.081    memory_unit/address_counter_rapido/clk_out1
    SLICE_X5Y60          FDCE                                         r  memory_unit/address_counter_rapido/count_reg[7]/C
                         clock pessimism              0.559    11.640    
                         clock uncertainty           -0.072    11.569    
    SLICE_X5Y60          FDCE (Recov_fdce_C_CLR)     -0.405    11.164    memory_unit/address_counter_rapido/count_reg[7]
  -------------------------------------------------------------------
                         required time                         11.164    
                         arrival time                          -1.828    
  -------------------------------------------------------------------
                         slack                                  9.335    

Slack (MET) :             9.373ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_tx/count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.426ns  (logic 0.746ns (30.750%)  route 1.680ns (69.250%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 11.081 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.719    -0.821    main_FSM/clk_out1
    SLICE_X7Y63          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDRE (Prop_fdre_C_Q)         0.419    -0.402 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=8, routed)           1.015     0.614    main_FSM/Q[2]
    SLICE_X5Y61          LUT2 (Prop_lut2_I0_O)        0.327     0.941 f  main_FSM/count[10]_i_2__1/O
                         net (fo=12, routed)          0.665     1.605    memory_unit/address_counter_tx/count_reg[0]_0[0]
    SLICE_X7Y59          FDCE                                         f  memory_unit/address_counter_tx/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.601    11.081    memory_unit/address_counter_tx/clk_out1
    SLICE_X7Y59          FDCE                                         r  memory_unit/address_counter_tx/count_reg[3]/C
                         clock pessimism              0.576    11.657    
                         clock uncertainty           -0.072    11.586    
    SLICE_X7Y59          FDCE (Recov_fdce_C_CLR)     -0.607    10.979    memory_unit/address_counter_tx/count_reg[3]
  -------------------------------------------------------------------
                         required time                         10.979    
                         arrival time                          -1.605    
  -------------------------------------------------------------------
                         slack                                  9.373    

Slack (MET) :             9.373ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_tx/count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.426ns  (logic 0.746ns (30.750%)  route 1.680ns (69.250%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 11.081 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.719    -0.821    main_FSM/clk_out1
    SLICE_X7Y63          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDRE (Prop_fdre_C_Q)         0.419    -0.402 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=8, routed)           1.015     0.614    main_FSM/Q[2]
    SLICE_X5Y61          LUT2 (Prop_lut2_I0_O)        0.327     0.941 f  main_FSM/count[10]_i_2__1/O
                         net (fo=12, routed)          0.665     1.605    memory_unit/address_counter_tx/count_reg[0]_0[0]
    SLICE_X7Y59          FDCE                                         f  memory_unit/address_counter_tx/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.601    11.081    memory_unit/address_counter_tx/clk_out1
    SLICE_X7Y59          FDCE                                         r  memory_unit/address_counter_tx/count_reg[4]/C
                         clock pessimism              0.576    11.657    
                         clock uncertainty           -0.072    11.586    
    SLICE_X7Y59          FDCE (Recov_fdce_C_CLR)     -0.607    10.979    memory_unit/address_counter_tx/count_reg[4]
  -------------------------------------------------------------------
                         required time                         10.979    
                         arrival time                          -1.605    
  -------------------------------------------------------------------
                         slack                                  9.373    

Slack (MET) :             9.373ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_tx/count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.426ns  (logic 0.746ns (30.750%)  route 1.680ns (69.250%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 11.081 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.719    -0.821    main_FSM/clk_out1
    SLICE_X7Y63          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDRE (Prop_fdre_C_Q)         0.419    -0.402 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=8, routed)           1.015     0.614    main_FSM/Q[2]
    SLICE_X5Y61          LUT2 (Prop_lut2_I0_O)        0.327     0.941 f  main_FSM/count[10]_i_2__1/O
                         net (fo=12, routed)          0.665     1.605    memory_unit/address_counter_tx/count_reg[0]_0[0]
    SLICE_X7Y59          FDCE                                         f  memory_unit/address_counter_tx/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.601    11.081    memory_unit/address_counter_tx/clk_out1
    SLICE_X7Y59          FDCE                                         r  memory_unit/address_counter_tx/count_reg[5]/C
                         clock pessimism              0.576    11.657    
                         clock uncertainty           -0.072    11.586    
    SLICE_X7Y59          FDCE (Recov_fdce_C_CLR)     -0.607    10.979    memory_unit/address_counter_tx/count_reg[5]
  -------------------------------------------------------------------
                         required time                         10.979    
                         arrival time                          -1.605    
  -------------------------------------------------------------------
                         slack                                  9.373    

Slack (MET) :             9.373ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_tx/count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.426ns  (logic 0.746ns (30.750%)  route 1.680ns (69.250%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 11.081 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.719    -0.821    main_FSM/clk_out1
    SLICE_X7Y63          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDRE (Prop_fdre_C_Q)         0.419    -0.402 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=8, routed)           1.015     0.614    main_FSM/Q[2]
    SLICE_X5Y61          LUT2 (Prop_lut2_I0_O)        0.327     0.941 f  main_FSM/count[10]_i_2__1/O
                         net (fo=12, routed)          0.665     1.605    memory_unit/address_counter_tx/count_reg[0]_0[0]
    SLICE_X7Y59          FDCE                                         f  memory_unit/address_counter_tx/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.601    11.081    memory_unit/address_counter_tx/clk_out1
    SLICE_X7Y59          FDCE                                         r  memory_unit/address_counter_tx/count_reg[6]/C
                         clock pessimism              0.576    11.657    
                         clock uncertainty           -0.072    11.586    
    SLICE_X7Y59          FDCE (Recov_fdce_C_CLR)     -0.607    10.979    memory_unit/address_counter_tx/count_reg[6]
  -------------------------------------------------------------------
                         required time                         10.979    
                         arrival time                          -1.605    
  -------------------------------------------------------------------
                         slack                                  9.373    

Slack (MET) :             9.383ns  (required time - arrival time)
  Source:                 memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.679ns  (logic 0.642ns (23.963%)  route 2.037ns (76.037%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 11.080 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.640    -0.900    memory_unit/euc_FSM/clk_out1
    SLICE_X10Y65         FDRE                                         r  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.382 f  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=5, routed)           1.239     0.857    memory_unit/distancia_FSM/count_reg[10][0]
    SLICE_X5Y64          LUT4 (Prop_lut4_I1_O)        0.124     0.981 f  memory_unit/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.798     1.779    memory_unit/address_counter_rapido/AR[0]
    SLICE_X5Y61          FDCE                                         f  memory_unit/address_counter_rapido/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.600    11.080    memory_unit/address_counter_rapido/clk_out1
    SLICE_X5Y61          FDCE                                         r  memory_unit/address_counter_rapido/count_reg[2]/C
                         clock pessimism              0.559    11.639    
                         clock uncertainty           -0.072    11.568    
    SLICE_X5Y61          FDCE (Recov_fdce_C_CLR)     -0.405    11.163    memory_unit/address_counter_rapido/count_reg[2]
  -------------------------------------------------------------------
                         required time                         11.163    
                         arrival time                          -1.779    
  -------------------------------------------------------------------
                         slack                                  9.383    

Slack (MET) :             9.383ns  (required time - arrival time)
  Source:                 memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.679ns  (logic 0.642ns (23.963%)  route 2.037ns (76.037%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 11.080 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.640    -0.900    memory_unit/euc_FSM/clk_out1
    SLICE_X10Y65         FDRE                                         r  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.382 f  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=5, routed)           1.239     0.857    memory_unit/distancia_FSM/count_reg[10][0]
    SLICE_X5Y64          LUT4 (Prop_lut4_I1_O)        0.124     0.981 f  memory_unit/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.798     1.779    memory_unit/address_counter_rapido/AR[0]
    SLICE_X5Y61          FDCE                                         f  memory_unit/address_counter_rapido/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.600    11.080    memory_unit/address_counter_rapido/clk_out1
    SLICE_X5Y61          FDCE                                         r  memory_unit/address_counter_rapido/count_reg[5]/C
                         clock pessimism              0.559    11.639    
                         clock uncertainty           -0.072    11.568    
    SLICE_X5Y61          FDCE (Recov_fdce_C_CLR)     -0.405    11.163    memory_unit/address_counter_rapido/count_reg[5]
  -------------------------------------------------------------------
                         required time                         11.163    
                         arrival time                          -1.779    
  -------------------------------------------------------------------
                         slack                                  9.383    

Slack (MET) :             9.416ns  (required time - arrival time)
  Source:                 memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.648ns  (logic 0.642ns (24.248%)  route 2.006ns (75.752%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 11.081 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.640    -0.900    memory_unit/euc_FSM/clk_out1
    SLICE_X10Y65         FDRE                                         r  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.382 f  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=5, routed)           1.239     0.857    memory_unit/distancia_FSM/count_reg[10][0]
    SLICE_X5Y64          LUT4 (Prop_lut4_I1_O)        0.124     0.981 f  memory_unit/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.766     1.748    memory_unit/address_counter_rapido/AR[0]
    SLICE_X7Y60          FDCE                                         f  memory_unit/address_counter_rapido/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.601    11.081    memory_unit/address_counter_rapido/clk_out1
    SLICE_X7Y60          FDCE                                         r  memory_unit/address_counter_rapido/count_reg[0]/C
                         clock pessimism              0.559    11.640    
                         clock uncertainty           -0.072    11.569    
    SLICE_X7Y60          FDCE (Recov_fdce_C_CLR)     -0.405    11.164    memory_unit/address_counter_rapido/count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.164    
                         arrival time                          -1.748    
  -------------------------------------------------------------------
                         slack                                  9.416    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.186ns (32.439%)  route 0.387ns (67.561%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.599    -0.565    memory_unit/distancia_FSM/clk_out1
    SLICE_X4Y65          FDRE                                         r  memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.424 f  memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           0.196    -0.228    memory_unit/distancia_FSM/reset_counter
    SLICE_X5Y64          LUT4 (Prop_lut4_I0_O)        0.045    -0.183 f  memory_unit/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.191     0.008    memory_unit/address_counter_rapido/AR[0]
    SLICE_X5Y62          FDCE                                         f  memory_unit/address_counter_rapido/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.870    -0.803    memory_unit/address_counter_rapido/clk_out1
    SLICE_X5Y62          FDCE                                         r  memory_unit/address_counter_rapido/count_reg[3]/C
                         clock pessimism              0.254    -0.549    
                         clock uncertainty            0.072    -0.478    
    SLICE_X5Y62          FDCE (Remov_fdce_C_CLR)     -0.092    -0.570    memory_unit/address_counter_rapido/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.186ns (32.439%)  route 0.387ns (67.561%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.599    -0.565    memory_unit/distancia_FSM/clk_out1
    SLICE_X4Y65          FDRE                                         r  memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.424 f  memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           0.196    -0.228    memory_unit/distancia_FSM/reset_counter
    SLICE_X5Y64          LUT4 (Prop_lut4_I0_O)        0.045    -0.183 f  memory_unit/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.191     0.008    memory_unit/address_counter_rapido/AR[0]
    SLICE_X5Y62          FDCE                                         f  memory_unit/address_counter_rapido/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.870    -0.803    memory_unit/address_counter_rapido/clk_out1
    SLICE_X5Y62          FDCE                                         r  memory_unit/address_counter_rapido/count_reg[4]/C
                         clock pessimism              0.254    -0.549    
                         clock uncertainty            0.072    -0.478    
    SLICE_X5Y62          FDCE (Remov_fdce_C_CLR)     -0.092    -0.570    memory_unit/address_counter_rapido/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.209ns (31.497%)  route 0.455ns (68.503%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.599    -0.565    main_FSM/clk_out1
    SLICE_X6Y63          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.164    -0.401 f  main_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=4, routed)           0.264    -0.137    main_FSM/Q[1]
    SLICE_X5Y61          LUT3 (Prop_lut3_I0_O)        0.045    -0.092 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          0.190     0.098    memory_unit/address_counter/AR[0]
    SLICE_X2Y61          FDCE                                         f  memory_unit/address_counter/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.875    -0.798    memory_unit/address_counter/clk_out1
    SLICE_X2Y61          FDCE                                         r  memory_unit/address_counter/count_reg[1]/C
                         clock pessimism              0.275    -0.523    
                         clock uncertainty            0.072    -0.452    
    SLICE_X2Y61          FDCE (Remov_fdce_C_CLR)     -0.067    -0.519    memory_unit/address_counter/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter/count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.209ns (31.497%)  route 0.455ns (68.503%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.599    -0.565    main_FSM/clk_out1
    SLICE_X6Y63          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.164    -0.401 f  main_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=4, routed)           0.264    -0.137    main_FSM/Q[1]
    SLICE_X5Y61          LUT3 (Prop_lut3_I0_O)        0.045    -0.092 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          0.190     0.098    memory_unit/address_counter/AR[0]
    SLICE_X2Y61          FDCE                                         f  memory_unit/address_counter/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.875    -0.798    memory_unit/address_counter/clk_out1
    SLICE_X2Y61          FDCE                                         r  memory_unit/address_counter/count_reg[2]/C
                         clock pessimism              0.275    -0.523    
                         clock uncertainty            0.072    -0.452    
    SLICE_X2Y61          FDCE (Remov_fdce_C_CLR)     -0.067    -0.519    memory_unit/address_counter/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter/count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.209ns (31.497%)  route 0.455ns (68.503%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.599    -0.565    main_FSM/clk_out1
    SLICE_X6Y63          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.164    -0.401 f  main_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=4, routed)           0.264    -0.137    main_FSM/Q[1]
    SLICE_X5Y61          LUT3 (Prop_lut3_I0_O)        0.045    -0.092 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          0.190     0.098    memory_unit/address_counter/AR[0]
    SLICE_X2Y61          FDCE                                         f  memory_unit/address_counter/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.875    -0.798    memory_unit/address_counter/clk_out1
    SLICE_X2Y61          FDCE                                         r  memory_unit/address_counter/count_reg[3]/C
                         clock pessimism              0.275    -0.523    
                         clock uncertainty            0.072    -0.452    
    SLICE_X2Y61          FDCE (Remov_fdce_C_CLR)     -0.067    -0.519    memory_unit/address_counter/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter/count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.209ns (31.497%)  route 0.455ns (68.503%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.599    -0.565    main_FSM/clk_out1
    SLICE_X6Y63          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.164    -0.401 f  main_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=4, routed)           0.264    -0.137    main_FSM/Q[1]
    SLICE_X5Y61          LUT3 (Prop_lut3_I0_O)        0.045    -0.092 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          0.190     0.098    memory_unit/address_counter/AR[0]
    SLICE_X2Y61          FDCE                                         f  memory_unit/address_counter/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.875    -0.798    memory_unit/address_counter/clk_out1
    SLICE_X2Y61          FDCE                                         r  memory_unit/address_counter/count_reg[4]/C
                         clock pessimism              0.275    -0.523    
                         clock uncertainty            0.072    -0.452    
    SLICE_X2Y61          FDCE (Remov_fdce_C_CLR)     -0.067    -0.519    memory_unit/address_counter/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter/count_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.209ns (31.497%)  route 0.455ns (68.503%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.599    -0.565    main_FSM/clk_out1
    SLICE_X6Y63          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.164    -0.401 f  main_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=4, routed)           0.264    -0.137    main_FSM/Q[1]
    SLICE_X5Y61          LUT3 (Prop_lut3_I0_O)        0.045    -0.092 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          0.190     0.098    memory_unit/address_counter/AR[0]
    SLICE_X2Y61          FDCE                                         f  memory_unit/address_counter/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.875    -0.798    memory_unit/address_counter/clk_out1
    SLICE_X2Y61          FDCE                                         r  memory_unit/address_counter/count_reg[5]/C
                         clock pessimism              0.275    -0.523    
                         clock uncertainty            0.072    -0.452    
    SLICE_X2Y61          FDCE (Remov_fdce_C_CLR)     -0.067    -0.519    memory_unit/address_counter/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.668ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter/count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.209ns (29.242%)  route 0.506ns (70.758%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.599    -0.565    main_FSM/clk_out1
    SLICE_X6Y63          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.164    -0.401 f  main_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=4, routed)           0.264    -0.137    main_FSM/Q[1]
    SLICE_X5Y61          LUT3 (Prop_lut3_I0_O)        0.045    -0.092 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          0.241     0.149    memory_unit/address_counter/AR[0]
    SLICE_X2Y60          FDCE                                         f  memory_unit/address_counter/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.875    -0.798    memory_unit/address_counter/clk_out1
    SLICE_X2Y60          FDCE                                         r  memory_unit/address_counter/count_reg[0]/C
                         clock pessimism              0.275    -0.523    
                         clock uncertainty            0.072    -0.452    
    SLICE_X2Y60          FDCE (Remov_fdce_C_CLR)     -0.067    -0.519    memory_unit/address_counter/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                           0.149    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.186ns (27.911%)  route 0.480ns (72.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.599    -0.565    memory_unit/distancia_FSM/clk_out1
    SLICE_X4Y65          FDRE                                         r  memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.424 f  memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           0.196    -0.228    memory_unit/distancia_FSM/reset_counter
    SLICE_X5Y64          LUT4 (Prop_lut4_I0_O)        0.045    -0.183 f  memory_unit/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.284     0.101    memory_unit/address_counter_rapido/AR[0]
    SLICE_X7Y60          FDCE                                         f  memory_unit/address_counter_rapido/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.872    -0.801    memory_unit/address_counter_rapido/clk_out1
    SLICE_X7Y60          FDCE                                         r  memory_unit/address_counter_rapido/count_reg[0]/C
                         clock pessimism              0.254    -0.547    
                         clock uncertainty            0.072    -0.476    
    SLICE_X7Y60          FDCE (Remov_fdce_C_CLR)     -0.092    -0.568    memory_unit/address_counter_rapido/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.186ns (27.911%)  route 0.480ns (72.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.599    -0.565    memory_unit/distancia_FSM/clk_out1
    SLICE_X4Y65          FDRE                                         r  memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.424 f  memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           0.196    -0.228    memory_unit/distancia_FSM/reset_counter
    SLICE_X5Y64          LUT4 (Prop_lut4_I0_O)        0.045    -0.183 f  memory_unit/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.284     0.101    memory_unit/address_counter_rapido/AR[0]
    SLICE_X7Y60          FDCE                                         f  memory_unit/address_counter_rapido/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.872    -0.801    memory_unit/address_counter_rapido/clk_out1
    SLICE_X7Y60          FDCE                                         r  memory_unit/address_counter_rapido/count_reg[1]/C
                         clock pessimism              0.254    -0.547    
                         clock uncertainty            0.072    -0.476    
    SLICE_X7Y60          FDCE (Remov_fdce_C_CLR)     -0.092    -0.568    memory_unit/address_counter_rapido/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.669    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        9.335ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.578ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.335ns  (required time - arrival time)
  Source:                 memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.728ns  (logic 0.642ns (23.533%)  route 2.086ns (76.467%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 11.081 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.640    -0.900    memory_unit/euc_FSM/clk_out1
    SLICE_X10Y65         FDRE                                         r  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.382 f  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=5, routed)           1.239     0.857    memory_unit/distancia_FSM/count_reg[10][0]
    SLICE_X5Y64          LUT4 (Prop_lut4_I1_O)        0.124     0.981 f  memory_unit/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.847     1.828    memory_unit/address_counter_rapido/AR[0]
    SLICE_X5Y60          FDCE                                         f  memory_unit/address_counter_rapido/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.601    11.081    memory_unit/address_counter_rapido/clk_out1
    SLICE_X5Y60          FDCE                                         r  memory_unit/address_counter_rapido/count_reg[10]/C
                         clock pessimism              0.559    11.640    
                         clock uncertainty           -0.072    11.569    
    SLICE_X5Y60          FDCE (Recov_fdce_C_CLR)     -0.405    11.164    memory_unit/address_counter_rapido/count_reg[10]
  -------------------------------------------------------------------
                         required time                         11.164    
                         arrival time                          -1.828    
  -------------------------------------------------------------------
                         slack                                  9.335    

Slack (MET) :             9.335ns  (required time - arrival time)
  Source:                 memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.728ns  (logic 0.642ns (23.533%)  route 2.086ns (76.467%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 11.081 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.640    -0.900    memory_unit/euc_FSM/clk_out1
    SLICE_X10Y65         FDRE                                         r  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.382 f  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=5, routed)           1.239     0.857    memory_unit/distancia_FSM/count_reg[10][0]
    SLICE_X5Y64          LUT4 (Prop_lut4_I1_O)        0.124     0.981 f  memory_unit/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.847     1.828    memory_unit/address_counter_rapido/AR[0]
    SLICE_X5Y60          FDCE                                         f  memory_unit/address_counter_rapido/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.601    11.081    memory_unit/address_counter_rapido/clk_out1
    SLICE_X5Y60          FDCE                                         r  memory_unit/address_counter_rapido/count_reg[6]/C
                         clock pessimism              0.559    11.640    
                         clock uncertainty           -0.072    11.569    
    SLICE_X5Y60          FDCE (Recov_fdce_C_CLR)     -0.405    11.164    memory_unit/address_counter_rapido/count_reg[6]
  -------------------------------------------------------------------
                         required time                         11.164    
                         arrival time                          -1.828    
  -------------------------------------------------------------------
                         slack                                  9.335    

Slack (MET) :             9.335ns  (required time - arrival time)
  Source:                 memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.728ns  (logic 0.642ns (23.533%)  route 2.086ns (76.467%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 11.081 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.640    -0.900    memory_unit/euc_FSM/clk_out1
    SLICE_X10Y65         FDRE                                         r  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.382 f  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=5, routed)           1.239     0.857    memory_unit/distancia_FSM/count_reg[10][0]
    SLICE_X5Y64          LUT4 (Prop_lut4_I1_O)        0.124     0.981 f  memory_unit/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.847     1.828    memory_unit/address_counter_rapido/AR[0]
    SLICE_X5Y60          FDCE                                         f  memory_unit/address_counter_rapido/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.601    11.081    memory_unit/address_counter_rapido/clk_out1
    SLICE_X5Y60          FDCE                                         r  memory_unit/address_counter_rapido/count_reg[7]/C
                         clock pessimism              0.559    11.640    
                         clock uncertainty           -0.072    11.569    
    SLICE_X5Y60          FDCE (Recov_fdce_C_CLR)     -0.405    11.164    memory_unit/address_counter_rapido/count_reg[7]
  -------------------------------------------------------------------
                         required time                         11.164    
                         arrival time                          -1.828    
  -------------------------------------------------------------------
                         slack                                  9.335    

Slack (MET) :             9.373ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_tx/count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.426ns  (logic 0.746ns (30.750%)  route 1.680ns (69.250%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 11.081 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.719    -0.821    main_FSM/clk_out1
    SLICE_X7Y63          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDRE (Prop_fdre_C_Q)         0.419    -0.402 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=8, routed)           1.015     0.614    main_FSM/Q[2]
    SLICE_X5Y61          LUT2 (Prop_lut2_I0_O)        0.327     0.941 f  main_FSM/count[10]_i_2__1/O
                         net (fo=12, routed)          0.665     1.605    memory_unit/address_counter_tx/count_reg[0]_0[0]
    SLICE_X7Y59          FDCE                                         f  memory_unit/address_counter_tx/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.601    11.081    memory_unit/address_counter_tx/clk_out1
    SLICE_X7Y59          FDCE                                         r  memory_unit/address_counter_tx/count_reg[3]/C
                         clock pessimism              0.576    11.657    
                         clock uncertainty           -0.072    11.586    
    SLICE_X7Y59          FDCE (Recov_fdce_C_CLR)     -0.607    10.979    memory_unit/address_counter_tx/count_reg[3]
  -------------------------------------------------------------------
                         required time                         10.979    
                         arrival time                          -1.605    
  -------------------------------------------------------------------
                         slack                                  9.373    

Slack (MET) :             9.373ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_tx/count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.426ns  (logic 0.746ns (30.750%)  route 1.680ns (69.250%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 11.081 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.719    -0.821    main_FSM/clk_out1
    SLICE_X7Y63          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDRE (Prop_fdre_C_Q)         0.419    -0.402 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=8, routed)           1.015     0.614    main_FSM/Q[2]
    SLICE_X5Y61          LUT2 (Prop_lut2_I0_O)        0.327     0.941 f  main_FSM/count[10]_i_2__1/O
                         net (fo=12, routed)          0.665     1.605    memory_unit/address_counter_tx/count_reg[0]_0[0]
    SLICE_X7Y59          FDCE                                         f  memory_unit/address_counter_tx/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.601    11.081    memory_unit/address_counter_tx/clk_out1
    SLICE_X7Y59          FDCE                                         r  memory_unit/address_counter_tx/count_reg[4]/C
                         clock pessimism              0.576    11.657    
                         clock uncertainty           -0.072    11.586    
    SLICE_X7Y59          FDCE (Recov_fdce_C_CLR)     -0.607    10.979    memory_unit/address_counter_tx/count_reg[4]
  -------------------------------------------------------------------
                         required time                         10.979    
                         arrival time                          -1.605    
  -------------------------------------------------------------------
                         slack                                  9.373    

Slack (MET) :             9.373ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_tx/count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.426ns  (logic 0.746ns (30.750%)  route 1.680ns (69.250%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 11.081 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.719    -0.821    main_FSM/clk_out1
    SLICE_X7Y63          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDRE (Prop_fdre_C_Q)         0.419    -0.402 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=8, routed)           1.015     0.614    main_FSM/Q[2]
    SLICE_X5Y61          LUT2 (Prop_lut2_I0_O)        0.327     0.941 f  main_FSM/count[10]_i_2__1/O
                         net (fo=12, routed)          0.665     1.605    memory_unit/address_counter_tx/count_reg[0]_0[0]
    SLICE_X7Y59          FDCE                                         f  memory_unit/address_counter_tx/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.601    11.081    memory_unit/address_counter_tx/clk_out1
    SLICE_X7Y59          FDCE                                         r  memory_unit/address_counter_tx/count_reg[5]/C
                         clock pessimism              0.576    11.657    
                         clock uncertainty           -0.072    11.586    
    SLICE_X7Y59          FDCE (Recov_fdce_C_CLR)     -0.607    10.979    memory_unit/address_counter_tx/count_reg[5]
  -------------------------------------------------------------------
                         required time                         10.979    
                         arrival time                          -1.605    
  -------------------------------------------------------------------
                         slack                                  9.373    

Slack (MET) :             9.373ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_tx/count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.426ns  (logic 0.746ns (30.750%)  route 1.680ns (69.250%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 11.081 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.719    -0.821    main_FSM/clk_out1
    SLICE_X7Y63          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDRE (Prop_fdre_C_Q)         0.419    -0.402 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=8, routed)           1.015     0.614    main_FSM/Q[2]
    SLICE_X5Y61          LUT2 (Prop_lut2_I0_O)        0.327     0.941 f  main_FSM/count[10]_i_2__1/O
                         net (fo=12, routed)          0.665     1.605    memory_unit/address_counter_tx/count_reg[0]_0[0]
    SLICE_X7Y59          FDCE                                         f  memory_unit/address_counter_tx/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.601    11.081    memory_unit/address_counter_tx/clk_out1
    SLICE_X7Y59          FDCE                                         r  memory_unit/address_counter_tx/count_reg[6]/C
                         clock pessimism              0.576    11.657    
                         clock uncertainty           -0.072    11.586    
    SLICE_X7Y59          FDCE (Recov_fdce_C_CLR)     -0.607    10.979    memory_unit/address_counter_tx/count_reg[6]
  -------------------------------------------------------------------
                         required time                         10.979    
                         arrival time                          -1.605    
  -------------------------------------------------------------------
                         slack                                  9.373    

Slack (MET) :             9.383ns  (required time - arrival time)
  Source:                 memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.679ns  (logic 0.642ns (23.963%)  route 2.037ns (76.037%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 11.080 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.640    -0.900    memory_unit/euc_FSM/clk_out1
    SLICE_X10Y65         FDRE                                         r  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.382 f  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=5, routed)           1.239     0.857    memory_unit/distancia_FSM/count_reg[10][0]
    SLICE_X5Y64          LUT4 (Prop_lut4_I1_O)        0.124     0.981 f  memory_unit/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.798     1.779    memory_unit/address_counter_rapido/AR[0]
    SLICE_X5Y61          FDCE                                         f  memory_unit/address_counter_rapido/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.600    11.080    memory_unit/address_counter_rapido/clk_out1
    SLICE_X5Y61          FDCE                                         r  memory_unit/address_counter_rapido/count_reg[2]/C
                         clock pessimism              0.559    11.639    
                         clock uncertainty           -0.072    11.568    
    SLICE_X5Y61          FDCE (Recov_fdce_C_CLR)     -0.405    11.163    memory_unit/address_counter_rapido/count_reg[2]
  -------------------------------------------------------------------
                         required time                         11.163    
                         arrival time                          -1.779    
  -------------------------------------------------------------------
                         slack                                  9.383    

Slack (MET) :             9.383ns  (required time - arrival time)
  Source:                 memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.679ns  (logic 0.642ns (23.963%)  route 2.037ns (76.037%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 11.080 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.640    -0.900    memory_unit/euc_FSM/clk_out1
    SLICE_X10Y65         FDRE                                         r  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.382 f  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=5, routed)           1.239     0.857    memory_unit/distancia_FSM/count_reg[10][0]
    SLICE_X5Y64          LUT4 (Prop_lut4_I1_O)        0.124     0.981 f  memory_unit/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.798     1.779    memory_unit/address_counter_rapido/AR[0]
    SLICE_X5Y61          FDCE                                         f  memory_unit/address_counter_rapido/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.600    11.080    memory_unit/address_counter_rapido/clk_out1
    SLICE_X5Y61          FDCE                                         r  memory_unit/address_counter_rapido/count_reg[5]/C
                         clock pessimism              0.559    11.639    
                         clock uncertainty           -0.072    11.568    
    SLICE_X5Y61          FDCE (Recov_fdce_C_CLR)     -0.405    11.163    memory_unit/address_counter_rapido/count_reg[5]
  -------------------------------------------------------------------
                         required time                         11.163    
                         arrival time                          -1.779    
  -------------------------------------------------------------------
                         slack                                  9.383    

Slack (MET) :             9.416ns  (required time - arrival time)
  Source:                 memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.648ns  (logic 0.642ns (24.248%)  route 2.006ns (75.752%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 11.081 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.640    -0.900    memory_unit/euc_FSM/clk_out1
    SLICE_X10Y65         FDRE                                         r  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.382 f  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=5, routed)           1.239     0.857    memory_unit/distancia_FSM/count_reg[10][0]
    SLICE_X5Y64          LUT4 (Prop_lut4_I1_O)        0.124     0.981 f  memory_unit/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.766     1.748    memory_unit/address_counter_rapido/AR[0]
    SLICE_X7Y60          FDCE                                         f  memory_unit/address_counter_rapido/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.601    11.081    memory_unit/address_counter_rapido/clk_out1
    SLICE_X7Y60          FDCE                                         r  memory_unit/address_counter_rapido/count_reg[0]/C
                         clock pessimism              0.559    11.640    
                         clock uncertainty           -0.072    11.569    
    SLICE_X7Y60          FDCE (Recov_fdce_C_CLR)     -0.405    11.164    memory_unit/address_counter_rapido/count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.164    
                         arrival time                          -1.748    
  -------------------------------------------------------------------
                         slack                                  9.416    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.186ns (32.439%)  route 0.387ns (67.561%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.599    -0.565    memory_unit/distancia_FSM/clk_out1
    SLICE_X4Y65          FDRE                                         r  memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.424 f  memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           0.196    -0.228    memory_unit/distancia_FSM/reset_counter
    SLICE_X5Y64          LUT4 (Prop_lut4_I0_O)        0.045    -0.183 f  memory_unit/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.191     0.008    memory_unit/address_counter_rapido/AR[0]
    SLICE_X5Y62          FDCE                                         f  memory_unit/address_counter_rapido/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.870    -0.803    memory_unit/address_counter_rapido/clk_out1
    SLICE_X5Y62          FDCE                                         r  memory_unit/address_counter_rapido/count_reg[3]/C
                         clock pessimism              0.254    -0.549    
                         clock uncertainty            0.072    -0.478    
    SLICE_X5Y62          FDCE (Remov_fdce_C_CLR)     -0.092    -0.570    memory_unit/address_counter_rapido/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.186ns (32.439%)  route 0.387ns (67.561%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.599    -0.565    memory_unit/distancia_FSM/clk_out1
    SLICE_X4Y65          FDRE                                         r  memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.424 f  memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           0.196    -0.228    memory_unit/distancia_FSM/reset_counter
    SLICE_X5Y64          LUT4 (Prop_lut4_I0_O)        0.045    -0.183 f  memory_unit/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.191     0.008    memory_unit/address_counter_rapido/AR[0]
    SLICE_X5Y62          FDCE                                         f  memory_unit/address_counter_rapido/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.870    -0.803    memory_unit/address_counter_rapido/clk_out1
    SLICE_X5Y62          FDCE                                         r  memory_unit/address_counter_rapido/count_reg[4]/C
                         clock pessimism              0.254    -0.549    
                         clock uncertainty            0.072    -0.478    
    SLICE_X5Y62          FDCE (Remov_fdce_C_CLR)     -0.092    -0.570    memory_unit/address_counter_rapido/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.209ns (31.497%)  route 0.455ns (68.503%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.599    -0.565    main_FSM/clk_out1
    SLICE_X6Y63          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.164    -0.401 f  main_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=4, routed)           0.264    -0.137    main_FSM/Q[1]
    SLICE_X5Y61          LUT3 (Prop_lut3_I0_O)        0.045    -0.092 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          0.190     0.098    memory_unit/address_counter/AR[0]
    SLICE_X2Y61          FDCE                                         f  memory_unit/address_counter/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.875    -0.798    memory_unit/address_counter/clk_out1
    SLICE_X2Y61          FDCE                                         r  memory_unit/address_counter/count_reg[1]/C
                         clock pessimism              0.275    -0.523    
                         clock uncertainty            0.072    -0.452    
    SLICE_X2Y61          FDCE (Remov_fdce_C_CLR)     -0.067    -0.519    memory_unit/address_counter/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter/count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.209ns (31.497%)  route 0.455ns (68.503%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.599    -0.565    main_FSM/clk_out1
    SLICE_X6Y63          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.164    -0.401 f  main_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=4, routed)           0.264    -0.137    main_FSM/Q[1]
    SLICE_X5Y61          LUT3 (Prop_lut3_I0_O)        0.045    -0.092 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          0.190     0.098    memory_unit/address_counter/AR[0]
    SLICE_X2Y61          FDCE                                         f  memory_unit/address_counter/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.875    -0.798    memory_unit/address_counter/clk_out1
    SLICE_X2Y61          FDCE                                         r  memory_unit/address_counter/count_reg[2]/C
                         clock pessimism              0.275    -0.523    
                         clock uncertainty            0.072    -0.452    
    SLICE_X2Y61          FDCE (Remov_fdce_C_CLR)     -0.067    -0.519    memory_unit/address_counter/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter/count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.209ns (31.497%)  route 0.455ns (68.503%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.599    -0.565    main_FSM/clk_out1
    SLICE_X6Y63          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.164    -0.401 f  main_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=4, routed)           0.264    -0.137    main_FSM/Q[1]
    SLICE_X5Y61          LUT3 (Prop_lut3_I0_O)        0.045    -0.092 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          0.190     0.098    memory_unit/address_counter/AR[0]
    SLICE_X2Y61          FDCE                                         f  memory_unit/address_counter/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.875    -0.798    memory_unit/address_counter/clk_out1
    SLICE_X2Y61          FDCE                                         r  memory_unit/address_counter/count_reg[3]/C
                         clock pessimism              0.275    -0.523    
                         clock uncertainty            0.072    -0.452    
    SLICE_X2Y61          FDCE (Remov_fdce_C_CLR)     -0.067    -0.519    memory_unit/address_counter/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter/count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.209ns (31.497%)  route 0.455ns (68.503%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.599    -0.565    main_FSM/clk_out1
    SLICE_X6Y63          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.164    -0.401 f  main_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=4, routed)           0.264    -0.137    main_FSM/Q[1]
    SLICE_X5Y61          LUT3 (Prop_lut3_I0_O)        0.045    -0.092 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          0.190     0.098    memory_unit/address_counter/AR[0]
    SLICE_X2Y61          FDCE                                         f  memory_unit/address_counter/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.875    -0.798    memory_unit/address_counter/clk_out1
    SLICE_X2Y61          FDCE                                         r  memory_unit/address_counter/count_reg[4]/C
                         clock pessimism              0.275    -0.523    
                         clock uncertainty            0.072    -0.452    
    SLICE_X2Y61          FDCE (Remov_fdce_C_CLR)     -0.067    -0.519    memory_unit/address_counter/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter/count_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.209ns (31.497%)  route 0.455ns (68.503%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.599    -0.565    main_FSM/clk_out1
    SLICE_X6Y63          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.164    -0.401 f  main_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=4, routed)           0.264    -0.137    main_FSM/Q[1]
    SLICE_X5Y61          LUT3 (Prop_lut3_I0_O)        0.045    -0.092 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          0.190     0.098    memory_unit/address_counter/AR[0]
    SLICE_X2Y61          FDCE                                         f  memory_unit/address_counter/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.875    -0.798    memory_unit/address_counter/clk_out1
    SLICE_X2Y61          FDCE                                         r  memory_unit/address_counter/count_reg[5]/C
                         clock pessimism              0.275    -0.523    
                         clock uncertainty            0.072    -0.452    
    SLICE_X2Y61          FDCE (Remov_fdce_C_CLR)     -0.067    -0.519    memory_unit/address_counter/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.668ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter/count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.209ns (29.242%)  route 0.506ns (70.758%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.599    -0.565    main_FSM/clk_out1
    SLICE_X6Y63          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.164    -0.401 f  main_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=4, routed)           0.264    -0.137    main_FSM/Q[1]
    SLICE_X5Y61          LUT3 (Prop_lut3_I0_O)        0.045    -0.092 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          0.241     0.149    memory_unit/address_counter/AR[0]
    SLICE_X2Y60          FDCE                                         f  memory_unit/address_counter/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.875    -0.798    memory_unit/address_counter/clk_out1
    SLICE_X2Y60          FDCE                                         r  memory_unit/address_counter/count_reg[0]/C
                         clock pessimism              0.275    -0.523    
                         clock uncertainty            0.072    -0.452    
    SLICE_X2Y60          FDCE (Remov_fdce_C_CLR)     -0.067    -0.519    memory_unit/address_counter/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                           0.149    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.186ns (27.911%)  route 0.480ns (72.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.599    -0.565    memory_unit/distancia_FSM/clk_out1
    SLICE_X4Y65          FDRE                                         r  memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.424 f  memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           0.196    -0.228    memory_unit/distancia_FSM/reset_counter
    SLICE_X5Y64          LUT4 (Prop_lut4_I0_O)        0.045    -0.183 f  memory_unit/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.284     0.101    memory_unit/address_counter_rapido/AR[0]
    SLICE_X7Y60          FDCE                                         f  memory_unit/address_counter_rapido/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.872    -0.801    memory_unit/address_counter_rapido/clk_out1
    SLICE_X7Y60          FDCE                                         r  memory_unit/address_counter_rapido/count_reg[0]/C
                         clock pessimism              0.254    -0.547    
                         clock uncertainty            0.072    -0.476    
    SLICE_X7Y60          FDCE (Remov_fdce_C_CLR)     -0.092    -0.568    memory_unit/address_counter_rapido/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.186ns (27.911%)  route 0.480ns (72.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.599    -0.565    memory_unit/distancia_FSM/clk_out1
    SLICE_X4Y65          FDRE                                         r  memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.424 f  memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           0.196    -0.228    memory_unit/distancia_FSM/reset_counter
    SLICE_X5Y64          LUT4 (Prop_lut4_I0_O)        0.045    -0.183 f  memory_unit/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.284     0.101    memory_unit/address_counter_rapido/AR[0]
    SLICE_X7Y60          FDCE                                         f  memory_unit/address_counter_rapido/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.872    -0.801    memory_unit/address_counter_rapido/clk_out1
    SLICE_X7Y60          FDCE                                         r  memory_unit/address_counter_rapido/count_reg[1]/C
                         clock pessimism              0.254    -0.547    
                         clock uncertainty            0.072    -0.476    
    SLICE_X7Y60          FDCE (Remov_fdce_C_CLR)     -0.092    -0.568    memory_unit/address_counter_rapido/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.669    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        9.336ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.649ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.336ns  (required time - arrival time)
  Source:                 memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.728ns  (logic 0.642ns (23.533%)  route 2.086ns (76.467%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 11.081 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.640    -0.900    memory_unit/euc_FSM/clk_out1
    SLICE_X10Y65         FDRE                                         r  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.382 f  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=5, routed)           1.239     0.857    memory_unit/distancia_FSM/count_reg[10][0]
    SLICE_X5Y64          LUT4 (Prop_lut4_I1_O)        0.124     0.981 f  memory_unit/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.847     1.828    memory_unit/address_counter_rapido/AR[0]
    SLICE_X5Y60          FDCE                                         f  memory_unit/address_counter_rapido/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.601    11.081    memory_unit/address_counter_rapido/clk_out1
    SLICE_X5Y60          FDCE                                         r  memory_unit/address_counter_rapido/count_reg[10]/C
                         clock pessimism              0.559    11.640    
                         clock uncertainty           -0.071    11.569    
    SLICE_X5Y60          FDCE (Recov_fdce_C_CLR)     -0.405    11.164    memory_unit/address_counter_rapido/count_reg[10]
  -------------------------------------------------------------------
                         required time                         11.164    
                         arrival time                          -1.828    
  -------------------------------------------------------------------
                         slack                                  9.336    

Slack (MET) :             9.336ns  (required time - arrival time)
  Source:                 memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.728ns  (logic 0.642ns (23.533%)  route 2.086ns (76.467%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 11.081 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.640    -0.900    memory_unit/euc_FSM/clk_out1
    SLICE_X10Y65         FDRE                                         r  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.382 f  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=5, routed)           1.239     0.857    memory_unit/distancia_FSM/count_reg[10][0]
    SLICE_X5Y64          LUT4 (Prop_lut4_I1_O)        0.124     0.981 f  memory_unit/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.847     1.828    memory_unit/address_counter_rapido/AR[0]
    SLICE_X5Y60          FDCE                                         f  memory_unit/address_counter_rapido/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.601    11.081    memory_unit/address_counter_rapido/clk_out1
    SLICE_X5Y60          FDCE                                         r  memory_unit/address_counter_rapido/count_reg[6]/C
                         clock pessimism              0.559    11.640    
                         clock uncertainty           -0.071    11.569    
    SLICE_X5Y60          FDCE (Recov_fdce_C_CLR)     -0.405    11.164    memory_unit/address_counter_rapido/count_reg[6]
  -------------------------------------------------------------------
                         required time                         11.164    
                         arrival time                          -1.828    
  -------------------------------------------------------------------
                         slack                                  9.336    

Slack (MET) :             9.336ns  (required time - arrival time)
  Source:                 memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.728ns  (logic 0.642ns (23.533%)  route 2.086ns (76.467%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 11.081 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.640    -0.900    memory_unit/euc_FSM/clk_out1
    SLICE_X10Y65         FDRE                                         r  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.382 f  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=5, routed)           1.239     0.857    memory_unit/distancia_FSM/count_reg[10][0]
    SLICE_X5Y64          LUT4 (Prop_lut4_I1_O)        0.124     0.981 f  memory_unit/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.847     1.828    memory_unit/address_counter_rapido/AR[0]
    SLICE_X5Y60          FDCE                                         f  memory_unit/address_counter_rapido/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.601    11.081    memory_unit/address_counter_rapido/clk_out1
    SLICE_X5Y60          FDCE                                         r  memory_unit/address_counter_rapido/count_reg[7]/C
                         clock pessimism              0.559    11.640    
                         clock uncertainty           -0.071    11.569    
    SLICE_X5Y60          FDCE (Recov_fdce_C_CLR)     -0.405    11.164    memory_unit/address_counter_rapido/count_reg[7]
  -------------------------------------------------------------------
                         required time                         11.164    
                         arrival time                          -1.828    
  -------------------------------------------------------------------
                         slack                                  9.336    

Slack (MET) :             9.374ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_tx/count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.426ns  (logic 0.746ns (30.750%)  route 1.680ns (69.250%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 11.081 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.719    -0.821    main_FSM/clk_out1
    SLICE_X7Y63          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDRE (Prop_fdre_C_Q)         0.419    -0.402 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=8, routed)           1.015     0.614    main_FSM/Q[2]
    SLICE_X5Y61          LUT2 (Prop_lut2_I0_O)        0.327     0.941 f  main_FSM/count[10]_i_2__1/O
                         net (fo=12, routed)          0.665     1.605    memory_unit/address_counter_tx/count_reg[0]_0[0]
    SLICE_X7Y59          FDCE                                         f  memory_unit/address_counter_tx/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.601    11.081    memory_unit/address_counter_tx/clk_out1
    SLICE_X7Y59          FDCE                                         r  memory_unit/address_counter_tx/count_reg[3]/C
                         clock pessimism              0.576    11.657    
                         clock uncertainty           -0.071    11.586    
    SLICE_X7Y59          FDCE (Recov_fdce_C_CLR)     -0.607    10.979    memory_unit/address_counter_tx/count_reg[3]
  -------------------------------------------------------------------
                         required time                         10.979    
                         arrival time                          -1.605    
  -------------------------------------------------------------------
                         slack                                  9.374    

Slack (MET) :             9.374ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_tx/count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.426ns  (logic 0.746ns (30.750%)  route 1.680ns (69.250%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 11.081 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.719    -0.821    main_FSM/clk_out1
    SLICE_X7Y63          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDRE (Prop_fdre_C_Q)         0.419    -0.402 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=8, routed)           1.015     0.614    main_FSM/Q[2]
    SLICE_X5Y61          LUT2 (Prop_lut2_I0_O)        0.327     0.941 f  main_FSM/count[10]_i_2__1/O
                         net (fo=12, routed)          0.665     1.605    memory_unit/address_counter_tx/count_reg[0]_0[0]
    SLICE_X7Y59          FDCE                                         f  memory_unit/address_counter_tx/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.601    11.081    memory_unit/address_counter_tx/clk_out1
    SLICE_X7Y59          FDCE                                         r  memory_unit/address_counter_tx/count_reg[4]/C
                         clock pessimism              0.576    11.657    
                         clock uncertainty           -0.071    11.586    
    SLICE_X7Y59          FDCE (Recov_fdce_C_CLR)     -0.607    10.979    memory_unit/address_counter_tx/count_reg[4]
  -------------------------------------------------------------------
                         required time                         10.979    
                         arrival time                          -1.605    
  -------------------------------------------------------------------
                         slack                                  9.374    

Slack (MET) :             9.374ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_tx/count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.426ns  (logic 0.746ns (30.750%)  route 1.680ns (69.250%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 11.081 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.719    -0.821    main_FSM/clk_out1
    SLICE_X7Y63          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDRE (Prop_fdre_C_Q)         0.419    -0.402 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=8, routed)           1.015     0.614    main_FSM/Q[2]
    SLICE_X5Y61          LUT2 (Prop_lut2_I0_O)        0.327     0.941 f  main_FSM/count[10]_i_2__1/O
                         net (fo=12, routed)          0.665     1.605    memory_unit/address_counter_tx/count_reg[0]_0[0]
    SLICE_X7Y59          FDCE                                         f  memory_unit/address_counter_tx/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.601    11.081    memory_unit/address_counter_tx/clk_out1
    SLICE_X7Y59          FDCE                                         r  memory_unit/address_counter_tx/count_reg[5]/C
                         clock pessimism              0.576    11.657    
                         clock uncertainty           -0.071    11.586    
    SLICE_X7Y59          FDCE (Recov_fdce_C_CLR)     -0.607    10.979    memory_unit/address_counter_tx/count_reg[5]
  -------------------------------------------------------------------
                         required time                         10.979    
                         arrival time                          -1.605    
  -------------------------------------------------------------------
                         slack                                  9.374    

Slack (MET) :             9.374ns  (required time - arrival time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_tx/count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.426ns  (logic 0.746ns (30.750%)  route 1.680ns (69.250%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 11.081 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.719    -0.821    main_FSM/clk_out1
    SLICE_X7Y63          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDRE (Prop_fdre_C_Q)         0.419    -0.402 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=8, routed)           1.015     0.614    main_FSM/Q[2]
    SLICE_X5Y61          LUT2 (Prop_lut2_I0_O)        0.327     0.941 f  main_FSM/count[10]_i_2__1/O
                         net (fo=12, routed)          0.665     1.605    memory_unit/address_counter_tx/count_reg[0]_0[0]
    SLICE_X7Y59          FDCE                                         f  memory_unit/address_counter_tx/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.601    11.081    memory_unit/address_counter_tx/clk_out1
    SLICE_X7Y59          FDCE                                         r  memory_unit/address_counter_tx/count_reg[6]/C
                         clock pessimism              0.576    11.657    
                         clock uncertainty           -0.071    11.586    
    SLICE_X7Y59          FDCE (Recov_fdce_C_CLR)     -0.607    10.979    memory_unit/address_counter_tx/count_reg[6]
  -------------------------------------------------------------------
                         required time                         10.979    
                         arrival time                          -1.605    
  -------------------------------------------------------------------
                         slack                                  9.374    

Slack (MET) :             9.384ns  (required time - arrival time)
  Source:                 memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.679ns  (logic 0.642ns (23.963%)  route 2.037ns (76.037%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 11.080 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.640    -0.900    memory_unit/euc_FSM/clk_out1
    SLICE_X10Y65         FDRE                                         r  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.382 f  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=5, routed)           1.239     0.857    memory_unit/distancia_FSM/count_reg[10][0]
    SLICE_X5Y64          LUT4 (Prop_lut4_I1_O)        0.124     0.981 f  memory_unit/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.798     1.779    memory_unit/address_counter_rapido/AR[0]
    SLICE_X5Y61          FDCE                                         f  memory_unit/address_counter_rapido/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.600    11.080    memory_unit/address_counter_rapido/clk_out1
    SLICE_X5Y61          FDCE                                         r  memory_unit/address_counter_rapido/count_reg[2]/C
                         clock pessimism              0.559    11.639    
                         clock uncertainty           -0.071    11.568    
    SLICE_X5Y61          FDCE (Recov_fdce_C_CLR)     -0.405    11.163    memory_unit/address_counter_rapido/count_reg[2]
  -------------------------------------------------------------------
                         required time                         11.163    
                         arrival time                          -1.779    
  -------------------------------------------------------------------
                         slack                                  9.384    

Slack (MET) :             9.384ns  (required time - arrival time)
  Source:                 memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.679ns  (logic 0.642ns (23.963%)  route 2.037ns (76.037%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 11.080 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.640    -0.900    memory_unit/euc_FSM/clk_out1
    SLICE_X10Y65         FDRE                                         r  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.382 f  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=5, routed)           1.239     0.857    memory_unit/distancia_FSM/count_reg[10][0]
    SLICE_X5Y64          LUT4 (Prop_lut4_I1_O)        0.124     0.981 f  memory_unit/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.798     1.779    memory_unit/address_counter_rapido/AR[0]
    SLICE_X5Y61          FDCE                                         f  memory_unit/address_counter_rapido/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.600    11.080    memory_unit/address_counter_rapido/clk_out1
    SLICE_X5Y61          FDCE                                         r  memory_unit/address_counter_rapido/count_reg[5]/C
                         clock pessimism              0.559    11.639    
                         clock uncertainty           -0.071    11.568    
    SLICE_X5Y61          FDCE (Recov_fdce_C_CLR)     -0.405    11.163    memory_unit/address_counter_rapido/count_reg[5]
  -------------------------------------------------------------------
                         required time                         11.163    
                         arrival time                          -1.779    
  -------------------------------------------------------------------
                         slack                                  9.384    

Slack (MET) :             9.416ns  (required time - arrival time)
  Source:                 memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.648ns  (logic 0.642ns (24.248%)  route 2.006ns (75.752%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 11.081 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.640    -0.900    memory_unit/euc_FSM/clk_out1
    SLICE_X10Y65         FDRE                                         r  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.382 f  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=5, routed)           1.239     0.857    memory_unit/distancia_FSM/count_reg[10][0]
    SLICE_X5Y64          LUT4 (Prop_lut4_I1_O)        0.124     0.981 f  memory_unit/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.766     1.748    memory_unit/address_counter_rapido/AR[0]
    SLICE_X7Y60          FDCE                                         f  memory_unit/address_counter_rapido/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.601    11.081    memory_unit/address_counter_rapido/clk_out1
    SLICE_X7Y60          FDCE                                         r  memory_unit/address_counter_rapido/count_reg[0]/C
                         clock pessimism              0.559    11.640    
                         clock uncertainty           -0.071    11.569    
    SLICE_X7Y60          FDCE (Recov_fdce_C_CLR)     -0.405    11.164    memory_unit/address_counter_rapido/count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.164    
                         arrival time                          -1.748    
  -------------------------------------------------------------------
                         slack                                  9.416    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.186ns (32.439%)  route 0.387ns (67.561%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.599    -0.565    memory_unit/distancia_FSM/clk_out1
    SLICE_X4Y65          FDRE                                         r  memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.424 f  memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           0.196    -0.228    memory_unit/distancia_FSM/reset_counter
    SLICE_X5Y64          LUT4 (Prop_lut4_I0_O)        0.045    -0.183 f  memory_unit/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.191     0.008    memory_unit/address_counter_rapido/AR[0]
    SLICE_X5Y62          FDCE                                         f  memory_unit/address_counter_rapido/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.870    -0.803    memory_unit/address_counter_rapido/clk_out1
    SLICE_X5Y62          FDCE                                         r  memory_unit/address_counter_rapido/count_reg[3]/C
                         clock pessimism              0.254    -0.549    
    SLICE_X5Y62          FDCE (Remov_fdce_C_CLR)     -0.092    -0.641    memory_unit/address_counter_rapido/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.641    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.186ns (32.439%)  route 0.387ns (67.561%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.599    -0.565    memory_unit/distancia_FSM/clk_out1
    SLICE_X4Y65          FDRE                                         r  memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.424 f  memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           0.196    -0.228    memory_unit/distancia_FSM/reset_counter
    SLICE_X5Y64          LUT4 (Prop_lut4_I0_O)        0.045    -0.183 f  memory_unit/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.191     0.008    memory_unit/address_counter_rapido/AR[0]
    SLICE_X5Y62          FDCE                                         f  memory_unit/address_counter_rapido/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.870    -0.803    memory_unit/address_counter_rapido/clk_out1
    SLICE_X5Y62          FDCE                                         r  memory_unit/address_counter_rapido/count_reg[4]/C
                         clock pessimism              0.254    -0.549    
    SLICE_X5Y62          FDCE (Remov_fdce_C_CLR)     -0.092    -0.641    memory_unit/address_counter_rapido/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.641    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.209ns (31.497%)  route 0.455ns (68.503%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.599    -0.565    main_FSM/clk_out1
    SLICE_X6Y63          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.164    -0.401 f  main_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=4, routed)           0.264    -0.137    main_FSM/Q[1]
    SLICE_X5Y61          LUT3 (Prop_lut3_I0_O)        0.045    -0.092 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          0.190     0.098    memory_unit/address_counter/AR[0]
    SLICE_X2Y61          FDCE                                         f  memory_unit/address_counter/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.875    -0.798    memory_unit/address_counter/clk_out1
    SLICE_X2Y61          FDCE                                         r  memory_unit/address_counter/count_reg[1]/C
                         clock pessimism              0.275    -0.523    
    SLICE_X2Y61          FDCE (Remov_fdce_C_CLR)     -0.067    -0.590    memory_unit/address_counter/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.590    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter/count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.209ns (31.497%)  route 0.455ns (68.503%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.599    -0.565    main_FSM/clk_out1
    SLICE_X6Y63          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.164    -0.401 f  main_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=4, routed)           0.264    -0.137    main_FSM/Q[1]
    SLICE_X5Y61          LUT3 (Prop_lut3_I0_O)        0.045    -0.092 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          0.190     0.098    memory_unit/address_counter/AR[0]
    SLICE_X2Y61          FDCE                                         f  memory_unit/address_counter/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.875    -0.798    memory_unit/address_counter/clk_out1
    SLICE_X2Y61          FDCE                                         r  memory_unit/address_counter/count_reg[2]/C
                         clock pessimism              0.275    -0.523    
    SLICE_X2Y61          FDCE (Remov_fdce_C_CLR)     -0.067    -0.590    memory_unit/address_counter/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.590    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter/count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.209ns (31.497%)  route 0.455ns (68.503%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.599    -0.565    main_FSM/clk_out1
    SLICE_X6Y63          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.164    -0.401 f  main_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=4, routed)           0.264    -0.137    main_FSM/Q[1]
    SLICE_X5Y61          LUT3 (Prop_lut3_I0_O)        0.045    -0.092 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          0.190     0.098    memory_unit/address_counter/AR[0]
    SLICE_X2Y61          FDCE                                         f  memory_unit/address_counter/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.875    -0.798    memory_unit/address_counter/clk_out1
    SLICE_X2Y61          FDCE                                         r  memory_unit/address_counter/count_reg[3]/C
                         clock pessimism              0.275    -0.523    
    SLICE_X2Y61          FDCE (Remov_fdce_C_CLR)     -0.067    -0.590    memory_unit/address_counter/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.590    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter/count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.209ns (31.497%)  route 0.455ns (68.503%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.599    -0.565    main_FSM/clk_out1
    SLICE_X6Y63          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.164    -0.401 f  main_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=4, routed)           0.264    -0.137    main_FSM/Q[1]
    SLICE_X5Y61          LUT3 (Prop_lut3_I0_O)        0.045    -0.092 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          0.190     0.098    memory_unit/address_counter/AR[0]
    SLICE_X2Y61          FDCE                                         f  memory_unit/address_counter/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.875    -0.798    memory_unit/address_counter/clk_out1
    SLICE_X2Y61          FDCE                                         r  memory_unit/address_counter/count_reg[4]/C
                         clock pessimism              0.275    -0.523    
    SLICE_X2Y61          FDCE (Remov_fdce_C_CLR)     -0.067    -0.590    memory_unit/address_counter/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.590    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter/count_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.209ns (31.497%)  route 0.455ns (68.503%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.599    -0.565    main_FSM/clk_out1
    SLICE_X6Y63          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.164    -0.401 f  main_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=4, routed)           0.264    -0.137    main_FSM/Q[1]
    SLICE_X5Y61          LUT3 (Prop_lut3_I0_O)        0.045    -0.092 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          0.190     0.098    memory_unit/address_counter/AR[0]
    SLICE_X2Y61          FDCE                                         f  memory_unit/address_counter/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.875    -0.798    memory_unit/address_counter/clk_out1
    SLICE_X2Y61          FDCE                                         r  memory_unit/address_counter/count_reg[5]/C
                         clock pessimism              0.275    -0.523    
    SLICE_X2Y61          FDCE (Remov_fdce_C_CLR)     -0.067    -0.590    memory_unit/address_counter/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.590    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.740ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter/count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.209ns (29.242%)  route 0.506ns (70.758%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.599    -0.565    main_FSM/clk_out1
    SLICE_X6Y63          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.164    -0.401 f  main_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=4, routed)           0.264    -0.137    main_FSM/Q[1]
    SLICE_X5Y61          LUT3 (Prop_lut3_I0_O)        0.045    -0.092 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          0.241     0.149    memory_unit/address_counter/AR[0]
    SLICE_X2Y60          FDCE                                         f  memory_unit/address_counter/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.875    -0.798    memory_unit/address_counter/clk_out1
    SLICE_X2Y60          FDCE                                         r  memory_unit/address_counter/count_reg[0]/C
                         clock pessimism              0.275    -0.523    
    SLICE_X2Y60          FDCE (Remov_fdce_C_CLR)     -0.067    -0.590    memory_unit/address_counter/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.590    
                         arrival time                           0.149    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.740ns  (arrival time - required time)
  Source:                 memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.186ns (27.911%)  route 0.480ns (72.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.599    -0.565    memory_unit/distancia_FSM/clk_out1
    SLICE_X4Y65          FDRE                                         r  memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.424 f  memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           0.196    -0.228    memory_unit/distancia_FSM/reset_counter
    SLICE_X5Y64          LUT4 (Prop_lut4_I0_O)        0.045    -0.183 f  memory_unit/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.284     0.101    memory_unit/address_counter_rapido/AR[0]
    SLICE_X7Y60          FDCE                                         f  memory_unit/address_counter_rapido/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.872    -0.801    memory_unit/address_counter_rapido/clk_out1
    SLICE_X7Y60          FDCE                                         r  memory_unit/address_counter_rapido/count_reg[0]/C
                         clock pessimism              0.254    -0.547    
    SLICE_X7Y60          FDCE (Remov_fdce_C_CLR)     -0.092    -0.639    memory_unit/address_counter_rapido/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.740ns  (arrival time - required time)
  Source:                 memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.186ns (27.911%)  route 0.480ns (72.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.599    -0.565    memory_unit/distancia_FSM/clk_out1
    SLICE_X4Y65          FDRE                                         r  memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.424 f  memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=6, routed)           0.196    -0.228    memory_unit/distancia_FSM/reset_counter
    SLICE_X5Y64          LUT4 (Prop_lut4_I0_O)        0.045    -0.183 f  memory_unit/distancia_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.284     0.101    memory_unit/address_counter_rapido/AR[0]
    SLICE_X7Y60          FDCE                                         f  memory_unit/address_counter_rapido/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.872    -0.801    memory_unit/address_counter_rapido/clk_out1
    SLICE_X7Y60          FDCE                                         r  memory_unit/address_counter_rapido/count_reg[1]/C
                         clock pessimism              0.254    -0.547    
    SLICE_X7Y60          FDCE (Remov_fdce_C_CLR)     -0.092    -0.639    memory_unit/address_counter_rapido/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.740    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmentos[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.214ns  (logic 4.502ns (40.149%)  route 6.712ns (59.851%))
  Logic Levels:           6  (FDCE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE                         0.000     0.000 r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/C
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/Q
                         net (fo=24, routed)          0.753     1.209    memory_unit/num2display/nolabel_line50/contador_anodos/count[1]
    SLICE_X0Y63          LUT5 (Prop_lut5_I2_O)        0.124     1.333 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.497     1.830    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_17_n_0
    SLICE_X1Y63          LUT6 (Prop_lut6_I5_O)        0.124     1.954 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.853     2.808    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_11_n_0
    SLICE_X1Y61          LUT6 (Prop_lut6_I5_O)        0.124     2.932 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.047     3.979    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[2]
    SLICE_X0Y59          LUT4 (Prop_lut4_I0_O)        0.124     4.103 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.561     7.664    segmentos_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    11.214 r  segmentos_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.214    segmentos[3]
    K13                                                               r  segmentos[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.905ns  (logic 4.098ns (37.574%)  route 6.808ns (62.426%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE                         0.000     0.000 r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/C
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/Q
                         net (fo=24, routed)          1.699     2.155    memory_unit/num2display/nolabel_line50/contador_anodos/count[1]
    SLICE_X3Y74          LUT6 (Prop_lut6_I4_O)        0.124     2.279 r  memory_unit/num2display/nolabel_line50/contador_anodos/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.109     7.388    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    10.905 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.905    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmentos[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.614ns  (logic 4.551ns (42.876%)  route 6.063ns (57.124%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE                         0.000     0.000 r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[2]/C
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[2]/Q
                         net (fo=23, routed)          1.103     1.559    memory_unit/num2display/nolabel_line50/contador_anodos/count[2]
    SLICE_X1Y61          LUT3 (Prop_lut3_I0_O)        0.152     1.711 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_7/O
                         net (fo=4, routed)           0.847     2.558    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_7_n_0
    SLICE_X1Y62          LUT6 (Prop_lut6_I1_O)        0.326     2.884 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.184     4.068    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[1]
    SLICE_X1Y59          LUT4 (Prop_lut4_I0_O)        0.124     4.192 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.929     7.121    segmentos_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493    10.614 r  segmentos_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.614    segmentos[4]
    K16                                                               r  segmentos[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmentos[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.340ns  (logic 4.489ns (43.419%)  route 5.850ns (56.581%))
  Logic Levels:           6  (FDCE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE                         0.000     0.000 r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/C
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/Q
                         net (fo=24, routed)          0.753     1.209    memory_unit/num2display/nolabel_line50/contador_anodos/count[1]
    SLICE_X0Y63          LUT5 (Prop_lut5_I2_O)        0.124     1.333 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.497     1.830    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_17_n_0
    SLICE_X1Y63          LUT6 (Prop_lut6_I5_O)        0.124     1.954 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.853     2.808    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_11_n_0
    SLICE_X1Y61          LUT6 (Prop_lut6_I5_O)        0.124     2.932 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.046     3.978    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[2]
    SLICE_X0Y62          LUT4 (Prop_lut4_I2_O)        0.124     4.102 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.700     6.802    segmentos_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.537    10.340 r  segmentos_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.340    segmentos[0]
    L18                                                               r  segmentos[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmentos[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.025ns  (logic 4.871ns (48.587%)  route 5.154ns (51.413%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE                         0.000     0.000 r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[2]/C
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[2]/Q
                         net (fo=23, routed)          1.103     1.559    memory_unit/num2display/nolabel_line50/contador_anodos/count[2]
    SLICE_X1Y61          LUT3 (Prop_lut3_I0_O)        0.152     1.711 f  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_7/O
                         net (fo=4, routed)           0.847     2.558    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_7_n_0
    SLICE_X1Y62          LUT6 (Prop_lut6_I1_O)        0.326     2.884 f  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.184     4.068    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[1]
    SLICE_X1Y59          LUT4 (Prop_lut4_I2_O)        0.152     4.220 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.020     6.240    segmentos_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.785    10.025 r  segmentos_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.025    segmentos[6]
    T10                                                               r  segmentos[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmentos[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.829ns  (logic 4.740ns (48.228%)  route 5.089ns (51.772%))
  Logic Levels:           6  (FDCE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE                         0.000     0.000 r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/C
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/Q
                         net (fo=24, routed)          0.753     1.209    memory_unit/num2display/nolabel_line50/contador_anodos/count[1]
    SLICE_X0Y63          LUT5 (Prop_lut5_I2_O)        0.124     1.333 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.497     1.830    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_17_n_0
    SLICE_X1Y63          LUT6 (Prop_lut6_I5_O)        0.124     1.954 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.853     2.808    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_11_n_0
    SLICE_X1Y61          LUT6 (Prop_lut6_I5_O)        0.124     2.932 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.047     3.979    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[2]
    SLICE_X0Y59          LUT4 (Prop_lut4_I3_O)        0.154     4.133 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.938     6.071    segmentos_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.758     9.829 r  segmentos_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.829    segmentos[5]
    R10                                                               r  segmentos[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmentos[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.809ns  (logic 4.598ns (46.871%)  route 5.211ns (53.129%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE                         0.000     0.000 r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[2]/C
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[2]/Q
                         net (fo=23, routed)          1.293     1.749    memory_unit/num2display/nolabel_line50/contador_anodos/count[2]
    SLICE_X1Y63          LUT6 (Prop_lut6_I1_O)        0.124     1.873 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           1.024     2.897    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_15_n_0
    SLICE_X1Y61          LUT6 (Prop_lut6_I5_O)        0.124     3.021 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.829     3.850    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[0]
    SLICE_X0Y62          LUT4 (Prop_lut4_I0_O)        0.152     4.002 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.065     6.067    segmentos_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.742     9.809 r  segmentos_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.809    segmentos[2]
    P15                                                               r  segmentos[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmentos[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.221ns  (logic 4.389ns (47.593%)  route 4.833ns (52.407%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE                         0.000     0.000 r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[2]/C
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[2]/Q
                         net (fo=23, routed)          1.293     1.749    memory_unit/num2display/nolabel_line50/contador_anodos/count[2]
    SLICE_X1Y63          LUT6 (Prop_lut6_I1_O)        0.124     1.873 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           1.024     2.897    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_15_n_0
    SLICE_X1Y61          LUT6 (Prop_lut6_I5_O)        0.124     3.021 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.829     3.850    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[0]
    SLICE_X0Y62          LUT4 (Prop_lut4_I2_O)        0.124     3.974 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.686     5.661    segmentos_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561     9.221 r  segmentos_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.221    segmentos[1]
    T11                                                               r  segmentos[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.760ns  (logic 4.132ns (47.168%)  route 4.628ns (52.832%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE                         0.000     0.000 r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[0]/C
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[0]/Q
                         net (fo=25, routed)          1.581     2.037    memory_unit/num2display/nolabel_line50/contador_anodos/count[0]
    SLICE_X0Y74          LUT6 (Prop_lut6_I4_O)        0.124     2.161 r  memory_unit/num2display/nolabel_line50/contador_anodos/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.048     5.208    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552     8.760 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.760    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.912ns  (logic 4.116ns (52.015%)  route 3.797ns (47.985%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE                         0.000     0.000 r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/C
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/Q
                         net (fo=24, routed)          1.259     1.715    memory_unit/num2display/nolabel_line50/contador_anodos/count[1]
    SLICE_X0Y74          LUT6 (Prop_lut6_I5_O)        0.124     1.839 r  memory_unit/num2display/nolabel_line50/contador_anodos/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.538     4.377    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536     7.912 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.912    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.463ns  (logic 0.183ns (39.521%)  route 0.280ns (60.479%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE                         0.000     0.000 r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[0]/C
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[0]/Q
                         net (fo=25, routed)          0.280     0.421    memory_unit/num2display/nolabel_line50/contador_anodos/count[0]
    SLICE_X0Y63          LUT1 (Prop_lut1_I0_O)        0.042     0.463 r  memory_unit/num2display/nolabel_line50/contador_anodos/count[0]_i_1__2/O
                         net (fo=1, routed)           0.000     0.463    memory_unit/num2display/nolabel_line50/contador_anodos/count[0]_i_1__2_n_0
    SLICE_X0Y63          FDCE                                         r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.640ns  (logic 0.186ns (29.067%)  route 0.454ns (70.933%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE                         0.000     0.000 r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[0]/C
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[0]/Q
                         net (fo=25, routed)          0.289     0.430    memory_unit/num2display/nolabel_line50/contador_anodos/count[0]
    SLICE_X0Y62          LUT3 (Prop_lut3_I1_O)        0.045     0.475 r  memory_unit/num2display/nolabel_line50/contador_anodos/count[2]_i_1__2/O
                         net (fo=1, routed)           0.165     0.640    memory_unit/num2display/nolabel_line50/contador_anodos/count[2]_i_1__2_n_0
    SLICE_X0Y63          FDCE                                         r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.778ns  (logic 0.185ns (23.768%)  route 0.593ns (76.232%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE                         0.000     0.000 r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[0]/C
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[0]/Q
                         net (fo=25, routed)          0.418     0.559    memory_unit/num2display/nolabel_line50/contador_anodos/count[0]
    SLICE_X0Y62          LUT2 (Prop_lut2_I0_O)        0.044     0.603 r  memory_unit/num2display/nolabel_line50/contador_anodos/count[1]_i_1__2/O
                         net (fo=1, routed)           0.176     0.778    memory_unit/num2display/nolabel_line50/contador_anodos/count[1]_i_1__2_n_0
    SLICE_X0Y63          FDCE                                         r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.032ns  (logic 1.438ns (70.783%)  route 0.594ns (29.217%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE                         0.000     0.000 r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[2]/C
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[2]/Q
                         net (fo=23, routed)          0.275     0.416    memory_unit/num2display/nolabel_line50/contador_anodos/count[2]
    SLICE_X0Y71          LUT6 (Prop_lut6_I0_O)        0.045     0.461 r  memory_unit/num2display/nolabel_line50/contador_anodos/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.319     0.780    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.252     2.032 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.032    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.227ns  (logic 1.461ns (65.603%)  route 0.766ns (34.397%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE                         0.000     0.000 r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[0]/C
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[0]/Q
                         net (fo=25, routed)          0.323     0.464    memory_unit/num2display/nolabel_line50/contador_anodos/count[0]
    SLICE_X0Y61          LUT6 (Prop_lut6_I5_O)        0.045     0.509 r  memory_unit/num2display/nolabel_line50/contador_anodos/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.443     0.952    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     2.227 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.227    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.287ns  (logic 1.440ns (62.979%)  route 0.846ns (37.021%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE                         0.000     0.000 r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[0]/C
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[0]/Q
                         net (fo=25, routed)          0.409     0.550    memory_unit/num2display/nolabel_line50/contador_anodos/count[0]
    SLICE_X0Y61          LUT6 (Prop_lut6_I4_O)        0.045     0.595 r  memory_unit/num2display/nolabel_line50/contador_anodos/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.438     1.032    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         1.254     2.287 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.287    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.482ns  (logic 1.437ns (57.892%)  route 1.045ns (42.108%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE                         0.000     0.000 r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[2]/C
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[2]/Q
                         net (fo=23, routed)          0.506     0.647    memory_unit/num2display/nolabel_line50/contador_anodos/count[2]
    SLICE_X0Y74          LUT6 (Prop_lut6_I0_O)        0.045     0.692 r  memory_unit/num2display/nolabel_line50/contador_anodos/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.539     1.231    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     2.482 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.482    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmentos[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.495ns  (logic 1.537ns (61.608%)  route 0.958ns (38.392%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE                         0.000     0.000 r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/C
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[1]/Q
                         net (fo=24, routed)          0.256     0.397    memory_unit/num2display/nolabel_line50/contador_anodos/count[1]
    SLICE_X3Y62          LUT6 (Prop_lut6_I3_O)        0.045     0.442 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.093     0.535    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_13_n_0
    SLICE_X1Y62          LUT6 (Prop_lut6_I5_O)        0.045     0.580 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.257     0.838    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[1]
    SLICE_X0Y62          LUT4 (Prop_lut4_I3_O)        0.045     0.883 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.351     1.234    segmentos_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         1.261     2.495 r  segmentos_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.495    segmentos[1]
    T11                                                               r  segmentos[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.510ns  (logic 1.422ns (56.664%)  route 1.088ns (43.336%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE                         0.000     0.000 r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[2]/C
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[2]/Q
                         net (fo=23, routed)          0.427     0.568    memory_unit/num2display/nolabel_line50/contador_anodos/count[2]
    SLICE_X0Y74          LUT6 (Prop_lut6_I3_O)        0.045     0.613 r  memory_unit/num2display/nolabel_line50/contador_anodos/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.660     1.274    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     2.510 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.510    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.562ns  (logic 1.422ns (55.523%)  route 1.139ns (44.477%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE                         0.000     0.000 r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[2]/C
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  memory_unit/num2display/nolabel_line50/contador_anodos/count_reg[2]/Q
                         net (fo=23, routed)          0.426     0.567    memory_unit/num2display/nolabel_line50/contador_anodos/count[2]
    SLICE_X0Y74          LUT6 (Prop_lut6_I3_O)        0.045     0.612 r  memory_unit/num2display/nolabel_line50/contador_anodos/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.713     1.325    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     2.562 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.562    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_basic_inst/uart_tx_blk/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            uart_tx_usb
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.443ns  (logic 4.487ns (36.063%)  route 7.956ns (63.937%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.639    -0.901    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X9Y65          FDRE                                         r  uart_basic_inst/uart_tx_blk/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  uart_basic_inst/uart_tx_blk/counter_reg[0]/Q
                         net (fo=6, routed)           1.220     0.776    uart_basic_inst/uart_tx_blk/counter[0]
    SLICE_X7Y66          LUT6 (Prop_lut6_I4_O)        0.124     0.900 r  uart_basic_inst/uart_tx_blk/uart_tx_usb_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.843     1.742    uart_basic_inst/uart_tx_blk/uart_tx_usb_OBUF_inst_i_2_n_0
    SLICE_X7Y65          LUT5 (Prop_lut5_I1_O)        0.150     1.892 r  uart_basic_inst/uart_tx_blk/uart_tx_usb_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.893     7.785    uart_tx_usb_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.757    11.542 r  uart_tx_usb_OBUF_inst/O
                         net (fo=0)                   0.000    11.542    uart_tx_usb
    D4                                                                r  uart_tx_usb (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line42/bcd_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.725ns  (logic 4.640ns (39.577%)  route 7.084ns (60.423%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.720    -0.820    memory_unit/num2display/nolabel_line42/clk_out1
    SLICE_X0Y64          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.419    -0.401 r  memory_unit/num2display/nolabel_line42/bcd_reg[6]/Q
                         net (fo=1, routed)           1.126     0.725    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1_0[6]
    SLICE_X0Y63          LUT5 (Prop_lut5_I0_O)        0.299     1.024 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.497     1.522    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_17_n_0
    SLICE_X1Y63          LUT6 (Prop_lut6_I5_O)        0.124     1.646 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.853     2.499    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_11_n_0
    SLICE_X1Y61          LUT6 (Prop_lut6_I5_O)        0.124     2.623 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.047     3.670    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[2]
    SLICE_X0Y59          LUT4 (Prop_lut4_I0_O)        0.124     3.794 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.561     7.355    segmentos_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    10.905 r  segmentos_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.905    segmentos[3]
    K13                                                               r  segmentos[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/sel_op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.379ns  (logic 4.098ns (36.008%)  route 7.282ns (63.992%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.721    -0.819    memory_unit/clk_out1
    SLICE_X7Y61          FDRE                                         r  memory_unit/sel_op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y61          FDRE (Prop_fdre_C_Q)         0.456    -0.363 r  memory_unit/sel_op_reg[0]/Q
                         net (fo=45, routed)          2.173     1.810    memory_unit/num2display/nolabel_line50/contador_anodos/sel_op[0]
    SLICE_X3Y74          LUT6 (Prop_lut6_I1_O)        0.124     1.934 r  memory_unit/num2display/nolabel_line50/contador_anodos/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.109     7.043    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    10.561 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.561    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line42/bcd_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.850ns  (logic 4.627ns (42.646%)  route 6.223ns (57.354%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.720    -0.820    memory_unit/num2display/nolabel_line42/clk_out1
    SLICE_X0Y64          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.419    -0.401 r  memory_unit/num2display/nolabel_line42/bcd_reg[6]/Q
                         net (fo=1, routed)           1.126     0.725    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1_0[6]
    SLICE_X0Y63          LUT5 (Prop_lut5_I0_O)        0.299     1.024 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.497     1.522    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_17_n_0
    SLICE_X1Y63          LUT6 (Prop_lut6_I5_O)        0.124     1.646 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.853     2.499    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_11_n_0
    SLICE_X1Y61          LUT6 (Prop_lut6_I5_O)        0.124     2.623 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.046     3.669    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[2]
    SLICE_X0Y62          LUT4 (Prop_lut4_I2_O)        0.124     3.793 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.700     6.493    segmentos_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.537    10.031 r  segmentos_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.031    segmentos[0]
    L18                                                               r  segmentos[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line42/bcd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.744ns  (logic 4.507ns (41.948%)  route 6.237ns (58.052%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.714    -0.826    memory_unit/num2display/nolabel_line42/clk_out1
    SLICE_X2Y68          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.518    -0.308 f  memory_unit/num2display/nolabel_line42/bcd_reg[0]/Q
                         net (fo=1, routed)           1.286     0.979    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1_0[0]
    SLICE_X1Y63          LUT5 (Prop_lut5_I4_O)        0.124     1.103 f  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.263     1.366    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_19_n_0
    SLICE_X1Y63          LUT6 (Prop_lut6_I5_O)        0.124     1.490 f  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           1.024     2.513    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_15_n_0
    SLICE_X1Y61          LUT6 (Prop_lut6_I5_O)        0.124     2.637 f  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.735     3.373    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[0]
    SLICE_X1Y59          LUT4 (Prop_lut4_I1_O)        0.124     3.497 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.929     6.426    segmentos_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493     9.919 r  segmentos_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.919    segmentos[4]
    K16                                                               r  segmentos[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line42/bcd_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.340ns  (logic 4.878ns (47.180%)  route 5.462ns (52.820%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.720    -0.820    memory_unit/num2display/nolabel_line42/clk_out1
    SLICE_X0Y64          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.419    -0.401 r  memory_unit/num2display/nolabel_line42/bcd_reg[6]/Q
                         net (fo=1, routed)           1.126     0.725    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1_0[6]
    SLICE_X0Y63          LUT5 (Prop_lut5_I0_O)        0.299     1.024 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.497     1.522    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_17_n_0
    SLICE_X1Y63          LUT6 (Prop_lut6_I5_O)        0.124     1.646 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.853     2.499    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_11_n_0
    SLICE_X1Y61          LUT6 (Prop_lut6_I5_O)        0.124     2.623 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.047     3.670    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[2]
    SLICE_X0Y59          LUT4 (Prop_lut4_I3_O)        0.154     3.824 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.938     5.762    segmentos_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.758     9.520 r  segmentos_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.520    segmentos[5]
    R10                                                               r  segmentos[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line42/bcd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.251ns  (logic 4.784ns (46.665%)  route 5.467ns (53.335%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.714    -0.826    memory_unit/num2display/nolabel_line42/clk_out1
    SLICE_X2Y68          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.518    -0.308 r  memory_unit/num2display/nolabel_line42/bcd_reg[0]/Q
                         net (fo=1, routed)           1.286     0.979    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1_0[0]
    SLICE_X1Y63          LUT5 (Prop_lut5_I4_O)        0.124     1.103 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.263     1.366    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_19_n_0
    SLICE_X1Y63          LUT6 (Prop_lut6_I5_O)        0.124     1.490 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           1.024     2.513    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_15_n_0
    SLICE_X1Y61          LUT6 (Prop_lut6_I5_O)        0.124     2.637 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.829     3.466    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[0]
    SLICE_X0Y62          LUT4 (Prop_lut4_I0_O)        0.152     3.618 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.065     5.684    segmentos_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.742     9.425 r  segmentos_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.425    segmentos[2]
    P15                                                               r  segmentos[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line42/bcd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.153ns  (logic 4.825ns (47.521%)  route 5.328ns (52.479%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.714    -0.826    memory_unit/num2display/nolabel_line42/clk_out1
    SLICE_X2Y68          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.518    -0.308 r  memory_unit/num2display/nolabel_line42/bcd_reg[0]/Q
                         net (fo=1, routed)           1.286     0.979    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1_0[0]
    SLICE_X1Y63          LUT5 (Prop_lut5_I4_O)        0.124     1.103 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.263     1.366    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_19_n_0
    SLICE_X1Y63          LUT6 (Prop_lut6_I5_O)        0.124     1.490 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           1.024     2.513    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_15_n_0
    SLICE_X1Y61          LUT6 (Prop_lut6_I5_O)        0.124     2.637 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.735     3.373    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[0]
    SLICE_X1Y59          LUT4 (Prop_lut4_I3_O)        0.150     3.523 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.020     5.543    segmentos_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.785     9.328 r  segmentos_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.328    segmentos[6]
    T10                                                               r  segmentos[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line42/bcd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.663ns  (logic 4.575ns (47.341%)  route 5.089ns (52.659%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.714    -0.826    memory_unit/num2display/nolabel_line42/clk_out1
    SLICE_X2Y68          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.518    -0.308 r  memory_unit/num2display/nolabel_line42/bcd_reg[0]/Q
                         net (fo=1, routed)           1.286     0.979    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1_0[0]
    SLICE_X1Y63          LUT5 (Prop_lut5_I4_O)        0.124     1.103 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.263     1.366    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_19_n_0
    SLICE_X1Y63          LUT6 (Prop_lut6_I5_O)        0.124     1.490 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           1.024     2.513    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_15_n_0
    SLICE_X1Y61          LUT6 (Prop_lut6_I5_O)        0.124     2.637 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.829     3.466    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[0]
    SLICE_X0Y62          LUT4 (Prop_lut4_I2_O)        0.124     3.590 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.686     5.277    segmentos_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561     8.838 r  segmentos_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.838    segmentos[1]
    T11                                                               r  segmentos[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/sel_op_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.602ns  (logic 4.267ns (44.441%)  route 5.335ns (55.559%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.720    -0.820    memory_unit/clk_out1
    SLICE_X7Y62          FDRE                                         r  memory_unit/sel_op_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62          FDRE (Prop_fdre_C_Q)         0.419    -0.401 r  memory_unit/sel_op_reg[2]/Q
                         net (fo=31, routed)          2.287     1.886    memory_unit/num2display/nolabel_line50/contador_anodos/sel_op[2]
    SLICE_X0Y74          LUT6 (Prop_lut6_I2_O)        0.296     2.182 r  memory_unit/num2display/nolabel_line50/contador_anodos/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.048     5.230    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552     8.782 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.782    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line42/bcd_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.180ns  (logic 1.492ns (68.465%)  route 0.687ns (31.535%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.602    -0.562    memory_unit/num2display/nolabel_line42/clk_out1
    SLICE_X0Y61          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  memory_unit/num2display/nolabel_line42/bcd_reg[30]/Q
                         net (fo=1, routed)           0.085    -0.336    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1_0[30]
    SLICE_X1Y61          LUT6 (Prop_lut6_I2_O)        0.045    -0.291 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.251    -0.040    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[2]
    SLICE_X0Y62          LUT4 (Prop_lut4_I1_O)        0.045     0.005 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.351     0.356    segmentos_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         1.261     1.617 r  segmentos_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.617    segmentos[1]
    T11                                                               r  segmentos[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/sel_op_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.226ns  (logic 1.461ns (65.619%)  route 0.765ns (34.381%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.600    -0.564    memory_unit/clk_out1
    SLICE_X7Y62          FDRE                                         r  memory_unit/sel_op_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  memory_unit/sel_op_reg[1]/Q
                         net (fo=38, routed)          0.322    -0.101    memory_unit/num2display/nolabel_line50/contador_anodos/sel_op[1]
    SLICE_X0Y61          LUT6 (Prop_lut6_I1_O)        0.045    -0.056 r  memory_unit/num2display/nolabel_line50/contador_anodos/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.443     0.387    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     1.662 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.662    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/sel_op_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.268ns  (logic 1.480ns (65.254%)  route 0.788ns (34.746%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.600    -0.564    memory_unit/clk_out1
    SLICE_X7Y62          FDRE                                         r  memory_unit/sel_op_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62          FDRE (Prop_fdre_C_Q)         0.128    -0.436 r  memory_unit/sel_op_reg[2]/Q
                         net (fo=31, routed)          0.350    -0.086    memory_unit/num2display/nolabel_line50/contador_anodos/sel_op[2]
    SLICE_X0Y61          LUT6 (Prop_lut6_I3_O)        0.098     0.012 r  memory_unit/num2display/nolabel_line50/contador_anodos/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.438     0.450    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         1.254     1.704 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.704    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line42/bcd_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.309ns  (logic 1.598ns (69.201%)  route 0.711ns (30.799%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.602    -0.562    memory_unit/num2display/nolabel_line42/clk_out1
    SLICE_X1Y61          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE (Prop_fdre_C_Q)         0.128    -0.434 r  memory_unit/num2display/nolabel_line42/bcd_reg[28]/Q
                         net (fo=1, routed)           0.086    -0.349    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1_0[28]
    SLICE_X1Y61          LUT6 (Prop_lut6_I2_O)        0.098    -0.251 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.180    -0.071    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[0]
    SLICE_X0Y59          LUT4 (Prop_lut4_I0_O)        0.051    -0.020 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.446     0.426    segmentos_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         1.321     1.747 r  segmentos_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.747    segmentos[5]
    R10                                                               r  segmentos[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line42/bcd_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.378ns  (logic 1.536ns (64.597%)  route 0.842ns (35.403%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.602    -0.562    memory_unit/num2display/nolabel_line42/clk_out1
    SLICE_X0Y61          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  memory_unit/num2display/nolabel_line42/bcd_reg[30]/Q
                         net (fo=1, routed)           0.085    -0.336    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1_0[30]
    SLICE_X1Y61          LUT6 (Prop_lut6_I2_O)        0.045    -0.291 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.251    -0.040    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[2]
    SLICE_X0Y62          LUT4 (Prop_lut4_I2_O)        0.049     0.009 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.506     0.515    segmentos_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.301     1.816 r  segmentos_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.816    segmentos[2]
    P15                                                               r  segmentos[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line42/bcd_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.393ns  (logic 1.579ns (66.005%)  route 0.813ns (33.995%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.602    -0.562    memory_unit/num2display/nolabel_line42/clk_out1
    SLICE_X0Y61          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  memory_unit/num2display/nolabel_line42/bcd_reg[30]/Q
                         net (fo=1, routed)           0.085    -0.336    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1_0[30]
    SLICE_X1Y61          LUT6 (Prop_lut6_I2_O)        0.045    -0.291 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.241    -0.051    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[2]
    SLICE_X1Y59          LUT4 (Prop_lut4_I1_O)        0.049    -0.002 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.488     0.486    segmentos_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         1.344     1.831 r  segmentos_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.831    segmentos[6]
    T10                                                               r  segmentos[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/sel_op_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.473ns  (logic 1.437ns (58.084%)  route 1.037ns (41.916%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.600    -0.564    memory_unit/clk_out1
    SLICE_X7Y62          FDRE                                         r  memory_unit/sel_op_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  memory_unit/sel_op_reg[1]/Q
                         net (fo=38, routed)          0.498     0.075    memory_unit/num2display/nolabel_line50/contador_anodos/sel_op[1]
    SLICE_X0Y74          LUT6 (Prop_lut6_I2_O)        0.045     0.120 r  memory_unit/num2display/nolabel_line50/contador_anodos/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.539     0.658    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     1.909 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.909    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/sel_op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.510ns  (logic 1.438ns (57.296%)  route 1.072ns (42.704%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.601    -0.563    memory_unit/clk_out1
    SLICE_X7Y61          FDRE                                         r  memory_unit/sel_op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y61          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  memory_unit/sel_op_reg[0]/Q
                         net (fo=45, routed)          0.753     0.331    memory_unit/num2display/nolabel_line50/contador_anodos/sel_op[0]
    SLICE_X0Y71          LUT6 (Prop_lut6_I1_O)        0.045     0.376 r  memory_unit/num2display/nolabel_line50/contador_anodos/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.319     0.695    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.252     1.947 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.947    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line42/bcd_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.552ns  (logic 1.509ns (59.136%)  route 1.043ns (40.864%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.602    -0.562    memory_unit/num2display/nolabel_line42/clk_out1
    SLICE_X1Y61          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE (Prop_fdre_C_Q)         0.128    -0.434 r  memory_unit/num2display/nolabel_line42/bcd_reg[28]/Q
                         net (fo=1, routed)           0.086    -0.349    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1_0[28]
    SLICE_X1Y61          LUT6 (Prop_lut6_I2_O)        0.098    -0.251 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.172    -0.079    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[0]
    SLICE_X0Y62          LUT4 (Prop_lut4_I0_O)        0.045    -0.034 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.785     0.752    segmentos_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.238     1.990 r  segmentos_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.990    segmentos[0]
    L18                                                               r  segmentos[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line42/bcd_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.629ns  (logic 1.425ns (54.220%)  route 1.203ns (45.780%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.602    -0.562    memory_unit/num2display/nolabel_line42/clk_out1
    SLICE_X0Y61          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  memory_unit/num2display/nolabel_line42/bcd_reg[30]/Q
                         net (fo=1, routed)           0.085    -0.336    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1_0[30]
    SLICE_X1Y61          LUT6 (Prop_lut6_I2_O)        0.045    -0.291 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.241    -0.051    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[2]
    SLICE_X1Y59          LUT4 (Prop_lut4_I2_O)        0.045    -0.006 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.878     0.872    segmentos_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         1.194     2.067 r  segmentos_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.067    segmentos[4]
    K16                                                               r  segmentos[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_basic_inst/uart_tx_blk/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            uart_tx_usb
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.443ns  (logic 4.487ns (36.063%)  route 7.956ns (63.937%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.639    -0.901    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X9Y65          FDRE                                         r  uart_basic_inst/uart_tx_blk/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  uart_basic_inst/uart_tx_blk/counter_reg[0]/Q
                         net (fo=6, routed)           1.220     0.776    uart_basic_inst/uart_tx_blk/counter[0]
    SLICE_X7Y66          LUT6 (Prop_lut6_I4_O)        0.124     0.900 r  uart_basic_inst/uart_tx_blk/uart_tx_usb_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.843     1.742    uart_basic_inst/uart_tx_blk/uart_tx_usb_OBUF_inst_i_2_n_0
    SLICE_X7Y65          LUT5 (Prop_lut5_I1_O)        0.150     1.892 r  uart_basic_inst/uart_tx_blk/uart_tx_usb_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.893     7.785    uart_tx_usb_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.757    11.542 r  uart_tx_usb_OBUF_inst/O
                         net (fo=0)                   0.000    11.542    uart_tx_usb
    D4                                                                r  uart_tx_usb (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line42/bcd_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.725ns  (logic 4.640ns (39.577%)  route 7.084ns (60.423%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.720    -0.820    memory_unit/num2display/nolabel_line42/clk_out1
    SLICE_X0Y64          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.419    -0.401 r  memory_unit/num2display/nolabel_line42/bcd_reg[6]/Q
                         net (fo=1, routed)           1.126     0.725    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1_0[6]
    SLICE_X0Y63          LUT5 (Prop_lut5_I0_O)        0.299     1.024 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.497     1.522    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_17_n_0
    SLICE_X1Y63          LUT6 (Prop_lut6_I5_O)        0.124     1.646 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.853     2.499    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_11_n_0
    SLICE_X1Y61          LUT6 (Prop_lut6_I5_O)        0.124     2.623 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.047     3.670    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[2]
    SLICE_X0Y59          LUT4 (Prop_lut4_I0_O)        0.124     3.794 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.561     7.355    segmentos_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    10.905 r  segmentos_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.905    segmentos[3]
    K13                                                               r  segmentos[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/sel_op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.379ns  (logic 4.098ns (36.008%)  route 7.282ns (63.992%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.721    -0.819    memory_unit/clk_out1
    SLICE_X7Y61          FDRE                                         r  memory_unit/sel_op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y61          FDRE (Prop_fdre_C_Q)         0.456    -0.363 r  memory_unit/sel_op_reg[0]/Q
                         net (fo=45, routed)          2.173     1.810    memory_unit/num2display/nolabel_line50/contador_anodos/sel_op[0]
    SLICE_X3Y74          LUT6 (Prop_lut6_I1_O)        0.124     1.934 r  memory_unit/num2display/nolabel_line50/contador_anodos/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.109     7.043    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    10.561 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.561    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line42/bcd_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.850ns  (logic 4.627ns (42.646%)  route 6.223ns (57.354%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.720    -0.820    memory_unit/num2display/nolabel_line42/clk_out1
    SLICE_X0Y64          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.419    -0.401 r  memory_unit/num2display/nolabel_line42/bcd_reg[6]/Q
                         net (fo=1, routed)           1.126     0.725    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1_0[6]
    SLICE_X0Y63          LUT5 (Prop_lut5_I0_O)        0.299     1.024 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.497     1.522    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_17_n_0
    SLICE_X1Y63          LUT6 (Prop_lut6_I5_O)        0.124     1.646 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.853     2.499    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_11_n_0
    SLICE_X1Y61          LUT6 (Prop_lut6_I5_O)        0.124     2.623 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.046     3.669    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[2]
    SLICE_X0Y62          LUT4 (Prop_lut4_I2_O)        0.124     3.793 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.700     6.493    segmentos_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.537    10.031 r  segmentos_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.031    segmentos[0]
    L18                                                               r  segmentos[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line42/bcd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.744ns  (logic 4.507ns (41.948%)  route 6.237ns (58.052%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.714    -0.826    memory_unit/num2display/nolabel_line42/clk_out1
    SLICE_X2Y68          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.518    -0.308 f  memory_unit/num2display/nolabel_line42/bcd_reg[0]/Q
                         net (fo=1, routed)           1.286     0.979    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1_0[0]
    SLICE_X1Y63          LUT5 (Prop_lut5_I4_O)        0.124     1.103 f  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.263     1.366    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_19_n_0
    SLICE_X1Y63          LUT6 (Prop_lut6_I5_O)        0.124     1.490 f  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           1.024     2.513    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_15_n_0
    SLICE_X1Y61          LUT6 (Prop_lut6_I5_O)        0.124     2.637 f  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.735     3.373    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[0]
    SLICE_X1Y59          LUT4 (Prop_lut4_I1_O)        0.124     3.497 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.929     6.426    segmentos_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493     9.919 r  segmentos_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.919    segmentos[4]
    K16                                                               r  segmentos[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line42/bcd_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.340ns  (logic 4.878ns (47.180%)  route 5.462ns (52.820%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.720    -0.820    memory_unit/num2display/nolabel_line42/clk_out1
    SLICE_X0Y64          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.419    -0.401 r  memory_unit/num2display/nolabel_line42/bcd_reg[6]/Q
                         net (fo=1, routed)           1.126     0.725    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1_0[6]
    SLICE_X0Y63          LUT5 (Prop_lut5_I0_O)        0.299     1.024 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.497     1.522    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_17_n_0
    SLICE_X1Y63          LUT6 (Prop_lut6_I5_O)        0.124     1.646 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.853     2.499    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_11_n_0
    SLICE_X1Y61          LUT6 (Prop_lut6_I5_O)        0.124     2.623 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.047     3.670    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[2]
    SLICE_X0Y59          LUT4 (Prop_lut4_I3_O)        0.154     3.824 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.938     5.762    segmentos_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.758     9.520 r  segmentos_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.520    segmentos[5]
    R10                                                               r  segmentos[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line42/bcd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.251ns  (logic 4.784ns (46.665%)  route 5.467ns (53.335%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.714    -0.826    memory_unit/num2display/nolabel_line42/clk_out1
    SLICE_X2Y68          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.518    -0.308 r  memory_unit/num2display/nolabel_line42/bcd_reg[0]/Q
                         net (fo=1, routed)           1.286     0.979    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1_0[0]
    SLICE_X1Y63          LUT5 (Prop_lut5_I4_O)        0.124     1.103 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.263     1.366    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_19_n_0
    SLICE_X1Y63          LUT6 (Prop_lut6_I5_O)        0.124     1.490 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           1.024     2.513    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_15_n_0
    SLICE_X1Y61          LUT6 (Prop_lut6_I5_O)        0.124     2.637 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.829     3.466    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[0]
    SLICE_X0Y62          LUT4 (Prop_lut4_I0_O)        0.152     3.618 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.065     5.684    segmentos_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.742     9.425 r  segmentos_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.425    segmentos[2]
    P15                                                               r  segmentos[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line42/bcd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.153ns  (logic 4.825ns (47.521%)  route 5.328ns (52.479%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.714    -0.826    memory_unit/num2display/nolabel_line42/clk_out1
    SLICE_X2Y68          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.518    -0.308 r  memory_unit/num2display/nolabel_line42/bcd_reg[0]/Q
                         net (fo=1, routed)           1.286     0.979    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1_0[0]
    SLICE_X1Y63          LUT5 (Prop_lut5_I4_O)        0.124     1.103 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.263     1.366    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_19_n_0
    SLICE_X1Y63          LUT6 (Prop_lut6_I5_O)        0.124     1.490 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           1.024     2.513    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_15_n_0
    SLICE_X1Y61          LUT6 (Prop_lut6_I5_O)        0.124     2.637 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.735     3.373    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[0]
    SLICE_X1Y59          LUT4 (Prop_lut4_I3_O)        0.150     3.523 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.020     5.543    segmentos_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.785     9.328 r  segmentos_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.328    segmentos[6]
    T10                                                               r  segmentos[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line42/bcd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.663ns  (logic 4.575ns (47.341%)  route 5.089ns (52.659%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.714    -0.826    memory_unit/num2display/nolabel_line42/clk_out1
    SLICE_X2Y68          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.518    -0.308 r  memory_unit/num2display/nolabel_line42/bcd_reg[0]/Q
                         net (fo=1, routed)           1.286     0.979    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1_0[0]
    SLICE_X1Y63          LUT5 (Prop_lut5_I4_O)        0.124     1.103 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.263     1.366    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_19_n_0
    SLICE_X1Y63          LUT6 (Prop_lut6_I5_O)        0.124     1.490 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           1.024     2.513    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_15_n_0
    SLICE_X1Y61          LUT6 (Prop_lut6_I5_O)        0.124     2.637 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.829     3.466    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[0]
    SLICE_X0Y62          LUT4 (Prop_lut4_I2_O)        0.124     3.590 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.686     5.277    segmentos_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561     8.838 r  segmentos_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.838    segmentos[1]
    T11                                                               r  segmentos[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/sel_op_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.602ns  (logic 4.267ns (44.441%)  route 5.335ns (55.559%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.720    -0.820    memory_unit/clk_out1
    SLICE_X7Y62          FDRE                                         r  memory_unit/sel_op_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62          FDRE (Prop_fdre_C_Q)         0.419    -0.401 r  memory_unit/sel_op_reg[2]/Q
                         net (fo=31, routed)          2.287     1.886    memory_unit/num2display/nolabel_line50/contador_anodos/sel_op[2]
    SLICE_X0Y74          LUT6 (Prop_lut6_I2_O)        0.296     2.182 r  memory_unit/num2display/nolabel_line50/contador_anodos/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.048     5.230    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552     8.782 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.782    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line42/bcd_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.180ns  (logic 1.492ns (68.465%)  route 0.687ns (31.535%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.602    -0.562    memory_unit/num2display/nolabel_line42/clk_out1
    SLICE_X0Y61          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  memory_unit/num2display/nolabel_line42/bcd_reg[30]/Q
                         net (fo=1, routed)           0.085    -0.336    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1_0[30]
    SLICE_X1Y61          LUT6 (Prop_lut6_I2_O)        0.045    -0.291 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.251    -0.040    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[2]
    SLICE_X0Y62          LUT4 (Prop_lut4_I1_O)        0.045     0.005 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.351     0.356    segmentos_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         1.261     1.617 r  segmentos_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.617    segmentos[1]
    T11                                                               r  segmentos[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/sel_op_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.226ns  (logic 1.461ns (65.619%)  route 0.765ns (34.381%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.600    -0.564    memory_unit/clk_out1
    SLICE_X7Y62          FDRE                                         r  memory_unit/sel_op_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  memory_unit/sel_op_reg[1]/Q
                         net (fo=38, routed)          0.322    -0.101    memory_unit/num2display/nolabel_line50/contador_anodos/sel_op[1]
    SLICE_X0Y61          LUT6 (Prop_lut6_I1_O)        0.045    -0.056 r  memory_unit/num2display/nolabel_line50/contador_anodos/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.443     0.387    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     1.662 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.662    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/sel_op_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.268ns  (logic 1.480ns (65.254%)  route 0.788ns (34.746%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.600    -0.564    memory_unit/clk_out1
    SLICE_X7Y62          FDRE                                         r  memory_unit/sel_op_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62          FDRE (Prop_fdre_C_Q)         0.128    -0.436 r  memory_unit/sel_op_reg[2]/Q
                         net (fo=31, routed)          0.350    -0.086    memory_unit/num2display/nolabel_line50/contador_anodos/sel_op[2]
    SLICE_X0Y61          LUT6 (Prop_lut6_I3_O)        0.098     0.012 r  memory_unit/num2display/nolabel_line50/contador_anodos/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.438     0.450    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         1.254     1.704 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.704    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line42/bcd_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.309ns  (logic 1.598ns (69.201%)  route 0.711ns (30.799%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.602    -0.562    memory_unit/num2display/nolabel_line42/clk_out1
    SLICE_X1Y61          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE (Prop_fdre_C_Q)         0.128    -0.434 r  memory_unit/num2display/nolabel_line42/bcd_reg[28]/Q
                         net (fo=1, routed)           0.086    -0.349    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1_0[28]
    SLICE_X1Y61          LUT6 (Prop_lut6_I2_O)        0.098    -0.251 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.180    -0.071    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[0]
    SLICE_X0Y59          LUT4 (Prop_lut4_I0_O)        0.051    -0.020 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.446     0.426    segmentos_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         1.321     1.747 r  segmentos_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.747    segmentos[5]
    R10                                                               r  segmentos[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line42/bcd_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.378ns  (logic 1.536ns (64.597%)  route 0.842ns (35.403%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.602    -0.562    memory_unit/num2display/nolabel_line42/clk_out1
    SLICE_X0Y61          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  memory_unit/num2display/nolabel_line42/bcd_reg[30]/Q
                         net (fo=1, routed)           0.085    -0.336    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1_0[30]
    SLICE_X1Y61          LUT6 (Prop_lut6_I2_O)        0.045    -0.291 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.251    -0.040    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[2]
    SLICE_X0Y62          LUT4 (Prop_lut4_I2_O)        0.049     0.009 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.506     0.515    segmentos_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.301     1.816 r  segmentos_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.816    segmentos[2]
    P15                                                               r  segmentos[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line42/bcd_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.393ns  (logic 1.579ns (66.005%)  route 0.813ns (33.995%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.602    -0.562    memory_unit/num2display/nolabel_line42/clk_out1
    SLICE_X0Y61          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  memory_unit/num2display/nolabel_line42/bcd_reg[30]/Q
                         net (fo=1, routed)           0.085    -0.336    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1_0[30]
    SLICE_X1Y61          LUT6 (Prop_lut6_I2_O)        0.045    -0.291 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.241    -0.051    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[2]
    SLICE_X1Y59          LUT4 (Prop_lut4_I1_O)        0.049    -0.002 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.488     0.486    segmentos_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         1.344     1.831 r  segmentos_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.831    segmentos[6]
    T10                                                               r  segmentos[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/sel_op_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.473ns  (logic 1.437ns (58.084%)  route 1.037ns (41.916%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.600    -0.564    memory_unit/clk_out1
    SLICE_X7Y62          FDRE                                         r  memory_unit/sel_op_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  memory_unit/sel_op_reg[1]/Q
                         net (fo=38, routed)          0.498     0.075    memory_unit/num2display/nolabel_line50/contador_anodos/sel_op[1]
    SLICE_X0Y74          LUT6 (Prop_lut6_I2_O)        0.045     0.120 r  memory_unit/num2display/nolabel_line50/contador_anodos/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.539     0.658    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     1.909 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.909    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/sel_op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.510ns  (logic 1.438ns (57.296%)  route 1.072ns (42.704%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.601    -0.563    memory_unit/clk_out1
    SLICE_X7Y61          FDRE                                         r  memory_unit/sel_op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y61          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  memory_unit/sel_op_reg[0]/Q
                         net (fo=45, routed)          0.753     0.331    memory_unit/num2display/nolabel_line50/contador_anodos/sel_op[0]
    SLICE_X0Y71          LUT6 (Prop_lut6_I1_O)        0.045     0.376 r  memory_unit/num2display/nolabel_line50/contador_anodos/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.319     0.695    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.252     1.947 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.947    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line42/bcd_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.552ns  (logic 1.509ns (59.136%)  route 1.043ns (40.864%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.602    -0.562    memory_unit/num2display/nolabel_line42/clk_out1
    SLICE_X1Y61          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE (Prop_fdre_C_Q)         0.128    -0.434 r  memory_unit/num2display/nolabel_line42/bcd_reg[28]/Q
                         net (fo=1, routed)           0.086    -0.349    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1_0[28]
    SLICE_X1Y61          LUT6 (Prop_lut6_I2_O)        0.098    -0.251 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.172    -0.079    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[0]
    SLICE_X0Y62          LUT4 (Prop_lut4_I0_O)        0.045    -0.034 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.785     0.752    segmentos_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.238     1.990 r  segmentos_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.990    segmentos[0]
    L18                                                               r  segmentos[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/num2display/nolabel_line42/bcd_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.629ns  (logic 1.425ns (54.220%)  route 1.203ns (45.780%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.602    -0.562    memory_unit/num2display/nolabel_line42/clk_out1
    SLICE_X0Y61          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  memory_unit/num2display/nolabel_line42/bcd_reg[30]/Q
                         net (fo=1, routed)           0.085    -0.336    memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[2]_inst_i_1_0[30]
    SLICE_X1Y61          LUT6 (Prop_lut6_I2_O)        0.045    -0.291 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.241    -0.051    memory_unit/num2display/nolabel_line50/contador_anodos/numero_bcd[2]
    SLICE_X1Y59          LUT4 (Prop_lut4_I2_O)        0.045    -0.006 r  memory_unit/num2display/nolabel_line50/contador_anodos/segmentos_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.878     0.872    segmentos_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         1.194     2.067 r  segmentos_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.067    segmentos[4]
    K16                                                               r  segmentos[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk100MHZ/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk100MHZ/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100M (IN)
                         net (fo=0)                   0.000     5.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    clk100MHZ/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  clk100MHZ/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    clk100MHZ/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  clk100MHZ/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    clk100MHZ/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk100MHZ/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk100MHZ/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk100MHZ/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    clk100MHZ/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk100MHZ/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk100MHZ/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk100MHZ/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100M (IN)
                         net (fo=0)                   0.000     5.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    clk100MHZ/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  clk100MHZ/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    clk100MHZ/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  clk100MHZ/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    clk100MHZ/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk100MHZ/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk100MHZ/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk100MHZ/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    clk100MHZ/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk100MHZ/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           197 Endpoints
Min Delay           197 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/num2display/nolabel_line42/shift_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.821ns  (logic 1.631ns (18.489%)  route 7.190ns (81.511%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           3.917     5.424    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X2Y73          LUT1 (Prop_lut1_I0_O)        0.124     5.548 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         3.273     8.821    memory_unit/num2display/nolabel_line42/SR[0]
    SLICE_X0Y65          FDRE                                         r  memory_unit/num2display/nolabel_line42/shift_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.599    -1.421    memory_unit/num2display/nolabel_line42/clk_out1
    SLICE_X0Y65          FDRE                                         r  memory_unit/num2display/nolabel_line42/shift_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/num2display/nolabel_line42/shift_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.821ns  (logic 1.631ns (18.489%)  route 7.190ns (81.511%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           3.917     5.424    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X2Y73          LUT1 (Prop_lut1_I0_O)        0.124     5.548 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         3.273     8.821    memory_unit/num2display/nolabel_line42/SR[0]
    SLICE_X0Y65          FDRE                                         r  memory_unit/num2display/nolabel_line42/shift_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.599    -1.421    memory_unit/num2display/nolabel_line42/clk_out1
    SLICE_X0Y65          FDRE                                         r  memory_unit/num2display/nolabel_line42/shift_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/num2display/nolabel_line42/shift_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.821ns  (logic 1.631ns (18.489%)  route 7.190ns (81.511%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           3.917     5.424    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X2Y73          LUT1 (Prop_lut1_I0_O)        0.124     5.548 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         3.273     8.821    memory_unit/num2display/nolabel_line42/SR[0]
    SLICE_X0Y65          FDRE                                         r  memory_unit/num2display/nolabel_line42/shift_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.599    -1.421    memory_unit/num2display/nolabel_line42/clk_out1
    SLICE_X0Y65          FDRE                                         r  memory_unit/num2display/nolabel_line42/shift_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/num2display/nolabel_line42/shift_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.821ns  (logic 1.631ns (18.489%)  route 7.190ns (81.511%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           3.917     5.424    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X2Y73          LUT1 (Prop_lut1_I0_O)        0.124     5.548 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         3.273     8.821    memory_unit/num2display/nolabel_line42/SR[0]
    SLICE_X0Y65          FDRE                                         r  memory_unit/num2display/nolabel_line42/shift_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.599    -1.421    memory_unit/num2display/nolabel_line42/clk_out1
    SLICE_X0Y65          FDRE                                         r  memory_unit/num2display/nolabel_line42/shift_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/num2display/divisor_freq/clkout_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.817ns  (logic 1.631ns (18.499%)  route 7.186ns (81.502%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           3.917     5.424    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X2Y73          LUT1 (Prop_lut1_I0_O)        0.124     5.548 f  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         3.269     8.817    memory_unit/num2display/divisor_freq/SR[0]
    SLICE_X1Y65          FDCE                                         f  memory_unit/num2display/divisor_freq/clkout_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.599    -1.421    memory_unit/num2display/divisor_freq/clk_out1
    SLICE_X1Y65          FDCE                                         r  memory_unit/num2display/divisor_freq/clkout_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/num2display/divisor_freq/counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.817ns  (logic 1.631ns (18.499%)  route 7.186ns (81.502%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           3.917     5.424    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X2Y73          LUT1 (Prop_lut1_I0_O)        0.124     5.548 f  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         3.269     8.817    memory_unit/num2display/divisor_freq/SR[0]
    SLICE_X1Y65          FDCE                                         f  memory_unit/num2display/divisor_freq/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.599    -1.421    memory_unit/num2display/divisor_freq/clk_out1
    SLICE_X1Y65          FDCE                                         r  memory_unit/num2display/divisor_freq/counter_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/num2display/divisor_freq/counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.817ns  (logic 1.631ns (18.499%)  route 7.186ns (81.502%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           3.917     5.424    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X2Y73          LUT1 (Prop_lut1_I0_O)        0.124     5.548 f  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         3.269     8.817    memory_unit/num2display/divisor_freq/SR[0]
    SLICE_X1Y65          FDCE                                         f  memory_unit/num2display/divisor_freq/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.599    -1.421    memory_unit/num2display/divisor_freq/clk_out1
    SLICE_X1Y65          FDCE                                         r  memory_unit/num2display/divisor_freq/counter_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/num2display/divisor_freq/counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.817ns  (logic 1.631ns (18.499%)  route 7.186ns (81.502%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           3.917     5.424    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X2Y73          LUT1 (Prop_lut1_I0_O)        0.124     5.548 f  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         3.269     8.817    memory_unit/num2display/divisor_freq/SR[0]
    SLICE_X1Y65          FDCE                                         f  memory_unit/num2display/divisor_freq/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.599    -1.421    memory_unit/num2display/divisor_freq/clk_out1
    SLICE_X1Y65          FDCE                                         r  memory_unit/num2display/divisor_freq/counter_reg[4]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/num2display/nolabel_line42/bcd_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.679ns  (logic 1.631ns (18.792%)  route 7.048ns (81.208%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           3.917     5.424    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X2Y73          LUT1 (Prop_lut1_I0_O)        0.124     5.548 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         3.131     8.679    memory_unit/num2display/nolabel_line42/SR[0]
    SLICE_X0Y64          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.600    -1.420    memory_unit/num2display/nolabel_line42/clk_out1
    SLICE_X0Y64          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/num2display/nolabel_line42/bcd_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.679ns  (logic 1.631ns (18.792%)  route 7.048ns (81.208%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           3.917     5.424    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X2Y73          LUT1 (Prop_lut1_I0_O)        0.124     5.548 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         3.131     8.679    memory_unit/num2display/nolabel_line42/SR[0]
    SLICE_X0Y64          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.600    -1.420    memory_unit/num2display/nolabel_line42/clk_out1
    SLICE_X0Y64          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/spacing_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.157ns  (logic 0.320ns (14.816%)  route 1.837ns (85.184%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.837     2.112    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X13Y63         LUT6 (Prop_lut6_I5_O)        0.045     2.157 r  uart_basic_inst/uart_rx_blk/spacing_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.157    uart_basic_inst/uart_rx_blk/spacing_counter[0]_i_1_n_0
    SLICE_X13Y63         FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.841    -0.832    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X13Y63         FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.175ns  (logic 0.320ns (14.693%)  route 1.855ns (85.307%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.855     2.130    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X14Y63         LUT6 (Prop_lut6_I5_O)        0.045     2.175 r  uart_basic_inst/uart_rx_blk/spacing_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.175    uart_basic_inst/uart_rx_blk/spacing_counter[2]_i_1_n_0
    SLICE_X14Y63         FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.841    -0.832    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X14Y63         FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/spacing_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.296ns  (logic 0.320ns (13.919%)  route 1.976ns (86.081%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.976     2.251    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X13Y63         LUT6 (Prop_lut6_I5_O)        0.045     2.296 r  uart_basic_inst/uart_rx_blk/spacing_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.296    uart_basic_inst/uart_rx_blk/spacing_counter[1]_i_1_n_0
    SLICE_X13Y63         FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.841    -0.832    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X13Y63         FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/SQRT/y_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.343ns  (logic 0.320ns (13.642%)  route 2.023ns (86.358%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.637     1.912    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X2Y73          LUT1 (Prop_lut1_I0_O)        0.045     1.957 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         0.386     2.343    memory_unit/SQRT/SR[0]
    SLICE_X8Y72          FDRE                                         r  memory_unit/SQRT/y_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.833    -0.840    memory_unit/SQRT/clk_out1
    SLICE_X8Y72          FDRE                                         r  memory_unit/SQRT/y_reg[14]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/SQRT/y_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.503ns  (logic 0.320ns (12.768%)  route 2.183ns (87.232%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.637     1.912    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X2Y73          LUT1 (Prop_lut1_I0_O)        0.045     1.957 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         0.546     2.503    memory_unit/SQRT/SR[0]
    SLICE_X10Y73         FDRE                                         r  memory_unit/SQRT/y_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.831    -0.842    memory_unit/SQRT/clk_out1
    SLICE_X10Y73         FDRE                                         r  memory_unit/SQRT/y_reg[15]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/SQRT/y_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.503ns  (logic 0.320ns (12.768%)  route 2.183ns (87.232%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.637     1.912    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X2Y73          LUT1 (Prop_lut1_I0_O)        0.045     1.957 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         0.546     2.503    memory_unit/SQRT/SR[0]
    SLICE_X11Y73         FDRE                                         r  memory_unit/SQRT/y_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.831    -0.842    memory_unit/SQRT/clk_out1
    SLICE_X11Y73         FDRE                                         r  memory_unit/SQRT/y_reg[16]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/SQRT/y_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.503ns  (logic 0.320ns (12.768%)  route 2.183ns (87.232%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.637     1.912    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X2Y73          LUT1 (Prop_lut1_I0_O)        0.045     1.957 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         0.546     2.503    memory_unit/SQRT/SR[0]
    SLICE_X11Y73         FDRE                                         r  memory_unit/SQRT/y_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.831    -0.842    memory_unit/SQRT/clk_out1
    SLICE_X11Y73         FDRE                                         r  memory_unit/SQRT/y_reg[17]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/SQRT/y_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.503ns  (logic 0.320ns (12.768%)  route 2.183ns (87.232%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.637     1.912    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X2Y73          LUT1 (Prop_lut1_I0_O)        0.045     1.957 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         0.546     2.503    memory_unit/SQRT/SR[0]
    SLICE_X11Y73         FDRE                                         r  memory_unit/SQRT/y_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.831    -0.842    memory_unit/SQRT/clk_out1
    SLICE_X11Y73         FDRE                                         r  memory_unit/SQRT/y_reg[18]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/SQRT/y_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.503ns  (logic 0.320ns (12.768%)  route 2.183ns (87.232%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.637     1.912    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X2Y73          LUT1 (Prop_lut1_I0_O)        0.045     1.957 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         0.546     2.503    memory_unit/SQRT/SR[0]
    SLICE_X11Y73         FDRE                                         r  memory_unit/SQRT/y_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.831    -0.842    memory_unit/SQRT/clk_out1
    SLICE_X11Y73         FDRE                                         r  memory_unit/SQRT/y_reg[19]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/SQRT/y_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.503ns  (logic 0.320ns (12.768%)  route 2.183ns (87.232%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.637     1.912    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X2Y73          LUT1 (Prop_lut1_I0_O)        0.045     1.957 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         0.546     2.503    memory_unit/SQRT/SR[0]
    SLICE_X10Y73         FDRE                                         r  memory_unit/SQRT/y_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.831    -0.842    memory_unit/SQRT/clk_out1
    SLICE_X10Y73         FDRE                                         r  memory_unit/SQRT/y_reg[23]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay           197 Endpoints
Min Delay           197 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/num2display/nolabel_line42/shift_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.821ns  (logic 1.631ns (18.489%)  route 7.190ns (81.511%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           3.917     5.424    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X2Y73          LUT1 (Prop_lut1_I0_O)        0.124     5.548 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         3.273     8.821    memory_unit/num2display/nolabel_line42/SR[0]
    SLICE_X0Y65          FDRE                                         r  memory_unit/num2display/nolabel_line42/shift_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.599    -1.421    memory_unit/num2display/nolabel_line42/clk_out1
    SLICE_X0Y65          FDRE                                         r  memory_unit/num2display/nolabel_line42/shift_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/num2display/nolabel_line42/shift_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.821ns  (logic 1.631ns (18.489%)  route 7.190ns (81.511%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           3.917     5.424    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X2Y73          LUT1 (Prop_lut1_I0_O)        0.124     5.548 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         3.273     8.821    memory_unit/num2display/nolabel_line42/SR[0]
    SLICE_X0Y65          FDRE                                         r  memory_unit/num2display/nolabel_line42/shift_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.599    -1.421    memory_unit/num2display/nolabel_line42/clk_out1
    SLICE_X0Y65          FDRE                                         r  memory_unit/num2display/nolabel_line42/shift_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/num2display/nolabel_line42/shift_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.821ns  (logic 1.631ns (18.489%)  route 7.190ns (81.511%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           3.917     5.424    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X2Y73          LUT1 (Prop_lut1_I0_O)        0.124     5.548 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         3.273     8.821    memory_unit/num2display/nolabel_line42/SR[0]
    SLICE_X0Y65          FDRE                                         r  memory_unit/num2display/nolabel_line42/shift_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.599    -1.421    memory_unit/num2display/nolabel_line42/clk_out1
    SLICE_X0Y65          FDRE                                         r  memory_unit/num2display/nolabel_line42/shift_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/num2display/nolabel_line42/shift_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.821ns  (logic 1.631ns (18.489%)  route 7.190ns (81.511%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           3.917     5.424    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X2Y73          LUT1 (Prop_lut1_I0_O)        0.124     5.548 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         3.273     8.821    memory_unit/num2display/nolabel_line42/SR[0]
    SLICE_X0Y65          FDRE                                         r  memory_unit/num2display/nolabel_line42/shift_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.599    -1.421    memory_unit/num2display/nolabel_line42/clk_out1
    SLICE_X0Y65          FDRE                                         r  memory_unit/num2display/nolabel_line42/shift_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/num2display/divisor_freq/clkout_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.817ns  (logic 1.631ns (18.499%)  route 7.186ns (81.502%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           3.917     5.424    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X2Y73          LUT1 (Prop_lut1_I0_O)        0.124     5.548 f  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         3.269     8.817    memory_unit/num2display/divisor_freq/SR[0]
    SLICE_X1Y65          FDCE                                         f  memory_unit/num2display/divisor_freq/clkout_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.599    -1.421    memory_unit/num2display/divisor_freq/clk_out1
    SLICE_X1Y65          FDCE                                         r  memory_unit/num2display/divisor_freq/clkout_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/num2display/divisor_freq/counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.817ns  (logic 1.631ns (18.499%)  route 7.186ns (81.502%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           3.917     5.424    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X2Y73          LUT1 (Prop_lut1_I0_O)        0.124     5.548 f  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         3.269     8.817    memory_unit/num2display/divisor_freq/SR[0]
    SLICE_X1Y65          FDCE                                         f  memory_unit/num2display/divisor_freq/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.599    -1.421    memory_unit/num2display/divisor_freq/clk_out1
    SLICE_X1Y65          FDCE                                         r  memory_unit/num2display/divisor_freq/counter_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/num2display/divisor_freq/counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.817ns  (logic 1.631ns (18.499%)  route 7.186ns (81.502%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           3.917     5.424    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X2Y73          LUT1 (Prop_lut1_I0_O)        0.124     5.548 f  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         3.269     8.817    memory_unit/num2display/divisor_freq/SR[0]
    SLICE_X1Y65          FDCE                                         f  memory_unit/num2display/divisor_freq/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.599    -1.421    memory_unit/num2display/divisor_freq/clk_out1
    SLICE_X1Y65          FDCE                                         r  memory_unit/num2display/divisor_freq/counter_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/num2display/divisor_freq/counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.817ns  (logic 1.631ns (18.499%)  route 7.186ns (81.502%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           3.917     5.424    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X2Y73          LUT1 (Prop_lut1_I0_O)        0.124     5.548 f  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         3.269     8.817    memory_unit/num2display/divisor_freq/SR[0]
    SLICE_X1Y65          FDCE                                         f  memory_unit/num2display/divisor_freq/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.599    -1.421    memory_unit/num2display/divisor_freq/clk_out1
    SLICE_X1Y65          FDCE                                         r  memory_unit/num2display/divisor_freq/counter_reg[4]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/num2display/nolabel_line42/bcd_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.679ns  (logic 1.631ns (18.792%)  route 7.048ns (81.208%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           3.917     5.424    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X2Y73          LUT1 (Prop_lut1_I0_O)        0.124     5.548 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         3.131     8.679    memory_unit/num2display/nolabel_line42/SR[0]
    SLICE_X0Y64          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.600    -1.420    memory_unit/num2display/nolabel_line42/clk_out1
    SLICE_X0Y64          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/num2display/nolabel_line42/bcd_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.679ns  (logic 1.631ns (18.792%)  route 7.048ns (81.208%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           3.917     5.424    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X2Y73          LUT1 (Prop_lut1_I0_O)        0.124     5.548 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         3.131     8.679    memory_unit/num2display/nolabel_line42/SR[0]
    SLICE_X0Y64          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         1.600    -1.420    memory_unit/num2display/nolabel_line42/clk_out1
    SLICE_X0Y64          FDRE                                         r  memory_unit/num2display/nolabel_line42/bcd_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/spacing_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.157ns  (logic 0.320ns (14.816%)  route 1.837ns (85.184%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.837     2.112    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X13Y63         LUT6 (Prop_lut6_I5_O)        0.045     2.157 r  uart_basic_inst/uart_rx_blk/spacing_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.157    uart_basic_inst/uart_rx_blk/spacing_counter[0]_i_1_n_0
    SLICE_X13Y63         FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.841    -0.832    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X13Y63         FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.175ns  (logic 0.320ns (14.693%)  route 1.855ns (85.307%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.855     2.130    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X14Y63         LUT6 (Prop_lut6_I5_O)        0.045     2.175 r  uart_basic_inst/uart_rx_blk/spacing_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.175    uart_basic_inst/uart_rx_blk/spacing_counter[2]_i_1_n_0
    SLICE_X14Y63         FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.841    -0.832    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X14Y63         FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/spacing_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.296ns  (logic 0.320ns (13.919%)  route 1.976ns (86.081%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.976     2.251    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X13Y63         LUT6 (Prop_lut6_I5_O)        0.045     2.296 r  uart_basic_inst/uart_rx_blk/spacing_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.296    uart_basic_inst/uart_rx_blk/spacing_counter[1]_i_1_n_0
    SLICE_X13Y63         FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.841    -0.832    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X13Y63         FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/SQRT/y_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.343ns  (logic 0.320ns (13.642%)  route 2.023ns (86.358%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.637     1.912    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X2Y73          LUT1 (Prop_lut1_I0_O)        0.045     1.957 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         0.386     2.343    memory_unit/SQRT/SR[0]
    SLICE_X8Y72          FDRE                                         r  memory_unit/SQRT/y_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.833    -0.840    memory_unit/SQRT/clk_out1
    SLICE_X8Y72          FDRE                                         r  memory_unit/SQRT/y_reg[14]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/SQRT/y_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.503ns  (logic 0.320ns (12.768%)  route 2.183ns (87.232%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.637     1.912    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X2Y73          LUT1 (Prop_lut1_I0_O)        0.045     1.957 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         0.546     2.503    memory_unit/SQRT/SR[0]
    SLICE_X10Y73         FDRE                                         r  memory_unit/SQRT/y_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.831    -0.842    memory_unit/SQRT/clk_out1
    SLICE_X10Y73         FDRE                                         r  memory_unit/SQRT/y_reg[15]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/SQRT/y_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.503ns  (logic 0.320ns (12.768%)  route 2.183ns (87.232%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.637     1.912    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X2Y73          LUT1 (Prop_lut1_I0_O)        0.045     1.957 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         0.546     2.503    memory_unit/SQRT/SR[0]
    SLICE_X11Y73         FDRE                                         r  memory_unit/SQRT/y_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.831    -0.842    memory_unit/SQRT/clk_out1
    SLICE_X11Y73         FDRE                                         r  memory_unit/SQRT/y_reg[16]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/SQRT/y_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.503ns  (logic 0.320ns (12.768%)  route 2.183ns (87.232%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.637     1.912    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X2Y73          LUT1 (Prop_lut1_I0_O)        0.045     1.957 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         0.546     2.503    memory_unit/SQRT/SR[0]
    SLICE_X11Y73         FDRE                                         r  memory_unit/SQRT/y_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.831    -0.842    memory_unit/SQRT/clk_out1
    SLICE_X11Y73         FDRE                                         r  memory_unit/SQRT/y_reg[17]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/SQRT/y_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.503ns  (logic 0.320ns (12.768%)  route 2.183ns (87.232%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.637     1.912    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X2Y73          LUT1 (Prop_lut1_I0_O)        0.045     1.957 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         0.546     2.503    memory_unit/SQRT/SR[0]
    SLICE_X11Y73         FDRE                                         r  memory_unit/SQRT/y_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.831    -0.842    memory_unit/SQRT/clk_out1
    SLICE_X11Y73         FDRE                                         r  memory_unit/SQRT/y_reg[18]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/SQRT/y_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.503ns  (logic 0.320ns (12.768%)  route 2.183ns (87.232%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.637     1.912    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X2Y73          LUT1 (Prop_lut1_I0_O)        0.045     1.957 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         0.546     2.503    memory_unit/SQRT/SR[0]
    SLICE_X11Y73         FDRE                                         r  memory_unit/SQRT/y_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.831    -0.842    memory_unit/SQRT/clk_out1
    SLICE_X11Y73         FDRE                                         r  memory_unit/SQRT/y_reg[19]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/SQRT/y_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.503ns  (logic 0.320ns (12.768%)  route 2.183ns (87.232%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.637     1.912    memory_unit/num2display/nolabel_line42/reset_n_IBUF
    SLICE_X2Y73          LUT1 (Prop_lut1_I0_O)        0.045     1.957 r  memory_unit/num2display/nolabel_line42/clk100MHZ_i_1/O
                         net (fo=196, routed)         0.546     2.503    memory_unit/SQRT/SR[0]
    SLICE_X10Y73         FDRE                                         r  memory_unit/SQRT/y_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=373, routed)         0.831    -0.842    memory_unit/SQRT/clk_out1
    SLICE_X10Y73         FDRE                                         r  memory_unit/SQRT/y_reg[23]/C





