vsim work.test
# vsim work.test 
# Start time: 12:51:37 on Feb 29,2024
# Loading work.test
vlog -nologo -work /home/nikita/work -pedanticerrors -qlint -timescale=1ps/1ps -vlog01compat {/home/nikita/Ucheba/6 sem/MCST/Proga/test.v}
# Start time: 12:52:18 on Feb 29,2024
# vlog -reportprogress 300 -nologo -work /home/nikita/work -pedanticerrors -qlint -timescale=1ps/1ps -vlog01compat /home/nikita/Ucheba/6 sem/MCST/Proga/test.v 
# -- Compiling module is_even
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 12:52:18 on Feb 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -nologo -work /home/nikita/work -pedanticerrors -qlint -timescale=1ps/1ps -vlog01compat {/home/nikita/Ucheba/6 sem/MCST/Proga/test.v}
# Start time: 12:52:20 on Feb 29,2024
# vlog -reportprogress 300 -nologo -work /home/nikita/work -pedanticerrors -qlint -timescale=1ps/1ps -vlog01compat /home/nikita/Ucheba/6 sem/MCST/Proga/test.v 
# -- Compiling module is_even
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 12:52:20 on Feb 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -nologo -work /home/nikita/work -pedanticerrors -qlint -timescale=1ps/1ps -vlog01compat {/home/nikita/Ucheba/6 sem/MCST/Proga/is_even.v}
# Start time: 12:52:23 on Feb 29,2024
# vlog -reportprogress 300 -nologo -work /home/nikita/work -pedanticerrors -qlint -timescale=1ps/1ps -vlog01compat /home/nikita/Ucheba/6 sem/MCST/Proga/is_even.v 
# -- Compiling module is_even
# 
# Top level modules:
# 	is_even
# End time: 12:52:23 on Feb 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.top
# End time: 12:52:30 on Feb 29,2024, Elapsed time: 0:00:53
# Errors: 0, Warnings: 0
# vsim work.top 
# Start time: 12:52:30 on Feb 29,2024
# Loading work.top
# Loading work.is_even
# Load canceled
add wave -position insertpoint sim:/top/*
# Load canceled
run
run
add watch \
sim:/top/num_test 
vlog -nologo -work /home/nikita/work -pedanticerrors -qlint -timescale=1ps/1ps -vlog01compat {/home/nikita/Ucheba/6 sem/MCST/Proga/is_even.v}
# Start time: 12:56:14 on Feb 29,2024
# vlog -reportprogress 300 -nologo -work /home/nikita/work -pedanticerrors -qlint -timescale=1ps/1ps -vlog01compat /home/nikita/Ucheba/6 sem/MCST/Proga/is_even.v 
# -- Compiling module is_even
# 
# Top level modules:
# 	is_even
# End time: 12:56:14 on Feb 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.test
# End time: 12:56:18 on Feb 29,2024, Elapsed time: 0:03:48
# Errors: 0, Warnings: 0
# vsim work.test 
# Start time: 12:56:18 on Feb 29,2024
# Loading work.test
add wave -position insertpoint sim:/test/*
vlog -work {/home/nikita/Ucheba/6 sem/MCST/Proga/work} -refresh -force_refresh
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:57:01 on Feb 29,2024
# vlog -reportprogress 300 -work /home/nikita/Ucheba/6 sem/MCST/Proga/work -refresh -force_refresh 
# -- Refreshing module is_even
# -- Refreshing module test
# -- Refreshing module top
# End time: 12:57:01 on Feb 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work {/home/nikita/Ucheba/6 sem/MCST/Proga/work} -refresh -force_refresh
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:57:01 on Feb 29,2024
# vcom -reportprogress 300 -work /home/nikita/Ucheba/6 sem/MCST/Proga/work -refresh -force_refresh 
# -- Skipping module is_even
# -- Skipping module test
# -- Skipping module top
# End time: 12:57:01 on Feb 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -nologo -work /home/nikita/work -pedanticerrors -qlint -timescale=1ps/1ps -vlog01compat {/home/nikita/Ucheba/6 sem/MCST/Proga/test.v}
# Start time: 12:57:07 on Feb 29,2024
# vlog -reportprogress 300 -nologo -work /home/nikita/work -pedanticerrors -qlint -timescale=1ps/1ps -vlog01compat /home/nikita/Ucheba/6 sem/MCST/Proga/test.v 
# -- Compiling module is_even
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 12:57:07 on Feb 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -nologo -work /home/nikita/work -pedanticerrors -qlint -timescale=1ps/1ps -vlog01compat {/home/nikita/Ucheba/6 sem/MCST/Proga/is_even.v}
# Start time: 12:57:08 on Feb 29,2024
# vlog -reportprogress 300 -nologo -work /home/nikita/work -pedanticerrors -qlint -timescale=1ps/1ps -vlog01compat /home/nikita/Ucheba/6 sem/MCST/Proga/is_even.v 
# -- Compiling module is_even
# 
# Top level modules:
# 	is_even
# End time: 12:57:08 on Feb 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run
vlog -nologo -work /home/nikita/work -pedanticerrors -qlint -timescale=1ps/1ps -vlog01compat {/home/nikita/Ucheba/6 sem/MCST/Proga/test.v}
# Start time: 12:57:33 on Feb 29,2024
# vlog -reportprogress 300 -nologo -work /home/nikita/work -pedanticerrors -qlint -timescale=1ps/1ps -vlog01compat /home/nikita/Ucheba/6 sem/MCST/Proga/test.v 
# -- Compiling module is_even
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 12:57:33 on Feb 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.top
# End time: 12:57:37 on Feb 29,2024, Elapsed time: 0:01:19
# Errors: 0, Warnings: 0
# vsim work.top 
# Start time: 12:57:37 on Feb 29,2024
# Loading work.top
# Loading work.is_even
add wave -position insertpoint sim:/top/test_even/*
add wave -position insertpoint sim:/top/*
run
run
vlog -nologo -work /home/nikita/work -pedanticerrors -qlint -timescale=1ps/1ps -vlog01compat {/home/nikita/Ucheba/6 sem/MCST/Proga/is_even.v}
# Start time: 13:00:08 on Feb 29,2024
# vlog -reportprogress 300 -nologo -work /home/nikita/work -pedanticerrors -qlint -timescale=1ps/1ps -vlog01compat /home/nikita/Ucheba/6 sem/MCST/Proga/is_even.v 
# -- Compiling module is_even
# 
# Top level modules:
# 	is_even
# End time: 13:00:08 on Feb 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -nologo -work /home/nikita/work -pedanticerrors -qlint -timescale=1ps/1ps -vlog01compat {/home/nikita/Ucheba/6 sem/MCST/Proga/test.v}
# Start time: 13:00:12 on Feb 29,2024
# vlog -reportprogress 300 -nologo -work /home/nikita/work -pedanticerrors -qlint -timescale=1ps/1ps -vlog01compat /home/nikita/Ucheba/6 sem/MCST/Proga/test.v 
# -- Compiling module is_even
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 13:00:12 on Feb 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.top
# End time: 13:00:15 on Feb 29,2024, Elapsed time: 0:02:38
# Errors: 0, Warnings: 0
# vsim work.top 
# Start time: 13:00:15 on Feb 29,2024
# Loading work.top
# Loading work.is_even
run
add wave -position insertpoint sim:/top/*
run
run
vlog -nologo -work /home/nikita/work -pedanticerrors -qlint -timescale=1ps/1ps -vlog01compat {/home/nikita/Ucheba/6 sem/MCST/Proga/is_even.v}
# Start time: 13:02:04 on Feb 29,2024
# vlog -reportprogress 300 -nologo -work /home/nikita/work -pedanticerrors -qlint -timescale=1ps/1ps -vlog01compat /home/nikita/Ucheba/6 sem/MCST/Proga/is_even.v 
# -- Compiling module is_even
# 
# Top level modules:
# 	is_even
# End time: 13:02:04 on Feb 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.top
# End time: 13:02:11 on Feb 29,2024, Elapsed time: 0:01:56
# Errors: 0, Warnings: 0
# vsim work.top 
# Start time: 13:02:11 on Feb 29,2024
# Loading work.top
# Loading work.is_even
run
add wave -position insertpoint sim:/top/*
run
add dataflow sim:/top/test_even/*
# WARNING: No extended dataflow license exists
vsim work.top
# End time: 13:05:32 on Feb 29,2024, Elapsed time: 0:03:21
# Errors: 0, Warnings: 0
# vsim work.top 
# Start time: 13:05:32 on Feb 29,2024
# Loading work.top
# ** Error: (vsim-3033) Instantiation of 'is_even' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /top File: /home/nikita/Ucheba/6 sem/MCST/Proga/test.v Line: 15
#         Searched libraries:
#             /home/nikita/Ucheba/6 sem/MCST/Proga/work
# Error loading design
# End time: 13:05:32 on Feb 29,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -nologo -work /home/nikita/work -pedanticerrors -qlint -timescale=1ps/1ps -vlog01compat {/home/nikita/Ucheba/6 sem/MCST/Proga/test.v}
# Start time: 13:05:37 on Feb 29,2024
# vlog -reportprogress 300 -nologo -work /home/nikita/work -pedanticerrors -qlint -timescale=1ps/1ps -vlog01compat /home/nikita/Ucheba/6 sem/MCST/Proga/test.v 
# -- Compiling module is_even
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 13:05:37 on Feb 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {/home/nikita/Ucheba/6 sem/MCST/Proga/is_even.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:05:47 on Feb 29,2024
# vlog -reportprogress 300 -work work /home/nikita/Ucheba/6 sem/MCST/Proga/is_even.v 
# -- Compiling module is_even
# 
# Top level modules:
# 	is_even
# End time: 13:05:47 on Feb 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {/home/nikita/Ucheba/6 sem/MCST/Proga/is_even.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:05:49 on Feb 29,2024
# vlog -reportprogress 300 -work work /home/nikita/Ucheba/6 sem/MCST/Proga/is_even.v 
# -- Compiling module is_even
# 
# Top level modules:
# 	is_even
# End time: 13:05:49 on Feb 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.top
# vsim work.top 
# Start time: 13:05:56 on Feb 29,2024
# Loading work.top
# Loading work.is_even
add wave -position insertpoint sim:/top/*
run
vlog -reportprogress 300 -work work {/home/nikita/Ucheba/6 sem/MCST/Proga/decypher.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:12:19 on Feb 29,2024
# vlog -reportprogress 300 -work work /home/nikita/Ucheba/6 sem/MCST/Proga/decypher.v 
# -- Compiling module decypher
# 
# Top level modules:
# 	decypher
# End time: 13:12:19 on Feb 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {/home/nikita/Ucheba/6 sem/MCST/Proga/test_decypher.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:12:23 on Feb 29,2024
# vlog -reportprogress 300 -work work /home/nikita/Ucheba/6 sem/MCST/Proga/test_decypher.v 
# -- Compiling module decypher
# -- Compiling module top
# 
# Top level modules:
# 	decypher
# 	top
# End time: 13:12:23 on Feb 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.decypher
# End time: 13:12:27 on Feb 29,2024, Elapsed time: 0:06:31
# Errors: 0, Warnings: 0
# vsim work.decypher 
# Start time: 13:12:27 on Feb 29,2024
# Loading work.decypher
add wave -position insertpoint sim:/decypher/*
run
run
vlog -work work {/home/nikita/Ucheba/6 sem/MCST/Proga/decypher.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:13:25 on Feb 29,2024
# vlog -reportprogress 300 -work work /home/nikita/Ucheba/6 sem/MCST/Proga/decypher.v 
# -- Compiling module decypher
# 
# Top level modules:
# 	decypher
# End time: 13:13:25 on Feb 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {/home/nikita/Ucheba/6 sem/MCST/Proga/test_decypher.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:13:33 on Feb 29,2024
# vlog -reportprogress 300 -work work /home/nikita/Ucheba/6 sem/MCST/Proga/test_decypher.v 
# -- Compiling module decypher
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 13:13:33 on Feb 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {/home/nikita/Ucheba/6 sem/MCST/Proga/test_decypher.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:13:37 on Feb 29,2024
# vlog -reportprogress 300 -work work /home/nikita/Ucheba/6 sem/MCST/Proga/test_decypher.v 
# -- Compiling module decypher
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 13:13:37 on Feb 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.top
# End time: 13:13:44 on Feb 29,2024, Elapsed time: 0:01:17
# Errors: 0, Warnings: 0
# vsim work.top 
# Start time: 13:13:44 on Feb 29,2024
# Loading work.top
# Loading work.decypher
add wave -position insertpoint sim:/top/test_decypher/*
run
run
run
vlog -work work {/home/nikita/Ucheba/6 sem/MCST/Proga/decypher.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:15:34 on Feb 29,2024
# vlog -reportprogress 300 -work work /home/nikita/Ucheba/6 sem/MCST/Proga/decypher.v 
# -- Compiling module decypher
# 
# Top level modules:
# 	decypher
# End time: 13:15:34 on Feb 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work {/home/nikita/Ucheba/6 sem/MCST/Proga/test_decypher.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:15:35 on Feb 29,2024
# vlog -reportprogress 300 -work work /home/nikita/Ucheba/6 sem/MCST/Proga/test_decypher.v 
# -- Compiling module decypher
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 13:15:35 on Feb 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.top
# End time: 13:15:36 on Feb 29,2024, Elapsed time: 0:01:52
# Errors: 0, Warnings: 0
# vsim work.top 
# Start time: 13:15:36 on Feb 29,2024
# Loading work.top
# Loading work.decypher
run
add wave -position insertpoint sim:/top/*
run
run
run
vlog -work work {/home/nikita/Ucheba/6 sem/MCST/Proga/decypher.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:17:07 on Feb 29,2024
# vlog -reportprogress 300 -work work /home/nikita/Ucheba/6 sem/MCST/Proga/decypher.v 
# -- Compiling module decypher
# 
# Top level modules:
# 	decypher
# End time: 13:17:07 on Feb 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work {/home/nikita/Ucheba/6 sem/MCST/Proga/test_decypher.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:17:09 on Feb 29,2024
# vlog -reportprogress 300 -work work /home/nikita/Ucheba/6 sem/MCST/Proga/test_decypher.v 
# -- Compiling module decypher
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 13:17:09 on Feb 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.top
# End time: 13:17:10 on Feb 29,2024, Elapsed time: 0:01:34
# Errors: 0, Warnings: 0
# vsim work.top 
# Start time: 13:17:10 on Feb 29,2024
# Loading work.top
# Loading work.decypher
add wave -position insertpoint sim:/top/*
run
vlog -reportprogress 300 -work work {/home/nikita/Ucheba/6 sem/MCST/Proga/decypher.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:18:16 on Feb 29,2024
# vlog -reportprogress 300 -work work /home/nikita/Ucheba/6 sem/MCST/Proga/decypher.v 
# -- Compiling module decypher
# 
# Top level modules:
# 	decypher
# End time: 13:18:16 on Feb 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.top
# End time: 13:18:20 on Feb 29,2024, Elapsed time: 0:01:10
# Errors: 0, Warnings: 0
# vsim work.top 
# Start time: 13:18:20 on Feb 29,2024
# Loading work.top
# Loading work.decypher
add wave -position insertpoint sim:/top/*
run
vlog -reportprogress 300 -work work {/home/nikita/Ucheba/6 sem/MCST/Proga/reverse_decypher.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:54:35 on Feb 29,2024
# vlog -reportprogress 300 -work work /home/nikita/Ucheba/6 sem/MCST/Proga/reverse_decypher.v 
# -- Compiling module reverse_decypher
# 
# Top level modules:
# 	reverse_decypher
# End time: 13:54:35 on Feb 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {/home/nikita/Ucheba/6 sem/MCST/Proga/test_reverse_decypher.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:54:41 on Feb 29,2024
# vlog -reportprogress 300 -work work /home/nikita/Ucheba/6 sem/MCST/Proga/test_reverse_decypher.v 
# -- Compiling module reverse_decypher
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 13:54:41 on Feb 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.top
# End time: 13:54:46 on Feb 29,2024, Elapsed time: 0:36:26
# Errors: 0, Warnings: 0
# vsim work.top 
# Start time: 13:54:46 on Feb 29,2024
# Loading work.top
# Loading work.reverse_decypher
add wave -position insertpoint sim:/top/*
run
vlog -reportprogress 300 -work work {/home/nikita/Ucheba/6 sem/MCST/Proga/decypher.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:57:15 on Feb 29,2024
# vlog -reportprogress 300 -work work /home/nikita/Ucheba/6 sem/MCST/Proga/decypher.v 
# -- Compiling module decypher
# 
# Top level modules:
# 	decypher
# End time: 13:57:15 on Feb 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {/home/nikita/Ucheba/6 sem/MCST/Proga/reverse_decypher.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:57:17 on Feb 29,2024
# vlog -reportprogress 300 -work work /home/nikita/Ucheba/6 sem/MCST/Proga/reverse_decypher.v 
# -- Compiling module reverse_decypher
# 
# Top level modules:
# 	reverse_decypher
# End time: 13:57:17 on Feb 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {/home/nikita/Ucheba/6 sem/MCST/Proga/test_reverse_decypher.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:57:19 on Feb 29,2024
# vlog -reportprogress 300 -work work /home/nikita/Ucheba/6 sem/MCST/Proga/test_reverse_decypher.v 
# -- Compiling module reverse_decypher
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 13:57:19 on Feb 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.top
# End time: 13:57:22 on Feb 29,2024, Elapsed time: 0:02:36
# Errors: 0, Warnings: 0
# vsim work.top 
# Start time: 13:57:22 on Feb 29,2024
# Loading work.top
# Loading work.reverse_decypher
add wave -position insertpoint sim:/top/*
run
run
vsim work.top
# End time: 13:58:21 on Feb 29,2024, Elapsed time: 0:00:59
# Errors: 0, Warnings: 0
# vsim work.top 
# Start time: 13:58:21 on Feb 29,2024
# Loading work.top
# Loading work.reverse_decypher
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
# Next activity is in 5 ns.
step
step
step
step
# Next activity is in 5 ns.
step
step
step
step
# Next activity is in 5 ns.
step
step
step
step
# Next activity is in 5 ns.
run
add wave -position insertpoint sim:/top/*
run
vsim work.top
# End time: 14:01:17 on Feb 29,2024, Elapsed time: 0:02:56
# Errors: 0, Warnings: 0
# vsim work.top 
# Start time: 14:01:17 on Feb 29,2024
# Loading work.top
# Loading work.reverse_decypher
add wave -position insertpoint sim:/top/*
run
vlog -work work {/home/nikita/Ucheba/6 sem/MCST/Proga/reverse_decypher.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:03:47 on Feb 29,2024
# vlog -reportprogress 300 -work work /home/nikita/Ucheba/6 sem/MCST/Proga/reverse_decypher.v 
# -- Compiling module reverse_decypher
# 
# Top level modules:
# 	reverse_decypher
# End time: 14:03:47 on Feb 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work {/home/nikita/Ucheba/6 sem/MCST/Proga/test_reverse_decypher.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:03:50 on Feb 29,2024
# vlog -reportprogress 300 -work work /home/nikita/Ucheba/6 sem/MCST/Proga/test_reverse_decypher.v 
# -- Compiling module reverse_decypher
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 14:03:50 on Feb 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {/home/nikita/Ucheba/6 sem/MCST/Proga/reverse_decypher.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:04:02 on Feb 29,2024
# vlog -reportprogress 300 -work work /home/nikita/Ucheba/6 sem/MCST/Proga/reverse_decypher.v 
# -- Compiling module reverse_decypher
# 
# Top level modules:
# 	reverse_decypher
# End time: 14:04:02 on Feb 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {/home/nikita/Ucheba/6 sem/MCST/Proga/test_reverse_decypher.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:04:03 on Feb 29,2024
# vlog -reportprogress 300 -work work /home/nikita/Ucheba/6 sem/MCST/Proga/test_reverse_decypher.v 
# -- Compiling module reverse_decypher
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 14:04:03 on Feb 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.top
# End time: 14:04:13 on Feb 29,2024, Elapsed time: 0:02:56
# Errors: 0, Warnings: 0
# vsim work.top 
# Start time: 14:04:13 on Feb 29,2024
# Loading work.top
# Loading work.reverse_decypher
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'result'.
#    Time: 0 ns  Iteration: 0  Instance: /top/test_decypher File: /home/nikita/Ucheba/6 sem/MCST/Proga/test_reverse_decypher.v Line: 23
# Error loading design
# End time: 14:04:14 on Feb 29,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vlog -work work {/home/nikita/Ucheba/6 sem/MCST/Proga/reverse_decypher.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:04:18 on Feb 29,2024
# vlog -reportprogress 300 -work work /home/nikita/Ucheba/6 sem/MCST/Proga/reverse_decypher.v 
# -- Compiling module reverse_decypher
# 
# Top level modules:
# 	reverse_decypher
# End time: 14:04:18 on Feb 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work {/home/nikita/Ucheba/6 sem/MCST/Proga/test_reverse_decypher.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:04:20 on Feb 29,2024
# vlog -reportprogress 300 -work work /home/nikita/Ucheba/6 sem/MCST/Proga/test_reverse_decypher.v 
# -- Compiling module reverse_decypher
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 14:04:20 on Feb 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.top
# vsim work.top 
# Start time: 14:04:22 on Feb 29,2024
# Loading work.top
# Loading work.reverse_decypher
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'result'.
#    Time: 0 ns  Iteration: 0  Instance: /top/test_decypher File: /home/nikita/Ucheba/6 sem/MCST/Proga/test_reverse_decypher.v Line: 23
# Error loading design
# End time: 14:04:22 on Feb 29,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.top
# vsim work.top 
# Start time: 14:04:31 on Feb 29,2024
# Loading work.top
# Loading work.reverse_decypher
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'result'.
#    Time: 0 ns  Iteration: 0  Instance: /top/test_decypher File: /home/nikita/Ucheba/6 sem/MCST/Proga/test_reverse_decypher.v Line: 23
# Error loading design
# End time: 14:04:31 on Feb 29,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.top
# vsim work.top 
# Start time: 14:04:33 on Feb 29,2024
# Loading work.top
# Loading work.reverse_decypher
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'result'.
#    Time: 0 ns  Iteration: 0  Instance: /top/test_decypher File: /home/nikita/Ucheba/6 sem/MCST/Proga/test_reverse_decypher.v Line: 23
# Error loading design
# End time: 14:04:33 on Feb 29,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -work work {/home/nikita/Ucheba/6 sem/MCST/Proga/reverse_decypher.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:04:35 on Feb 29,2024
# vlog -reportprogress 300 -work work /home/nikita/Ucheba/6 sem/MCST/Proga/reverse_decypher.v 
# -- Compiling module reverse_decypher
# 
# Top level modules:
# 	reverse_decypher
# End time: 14:04:35 on Feb 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {/home/nikita/Ucheba/6 sem/MCST/Proga/reverse_decypher.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:11:44 on Feb 29,2024
# vlog -reportprogress 300 -work work /home/nikita/Ucheba/6 sem/MCST/Proga/reverse_decypher.v 
# -- Compiling module reverse_decypher
# 
# Top level modules:
# 	reverse_decypher
# End time: 14:11:44 on Feb 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {/home/nikita/Ucheba/6 sem/MCST/Proga/test_reverse_decypher.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:11:45 on Feb 29,2024
# vlog -reportprogress 300 -work work /home/nikita/Ucheba/6 sem/MCST/Proga/test_reverse_decypher.v 
# -- Compiling module reverse_decypher
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 14:11:45 on Feb 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.top
# vsim work.top 
# Start time: 14:11:48 on Feb 29,2024
# Loading work.top
# Loading work.reverse_decypher
add wave -position insertpoint sim:/top/*
run
vlog -reportprogress 300 -work work {/home/nikita/Ucheba/6 sem/MCST/Proga/reverse_decypher.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:13:27 on Feb 29,2024
# vlog -reportprogress 300 -work work /home/nikita/Ucheba/6 sem/MCST/Proga/reverse_decypher.v 
# -- Compiling module reverse_decypher
# 
# Top level modules:
# 	reverse_decypher
# End time: 14:13:27 on Feb 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {/home/nikita/Ucheba/6 sem/MCST/Proga/test_reverse_decypher.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:13:29 on Feb 29,2024
# vlog -reportprogress 300 -work work /home/nikita/Ucheba/6 sem/MCST/Proga/test_reverse_decypher.v 
# -- Compiling module reverse_decypher
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 14:13:29 on Feb 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {/home/nikita/Ucheba/6 sem/MCST/Proga/reverse_decypher.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:13:42 on Feb 29,2024
# vlog -reportprogress 300 -work work /home/nikita/Ucheba/6 sem/MCST/Proga/reverse_decypher.v 
# -- Compiling module reverse_decypher
# 
# Top level modules:
# 	reverse_decypher
# End time: 14:13:42 on Feb 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {/home/nikita/Ucheba/6 sem/MCST/Proga/test_reverse_decypher.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:13:43 on Feb 29,2024
# vlog -reportprogress 300 -work work /home/nikita/Ucheba/6 sem/MCST/Proga/test_reverse_decypher.v 
# -- Compiling module reverse_decypher
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 14:13:43 on Feb 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
add wave -position insertpoint sim:/top/*
add wave -position insertpoint sim:/top/*
run
vsim work.top
# End time: 14:14:11 on Feb 29,2024, Elapsed time: 0:02:23
# Errors: 0, Warnings: 0
# vsim work.top 
# Start time: 14:14:11 on Feb 29,2024
# Loading work.top
# Loading work.reverse_decypher
add wave -position insertpoint sim:/top/*
run
add wave -position insertpoint sim:/top/test_decypher/*
vsim work.top
# End time: 14:15:06 on Feb 29,2024, Elapsed time: 0:00:55
# Errors: 0, Warnings: 0
# vsim work.top 
# Start time: 14:15:06 on Feb 29,2024
# Loading work.top
# Loading work.reverse_decypher
add wave -position insertpoint sim:/top/*
add wave -position insertpoint sim:/top/test_decypher/*
run
vlog -reportprogress 300 -work work {/home/nikita/Ucheba/6 sem/MCST/Proga/reverse_decypher.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:17:49 on Feb 29,2024
# vlog -reportprogress 300 -work work /home/nikita/Ucheba/6 sem/MCST/Proga/reverse_decypher.v 
# -- Compiling module reverse_decypher
# 
# Top level modules:
# 	reverse_decypher
# End time: 14:17:49 on Feb 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {/home/nikita/Ucheba/6 sem/MCST/Proga/test_reverse_decypher.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:17:50 on Feb 29,2024
# vlog -reportprogress 300 -work work /home/nikita/Ucheba/6 sem/MCST/Proga/test_reverse_decypher.v 
# -- Compiling module reverse_decypher
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 14:17:50 on Feb 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {/home/nikita/Ucheba/6 sem/MCST/Proga/reverse_decypher.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:17:52 on Feb 29,2024
# vlog -reportprogress 300 -work work /home/nikita/Ucheba/6 sem/MCST/Proga/reverse_decypher.v 
# -- Compiling module reverse_decypher
# 
# Top level modules:
# 	reverse_decypher
# End time: 14:17:53 on Feb 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.top
# End time: 14:17:55 on Feb 29,2024, Elapsed time: 0:02:49
# Errors: 0, Warnings: 0
# vsim work.top 
# Start time: 14:17:55 on Feb 29,2024
# Loading work.top
# Loading work.reverse_decypher
add wave -position insertpoint sim:/top/*
add wave -position insertpoint sim:/top/test_decypher/*
run
vlog -reportprogress 300 -work work {/home/nikita/Ucheba/6 sem/MCST/Proga/reverse_decypher.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:18:36 on Feb 29,2024
# vlog -reportprogress 300 -work work /home/nikita/Ucheba/6 sem/MCST/Proga/reverse_decypher.v 
# -- Compiling module reverse_decypher
# 
# Top level modules:
# 	reverse_decypher
# End time: 14:18:36 on Feb 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.top
# End time: 14:18:46 on Feb 29,2024, Elapsed time: 0:00:51
# Errors: 0, Warnings: 0
# vsim work.top 
# Start time: 14:18:46 on Feb 29,2024
# Loading work.top
# Loading work.reverse_decypher
add wave -position insertpoint sim:/top/*
add wave -position insertpoint sim:/top/test_decypher/*
run
vlog -reportprogress 300 -work work {/home/nikita/Ucheba/6 sem/MCST/Proga/priority_decypher.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:35:31 on Feb 29,2024
# vlog -reportprogress 300 -work work /home/nikita/Ucheba/6 sem/MCST/Proga/priority_decypher.v 
# -- Compiling module priority_decypher
# 
# Top level modules:
# 	priority_decypher
# End time: 14:35:31 on Feb 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {/home/nikita/Ucheba/6 sem/MCST/Proga/test_priority_decypher copy.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:35:32 on Feb 29,2024
# vlog -reportprogress 300 -work work /home/nikita/Ucheba/6 sem/MCST/Proga/test_priority_decypher copy.v 
# -- Compiling module priority_decypher
# -- Compiling module top
# 
# Top level modules:
# 	priority_decypher
# 	top
# End time: 14:35:32 on Feb 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.top
# End time: 14:35:36 on Feb 29,2024, Elapsed time: 0:16:50
# Errors: 0, Warnings: 0
# vsim work.top 
# Start time: 14:35:36 on Feb 29,2024
# Loading work.top
# Loading work.reverse_decypher
add wave -position insertpoint sim:/top/*
add wave -position insertpoint sim:/top/test_decypher/*
run
vlog -reportprogress 300 -work work {/home/nikita/Ucheba/6 sem/MCST/Proga/priority_decypher.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:36:37 on Feb 29,2024
# vlog -reportprogress 300 -work work /home/nikita/Ucheba/6 sem/MCST/Proga/priority_decypher.v 
# -- Compiling module priority_decypher
# 
# Top level modules:
# 	priority_decypher
# End time: 14:36:37 on Feb 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {/home/nikita/Ucheba/6 sem/MCST/Proga/test_priority_decypher copy.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:36:39 on Feb 29,2024
# vlog -reportprogress 300 -work work /home/nikita/Ucheba/6 sem/MCST/Proga/test_priority_decypher copy.v 
# -- Compiling module priority_decypher
# -- Compiling module top
# 
# Top level modules:
# 	priority_decypher
# 	top
# End time: 14:36:39 on Feb 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {/home/nikita/Ucheba/6 sem/MCST/Proga/test_priority_decypher copy.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:36:40 on Feb 29,2024
# vlog -reportprogress 300 -work work /home/nikita/Ucheba/6 sem/MCST/Proga/test_priority_decypher copy.v 
# -- Compiling module priority_decypher
# -- Compiling module top
# 
# Top level modules:
# 	priority_decypher
# 	top
# End time: 14:36:40 on Feb 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {/home/nikita/Ucheba/6 sem/MCST/Proga/priority_decypher.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:36:42 on Feb 29,2024
# vlog -reportprogress 300 -work work /home/nikita/Ucheba/6 sem/MCST/Proga/priority_decypher.v 
# -- Compiling module priority_decypher
# 
# Top level modules:
# 	priority_decypher
# End time: 14:36:42 on Feb 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.top
# End time: 14:36:47 on Feb 29,2024, Elapsed time: 0:01:11
# Errors: 0, Warnings: 0
# vsim work.top 
# Start time: 14:36:47 on Feb 29,2024
# Loading work.top
# Loading work.reverse_decypher
vlog -reportprogress 300 -work work {/home/nikita/Ucheba/6 sem/MCST/Proga/test_priority_decypher copy.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:37:05 on Feb 29,2024
# vlog -reportprogress 300 -work work /home/nikita/Ucheba/6 sem/MCST/Proga/test_priority_decypher copy.v 
# -- Compiling module priority_decypher
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 14:37:05 on Feb 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.top
# End time: 14:37:07 on Feb 29,2024, Elapsed time: 0:00:20
# Errors: 0, Warnings: 0
# vsim work.top 
# Start time: 14:37:07 on Feb 29,2024
# Loading work.top
# Loading work.priority_decypher
vsim work.top
# End time: 14:37:16 on Feb 29,2024, Elapsed time: 0:00:09
# Errors: 0, Warnings: 0
# vsim work.top 
# Start time: 14:37:16 on Feb 29,2024
# Loading work.top
# Loading work.priority_decypher
add wave -position insertpoint sim:/top/test_decypher/*
add wave -position insertpoint sim:/top/*
run
# End time: 14:40:35 on Feb 29,2024, Elapsed time: 0:03:19
# Errors: 0, Warnings: 0
