{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 08 09:21:44 2023 " "Info: Processing started: Fri Sep 08 09:21:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VendingMachine -c VendingMachine " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off VendingMachine -c VendingMachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vendingmachine.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vendingmachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 VendingMachine " "Info: Found entity 1: VendingMachine" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "changemodule.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file changemodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 ChangeModule " "Info: Found entity 1: ChangeModule" {  } { { "ChangeModule.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/ChangeModule.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "initializemodule.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file initializemodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 InitializeModule " "Info: Found entity 1: InitializeModule" {  } { { "InitializeModule.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/InitializeModule.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaymodule.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file displaymodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayModule " "Info: Found entity 1: DisplayModule" {  } { { "DisplayModule.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "salestotalreset.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file salestotalreset.v" { { "Info" "ISGN_ENTITY_NAME" "1 SalesTotalReset " "Info: Found entity 1: SalesTotalReset" {  } { { "SalesTotalReset.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/SalesTotalReset.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vendingmachinecontroller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vendingmachinecontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VendingMachineController " "Info: Found entity 1: VendingMachineController" {  } { { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file clockdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider " "Info: Found entity 1: ClockDivider" {  } { { "ClockDivider.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/ClockDivider.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coindetector.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file coindetector.v" { { "Info" "ISGN_ENTITY_NAME" "1 CoinDetector " "Info: Found entity 1: CoinDetector" {  } { { "CoinDetector.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/CoinDetector.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "divide_by_10 clk_1hz.v(21) " "Warning (10238): Verilog Module Declaration warning at clk_1hz.v(21): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"divide_by_10\"" {  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 21 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_1hz.v 3 3 " "Info: Found 3 design units, including 3 entities, in source file clk_1hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_1hz " "Info: Found entity 1: clk_1hz" {  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 divide_by_10 " "Info: Found entity 2: divide_by_10" {  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 divide_by_50 " "Info: Found entity 3: divide_by_50" {  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 48 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "product_codetoprice.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file product_codetoprice.v" { { "Info" "ISGN_ENTITY_NAME" "1 Product_codetoprice " "Info: Found entity 1: Product_codetoprice" {  } { { "Product_codetoprice.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/Product_codetoprice.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "secondsdetector.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file secondsdetector.v" { { "Info" "ISGN_ENTITY_NAME" "1 SecondsDetector " "Info: Found entity 1: SecondsDetector" {  } { { "SecondsDetector.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/SecondsDetector.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "totalzero.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file totalzero.v" { { "Info" "ISGN_ENTITY_NAME" "1 TotalZero " "Info: Found entity 1: TotalZero" {  } { { "TotalZero.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/TotalZero.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "VendingMachine.v(44) " "Critical Warning (10846): Verilog HDL Instantiation warning at VendingMachine.v(44): instance has no name" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 44 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "VendingMachine.v(56) " "Critical Warning (10846): Verilog HDL Instantiation warning at VendingMachine.v(56): instance has no name" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 56 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "VendingMachine.v(60) " "Critical Warning (10846): Verilog HDL Instantiation warning at VendingMachine.v(60): instance has no name" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 60 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "VendingMachine.v(62) " "Critical Warning (10846): Verilog HDL Instantiation warning at VendingMachine.v(62): instance has no name" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 62 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "VendingMachine " "Info: Elaborating entity \"VendingMachine\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "initialized_value VendingMachine.v(21) " "Warning (10034): Output port \"initialized_value\" at VendingMachine.v(21) has no driver" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_1hz clk_1hz:clk1 " "Info: Elaborating entity \"clk_1hz\" for hierarchy \"clk_1hz:clk1\"" {  } { { "VendingMachine.v" "clk1" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 42 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divide_by_50 clk_1hz:clk1\|divide_by_50:d6 " "Info: Elaborating entity \"divide_by_50\" for hierarchy \"clk_1hz:clk1\|divide_by_50:d6\"" {  } { { "clk_1hz.v" "d6" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 9 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divide_by_10 clk_1hz:clk1\|divide_by_10:d5 " "Info: Elaborating entity \"divide_by_10\" for hierarchy \"clk_1hz:clk1\|divide_by_10:d5\"" {  } { { "clk_1hz.v" "d5" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 10 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Product_codetoprice Product_codetoprice:comb_11 " "Info: Elaborating entity \"Product_codetoprice\" for hierarchy \"Product_codetoprice:comb_11\"" {  } { { "VendingMachine.v" "comb_11" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 44 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Product_codetoprice.v(9) " "Info (10264): Verilog HDL Case Statement information at Product_codetoprice.v(9): all case item expressions in this case statement are onehot" {  } { { "Product_codetoprice.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/Product_codetoprice.v" 9 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CoinDetector CoinDetector:coin_detector " "Info: Elaborating entity \"CoinDetector\" for hierarchy \"CoinDetector:coin_detector\"" {  } { { "VendingMachine.v" "coin_detector" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 46 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CoinDetector.v(11) " "Info (10264): Verilog HDL Case Statement information at CoinDetector.v(11): all case item expressions in this case statement are onehot" {  } { { "CoinDetector.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/CoinDetector.v" 11 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TotalZero TotalZero:comb_12 " "Info: Elaborating entity \"TotalZero\" for hierarchy \"TotalZero:comb_12\"" {  } { { "VendingMachine.v" "comb_12" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 56 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SecondsDetector SecondsDetector:comb_13 " "Info: Elaborating entity \"SecondsDetector\" for hierarchy \"SecondsDetector:comb_13\"" {  } { { "VendingMachine.v" "comb_13" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 60 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 SecondsDetector.v(19) " "Warning (10230): Verilog HDL assignment warning at SecondsDetector.v(19): truncated value with size 32 to match size of target (2)" {  } { { "SecondsDetector.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/SecondsDetector.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VendingMachineController VendingMachineController:controller " "Info: Elaborating entity \"VendingMachineController\" for hierarchy \"VendingMachineController:controller\"" {  } { { "VendingMachine.v" "controller" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 79 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayModule DisplayModule:display " "Info: Elaborating entity \"DisplayModule\" for hierarchy \"DisplayModule:display\"" {  } { { "VendingMachine.v" "display" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DisplayModule.v(9) " "Warning (10230): Verilog HDL assignment warning at DisplayModule.v(9): truncated value with size 32 to match size of target (4)" {  } { { "DisplayModule.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DisplayModule.v(10) " "Warning (10230): Verilog HDL assignment warning at DisplayModule.v(10): truncated value with size 32 to match size of target (4)" {  } { { "DisplayModule.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seven_segment_map.data_a 0 DisplayModule.v(12) " "Warning (10030): Net \"seven_segment_map.data_a\" at DisplayModule.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "DisplayModule.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seven_segment_map.waddr_a 0 DisplayModule.v(12) " "Warning (10030): Net \"seven_segment_map.waddr_a\" at DisplayModule.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "DisplayModule.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seven_segment_map.we_a 0 DisplayModule.v(12) " "Warning (10030): Net \"seven_segment_map.we_a\" at DisplayModule.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "DisplayModule.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InitializeModule InitializeModule:initializer " "Info: Elaborating entity \"InitializeModule\" for hierarchy \"InitializeModule:initializer\"" {  } { { "VendingMachine.v" "initializer" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 107 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_UNINFERRED_RAM_SUMMARY" "4 " "Info: Found 4 instances of uninferred RAM logic" { { "Info" "IOPT_RAM_UNINFERRED_DUE_TO_SIZE" "DisplayModule:display\|seven_segment_map " "Info: RAM logic \"DisplayModule:display\|seven_segment_map\" is uninferred due to inappropriate RAM size" {  } { { "DisplayModule.v" "seven_segment_map" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 12 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1} { "Info" "IOPT_RAM_UNINFERRED_DUE_TO_SIZE" "DisplayModule:display_1\|seven_segment_map " "Info: RAM logic \"DisplayModule:display_1\|seven_segment_map\" is uninferred due to inappropriate RAM size" {  } { { "DisplayModule.v" "seven_segment_map" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 12 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1} { "Info" "IOPT_RAM_UNINFERRED_DUE_TO_SIZE" "DisplayModule:display_2\|seven_segment_map " "Info: RAM logic \"DisplayModule:display_2\|seven_segment_map\" is uninferred due to inappropriate RAM size" {  } { { "DisplayModule.v" "seven_segment_map" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 12 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1} { "Info" "IOPT_RAM_UNINFERRED_DUE_TO_SIZE" "DisplayModule:display_3\|seven_segment_map " "Info: RAM logic \"DisplayModule:display_3\|seven_segment_map\" is uninferred due to inappropriate RAM size" {  } { { "DisplayModule.v" "seven_segment_map" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 12 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 10 VendingMachine.ram0_DisplayModule_3fc62259.hdl.mif " "Critical Warning: Memory depth (16) in the design file differs from memory depth (10) in the Memory Initialization File \"VendingMachine.ram0_DisplayModule_3fc62259.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 0 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "12 " "Info: Inferred 12 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DisplayModule:display\|Mod1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DisplayModule:display\|Mod1\"" {  } { { "DisplayModule.v" "Mod1" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 10 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DisplayModule:display\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DisplayModule:display\|Mod0\"" {  } { { "DisplayModule.v" "Mod0" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 9 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DisplayModule:display\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DisplayModule:display\|Div0\"" {  } { { "DisplayModule.v" "Div0" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 10 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DisplayModule:display_1\|Mod1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DisplayModule:display_1\|Mod1\"" {  } { { "DisplayModule.v" "Mod1" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 10 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DisplayModule:display_1\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DisplayModule:display_1\|Mod0\"" {  } { { "DisplayModule.v" "Mod0" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 9 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DisplayModule:display_1\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DisplayModule:display_1\|Div0\"" {  } { { "DisplayModule.v" "Div0" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 10 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DisplayModule:display_2\|Mod1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DisplayModule:display_2\|Mod1\"" {  } { { "DisplayModule.v" "Mod1" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 10 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DisplayModule:display_2\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DisplayModule:display_2\|Mod0\"" {  } { { "DisplayModule.v" "Mod0" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 9 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DisplayModule:display_2\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DisplayModule:display_2\|Div0\"" {  } { { "DisplayModule.v" "Div0" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 10 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DisplayModule:display_3\|Mod1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DisplayModule:display_3\|Mod1\"" {  } { { "DisplayModule.v" "Mod1" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 10 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DisplayModule:display_3\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DisplayModule:display_3\|Mod0\"" {  } { { "DisplayModule.v" "Mod0" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 9 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DisplayModule:display_3\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DisplayModule:display_3\|Div0\"" {  } { { "DisplayModule.v" "Div0" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 10 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DisplayModule:display\|lpm_divide:Mod1 " "Info: Elaborated megafunction instantiation \"DisplayModule:display\|lpm_divide:Mod1\"" {  } { { "DisplayModule.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 10 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DisplayModule:display\|lpm_divide:Mod1 " "Info: Instantiated megafunction \"DisplayModule:display\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Info: Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Info: Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "DisplayModule.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 10 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_75m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_75m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_75m " "Info: Found entity 1: lpm_divide_75m" {  } { { "db/lpm_divide_75m.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/lpm_divide_75m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Info: Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/sign_div_unsign_ekh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uve.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_uve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uve " "Info: Found entity 1: alt_u_div_uve" {  } { { "db/alt_u_div_uve.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_uve.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info: Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info: Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DisplayModule:display\|lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"DisplayModule:display\|lpm_divide:Mod0\"" {  } { { "DisplayModule.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 9 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DisplayModule:display\|lpm_divide:Mod0 " "Info: Instantiated megafunction \"DisplayModule:display\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Info: Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "DisplayModule.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 9 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_35m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_35m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_35m " "Info: Found entity 1: lpm_divide_35m" {  } { { "db/lpm_divide_35m.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/lpm_divide_35m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Info: Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Info: Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_mve.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DisplayModule:display\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"DisplayModule:display\|lpm_divide:Div0\"" {  } { { "DisplayModule.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 10 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DisplayModule:display\|lpm_divide:Div0 " "Info: Instantiated megafunction \"DisplayModule:display\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Info: Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "DisplayModule.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 10 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0dm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_0dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0dm " "Info: Found entity 1: lpm_divide_0dm" {  } { { "db/lpm_divide_0dm.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/lpm_divide_0dm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DisplayModule:display_1\|lpm_divide:Mod1 " "Info: Elaborated megafunction instantiation \"DisplayModule:display_1\|lpm_divide:Mod1\"" {  } { { "DisplayModule.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 10 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DisplayModule:display_1\|lpm_divide:Mod1 " "Info: Instantiated megafunction \"DisplayModule:display_1\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Info: Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Info: Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "DisplayModule.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 10 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "display_segments\[8\] GND " "Warning (13410): Pin \"display_segments\[8\]\" is stuck at GND" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "display_segments\[9\] GND " "Warning (13410): Pin \"display_segments\[9\]\" is stuck at GND" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "display_segments\[13\] VCC " "Warning (13410): Pin \"display_segments\[13\]\" is stuck at VCC" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "initialized_value\[0\] GND " "Warning (13410): Pin \"initialized_value\[0\]\" is stuck at GND" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "initialized_value\[1\] GND " "Warning (13410): Pin \"initialized_value\[1\]\" is stuck at GND" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "initialized_value\[2\] GND " "Warning (13410): Pin \"initialized_value\[2\]\" is stuck at GND" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "initialized_value\[3\] GND " "Warning (13410): Pin \"initialized_value\[3\]\" is stuck at GND" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dt_zero\[0\] VCC " "Warning (13410): Pin \"dt_zero\[0\]\" is stuck at VCC" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dt_zero\[1\] VCC " "Warning (13410): Pin \"dt_zero\[1\]\" is stuck at VCC" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dt_zero\[2\] VCC " "Warning (13410): Pin \"dt_zero\[2\]\" is stuck at VCC" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dt_zero\[3\] VCC " "Warning (13410): Pin \"dt_zero\[3\]\" is stuck at VCC" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dt_zero\[4\] VCC " "Warning (13410): Pin \"dt_zero\[4\]\" is stuck at VCC" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dt_zero\[5\] VCC " "Warning (13410): Pin \"dt_zero\[5\]\" is stuck at VCC" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dt_zero\[6\] VCC " "Warning (13410): Pin \"dt_zero\[6\]\" is stuck at VCC" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dt_zero\[7\] VCC " "Warning (13410): Pin \"dt_zero\[7\]\" is stuck at VCC" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 2 " "Info: 2 registers lost all their fanouts during netlist optimizations. The first 2 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "VendingMachineController:controller\|state~6 " "Info: Register \"VendingMachineController:controller\|state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "VendingMachineController:controller\|state~7 " "Info: Register \"VendingMachineController:controller\|state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Info: Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "DisplayModule:display\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_6_result_int\[0\]~0 " "Info (17048): Logic cell \"DisplayModule:display\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_6_result_int\[0\]~0\"" {  } { { "db/alt_u_div_mve.tdf" "add_sub_6_result_int\[0\]~0" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_mve.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Found the following redundant logic cells in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "668 " "Info: Implemented 668 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Info: Implemented 14 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "70 " "Info: Implemented 70 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "584 " "Info: Implemented 584 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "233 " "Info: Peak virtual memory: 233 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 08 09:21:45 2023 " "Info: Processing ended: Fri Sep 08 09:21:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 08 09:21:46 2023 " "Info: Processing started: Fri Sep 08 09:21:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off VendingMachine -c VendingMachine " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off VendingMachine -c VendingMachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "VendingMachine EP2C70F896C6 " "Info: Selected device EP2C70F896C6 for design \"VendingMachine\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Info: Pin ~ASDO~ is reserved at location G7" {  } { { "f:/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/qu/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/学习/数字电路/数电课设/VendingMachine_Git/" 0 { } { { 0 { 0 ""} 0 1444 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Info: Pin ~nCSO~ is reserved at location K9" {  } { { "f:/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/qu/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/学习/数字电路/数电课设/VendingMachine_Git/" 0 { } { { 0 { 0 ""} 0 1445 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AD25 " "Info: Pin ~LVDS195p/nCEO~ is reserved at location AD25" {  } { { "f:/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/qu/quartus/bin/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/学习/数字电路/数电课设/VendingMachine_Git/" 0 { } { { 0 { 0 ""} 0 1446 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN AD15 (CLK13, LVDSCLK6p, Input)) " "Info: Automatically promoted node clk (placed in PIN AD15 (CLK13, LVDSCLK6p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_1hz:clk1\|divide_by_50:d6\|Q " "Info: Destination node clk_1hz:clk1\|divide_by_50:d6\|Q" {  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 50 -1 0 } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk1|divide_by_50:d6|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/学习/数字电路/数电课设/VendingMachine_Git/" 0 { } { { 0 { 0 ""} 0 116 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/qu/quartus/bin/pin_planner.ppl" { clk } } } { "f:/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 2 -1 0 } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/学习/数字电路/数电课设/VendingMachine_Git/" 0 { } { { 0 { 0 ""} 0 201 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_1hz:clk1\|divide_by_10:d0\|Q  " "Info: Automatically promoted node clk_1hz:clk1\|divide_by_10:d0\|Q " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_1hz:clk1\|divide_by_10:d0\|Q~0 " "Info: Destination node clk_1hz:clk1\|divide_by_10:d0\|Q~0" {  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk1|divide_by_10:d0|Q~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/学习/数字电路/数电课设/VendingMachine_Git/" 0 { } { { 0 { 0 ""} 0 1315 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk1|divide_by_10:d0|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/学习/数字电路/数电课设/VendingMachine_Git/" 0 { } { { 0 { 0 ""} 0 227 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_1hz:clk1\|divide_by_10:d1\|Q  " "Info: Automatically promoted node clk_1hz:clk1\|divide_by_10:d1\|Q " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_1hz:clk1\|divide_by_10:d0\|Q " "Info: Destination node clk_1hz:clk1\|divide_by_10:d0\|Q" {  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk1|divide_by_10:d0|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/学习/数字电路/数电课设/VendingMachine_Git/" 0 { } { { 0 { 0 ""} 0 227 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_1hz:clk1\|divide_by_10:d1\|Q~0 " "Info: Destination node clk_1hz:clk1\|divide_by_10:d1\|Q~0" {  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk1|divide_by_10:d1|Q~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/学习/数字电路/数电课设/VendingMachine_Git/" 0 { } { { 0 { 0 ""} 0 1319 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk1|divide_by_10:d1|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/学习/数字电路/数电课设/VendingMachine_Git/" 0 { } { { 0 { 0 ""} 0 232 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_1hz:clk1\|divide_by_10:d2\|Q  " "Info: Automatically promoted node clk_1hz:clk1\|divide_by_10:d2\|Q " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_1hz:clk1\|divide_by_10:d1\|Q " "Info: Destination node clk_1hz:clk1\|divide_by_10:d1\|Q" {  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk1|divide_by_10:d1|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/学习/数字电路/数电课设/VendingMachine_Git/" 0 { } { { 0 { 0 ""} 0 232 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_1hz:clk1\|divide_by_10:d2\|Q~0 " "Info: Destination node clk_1hz:clk1\|divide_by_10:d2\|Q~0" {  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk1|divide_by_10:d2|Q~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/学习/数字电路/数电课设/VendingMachine_Git/" 0 { } { { 0 { 0 ""} 0 1323 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk1|divide_by_10:d2|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/学习/数字电路/数电课设/VendingMachine_Git/" 0 { } { { 0 { 0 ""} 0 237 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_1hz:clk1\|divide_by_10:d3\|Q  " "Info: Automatically promoted node clk_1hz:clk1\|divide_by_10:d3\|Q " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_1hz:clk1\|divide_by_10:d2\|Q " "Info: Destination node clk_1hz:clk1\|divide_by_10:d2\|Q" {  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk1|divide_by_10:d2|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/学习/数字电路/数电课设/VendingMachine_Git/" 0 { } { { 0 { 0 ""} 0 237 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_1hz:clk1\|divide_by_10:d3\|Q~0 " "Info: Destination node clk_1hz:clk1\|divide_by_10:d3\|Q~0" {  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk1|divide_by_10:d3|Q~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/学习/数字电路/数电课设/VendingMachine_Git/" 0 { } { { 0 { 0 ""} 0 1327 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk1|divide_by_10:d3|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/学习/数字电路/数电课设/VendingMachine_Git/" 0 { } { { 0 { 0 ""} 0 242 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_1hz:clk1\|divide_by_10:d4\|Q  " "Info: Automatically promoted node clk_1hz:clk1\|divide_by_10:d4\|Q " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_1hz:clk1\|divide_by_10:d3\|Q " "Info: Destination node clk_1hz:clk1\|divide_by_10:d3\|Q" {  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk1|divide_by_10:d3|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/学习/数字电路/数电课设/VendingMachine_Git/" 0 { } { { 0 { 0 ""} 0 242 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_1hz:clk1\|divide_by_10:d4\|Q~0 " "Info: Destination node clk_1hz:clk1\|divide_by_10:d4\|Q~0" {  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk1|divide_by_10:d4|Q~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/学习/数字电路/数电课设/VendingMachine_Git/" 0 { } { { 0 { 0 ""} 0 1331 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk1|divide_by_10:d4|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/学习/数字电路/数电课设/VendingMachine_Git/" 0 { } { { 0 { 0 ""} 0 247 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_1hz:clk1\|divide_by_10:d5\|Q  " "Info: Automatically promoted node clk_1hz:clk1\|divide_by_10:d5\|Q " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_1hz:clk1\|divide_by_10:d4\|Q " "Info: Destination node clk_1hz:clk1\|divide_by_10:d4\|Q" {  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk1|divide_by_10:d4|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/学习/数字电路/数电课设/VendingMachine_Git/" 0 { } { { 0 { 0 ""} 0 247 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_1hz:clk1\|divide_by_10:d5\|Q~0 " "Info: Destination node clk_1hz:clk1\|divide_by_10:d5\|Q~0" {  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk1|divide_by_10:d5|Q~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/学习/数字电路/数电课设/VendingMachine_Git/" 0 { } { { 0 { 0 ""} 0 1335 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk1|divide_by_10:d5|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/学习/数字电路/数电课设/VendingMachine_Git/" 0 { } { { 0 { 0 ""} 0 108 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_1hz:clk1\|divide_by_50:d6\|Q  " "Info: Automatically promoted node clk_1hz:clk1\|divide_by_50:d6\|Q " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_1hz:clk1\|divide_by_10:d5\|Q " "Info: Destination node clk_1hz:clk1\|divide_by_10:d5\|Q" {  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk1|divide_by_10:d5|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/学习/数字电路/数电课设/VendingMachine_Git/" 0 { } { { 0 { 0 ""} 0 108 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_1hz:clk1\|divide_by_50:d6\|Q~0 " "Info: Destination node clk_1hz:clk1\|divide_by_50:d6\|Q~0" {  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 50 -1 0 } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk1|divide_by_50:d6|Q~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/学习/数字电路/数电课设/VendingMachine_Git/" 0 { } { { 0 { 0 ""} 0 1339 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 50 -1 0 } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk1|divide_by_50:d6|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/学习/数字电路/数电课设/VendingMachine_Git/" 0 { } { { 0 { 0 ""} 0 116 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "2.802 ns register register " "Info: Estimated most critical path is register to register delay of 2.802 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SecondsDetector:comb_14\|secondsflag 1 REG LAB_X60_Y29 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X60_Y29; Fanout = 3; REG Node = 'SecondsDetector:comb_14\|secondsflag'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { SecondsDetector:comb_14|secondsflag } "NODE_NAME" } } { "SecondsDetector.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/SecondsDetector.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.150 ns) 0.623 ns VendingMachineController:controller\|state~12 2 COMB LAB_X60_Y29 1 " "Info: 2: + IC(0.473 ns) + CELL(0.150 ns) = 0.623 ns; Loc. = LAB_X60_Y29; Fanout = 1; COMB Node = 'VendingMachineController:controller\|state~12'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.623 ns" { SecondsDetector:comb_14|secondsflag VendingMachineController:controller|state~12 } "NODE_NAME" } } { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 1.188 ns VendingMachineController:controller\|state~13 3 COMB LAB_X60_Y29 1 " "Info: 3: + IC(0.127 ns) + CELL(0.438 ns) = 1.188 ns; Loc. = LAB_X60_Y29; Fanout = 1; COMB Node = 'VendingMachineController:controller\|state~13'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { VendingMachineController:controller|state~12 VendingMachineController:controller|state~13 } "NODE_NAME" } } { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.371 ns) 1.704 ns VendingMachineController:controller\|state~14 4 COMB LAB_X60_Y29 4 " "Info: 4: + IC(0.145 ns) + CELL(0.371 ns) = 1.704 ns; Loc. = LAB_X60_Y29; Fanout = 4; COMB Node = 'VendingMachineController:controller\|state~14'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.516 ns" { VendingMachineController:controller|state~13 VendingMachineController:controller|state~14 } "NODE_NAME" } } { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.660 ns) 2.802 ns VendingMachineController:controller\|state.01 5 REG LAB_X59_Y29 11 " "Info: 5: + IC(0.438 ns) + CELL(0.660 ns) = 2.802 ns; Loc. = LAB_X59_Y29; Fanout = 11; REG Node = 'VendingMachineController:controller\|state.01'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.098 ns" { VendingMachineController:controller|state~14 VendingMachineController:controller|state.01 } "NODE_NAME" } } { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.619 ns ( 57.78 % ) " "Info: Total cell delay = 1.619 ns ( 57.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.183 ns ( 42.22 % ) " "Info: Total interconnect delay = 1.183 ns ( 42.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.802 ns" { SecondsDetector:comb_14|secondsflag VendingMachineController:controller|state~12 VendingMachineController:controller|state~13 VendingMachineController:controller|state~14 VendingMachineController:controller|state.01 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X48_Y26 X59_Y38 " "Info: Peak interconnect usage is 3% of the available device resources in the region that extends from location X48_Y26 to location X59_Y38" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "70 " "Warning: Found 70 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alarm 0 " "Info: Pin \"alarm\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "product_dispensed 0 " "Info: Pin \"product_dispensed\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_segments\[0\] 0 " "Info: Pin \"display_segments\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_segments\[1\] 0 " "Info: Pin \"display_segments\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_segments\[2\] 0 " "Info: Pin \"display_segments\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_segments\[3\] 0 " "Info: Pin \"display_segments\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_segments\[4\] 0 " "Info: Pin \"display_segments\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_segments\[5\] 0 " "Info: Pin \"display_segments\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_segments\[6\] 0 " "Info: Pin \"display_segments\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_segments\[7\] 0 " "Info: Pin \"display_segments\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_segments\[8\] 0 " "Info: Pin \"display_segments\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_segments\[9\] 0 " "Info: Pin \"display_segments\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_segments\[10\] 0 " "Info: Pin \"display_segments\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_segments\[11\] 0 " "Info: Pin \"display_segments\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_segments\[12\] 0 " "Info: Pin \"display_segments\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_segments\[13\] 0 " "Info: Pin \"display_segments\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_segments_code\[0\] 0 " "Info: Pin \"display_segments_code\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_segments_code\[1\] 0 " "Info: Pin \"display_segments_code\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_segments_code\[2\] 0 " "Info: Pin \"display_segments_code\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_segments_code\[3\] 0 " "Info: Pin \"display_segments_code\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_segments_code\[4\] 0 " "Info: Pin \"display_segments_code\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_segments_code\[5\] 0 " "Info: Pin \"display_segments_code\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_segments_code\[6\] 0 " "Info: Pin \"display_segments_code\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_segments_code\[7\] 0 " "Info: Pin \"display_segments_code\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_segments_code\[8\] 0 " "Info: Pin \"display_segments_code\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_segments_code\[9\] 0 " "Info: Pin \"display_segments_code\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_segments_code\[10\] 0 " "Info: Pin \"display_segments_code\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_segments_code\[11\] 0 " "Info: Pin \"display_segments_code\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_segments_code\[12\] 0 " "Info: Pin \"display_segments_code\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_segments_code\[13\] 0 " "Info: Pin \"display_segments_code\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_change\[0\] 0 " "Info: Pin \"display_change\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_change\[1\] 0 " "Info: Pin \"display_change\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_change\[2\] 0 " "Info: Pin \"display_change\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_change\[3\] 0 " "Info: Pin \"display_change\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_change\[4\] 0 " "Info: Pin \"display_change\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_change\[5\] 0 " "Info: Pin \"display_change\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_change\[6\] 0 " "Info: Pin \"display_change\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_change\[7\] 0 " "Info: Pin \"display_change\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_change\[8\] 0 " "Info: Pin \"display_change\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_change\[9\] 0 " "Info: Pin \"display_change\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_change\[10\] 0 " "Info: Pin \"display_change\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_change\[11\] 0 " "Info: Pin \"display_change\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_change\[12\] 0 " "Info: Pin \"display_change\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_change\[13\] 0 " "Info: Pin \"display_change\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_sellingAmount\[0\] 0 " "Info: Pin \"display_sellingAmount\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_sellingAmount\[1\] 0 " "Info: Pin \"display_sellingAmount\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_sellingAmount\[2\] 0 " "Info: Pin \"display_sellingAmount\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_sellingAmount\[3\] 0 " "Info: Pin \"display_sellingAmount\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_sellingAmount\[4\] 0 " "Info: Pin \"display_sellingAmount\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_sellingAmount\[5\] 0 " "Info: Pin \"display_sellingAmount\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_sellingAmount\[6\] 0 " "Info: Pin \"display_sellingAmount\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_sellingAmount\[7\] 0 " "Info: Pin \"display_sellingAmount\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_sellingAmount\[8\] 0 " "Info: Pin \"display_sellingAmount\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_sellingAmount\[9\] 0 " "Info: Pin \"display_sellingAmount\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_sellingAmount\[10\] 0 " "Info: Pin \"display_sellingAmount\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_sellingAmount\[11\] 0 " "Info: Pin \"display_sellingAmount\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_sellingAmount\[12\] 0 " "Info: Pin \"display_sellingAmount\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display_sellingAmount\[13\] 0 " "Info: Pin \"display_sellingAmount\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "initialized_value\[0\] 0 " "Info: Pin \"initialized_value\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "initialized_value\[1\] 0 " "Info: Pin \"initialized_value\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "initialized_value\[2\] 0 " "Info: Pin \"initialized_value\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "initialized_value\[3\] 0 " "Info: Pin \"initialized_value\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dt_zero\[0\] 0 " "Info: Pin \"dt_zero\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dt_zero\[1\] 0 " "Info: Pin \"dt_zero\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dt_zero\[2\] 0 " "Info: Pin \"dt_zero\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dt_zero\[3\] 0 " "Info: Pin \"dt_zero\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dt_zero\[4\] 0 " "Info: Pin \"dt_zero\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dt_zero\[5\] 0 " "Info: Pin \"dt_zero\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dt_zero\[6\] 0 " "Info: Pin \"dt_zero\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dt_zero\[7\] 0 " "Info: Pin \"dt_zero\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "384 " "Info: Peak virtual memory: 384 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 08 09:21:51 2023 " "Info: Processing ended: Fri Sep 08 09:21:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 08 09:21:52 2023 " "Info: Processing started: Fri Sep 08 09:21:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off VendingMachine -c VendingMachine " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off VendingMachine -c VendingMachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "349 " "Info: Peak virtual memory: 349 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 08 09:21:54 2023 " "Info: Processing ended: Fri Sep 08 09:21:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 08 09:21:54 2023 " "Info: Processing started: Fri Sep 08 09:21:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off VendingMachine -c VendingMachine --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off VendingMachine -c VendingMachine --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 2 -1 0 } } { "f:/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "7 " "Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:clk1\|divide_by_50:d6\|Q " "Info: Detected ripple clock \"clk_1hz:clk1\|divide_by_50:d6\|Q\" as buffer" {  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 50 -1 0 } } { "f:/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:clk1\|divide_by_50:d6\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:clk1\|divide_by_10:d5\|Q " "Info: Detected ripple clock \"clk_1hz:clk1\|divide_by_10:d5\|Q\" as buffer" {  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } } { "f:/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:clk1\|divide_by_10:d5\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:clk1\|divide_by_10:d4\|Q " "Info: Detected ripple clock \"clk_1hz:clk1\|divide_by_10:d4\|Q\" as buffer" {  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } } { "f:/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:clk1\|divide_by_10:d4\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:clk1\|divide_by_10:d3\|Q " "Info: Detected ripple clock \"clk_1hz:clk1\|divide_by_10:d3\|Q\" as buffer" {  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } } { "f:/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:clk1\|divide_by_10:d3\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:clk1\|divide_by_10:d2\|Q " "Info: Detected ripple clock \"clk_1hz:clk1\|divide_by_10:d2\|Q\" as buffer" {  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } } { "f:/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:clk1\|divide_by_10:d2\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:clk1\|divide_by_10:d1\|Q " "Info: Detected ripple clock \"clk_1hz:clk1\|divide_by_10:d1\|Q\" as buffer" {  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } } { "f:/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:clk1\|divide_by_10:d1\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:clk1\|divide_by_10:d0\|Q " "Info: Detected ripple clock \"clk_1hz:clk1\|divide_by_10:d0\|Q\" as buffer" {  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } } { "f:/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:clk1\|divide_by_10:d0\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register SecondsDetector:comb_13\|secondsflag register VendingMachineController:controller\|state.01 66.72 MHz 14.989 ns Internal " "Info: Clock \"clk\" has Internal fmax of 66.72 MHz between source register \"SecondsDetector:comb_13\|secondsflag\" and destination register \"VendingMachineController:controller\|state.01\" (period= 14.989 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.462 ns + Longest register register " "Info: + Longest register to register delay is 2.462 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SecondsDetector:comb_13\|secondsflag 1 REG LCFF_X60_Y29_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X60_Y29_N25; Fanout = 2; REG Node = 'SecondsDetector:comb_13\|secondsflag'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { SecondsDetector:comb_13|secondsflag } "NODE_NAME" } } { "SecondsDetector.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/SecondsDetector.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.275 ns) 0.587 ns VendingMachineController:controller\|state~12 2 COMB LCCOMB_X60_Y29_N0 1 " "Info: 2: + IC(0.312 ns) + CELL(0.275 ns) = 0.587 ns; Loc. = LCCOMB_X60_Y29_N0; Fanout = 1; COMB Node = 'VendingMachineController:controller\|state~12'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { SecondsDetector:comb_13|secondsflag VendingMachineController:controller|state~12 } "NODE_NAME" } } { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 0.988 ns VendingMachineController:controller\|state~13 3 COMB LCCOMB_X60_Y29_N18 1 " "Info: 3: + IC(0.251 ns) + CELL(0.150 ns) = 0.988 ns; Loc. = LCCOMB_X60_Y29_N18; Fanout = 1; COMB Node = 'VendingMachineController:controller\|state~13'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { VendingMachineController:controller|state~12 VendingMachineController:controller|state~13 } "NODE_NAME" } } { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 1.382 ns VendingMachineController:controller\|state~14 4 COMB LCCOMB_X60_Y29_N12 4 " "Info: 4: + IC(0.244 ns) + CELL(0.150 ns) = 1.382 ns; Loc. = LCCOMB_X60_Y29_N12; Fanout = 4; COMB Node = 'VendingMachineController:controller\|state~14'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { VendingMachineController:controller|state~13 VendingMachineController:controller|state~14 } "NODE_NAME" } } { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.420 ns) + CELL(0.660 ns) 2.462 ns VendingMachineController:controller\|state.01 5 REG LCFF_X59_Y29_N19 11 " "Info: 5: + IC(0.420 ns) + CELL(0.660 ns) = 2.462 ns; Loc. = LCFF_X59_Y29_N19; Fanout = 11; REG Node = 'VendingMachineController:controller\|state.01'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.080 ns" { VendingMachineController:controller|state~14 VendingMachineController:controller|state.01 } "NODE_NAME" } } { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.235 ns ( 50.16 % ) " "Info: Total cell delay = 1.235 ns ( 50.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.227 ns ( 49.84 % ) " "Info: Total interconnect delay = 1.227 ns ( 49.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.462 ns" { SecondsDetector:comb_13|secondsflag VendingMachineController:controller|state~12 VendingMachineController:controller|state~13 VendingMachineController:controller|state~14 VendingMachineController:controller|state.01 } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "2.462 ns" { SecondsDetector:comb_13|secondsflag {} VendingMachineController:controller|state~12 {} VendingMachineController:controller|state~13 {} VendingMachineController:controller|state~14 {} VendingMachineController:controller|state.01 {} } { 0.000ns 0.312ns 0.251ns 0.244ns 0.420ns } { 0.000ns 0.275ns 0.150ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-12.313 ns - Smallest " "Info: - Smallest clock skew is -12.313 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.828 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.828 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns clk 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'clk'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns clk~clkctrl 2 COMB CLKCTRL_G14 49 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 49; COMB Node = 'clk~clkctrl'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { clk clk~clkctrl } "NODE_NAME" } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.220 ns) + CELL(0.537 ns) 2.828 ns VendingMachineController:controller\|state.01 3 REG LCFF_X59_Y29_N19 11 " "Info: 3: + IC(1.220 ns) + CELL(0.537 ns) = 2.828 ns; Loc. = LCFF_X59_Y29_N19; Fanout = 11; REG Node = 'VendingMachineController:controller\|state.01'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.757 ns" { clk~clkctrl VendingMachineController:controller|state.01 } "NODE_NAME" } } { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 52.90 % ) " "Info: Total cell delay = 1.496 ns ( 52.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.332 ns ( 47.10 % ) " "Info: Total interconnect delay = 1.332 ns ( 47.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { clk clk~clkctrl VendingMachineController:controller|state.01 } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "2.828 ns" { clk {} clk~combout {} clk~clkctrl {} VendingMachineController:controller|state.01 {} } { 0.000ns 0.000ns 0.112ns 1.220ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 15.141 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 15.141 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns clk 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'clk'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.612 ns) + CELL(0.787 ns) 2.358 ns clk_1hz:clk1\|divide_by_50:d6\|Q 2 REG LCFF_X49_Y1_N31 3 " "Info: 2: + IC(0.612 ns) + CELL(0.787 ns) = 2.358 ns; Loc. = LCFF_X49_Y1_N31; Fanout = 3; REG Node = 'clk_1hz:clk1\|divide_by_50:d6\|Q'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.399 ns" { clk clk_1hz:clk1|divide_by_50:d6|Q } "NODE_NAME" } } { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.787 ns) 3.602 ns clk_1hz:clk1\|divide_by_10:d5\|Q 3 REG LCFF_X50_Y1_N13 3 " "Info: 3: + IC(0.457 ns) + CELL(0.787 ns) = 3.602 ns; Loc. = LCFF_X50_Y1_N13; Fanout = 3; REG Node = 'clk_1hz:clk1\|divide_by_10:d5\|Q'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.244 ns" { clk_1hz:clk1|divide_by_50:d6|Q clk_1hz:clk1|divide_by_10:d5|Q } "NODE_NAME" } } { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.787 ns) 5.162 ns clk_1hz:clk1\|divide_by_10:d4\|Q 4 REG LCFF_X50_Y5_N7 3 " "Info: 4: + IC(0.773 ns) + CELL(0.787 ns) = 5.162 ns; Loc. = LCFF_X50_Y5_N7; Fanout = 3; REG Node = 'clk_1hz:clk1\|divide_by_10:d4\|Q'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { clk_1hz:clk1|divide_by_10:d5|Q clk_1hz:clk1|divide_by_10:d4|Q } "NODE_NAME" } } { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.470 ns) + CELL(0.787 ns) 6.419 ns clk_1hz:clk1\|divide_by_10:d3\|Q 5 REG LCFF_X51_Y5_N31 3 " "Info: 5: + IC(0.470 ns) + CELL(0.787 ns) = 6.419 ns; Loc. = LCFF_X51_Y5_N31; Fanout = 3; REG Node = 'clk_1hz:clk1\|divide_by_10:d3\|Q'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.257 ns" { clk_1hz:clk1|divide_by_10:d4|Q clk_1hz:clk1|divide_by_10:d3|Q } "NODE_NAME" } } { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.779 ns) + CELL(0.787 ns) 7.985 ns clk_1hz:clk1\|divide_by_10:d2\|Q 6 REG LCFF_X50_Y3_N29 3 " "Info: 6: + IC(0.779 ns) + CELL(0.787 ns) = 7.985 ns; Loc. = LCFF_X50_Y3_N29; Fanout = 3; REG Node = 'clk_1hz:clk1\|divide_by_10:d2\|Q'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { clk_1hz:clk1|divide_by_10:d3|Q clk_1hz:clk1|divide_by_10:d2|Q } "NODE_NAME" } } { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.756 ns) + CELL(0.787 ns) 11.528 ns clk_1hz:clk1\|divide_by_10:d1\|Q 7 REG LCFF_X93_Y26_N11 3 " "Info: 7: + IC(2.756 ns) + CELL(0.787 ns) = 11.528 ns; Loc. = LCFF_X93_Y26_N11; Fanout = 3; REG Node = 'clk_1hz:clk1\|divide_by_10:d1\|Q'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "3.543 ns" { clk_1hz:clk1|divide_by_10:d2|Q clk_1hz:clk1|divide_by_10:d1|Q } "NODE_NAME" } } { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.469 ns) + CELL(0.787 ns) 12.784 ns clk_1hz:clk1\|divide_by_10:d0\|Q 8 REG LCFF_X94_Y26_N7 2 " "Info: 8: + IC(0.469 ns) + CELL(0.787 ns) = 12.784 ns; Loc. = LCFF_X94_Y26_N7; Fanout = 2; REG Node = 'clk_1hz:clk1\|divide_by_10:d0\|Q'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.256 ns" { clk_1hz:clk1|divide_by_10:d1|Q clk_1hz:clk1|divide_by_10:d0|Q } "NODE_NAME" } } { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.581 ns) + CELL(0.000 ns) 13.365 ns clk_1hz:clk1\|divide_by_10:d0\|Q~clkctrl 9 COMB CLKCTRL_G7 6 " "Info: 9: + IC(0.581 ns) + CELL(0.000 ns) = 13.365 ns; Loc. = CLKCTRL_G7; Fanout = 6; COMB Node = 'clk_1hz:clk1\|divide_by_10:d0\|Q~clkctrl'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { clk_1hz:clk1|divide_by_10:d0|Q clk_1hz:clk1|divide_by_10:d0|Q~clkctrl } "NODE_NAME" } } { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.239 ns) + CELL(0.537 ns) 15.141 ns SecondsDetector:comb_13\|secondsflag 10 REG LCFF_X60_Y29_N25 2 " "Info: 10: + IC(1.239 ns) + CELL(0.537 ns) = 15.141 ns; Loc. = LCFF_X60_Y29_N25; Fanout = 2; REG Node = 'SecondsDetector:comb_13\|secondsflag'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.776 ns" { clk_1hz:clk1|divide_by_10:d0|Q~clkctrl SecondsDetector:comb_13|secondsflag } "NODE_NAME" } } { "SecondsDetector.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/SecondsDetector.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.005 ns ( 46.27 % ) " "Info: Total cell delay = 7.005 ns ( 46.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.136 ns ( 53.73 % ) " "Info: Total interconnect delay = 8.136 ns ( 53.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "15.141 ns" { clk clk_1hz:clk1|divide_by_50:d6|Q clk_1hz:clk1|divide_by_10:d5|Q clk_1hz:clk1|divide_by_10:d4|Q clk_1hz:clk1|divide_by_10:d3|Q clk_1hz:clk1|divide_by_10:d2|Q clk_1hz:clk1|divide_by_10:d1|Q clk_1hz:clk1|divide_by_10:d0|Q clk_1hz:clk1|divide_by_10:d0|Q~clkctrl SecondsDetector:comb_13|secondsflag } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "15.141 ns" { clk {} clk~combout {} clk_1hz:clk1|divide_by_50:d6|Q {} clk_1hz:clk1|divide_by_10:d5|Q {} clk_1hz:clk1|divide_by_10:d4|Q {} clk_1hz:clk1|divide_by_10:d3|Q {} clk_1hz:clk1|divide_by_10:d2|Q {} clk_1hz:clk1|divide_by_10:d1|Q {} clk_1hz:clk1|divide_by_10:d0|Q {} clk_1hz:clk1|divide_by_10:d0|Q~clkctrl {} SecondsDetector:comb_13|secondsflag {} } { 0.000ns 0.000ns 0.612ns 0.457ns 0.773ns 0.470ns 0.779ns 2.756ns 0.469ns 0.581ns 1.239ns } { 0.000ns 0.959ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { clk clk~clkctrl VendingMachineController:controller|state.01 } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "2.828 ns" { clk {} clk~combout {} clk~clkctrl {} VendingMachineController:controller|state.01 {} } { 0.000ns 0.000ns 0.112ns 1.220ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "15.141 ns" { clk clk_1hz:clk1|divide_by_50:d6|Q clk_1hz:clk1|divide_by_10:d5|Q clk_1hz:clk1|divide_by_10:d4|Q clk_1hz:clk1|divide_by_10:d3|Q clk_1hz:clk1|divide_by_10:d2|Q clk_1hz:clk1|divide_by_10:d1|Q clk_1hz:clk1|divide_by_10:d0|Q clk_1hz:clk1|divide_by_10:d0|Q~clkctrl SecondsDetector:comb_13|secondsflag } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "15.141 ns" { clk {} clk~combout {} clk_1hz:clk1|divide_by_50:d6|Q {} clk_1hz:clk1|divide_by_10:d5|Q {} clk_1hz:clk1|divide_by_10:d4|Q {} clk_1hz:clk1|divide_by_10:d3|Q {} clk_1hz:clk1|divide_by_10:d2|Q {} clk_1hz:clk1|divide_by_10:d1|Q {} clk_1hz:clk1|divide_by_10:d0|Q {} clk_1hz:clk1|divide_by_10:d0|Q~clkctrl {} SecondsDetector:comb_13|secondsflag {} } { 0.000ns 0.000ns 0.612ns 0.457ns 0.773ns 0.470ns 0.779ns 2.756ns 0.469ns 0.581ns 1.239ns } { 0.000ns 0.959ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "SecondsDetector.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/SecondsDetector.v" 5 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.462 ns" { SecondsDetector:comb_13|secondsflag VendingMachineController:controller|state~12 VendingMachineController:controller|state~13 VendingMachineController:controller|state~14 VendingMachineController:controller|state.01 } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "2.462 ns" { SecondsDetector:comb_13|secondsflag {} VendingMachineController:controller|state~12 {} VendingMachineController:controller|state~13 {} VendingMachineController:controller|state~14 {} VendingMachineController:controller|state.01 {} } { 0.000ns 0.312ns 0.251ns 0.244ns 0.420ns } { 0.000ns 0.275ns 0.150ns 0.150ns 0.660ns } "" } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { clk clk~clkctrl VendingMachineController:controller|state.01 } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "2.828 ns" { clk {} clk~combout {} clk~clkctrl {} VendingMachineController:controller|state.01 {} } { 0.000ns 0.000ns 0.112ns 1.220ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "15.141 ns" { clk clk_1hz:clk1|divide_by_50:d6|Q clk_1hz:clk1|divide_by_10:d5|Q clk_1hz:clk1|divide_by_10:d4|Q clk_1hz:clk1|divide_by_10:d3|Q clk_1hz:clk1|divide_by_10:d2|Q clk_1hz:clk1|divide_by_10:d1|Q clk_1hz:clk1|divide_by_10:d0|Q clk_1hz:clk1|divide_by_10:d0|Q~clkctrl SecondsDetector:comb_13|secondsflag } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "15.141 ns" { clk {} clk~combout {} clk_1hz:clk1|divide_by_50:d6|Q {} clk_1hz:clk1|divide_by_10:d5|Q {} clk_1hz:clk1|divide_by_10:d4|Q {} clk_1hz:clk1|divide_by_10:d3|Q {} clk_1hz:clk1|divide_by_10:d2|Q {} clk_1hz:clk1|divide_by_10:d1|Q {} clk_1hz:clk1|divide_by_10:d0|Q {} clk_1hz:clk1|divide_by_10:d0|Q~clkctrl {} SecondsDetector:comb_13|secondsflag {} } { 0.000ns 0.000ns 0.612ns 0.457ns 0.773ns 0.470ns 0.779ns 2.756ns 0.469ns 0.581ns 1.239ns } { 0.000ns 0.959ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 4 " "Warning: Circuit may not operate. Detected 4 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "VendingMachineController:controller\|alarm SecondsDetector:comb_14\|cnt\[1\] clk 11.5 ns " "Info: Found hold time violation between source  pin or register \"VendingMachineController:controller\|alarm\" and destination pin or register \"SecondsDetector:comb_14\|cnt\[1\]\" for clock \"clk\" (Hold time is 11.5 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "12.312 ns + Largest " "Info: + Largest clock skew is 12.312 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 15.141 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 15.141 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns clk 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'clk'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.612 ns) + CELL(0.787 ns) 2.358 ns clk_1hz:clk1\|divide_by_50:d6\|Q 2 REG LCFF_X49_Y1_N31 3 " "Info: 2: + IC(0.612 ns) + CELL(0.787 ns) = 2.358 ns; Loc. = LCFF_X49_Y1_N31; Fanout = 3; REG Node = 'clk_1hz:clk1\|divide_by_50:d6\|Q'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.399 ns" { clk clk_1hz:clk1|divide_by_50:d6|Q } "NODE_NAME" } } { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.787 ns) 3.602 ns clk_1hz:clk1\|divide_by_10:d5\|Q 3 REG LCFF_X50_Y1_N13 3 " "Info: 3: + IC(0.457 ns) + CELL(0.787 ns) = 3.602 ns; Loc. = LCFF_X50_Y1_N13; Fanout = 3; REG Node = 'clk_1hz:clk1\|divide_by_10:d5\|Q'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.244 ns" { clk_1hz:clk1|divide_by_50:d6|Q clk_1hz:clk1|divide_by_10:d5|Q } "NODE_NAME" } } { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.787 ns) 5.162 ns clk_1hz:clk1\|divide_by_10:d4\|Q 4 REG LCFF_X50_Y5_N7 3 " "Info: 4: + IC(0.773 ns) + CELL(0.787 ns) = 5.162 ns; Loc. = LCFF_X50_Y5_N7; Fanout = 3; REG Node = 'clk_1hz:clk1\|divide_by_10:d4\|Q'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { clk_1hz:clk1|divide_by_10:d5|Q clk_1hz:clk1|divide_by_10:d4|Q } "NODE_NAME" } } { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.470 ns) + CELL(0.787 ns) 6.419 ns clk_1hz:clk1\|divide_by_10:d3\|Q 5 REG LCFF_X51_Y5_N31 3 " "Info: 5: + IC(0.470 ns) + CELL(0.787 ns) = 6.419 ns; Loc. = LCFF_X51_Y5_N31; Fanout = 3; REG Node = 'clk_1hz:clk1\|divide_by_10:d3\|Q'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.257 ns" { clk_1hz:clk1|divide_by_10:d4|Q clk_1hz:clk1|divide_by_10:d3|Q } "NODE_NAME" } } { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.779 ns) + CELL(0.787 ns) 7.985 ns clk_1hz:clk1\|divide_by_10:d2\|Q 6 REG LCFF_X50_Y3_N29 3 " "Info: 6: + IC(0.779 ns) + CELL(0.787 ns) = 7.985 ns; Loc. = LCFF_X50_Y3_N29; Fanout = 3; REG Node = 'clk_1hz:clk1\|divide_by_10:d2\|Q'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { clk_1hz:clk1|divide_by_10:d3|Q clk_1hz:clk1|divide_by_10:d2|Q } "NODE_NAME" } } { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.756 ns) + CELL(0.787 ns) 11.528 ns clk_1hz:clk1\|divide_by_10:d1\|Q 7 REG LCFF_X93_Y26_N11 3 " "Info: 7: + IC(2.756 ns) + CELL(0.787 ns) = 11.528 ns; Loc. = LCFF_X93_Y26_N11; Fanout = 3; REG Node = 'clk_1hz:clk1\|divide_by_10:d1\|Q'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "3.543 ns" { clk_1hz:clk1|divide_by_10:d2|Q clk_1hz:clk1|divide_by_10:d1|Q } "NODE_NAME" } } { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.469 ns) + CELL(0.787 ns) 12.784 ns clk_1hz:clk1\|divide_by_10:d0\|Q 8 REG LCFF_X94_Y26_N7 2 " "Info: 8: + IC(0.469 ns) + CELL(0.787 ns) = 12.784 ns; Loc. = LCFF_X94_Y26_N7; Fanout = 2; REG Node = 'clk_1hz:clk1\|divide_by_10:d0\|Q'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.256 ns" { clk_1hz:clk1|divide_by_10:d1|Q clk_1hz:clk1|divide_by_10:d0|Q } "NODE_NAME" } } { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.581 ns) + CELL(0.000 ns) 13.365 ns clk_1hz:clk1\|divide_by_10:d0\|Q~clkctrl 9 COMB CLKCTRL_G7 6 " "Info: 9: + IC(0.581 ns) + CELL(0.000 ns) = 13.365 ns; Loc. = CLKCTRL_G7; Fanout = 6; COMB Node = 'clk_1hz:clk1\|divide_by_10:d0\|Q~clkctrl'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { clk_1hz:clk1|divide_by_10:d0|Q clk_1hz:clk1|divide_by_10:d0|Q~clkctrl } "NODE_NAME" } } { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.239 ns) + CELL(0.537 ns) 15.141 ns SecondsDetector:comb_14\|cnt\[1\] 10 REG LCFF_X60_Y29_N7 2 " "Info: 10: + IC(1.239 ns) + CELL(0.537 ns) = 15.141 ns; Loc. = LCFF_X60_Y29_N7; Fanout = 2; REG Node = 'SecondsDetector:comb_14\|cnt\[1\]'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.776 ns" { clk_1hz:clk1|divide_by_10:d0|Q~clkctrl SecondsDetector:comb_14|cnt[1] } "NODE_NAME" } } { "SecondsDetector.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/SecondsDetector.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.005 ns ( 46.27 % ) " "Info: Total cell delay = 7.005 ns ( 46.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.136 ns ( 53.73 % ) " "Info: Total interconnect delay = 8.136 ns ( 53.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "15.141 ns" { clk clk_1hz:clk1|divide_by_50:d6|Q clk_1hz:clk1|divide_by_10:d5|Q clk_1hz:clk1|divide_by_10:d4|Q clk_1hz:clk1|divide_by_10:d3|Q clk_1hz:clk1|divide_by_10:d2|Q clk_1hz:clk1|divide_by_10:d1|Q clk_1hz:clk1|divide_by_10:d0|Q clk_1hz:clk1|divide_by_10:d0|Q~clkctrl SecondsDetector:comb_14|cnt[1] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "15.141 ns" { clk {} clk~combout {} clk_1hz:clk1|divide_by_50:d6|Q {} clk_1hz:clk1|divide_by_10:d5|Q {} clk_1hz:clk1|divide_by_10:d4|Q {} clk_1hz:clk1|divide_by_10:d3|Q {} clk_1hz:clk1|divide_by_10:d2|Q {} clk_1hz:clk1|divide_by_10:d1|Q {} clk_1hz:clk1|divide_by_10:d0|Q {} clk_1hz:clk1|divide_by_10:d0|Q~clkctrl {} SecondsDetector:comb_14|cnt[1] {} } { 0.000ns 0.000ns 0.612ns 0.457ns 0.773ns 0.470ns 0.779ns 2.756ns 0.469ns 0.581ns 1.239ns } { 0.000ns 0.959ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.829 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.829 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns clk 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'clk'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns clk~clkctrl 2 COMB CLKCTRL_G14 49 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 49; COMB Node = 'clk~clkctrl'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { clk clk~clkctrl } "NODE_NAME" } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.221 ns) + CELL(0.537 ns) 2.829 ns VendingMachineController:controller\|alarm 3 REG LCFF_X60_Y29_N5 5 " "Info: 3: + IC(1.221 ns) + CELL(0.537 ns) = 2.829 ns; Loc. = LCFF_X60_Y29_N5; Fanout = 5; REG Node = 'VendingMachineController:controller\|alarm'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.758 ns" { clk~clkctrl VendingMachineController:controller|alarm } "NODE_NAME" } } { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 52.88 % ) " "Info: Total cell delay = 1.496 ns ( 52.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.333 ns ( 47.12 % ) " "Info: Total interconnect delay = 1.333 ns ( 47.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.829 ns" { clk clk~clkctrl VendingMachineController:controller|alarm } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "2.829 ns" { clk {} clk~combout {} clk~clkctrl {} VendingMachineController:controller|alarm {} } { 0.000ns 0.000ns 0.112ns 1.221ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "15.141 ns" { clk clk_1hz:clk1|divide_by_50:d6|Q clk_1hz:clk1|divide_by_10:d5|Q clk_1hz:clk1|divide_by_10:d4|Q clk_1hz:clk1|divide_by_10:d3|Q clk_1hz:clk1|divide_by_10:d2|Q clk_1hz:clk1|divide_by_10:d1|Q clk_1hz:clk1|divide_by_10:d0|Q clk_1hz:clk1|divide_by_10:d0|Q~clkctrl SecondsDetector:comb_14|cnt[1] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "15.141 ns" { clk {} clk~combout {} clk_1hz:clk1|divide_by_50:d6|Q {} clk_1hz:clk1|divide_by_10:d5|Q {} clk_1hz:clk1|divide_by_10:d4|Q {} clk_1hz:clk1|divide_by_10:d3|Q {} clk_1hz:clk1|divide_by_10:d2|Q {} clk_1hz:clk1|divide_by_10:d1|Q {} clk_1hz:clk1|divide_by_10:d0|Q {} clk_1hz:clk1|divide_by_10:d0|Q~clkctrl {} SecondsDetector:comb_14|cnt[1] {} } { 0.000ns 0.000ns 0.612ns 0.457ns 0.773ns 0.470ns 0.779ns 2.756ns 0.469ns 0.581ns 1.239ns } { 0.000ns 0.959ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.829 ns" { clk clk~clkctrl VendingMachineController:controller|alarm } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "2.829 ns" { clk {} clk~combout {} clk~clkctrl {} VendingMachineController:controller|alarm {} } { 0.000ns 0.000ns 0.112ns 1.221ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.828 ns - Shortest register register " "Info: - Shortest register to register delay is 0.828 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VendingMachineController:controller\|alarm 1 REG LCFF_X60_Y29_N5 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X60_Y29_N5; Fanout = 5; REG Node = 'VendingMachineController:controller\|alarm'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { VendingMachineController:controller|alarm } "NODE_NAME" } } { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.325 ns) + CELL(0.419 ns) 0.744 ns SecondsDetector:comb_14\|cnt~1 2 COMB LCCOMB_X60_Y29_N6 1 " "Info: 2: + IC(0.325 ns) + CELL(0.419 ns) = 0.744 ns; Loc. = LCCOMB_X60_Y29_N6; Fanout = 1; COMB Node = 'SecondsDetector:comb_14\|cnt~1'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.744 ns" { VendingMachineController:controller|alarm SecondsDetector:comb_14|cnt~1 } "NODE_NAME" } } { "SecondsDetector.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/SecondsDetector.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.828 ns SecondsDetector:comb_14\|cnt\[1\] 3 REG LCFF_X60_Y29_N7 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.828 ns; Loc. = LCFF_X60_Y29_N7; Fanout = 2; REG Node = 'SecondsDetector:comb_14\|cnt\[1\]'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { SecondsDetector:comb_14|cnt~1 SecondsDetector:comb_14|cnt[1] } "NODE_NAME" } } { "SecondsDetector.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/SecondsDetector.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.503 ns ( 60.75 % ) " "Info: Total cell delay = 0.503 ns ( 60.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.325 ns ( 39.25 % ) " "Info: Total interconnect delay = 0.325 ns ( 39.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.828 ns" { VendingMachineController:controller|alarm SecondsDetector:comb_14|cnt~1 SecondsDetector:comb_14|cnt[1] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "0.828 ns" { VendingMachineController:controller|alarm {} SecondsDetector:comb_14|cnt~1 {} SecondsDetector:comb_14|cnt[1] {} } { 0.000ns 0.325ns 0.000ns } { 0.000ns 0.419ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "SecondsDetector.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/SecondsDetector.v" 10 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "15.141 ns" { clk clk_1hz:clk1|divide_by_50:d6|Q clk_1hz:clk1|divide_by_10:d5|Q clk_1hz:clk1|divide_by_10:d4|Q clk_1hz:clk1|divide_by_10:d3|Q clk_1hz:clk1|divide_by_10:d2|Q clk_1hz:clk1|divide_by_10:d1|Q clk_1hz:clk1|divide_by_10:d0|Q clk_1hz:clk1|divide_by_10:d0|Q~clkctrl SecondsDetector:comb_14|cnt[1] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "15.141 ns" { clk {} clk~combout {} clk_1hz:clk1|divide_by_50:d6|Q {} clk_1hz:clk1|divide_by_10:d5|Q {} clk_1hz:clk1|divide_by_10:d4|Q {} clk_1hz:clk1|divide_by_10:d3|Q {} clk_1hz:clk1|divide_by_10:d2|Q {} clk_1hz:clk1|divide_by_10:d1|Q {} clk_1hz:clk1|divide_by_10:d0|Q {} clk_1hz:clk1|divide_by_10:d0|Q~clkctrl {} SecondsDetector:comb_14|cnt[1] {} } { 0.000ns 0.000ns 0.612ns 0.457ns 0.773ns 0.470ns 0.779ns 2.756ns 0.469ns 0.581ns 1.239ns } { 0.000ns 0.959ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.829 ns" { clk clk~clkctrl VendingMachineController:controller|alarm } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "2.829 ns" { clk {} clk~combout {} clk~clkctrl {} VendingMachineController:controller|alarm {} } { 0.000ns 0.000ns 0.112ns 1.221ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.828 ns" { VendingMachineController:controller|alarm SecondsDetector:comb_14|cnt~1 SecondsDetector:comb_14|cnt[1] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "0.828 ns" { VendingMachineController:controller|alarm {} SecondsDetector:comb_14|cnt~1 {} SecondsDetector:comb_14|cnt[1] {} } { 0.000ns 0.325ns 0.000ns } { 0.000ns 0.419ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "VendingMachineController:controller\|total_sales\[0\] confirm_button clk 8.292 ns register " "Info: tsu for register \"VendingMachineController:controller\|total_sales\[0\]\" (data pin = \"confirm_button\", clock pin = \"clk\") is 8.292 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.099 ns + Longest pin register " "Info: + Longest pin to register delay is 11.099 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.812 ns) 0.812 ns confirm_button 1 PIN PIN_L7 9 " "Info: 1: + IC(0.000 ns) + CELL(0.812 ns) = 0.812 ns; Loc. = PIN_L7; Fanout = 9; PIN Node = 'confirm_button'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { confirm_button } "NODE_NAME" } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.567 ns) + CELL(0.271 ns) 7.650 ns VendingMachineController:controller\|Selector8~0 2 COMB LCCOMB_X60_Y29_N28 5 " "Info: 2: + IC(6.567 ns) + CELL(0.271 ns) = 7.650 ns; Loc. = LCCOMB_X60_Y29_N28; Fanout = 5; COMB Node = 'VendingMachineController:controller\|Selector8~0'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "6.838 ns" { confirm_button VendingMachineController:controller|Selector8~0 } "NODE_NAME" } } { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.703 ns) + CELL(0.438 ns) 8.791 ns VendingMachineController:controller\|Add2~0 3 COMB LCCOMB_X59_Y29_N12 7 " "Info: 3: + IC(0.703 ns) + CELL(0.438 ns) = 8.791 ns; Loc. = LCCOMB_X59_Y29_N12; Fanout = 7; COMB Node = 'VendingMachineController:controller\|Add2~0'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.141 ns" { VendingMachineController:controller|Selector8~0 VendingMachineController:controller|Add2~0 } "NODE_NAME" } } { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.149 ns) 9.194 ns VendingMachineController:controller\|total_sales\[1\]~11 4 COMB LCCOMB_X59_Y29_N22 8 " "Info: 4: + IC(0.254 ns) + CELL(0.149 ns) = 9.194 ns; Loc. = LCCOMB_X59_Y29_N22; Fanout = 8; COMB Node = 'VendingMachineController:controller\|total_sales\[1\]~11'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { VendingMachineController:controller|Add2~0 VendingMachineController:controller|total_sales[1]~11 } "NODE_NAME" } } { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.245 ns) + CELL(0.660 ns) 11.099 ns VendingMachineController:controller\|total_sales\[0\] 5 REG LCFF_X56_Y36_N17 9 " "Info: 5: + IC(1.245 ns) + CELL(0.660 ns) = 11.099 ns; Loc. = LCFF_X56_Y36_N17; Fanout = 9; REG Node = 'VendingMachineController:controller\|total_sales\[0\]'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.905 ns" { VendingMachineController:controller|total_sales[1]~11 VendingMachineController:controller|total_sales[0] } "NODE_NAME" } } { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.330 ns ( 20.99 % ) " "Info: Total cell delay = 2.330 ns ( 20.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.769 ns ( 79.01 % ) " "Info: Total interconnect delay = 8.769 ns ( 79.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "11.099 ns" { confirm_button VendingMachineController:controller|Selector8~0 VendingMachineController:controller|Add2~0 VendingMachineController:controller|total_sales[1]~11 VendingMachineController:controller|total_sales[0] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "11.099 ns" { confirm_button {} confirm_button~combout {} VendingMachineController:controller|Selector8~0 {} VendingMachineController:controller|Add2~0 {} VendingMachineController:controller|total_sales[1]~11 {} VendingMachineController:controller|total_sales[0] {} } { 0.000ns 0.000ns 6.567ns 0.703ns 0.254ns 1.245ns } { 0.000ns 0.812ns 0.271ns 0.438ns 0.149ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 24 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.771 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.771 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns clk 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'clk'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns clk~clkctrl 2 COMB CLKCTRL_G14 49 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 49; COMB Node = 'clk~clkctrl'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { clk clk~clkctrl } "NODE_NAME" } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.163 ns) + CELL(0.537 ns) 2.771 ns VendingMachineController:controller\|total_sales\[0\] 3 REG LCFF_X56_Y36_N17 9 " "Info: 3: + IC(1.163 ns) + CELL(0.537 ns) = 2.771 ns; Loc. = LCFF_X56_Y36_N17; Fanout = 9; REG Node = 'VendingMachineController:controller\|total_sales\[0\]'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { clk~clkctrl VendingMachineController:controller|total_sales[0] } "NODE_NAME" } } { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 53.99 % ) " "Info: Total cell delay = 1.496 ns ( 53.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.275 ns ( 46.01 % ) " "Info: Total interconnect delay = 1.275 ns ( 46.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.771 ns" { clk clk~clkctrl VendingMachineController:controller|total_sales[0] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "2.771 ns" { clk {} clk~combout {} clk~clkctrl {} VendingMachineController:controller|total_sales[0] {} } { 0.000ns 0.000ns 0.112ns 1.163ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "11.099 ns" { confirm_button VendingMachineController:controller|Selector8~0 VendingMachineController:controller|Add2~0 VendingMachineController:controller|total_sales[1]~11 VendingMachineController:controller|total_sales[0] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "11.099 ns" { confirm_button {} confirm_button~combout {} VendingMachineController:controller|Selector8~0 {} VendingMachineController:controller|Add2~0 {} VendingMachineController:controller|total_sales[1]~11 {} VendingMachineController:controller|total_sales[0] {} } { 0.000ns 0.000ns 6.567ns 0.703ns 0.254ns 1.245ns } { 0.000ns 0.812ns 0.271ns 0.438ns 0.149ns 0.660ns } "" } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.771 ns" { clk clk~clkctrl VendingMachineController:controller|total_sales[0] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "2.771 ns" { clk {} clk~combout {} clk~clkctrl {} VendingMachineController:controller|total_sales[0] {} } { 0.000ns 0.000ns 0.112ns 1.163ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk display_segments_code\[2\] VendingMachineController:controller\|coin_total\[5\] 28.744 ns register " "Info: tco from clock \"clk\" to destination pin \"display_segments_code\[2\]\" through register \"VendingMachineController:controller\|coin_total\[5\]\" is 28.744 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.830 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.830 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns clk 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'clk'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns clk~clkctrl 2 COMB CLKCTRL_G14 49 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 49; COMB Node = 'clk~clkctrl'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { clk clk~clkctrl } "NODE_NAME" } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.222 ns) + CELL(0.537 ns) 2.830 ns VendingMachineController:controller\|coin_total\[5\] 3 REG LCFF_X58_Y28_N21 10 " "Info: 3: + IC(1.222 ns) + CELL(0.537 ns) = 2.830 ns; Loc. = LCFF_X58_Y28_N21; Fanout = 10; REG Node = 'VendingMachineController:controller\|coin_total\[5\]'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.759 ns" { clk~clkctrl VendingMachineController:controller|coin_total[5] } "NODE_NAME" } } { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 52.86 % ) " "Info: Total cell delay = 1.496 ns ( 52.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.334 ns ( 47.14 % ) " "Info: Total interconnect delay = 1.334 ns ( 47.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.830 ns" { clk clk~clkctrl VendingMachineController:controller|coin_total[5] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "2.830 ns" { clk {} clk~combout {} clk~clkctrl {} VendingMachineController:controller|coin_total[5] {} } { 0.000ns 0.000ns 0.112ns 1.222ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "25.664 ns + Longest register pin " "Info: + Longest register to pin delay is 25.664 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VendingMachineController:controller\|coin_total\[5\] 1 REG LCFF_X58_Y28_N21 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X58_Y28_N21; Fanout = 10; REG Node = 'VendingMachineController:controller\|coin_total\[5\]'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { VendingMachineController:controller|coin_total[5] } "NODE_NAME" } } { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.772 ns) + CELL(0.414 ns) 1.186 ns DisplayModule:display_1\|lpm_divide:Mod1\|lpm_divide_75m:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_uve:divider\|add_sub_6_result_int\[4\]~5 2 COMB LCCOMB_X57_Y28_N6 2 " "Info: 2: + IC(0.772 ns) + CELL(0.414 ns) = 1.186 ns; Loc. = LCCOMB_X57_Y28_N6; Fanout = 2; COMB Node = 'DisplayModule:display_1\|lpm_divide:Mod1\|lpm_divide_75m:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_uve:divider\|add_sub_6_result_int\[4\]~5'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.186 ns" { VendingMachineController:controller|coin_total[5] DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[4]~5 } "NODE_NAME" } } { "db/alt_u_div_uve.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_uve.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.257 ns DisplayModule:display_1\|lpm_divide:Mod1\|lpm_divide_75m:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_uve:divider\|add_sub_6_result_int\[5\]~7 3 COMB LCCOMB_X57_Y28_N8 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.257 ns; Loc. = LCCOMB_X57_Y28_N8; Fanout = 2; COMB Node = 'DisplayModule:display_1\|lpm_divide:Mod1\|lpm_divide_75m:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_uve:divider\|add_sub_6_result_int\[5\]~7'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[4]~5 DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[5]~7 } "NODE_NAME" } } { "db/alt_u_div_uve.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_uve.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.328 ns DisplayModule:display_1\|lpm_divide:Mod1\|lpm_divide_75m:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_uve:divider\|add_sub_6_result_int\[6\]~9 4 COMB LCCOMB_X57_Y28_N10 1 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.328 ns; Loc. = LCCOMB_X57_Y28_N10; Fanout = 1; COMB Node = 'DisplayModule:display_1\|lpm_divide:Mod1\|lpm_divide_75m:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_uve:divider\|add_sub_6_result_int\[6\]~9'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[5]~7 DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[6]~9 } "NODE_NAME" } } { "db/alt_u_div_uve.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_uve.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.738 ns DisplayModule:display_1\|lpm_divide:Mod1\|lpm_divide_75m:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_uve:divider\|add_sub_6_result_int\[7\]~10 5 COMB LCCOMB_X57_Y28_N12 18 " "Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 1.738 ns; Loc. = LCCOMB_X57_Y28_N12; Fanout = 18; COMB Node = 'DisplayModule:display_1\|lpm_divide:Mod1\|lpm_divide_75m:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_uve:divider\|add_sub_6_result_int\[7\]~10'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[6]~9 DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[7]~10 } "NODE_NAME" } } { "db/alt_u_div_uve.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_uve.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.398 ns) 2.468 ns DisplayModule:display_1\|lpm_divide:Mod1\|lpm_divide_75m:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_uve:divider\|StageOut\[49\]~43 6 COMB LCCOMB_X57_Y28_N24 2 " "Info: 6: + IC(0.332 ns) + CELL(0.398 ns) = 2.468 ns; Loc. = LCCOMB_X57_Y28_N24; Fanout = 2; COMB Node = 'DisplayModule:display_1\|lpm_divide:Mod1\|lpm_divide_75m:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_uve:divider\|StageOut\[49\]~43'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.730 ns" { DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[7]~10 DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|StageOut[49]~43 } "NODE_NAME" } } { "db/alt_u_div_uve.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_uve.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.414 ns) 3.568 ns DisplayModule:display_1\|lpm_divide:Mod1\|lpm_divide_75m:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_uve:divider\|add_sub_7_result_int\[2\]~1 7 COMB LCCOMB_X56_Y28_N4 2 " "Info: 7: + IC(0.686 ns) + CELL(0.414 ns) = 3.568 ns; Loc. = LCCOMB_X56_Y28_N4; Fanout = 2; COMB Node = 'DisplayModule:display_1\|lpm_divide:Mod1\|lpm_divide_75m:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_uve:divider\|add_sub_7_result_int\[2\]~1'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|StageOut[49]~43 DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[2]~1 } "NODE_NAME" } } { "db/alt_u_div_uve.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_uve.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.639 ns DisplayModule:display_1\|lpm_divide:Mod1\|lpm_divide_75m:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_uve:divider\|add_sub_7_result_int\[3\]~3 8 COMB LCCOMB_X56_Y28_N6 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 3.639 ns; Loc. = LCCOMB_X56_Y28_N6; Fanout = 2; COMB Node = 'DisplayModule:display_1\|lpm_divide:Mod1\|lpm_divide_75m:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_uve:divider\|add_sub_7_result_int\[3\]~3'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[2]~1 DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[3]~3 } "NODE_NAME" } } { "db/alt_u_div_uve.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_uve.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.710 ns DisplayModule:display_1\|lpm_divide:Mod1\|lpm_divide_75m:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_uve:divider\|add_sub_7_result_int\[4\]~5 9 COMB LCCOMB_X56_Y28_N8 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 3.710 ns; Loc. = LCCOMB_X56_Y28_N8; Fanout = 2; COMB Node = 'DisplayModule:display_1\|lpm_divide:Mod1\|lpm_divide_75m:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_uve:divider\|add_sub_7_result_int\[4\]~5'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[3]~3 DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[4]~5 } "NODE_NAME" } } { "db/alt_u_div_uve.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_uve.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.781 ns DisplayModule:display_1\|lpm_divide:Mod1\|lpm_divide_75m:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_uve:divider\|add_sub_7_result_int\[5\]~7 10 COMB LCCOMB_X56_Y28_N10 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 3.781 ns; Loc. = LCCOMB_X56_Y28_N10; Fanout = 2; COMB Node = 'DisplayModule:display_1\|lpm_divide:Mod1\|lpm_divide_75m:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_uve:divider\|add_sub_7_result_int\[5\]~7'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[4]~5 DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[5]~7 } "NODE_NAME" } } { "db/alt_u_div_uve.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_uve.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.852 ns DisplayModule:display_1\|lpm_divide:Mod1\|lpm_divide_75m:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_uve:divider\|add_sub_7_result_int\[6\]~9 11 COMB LCCOMB_X56_Y28_N12 1 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 3.852 ns; Loc. = LCCOMB_X56_Y28_N12; Fanout = 1; COMB Node = 'DisplayModule:display_1\|lpm_divide:Mod1\|lpm_divide_75m:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_uve:divider\|add_sub_7_result_int\[6\]~9'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[5]~7 DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[6]~9 } "NODE_NAME" } } { "db/alt_u_div_uve.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_uve.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 4.011 ns DisplayModule:display_1\|lpm_divide:Mod1\|lpm_divide_75m:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_uve:divider\|add_sub_7_result_int\[7\]~11 12 COMB LCCOMB_X56_Y28_N14 1 " "Info: 12: + IC(0.000 ns) + CELL(0.159 ns) = 4.011 ns; Loc. = LCCOMB_X56_Y28_N14; Fanout = 1; COMB Node = 'DisplayModule:display_1\|lpm_divide:Mod1\|lpm_divide_75m:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_uve:divider\|add_sub_7_result_int\[7\]~11'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[6]~9 DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[7]~11 } "NODE_NAME" } } { "db/alt_u_div_uve.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_uve.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.421 ns DisplayModule:display_1\|lpm_divide:Mod1\|lpm_divide_75m:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_uve:divider\|add_sub_7_result_int\[8\]~12 13 COMB LCCOMB_X56_Y28_N16 27 " "Info: 13: + IC(0.000 ns) + CELL(0.410 ns) = 4.421 ns; Loc. = LCCOMB_X56_Y28_N16; Fanout = 27; COMB Node = 'DisplayModule:display_1\|lpm_divide:Mod1\|lpm_divide_75m:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_uve:divider\|add_sub_7_result_int\[8\]~12'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[7]~11 DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[8]~12 } "NODE_NAME" } } { "db/alt_u_div_uve.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_uve.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.456 ns) + CELL(0.415 ns) 5.292 ns DisplayModule:display_1\|lpm_divide:Mod1\|lpm_divide_75m:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_uve:divider\|StageOut\[60\]~56 14 COMB LCCOMB_X57_Y28_N22 6 " "Info: 14: + IC(0.456 ns) + CELL(0.415 ns) = 5.292 ns; Loc. = LCCOMB_X57_Y28_N22; Fanout = 6; COMB Node = 'DisplayModule:display_1\|lpm_divide:Mod1\|lpm_divide_75m:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_uve:divider\|StageOut\[60\]~56'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.871 ns" { DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[8]~12 DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|StageOut[60]~56 } "NODE_NAME" } } { "db/alt_u_div_uve.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_uve.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.718 ns) + CELL(0.414 ns) 6.424 ns DisplayModule:display_1\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_3_result_int\[1\]~1 15 COMB LCCOMB_X54_Y28_N20 2 " "Info: 15: + IC(0.718 ns) + CELL(0.414 ns) = 6.424 ns; Loc. = LCCOMB_X54_Y28_N20; Fanout = 2; COMB Node = 'DisplayModule:display_1\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_3_result_int\[1\]~1'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.132 ns" { DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|StageOut[60]~56 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_mve.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.495 ns DisplayModule:display_1\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_3_result_int\[2\]~3 16 COMB LCCOMB_X54_Y28_N22 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 6.495 ns; Loc. = LCCOMB_X54_Y28_N22; Fanout = 2; COMB Node = 'DisplayModule:display_1\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_3_result_int\[2\]~3'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[1]~1 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_mve.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.566 ns DisplayModule:display_1\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_3_result_int\[3\]~5 17 COMB LCCOMB_X54_Y28_N24 1 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 6.566 ns; Loc. = LCCOMB_X54_Y28_N24; Fanout = 1; COMB Node = 'DisplayModule:display_1\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_3_result_int\[3\]~5'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[2]~3 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_mve.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 6.976 ns DisplayModule:display_1\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_3_result_int\[4\]~6 18 COMB LCCOMB_X54_Y28_N26 10 " "Info: 18: + IC(0.000 ns) + CELL(0.410 ns) = 6.976 ns; Loc. = LCCOMB_X54_Y28_N26; Fanout = 10; COMB Node = 'DisplayModule:display_1\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_3_result_int\[4\]~6'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[3]~5 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[4]~6 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_mve.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.783 ns) + CELL(0.275 ns) 8.034 ns DisplayModule:display_1\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|StageOut\[15\]~67 19 COMB LCCOMB_X53_Y29_N6 3 " "Info: 19: + IC(0.783 ns) + CELL(0.275 ns) = 8.034 ns; Loc. = LCCOMB_X53_Y29_N6; Fanout = 3; COMB Node = 'DisplayModule:display_1\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|StageOut\[15\]~67'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.058 ns" { DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[4]~6 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[15]~67 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_mve.tdf" 73 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.757 ns) + CELL(0.414 ns) 9.205 ns DisplayModule:display_1\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_4_result_int\[1\]~1 20 COMB LCCOMB_X54_Y28_N2 2 " "Info: 20: + IC(0.757 ns) + CELL(0.414 ns) = 9.205 ns; Loc. = LCCOMB_X54_Y28_N2; Fanout = 2; COMB Node = 'DisplayModule:display_1\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_4_result_int\[1\]~1'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.171 ns" { DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[15]~67 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_mve.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.276 ns DisplayModule:display_1\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_4_result_int\[2\]~3 21 COMB LCCOMB_X54_Y28_N4 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 9.276 ns; Loc. = LCCOMB_X54_Y28_N4; Fanout = 2; COMB Node = 'DisplayModule:display_1\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_4_result_int\[2\]~3'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[1]~1 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_mve.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.347 ns DisplayModule:display_1\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_4_result_int\[3\]~5 22 COMB LCCOMB_X54_Y28_N6 1 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 9.347 ns; Loc. = LCCOMB_X54_Y28_N6; Fanout = 1; COMB Node = 'DisplayModule:display_1\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_4_result_int\[3\]~5'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[2]~3 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_mve.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.418 ns DisplayModule:display_1\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_4_result_int\[4\]~7 23 COMB LCCOMB_X54_Y28_N8 1 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 9.418 ns; Loc. = LCCOMB_X54_Y28_N8; Fanout = 1; COMB Node = 'DisplayModule:display_1\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_4_result_int\[4\]~7'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[3]~5 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_mve.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 9.828 ns DisplayModule:display_1\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_4_result_int\[5\]~8 24 COMB LCCOMB_X54_Y28_N10 10 " "Info: 24: + IC(0.000 ns) + CELL(0.410 ns) = 9.828 ns; Loc. = LCCOMB_X54_Y28_N10; Fanout = 10; COMB Node = 'DisplayModule:display_1\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_4_result_int\[5\]~8'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[4]~7 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_mve.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.753 ns) + CELL(0.378 ns) 10.959 ns DisplayModule:display_1\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|StageOut\[20\]~74 25 COMB LCCOMB_X53_Y29_N12 3 " "Info: 25: + IC(0.753 ns) + CELL(0.378 ns) = 10.959 ns; Loc. = LCCOMB_X53_Y29_N12; Fanout = 3; COMB Node = 'DisplayModule:display_1\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|StageOut\[20\]~74'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.131 ns" { DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[5]~8 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[20]~74 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_mve.tdf" 73 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.049 ns) + CELL(0.414 ns) 12.422 ns DisplayModule:display_1\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[1\]~1 26 COMB LCCOMB_X56_Y25_N22 2 " "Info: 26: + IC(1.049 ns) + CELL(0.414 ns) = 12.422 ns; Loc. = LCCOMB_X56_Y25_N22; Fanout = 2; COMB Node = 'DisplayModule:display_1\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[1\]~1'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.463 ns" { DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[20]~74 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_mve.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.493 ns DisplayModule:display_1\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[2\]~3 27 COMB LCCOMB_X56_Y25_N24 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 12.493 ns; Loc. = LCCOMB_X56_Y25_N24; Fanout = 2; COMB Node = 'DisplayModule:display_1\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[2\]~3'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[1]~1 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_mve.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.564 ns DisplayModule:display_1\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[3\]~5 28 COMB LCCOMB_X56_Y25_N26 1 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 12.564 ns; Loc. = LCCOMB_X56_Y25_N26; Fanout = 1; COMB Node = 'DisplayModule:display_1\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[3\]~5'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[2]~3 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_mve.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.635 ns DisplayModule:display_1\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[4\]~7 29 COMB LCCOMB_X56_Y25_N28 1 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 12.635 ns; Loc. = LCCOMB_X56_Y25_N28; Fanout = 1; COMB Node = 'DisplayModule:display_1\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[4\]~7'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[3]~5 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_mve.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 13.045 ns DisplayModule:display_1\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[5\]~8 30 COMB LCCOMB_X56_Y25_N30 8 " "Info: 30: + IC(0.000 ns) + CELL(0.410 ns) = 13.045 ns; Loc. = LCCOMB_X56_Y25_N30; Fanout = 8; COMB Node = 'DisplayModule:display_1\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[5\]~8'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[4]~7 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_mve.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.425 ns) + CELL(0.275 ns) 13.745 ns DisplayModule:display_1\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|StageOut\[25\]~76 31 COMB LCCOMB_X57_Y25_N30 3 " "Info: 31: + IC(0.425 ns) + CELL(0.275 ns) = 13.745 ns; Loc. = LCCOMB_X57_Y25_N30; Fanout = 3; COMB Node = 'DisplayModule:display_1\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|StageOut\[25\]~76'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[5]~8 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[25]~76 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_mve.tdf" 73 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.699 ns) + CELL(0.414 ns) 14.858 ns DisplayModule:display_1\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_6_result_int\[1\]~1 32 COMB LCCOMB_X56_Y25_N4 2 " "Info: 32: + IC(0.699 ns) + CELL(0.414 ns) = 14.858 ns; Loc. = LCCOMB_X56_Y25_N4; Fanout = 2; COMB Node = 'DisplayModule:display_1\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_6_result_int\[1\]~1'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.113 ns" { DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[25]~76 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_mve.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.929 ns DisplayModule:display_1\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_6_result_int\[2\]~3 33 COMB LCCOMB_X56_Y25_N6 2 " "Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 14.929 ns; Loc. = LCCOMB_X56_Y25_N6; Fanout = 2; COMB Node = 'DisplayModule:display_1\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_6_result_int\[2\]~3'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[1]~1 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_mve.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.000 ns DisplayModule:display_1\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_6_result_int\[3\]~5 34 COMB LCCOMB_X56_Y25_N8 1 " "Info: 34: + IC(0.000 ns) + CELL(0.071 ns) = 15.000 ns; Loc. = LCCOMB_X56_Y25_N8; Fanout = 1; COMB Node = 'DisplayModule:display_1\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_6_result_int\[3\]~5'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[2]~3 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_mve.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.071 ns DisplayModule:display_1\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_6_result_int\[4\]~7 35 COMB LCCOMB_X56_Y25_N10 1 " "Info: 35: + IC(0.000 ns) + CELL(0.071 ns) = 15.071 ns; Loc. = LCCOMB_X56_Y25_N10; Fanout = 1; COMB Node = 'DisplayModule:display_1\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_6_result_int\[4\]~7'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[3]~5 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_mve.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 15.481 ns DisplayModule:display_1\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_6_result_int\[5\]~8 36 COMB LCCOMB_X56_Y25_N12 3 " "Info: 36: + IC(0.000 ns) + CELL(0.410 ns) = 15.481 ns; Loc. = LCCOMB_X56_Y25_N12; Fanout = 3; COMB Node = 'DisplayModule:display_1\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_6_result_int\[5\]~8'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[4]~7 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_mve.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.465 ns) + CELL(0.437 ns) 16.383 ns DisplayModule:display_1\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|StageOut\[31\]~61 37 COMB LCCOMB_X57_Y25_N24 7 " "Info: 37: + IC(0.465 ns) + CELL(0.437 ns) = 16.383 ns; Loc. = LCCOMB_X57_Y25_N24; Fanout = 7; COMB Node = 'DisplayModule:display_1\|lpm_divide:Mod0\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|StageOut\[31\]~61'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.902 ns" { DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[5]~8 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[31]~61 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/db/alt_u_div_mve.tdf" 73 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.438 ns) 17.127 ns DisplayModule:display_1\|seven_segment_map~72 38 COMB LCCOMB_X57_Y25_N26 1 " "Info: 38: + IC(0.306 ns) + CELL(0.438 ns) = 17.127 ns; Loc. = LCCOMB_X57_Y25_N26; Fanout = 1; COMB Node = 'DisplayModule:display_1\|seven_segment_map~72'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.744 ns" { DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[31]~61 DisplayModule:display_1|seven_segment_map~72 } "NODE_NAME" } } { "DisplayModule.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/DisplayModule.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.739 ns) + CELL(2.798 ns) 25.664 ns display_segments_code\[2\] 39 PIN PIN_AH5 0 " "Info: 39: + IC(5.739 ns) + CELL(2.798 ns) = 25.664 ns; Loc. = PIN_AH5; Fanout = 0; PIN Node = 'display_segments_code\[2\]'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "8.537 ns" { DisplayModule:display_1|seven_segment_map~72 display_segments_code[2] } "NODE_NAME" } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.724 ns ( 45.68 % ) " "Info: Total cell delay = 11.724 ns ( 45.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.940 ns ( 54.32 % ) " "Info: Total interconnect delay = 13.940 ns ( 54.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "25.664 ns" { VendingMachineController:controller|coin_total[5] DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[4]~5 DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[5]~7 DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[6]~9 DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[7]~10 DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|StageOut[49]~43 DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[2]~1 DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[3]~3 DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[4]~5 DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[5]~7 DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[6]~9 DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[7]~11 DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[8]~12 DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|StageOut[60]~56 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[1]~1 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[2]~3 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[3]~5 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[4]~6 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[15]~67 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[1]~1 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[2]~3 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[3]~5 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[4]~7 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[5]~8 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[20]~74 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[1]~1 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[2]~3 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[3]~5 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[4]~7 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[5]~8 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[25]~76 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[1]~1 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[2]~3 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[3]~5 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[4]~7 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[5]~8 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[31]~61 DisplayModule:display_1|seven_segment_map~72 display_segments_code[2] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "25.664 ns" { VendingMachineController:controller|coin_total[5] {} DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[4]~5 {} DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[5]~7 {} DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[6]~9 {} DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[7]~10 {} DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|StageOut[49]~43 {} DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[2]~1 {} DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[3]~3 {} DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[4]~5 {} DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[5]~7 {} DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[6]~9 {} DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[7]~11 {} DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[8]~12 {} DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|StageOut[60]~56 {} DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[1]~1 {} DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[2]~3 {} DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[3]~5 {} DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[4]~6 {} DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[15]~67 {} DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[1]~1 {} DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[2]~3 {} DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[3]~5 {} DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[4]~7 {} DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[5]~8 {} DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[20]~74 {} DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[1]~1 {} DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[2]~3 {} DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[3]~5 {} DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[4]~7 {} DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[5]~8 {} DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[25]~76 {} DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[1]~1 {} DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[2]~3 {} DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[3]~5 {} DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[4]~7 {} DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[5]~8 {} DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[31]~61 {} DisplayModule:display_1|seven_segment_map~72 {} display_segments_code[2] {} } { 0.000ns 0.772ns 0.000ns 0.000ns 0.000ns 0.332ns 0.686ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.456ns 0.718ns 0.000ns 0.000ns 0.000ns 0.783ns 0.757ns 0.000ns 0.000ns 0.000ns 0.000ns 0.753ns 1.049ns 0.000ns 0.000ns 0.000ns 0.000ns 0.425ns 0.699ns 0.000ns 0.000ns 0.000ns 0.000ns 0.465ns 0.306ns 5.739ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.410ns 0.398ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.415ns 0.414ns 0.071ns 0.071ns 0.410ns 0.275ns 0.414ns 0.071ns 0.071ns 0.071ns 0.410ns 0.378ns 0.414ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.414ns 0.071ns 0.071ns 0.071ns 0.410ns 0.437ns 0.438ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.830 ns" { clk clk~clkctrl VendingMachineController:controller|coin_total[5] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "2.830 ns" { clk {} clk~combout {} clk~clkctrl {} VendingMachineController:controller|coin_total[5] {} } { 0.000ns 0.000ns 0.112ns 1.222ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "25.664 ns" { VendingMachineController:controller|coin_total[5] DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[4]~5 DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[5]~7 DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[6]~9 DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[7]~10 DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|StageOut[49]~43 DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[2]~1 DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[3]~3 DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[4]~5 DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[5]~7 DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[6]~9 DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[7]~11 DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[8]~12 DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|StageOut[60]~56 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[1]~1 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[2]~3 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[3]~5 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[4]~6 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[15]~67 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[1]~1 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[2]~3 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[3]~5 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[4]~7 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[5]~8 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[20]~74 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[1]~1 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[2]~3 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[3]~5 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[4]~7 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[5]~8 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[25]~76 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[1]~1 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[2]~3 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[3]~5 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[4]~7 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[5]~8 DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[31]~61 DisplayModule:display_1|seven_segment_map~72 display_segments_code[2] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "25.664 ns" { VendingMachineController:controller|coin_total[5] {} DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[4]~5 {} DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[5]~7 {} DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[6]~9 {} DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[7]~10 {} DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|StageOut[49]~43 {} DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[2]~1 {} DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[3]~3 {} DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[4]~5 {} DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[5]~7 {} DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[6]~9 {} DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[7]~11 {} DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[8]~12 {} DisplayModule:display_1|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|StageOut[60]~56 {} DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[1]~1 {} DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[2]~3 {} DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[3]~5 {} DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[4]~6 {} DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[15]~67 {} DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[1]~1 {} DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[2]~3 {} DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[3]~5 {} DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[4]~7 {} DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[5]~8 {} DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[20]~74 {} DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[1]~1 {} DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[2]~3 {} DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[3]~5 {} DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[4]~7 {} DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[5]~8 {} DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[25]~76 {} DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[1]~1 {} DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[2]~3 {} DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[3]~5 {} DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[4]~7 {} DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[5]~8 {} DisplayModule:display_1|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[31]~61 {} DisplayModule:display_1|seven_segment_map~72 {} display_segments_code[2] {} } { 0.000ns 0.772ns 0.000ns 0.000ns 0.000ns 0.332ns 0.686ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.456ns 0.718ns 0.000ns 0.000ns 0.000ns 0.783ns 0.757ns 0.000ns 0.000ns 0.000ns 0.000ns 0.753ns 1.049ns 0.000ns 0.000ns 0.000ns 0.000ns 0.425ns 0.699ns 0.000ns 0.000ns 0.000ns 0.000ns 0.465ns 0.306ns 5.739ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.410ns 0.398ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.415ns 0.414ns 0.071ns 0.071ns 0.410ns 0.275ns 0.414ns 0.071ns 0.071ns 0.071ns 0.410ns 0.378ns 0.414ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.414ns 0.071ns 0.071ns 0.071ns 0.410ns 0.437ns 0.438ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "SecondsDetector:comb_13\|secondsflag confirm_button clk 7.542 ns register " "Info: th for register \"SecondsDetector:comb_13\|secondsflag\" (data pin = \"confirm_button\", clock pin = \"clk\") is 7.542 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 15.141 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 15.141 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns clk 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'clk'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.612 ns) + CELL(0.787 ns) 2.358 ns clk_1hz:clk1\|divide_by_50:d6\|Q 2 REG LCFF_X49_Y1_N31 3 " "Info: 2: + IC(0.612 ns) + CELL(0.787 ns) = 2.358 ns; Loc. = LCFF_X49_Y1_N31; Fanout = 3; REG Node = 'clk_1hz:clk1\|divide_by_50:d6\|Q'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.399 ns" { clk clk_1hz:clk1|divide_by_50:d6|Q } "NODE_NAME" } } { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.787 ns) 3.602 ns clk_1hz:clk1\|divide_by_10:d5\|Q 3 REG LCFF_X50_Y1_N13 3 " "Info: 3: + IC(0.457 ns) + CELL(0.787 ns) = 3.602 ns; Loc. = LCFF_X50_Y1_N13; Fanout = 3; REG Node = 'clk_1hz:clk1\|divide_by_10:d5\|Q'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.244 ns" { clk_1hz:clk1|divide_by_50:d6|Q clk_1hz:clk1|divide_by_10:d5|Q } "NODE_NAME" } } { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.787 ns) 5.162 ns clk_1hz:clk1\|divide_by_10:d4\|Q 4 REG LCFF_X50_Y5_N7 3 " "Info: 4: + IC(0.773 ns) + CELL(0.787 ns) = 5.162 ns; Loc. = LCFF_X50_Y5_N7; Fanout = 3; REG Node = 'clk_1hz:clk1\|divide_by_10:d4\|Q'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { clk_1hz:clk1|divide_by_10:d5|Q clk_1hz:clk1|divide_by_10:d4|Q } "NODE_NAME" } } { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.470 ns) + CELL(0.787 ns) 6.419 ns clk_1hz:clk1\|divide_by_10:d3\|Q 5 REG LCFF_X51_Y5_N31 3 " "Info: 5: + IC(0.470 ns) + CELL(0.787 ns) = 6.419 ns; Loc. = LCFF_X51_Y5_N31; Fanout = 3; REG Node = 'clk_1hz:clk1\|divide_by_10:d3\|Q'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.257 ns" { clk_1hz:clk1|divide_by_10:d4|Q clk_1hz:clk1|divide_by_10:d3|Q } "NODE_NAME" } } { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.779 ns) + CELL(0.787 ns) 7.985 ns clk_1hz:clk1\|divide_by_10:d2\|Q 6 REG LCFF_X50_Y3_N29 3 " "Info: 6: + IC(0.779 ns) + CELL(0.787 ns) = 7.985 ns; Loc. = LCFF_X50_Y3_N29; Fanout = 3; REG Node = 'clk_1hz:clk1\|divide_by_10:d2\|Q'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { clk_1hz:clk1|divide_by_10:d3|Q clk_1hz:clk1|divide_by_10:d2|Q } "NODE_NAME" } } { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.756 ns) + CELL(0.787 ns) 11.528 ns clk_1hz:clk1\|divide_by_10:d1\|Q 7 REG LCFF_X93_Y26_N11 3 " "Info: 7: + IC(2.756 ns) + CELL(0.787 ns) = 11.528 ns; Loc. = LCFF_X93_Y26_N11; Fanout = 3; REG Node = 'clk_1hz:clk1\|divide_by_10:d1\|Q'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "3.543 ns" { clk_1hz:clk1|divide_by_10:d2|Q clk_1hz:clk1|divide_by_10:d1|Q } "NODE_NAME" } } { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.469 ns) + CELL(0.787 ns) 12.784 ns clk_1hz:clk1\|divide_by_10:d0\|Q 8 REG LCFF_X94_Y26_N7 2 " "Info: 8: + IC(0.469 ns) + CELL(0.787 ns) = 12.784 ns; Loc. = LCFF_X94_Y26_N7; Fanout = 2; REG Node = 'clk_1hz:clk1\|divide_by_10:d0\|Q'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.256 ns" { clk_1hz:clk1|divide_by_10:d1|Q clk_1hz:clk1|divide_by_10:d0|Q } "NODE_NAME" } } { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.581 ns) + CELL(0.000 ns) 13.365 ns clk_1hz:clk1\|divide_by_10:d0\|Q~clkctrl 9 COMB CLKCTRL_G7 6 " "Info: 9: + IC(0.581 ns) + CELL(0.000 ns) = 13.365 ns; Loc. = CLKCTRL_G7; Fanout = 6; COMB Node = 'clk_1hz:clk1\|divide_by_10:d0\|Q~clkctrl'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { clk_1hz:clk1|divide_by_10:d0|Q clk_1hz:clk1|divide_by_10:d0|Q~clkctrl } "NODE_NAME" } } { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.239 ns) + CELL(0.537 ns) 15.141 ns SecondsDetector:comb_13\|secondsflag 10 REG LCFF_X60_Y29_N25 2 " "Info: 10: + IC(1.239 ns) + CELL(0.537 ns) = 15.141 ns; Loc. = LCFF_X60_Y29_N25; Fanout = 2; REG Node = 'SecondsDetector:comb_13\|secondsflag'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.776 ns" { clk_1hz:clk1|divide_by_10:d0|Q~clkctrl SecondsDetector:comb_13|secondsflag } "NODE_NAME" } } { "SecondsDetector.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/SecondsDetector.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.005 ns ( 46.27 % ) " "Info: Total cell delay = 7.005 ns ( 46.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.136 ns ( 53.73 % ) " "Info: Total interconnect delay = 8.136 ns ( 53.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "15.141 ns" { clk clk_1hz:clk1|divide_by_50:d6|Q clk_1hz:clk1|divide_by_10:d5|Q clk_1hz:clk1|divide_by_10:d4|Q clk_1hz:clk1|divide_by_10:d3|Q clk_1hz:clk1|divide_by_10:d2|Q clk_1hz:clk1|divide_by_10:d1|Q clk_1hz:clk1|divide_by_10:d0|Q clk_1hz:clk1|divide_by_10:d0|Q~clkctrl SecondsDetector:comb_13|secondsflag } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "15.141 ns" { clk {} clk~combout {} clk_1hz:clk1|divide_by_50:d6|Q {} clk_1hz:clk1|divide_by_10:d5|Q {} clk_1hz:clk1|divide_by_10:d4|Q {} clk_1hz:clk1|divide_by_10:d3|Q {} clk_1hz:clk1|divide_by_10:d2|Q {} clk_1hz:clk1|divide_by_10:d1|Q {} clk_1hz:clk1|divide_by_10:d0|Q {} clk_1hz:clk1|divide_by_10:d0|Q~clkctrl {} SecondsDetector:comb_13|secondsflag {} } { 0.000ns 0.000ns 0.612ns 0.457ns 0.773ns 0.470ns 0.779ns 2.756ns 0.469ns 0.581ns 1.239ns } { 0.000ns 0.959ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "SecondsDetector.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/SecondsDetector.v" 5 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.865 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.865 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.812 ns) 0.812 ns confirm_button 1 PIN PIN_L7 9 " "Info: 1: + IC(0.000 ns) + CELL(0.812 ns) = 0.812 ns; Loc. = PIN_L7; Fanout = 9; PIN Node = 'confirm_button'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { confirm_button } "NODE_NAME" } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.543 ns) + CELL(0.510 ns) 7.865 ns SecondsDetector:comb_13\|secondsflag 2 REG LCFF_X60_Y29_N25 2 " "Info: 2: + IC(6.543 ns) + CELL(0.510 ns) = 7.865 ns; Loc. = LCFF_X60_Y29_N25; Fanout = 2; REG Node = 'SecondsDetector:comb_13\|secondsflag'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "7.053 ns" { confirm_button SecondsDetector:comb_13|secondsflag } "NODE_NAME" } } { "SecondsDetector.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/SecondsDetector.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.322 ns ( 16.81 % ) " "Info: Total cell delay = 1.322 ns ( 16.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.543 ns ( 83.19 % ) " "Info: Total interconnect delay = 6.543 ns ( 83.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "7.865 ns" { confirm_button SecondsDetector:comb_13|secondsflag } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "7.865 ns" { confirm_button {} confirm_button~combout {} SecondsDetector:comb_13|secondsflag {} } { 0.000ns 0.000ns 6.543ns } { 0.000ns 0.812ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "15.141 ns" { clk clk_1hz:clk1|divide_by_50:d6|Q clk_1hz:clk1|divide_by_10:d5|Q clk_1hz:clk1|divide_by_10:d4|Q clk_1hz:clk1|divide_by_10:d3|Q clk_1hz:clk1|divide_by_10:d2|Q clk_1hz:clk1|divide_by_10:d1|Q clk_1hz:clk1|divide_by_10:d0|Q clk_1hz:clk1|divide_by_10:d0|Q~clkctrl SecondsDetector:comb_13|secondsflag } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "15.141 ns" { clk {} clk~combout {} clk_1hz:clk1|divide_by_50:d6|Q {} clk_1hz:clk1|divide_by_10:d5|Q {} clk_1hz:clk1|divide_by_10:d4|Q {} clk_1hz:clk1|divide_by_10:d3|Q {} clk_1hz:clk1|divide_by_10:d2|Q {} clk_1hz:clk1|divide_by_10:d1|Q {} clk_1hz:clk1|divide_by_10:d0|Q {} clk_1hz:clk1|divide_by_10:d0|Q~clkctrl {} SecondsDetector:comb_13|secondsflag {} } { 0.000ns 0.000ns 0.612ns 0.457ns 0.773ns 0.470ns 0.779ns 2.756ns 0.469ns 0.581ns 1.239ns } { 0.000ns 0.959ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "7.865 ns" { confirm_button SecondsDetector:comb_13|secondsflag } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "7.865 ns" { confirm_button {} confirm_button~combout {} SecondsDetector:comb_13|secondsflag {} } { 0.000ns 0.000ns 6.543ns } { 0.000ns 0.812ns 0.510ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 08 09:21:55 2023 " "Info: Processing ended: Fri Sep 08 09:21:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 35 s " "Info: Quartus II Full Compilation was successful. 0 errors, 35 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
