INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/NSCSCC/NSCSCC2019-WHU/simulation/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-311] analyzing module clk_pll_clk_pll_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/NSCSCC/NSCSCC2019-WHU/simulation/soc_sram_func/rtl/xilinx_ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized15
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized16
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized17
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized18
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized19
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized20
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized21
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized22
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized23
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized24
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized25
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized26
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized27
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized28
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized29
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized30
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized31
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized32
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized33
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized34
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized35
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized36
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized37
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized38
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized39
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized40
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized41
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized42
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized43
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized44
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized45
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized46
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized47
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized48
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized49
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized50
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized51
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized52
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized53
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized54
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized55
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized56
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized57
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized58
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized59
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized60
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized61
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized62
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized10
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized11
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized12
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized13
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized14
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized15
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized16
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized17
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized18
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized19
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized20
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized21
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized22
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized23
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized24
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized25
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized26
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized27
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized28
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized29
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized3
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized30
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized31
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized32
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized33
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized34
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized35
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized36
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized37
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized38
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized39
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized4
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized40
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized41
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized42
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized43
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized44
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized45
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized46
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized47
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized48
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized49
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized5
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized50
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized51
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized52
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized53
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized54
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized55
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized56
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized57
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized58
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized59
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized6
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized60
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized61
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized62
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized7
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized8
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized9
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_2_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/NSCSCC/NSCSCC2019-WHU/simulation/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/NSCSCC/NSCSCC2019-WHU/simulation/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/NSCSCC/NSCSCC2019-WHU/simulation/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/COP0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COP0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/NSCSCC/NSCSCC2019-WHU/simulation/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/NSCSCC/NSCSCC2019-WHU/simulation/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/NSCSCC/NSCSCC2019-WHU/simulation/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/EXE_MEM_REG/EXE_MEM_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/NSCSCC/NSCSCC2019-WHU/simulation/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/EXE_MEM_REG/EXE_MEM_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/NSCSCC/NSCSCC2019-WHU/simulation/soc_sram_func/rtl/myCPU/CPU/Generatic/EXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXT
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/NSCSCC/NSCSCC2019-WHU/simulation/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/Forwarding_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/NSCSCC/NSCSCC2019-WHU/simulation/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Hazard_Detection_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Detection_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/NSCSCC/NSCSCC2019-WHU/simulation/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/ID_EXE_REG/ID_EXE_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/NSCSCC/NSCSCC2019-WHU/simulation/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/ID_EXE_REG/ID_EXE_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/NSCSCC/NSCSCC2019-WHU/simulation/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/IF_ID_REG/IF_ID_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/NSCSCC/NSCSCC2019-WHU/simulation/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/IF_ID_REG/IF_ID_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/NSCSCC/NSCSCC2019-WHU/simulation/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/MEM_WB_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/NSCSCC/NSCSCC2019-WHU/simulation/soc_sram_func/rtl/myCPU/CPU/Mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mips
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/NSCSCC/NSCSCC2019-WHU/simulation/soc_sram_func/rtl/myCPU/CPU/Generatic/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2T1
INFO: [VRFC 10-311] analyzing module Mux3T1
INFO: [VRFC 10-311] analyzing module Mux4T1
INFO: [VRFC 10-311] analyzing module Mux5T1
INFO: [VRFC 10-311] analyzing module Mux6T1
INFO: [VRFC 10-311] analyzing module Mux8T1
INFO: [VRFC 10-311] analyzing module Mux16T1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/NSCSCC/NSCSCC2019-WHU/simulation/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/PC/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/NSCSCC/NSCSCC2019-WHU/simulation/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/PC/PCPlus4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCPlus4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/NSCSCC/NSCSCC2019-WHU/simulation/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/PC/PCReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/NSCSCC/NSCSCC2019-WHU/simulation/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/NSCSCC/NSCSCC2019-WHU/simulation/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/NSCSCC/NSCSCC2019-WHU/simulation/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/NSCSCC/NSCSCC2019-WHU/simulation/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/NSCSCC/NSCSCC2019-WHU/simulation/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_16
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/NSCSCC/NSCSCC2019-WHU/simulation/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/NSCSCC/NSCSCC2019-WHU/simulation/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/NSCSCC/NSCSCC2019-WHU/simulation/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/NSCSCC/NSCSCC2019-WHU/simulation/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/NSCSCC/NSCSCC2019-WHU/simulation/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [E:/Project/NSCSCC/NSCSCC2019-WHU/simulation/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/NSCSCC/NSCSCC2019-WHU/simulation/soc_sram_func/rtl/myCPU/CPU/Generatic/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/NSCSCC/NSCSCC2019-WHU/simulation/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/g_p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module g_p
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/NSCSCC/NSCSCC2019-WHU/simulation/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/hi_lo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hi_lo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/NSCSCC/NSCSCC2019-WHU/simulation/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ll_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ll_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/NSCSCC/NSCSCC2019-WHU/simulation/soc_sram_func/rtl/myCPU/CPU/Datapath/WB/modifyLoadData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modifyLoaddata
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/NSCSCC/NSCSCC2019-WHU/simulation/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/modifyStoreData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modifyStoreData
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/NSCSCC/NSCSCC2019-WHU/simulation/soc_sram_func/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/NSCSCC/NSCSCC2019-WHU/simulation/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/NSCSCC/NSCSCC2019-WHU/simulation/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/victimInstDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module victimInstDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/NSCSCC/NSCSCC2019-WHU/simulation/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol debug_wb_inst, assumed default net type wire [E:/Project/NSCSCC/NSCSCC2019-WHU/simulation/soc_sram_func/testbench/mycpu_tb.v:101]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project/NSCSCC/NSCSCC2019-WHU/simulation/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [E:/Project/NSCSCC/NSCSCC2019-WHU/simulation/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/glbl.v:6]
