

================================================================
== Vitis HLS Report for 'case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3'
================================================================
* Date:           Tue Jan 20 09:52:11 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  12.00 ns|  8.315 ns|     3.24 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      515|      515|  6.180 us|  6.180 us|  513|  513|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- L_n12_1_L_n12_2_L_n12_3  |      513|      513|         3|          1|          1|   512|       yes|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.85>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%m27 = alloca i32 1" [case_3.cc:22]   --->   Operation 6 'alloca' 'm27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_n12_2 = alloca i32 1" [case_3.cc:243]   --->   Operation 7 'alloca' 'i_n12_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten123 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten136 = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln108_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %sext_ln108"   --->   Operation 10 'read' 'sext_ln108_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%m120_cast_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %m120_cast"   --->   Operation 11 'read' 'm120_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%conv3_i12_i4097189_phi_reload_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %conv3_i12_i4097189_phi_reload"   --->   Operation 12 'read' 'conv3_i12_i4097189_phi_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln241_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %sext_ln241"   --->   Operation 13 'read' 'sext_ln241_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln22_4_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sext_ln22_4"   --->   Operation 14 'read' 'sext_ln22_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln247_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %sext_ln247"   --->   Operation 15 'read' 'sext_ln247_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%m27_19_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %m27_19_reload"   --->   Operation 16 'read' 'm27_19_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln108_cast = sext i4 %sext_ln108_read"   --->   Operation 17 'sext' 'sext_ln108_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%m120_cast_cast = sext i5 %m120_cast_read"   --->   Operation 18 'sext' 'm120_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln22_4_cast = sext i8 %sext_ln22_4_read"   --->   Operation 19 'sext' 'sext_ln22_4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln247_cast = sext i7 %sext_ln247_read"   --->   Operation 20 'sext' 'sext_ln247_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%conv3_i12_i4097189_phi_reload_cast = sext i3 %conv3_i12_i4097189_phi_reload_read"   --->   Operation 21 'sext' 'conv3_i12_i4097189_phi_reload_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln241_cast = sext i9 %sext_ln241_read"   --->   Operation 22 'sext' 'sext_ln241_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_data_12, void @empty, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_data_0, void @empty, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten136"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten123"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln243 = store i4 0, i4 %i_n12_2" [case_3.cc:243]   --->   Operation 27 'store' 'store_ln243' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln22 = store i16 %m27_19_reload_read, i16 %m27" [case_3.cc:22]   --->   Operation 28 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc912"   --->   Operation 29 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten136_load = load i10 %indvar_flatten136" [case_3.cc:241]   --->   Operation 30 'load' 'indvar_flatten136_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.73ns)   --->   "%icmp_ln241 = icmp_eq  i10 %indvar_flatten136_load, i10 512" [case_3.cc:241]   --->   Operation 31 'icmp' 'icmp_ln241' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.73ns)   --->   "%add_ln241 = add i10 %indvar_flatten136_load, i10 1" [case_3.cc:241]   --->   Operation 32 'add' 'add_ln241' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln241 = br i1 %icmp_ln241, void %for.inc918, void %for.end920.exitStub" [case_3.cc:241]   --->   Operation 33 'br' 'br_ln241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%i_n12_2_load = load i4 %i_n12_2" [case_3.cc:243]   --->   Operation 34 'load' 'i_n12_2_load' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%indvar_flatten123_load = load i8 %indvar_flatten123" [case_3.cc:242]   --->   Operation 35 'load' 'indvar_flatten123_load' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.91ns)   --->   "%icmp_ln242 = icmp_eq  i8 %indvar_flatten123_load, i8 64" [case_3.cc:242]   --->   Operation 36 'icmp' 'icmp_ln242' <Predicate = (!icmp_ln241)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node select_ln22)   --->   "%xor_ln22 = xor i1 %icmp_ln242, i1 1" [case_3.cc:22]   --->   Operation 37 'xor' 'xor_ln22' <Predicate = (!icmp_ln241)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.73ns)   --->   "%icmp_ln243 = icmp_eq  i4 %i_n12_2_load, i4 8" [case_3.cc:243]   --->   Operation 38 'icmp' 'icmp_ln243' <Predicate = (!icmp_ln241)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln22)   --->   "%and_ln22 = and i1 %icmp_ln243, i1 %xor_ln22" [case_3.cc:22]   --->   Operation 39 'and' 'and_ln22' <Predicate = (!icmp_ln241)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node select_ln22)   --->   "%or_ln22 = or i1 %and_ln22, i1 %icmp_ln242" [case_3.cc:22]   --->   Operation 40 'or' 'or_ln22' <Predicate = (!icmp_ln241)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln22 = select i1 %or_ln22, i4 0, i4 %i_n12_2_load" [case_3.cc:22]   --->   Operation 41 'select' 'select_ln22' <Predicate = (!icmp_ln241)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln243 = zext i4 %select_ln22" [case_3.cc:243]   --->   Operation 42 'zext' 'zext_ln243' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%in_data_0_addr = getelementptr i8 %in_data_0, i64 0, i64 %zext_ln243" [case_3.cc:247]   --->   Operation 43 'getelementptr' 'in_data_0_addr' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (2.32ns)   --->   "%in_data_0_load = load i4 %in_data_0_addr" [case_3.cc:247]   --->   Operation 44 'load' 'in_data_0_load' <Predicate = (!icmp_ln241)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%in_data_12_addr = getelementptr i8 %in_data_12, i64 0, i64 %zext_ln243" [case_3.cc:254]   --->   Operation 45 'getelementptr' 'in_data_12_addr' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_1 : Operation 46 [2/2] (2.32ns)   --->   "%in_data_12_load = load i4 %in_data_12_addr" [case_3.cc:254]   --->   Operation 46 'load' 'in_data_12_load' <Predicate = (!icmp_ln241)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 47 [1/1] (1.73ns)   --->   "%add_ln243 = add i4 %select_ln22, i4 1" [case_3.cc:243]   --->   Operation 47 'add' 'add_ln243' <Predicate = (!icmp_ln241)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (1.91ns)   --->   "%add_ln242 = add i8 %indvar_flatten123_load, i8 1" [case_3.cc:242]   --->   Operation 48 'add' 'add_ln242' <Predicate = (!icmp_ln241)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (1.24ns)   --->   "%select_ln242 = select i1 %icmp_ln242, i8 1, i8 %add_ln242" [case_3.cc:242]   --->   Operation 49 'select' 'select_ln242' <Predicate = (!icmp_ln241)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln241 = store i10 %add_ln241, i10 %indvar_flatten136" [case_3.cc:241]   --->   Operation 50 'store' 'store_ln241' <Predicate = (!icmp_ln241)> <Delay = 1.58>
ST_1 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln242 = store i8 %select_ln242, i8 %indvar_flatten123" [case_3.cc:242]   --->   Operation 51 'store' 'store_ln242' <Predicate = (!icmp_ln241)> <Delay = 1.58>
ST_1 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln243 = store i4 %add_ln243, i4 %i_n12_2" [case_3.cc:243]   --->   Operation 52 'store' 'store_ln243' <Predicate = (!icmp_ln241)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 8.31>
ST_2 : Operation 53 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_0_load = load i4 %in_data_0_addr" [case_3.cc:247]   --->   Operation 53 'load' 'in_data_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln247_1 = sext i8 %in_data_0_load" [case_3.cc:247]   --->   Operation 54 'sext' 'sext_ln247_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (4.17ns)   --->   "%m122 = mul i9 %sext_ln247_1, i9 %sext_ln247_cast" [case_3.cc:247]   --->   Operation 55 'mul' 'm122' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln83 = sext i9 %m122" [case_3.cc:83]   --->   Operation 56 'sext' 'sext_ln83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_12_load = load i4 %in_data_12_addr" [case_3.cc:254]   --->   Operation 57 'load' 'in_data_12_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln254 = sext i8 %in_data_12_load" [case_3.cc:254]   --->   Operation 58 'sext' 'sext_ln254' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.91ns)   --->   "%m126 = add i9 %sext_ln254, i9 %sext_ln22_4_cast" [case_3.cc:254]   --->   Operation 59 'add' 'm126' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln262 = sext i9 %m126" [case_3.cc:262]   --->   Operation 60 'sext' 'sext_ln262' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.82ns)   --->   "%add_ln262 = add i10 %sext_ln241_cast, i10 %sext_ln262" [case_3.cc:262]   --->   Operation 61 'add' 'add_ln262' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (1.78ns)   --->   "%add_ln262_2 = add i6 %m120_cast_cast, i6 %sext_ln108_cast" [case_3.cc:262]   --->   Operation 62 'add' 'add_ln262_2' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln262_2 = sext i6 %add_ln262_2" [case_3.cc:262]   --->   Operation 63 'sext' 'sext_ln262_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.82ns)   --->   "%add_ln262_3 = add i10 %sext_ln262_2, i10 %sext_ln83" [case_3.cc:262]   --->   Operation 64 'add' 'add_ln262_3' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%m27_load = load i16 %m27"   --->   Operation 77 'load' 'm27_load' <Predicate = (icmp_ln241)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %m27_21_out, i16 %m27_load"   --->   Operation 78 'write' 'write_ln0' <Predicate = (icmp_ln241)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 79 'ret' 'ret_ln0' <Predicate = (icmp_ln241)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 7.42>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%m27_load_5 = load i16 %m27" [case_3.cc:262]   --->   Operation 65 'load' 'm27_load_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @L_n12_1_L_n12_2_L_n12_3_str"   --->   Operation 66 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 67 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%specpipeline_ln22 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_5" [case_3.cc:22]   --->   Operation 68 'specpipeline' 'specpipeline_ln22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln262_1 = sext i10 %add_ln262" [case_3.cc:262]   --->   Operation 69 'sext' 'sext_ln262_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln262_1 = add i11 %sext_ln262_1, i11 %conv3_i12_i4097189_phi_reload_cast" [case_3.cc:262]   --->   Operation 70 'add' 'add_ln262_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln262_3 = sext i10 %add_ln262_3" [case_3.cc:262]   --->   Operation 71 'sext' 'sext_ln262_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln262_4 = add i11 %sext_ln262_3, i11 %add_ln262_1" [case_3.cc:262]   --->   Operation 72 'add' 'add_ln262_4' <Predicate = true> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln262_4 = sext i11 %add_ln262_4" [case_3.cc:262]   --->   Operation 73 'sext' 'sext_ln262_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (2.07ns)   --->   "%m27_8 = add i16 %m27_load_5, i16 %sext_ln262_4" [case_3.cc:262]   --->   Operation 74 'add' 'm27_8' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (1.58ns)   --->   "%store_ln22 = store i16 %m27_8, i16 %m27" [case_3.cc:22]   --->   Operation 75 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln243 = br void %for.inc912" [case_3.cc:243]   --->   Operation 76 'br' 'br_ln243' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 12.000ns, clock uncertainty: 3.240ns.

 <State 1>: 7.850ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten123' [31]  (1.588 ns)
	'load' operation 8 bit ('indvar_flatten123_load', case_3.cc:242) on local variable 'indvar_flatten123' [43]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln242', case_3.cc:242) [46]  (1.915 ns)
	'or' operation 1 bit ('or_ln22', case_3.cc:22) [50]  (0.000 ns)
	'select' operation 4 bit ('select_ln22', case_3.cc:22) [51]  (1.024 ns)
	'add' operation 4 bit ('add_ln243', case_3.cc:243) [74]  (1.735 ns)
	'store' operation 0 bit ('store_ln243', case_3.cc:243) of variable 'add_ln243', case_3.cc:243 on local variable 'i_n12_2', case_3.cc:243 [79]  (1.588 ns)

 <State 2>: 8.315ns
The critical path consists of the following:
	'load' operation 8 bit ('in_data_0_load', case_3.cc:247) on array 'in_data_0' [55]  (2.322 ns)
	'mul' operation 9 bit ('m122', case_3.cc:247) [57]  (4.170 ns)
	'add' operation 10 bit ('add_ln262_3', case_3.cc:262) [69]  (1.823 ns)

 <State 3>: 7.422ns
The critical path consists of the following:
	'add' operation 11 bit ('add_ln262_1', case_3.cc:262) [66]  (0.000 ns)
	'add' operation 11 bit ('add_ln262_4', case_3.cc:262) [71]  (3.757 ns)
	'add' operation 16 bit ('m27_8', case_3.cc:262) [73]  (2.077 ns)
	'store' operation 0 bit ('store_ln22', case_3.cc:22) of variable 'm27_8', case_3.cc:262 on local variable 'm27', case_3.cc:22 [80]  (1.588 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
