// Seed: 1514802132
module module_0 (
    input  logic id_0,
    output logic id_1,
    input  logic id_2
);
  assign id_1 = id_2 - 1;
  logic id_3 = 1'h0 && 1;
endmodule
