// Generated by CIRCT unknown git version
module add9se_0DV(	// file.cleaned.mlir:2:3
  input  [8:0] A,	// file.cleaned.mlir:2:28
               B,	// file.cleaned.mlir:2:40
  output [9:0] O	// file.cleaned.mlir:2:53
);

  wire sig_76;	// file.cleaned.mlir:54:11
  wire sig_75;	// file.cleaned.mlir:53:11
  wire sig_69;	// file.cleaned.mlir:52:11
  wire sig_43 = A[8] ^ B[8];	// file.cleaned.mlir:46:11, :47:11, :49:11
  assign sig_69 = (A[7] | B[7]) ^ A[7];	// file.cleaned.mlir:43:11, :44:11, :45:11, :52:11
  assign sig_75 = sig_43 ^ A[7];	// file.cleaned.mlir:43:11, :49:11, :53:11
  assign sig_76 = sig_43 ^ (A[8] & B[8] | sig_43 & A[7]);	// file.cleaned.mlir:43:11, :46:11, :47:11, :48:11, :49:11, :50:11, :51:11, :54:11
  assign O =
    {sig_76, 9'h0}
    | ({1'h0, sig_75, 8'h0}
       | ({2'h0, sig_69, 7'h0}
          | ({3'h0, sig_76, 6'h0}
             | ({4'h0, sig_76, 5'h0}
                | ({5'h0, sig_76, 4'h0}
                   | ({7'h0, sig_69, 2'h0} | ({8'h0, sig_76, 1'h0} | {9'h0, sig_69})
                      & 10'h3FB) & 10'h3E7) & 10'h3DF) & 10'h3BF) & 10'h37F) & 10'h2FF)
    & 10'h1FF;	// file.cleaned.mlir:3:14, :4:14, :5:14, :6:14, :7:17, :8:14, :9:14, :10:14, :11:14, :12:17, :13:18, :14:18, :15:17, :16:17, :17:16, :18:14, :19:10, :20:10, :21:10, :22:10, :23:10, :24:10, :25:10, :26:10, :27:10, :28:10, :29:11, :30:11, :31:11, :32:11, :33:11, :34:11, :35:11, :36:11, :37:11, :38:11, :39:11, :40:11, :41:11, :42:11, :52:11, :53:11, :54:11, :55:5
endmodule

