

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2'
================================================================
* Date:           Mon Aug 12 18:53:36 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        doitgenTriple
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.646 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   131074|   131074|  0.655 ms|  0.655 ms|  131074|  131074|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_50_1_VITIS_LOOP_53_2  |   131072|   131072|         3|          2|          1|  65536|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    180|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     77|    -|
|Register         |        -|    -|     112|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     112|    257|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln50_1_fu_203_p2     |         +|   0|  0|  14|           9|           1|
    |add_ln50_fu_171_p2       |         +|   0|  0|  24|          17|           1|
    |add_ln53_fu_256_p2       |         +|   0|  0|  14|           9|           1|
    |add_ln54_fu_250_p2       |         +|   0|  0|  23|          16|          16|
    |icmp_ln50_fu_165_p2      |      icmp|   0|  0|  25|          17|          18|
    |icmp_ln53_1_fu_261_p2    |      icmp|   0|  0|  13|           9|          10|
    |icmp_ln53_fu_183_p2      |      icmp|   0|  0|  13|           9|          10|
    |or_ln50_fu_189_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln50_1_fu_209_p3  |    select|   0|  0|   9|           1|           9|
    |select_ln50_fu_195_p3    |    select|   0|  0|   9|           1|           1|
    |select_ln51_fu_221_p3    |    select|   0|  0|  32|           1|          30|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 180|          91|         100|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  14|          3|    1|          3|
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_phi_mux_first_iter_0_phi_fu_139_p4  |   9|          2|    1|          2|
    |i_fu_60                                |   9|          2|    9|         18|
    |indvar_flatten_fu_64                   |   9|          2|   17|         34|
    |j_fu_56                                |   9|          2|    9|         18|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  77|         17|   40|         81|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln50_reg_309             |  17|   0|   17|          0|
    |add_ln54_reg_337             |  16|   0|   16|          0|
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |first_iter_0_reg_134         |   1|   0|    1|          0|
    |i_fu_60                      |   9|   0|    9|          0|
    |icmp_ln50_reg_305            |   1|   0|    1|          0|
    |icmp_ln53_1_reg_342          |   1|   0|    1|          0|
    |indvar_flatten_fu_64         |  17|   0|   17|          0|
    |j_fu_56                      |   9|   0|    9|          0|
    |or_ln50_reg_314              |   1|   0|    1|          0|
    |select_ln50_1_reg_324        |   9|   0|    9|          0|
    |select_ln50_reg_318          |   9|   0|    9|          0|
    |select_ln51_reg_331          |   1|   0|   32|         31|
    |sum_addr_8_reg_351           |   8|   0|    8|          0|
    |sum_addr_reg_346             |   8|   0|    8|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 112|   0|  143|         31|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-----------------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+----------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2|  return value|
|w_address0      |  out|   16|   ap_memory|                                              w|         array|
|w_ce0           |  out|    1|   ap_memory|                                              w|         array|
|w_we0           |  out|    1|   ap_memory|                                              w|         array|
|w_d0            |  out|   32|   ap_memory|                                              w|         array|
|sum_address0    |  out|    8|   ap_memory|                                            sum|         array|
|sum_ce0         |  out|    1|   ap_memory|                                            sum|         array|
|sum_we0         |  out|    1|   ap_memory|                                            sum|         array|
|sum_d0          |  out|   32|   ap_memory|                                            sum|         array|
|sum_s_address0  |  out|    8|   ap_memory|                                          sum_s|         array|
|sum_s_ce0       |  out|    1|   ap_memory|                                          sum_s|         array|
|sum_s_we0       |  out|    1|   ap_memory|                                          sum_s|         array|
|sum_s_d0        |  out|   32|   ap_memory|                                          sum_s|         array|
|A_address0      |  out|    8|   ap_memory|                                              A|         array|
|A_ce0           |  out|    1|   ap_memory|                                              A|         array|
|A_we0           |  out|    1|   ap_memory|                                              A|         array|
|A_d0            |  out|   32|   ap_memory|                                              A|         array|
|B_address0      |  out|    8|   ap_memory|                                              B|         array|
|B_ce0           |  out|    1|   ap_memory|                                              B|         array|
|B_we0           |  out|    1|   ap_memory|                                              B|         array|
|B_d0            |  out|   32|   ap_memory|                                              B|         array|
+----------------+-----+-----+------------+-----------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:53]   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:50]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i17 0, i17 %indvar_flatten"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln50 = store i9 0, i9 %i" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:50]   --->   Operation 10 'store' 'store_ln50' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln53 = store i9 0, i9 %j" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:53]   --->   Operation 11 'store' 'store_ln53' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.48>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%first_iter_0 = phi i1 1, void %newFuncRoot, i1 0, void %new.latch.for.inc.split"   --->   Operation 13 'phi' 'first_iter_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i17 %indvar_flatten" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:50]   --->   Operation 14 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (2.10ns)   --->   "%icmp_ln50 = icmp_eq  i17 %indvar_flatten_load, i17 65536" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:50]   --->   Operation 15 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 2.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (2.10ns)   --->   "%add_ln50 = add i17 %indvar_flatten_load, i17 1" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:50]   --->   Operation 16 'add' 'add_ln50' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln50 = br i1 %icmp_ln50, void %for.inc15, void %for.body27.preheader.exitStub" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:50]   --->   Operation 17 'br' 'br_ln50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%j_load = load i9 %j" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:53]   --->   Operation 18 'load' 'j_load' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:50]   --->   Operation 19 'load' 'i_load' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.82ns)   --->   "%icmp_ln53 = icmp_eq  i9 %j_load, i9 256" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:53]   --->   Operation 20 'icmp' 'icmp_ln53' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.97ns)   --->   "%or_ln50 = or i1 %icmp_ln53, i1 %first_iter_0" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:50]   --->   Operation 21 'or' 'or_ln50' <Predicate = (!icmp_ln50)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.96ns)   --->   "%select_ln50 = select i1 %icmp_ln53, i9 0, i9 %j_load" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:50]   --->   Operation 22 'select' 'select_ln50' <Predicate = (!icmp_ln50)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.82ns)   --->   "%add_ln50_1 = add i9 %i_load, i9 1" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:50]   --->   Operation 23 'add' 'add_ln50_1' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.96ns)   --->   "%select_ln50_1 = select i1 %icmp_ln53, i9 %add_ln50_1, i9 %i_load" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:50]   --->   Operation 24 'select' 'select_ln50_1' <Predicate = (!icmp_ln50)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty_9 = trunc i9 %select_ln50_1" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:50]   --->   Operation 25 'trunc' 'empty_9' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.69ns)   --->   "%select_ln51 = select i1 %empty_9, i32 1, i32 -1" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:51]   --->   Operation 26 'select' 'select_ln51' <Predicate = (!icmp_ln50)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %or_ln50, void %for.inc.split, void %for.first.iter.for.inc" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:53]   --->   Operation 27 'br' 'br_ln53' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 56 'ret' 'ret_ln0' <Predicate = (icmp_ln50)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.64>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_50_1_VITIS_LOOP_53_2_str"   --->   Operation 28 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536"   --->   Operation 29 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i9 %select_ln50_1" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:50]   --->   Operation 30 'zext' 'zext_ln50' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln50" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:51]   --->   Operation 31 'getelementptr' 'A_addr' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i32 %B, i64 0, i64 %zext_ln50" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:52]   --->   Operation 32 'getelementptr' 'B_addr' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %select_ln51, i8 %A_addr" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:51]   --->   Operation 33 'store' 'store_ln51' <Predicate = (!icmp_ln50 & or_ln50)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 34 [1/1] (3.25ns)   --->   "%store_ln52 = store i32 %select_ln51, i8 %B_addr" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:52]   --->   Operation 34 'store' 'store_ln52' <Predicate = (!icmp_ln50 & or_ln50)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln53 = br void %for.inc.split" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:53]   --->   Operation 35 'br' 'br_ln53' <Predicate = (!icmp_ln50 & or_ln50)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%empty = trunc i9 %select_ln50_1" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:50]   --->   Operation 36 'trunc' 'empty' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 0" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:50]   --->   Operation 37 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i9 %select_ln50" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:53]   --->   Operation 38 'zext' 'zext_ln53' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (2.07ns)   --->   "%add_ln54 = add i16 %zext_ln53, i16 %tmp_8" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:54]   --->   Operation 39 'add' 'add_ln54' <Predicate = (!icmp_ln50)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (1.82ns)   --->   "%add_ln53 = add i9 %select_ln50, i9 1" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:53]   --->   Operation 40 'add' 'add_ln53' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (1.82ns)   --->   "%icmp_ln53_1 = icmp_eq  i9 %add_ln53, i9 256" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:53]   --->   Operation 41 'icmp' 'icmp_ln53_1' <Predicate = (!icmp_ln50)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%sum_addr = getelementptr i32 %sum, i64 0, i64 %zext_ln50" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:55]   --->   Operation 42 'getelementptr' 'sum_addr' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%sum_addr_8 = getelementptr i32 %sum_s, i64 0, i64 %zext_ln50" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:56]   --->   Operation 43 'getelementptr' 'sum_addr_8' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln53_1, void %new.latch.for.inc.split, void %last.iter.for.inc.split" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:53]   --->   Operation 44 'br' 'br_ln53' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln50 = store i17 %add_ln50, i17 %indvar_flatten" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:50]   --->   Operation 45 'store' 'store_ln50' <Predicate = (!icmp_ln50)> <Delay = 1.58>
ST_3 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln50 = store i9 %select_ln50_1, i9 %i" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:50]   --->   Operation 46 'store' 'store_ln50' <Predicate = (!icmp_ln50)> <Delay = 1.58>
ST_3 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln53 = store i9 %add_ln53, i9 %j" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:53]   --->   Operation 47 'store' 'store_ln53' <Predicate = (!icmp_ln50)> <Delay = 1.58>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln53 = br void %for.inc" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:53]   --->   Operation 48 'br' 'br_ln53' <Predicate = (!icmp_ln50)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%specpipeline_ln53 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:53]   --->   Operation 49 'specpipeline' 'specpipeline_ln53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i16 %add_ln54" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:54]   --->   Operation 50 'zext' 'zext_ln54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%w_addr = getelementptr i32 %w, i64 0, i64 %zext_ln54" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:54]   --->   Operation 51 'getelementptr' 'w_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (3.25ns)   --->   "%store_ln54 = store i32 0, i16 %w_addr" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:54]   --->   Operation 52 'store' 'store_ln54' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_4 : Operation 53 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 0, i8 %sum_addr" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:55]   --->   Operation 53 'store' 'store_ln55' <Predicate = (icmp_ln53_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 54 [1/1] (3.25ns)   --->   "%store_ln56 = store i32 0, i8 %sum_addr_8" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:56]   --->   Operation 54 'store' 'store_ln56' <Predicate = (icmp_ln53_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln53 = br void %new.latch.for.inc.split" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:53]   --->   Operation 55 'br' 'br_ln53' <Predicate = (icmp_ln53_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ w]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ sum]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ sum_s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 01110]
i                     (alloca           ) [ 01110]
indvar_flatten        (alloca           ) [ 01110]
store_ln0             (store            ) [ 00000]
store_ln50            (store            ) [ 00000]
store_ln53            (store            ) [ 00000]
br_ln0                (br               ) [ 01110]
first_iter_0          (phi              ) [ 00100]
indvar_flatten_load   (load             ) [ 00000]
icmp_ln50             (icmp             ) [ 01111]
add_ln50              (add              ) [ 01010]
br_ln50               (br               ) [ 00000]
j_load                (load             ) [ 00000]
i_load                (load             ) [ 00000]
icmp_ln53             (icmp             ) [ 00000]
or_ln50               (or               ) [ 01010]
select_ln50           (select           ) [ 01010]
add_ln50_1            (add              ) [ 00000]
select_ln50_1         (select           ) [ 01010]
empty_9               (trunc            ) [ 00000]
select_ln51           (select           ) [ 01010]
br_ln53               (br               ) [ 00000]
specloopname_ln0      (specloopname     ) [ 00000]
speclooptripcount_ln0 (speclooptripcount) [ 00000]
zext_ln50             (zext             ) [ 00000]
A_addr                (getelementptr    ) [ 00000]
B_addr                (getelementptr    ) [ 00000]
store_ln51            (store            ) [ 00000]
store_ln52            (store            ) [ 00000]
br_ln53               (br               ) [ 00000]
empty                 (trunc            ) [ 00000]
tmp_8                 (bitconcatenate   ) [ 00000]
zext_ln53             (zext             ) [ 00000]
add_ln54              (add              ) [ 00101]
add_ln53              (add              ) [ 00000]
icmp_ln53_1           (icmp             ) [ 00101]
sum_addr              (getelementptr    ) [ 00101]
sum_addr_8            (getelementptr    ) [ 00101]
br_ln53               (br               ) [ 00000]
store_ln50            (store            ) [ 00000]
store_ln50            (store            ) [ 00000]
store_ln53            (store            ) [ 00000]
br_ln53               (br               ) [ 01110]
specpipeline_ln53     (specpipeline     ) [ 00000]
zext_ln54             (zext             ) [ 00000]
w_addr                (getelementptr    ) [ 00000]
store_ln54            (store            ) [ 00000]
store_ln55            (store            ) [ 00000]
store_ln56            (store            ) [ 00000]
br_ln53               (br               ) [ 00000]
ret_ln0               (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="w">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sum">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sum_s">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_s"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="B">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_50_1_VITIS_LOOP_53_2_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="j_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="i_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="indvar_flatten_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="A_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="9" slack="0"/>
<pin id="72" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/3 "/>
</bind>
</comp>

<comp id="75" class="1004" name="B_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="9" slack="0"/>
<pin id="79" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/3 "/>
</bind>
</comp>

<comp id="82" class="1004" name="store_ln51_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="1"/>
<pin id="85" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/3 "/>
</bind>
</comp>

<comp id="88" class="1004" name="store_ln52_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="1"/>
<pin id="91" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/3 "/>
</bind>
</comp>

<comp id="94" class="1004" name="sum_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="9" slack="0"/>
<pin id="98" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_addr/3 "/>
</bind>
</comp>

<comp id="101" class="1004" name="sum_addr_8_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="9" slack="0"/>
<pin id="105" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_addr_8/3 "/>
</bind>
</comp>

<comp id="108" class="1004" name="w_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="16" slack="0"/>
<pin id="112" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_addr/4 "/>
</bind>
</comp>

<comp id="115" class="1004" name="store_ln54_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="16" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="0"/>
<pin id="118" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/4 "/>
</bind>
</comp>

<comp id="122" class="1004" name="store_ln55_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8" slack="1"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/4 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln56_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="1"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/4 "/>
</bind>
</comp>

<comp id="134" class="1005" name="first_iter_0_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="1"/>
<pin id="136" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="first_iter_0 (phireg) "/>
</bind>
</comp>

<comp id="139" class="1004" name="first_iter_0_phi_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="1"/>
<pin id="141" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="1" slack="1"/>
<pin id="143" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first_iter_0/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="store_ln0_store_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="0"/>
<pin id="149" dir="0" index="1" bw="17" slack="0"/>
<pin id="150" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln50_store_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="9" slack="0"/>
<pin id="155" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="store_ln53_store_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="9" slack="0"/>
<pin id="160" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="indvar_flatten_load_load_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="17" slack="1"/>
<pin id="164" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="icmp_ln50_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="17" slack="0"/>
<pin id="167" dir="0" index="1" bw="17" slack="0"/>
<pin id="168" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="add_ln50_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="17" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="j_load_load_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="9" slack="1"/>
<pin id="179" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="i_load_load_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="9" slack="1"/>
<pin id="182" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="icmp_ln53_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="9" slack="0"/>
<pin id="185" dir="0" index="1" bw="9" slack="0"/>
<pin id="186" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="or_ln50_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln50/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="select_ln50_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="9" slack="0"/>
<pin id="198" dir="0" index="2" bw="9" slack="0"/>
<pin id="199" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln50/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="add_ln50_1_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="9" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50_1/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="select_ln50_1_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="9" slack="0"/>
<pin id="212" dir="0" index="2" bw="9" slack="0"/>
<pin id="213" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln50_1/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="empty_9_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="9" slack="0"/>
<pin id="219" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_9/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="select_ln51_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="32" slack="0"/>
<pin id="224" dir="0" index="2" bw="32" slack="0"/>
<pin id="225" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln51/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="zext_ln50_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="9" slack="1"/>
<pin id="231" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="empty_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="9" slack="1"/>
<pin id="238" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_8_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="16" slack="0"/>
<pin id="241" dir="0" index="1" bw="8" slack="0"/>
<pin id="242" dir="0" index="2" bw="1" slack="0"/>
<pin id="243" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="zext_ln53_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="9" slack="1"/>
<pin id="249" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="add_ln54_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="9" slack="0"/>
<pin id="252" dir="0" index="1" bw="16" slack="0"/>
<pin id="253" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="add_ln53_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="9" slack="1"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="icmp_ln53_1_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="9" slack="0"/>
<pin id="263" dir="0" index="1" bw="9" slack="0"/>
<pin id="264" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53_1/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="store_ln50_store_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="17" slack="1"/>
<pin id="269" dir="0" index="1" bw="17" slack="2"/>
<pin id="270" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="store_ln50_store_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="9" slack="1"/>
<pin id="273" dir="0" index="1" bw="9" slack="2"/>
<pin id="274" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="store_ln53_store_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="9" slack="0"/>
<pin id="277" dir="0" index="1" bw="9" slack="2"/>
<pin id="278" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="zext_ln54_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="16" slack="1"/>
<pin id="282" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54/4 "/>
</bind>
</comp>

<comp id="284" class="1005" name="j_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="9" slack="0"/>
<pin id="286" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="291" class="1005" name="i_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="9" slack="0"/>
<pin id="293" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="298" class="1005" name="indvar_flatten_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="17" slack="0"/>
<pin id="300" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="305" class="1005" name="icmp_ln50_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="1"/>
<pin id="307" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln50 "/>
</bind>
</comp>

<comp id="309" class="1005" name="add_ln50_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="17" slack="1"/>
<pin id="311" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln50 "/>
</bind>
</comp>

<comp id="314" class="1005" name="or_ln50_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="1"/>
<pin id="316" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln50 "/>
</bind>
</comp>

<comp id="318" class="1005" name="select_ln50_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="9" slack="1"/>
<pin id="320" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="select_ln50 "/>
</bind>
</comp>

<comp id="324" class="1005" name="select_ln50_1_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="9" slack="1"/>
<pin id="326" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="select_ln50_1 "/>
</bind>
</comp>

<comp id="331" class="1005" name="select_ln51_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="1"/>
<pin id="333" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln51 "/>
</bind>
</comp>

<comp id="337" class="1005" name="add_ln54_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="16" slack="1"/>
<pin id="339" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln54 "/>
</bind>
</comp>

<comp id="342" class="1005" name="icmp_ln53_1_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="1"/>
<pin id="344" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln53_1 "/>
</bind>
</comp>

<comp id="346" class="1005" name="sum_addr_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="8" slack="1"/>
<pin id="348" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum_addr "/>
</bind>
</comp>

<comp id="351" class="1005" name="sum_addr_8_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="8" slack="1"/>
<pin id="353" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum_addr_8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="10" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="10" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="40" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="8" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="40" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="87"><net_src comp="68" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="93"><net_src comp="75" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="40" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="4" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="40" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="113"><net_src comp="0" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="40" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="54" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="121"><net_src comp="108" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="127"><net_src comp="54" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="54" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="137"><net_src comp="16" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="18" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="145"><net_src comp="134" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="146"><net_src comp="134" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="151"><net_src comp="12" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="156"><net_src comp="14" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="161"><net_src comp="14" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="169"><net_src comp="162" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="20" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="162" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="22" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="187"><net_src comp="177" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="24" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="183" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="139" pin="4"/><net_sink comp="189" pin=1"/></net>

<net id="200"><net_src comp="183" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="14" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="202"><net_src comp="177" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="207"><net_src comp="180" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="26" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="214"><net_src comp="183" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="203" pin="2"/><net_sink comp="209" pin=1"/></net>

<net id="216"><net_src comp="180" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="220"><net_src comp="209" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="226"><net_src comp="217" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="28" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="228"><net_src comp="30" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="232"><net_src comp="229" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="234"><net_src comp="229" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="235"><net_src comp="229" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="244"><net_src comp="42" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="236" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="246"><net_src comp="44" pin="0"/><net_sink comp="239" pin=2"/></net>

<net id="254"><net_src comp="247" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="239" pin="3"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="26" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="265"><net_src comp="256" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="24" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="279"><net_src comp="256" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="283"><net_src comp="280" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="287"><net_src comp="56" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="289"><net_src comp="284" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="290"><net_src comp="284" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="294"><net_src comp="60" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="296"><net_src comp="291" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="297"><net_src comp="291" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="301"><net_src comp="64" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="303"><net_src comp="298" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="304"><net_src comp="298" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="308"><net_src comp="165" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="171" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="317"><net_src comp="189" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="195" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="323"><net_src comp="318" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="327"><net_src comp="209" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="329"><net_src comp="324" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="330"><net_src comp="324" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="334"><net_src comp="221" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="336"><net_src comp="331" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="340"><net_src comp="250" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="345"><net_src comp="261" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="94" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="354"><net_src comp="101" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="128" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: w | {4 }
	Port: sum | {4 }
	Port: sum_s | {4 }
	Port: A | {3 }
	Port: B | {3 }
 - Input state : 
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln50 : 1
		store_ln53 : 1
	State 2
		icmp_ln50 : 1
		add_ln50 : 1
		br_ln50 : 2
		icmp_ln53 : 1
		or_ln50 : 2
		select_ln50 : 2
		add_ln50_1 : 1
		select_ln50_1 : 2
		empty_9 : 3
		select_ln51 : 4
		br_ln53 : 2
	State 3
		A_addr : 1
		B_addr : 1
		store_ln51 : 2
		store_ln52 : 2
		tmp_8 : 1
		add_ln54 : 2
		icmp_ln53_1 : 1
		sum_addr : 1
		sum_addr_8 : 1
		br_ln53 : 2
		store_ln53 : 1
	State 4
		w_addr : 1
		store_ln54 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |    add_ln50_fu_171   |    0    |    24   |
|    add   |   add_ln50_1_fu_203  |    0    |    14   |
|          |    add_ln54_fu_250   |    0    |    23   |
|          |    add_ln53_fu_256   |    0    |    14   |
|----------|----------------------|---------|---------|
|          |   icmp_ln50_fu_165   |    0    |    24   |
|   icmp   |   icmp_ln53_fu_183   |    0    |    14   |
|          |  icmp_ln53_1_fu_261  |    0    |    14   |
|----------|----------------------|---------|---------|
|          |  select_ln50_fu_195  |    0    |    9    |
|  select  | select_ln50_1_fu_209 |    0    |    9    |
|          |  select_ln51_fu_221  |    0    |    32   |
|----------|----------------------|---------|---------|
|    or    |    or_ln50_fu_189    |    0    |    2    |
|----------|----------------------|---------|---------|
|   trunc  |    empty_9_fu_217    |    0    |    0    |
|          |     empty_fu_236     |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   zext_ln50_fu_229   |    0    |    0    |
|   zext   |   zext_ln53_fu_247   |    0    |    0    |
|          |   zext_ln54_fu_280   |    0    |    0    |
|----------|----------------------|---------|---------|
|bitconcatenate|     tmp_8_fu_239     |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   179   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln50_reg_309   |   17   |
|   add_ln54_reg_337   |   16   |
| first_iter_0_reg_134 |    1   |
|       i_reg_291      |    9   |
|   icmp_ln50_reg_305  |    1   |
|  icmp_ln53_1_reg_342 |    1   |
|indvar_flatten_reg_298|   17   |
|       j_reg_284      |    9   |
|    or_ln50_reg_314   |    1   |
| select_ln50_1_reg_324|    9   |
|  select_ln50_reg_318 |    9   |
|  select_ln51_reg_331 |   32   |
|  sum_addr_8_reg_351  |    8   |
|   sum_addr_reg_346   |    8   |
+----------------------+--------+
|         Total        |   138  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  |
|----------------------|------|------|------|--------||---------|
| first_iter_0_reg_134 |  p0  |   2  |   1  |    2   |
|----------------------|------|------|------|--------||---------|
|         Total        |      |      |      |    2   ||  1.588  |
|----------------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   179  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    -   |
|  Register |    -   |   138  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   138  |   179  |
+-----------+--------+--------+--------+
