#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_0000017e24aa0d10 .scope module, "tb_mips" "tb_mips" 2 1;
 .timescale 0 0;
v0000017e24b071b0_0 .var "clk", 0 0;
v0000017e24b083d0_0 .var/i "i", 31 0;
v0000017e24b07930_0 .var "res", 0 0;
S_0000017e24a735f0 .scope module, "mips_DUT" "mips" 2 7, 3 1 0, S_0000017e24aa0d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v0000017e24b04770_0 .net "ALUOp", 1 0, v0000017e24a95600_0;  1 drivers
v0000017e24b039b0_0 .net "ALUSrc", 0 0, v0000017e24a96820_0;  1 drivers
v0000017e24b03870_0 .net "Branch", 0 0, v0000017e24a951a0_0;  1 drivers
v0000017e24b041d0_0 .net "Jal", 0 0, v0000017e24a96140_0;  1 drivers
v0000017e24b04810_0 .net "Jump", 0 0, v0000017e24a956a0_0;  1 drivers
v0000017e24b049f0_0 .net "MemRead", 0 0, v0000017e24a95920_0;  1 drivers
v0000017e24b03af0_0 .net "MemToReg", 0 0, v0000017e24a961e0_0;  1 drivers
v0000017e24b04e50_0 .net "MemWrite", 0 0, v0000017e24a94b60_0;  1 drivers
v0000017e24b04f90_0 .net "OpCode", 5 0, L_0000017e24b07bb0;  1 drivers
v0000017e24b04ef0_0 .net "RegDst", 0 0, v0000017e24a94c00_0;  1 drivers
v0000017e24b04950_0 .net "RegWrite", 0 0, v0000017e24a94ca0_0;  1 drivers
v0000017e24b04a90_0 .net "clk", 0 0, v0000017e24b071b0_0;  1 drivers
v0000017e24b03230_0 .net "reset", 0 0, v0000017e24b07930_0;  1 drivers
S_0000017e24a73780 .scope module, "Control" "control" 3 23, 4 1 0, S_0000017e24a735f0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /OUTPUT 1 "RegDst";
    .port_info 2 /OUTPUT 1 "ALUSrc";
    .port_info 3 /OUTPUT 1 "MemtoReg";
    .port_info 4 /OUTPUT 1 "RegWrite";
    .port_info 5 /OUTPUT 1 "MemRead";
    .port_info 6 /OUTPUT 1 "MemWrite";
    .port_info 7 /OUTPUT 1 "Branch";
    .port_info 8 /OUTPUT 2 "AluOP";
    .port_info 9 /OUTPUT 1 "Jump";
    .port_info 10 /OUTPUT 1 "Jal";
v0000017e24a96820_0 .var "ALUSrc", 0 0;
v0000017e24a95600_0 .var "AluOP", 1 0;
v0000017e24a951a0_0 .var "Branch", 0 0;
v0000017e24a96140_0 .var "Jal", 0 0;
v0000017e24a956a0_0 .var "Jump", 0 0;
v0000017e24a95920_0 .var "MemRead", 0 0;
v0000017e24a94b60_0 .var "MemWrite", 0 0;
v0000017e24a961e0_0 .var "MemtoReg", 0 0;
v0000017e24a94c00_0 .var "RegDst", 0 0;
v0000017e24a94ca0_0 .var "RegWrite", 0 0;
v0000017e24a96640_0 .net "opcode", 5 0, L_0000017e24b07bb0;  alias, 1 drivers
E_0000017e24a81140 .event anyedge, v0000017e24a96640_0;
S_0000017e24a6db50 .scope module, "Datapath" "datapath" 3 21, 5 1 0, S_0000017e24a735f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "RegDst";
    .port_info 3 /INPUT 1 "AluSrc";
    .port_info 4 /INPUT 1 "MemtoReg";
    .port_info 5 /INPUT 1 "RegWrite";
    .port_info 6 /INPUT 1 "MemRead";
    .port_info 7 /INPUT 1 "MemWrite";
    .port_info 8 /INPUT 1 "Branch";
    .port_info 9 /INPUT 2 "ALUOp";
    .port_info 10 /OUTPUT 6 "OpCode";
    .port_info 11 /INPUT 1 "Jump";
    .port_info 12 /INPUT 1 "Jal";
v0000017e24b04d10_0 .net "ALUCtrl", 3 0, v0000017e24a95240_0;  1 drivers
v0000017e24b04090_0 .net "ALUOp", 1 0, v0000017e24a95600_0;  alias, 1 drivers
v0000017e24b03ff0_0 .net "ALUout", 31 0, v0000017e24a959c0_0;  1 drivers
v0000017e24b04270_0 .net "AluSrc", 0 0, v0000017e24a96820_0;  alias, 1 drivers
v0000017e24b037d0_0 .net "Branch", 0 0, v0000017e24a951a0_0;  alias, 1 drivers
v0000017e24b048b0_0 .net "Instruction", 31 0, L_0000017e24a74540;  1 drivers
v0000017e24b03550_0 .net "Jal", 0 0, v0000017e24a96140_0;  alias, 1 drivers
v0000017e24b03410_0 .net "Jump", 0 0, v0000017e24a956a0_0;  alias, 1 drivers
v0000017e24b04450_0 .net "MemRead", 0 0, v0000017e24a95920_0;  alias, 1 drivers
v0000017e24b03e10_0 .net "MemWrite", 0 0, v0000017e24a94b60_0;  alias, 1 drivers
v0000017e24b03190_0 .net "MemtoReg", 0 0, v0000017e24a961e0_0;  alias, 1 drivers
v0000017e24b04bd0_0 .net "OpCode", 5 0, L_0000017e24b07bb0;  alias, 1 drivers
v0000017e24b03a50_0 .net "PC_adr", 31 0, v0000017e24a94f20_0;  1 drivers
v0000017e24b030f0_0 .net "PCsel", 0 0, L_0000017e24a74850;  1 drivers
v0000017e24b03cd0_0 .net "ReadData", 31 0, L_0000017e24a73e40;  1 drivers
v0000017e24b04b30_0 .net "ReadRegister1", 31 0, L_0000017e24b079d0;  1 drivers
v0000017e24b03d70_0 .net "ReadRegister2", 31 0, L_0000017e24b07610;  1 drivers
v0000017e24b035f0_0 .net "RegDst", 0 0, v0000017e24a94c00_0;  alias, 1 drivers
v0000017e24b034b0_0 .net "RegWrite", 0 0, v0000017e24a94ca0_0;  alias, 1 drivers
v0000017e24b03c30_0 .net "Zero", 0 0, L_0000017e24b08790;  1 drivers
L_0000017e24b09870 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000017e24b03690_0 .net/2u *"_ivl_24", 31 0, L_0000017e24b09870;  1 drivers
v0000017e24b03eb0_0 .net "clk", 0 0, v0000017e24b071b0_0;  alias, 1 drivers
v0000017e24b03f50_0 .net "jSignExtend", 31 0, L_0000017e24b07b10;  1 drivers
v0000017e24b04310_0 .net "muxPcSel", 0 0, L_0000017e24b07390;  1 drivers
v0000017e24b046d0_0 .net "muxRData", 31 0, L_0000017e24b62900;  1 drivers
v0000017e24b03730_0 .net "muxRDest", 4 0, L_0000017e24b61e60;  1 drivers
v0000017e24b04db0_0 .net "muxSignExtend", 31 0, L_0000017e24b08b50;  1 drivers
v0000017e24b03910_0 .net "muxalu_out", 31 0, L_0000017e24b080b0;  1 drivers
v0000017e24b043b0_0 .net "muxdata_out", 31 0, L_0000017e24b08330;  1 drivers
v0000017e24b03370_0 .net "muxinstr_out", 4 0, L_0000017e24b08010;  1 drivers
v0000017e24b04130_0 .net "reset", 0 0, v0000017e24b07930_0;  alias, 1 drivers
v0000017e24b04630_0 .net "signExtend", 31 0, L_0000017e24b07e30;  1 drivers
E_0000017e24a80d80 .event anyedge, v0000017e24a94f20_0;
L_0000017e24b07bb0 .part L_0000017e24a74540, 26, 6;
L_0000017e24b08470 .part v0000017e24a94f20_0, 0, 8;
L_0000017e24b08510 .part v0000017e24a959c0_0, 0, 8;
L_0000017e24b08ab0 .part L_0000017e24a74540, 21, 5;
L_0000017e24b07110 .part L_0000017e24a74540, 16, 5;
L_0000017e24b07f70 .part L_0000017e24a74540, 0, 6;
L_0000017e24b088d0 .part L_0000017e24a74540, 0, 16;
L_0000017e24b08bf0 .part L_0000017e24a74540, 0, 26;
L_0000017e24b07570 .part L_0000017e24a74540, 16, 5;
L_0000017e24b076b0 .part L_0000017e24a74540, 11, 5;
L_0000017e24b62e00 .arith/sum 32, v0000017e24a94f20_0, L_0000017e24b09870;
S_0000017e24a6dce0 .scope module, "Alu" "alu" 5 41, 6 1 0, S_0000017e24a6db50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "opA";
    .port_info 1 /INPUT 32 "opB";
    .port_info 2 /INPUT 4 "ALUop";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
v0000017e24a96280_0 .net "ALUop", 3 0, v0000017e24a95240_0;  alias, 1 drivers
L_0000017e24b093a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017e24a95560_0 .net/2u *"_ivl_0", 31 0, L_0000017e24b093a8;  1 drivers
v0000017e24a96320_0 .net "opA", 31 0, L_0000017e24b079d0;  alias, 1 drivers
v0000017e24a968c0_0 .net "opB", 31 0, L_0000017e24b080b0;  alias, 1 drivers
v0000017e24a959c0_0 .var "result", 31 0;
v0000017e24a96500_0 .net "zero", 0 0, L_0000017e24b08790;  alias, 1 drivers
E_0000017e24a80c00 .event anyedge, v0000017e24a968c0_0, v0000017e24a96320_0, v0000017e24a96280_0;
L_0000017e24b08790 .cmp/eq 32, v0000017e24a959c0_0, L_0000017e24b093a8;
S_0000017e24a6c9d0 .scope module, "AluControl" "alucontrol" 5 40, 7 1 0, S_0000017e24a6db50;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "AluOp";
    .port_info 1 /INPUT 6 "FnField";
    .port_info 2 /OUTPUT 4 "AluCtrl";
v0000017e24a95240_0 .var "AluCtrl", 3 0;
v0000017e24a96960_0 .net "AluOp", 1 0, v0000017e24a95600_0;  alias, 1 drivers
v0000017e24a95380_0 .net "FnField", 5 0, L_0000017e24b07f70;  1 drivers
E_0000017e24a80dc0 .event anyedge, v0000017e24a95380_0, v0000017e24a95600_0;
S_0000017e24a6cb60 .scope module, "PC" "pclogic" 5 58, 8 1 0, S_0000017e24a6db50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "ain";
    .port_info 3 /OUTPUT 32 "aout";
    .port_info 4 /INPUT 1 "pcsel";
v0000017e24a963c0_0 .net "ain", 31 0, L_0000017e24b08b50;  alias, 1 drivers
v0000017e24a94f20_0 .var "aout", 31 0;
v0000017e24a95a60_0 .net "clk", 0 0, v0000017e24b071b0_0;  alias, 1 drivers
v0000017e24a94fc0_0 .net "pcsel", 0 0, L_0000017e24b07390;  alias, 1 drivers
v0000017e24a94de0_0 .net "reset", 0 0, v0000017e24b07930_0;  alias, 1 drivers
E_0000017e24a80880 .event posedge, v0000017e24a95a60_0;
S_0000017e24a6c4a0 .scope module, "Signextend" "signextend" 5 44, 9 1 0, S_0000017e24a6db50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 16 "in";
v0000017e24a94d40_0 .net *"_ivl_1", 0 0, L_0000017e24b07890;  1 drivers
v0000017e24a95100_0 .net *"_ivl_2", 15 0, L_0000017e24b07a70;  1 drivers
v0000017e24a8a220_0 .net "in", 15 0, L_0000017e24b088d0;  1 drivers
v0000017e24afbd60_0 .net "out", 31 0, L_0000017e24b07e30;  alias, 1 drivers
L_0000017e24b07890 .part L_0000017e24b088d0, 15, 1;
LS_0000017e24b07a70_0_0 .concat [ 1 1 1 1], L_0000017e24b07890, L_0000017e24b07890, L_0000017e24b07890, L_0000017e24b07890;
LS_0000017e24b07a70_0_4 .concat [ 1 1 1 1], L_0000017e24b07890, L_0000017e24b07890, L_0000017e24b07890, L_0000017e24b07890;
LS_0000017e24b07a70_0_8 .concat [ 1 1 1 1], L_0000017e24b07890, L_0000017e24b07890, L_0000017e24b07890, L_0000017e24b07890;
LS_0000017e24b07a70_0_12 .concat [ 1 1 1 1], L_0000017e24b07890, L_0000017e24b07890, L_0000017e24b07890, L_0000017e24b07890;
L_0000017e24b07a70 .concat [ 4 4 4 4], LS_0000017e24b07a70_0_0, LS_0000017e24b07a70_0_4, LS_0000017e24b07a70_0_8, LS_0000017e24b07a70_0_12;
L_0000017e24b07e30 .concat [ 16 16 0 0], L_0000017e24b088d0, L_0000017e24b07a70;
S_0000017e24a6c630 .scope module, "andPC" "andm" 5 43, 10 1 0, S_0000017e24a6db50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inA";
    .port_info 1 /INPUT 1 "inB";
    .port_info 2 /OUTPUT 1 "out";
L_0000017e24a74850 .functor AND 1, v0000017e24a951a0_0, L_0000017e24b08790, C4<1>, C4<1>;
v0000017e24afc260_0 .net "inA", 0 0, v0000017e24a951a0_0;  alias, 1 drivers
v0000017e24afb9a0_0 .net "inB", 0 0, L_0000017e24b08790;  alias, 1 drivers
v0000017e24afaa00_0 .net "out", 0 0, L_0000017e24a74850;  alias, 1 drivers
S_0000017e24a667e0 .scope module, "jumpSignExtend" "Jumpsignextend" 5 46, 9 7 0, S_0000017e24a6db50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 26 "in";
v0000017e24afad20_0 .net *"_ivl_1", 0 0, L_0000017e24b07cf0;  1 drivers
v0000017e24afae60_0 .net *"_ivl_2", 5 0, L_0000017e24b08150;  1 drivers
v0000017e24afc300_0 .net "in", 25 0, L_0000017e24b08bf0;  1 drivers
v0000017e24afa780_0 .net "out", 31 0, L_0000017e24b07b10;  alias, 1 drivers
L_0000017e24b07cf0 .part L_0000017e24b08bf0, 25, 1;
LS_0000017e24b08150_0_0 .concat [ 1 1 1 1], L_0000017e24b07cf0, L_0000017e24b07cf0, L_0000017e24b07cf0, L_0000017e24b07cf0;
LS_0000017e24b08150_0_4 .concat [ 1 1 0 0], L_0000017e24b07cf0, L_0000017e24b07cf0;
L_0000017e24b08150 .concat [ 4 2 0 0], LS_0000017e24b08150_0_0, LS_0000017e24b08150_0_4;
L_0000017e24b07b10 .concat [ 26 6 0 0], L_0000017e24b08bf0, L_0000017e24b08150;
S_0000017e24a66970 .scope module, "memdata" "mem_sync" 5 37, 11 1 0, S_0000017e24a6db50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "a";
    .port_info 2 /OUTPUT 32 "dout";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /INPUT 1 "mread";
    .port_info 5 /INPUT 1 "mwrite";
P_0000017e249fb320 .param/l "L" 0 11 5, +C4<00000000000000000000000100000000>;
P_0000017e249fb358 .param/l "S" 0 11 4, +C4<00000000000000000000000000100000>;
L_0000017e24a73e40 .functor BUFZ 32, L_0000017e24b08e70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000017e24afb860_0 .net *"_ivl_0", 31 0, L_0000017e24b08e70;  1 drivers
v0000017e24afb220_0 .net *"_ivl_2", 9 0, L_0000017e24b08a10;  1 drivers
L_0000017e24b09120 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017e24afbfe0_0 .net *"_ivl_5", 1 0, L_0000017e24b09120;  1 drivers
v0000017e24afbe00_0 .net "a", 7 0, L_0000017e24b08510;  1 drivers
v0000017e24afb900_0 .net "clk", 0 0, v0000017e24b071b0_0;  alias, 1 drivers
v0000017e24afc3a0_0 .net "din", 31 0, L_0000017e24b07610;  alias, 1 drivers
v0000017e24afb7c0_0 .net "dout", 31 0, L_0000017e24a73e40;  alias, 1 drivers
v0000017e24afb360 .array "memory", 0 255, 31 0;
v0000017e24afadc0_0 .net "mread", 0 0, v0000017e24a95920_0;  alias, 1 drivers
v0000017e24afaf00_0 .net "mwrite", 0 0, v0000017e24a94b60_0;  alias, 1 drivers
L_0000017e24b08e70 .array/port v0000017e24afb360, L_0000017e24b08a10;
L_0000017e24b08a10 .concat [ 8 2 0 0], L_0000017e24b08510, L_0000017e24b09120;
S_0000017e24a62190 .scope module, "meminstr" "mem_async" 5 36, 12 1 0, S_0000017e24a6db50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 32 "d";
P_0000017e249fb820 .param/l "L" 0 12 5, +C4<00000000000000000000000100000000>;
P_0000017e249fb858 .param/l "S" 0 12 4, +C4<00000000000000000000000000100000>;
L_0000017e24a74540 .functor BUFZ 32, L_0000017e24b085b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000017e24afabe0_0 .net *"_ivl_0", 31 0, L_0000017e24b085b0;  1 drivers
v0000017e24afa5a0_0 .net *"_ivl_2", 9 0, L_0000017e24b08830;  1 drivers
L_0000017e24b090d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017e24afb040_0 .net *"_ivl_5", 1 0, L_0000017e24b090d8;  1 drivers
v0000017e24afafa0_0 .net "a", 7 0, L_0000017e24b08470;  1 drivers
v0000017e24afaaa0_0 .net "d", 31 0, L_0000017e24a74540;  alias, 1 drivers
v0000017e24afb680 .array "memory", 0 255, 31 0;
E_0000017e24a80940 .event anyedge, v0000017e24afafa0_0;
L_0000017e24b085b0 .array/port v0000017e24afb680, L_0000017e24b08830;
L_0000017e24b08830 .concat [ 8 2 0 0], L_0000017e24b08470, L_0000017e24b090d8;
S_0000017e24a62320 .scope module, "muxRegDest" "mux" 5 55, 13 1 0, S_0000017e24a6db50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 5 "ina";
    .port_info 2 /INPUT 5 "inb";
    .port_info 3 /OUTPUT 5 "out";
P_0000017e24a81980 .param/l "DATA_LENGTH" 0 13 3, +C4<00000000000000000000000000000101>;
v0000017e24afa500_0 .net *"_ivl_0", 31 0, L_0000017e24b07430;  1 drivers
L_0000017e24b09708 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017e24afb540_0 .net *"_ivl_3", 30 0, L_0000017e24b09708;  1 drivers
L_0000017e24b09750 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017e24afb720_0 .net/2u *"_ivl_4", 31 0, L_0000017e24b09750;  1 drivers
v0000017e24afb2c0_0 .net *"_ivl_6", 0 0, L_0000017e24b61be0;  1 drivers
v0000017e24afb0e0_0 .net "ina", 4 0, L_0000017e24b08010;  alias, 1 drivers
L_0000017e24b09798 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000017e24afa640_0 .net "inb", 4 0, L_0000017e24b09798;  1 drivers
v0000017e24afba40_0 .net "out", 4 0, L_0000017e24b61e60;  alias, 1 drivers
v0000017e24afb400_0 .net "sel", 0 0, v0000017e24a96140_0;  alias, 1 drivers
L_0000017e24b07430 .concat [ 1 31 0 0], v0000017e24a96140_0, L_0000017e24b09708;
L_0000017e24b61be0 .cmp/eq 32, L_0000017e24b07430, L_0000017e24b09750;
L_0000017e24b61e60 .functor MUXZ 5, L_0000017e24b09798, L_0000017e24b08010, L_0000017e24b61be0, C4<>;
S_0000017e24a61230 .scope module, "muxRegDestData" "mux" 5 56, 13 1 0, S_0000017e24a6db50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "ina";
    .port_info 2 /INPUT 32 "inb";
    .port_info 3 /OUTPUT 32 "out";
P_0000017e24a81d80 .param/l "DATA_LENGTH" 0 13 3, +C4<00000000000000000000000000100000>;
v0000017e24afa6e0_0 .net *"_ivl_0", 31 0, L_0000017e24b62040;  1 drivers
L_0000017e24b097e0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017e24afb4a0_0 .net *"_ivl_3", 30 0, L_0000017e24b097e0;  1 drivers
L_0000017e24b09828 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017e24afbae0_0 .net/2u *"_ivl_4", 31 0, L_0000017e24b09828;  1 drivers
v0000017e24afb180_0 .net *"_ivl_6", 0 0, L_0000017e24b61500;  1 drivers
v0000017e24afab40_0 .net "ina", 31 0, L_0000017e24b08330;  alias, 1 drivers
v0000017e24afbf40_0 .net "inb", 31 0, L_0000017e24b62e00;  1 drivers
v0000017e24afb5e0_0 .net "out", 31 0, L_0000017e24b62900;  alias, 1 drivers
v0000017e24afbb80_0 .net "sel", 0 0, v0000017e24a96140_0;  alias, 1 drivers
L_0000017e24b62040 .concat [ 1 31 0 0], v0000017e24a96140_0, L_0000017e24b097e0;
L_0000017e24b61500 .cmp/eq 32, L_0000017e24b62040, L_0000017e24b09828;
L_0000017e24b62900 .functor MUXZ 32, L_0000017e24b62e00, L_0000017e24b08330, L_0000017e24b61500, C4<>;
S_0000017e24b00ee0 .scope module, "muxSE" "mux" 5 52, 13 1 0, S_0000017e24a6db50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "ina";
    .port_info 2 /INPUT 32 "inb";
    .port_info 3 /OUTPUT 32 "out";
P_0000017e24a82080 .param/l "DATA_LENGTH" 0 13 3, +C4<00000000000000000000000000100000>;
v0000017e24afa820_0 .net *"_ivl_0", 31 0, L_0000017e24b08970;  1 drivers
L_0000017e24b095a0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017e24afbc20_0 .net *"_ivl_3", 30 0, L_0000017e24b095a0;  1 drivers
L_0000017e24b095e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017e24afbcc0_0 .net/2u *"_ivl_4", 31 0, L_0000017e24b095e8;  1 drivers
v0000017e24afa8c0_0 .net *"_ivl_6", 0 0, L_0000017e24b08d30;  1 drivers
v0000017e24afbea0_0 .net "ina", 31 0, L_0000017e24b07e30;  alias, 1 drivers
v0000017e24afc080_0 .net "inb", 31 0, L_0000017e24b07b10;  alias, 1 drivers
v0000017e24afc120_0 .net "out", 31 0, L_0000017e24b08b50;  alias, 1 drivers
v0000017e24afc1c0_0 .net "sel", 0 0, v0000017e24a956a0_0;  alias, 1 drivers
L_0000017e24b08970 .concat [ 1 31 0 0], v0000017e24a956a0_0, L_0000017e24b095a0;
L_0000017e24b08d30 .cmp/eq 32, L_0000017e24b08970, L_0000017e24b095e8;
L_0000017e24b08b50 .functor MUXZ 32, L_0000017e24b07b10, L_0000017e24b07e30, L_0000017e24b08d30, C4<>;
S_0000017e24b000d0 .scope module, "muxalu" "mux" 5 50, 13 1 0, S_0000017e24a6db50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "ina";
    .port_info 2 /INPUT 32 "inb";
    .port_info 3 /OUTPUT 32 "out";
P_0000017e24a82180 .param/l "DATA_LENGTH" 0 13 3, +C4<00000000000000000000000000100000>;
v0000017e24afa960_0 .net *"_ivl_0", 31 0, L_0000017e24b07d90;  1 drivers
L_0000017e24b09480 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017e24afac80_0 .net *"_ivl_3", 30 0, L_0000017e24b09480;  1 drivers
L_0000017e24b094c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017e24b02800_0 .net/2u *"_ivl_4", 31 0, L_0000017e24b094c8;  1 drivers
v0000017e24b012c0_0 .net *"_ivl_6", 0 0, L_0000017e24b07ed0;  1 drivers
v0000017e24b01180_0 .net "ina", 31 0, L_0000017e24b07610;  alias, 1 drivers
v0000017e24b02260_0 .net "inb", 31 0, L_0000017e24b07e30;  alias, 1 drivers
v0000017e24b01e00_0 .net "out", 31 0, L_0000017e24b080b0;  alias, 1 drivers
v0000017e24b024e0_0 .net "sel", 0 0, v0000017e24a96820_0;  alias, 1 drivers
L_0000017e24b07d90 .concat [ 1 31 0 0], v0000017e24a96820_0, L_0000017e24b09480;
L_0000017e24b07ed0 .cmp/eq 32, L_0000017e24b07d90, L_0000017e24b094c8;
L_0000017e24b080b0 .functor MUXZ 32, L_0000017e24b07e30, L_0000017e24b07610, L_0000017e24b07ed0, C4<>;
S_0000017e24b003f0 .scope module, "muxdata" "mux" 5 51, 13 1 0, S_0000017e24a6db50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "ina";
    .port_info 2 /INPUT 32 "inb";
    .port_info 3 /OUTPUT 32 "out";
P_0000017e24a81c40 .param/l "DATA_LENGTH" 0 13 3, +C4<00000000000000000000000000100000>;
v0000017e24b02940_0 .net *"_ivl_0", 31 0, L_0000017e24b07c50;  1 drivers
L_0000017e24b09510 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017e24b026c0_0 .net *"_ivl_3", 30 0, L_0000017e24b09510;  1 drivers
L_0000017e24b09558 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017e24b014a0_0 .net/2u *"_ivl_4", 31 0, L_0000017e24b09558;  1 drivers
v0000017e24b02580_0 .net *"_ivl_6", 0 0, L_0000017e24b081f0;  1 drivers
v0000017e24b01b80_0 .net "ina", 31 0, v0000017e24a959c0_0;  alias, 1 drivers
v0000017e24b01fe0_0 .net "inb", 31 0, L_0000017e24a73e40;  alias, 1 drivers
v0000017e24b01720_0 .net "out", 31 0, L_0000017e24b08330;  alias, 1 drivers
v0000017e24b01900_0 .net "sel", 0 0, v0000017e24a961e0_0;  alias, 1 drivers
L_0000017e24b07c50 .concat [ 1 31 0 0], v0000017e24a961e0_0, L_0000017e24b09510;
L_0000017e24b081f0 .cmp/eq 32, L_0000017e24b07c50, L_0000017e24b09558;
L_0000017e24b08330 .functor MUXZ 32, L_0000017e24a73e40, v0000017e24a959c0_0, L_0000017e24b081f0, C4<>;
S_0000017e24b00260 .scope module, "muxinstr" "mux" 5 48, 13 1 0, S_0000017e24a6db50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 5 "ina";
    .port_info 2 /INPUT 5 "inb";
    .port_info 3 /OUTPUT 5 "out";
P_0000017e24a81e00 .param/l "DATA_LENGTH" 0 13 3, +C4<00000000000000000000000000000101>;
v0000017e24b01360_0 .net *"_ivl_0", 31 0, L_0000017e24b07250;  1 drivers
L_0000017e24b093f0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017e24b01c20_0 .net *"_ivl_3", 30 0, L_0000017e24b093f0;  1 drivers
L_0000017e24b09438 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017e24b01400_0 .net/2u *"_ivl_4", 31 0, L_0000017e24b09438;  1 drivers
v0000017e24b01540_0 .net *"_ivl_6", 0 0, L_0000017e24b08290;  1 drivers
v0000017e24b015e0_0 .net "ina", 4 0, L_0000017e24b07570;  1 drivers
v0000017e24b01680_0 .net "inb", 4 0, L_0000017e24b076b0;  1 drivers
v0000017e24b01220_0 .net "out", 4 0, L_0000017e24b08010;  alias, 1 drivers
v0000017e24b01ea0_0 .net "sel", 0 0, v0000017e24a94c00_0;  alias, 1 drivers
L_0000017e24b07250 .concat [ 1 31 0 0], v0000017e24a94c00_0, L_0000017e24b093f0;
L_0000017e24b08290 .cmp/eq 32, L_0000017e24b07250, L_0000017e24b09438;
L_0000017e24b08010 .functor MUXZ 5, L_0000017e24b076b0, L_0000017e24b07570, L_0000017e24b08290, C4<>;
S_0000017e24b00a30 .scope module, "muxpcsel" "mux" 5 53, 13 1 0, S_0000017e24a6db50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 1 "ina";
    .port_info 2 /INPUT 1 "inb";
    .port_info 3 /OUTPUT 1 "out";
P_0000017e24a814c0 .param/l "DATA_LENGTH" 0 13 3, +C4<00000000000000000000000000000001>;
v0000017e24b01f40_0 .net *"_ivl_0", 31 0, L_0000017e24b08c90;  1 drivers
L_0000017e24b09630 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017e24b02e40_0 .net *"_ivl_3", 30 0, L_0000017e24b09630;  1 drivers
L_0000017e24b09678 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017e24b02c60_0 .net/2u *"_ivl_4", 31 0, L_0000017e24b09678;  1 drivers
v0000017e24b02a80_0 .net *"_ivl_6", 0 0, L_0000017e24b08dd0;  1 drivers
v0000017e24b021c0_0 .net "ina", 0 0, L_0000017e24a74850;  alias, 1 drivers
L_0000017e24b096c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000017e24b019a0_0 .net "inb", 0 0, L_0000017e24b096c0;  1 drivers
v0000017e24b02f80_0 .net "out", 0 0, L_0000017e24b07390;  alias, 1 drivers
v0000017e24b02b20_0 .net "sel", 0 0, v0000017e24a956a0_0;  alias, 1 drivers
L_0000017e24b08c90 .concat [ 1 31 0 0], v0000017e24a956a0_0, L_0000017e24b09630;
L_0000017e24b08dd0 .cmp/eq 32, L_0000017e24b08c90, L_0000017e24b09678;
L_0000017e24b07390 .functor MUXZ 1, L_0000017e24b096c0, L_0000017e24a74850, L_0000017e24b08dd0, C4<>;
S_0000017e24b00580 .scope module, "registerfile" "rf" 5 38, 14 1 0, S_0000017e24a6db50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "RegWrite";
    .port_info 2 /INPUT 5 "ra";
    .port_info 3 /INPUT 5 "rb";
    .port_info 4 /INPUT 5 "rc";
    .port_info 5 /OUTPUT 32 "da";
    .port_info 6 /OUTPUT 32 "db";
    .port_info 7 /INPUT 32 "dc";
v0000017e24b02620_0 .net "RegWrite", 0 0, v0000017e24a94ca0_0;  alias, 1 drivers
v0000017e24b029e0_0 .net *"_ivl_0", 31 0, L_0000017e24b08f10;  1 drivers
v0000017e24b017c0_0 .net *"_ivl_10", 6 0, L_0000017e24b08650;  1 drivers
L_0000017e24b091f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017e24b02ee0_0 .net *"_ivl_13", 1 0, L_0000017e24b091f8;  1 drivers
L_0000017e24b09240 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017e24b01860_0 .net/2u *"_ivl_14", 31 0, L_0000017e24b09240;  1 drivers
v0000017e24b010e0_0 .net *"_ivl_18", 31 0, L_0000017e24b08fb0;  1 drivers
L_0000017e24b09288 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017e24b028a0_0 .net *"_ivl_21", 26 0, L_0000017e24b09288;  1 drivers
L_0000017e24b092d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017e24b01a40_0 .net/2u *"_ivl_22", 31 0, L_0000017e24b092d0;  1 drivers
v0000017e24b01ae0_0 .net *"_ivl_24", 0 0, L_0000017e24b072f0;  1 drivers
v0000017e24b02080_0 .net *"_ivl_26", 31 0, L_0000017e24b074d0;  1 drivers
v0000017e24b01cc0_0 .net *"_ivl_28", 6 0, L_0000017e24b086f0;  1 drivers
L_0000017e24b09168 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017e24b02bc0_0 .net *"_ivl_3", 26 0, L_0000017e24b09168;  1 drivers
L_0000017e24b09318 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017e24b01d60_0 .net *"_ivl_31", 1 0, L_0000017e24b09318;  1 drivers
L_0000017e24b09360 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017e24b02120_0 .net/2u *"_ivl_32", 31 0, L_0000017e24b09360;  1 drivers
L_0000017e24b091b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017e24b02300_0 .net/2u *"_ivl_4", 31 0, L_0000017e24b091b0;  1 drivers
v0000017e24b023a0_0 .net *"_ivl_6", 0 0, L_0000017e24b077f0;  1 drivers
v0000017e24b02d00_0 .net *"_ivl_8", 31 0, L_0000017e24b07750;  1 drivers
v0000017e24b02440_0 .net "clk", 0 0, v0000017e24b071b0_0;  alias, 1 drivers
v0000017e24b02da0_0 .net "da", 31 0, L_0000017e24b079d0;  alias, 1 drivers
v0000017e24b02760_0 .net "db", 31 0, L_0000017e24b07610;  alias, 1 drivers
v0000017e24b04c70_0 .net "dc", 31 0, L_0000017e24b62900;  alias, 1 drivers
v0000017e24b044f0 .array "memory", 0 31, 31 0;
v0000017e24b03b90_0 .net "ra", 4 0, L_0000017e24b08ab0;  1 drivers
v0000017e24b04590_0 .net "rb", 4 0, L_0000017e24b07110;  1 drivers
v0000017e24b032d0_0 .net "rc", 4 0, L_0000017e24b61e60;  alias, 1 drivers
L_0000017e24b08f10 .concat [ 5 27 0 0], L_0000017e24b08ab0, L_0000017e24b09168;
L_0000017e24b077f0 .cmp/ne 32, L_0000017e24b08f10, L_0000017e24b091b0;
L_0000017e24b07750 .array/port v0000017e24b044f0, L_0000017e24b08650;
L_0000017e24b08650 .concat [ 5 2 0 0], L_0000017e24b08ab0, L_0000017e24b091f8;
L_0000017e24b079d0 .functor MUXZ 32, L_0000017e24b09240, L_0000017e24b07750, L_0000017e24b077f0, C4<>;
L_0000017e24b08fb0 .concat [ 5 27 0 0], L_0000017e24b07110, L_0000017e24b09288;
L_0000017e24b072f0 .cmp/ne 32, L_0000017e24b08fb0, L_0000017e24b092d0;
L_0000017e24b074d0 .array/port v0000017e24b044f0, L_0000017e24b086f0;
L_0000017e24b086f0 .concat [ 5 2 0 0], L_0000017e24b07110, L_0000017e24b09318;
L_0000017e24b07610 .functor MUXZ 32, L_0000017e24b09360, L_0000017e24b074d0, L_0000017e24b072f0, C4<>;
    .scope S_0000017e24a62190;
T_0 ;
    %vpi_call 12 15 "$readmemh", "meminstr.dat", v0000017e24afb680 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0000017e24a62190;
T_1 ;
    %wait E_0000017e24a80940;
    %vpi_call 12 19 "$display", "instruction access at address %d", v0000017e24afafa0_0 {0 0 0};
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000017e24a66970;
T_2 ;
    %wait E_0000017e24a80880;
    %load/vec4 v0000017e24afaf00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0000017e24afc3a0_0;
    %load/vec4 v0000017e24afbe00_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017e24afb360, 0, 4;
T_2.0 ;
    %vpi_call 11 22 "$display", "memory read at %d ", v0000017e24afbe00_0 {0 0 0};
    %jmp T_2;
    .thread T_2;
    .scope S_0000017e24a66970;
T_3 ;
    %vpi_call 11 28 "$readmemh", "memdata.dat", v0000017e24afb360 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0000017e24b00580;
T_4 ;
    %wait E_0000017e24a80880;
    %load/vec4 v0000017e24b02620_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0000017e24b04c70_0;
    %load/vec4 v0000017e24b032d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017e24b044f0, 0, 4;
    %vpi_call 14 19 "$display", "reg write[%d] with %d ", v0000017e24b032d0_0, v0000017e24b04c70_0 {0 0 0};
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000017e24a6c9d0;
T_5 ;
    %wait E_0000017e24a80dc0;
    %load/vec4 v0000017e24a96960_0;
    %load/vec4 v0000017e24a95380_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 63, 63, 8;
    %cmp/x;
    %jmp/1 T_5.0, 4;
    %dup/vec4;
    %pushi/vec4 127, 63, 8;
    %cmp/x;
    %jmp/1 T_5.1, 4;
    %dup/vec4;
    %pushi/vec4 240, 112, 8;
    %cmp/x;
    %jmp/1 T_5.2, 4;
    %dup/vec4;
    %pushi/vec4 242, 112, 8;
    %cmp/x;
    %jmp/1 T_5.3, 4;
    %dup/vec4;
    %pushi/vec4 244, 112, 8;
    %cmp/x;
    %jmp/1 T_5.4, 4;
    %dup/vec4;
    %pushi/vec4 245, 112, 8;
    %cmp/x;
    %jmp/1 T_5.5, 4;
    %dup/vec4;
    %pushi/vec4 250, 112, 8;
    %cmp/x;
    %jmp/1 T_5.6, 4;
    %jmp T_5.7;
T_5.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000017e24a95240_0, 0, 4;
    %jmp T_5.7;
T_5.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000017e24a95240_0, 0, 4;
    %jmp T_5.7;
T_5.2 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000017e24a95240_0, 0, 4;
    %jmp T_5.7;
T_5.3 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000017e24a95240_0, 0, 4;
    %jmp T_5.7;
T_5.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000017e24a95240_0, 0, 4;
    %jmp T_5.7;
T_5.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000017e24a95240_0, 0, 4;
    %jmp T_5.7;
T_5.6 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000017e24a95240_0, 0, 4;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000017e24a6dce0;
T_6 ;
    %wait E_0000017e24a80c00;
    %load/vec4 v0000017e24a96280_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %jmp T_6.6;
T_6.0 ;
    %load/vec4 v0000017e24a96320_0;
    %load/vec4 v0000017e24a968c0_0;
    %and;
    %store/vec4 v0000017e24a959c0_0, 0, 32;
    %jmp T_6.6;
T_6.1 ;
    %load/vec4 v0000017e24a96320_0;
    %load/vec4 v0000017e24a968c0_0;
    %or;
    %store/vec4 v0000017e24a959c0_0, 0, 32;
    %jmp T_6.6;
T_6.2 ;
    %load/vec4 v0000017e24a96320_0;
    %load/vec4 v0000017e24a968c0_0;
    %add;
    %store/vec4 v0000017e24a959c0_0, 0, 32;
    %jmp T_6.6;
T_6.3 ;
    %load/vec4 v0000017e24a96320_0;
    %load/vec4 v0000017e24a968c0_0;
    %sub;
    %store/vec4 v0000017e24a959c0_0, 0, 32;
    %jmp T_6.6;
T_6.4 ;
    %load/vec4 v0000017e24a96320_0;
    %load/vec4 v0000017e24a968c0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.8, 8;
T_6.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.8, 8;
 ; End of false expr.
    %blend;
T_6.8;
    %store/vec4 v0000017e24a959c0_0, 0, 32;
    %jmp T_6.6;
T_6.5 ;
    %load/vec4 v0000017e24a96320_0;
    %load/vec4 v0000017e24a968c0_0;
    %or;
    %inv;
    %store/vec4 v0000017e24a959c0_0, 0, 32;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %vpi_call 6 21 "$display", "result %d", v0000017e24a959c0_0 {0 0 0};
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000017e24a6cb60;
T_7 ;
    %wait E_0000017e24a80880;
    %load/vec4 v0000017e24a94de0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000017e24a94f20_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000017e24a94fc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0000017e24a94f20_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000017e24a94f20_0, 0;
T_7.2 ;
T_7.1 ;
    %load/vec4 v0000017e24a94fc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0000017e24a963c0_0;
    %load/vec4 v0000017e24a94f20_0;
    %add;
    %addi 1, 0, 32;
    %assign/vec4 v0000017e24a94f20_0, 0;
    %vpi_call 8 20 "$display", "a branch at pc of ain %d", v0000017e24a963c0_0 {0 0 0};
T_7.4 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000017e24a6db50;
T_8 ;
    %wait E_0000017e24a80d80;
    %vpi_call 5 60 "$display", "pc is %d", v0000017e24b03a50_0 {0 0 0};
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000017e24a73780;
T_9 ;
    %wait E_0000017e24a81140;
    %load/vec4 v0000017e24a96640_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %pushi/vec4 2047, 2047, 11;
    %split/vec4 1;
    %store/vec4 v0000017e24a96140_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000017e24a956a0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v0000017e24a95600_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000017e24a951a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000017e24a94b60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000017e24a95920_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000017e24a94ca0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000017e24a961e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000017e24a96820_0, 0, 1;
    %store/vec4 v0000017e24a94c00_0, 0, 1;
    %jmp T_9.7;
T_9.0 ;
    %pushi/vec4 1160, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000017e24a96140_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000017e24a956a0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v0000017e24a95600_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000017e24a951a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000017e24a94b60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000017e24a95920_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000017e24a94ca0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000017e24a961e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000017e24a96820_0, 0, 1;
    %store/vec4 v0000017e24a94c00_0, 0, 1;
    %jmp T_9.7;
T_9.1 ;
    %pushi/vec4 960, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000017e24a96140_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000017e24a956a0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v0000017e24a95600_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000017e24a951a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000017e24a94b60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000017e24a95920_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000017e24a94ca0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000017e24a961e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000017e24a96820_0, 0, 1;
    %store/vec4 v0000017e24a94c00_0, 0, 1;
    %jmp T_9.7;
T_9.2 ;
    %pushi/vec4 1824, 1280, 11;
    %split/vec4 1;
    %store/vec4 v0000017e24a96140_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000017e24a956a0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v0000017e24a95600_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000017e24a951a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000017e24a94b60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000017e24a95920_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000017e24a94ca0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000017e24a961e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000017e24a96820_0, 0, 1;
    %store/vec4 v0000017e24a94c00_0, 0, 1;
    %jmp T_9.7;
T_9.3 ;
    %pushi/vec4 1300, 1280, 11;
    %split/vec4 1;
    %store/vec4 v0000017e24a96140_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000017e24a956a0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v0000017e24a95600_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000017e24a951a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000017e24a94b60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000017e24a95920_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000017e24a94ca0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000017e24a961e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000017e24a96820_0, 0, 1;
    %store/vec4 v0000017e24a94c00_0, 0, 1;
    %jmp T_9.7;
T_9.4 ;
    %pushi/vec4 1923, 768, 11;
    %split/vec4 1;
    %store/vec4 v0000017e24a96140_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000017e24a956a0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v0000017e24a95600_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000017e24a951a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000017e24a94b60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000017e24a95920_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000017e24a94ca0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000017e24a961e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000017e24a96820_0, 0, 1;
    %store/vec4 v0000017e24a94c00_0, 0, 1;
    %jmp T_9.7;
T_9.5 ;
    %pushi/vec4 1794, 1792, 11;
    %split/vec4 1;
    %store/vec4 v0000017e24a96140_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000017e24a956a0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v0000017e24a95600_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000017e24a951a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000017e24a94b60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000017e24a95920_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000017e24a94ca0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000017e24a961e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000017e24a96820_0, 0, 1;
    %store/vec4 v0000017e24a94c00_0, 0, 1;
    %jmp T_9.7;
T_9.7 ;
    %pop/vec4 1;
    %load/vec4 v0000017e24a956a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.8, 8;
    %vpi_call 4 29 "$display", "jump enables" {0 0 0};
T_9.8 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000017e24aa0d10;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0000017e24b071b0_0;
    %inv;
    %store/vec4 v0000017e24b071b0_0, 0, 1;
    %jmp T_10.0;
    %end;
    .thread T_10;
    .scope S_0000017e24aa0d10;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017e24b071b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017e24b07930_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017e24b07930_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017e24b083d0_0, 0, 32;
T_11.0 ;
    %load/vec4 v0000017e24b083d0_0;
    %cmpi/s 50, 0, 32;
    %jmp/0xz T_11.1, 5;
    %vpi_call 2 19 "$display", "memory content at %d is %d", v0000017e24b083d0_0, &A<v0000017e24afb360, v0000017e24b083d0_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000017e24b083d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000017e24b083d0_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017e24b083d0_0, 0, 32;
T_11.2 ;
    %load/vec4 v0000017e24b083d0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_11.3, 5;
    %vpi_call 2 22 "$display", "reg[%d] : %d", v0000017e24b083d0_0, &A<v0000017e24b044f0, v0000017e24b083d0_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000017e24b083d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000017e24b083d0_0, 0, 32;
    %jmp T_11.2;
T_11.3 ;
    %vpi_call 2 24 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    ".\tb_mips.v";
    ".\mips.v";
    ".\control.v";
    ".\datapath.v";
    ".\alu.v";
    ".\alucontrol.v";
    ".\pclogic.v";
    ".\signextend.v";
    ".\andm.v";
    ".\mem_sync.v";
    ".\mem_async.v";
    ".\mux.v";
    ".\rf.v";
