$date
	Sat Aug 09 11:57:17 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var wire 1 ! parity_ok $end
$var wire 4 " counter [3:0] $end
$var reg 1 # clk $end
$var reg 1 $ data_in $end
$var reg 1 % mode $end
$var reg 1 & reset $end
$var reg 1 ' valid $end
$scope module u1 $end
$var wire 1 # clk $end
$var wire 1 $ data_in $end
$var wire 1 % mode $end
$var wire 1 & reset $end
$var wire 1 ' valid $end
$var parameter 1 ( EVEN_STATE $end
$var parameter 1 ) ODD_STATE $end
$var reg 4 * counter [3:0] $end
$var reg 1 + curr_state $end
$var reg 1 , next_state $end
$var reg 1 ! parity_ok $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
1)
0(
$end
#0
$dumpvars
x,
0+
b0 *
0'
1&
0%
0$
0#
b0 "
0!
$end
#5000
1#
#10000
1,
0#
1$
1'
0&
#15000
0,
b1 "
b1 *
1+
1#
#20000
0#
#25000
1,
b10 "
b10 *
0+
1#
#30000
0#
#35000
0,
b11 "
b11 *
1+
1#
#40000
1,
0#
0$
#45000
b100 "
b100 *
1#
#50000
0,
0#
1$
#55000
1,
b101 "
b101 *
0+
1#
#60000
0#
#65000
0,
b110 "
b110 *
1+
1#
#70000
0#
#75000
1,
b111 "
b111 *
0+
1#
#80000
0#
#85000
0,
b1000 "
b1000 *
1+
1#
#90000
0#
