# Lab 3

## Description

Implement a stopwatch and timer based on an FSM design.

## Learned

Learned how to write verilog programs that are sequential and design modules that have both sequential and combinatorial logic.