{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1748227504677 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748227504677 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 25 20:45:04 2025 " "Processing started: Sun May 25 20:45:04 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748227504677 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1748227504677 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISCV -c RISCV --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISCV -c RISCV --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1748227504677 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1748227504798 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1748227504798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file main_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_decoder " "Found entity 1: main_decoder" {  } { { "main_decoder.v" "" { Text "D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/main_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748227509029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748227509029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_decoder " "Found entity 1: alu_decoder" {  } { { "alu_decoder.v" "" { Text "D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/alu_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748227509030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748227509030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_decoder_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file main_decoder_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_decoder_tb " "Found entity 1: main_decoder_tb" {  } { { "main_decoder_tb.v" "" { Text "D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/main_decoder_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748227509030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748227509030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.v" "" { Text "D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748227509031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748227509031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748227509031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748227509031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.v 1 1 " "Found 1 design units, including 1 entities, in source file extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.v" "" { Text "D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748227509032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748227509032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748227509032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748227509032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlecycletop.v 1 1 " "Found 1 design units, including 1 entities, in source file singlecycletop.v" { { "Info" "ISGN_ENTITY_NAME" "1 singleCycleTop " "Found entity 1: singleCycleTop" {  } { { "singleCycleTop.v" "" { Text "D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/singleCycleTop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748227509032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748227509032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlecycletop_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file singlecycletop_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 singleCycleTop_tb " "Found entity 1: singleCycleTop_tb" {  } { { "singleCycleTop_tb.sv" "" { Text "D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/singleCycleTop_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748227509033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748227509033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.sv" "" { Text "D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/data_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748227509033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748227509033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.sv" "" { Text "D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/instruction_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748227509033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748227509033 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "singleCycleTop " "Elaborating entity \"singleCycleTop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1748227509042 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PCTarget singleCycleTop.v(8) " "Verilog HDL or VHDL warning at singleCycleTop.v(8): object \"PCTarget\" assigned a value but never read" {  } { { "singleCycleTop.v" "" { Text "D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/singleCycleTop.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748227509042 "|singleCycleTop"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:IM " "Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:IM\"" {  } { { "singleCycleTop.v" "IM" { Text "D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/singleCycleTop.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1748227509043 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "instr_mem\[0\] = 00500293 instruction_memory.sv(12) " "Verilog HDL Display System Task info at instruction_memory.sv(12): instr_mem\[0\] = 00500293" {  } { { "instruction_memory.sv" "" { Text "D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/instruction_memory.sv" 12 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748227509043 "|singleCycleTop|instruction_memory:IM"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "instr_mem\[1\] = 00a00313 instruction_memory.sv(13) " "Verilog HDL Display System Task info at instruction_memory.sv(13): instr_mem\[1\] = 00a00313" {  } { { "instruction_memory.sv" "" { Text "D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/instruction_memory.sv" 13 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748227509043 "|singleCycleTop|instruction_memory:IM"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "instr_mem\[2\] = 00628533 instruction_memory.sv(14) " "Verilog HDL Display System Task info at instruction_memory.sv(14): instr_mem\[2\] = 00628533" {  } { { "instruction_memory.sv" "" { Text "D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/instruction_memory.sv" 14 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748227509043 "|singleCycleTop|instruction_memory:IM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instr_mem.data_a 0 instruction_memory.sv(8) " "Net \"instr_mem.data_a\" at instruction_memory.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.sv" "" { Text "D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/instruction_memory.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748227509043 "|singleCycleTop|instruction_memory:IM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instr_mem.waddr_a 0 instruction_memory.sv(8) " "Net \"instr_mem.waddr_a\" at instruction_memory.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.sv" "" { Text "D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/instruction_memory.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748227509043 "|singleCycleTop|instruction_memory:IM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instr_mem.we_a 0 instruction_memory.sv(8) " "Net \"instr_mem.we_a\" at instruction_memory.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.sv" "" { Text "D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/instruction_memory.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748227509043 "|singleCycleTop|instruction_memory:IM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:CU " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:CU\"" {  } { { "singleCycleTop.v" "CU" { Text "D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/singleCycleTop.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1748227509043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_decoder control_unit:CU\|main_decoder:MD " "Elaborating entity \"main_decoder\" for hierarchy \"control_unit:CU\|main_decoder:MD\"" {  } { { "control_unit.v" "MD" { Text "D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/control_unit.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1748227509044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_decoder control_unit:CU\|alu_decoder:AD " "Elaborating entity \"alu_decoder\" for hierarchy \"control_unit:CU\|alu_decoder:AD\"" {  } { { "control_unit.v" "AD" { Text "D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/control_unit.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1748227509044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend extend:EXT " "Elaborating entity \"extend\" for hierarchy \"extend:EXT\"" {  } { { "singleCycleTop.v" "EXT" { Text "D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/singleCycleTop.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1748227509044 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aux_extend20 extend.v(16) " "Verilog HDL Always Construct warning at extend.v(16): inferring latch(es) for variable \"aux_extend20\", which holds its previous value in one or more paths through the always construct" {  } { { "extend.v" "" { Text "D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/extend.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1748227509045 "|singleCycleTop|extend:EXT"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aux_extend extend.v(16) " "Verilog HDL Always Construct warning at extend.v(16): inferring latch(es) for variable \"aux_extend\", which holds its previous value in one or more paths through the always construct" {  } { { "extend.v" "" { Text "D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/extend.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1748227509045 "|singleCycleTop|extend:EXT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_extend\[0\] extend.v(16) " "Inferred latch for \"aux_extend\[0\]\" at extend.v(16)" {  } { { "extend.v" "" { Text "D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/extend.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748227509045 "|singleCycleTop|extend:EXT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_extend\[1\] extend.v(16) " "Inferred latch for \"aux_extend\[1\]\" at extend.v(16)" {  } { { "extend.v" "" { Text "D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/extend.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748227509045 "|singleCycleTop|extend:EXT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_extend\[2\] extend.v(16) " "Inferred latch for \"aux_extend\[2\]\" at extend.v(16)" {  } { { "extend.v" "" { Text "D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/extend.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748227509045 "|singleCycleTop|extend:EXT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_extend\[3\] extend.v(16) " "Inferred latch for \"aux_extend\[3\]\" at extend.v(16)" {  } { { "extend.v" "" { Text "D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/extend.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748227509045 "|singleCycleTop|extend:EXT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_extend\[4\] extend.v(16) " "Inferred latch for \"aux_extend\[4\]\" at extend.v(16)" {  } { { "extend.v" "" { Text "D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/extend.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748227509045 "|singleCycleTop|extend:EXT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_extend\[5\] extend.v(16) " "Inferred latch for \"aux_extend\[5\]\" at extend.v(16)" {  } { { "extend.v" "" { Text "D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/extend.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748227509045 "|singleCycleTop|extend:EXT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_extend\[6\] extend.v(16) " "Inferred latch for \"aux_extend\[6\]\" at extend.v(16)" {  } { { "extend.v" "" { Text "D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/extend.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748227509045 "|singleCycleTop|extend:EXT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_extend\[7\] extend.v(16) " "Inferred latch for \"aux_extend\[7\]\" at extend.v(16)" {  } { { "extend.v" "" { Text "D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/extend.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748227509045 "|singleCycleTop|extend:EXT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_extend\[8\] extend.v(16) " "Inferred latch for \"aux_extend\[8\]\" at extend.v(16)" {  } { { "extend.v" "" { Text "D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/extend.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748227509045 "|singleCycleTop|extend:EXT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_extend\[9\] extend.v(16) " "Inferred latch for \"aux_extend\[9\]\" at extend.v(16)" {  } { { "extend.v" "" { Text "D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/extend.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748227509045 "|singleCycleTop|extend:EXT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_extend\[10\] extend.v(16) " "Inferred latch for \"aux_extend\[10\]\" at extend.v(16)" {  } { { "extend.v" "" { Text "D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/extend.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748227509045 "|singleCycleTop|extend:EXT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_extend\[11\] extend.v(16) " "Inferred latch for \"aux_extend\[11\]\" at extend.v(16)" {  } { { "extend.v" "" { Text "D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/extend.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748227509045 "|singleCycleTop|extend:EXT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_extend20\[0\] extend.v(16) " "Inferred latch for \"aux_extend20\[0\]\" at extend.v(16)" {  } { { "extend.v" "" { Text "D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/extend.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748227509045 "|singleCycleTop|extend:EXT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_extend20\[1\] extend.v(16) " "Inferred latch for \"aux_extend20\[1\]\" at extend.v(16)" {  } { { "extend.v" "" { Text "D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/extend.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748227509045 "|singleCycleTop|extend:EXT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_extend20\[2\] extend.v(16) " "Inferred latch for \"aux_extend20\[2\]\" at extend.v(16)" {  } { { "extend.v" "" { Text "D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/extend.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748227509045 "|singleCycleTop|extend:EXT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_extend20\[3\] extend.v(16) " "Inferred latch for \"aux_extend20\[3\]\" at extend.v(16)" {  } { { "extend.v" "" { Text "D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/extend.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748227509045 "|singleCycleTop|extend:EXT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_extend20\[4\] extend.v(16) " "Inferred latch for \"aux_extend20\[4\]\" at extend.v(16)" {  } { { "extend.v" "" { Text "D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/extend.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748227509045 "|singleCycleTop|extend:EXT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_extend20\[5\] extend.v(16) " "Inferred latch for \"aux_extend20\[5\]\" at extend.v(16)" {  } { { "extend.v" "" { Text "D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/extend.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748227509045 "|singleCycleTop|extend:EXT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_extend20\[6\] extend.v(16) " "Inferred latch for \"aux_extend20\[6\]\" at extend.v(16)" {  } { { "extend.v" "" { Text "D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/extend.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748227509045 "|singleCycleTop|extend:EXT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_extend20\[7\] extend.v(16) " "Inferred latch for \"aux_extend20\[7\]\" at extend.v(16)" {  } { { "extend.v" "" { Text "D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/extend.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748227509045 "|singleCycleTop|extend:EXT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_extend20\[8\] extend.v(16) " "Inferred latch for \"aux_extend20\[8\]\" at extend.v(16)" {  } { { "extend.v" "" { Text "D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/extend.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748227509045 "|singleCycleTop|extend:EXT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_extend20\[9\] extend.v(16) " "Inferred latch for \"aux_extend20\[9\]\" at extend.v(16)" {  } { { "extend.v" "" { Text "D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/extend.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748227509045 "|singleCycleTop|extend:EXT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_extend20\[10\] extend.v(16) " "Inferred latch for \"aux_extend20\[10\]\" at extend.v(16)" {  } { { "extend.v" "" { Text "D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/extend.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748227509045 "|singleCycleTop|extend:EXT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_extend20\[11\] extend.v(16) " "Inferred latch for \"aux_extend20\[11\]\" at extend.v(16)" {  } { { "extend.v" "" { Text "D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/extend.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748227509045 "|singleCycleTop|extend:EXT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_extend20\[12\] extend.v(16) " "Inferred latch for \"aux_extend20\[12\]\" at extend.v(16)" {  } { { "extend.v" "" { Text "D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/extend.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748227509045 "|singleCycleTop|extend:EXT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_extend20\[13\] extend.v(16) " "Inferred latch for \"aux_extend20\[13\]\" at extend.v(16)" {  } { { "extend.v" "" { Text "D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/extend.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748227509045 "|singleCycleTop|extend:EXT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_extend20\[14\] extend.v(16) " "Inferred latch for \"aux_extend20\[14\]\" at extend.v(16)" {  } { { "extend.v" "" { Text "D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/extend.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748227509046 "|singleCycleTop|extend:EXT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_extend20\[15\] extend.v(16) " "Inferred latch for \"aux_extend20\[15\]\" at extend.v(16)" {  } { { "extend.v" "" { Text "D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/extend.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748227509046 "|singleCycleTop|extend:EXT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_extend20\[16\] extend.v(16) " "Inferred latch for \"aux_extend20\[16\]\" at extend.v(16)" {  } { { "extend.v" "" { Text "D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/extend.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748227509046 "|singleCycleTop|extend:EXT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_extend20\[17\] extend.v(16) " "Inferred latch for \"aux_extend20\[17\]\" at extend.v(16)" {  } { { "extend.v" "" { Text "D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/extend.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748227509046 "|singleCycleTop|extend:EXT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_extend20\[18\] extend.v(16) " "Inferred latch for \"aux_extend20\[18\]\" at extend.v(16)" {  } { { "extend.v" "" { Text "D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/extend.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748227509046 "|singleCycleTop|extend:EXT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_extend20\[19\] extend.v(16) " "Inferred latch for \"aux_extend20\[19\]\" at extend.v(16)" {  } { { "extend.v" "" { Text "D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/extend.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748227509046 "|singleCycleTop|extend:EXT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:RF " "Elaborating entity \"register_file\" for hierarchy \"register_file:RF\"" {  } { { "singleCycleTop.v" "RF" { Text "D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/singleCycleTop.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1748227509046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALUM " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALUM\"" {  } { { "singleCycleTop.v" "ALUM" { Text "D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/singleCycleTop.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1748227509046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:DM " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:DM\"" {  } { { "singleCycleTop.v" "DM" { Text "D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/singleCycleTop.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1748227509047 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1748227509074 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4720 " "Peak virtual memory: 4720 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748227509082 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 25 20:45:09 2025 " "Processing ended: Sun May 25 20:45:09 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748227509082 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748227509082 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748227509082 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1748227509082 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 8 s " "Quartus Prime Flow was successful. 0 errors, 8 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1748227509638 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1748227509836 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748227509837 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 25 20:45:09 2025 " "Processing started: Sun May 25 20:45:09 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748227509837 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1748227509837 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t d:/apps/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim RISCV RISCV " "Command: quartus_sh -t d:/apps/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim RISCV RISCV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1748227509837 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim RISCV RISCV " "Quartus(args): --rtl_sim RISCV RISCV" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1748227509837 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1748227509883 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1748227509922 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with Questa Intel FPGA software" {  } {  } 0 0 "Info: Starting NativeLink simulation with Questa Intel FPGA software" 0 0 "Shell" 0 0 1748227509922 ""}
{ "Warning" "0" "" "Warning: File RISCV_run_msim_rtl_verilog.do already exists - backing up current file as RISCV_run_msim_rtl_verilog.do.bak11" {  } {  } 0 0 "Warning: File RISCV_run_msim_rtl_verilog.do already exists - backing up current file as RISCV_run_msim_rtl_verilog.do.bak11" 0 0 "Shell" 0 0 1748227509989 ""}
{ "Info" "0" "" "Info: Generated Questa Intel FPGA script file D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/simulation/questa/RISCV_run_msim_rtl_verilog.do" {  } { { "D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/simulation/questa/RISCV_run_msim_rtl_verilog.do" "0" { Text "D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/simulation/questa/RISCV_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated Questa Intel FPGA script file D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/simulation/questa/RISCV_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1748227509997 ""}
{ "Info" "0" "" "Info: Spawning Questa Intel FPGA Simulation software " {  } {  } 0 0 "Info: Spawning Questa Intel FPGA Simulation software " 0 0 "Shell" 0 0 1748227509998 ""}
{ "Info" "0" "" "Info: Successfully spawned Questa Intel FPGA Simulation software" {  } {  } 0 0 "Info: Successfully spawned Questa Intel FPGA Simulation software" 0 0 "Shell" 0 0 1748227510005 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1748227510005 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/RISCV_nativelink_simulation.rpt" {  } { { "D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/RISCV_nativelink_simulation.rpt" "0" { Text "D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/RISCV_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/RISCV_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1748227510005 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "d:/apps/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script d:/apps/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1748227510005 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748227510005 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 25 20:45:10 2025 " "Processing ended: Sun May 25 20:45:10 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748227510005 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748227510005 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748227510005 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1748227510005 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 9 s " "Quartus Prime Flow was successful. 0 errors, 9 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1748227648177 ""}
