# AUTOGENERATED: DO NOT EDIT
# Last update date: 2022-08-08 16:14:58.842701

from utils import *


MAXWELL_DMA_COPY_A: int = 0xB0B5
NVB0B5_NOP: int = 0x100
NVB0B5_PM_TRIGGER: int = 0x140
NVB0B5_SET_SEMAPHORE_A: int = 0x240
NVB0B5_SET_SEMAPHORE_B: int = 0x244
NVB0B5_SET_SEMAPHORE_PAYLOAD: int = 0x248
NVB0B5_SET_RENDER_ENABLE_A: int = 0x254
NVB0B5_SET_RENDER_ENABLE_B: int = 0x258
NVB0B5_SET_RENDER_ENABLE_C: int = 0x25C
NVB0B5_SET_RENDER_ENABLE_C_MODE_FALSE: int = 0x0
NVB0B5_SET_RENDER_ENABLE_C_MODE_TRUE: int = 0x1
NVB0B5_SET_RENDER_ENABLE_C_MODE_CONDITIONAL: int = 0x2
NVB0B5_SET_RENDER_ENABLE_C_MODE_RENDER_IF_EQUAL: int = 0x3
NVB0B5_SET_RENDER_ENABLE_C_MODE_RENDER_IF_NOT_EQUAL: int = 0x4
NVB0B5_SET_SRC_PHYS_MODE: int = 0x260
NVB0B5_SET_SRC_PHYS_MODE_TARGET_LOCAL_FB: int = 0x0
NVB0B5_SET_SRC_PHYS_MODE_TARGET_COHERENT_SYSMEM: int = 0x1
NVB0B5_SET_SRC_PHYS_MODE_TARGET_NONCOHERENT_SYSMEM: int = 0x2
NVB0B5_SET_DST_PHYS_MODE: int = 0x264
NVB0B5_SET_DST_PHYS_MODE_TARGET_LOCAL_FB: int = 0x0
NVB0B5_SET_DST_PHYS_MODE_TARGET_COHERENT_SYSMEM: int = 0x1
NVB0B5_SET_DST_PHYS_MODE_TARGET_NONCOHERENT_SYSMEM: int = 0x2
NVB0B5_LAUNCH_DMA: int = 0x300
NVB0B5_LAUNCH_DMA_DATA_TRANSFER_TYPE_NONE: int = 0x0
NVB0B5_LAUNCH_DMA_DATA_TRANSFER_TYPE_PIPELINED: int = 0x1
NVB0B5_LAUNCH_DMA_DATA_TRANSFER_TYPE_NON_PIPELINED: int = 0x2
NVB0B5_LAUNCH_DMA_FLUSH_ENABLE_FALSE: int = 0x0
NVB0B5_LAUNCH_DMA_FLUSH_ENABLE_TRUE: int = 0x1
NVB0B5_LAUNCH_DMA_SEMAPHORE_TYPE_NONE: int = 0x0
NVB0B5_LAUNCH_DMA_SEMAPHORE_TYPE_RELEASE_ONE_WORD_SEMAPHORE: int = 0x1
NVB0B5_LAUNCH_DMA_SEMAPHORE_TYPE_RELEASE_FOUR_WORD_SEMAPHORE: int = 0x2
NVB0B5_LAUNCH_DMA_INTERRUPT_TYPE_NONE: int = 0x0
NVB0B5_LAUNCH_DMA_INTERRUPT_TYPE_BLOCKING: int = 0x1
NVB0B5_LAUNCH_DMA_INTERRUPT_TYPE_NON_BLOCKING: int = 0x2
NVB0B5_LAUNCH_DMA_SRC_MEMORY_LAYOUT_BLOCKLINEAR: int = 0x0
NVB0B5_LAUNCH_DMA_SRC_MEMORY_LAYOUT_PITCH: int = 0x1
NVB0B5_LAUNCH_DMA_DST_MEMORY_LAYOUT_BLOCKLINEAR: int = 0x0
NVB0B5_LAUNCH_DMA_DST_MEMORY_LAYOUT_PITCH: int = 0x1
NVB0B5_LAUNCH_DMA_MULTI_LINE_ENABLE_FALSE: int = 0x0
NVB0B5_LAUNCH_DMA_MULTI_LINE_ENABLE_TRUE: int = 0x1
NVB0B5_LAUNCH_DMA_REMAP_ENABLE_FALSE: int = 0x0
NVB0B5_LAUNCH_DMA_REMAP_ENABLE_TRUE: int = 0x1
NVB0B5_LAUNCH_DMA_FORCE_RMWDISABLE_FALSE: int = 0x0
NVB0B5_LAUNCH_DMA_FORCE_RMWDISABLE_TRUE: int = 0x1
NVB0B5_LAUNCH_DMA_SRC_TYPE_VIRTUAL: int = 0x0
NVB0B5_LAUNCH_DMA_SRC_TYPE_PHYSICAL: int = 0x1
NVB0B5_LAUNCH_DMA_DST_TYPE_VIRTUAL: int = 0x0
NVB0B5_LAUNCH_DMA_DST_TYPE_PHYSICAL: int = 0x1
NVB0B5_LAUNCH_DMA_SEMAPHORE_REDUCTION_IMIN: int = 0x0
NVB0B5_LAUNCH_DMA_SEMAPHORE_REDUCTION_IMAX: int = 0x1
NVB0B5_LAUNCH_DMA_SEMAPHORE_REDUCTION_IXOR: int = 0x2
NVB0B5_LAUNCH_DMA_SEMAPHORE_REDUCTION_IAND: int = 0x3
NVB0B5_LAUNCH_DMA_SEMAPHORE_REDUCTION_IOR: int = 0x4
NVB0B5_LAUNCH_DMA_SEMAPHORE_REDUCTION_IADD: int = 0x5
NVB0B5_LAUNCH_DMA_SEMAPHORE_REDUCTION_INC: int = 0x6
NVB0B5_LAUNCH_DMA_SEMAPHORE_REDUCTION_DEC: int = 0x7
NVB0B5_LAUNCH_DMA_SEMAPHORE_REDUCTION_FADD: int = 0xA
NVB0B5_LAUNCH_DMA_SEMAPHORE_REDUCTION_SIGN_SIGNED: int = 0x0
NVB0B5_LAUNCH_DMA_SEMAPHORE_REDUCTION_SIGN_UNSIGNED: int = 0x1
NVB0B5_LAUNCH_DMA_SEMAPHORE_REDUCTION_ENABLE_FALSE: int = 0x0
NVB0B5_LAUNCH_DMA_SEMAPHORE_REDUCTION_ENABLE_TRUE: int = 0x1
NVB0B5_LAUNCH_DMA_BYPASS_L2_USE_PTE_SETTING: int = 0x0
NVB0B5_LAUNCH_DMA_BYPASS_L2_FORCE_VOLATILE: int = 0x1
NVB0B5_OFFSET_IN_UPPER: int = 0x400
NVB0B5_OFFSET_IN_LOWER: int = 0x404
NVB0B5_OFFSET_OUT_UPPER: int = 0x408
NVB0B5_OFFSET_OUT_LOWER: int = 0x40C
NVB0B5_PITCH_IN: int = 0x410
NVB0B5_PITCH_OUT: int = 0x414
NVB0B5_LINE_LENGTH_IN: int = 0x418
NVB0B5_LINE_COUNT: int = 0x41C
NVB0B5_SET_REMAP_CONST_A: int = 0x700
NVB0B5_SET_REMAP_CONST_B: int = 0x704
NVB0B5_SET_REMAP_COMPONENTS: int = 0x708
NVB0B5_SET_REMAP_COMPONENTS_DST_X_SRC_X: int = 0x0
NVB0B5_SET_REMAP_COMPONENTS_DST_X_SRC_Y: int = 0x1
NVB0B5_SET_REMAP_COMPONENTS_DST_X_SRC_Z: int = 0x2
NVB0B5_SET_REMAP_COMPONENTS_DST_X_SRC_W: int = 0x3
NVB0B5_SET_REMAP_COMPONENTS_DST_X_CONST_A: int = 0x4
NVB0B5_SET_REMAP_COMPONENTS_DST_X_CONST_B: int = 0x5
NVB0B5_SET_REMAP_COMPONENTS_DST_X_NO_WRITE: int = 0x6
NVB0B5_SET_REMAP_COMPONENTS_DST_Y_SRC_X: int = 0x0
NVB0B5_SET_REMAP_COMPONENTS_DST_Y_SRC_Y: int = 0x1
NVB0B5_SET_REMAP_COMPONENTS_DST_Y_SRC_Z: int = 0x2
NVB0B5_SET_REMAP_COMPONENTS_DST_Y_SRC_W: int = 0x3
NVB0B5_SET_REMAP_COMPONENTS_DST_Y_CONST_A: int = 0x4
NVB0B5_SET_REMAP_COMPONENTS_DST_Y_CONST_B: int = 0x5
NVB0B5_SET_REMAP_COMPONENTS_DST_Y_NO_WRITE: int = 0x6
NVB0B5_SET_REMAP_COMPONENTS_DST_Z_SRC_X: int = 0x0
NVB0B5_SET_REMAP_COMPONENTS_DST_Z_SRC_Y: int = 0x1
NVB0B5_SET_REMAP_COMPONENTS_DST_Z_SRC_Z: int = 0x2
NVB0B5_SET_REMAP_COMPONENTS_DST_Z_SRC_W: int = 0x3
NVB0B5_SET_REMAP_COMPONENTS_DST_Z_CONST_A: int = 0x4
NVB0B5_SET_REMAP_COMPONENTS_DST_Z_CONST_B: int = 0x5
NVB0B5_SET_REMAP_COMPONENTS_DST_Z_NO_WRITE: int = 0x6
NVB0B5_SET_REMAP_COMPONENTS_DST_W_SRC_X: int = 0x0
NVB0B5_SET_REMAP_COMPONENTS_DST_W_SRC_Y: int = 0x1
NVB0B5_SET_REMAP_COMPONENTS_DST_W_SRC_Z: int = 0x2
NVB0B5_SET_REMAP_COMPONENTS_DST_W_SRC_W: int = 0x3
NVB0B5_SET_REMAP_COMPONENTS_DST_W_CONST_A: int = 0x4
NVB0B5_SET_REMAP_COMPONENTS_DST_W_CONST_B: int = 0x5
NVB0B5_SET_REMAP_COMPONENTS_DST_W_NO_WRITE: int = 0x6
NVB0B5_SET_REMAP_COMPONENTS_COMPONENT_SIZE_ONE: int = 0x0
NVB0B5_SET_REMAP_COMPONENTS_COMPONENT_SIZE_TWO: int = 0x1
NVB0B5_SET_REMAP_COMPONENTS_COMPONENT_SIZE_THREE: int = 0x2
NVB0B5_SET_REMAP_COMPONENTS_COMPONENT_SIZE_FOUR: int = 0x3
NVB0B5_SET_REMAP_COMPONENTS_NUM_SRC_COMPONENTS_ONE: int = 0x0
NVB0B5_SET_REMAP_COMPONENTS_NUM_SRC_COMPONENTS_TWO: int = 0x1
NVB0B5_SET_REMAP_COMPONENTS_NUM_SRC_COMPONENTS_THREE: int = 0x2
NVB0B5_SET_REMAP_COMPONENTS_NUM_SRC_COMPONENTS_FOUR: int = 0x3
NVB0B5_SET_REMAP_COMPONENTS_NUM_DST_COMPONENTS_ONE: int = 0x0
NVB0B5_SET_REMAP_COMPONENTS_NUM_DST_COMPONENTS_TWO: int = 0x1
NVB0B5_SET_REMAP_COMPONENTS_NUM_DST_COMPONENTS_THREE: int = 0x2
NVB0B5_SET_REMAP_COMPONENTS_NUM_DST_COMPONENTS_FOUR: int = 0x3
NVB0B5_SET_DST_BLOCK_SIZE: int = 0x70C
NVB0B5_SET_DST_BLOCK_SIZE_WIDTH_QUARTER_GOB: int = 0xE
NVB0B5_SET_DST_BLOCK_SIZE_WIDTH_ONE_GOB: int = 0x0
NVB0B5_SET_DST_BLOCK_SIZE_HEIGHT_ONE_GOB: int = 0x0
NVB0B5_SET_DST_BLOCK_SIZE_HEIGHT_TWO_GOBS: int = 0x1
NVB0B5_SET_DST_BLOCK_SIZE_HEIGHT_FOUR_GOBS: int = 0x2
NVB0B5_SET_DST_BLOCK_SIZE_HEIGHT_EIGHT_GOBS: int = 0x3
NVB0B5_SET_DST_BLOCK_SIZE_HEIGHT_SIXTEEN_GOBS: int = 0x4
NVB0B5_SET_DST_BLOCK_SIZE_HEIGHT_THIRTYTWO_GOBS: int = 0x5
NVB0B5_SET_DST_BLOCK_SIZE_DEPTH_ONE_GOB: int = 0x0
NVB0B5_SET_DST_BLOCK_SIZE_DEPTH_TWO_GOBS: int = 0x1
NVB0B5_SET_DST_BLOCK_SIZE_DEPTH_FOUR_GOBS: int = 0x2
NVB0B5_SET_DST_BLOCK_SIZE_DEPTH_EIGHT_GOBS: int = 0x3
NVB0B5_SET_DST_BLOCK_SIZE_DEPTH_SIXTEEN_GOBS: int = 0x4
NVB0B5_SET_DST_BLOCK_SIZE_DEPTH_THIRTYTWO_GOBS: int = 0x5
NVB0B5_SET_DST_BLOCK_SIZE_GOB_HEIGHT_GOB_HEIGHT_TESLA_4: int = 0x0
NVB0B5_SET_DST_BLOCK_SIZE_GOB_HEIGHT_GOB_HEIGHT_FERMI_8: int = 0x1
NVB0B5_SET_DST_WIDTH: int = 0x710
NVB0B5_SET_DST_HEIGHT: int = 0x714
NVB0B5_SET_DST_DEPTH: int = 0x718
NVB0B5_SET_DST_LAYER: int = 0x71C
NVB0B5_SET_DST_ORIGIN: int = 0x720
NVB0B5_SET_SRC_BLOCK_SIZE: int = 0x728
NVB0B5_SET_SRC_BLOCK_SIZE_WIDTH_QUARTER_GOB: int = 0xE
NVB0B5_SET_SRC_BLOCK_SIZE_WIDTH_ONE_GOB: int = 0x0
NVB0B5_SET_SRC_BLOCK_SIZE_HEIGHT_ONE_GOB: int = 0x0
NVB0B5_SET_SRC_BLOCK_SIZE_HEIGHT_TWO_GOBS: int = 0x1
NVB0B5_SET_SRC_BLOCK_SIZE_HEIGHT_FOUR_GOBS: int = 0x2
NVB0B5_SET_SRC_BLOCK_SIZE_HEIGHT_EIGHT_GOBS: int = 0x3
NVB0B5_SET_SRC_BLOCK_SIZE_HEIGHT_SIXTEEN_GOBS: int = 0x4
NVB0B5_SET_SRC_BLOCK_SIZE_HEIGHT_THIRTYTWO_GOBS: int = 0x5
NVB0B5_SET_SRC_BLOCK_SIZE_DEPTH_ONE_GOB: int = 0x0
NVB0B5_SET_SRC_BLOCK_SIZE_DEPTH_TWO_GOBS: int = 0x1
NVB0B5_SET_SRC_BLOCK_SIZE_DEPTH_FOUR_GOBS: int = 0x2
NVB0B5_SET_SRC_BLOCK_SIZE_DEPTH_EIGHT_GOBS: int = 0x3
NVB0B5_SET_SRC_BLOCK_SIZE_DEPTH_SIXTEEN_GOBS: int = 0x4
NVB0B5_SET_SRC_BLOCK_SIZE_DEPTH_THIRTYTWO_GOBS: int = 0x5
NVB0B5_SET_SRC_BLOCK_SIZE_GOB_HEIGHT_GOB_HEIGHT_TESLA_4: int = 0x0
NVB0B5_SET_SRC_BLOCK_SIZE_GOB_HEIGHT_GOB_HEIGHT_FERMI_8: int = 0x1
NVB0B5_SET_SRC_WIDTH: int = 0x72C
NVB0B5_SET_SRC_HEIGHT: int = 0x730
NVB0B5_SET_SRC_DEPTH: int = 0x734
NVB0B5_SET_SRC_LAYER: int = 0x738
NVB0B5_SET_SRC_ORIGIN: int = 0x73C
NVB0B5_PM_TRIGGER_END: int = 0x1114


def NVB0B5_NOP_PARAMETER(value: int) -> int:
    return set_bits(0, 31, value)


def NVB0B5_PM_TRIGGER_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVB0B5_SET_SEMAPHORE_A_UPPER(value: int) -> int:
    return set_bits(0, 7, value)


def NVB0B5_SET_SEMAPHORE_B_LOWER(value: int) -> int:
    return set_bits(0, 31, value)


def NVB0B5_SET_SEMAPHORE_PAYLOAD_PAYLOAD(value: int) -> int:
    return set_bits(0, 31, value)


def NVB0B5_SET_RENDER_ENABLE_A_UPPER(value: int) -> int:
    return set_bits(0, 7, value)


def NVB0B5_SET_RENDER_ENABLE_B_LOWER(value: int) -> int:
    return set_bits(0, 31, value)


def NVB0B5_SET_RENDER_ENABLE_C_MODE(value: int) -> int:
    return set_bits(0, 2, value)


def NVB0B5_SET_SRC_PHYS_MODE_TARGET(value: int) -> int:
    return set_bits(0, 1, value)


def NVB0B5_SET_DST_PHYS_MODE_TARGET(value: int) -> int:
    return set_bits(0, 1, value)


def NVB0B5_LAUNCH_DMA_DATA_TRANSFER_TYPE(value: int) -> int:
    return set_bits(0, 1, value)


def NVB0B5_LAUNCH_DMA_FLUSH_ENABLE(value: int) -> int:
    return set_bits(2, 0, value)


def NVB0B5_LAUNCH_DMA_SEMAPHORE_TYPE(value: int) -> int:
    return set_bits(3, 1, value)


def NVB0B5_LAUNCH_DMA_INTERRUPT_TYPE(value: int) -> int:
    return set_bits(5, 1, value)


def NVB0B5_LAUNCH_DMA_SRC_MEMORY_LAYOUT(value: int) -> int:
    return set_bits(7, 0, value)


def NVB0B5_LAUNCH_DMA_DST_MEMORY_LAYOUT(value: int) -> int:
    return set_bits(8, 0, value)


def NVB0B5_LAUNCH_DMA_MULTI_LINE_ENABLE(value: int) -> int:
    return set_bits(9, 0, value)


def NVB0B5_LAUNCH_DMA_REMAP_ENABLE(value: int) -> int:
    return set_bits(10, 0, value)


def NVB0B5_LAUNCH_DMA_FORCE_RMWDISABLE(value: int) -> int:
    return set_bits(11, 0, value)


def NVB0B5_LAUNCH_DMA_SRC_TYPE(value: int) -> int:
    return set_bits(12, 0, value)


def NVB0B5_LAUNCH_DMA_DST_TYPE(value: int) -> int:
    return set_bits(13, 0, value)


def NVB0B5_LAUNCH_DMA_SEMAPHORE_REDUCTION(value: int) -> int:
    return set_bits(14, 3, value)


def NVB0B5_LAUNCH_DMA_SEMAPHORE_REDUCTION_SIGN(value: int) -> int:
    return set_bits(18, 0, value)


def NVB0B5_LAUNCH_DMA_SEMAPHORE_REDUCTION_ENABLE(value: int) -> int:
    return set_bits(19, 0, value)


def NVB0B5_LAUNCH_DMA_BYPASS_L2(value: int) -> int:
    return set_bits(20, 0, value)


def NVB0B5_OFFSET_IN_UPPER_UPPER(value: int) -> int:
    return set_bits(0, 7, value)


def NVB0B5_OFFSET_IN_LOWER_VALUE(value: int) -> int:
    return set_bits(0, 31, value)


def NVB0B5_OFFSET_OUT_UPPER_UPPER(value: int) -> int:
    return set_bits(0, 7, value)


def NVB0B5_OFFSET_OUT_LOWER_VALUE(value: int) -> int:
    return set_bits(0, 31, value)


def NVB0B5_PITCH_IN_VALUE(value: int) -> int:
    return set_bits(0, 31, value)


def NVB0B5_PITCH_OUT_VALUE(value: int) -> int:
    return set_bits(0, 31, value)


def NVB0B5_LINE_LENGTH_IN_VALUE(value: int) -> int:
    return set_bits(0, 31, value)


def NVB0B5_LINE_COUNT_VALUE(value: int) -> int:
    return set_bits(0, 31, value)


def NVB0B5_SET_REMAP_CONST_A_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVB0B5_SET_REMAP_CONST_B_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVB0B5_SET_REMAP_COMPONENTS_DST_X(value: int) -> int:
    return set_bits(0, 2, value)


def NVB0B5_SET_REMAP_COMPONENTS_DST_Y(value: int) -> int:
    return set_bits(4, 2, value)


def NVB0B5_SET_REMAP_COMPONENTS_DST_Z(value: int) -> int:
    return set_bits(8, 2, value)


def NVB0B5_SET_REMAP_COMPONENTS_DST_W(value: int) -> int:
    return set_bits(12, 2, value)


def NVB0B5_SET_REMAP_COMPONENTS_COMPONENT_SIZE(value: int) -> int:
    return set_bits(16, 1, value)


def NVB0B5_SET_REMAP_COMPONENTS_NUM_SRC_COMPONENTS(value: int) -> int:
    return set_bits(20, 1, value)


def NVB0B5_SET_REMAP_COMPONENTS_NUM_DST_COMPONENTS(value: int) -> int:
    return set_bits(24, 1, value)


def NVB0B5_SET_DST_BLOCK_SIZE_WIDTH(value: int) -> int:
    return set_bits(0, 3, value)


def NVB0B5_SET_DST_BLOCK_SIZE_HEIGHT(value: int) -> int:
    return set_bits(4, 3, value)


def NVB0B5_SET_DST_BLOCK_SIZE_DEPTH(value: int) -> int:
    return set_bits(8, 3, value)


def NVB0B5_SET_DST_BLOCK_SIZE_GOB_HEIGHT(value: int) -> int:
    return set_bits(12, 3, value)


def NVB0B5_SET_DST_WIDTH_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVB0B5_SET_DST_HEIGHT_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVB0B5_SET_DST_DEPTH_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVB0B5_SET_DST_LAYER_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVB0B5_SET_DST_ORIGIN_X(value: int) -> int:
    return set_bits(0, 15, value)


def NVB0B5_SET_DST_ORIGIN_Y(value: int) -> int:
    return set_bits(16, 15, value)


def NVB0B5_SET_SRC_BLOCK_SIZE_WIDTH(value: int) -> int:
    return set_bits(0, 3, value)


def NVB0B5_SET_SRC_BLOCK_SIZE_HEIGHT(value: int) -> int:
    return set_bits(4, 3, value)


def NVB0B5_SET_SRC_BLOCK_SIZE_DEPTH(value: int) -> int:
    return set_bits(8, 3, value)


def NVB0B5_SET_SRC_BLOCK_SIZE_GOB_HEIGHT(value: int) -> int:
    return set_bits(12, 3, value)


def NVB0B5_SET_SRC_WIDTH_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVB0B5_SET_SRC_HEIGHT_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVB0B5_SET_SRC_DEPTH_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVB0B5_SET_SRC_LAYER_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVB0B5_SET_SRC_ORIGIN_X(value: int) -> int:
    return set_bits(0, 15, value)


def NVB0B5_SET_SRC_ORIGIN_Y(value: int) -> int:
    return set_bits(16, 15, value)


def NVB0B5_PM_TRIGGER_END_V(value: int) -> int:
    return set_bits(0, 31, value)








