<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="pwm_simulation.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="pwm_simulation.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_BIN" xil_pn:name="pwm_simulation.bin"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="pwm_simulation.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="pwm_simulation.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="pwm_simulation.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="pwm_simulation.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="pwm_simulation.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="pwm_simulation.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="pwm_simulation.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="pwm_simulation.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="pwm_simulation.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="pwm_simulation.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="pwm_simulation.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="pwm_simulation.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="pwm_simulation.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="pwm_simulation.ptwx"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="pwm_simulation.spl"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="pwm_simulation.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="pwm_simulation.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="pwm_simulation.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="pwm_simulation.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="pwm_simulation.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="pwm_simulation.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="pwm_simulation.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="pwm_simulation.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="pwm_simulation.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="pwm_simulation_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="pwm_simulation_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="pwm_simulation_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="pwm_simulation_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="pwm_simulation_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="pwm_simulation_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="pwm_simulation_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="pwm_simulation_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="pwm_simulation_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="pwm_simulation_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="pwm_simulation_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="pwm_simulation_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="pwm_simulation_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="pwm_simulation_par.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="pwm_simulation_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="pwm_simulation_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="pwm_simulation_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="pwm_simulation_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="pwm_simulation_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="pwm_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="pwm_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1481615311" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1481615311">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1481618277" xil_pn:in_ck="203674733664085043" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1481618277">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="pwm_simulation.v"/>
      <outfile xil_pn:name="pwm_test.v"/>
    </transform>
    <transform xil_pn:end_ts="1481618315" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-1093293141100032241" xil_pn:start_ts="1481618315">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1481618315" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="8946789164462433485" xil_pn:start_ts="1481618315">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1481615318" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="2766606971691152589" xil_pn:start_ts="1481615318">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1481618281" xil_pn:in_ck="203674733664085043" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1481618281">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="pwm_simulation.v"/>
      <outfile xil_pn:name="pwm_test.v"/>
    </transform>
    <transform xil_pn:end_ts="1481618321" xil_pn:in_ck="203674733664085043" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="8375378185897562269" xil_pn:start_ts="1481618315">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="pwm_simulation_beh.prj"/>
      <outfile xil_pn:name="pwm_simulation_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1481618321" xil_pn:in_ck="-6321698355554030071" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3690015032425250674" xil_pn:start_ts="1481618321">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="pwm_simulation_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1481583106" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1481583106">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1481583106" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3565924810948981645" xil_pn:start_ts="1481583106">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1481583106" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="2766606971691152589" xil_pn:start_ts="1481583106">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1481583107" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1481583106">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1481583107" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1093293141100032241" xil_pn:start_ts="1481583107">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1481583107" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745293037926" xil_pn:start_ts="1481583107">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1481583107" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="4926350498416887831" xil_pn:start_ts="1481583107">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1481584782" xil_pn:in_ck="-8517144218582227812" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-737441879658526660" xil_pn:start_ts="1481584772">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="pwm_simulation.lso"/>
      <outfile xil_pn:name="pwm_simulation.ngc"/>
      <outfile xil_pn:name="pwm_simulation.ngr"/>
      <outfile xil_pn:name="pwm_simulation.prj"/>
      <outfile xil_pn:name="pwm_simulation.stx"/>
      <outfile xil_pn:name="pwm_simulation.syr"/>
      <outfile xil_pn:name="pwm_simulation.xst"/>
      <outfile xil_pn:name="pwm_simulation_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1481584288" xil_pn:in_ck="3912951342" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="5231258180051526458" xil_pn:start_ts="1481584288">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1481584789" xil_pn:in_ck="6724593702286961900" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-4319405631680069074" xil_pn:start_ts="1481584782">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="pwm_simulation.bld"/>
      <outfile xil_pn:name="pwm_simulation.ngd"/>
      <outfile xil_pn:name="pwm_simulation_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1481584799" xil_pn:in_ck="6724593702286961901" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-3239470449407159120" xil_pn:start_ts="1481584789">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="pwm_simulation.pcf"/>
      <outfile xil_pn:name="pwm_simulation_map.map"/>
      <outfile xil_pn:name="pwm_simulation_map.mrp"/>
      <outfile xil_pn:name="pwm_simulation_map.ncd"/>
      <outfile xil_pn:name="pwm_simulation_map.ngm"/>
      <outfile xil_pn:name="pwm_simulation_map.xrpt"/>
      <outfile xil_pn:name="pwm_simulation_summary.xml"/>
      <outfile xil_pn:name="pwm_simulation_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1481584811" xil_pn:in_ck="-4169701949287945594" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1481584799">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="pwm_simulation.ncd"/>
      <outfile xil_pn:name="pwm_simulation.pad"/>
      <outfile xil_pn:name="pwm_simulation.par"/>
      <outfile xil_pn:name="pwm_simulation.ptwx"/>
      <outfile xil_pn:name="pwm_simulation.unroutes"/>
      <outfile xil_pn:name="pwm_simulation.xpi"/>
      <outfile xil_pn:name="pwm_simulation_pad.csv"/>
      <outfile xil_pn:name="pwm_simulation_pad.txt"/>
      <outfile xil_pn:name="pwm_simulation_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1481584975" xil_pn:in_ck="3542215039858370235" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="6587536580693756888" xil_pn:start_ts="1481584963">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="pwm_simulation.bgn"/>
      <outfile xil_pn:name="pwm_simulation.bin"/>
      <outfile xil_pn:name="pwm_simulation.bit"/>
      <outfile xil_pn:name="pwm_simulation.drc"/>
      <outfile xil_pn:name="pwm_simulation.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1481584811" xil_pn:in_ck="6724593702286961769" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1481584806">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="pwm_simulation.twr"/>
      <outfile xil_pn:name="pwm_simulation.twx"/>
    </transform>
  </transforms>

</generated_project>
