set moduleName Block_preheader_i_i_04_proc27
set isTopModule 0
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isFreeRunPipelineModule 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {Block_.preheader.i.i.04_proc27}
set C_modelType { void 0 }
set C_modelArgList {
	{ input_1_V_data_0_V int 32 regular {axi_s 0 volatile  { input_1_V_data_0_V Data } }  }
	{ input_1_V_data_1_V int 32 regular {axi_s 0 volatile  { input_1_V_data_1_V Data } }  }
	{ input_1_V_data_2_V int 32 regular {axi_s 0 volatile  { input_1_V_data_2_V Data } }  }
	{ input_1_V_data_3_V int 32 regular {axi_s 0 volatile  { input_1_V_data_3_V Data } }  }
	{ input_1_V_data_4_V int 32 regular {axi_s 0 volatile  { input_1_V_data_4_V Data } }  }
	{ input_1_V_data_5_V int 32 regular {axi_s 0 volatile  { input_1_V_data_5_V Data } }  }
	{ input_1_V_data_6_V int 32 regular {axi_s 0 volatile  { input_1_V_data_6_V Data } }  }
	{ input_1_V_data_7_V int 32 regular {axi_s 0 volatile  { input_1_V_data_7_V Data } }  }
	{ input_1_V_data_8_V int 32 regular {axi_s 0 volatile  { input_1_V_data_8_V Data } }  }
	{ input_1_V_data_9_V int 32 regular {axi_s 0 volatile  { input_1_V_data_9_V Data } }  }
	{ input_1_V_data_10_V int 32 regular {axi_s 0 volatile  { input_1_V_data_10_V Data } }  }
	{ input_1_V_data_11_V int 32 regular {axi_s 0 volatile  { input_1_V_data_11_V Data } }  }
	{ input_1_V_data_12_V int 32 regular {axi_s 0 volatile  { input_1_V_data_12_V Data } }  }
	{ input_1_V_data_13_V int 32 regular {axi_s 0 volatile  { input_1_V_data_13_V Data } }  }
	{ input_1_V_data_14_V int 32 regular {axi_s 0 volatile  { input_1_V_data_14_V Data } }  }
	{ input_1_V_data_15_V int 32 regular {axi_s 0 volatile  { input_1_V_data_15_V Data } }  }
	{ input_1_V_data_16_V int 32 regular {axi_s 0 volatile  { input_1_V_data_16_V Data } }  }
	{ input_1_V_data_17_V int 32 regular {axi_s 0 volatile  { input_1_V_data_17_V Data } }  }
	{ input_1_V_data_18_V int 32 regular {axi_s 0 volatile  { input_1_V_data_18_V Data } }  }
	{ input_1_V_data_19_V int 32 regular {axi_s 0 volatile  { input_1_V_data_19_V Data } }  }
	{ input_1_V_data_20_V int 32 regular {axi_s 0 volatile  { input_1_V_data_20_V Data } }  }
	{ input_1_V_data_21_V int 32 regular {axi_s 0 volatile  { input_1_V_data_21_V Data } }  }
	{ input_1_V_data_22_V int 32 regular {axi_s 0 volatile  { input_1_V_data_22_V Data } }  }
	{ input_1_V_data_23_V int 32 regular {axi_s 0 volatile  { input_1_V_data_23_V Data } }  }
	{ input_1_V_data_24_V int 32 regular {axi_s 0 volatile  { input_1_V_data_24_V Data } }  }
	{ input_1_V_data_25_V int 32 regular {axi_s 0 volatile  { input_1_V_data_25_V Data } }  }
	{ input_1_V_data_26_V int 32 regular {axi_s 0 volatile  { input_1_V_data_26_V Data } }  }
	{ input_1_V_data_27_V int 32 regular {axi_s 0 volatile  { input_1_V_data_27_V Data } }  }
	{ input_1_V_data_28_V int 32 regular {axi_s 0 volatile  { input_1_V_data_28_V Data } }  }
	{ input_1_V_data_29_V int 32 regular {axi_s 0 volatile  { input_1_V_data_29_V Data } }  }
	{ input_1_V_data_30_V int 32 regular {axi_s 0 volatile  { input_1_V_data_30_V Data } }  }
	{ input_1_V_data_31_V int 32 regular {axi_s 0 volatile  { input_1_V_data_31_V Data } }  }
	{ tmpdata1_data_V int 32 regular {fifo 1 volatile }  }
}
set C_modelArgMapList {[ 
	{ "Name" : "input_1_V_data_0_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_1_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_2_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_3_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_4_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_5_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_6_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_7_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_8_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_9_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_10_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_11_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_12_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_13_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_14_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_15_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_16_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_17_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_18_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_19_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_20_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_21_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_22_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_23_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_24_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_25_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_26_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_27_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_28_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_29_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_30_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_31_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "tmpdata1_data_V", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} ]}
# RTL Port declarations: 
set portNum 109
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ start_full_n sc_in sc_logic 1 signal -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_continue sc_in sc_logic 1 continue -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ start_out sc_out sc_logic 1 signal -1 } 
	{ start_write sc_out sc_logic 1 signal -1 } 
	{ input_1_V_data_0_V_TDATA sc_in sc_lv 32 signal 0 } 
	{ input_1_V_data_0_V_TVALID sc_in sc_logic 1 invld 0 } 
	{ input_1_V_data_0_V_TREADY sc_out sc_logic 1 inacc 0 } 
	{ input_1_V_data_1_V_TDATA sc_in sc_lv 32 signal 1 } 
	{ input_1_V_data_1_V_TVALID sc_in sc_logic 1 invld 1 } 
	{ input_1_V_data_1_V_TREADY sc_out sc_logic 1 inacc 1 } 
	{ input_1_V_data_2_V_TDATA sc_in sc_lv 32 signal 2 } 
	{ input_1_V_data_2_V_TVALID sc_in sc_logic 1 invld 2 } 
	{ input_1_V_data_2_V_TREADY sc_out sc_logic 1 inacc 2 } 
	{ input_1_V_data_3_V_TDATA sc_in sc_lv 32 signal 3 } 
	{ input_1_V_data_3_V_TVALID sc_in sc_logic 1 invld 3 } 
	{ input_1_V_data_3_V_TREADY sc_out sc_logic 1 inacc 3 } 
	{ input_1_V_data_4_V_TDATA sc_in sc_lv 32 signal 4 } 
	{ input_1_V_data_4_V_TVALID sc_in sc_logic 1 invld 4 } 
	{ input_1_V_data_4_V_TREADY sc_out sc_logic 1 inacc 4 } 
	{ input_1_V_data_5_V_TDATA sc_in sc_lv 32 signal 5 } 
	{ input_1_V_data_5_V_TVALID sc_in sc_logic 1 invld 5 } 
	{ input_1_V_data_5_V_TREADY sc_out sc_logic 1 inacc 5 } 
	{ input_1_V_data_6_V_TDATA sc_in sc_lv 32 signal 6 } 
	{ input_1_V_data_6_V_TVALID sc_in sc_logic 1 invld 6 } 
	{ input_1_V_data_6_V_TREADY sc_out sc_logic 1 inacc 6 } 
	{ input_1_V_data_7_V_TDATA sc_in sc_lv 32 signal 7 } 
	{ input_1_V_data_7_V_TVALID sc_in sc_logic 1 invld 7 } 
	{ input_1_V_data_7_V_TREADY sc_out sc_logic 1 inacc 7 } 
	{ input_1_V_data_8_V_TDATA sc_in sc_lv 32 signal 8 } 
	{ input_1_V_data_8_V_TVALID sc_in sc_logic 1 invld 8 } 
	{ input_1_V_data_8_V_TREADY sc_out sc_logic 1 inacc 8 } 
	{ input_1_V_data_9_V_TDATA sc_in sc_lv 32 signal 9 } 
	{ input_1_V_data_9_V_TVALID sc_in sc_logic 1 invld 9 } 
	{ input_1_V_data_9_V_TREADY sc_out sc_logic 1 inacc 9 } 
	{ input_1_V_data_10_V_TDATA sc_in sc_lv 32 signal 10 } 
	{ input_1_V_data_10_V_TVALID sc_in sc_logic 1 invld 10 } 
	{ input_1_V_data_10_V_TREADY sc_out sc_logic 1 inacc 10 } 
	{ input_1_V_data_11_V_TDATA sc_in sc_lv 32 signal 11 } 
	{ input_1_V_data_11_V_TVALID sc_in sc_logic 1 invld 11 } 
	{ input_1_V_data_11_V_TREADY sc_out sc_logic 1 inacc 11 } 
	{ input_1_V_data_12_V_TDATA sc_in sc_lv 32 signal 12 } 
	{ input_1_V_data_12_V_TVALID sc_in sc_logic 1 invld 12 } 
	{ input_1_V_data_12_V_TREADY sc_out sc_logic 1 inacc 12 } 
	{ input_1_V_data_13_V_TDATA sc_in sc_lv 32 signal 13 } 
	{ input_1_V_data_13_V_TVALID sc_in sc_logic 1 invld 13 } 
	{ input_1_V_data_13_V_TREADY sc_out sc_logic 1 inacc 13 } 
	{ input_1_V_data_14_V_TDATA sc_in sc_lv 32 signal 14 } 
	{ input_1_V_data_14_V_TVALID sc_in sc_logic 1 invld 14 } 
	{ input_1_V_data_14_V_TREADY sc_out sc_logic 1 inacc 14 } 
	{ input_1_V_data_15_V_TDATA sc_in sc_lv 32 signal 15 } 
	{ input_1_V_data_15_V_TVALID sc_in sc_logic 1 invld 15 } 
	{ input_1_V_data_15_V_TREADY sc_out sc_logic 1 inacc 15 } 
	{ input_1_V_data_16_V_TDATA sc_in sc_lv 32 signal 16 } 
	{ input_1_V_data_16_V_TVALID sc_in sc_logic 1 invld 16 } 
	{ input_1_V_data_16_V_TREADY sc_out sc_logic 1 inacc 16 } 
	{ input_1_V_data_17_V_TDATA sc_in sc_lv 32 signal 17 } 
	{ input_1_V_data_17_V_TVALID sc_in sc_logic 1 invld 17 } 
	{ input_1_V_data_17_V_TREADY sc_out sc_logic 1 inacc 17 } 
	{ input_1_V_data_18_V_TDATA sc_in sc_lv 32 signal 18 } 
	{ input_1_V_data_18_V_TVALID sc_in sc_logic 1 invld 18 } 
	{ input_1_V_data_18_V_TREADY sc_out sc_logic 1 inacc 18 } 
	{ input_1_V_data_19_V_TDATA sc_in sc_lv 32 signal 19 } 
	{ input_1_V_data_19_V_TVALID sc_in sc_logic 1 invld 19 } 
	{ input_1_V_data_19_V_TREADY sc_out sc_logic 1 inacc 19 } 
	{ input_1_V_data_20_V_TDATA sc_in sc_lv 32 signal 20 } 
	{ input_1_V_data_20_V_TVALID sc_in sc_logic 1 invld 20 } 
	{ input_1_V_data_20_V_TREADY sc_out sc_logic 1 inacc 20 } 
	{ input_1_V_data_21_V_TDATA sc_in sc_lv 32 signal 21 } 
	{ input_1_V_data_21_V_TVALID sc_in sc_logic 1 invld 21 } 
	{ input_1_V_data_21_V_TREADY sc_out sc_logic 1 inacc 21 } 
	{ input_1_V_data_22_V_TDATA sc_in sc_lv 32 signal 22 } 
	{ input_1_V_data_22_V_TVALID sc_in sc_logic 1 invld 22 } 
	{ input_1_V_data_22_V_TREADY sc_out sc_logic 1 inacc 22 } 
	{ input_1_V_data_23_V_TDATA sc_in sc_lv 32 signal 23 } 
	{ input_1_V_data_23_V_TVALID sc_in sc_logic 1 invld 23 } 
	{ input_1_V_data_23_V_TREADY sc_out sc_logic 1 inacc 23 } 
	{ input_1_V_data_24_V_TDATA sc_in sc_lv 32 signal 24 } 
	{ input_1_V_data_24_V_TVALID sc_in sc_logic 1 invld 24 } 
	{ input_1_V_data_24_V_TREADY sc_out sc_logic 1 inacc 24 } 
	{ input_1_V_data_25_V_TDATA sc_in sc_lv 32 signal 25 } 
	{ input_1_V_data_25_V_TVALID sc_in sc_logic 1 invld 25 } 
	{ input_1_V_data_25_V_TREADY sc_out sc_logic 1 inacc 25 } 
	{ input_1_V_data_26_V_TDATA sc_in sc_lv 32 signal 26 } 
	{ input_1_V_data_26_V_TVALID sc_in sc_logic 1 invld 26 } 
	{ input_1_V_data_26_V_TREADY sc_out sc_logic 1 inacc 26 } 
	{ input_1_V_data_27_V_TDATA sc_in sc_lv 32 signal 27 } 
	{ input_1_V_data_27_V_TVALID sc_in sc_logic 1 invld 27 } 
	{ input_1_V_data_27_V_TREADY sc_out sc_logic 1 inacc 27 } 
	{ input_1_V_data_28_V_TDATA sc_in sc_lv 32 signal 28 } 
	{ input_1_V_data_28_V_TVALID sc_in sc_logic 1 invld 28 } 
	{ input_1_V_data_28_V_TREADY sc_out sc_logic 1 inacc 28 } 
	{ input_1_V_data_29_V_TDATA sc_in sc_lv 32 signal 29 } 
	{ input_1_V_data_29_V_TVALID sc_in sc_logic 1 invld 29 } 
	{ input_1_V_data_29_V_TREADY sc_out sc_logic 1 inacc 29 } 
	{ input_1_V_data_30_V_TDATA sc_in sc_lv 32 signal 30 } 
	{ input_1_V_data_30_V_TVALID sc_in sc_logic 1 invld 30 } 
	{ input_1_V_data_30_V_TREADY sc_out sc_logic 1 inacc 30 } 
	{ input_1_V_data_31_V_TDATA sc_in sc_lv 32 signal 31 } 
	{ input_1_V_data_31_V_TVALID sc_in sc_logic 1 invld 31 } 
	{ input_1_V_data_31_V_TREADY sc_out sc_logic 1 inacc 31 } 
	{ tmpdata1_data_V_din sc_out sc_lv 32 signal 32 } 
	{ tmpdata1_data_V_full_n sc_in sc_logic 1 signal 32 } 
	{ tmpdata1_data_V_write sc_out sc_logic 1 signal 32 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "start_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "start_full_n", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_continue", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "continue", "bundle":{"name": "ap_continue", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "start_out", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "start_out", "role": "default" }} , 
 	{ "name": "start_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "start_write", "role": "default" }} , 
 	{ "name": "input_1_V_data_0_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_0_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_0_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_0_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_0_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_0_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_1_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_1_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_1_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_1_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_1_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_1_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_2_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_2_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_2_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_2_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_2_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_2_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_3_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_3_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_3_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_3_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_3_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_3_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_4_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_4_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_4_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_4_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_4_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_4_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_5_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_5_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_5_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_5_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_5_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_5_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_6_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_6_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_6_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_6_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_6_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_6_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_7_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_7_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_7_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_7_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_7_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_7_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_8_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_8_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_8_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_8_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_8_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_8_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_9_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_9_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_9_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_9_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_9_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_9_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_10_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_10_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_10_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_10_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_10_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_10_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_11_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_11_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_11_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_11_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_11_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_11_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_12_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_12_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_12_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_12_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_12_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_12_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_13_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_13_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_13_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_13_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_13_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_13_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_14_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_14_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_14_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_14_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_14_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_14_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_15_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_15_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_15_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_15_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_15_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_15_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_16_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_16_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_16_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_16_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_16_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_16_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_17_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_17_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_17_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_17_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_17_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_17_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_18_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_18_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_18_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_18_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_18_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_18_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_19_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_19_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_19_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_19_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_19_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_19_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_20_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_20_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_20_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_20_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_20_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_20_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_21_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_21_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_21_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_21_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_21_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_21_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_22_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_22_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_22_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_22_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_22_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_22_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_23_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_23_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_23_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_23_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_23_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_23_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_24_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_24_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_24_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_24_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_24_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_24_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_25_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_25_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_25_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_25_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_25_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_25_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_26_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_26_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_26_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_26_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_26_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_26_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_27_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_27_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_27_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_27_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_27_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_27_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_28_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_28_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_28_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_28_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_28_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_28_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_29_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_29_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_29_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_29_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_29_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_29_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_30_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_30_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_30_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_30_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_30_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_30_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_31_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_31_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_31_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_31_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_31_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_31_V", "role": "TREADY" }} , 
 	{ "name": "tmpdata1_data_V_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "tmpdata1_data_V", "role": "din" }} , 
 	{ "name": "tmpdata1_data_V_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmpdata1_data_V", "role": "full_n" }} , 
 	{ "name": "tmpdata1_data_V_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmpdata1_data_V", "role": "write" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3", "4", "5", "6", "7", "8", "9", "10", "11", "12", "13", "14", "15", "16", "17", "18", "19", "20", "21", "22", "23", "24", "25", "26", "27", "28", "29", "30", "31", "32"],
		"CDFG" : "Block_preheader_i_i_04_proc27",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "1", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "31", "EstimateLatencyMax" : "31",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "1",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "input_1_V_data_0_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_0_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_1_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_1_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_2_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_2_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_3_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_3_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_4_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_4_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_5_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_5_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_6_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_6_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_7_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_7_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_8_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_8_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_9_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_9_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_10_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_10_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_11_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_11_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_12_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_12_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_13_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_13_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_14_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_14_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_15_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_15_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_16_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_16_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_17_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_17_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_18_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_18_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_19_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_19_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_20_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_20_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_21_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_21_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_22_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_22_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_23_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_23_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_24_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_24_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_25_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_25_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_26_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_26_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_27_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_27_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_28_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_28_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_29_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_29_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_30_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_30_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_31_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_31_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "tmpdata1_data_V", "Type" : "Fifo", "Direction" : "O", "DependentProc" : "0", "DependentChan" : "0",
				"BlockSignal" : [
					{"Name" : "tmpdata1_data_V_blk_n", "Type" : "RtlSignal"}]}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_0_V_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_1_V_U", "Parent" : "0"},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_2_V_U", "Parent" : "0"},
	{"ID" : "4", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_3_V_U", "Parent" : "0"},
	{"ID" : "5", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_4_V_U", "Parent" : "0"},
	{"ID" : "6", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_5_V_U", "Parent" : "0"},
	{"ID" : "7", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_6_V_U", "Parent" : "0"},
	{"ID" : "8", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_7_V_U", "Parent" : "0"},
	{"ID" : "9", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_8_V_U", "Parent" : "0"},
	{"ID" : "10", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_9_V_U", "Parent" : "0"},
	{"ID" : "11", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_10_V_U", "Parent" : "0"},
	{"ID" : "12", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_11_V_U", "Parent" : "0"},
	{"ID" : "13", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_12_V_U", "Parent" : "0"},
	{"ID" : "14", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_13_V_U", "Parent" : "0"},
	{"ID" : "15", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_14_V_U", "Parent" : "0"},
	{"ID" : "16", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_15_V_U", "Parent" : "0"},
	{"ID" : "17", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_16_V_U", "Parent" : "0"},
	{"ID" : "18", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_17_V_U", "Parent" : "0"},
	{"ID" : "19", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_18_V_U", "Parent" : "0"},
	{"ID" : "20", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_19_V_U", "Parent" : "0"},
	{"ID" : "21", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_20_V_U", "Parent" : "0"},
	{"ID" : "22", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_21_V_U", "Parent" : "0"},
	{"ID" : "23", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_22_V_U", "Parent" : "0"},
	{"ID" : "24", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_23_V_U", "Parent" : "0"},
	{"ID" : "25", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_24_V_U", "Parent" : "0"},
	{"ID" : "26", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_25_V_U", "Parent" : "0"},
	{"ID" : "27", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_26_V_U", "Parent" : "0"},
	{"ID" : "28", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_27_V_U", "Parent" : "0"},
	{"ID" : "29", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_28_V_U", "Parent" : "0"},
	{"ID" : "30", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_29_V_U", "Parent" : "0"},
	{"ID" : "31", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_30_V_U", "Parent" : "0"},
	{"ID" : "32", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_31_V_U", "Parent" : "0"}]}


set ArgLastReadFirstWriteLatency {
	Block_preheader_i_i_04_proc27 {
		input_1_V_data_0_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_1_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_2_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_3_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_4_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_5_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_6_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_7_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_8_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_9_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_10_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_11_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_12_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_13_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_14_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_15_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_16_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_17_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_18_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_19_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_20_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_21_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_22_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_23_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_24_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_25_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_26_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_27_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_28_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_29_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_30_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_31_V {Type I LastRead 0 FirstWrite -1}
		tmpdata1_data_V {Type O LastRead -1 FirstWrite 0}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "31", "Max" : "31"}
	, {"Name" : "Interval", "Min" : "31", "Max" : "31"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	input_1_V_data_0_V { axis {  { input_1_V_data_0_V_TDATA in_data 0 32 }  { input_1_V_data_0_V_TVALID in_vld 0 1 }  { input_1_V_data_0_V_TREADY in_acc 1 1 } } }
	input_1_V_data_1_V { axis {  { input_1_V_data_1_V_TDATA in_data 0 32 }  { input_1_V_data_1_V_TVALID in_vld 0 1 }  { input_1_V_data_1_V_TREADY in_acc 1 1 } } }
	input_1_V_data_2_V { axis {  { input_1_V_data_2_V_TDATA in_data 0 32 }  { input_1_V_data_2_V_TVALID in_vld 0 1 }  { input_1_V_data_2_V_TREADY in_acc 1 1 } } }
	input_1_V_data_3_V { axis {  { input_1_V_data_3_V_TDATA in_data 0 32 }  { input_1_V_data_3_V_TVALID in_vld 0 1 }  { input_1_V_data_3_V_TREADY in_acc 1 1 } } }
	input_1_V_data_4_V { axis {  { input_1_V_data_4_V_TDATA in_data 0 32 }  { input_1_V_data_4_V_TVALID in_vld 0 1 }  { input_1_V_data_4_V_TREADY in_acc 1 1 } } }
	input_1_V_data_5_V { axis {  { input_1_V_data_5_V_TDATA in_data 0 32 }  { input_1_V_data_5_V_TVALID in_vld 0 1 }  { input_1_V_data_5_V_TREADY in_acc 1 1 } } }
	input_1_V_data_6_V { axis {  { input_1_V_data_6_V_TDATA in_data 0 32 }  { input_1_V_data_6_V_TVALID in_vld 0 1 }  { input_1_V_data_6_V_TREADY in_acc 1 1 } } }
	input_1_V_data_7_V { axis {  { input_1_V_data_7_V_TDATA in_data 0 32 }  { input_1_V_data_7_V_TVALID in_vld 0 1 }  { input_1_V_data_7_V_TREADY in_acc 1 1 } } }
	input_1_V_data_8_V { axis {  { input_1_V_data_8_V_TDATA in_data 0 32 }  { input_1_V_data_8_V_TVALID in_vld 0 1 }  { input_1_V_data_8_V_TREADY in_acc 1 1 } } }
	input_1_V_data_9_V { axis {  { input_1_V_data_9_V_TDATA in_data 0 32 }  { input_1_V_data_9_V_TVALID in_vld 0 1 }  { input_1_V_data_9_V_TREADY in_acc 1 1 } } }
	input_1_V_data_10_V { axis {  { input_1_V_data_10_V_TDATA in_data 0 32 }  { input_1_V_data_10_V_TVALID in_vld 0 1 }  { input_1_V_data_10_V_TREADY in_acc 1 1 } } }
	input_1_V_data_11_V { axis {  { input_1_V_data_11_V_TDATA in_data 0 32 }  { input_1_V_data_11_V_TVALID in_vld 0 1 }  { input_1_V_data_11_V_TREADY in_acc 1 1 } } }
	input_1_V_data_12_V { axis {  { input_1_V_data_12_V_TDATA in_data 0 32 }  { input_1_V_data_12_V_TVALID in_vld 0 1 }  { input_1_V_data_12_V_TREADY in_acc 1 1 } } }
	input_1_V_data_13_V { axis {  { input_1_V_data_13_V_TDATA in_data 0 32 }  { input_1_V_data_13_V_TVALID in_vld 0 1 }  { input_1_V_data_13_V_TREADY in_acc 1 1 } } }
	input_1_V_data_14_V { axis {  { input_1_V_data_14_V_TDATA in_data 0 32 }  { input_1_V_data_14_V_TVALID in_vld 0 1 }  { input_1_V_data_14_V_TREADY in_acc 1 1 } } }
	input_1_V_data_15_V { axis {  { input_1_V_data_15_V_TDATA in_data 0 32 }  { input_1_V_data_15_V_TVALID in_vld 0 1 }  { input_1_V_data_15_V_TREADY in_acc 1 1 } } }
	input_1_V_data_16_V { axis {  { input_1_V_data_16_V_TDATA in_data 0 32 }  { input_1_V_data_16_V_TVALID in_vld 0 1 }  { input_1_V_data_16_V_TREADY in_acc 1 1 } } }
	input_1_V_data_17_V { axis {  { input_1_V_data_17_V_TDATA in_data 0 32 }  { input_1_V_data_17_V_TVALID in_vld 0 1 }  { input_1_V_data_17_V_TREADY in_acc 1 1 } } }
	input_1_V_data_18_V { axis {  { input_1_V_data_18_V_TDATA in_data 0 32 }  { input_1_V_data_18_V_TVALID in_vld 0 1 }  { input_1_V_data_18_V_TREADY in_acc 1 1 } } }
	input_1_V_data_19_V { axis {  { input_1_V_data_19_V_TDATA in_data 0 32 }  { input_1_V_data_19_V_TVALID in_vld 0 1 }  { input_1_V_data_19_V_TREADY in_acc 1 1 } } }
	input_1_V_data_20_V { axis {  { input_1_V_data_20_V_TDATA in_data 0 32 }  { input_1_V_data_20_V_TVALID in_vld 0 1 }  { input_1_V_data_20_V_TREADY in_acc 1 1 } } }
	input_1_V_data_21_V { axis {  { input_1_V_data_21_V_TDATA in_data 0 32 }  { input_1_V_data_21_V_TVALID in_vld 0 1 }  { input_1_V_data_21_V_TREADY in_acc 1 1 } } }
	input_1_V_data_22_V { axis {  { input_1_V_data_22_V_TDATA in_data 0 32 }  { input_1_V_data_22_V_TVALID in_vld 0 1 }  { input_1_V_data_22_V_TREADY in_acc 1 1 } } }
	input_1_V_data_23_V { axis {  { input_1_V_data_23_V_TDATA in_data 0 32 }  { input_1_V_data_23_V_TVALID in_vld 0 1 }  { input_1_V_data_23_V_TREADY in_acc 1 1 } } }
	input_1_V_data_24_V { axis {  { input_1_V_data_24_V_TDATA in_data 0 32 }  { input_1_V_data_24_V_TVALID in_vld 0 1 }  { input_1_V_data_24_V_TREADY in_acc 1 1 } } }
	input_1_V_data_25_V { axis {  { input_1_V_data_25_V_TDATA in_data 0 32 }  { input_1_V_data_25_V_TVALID in_vld 0 1 }  { input_1_V_data_25_V_TREADY in_acc 1 1 } } }
	input_1_V_data_26_V { axis {  { input_1_V_data_26_V_TDATA in_data 0 32 }  { input_1_V_data_26_V_TVALID in_vld 0 1 }  { input_1_V_data_26_V_TREADY in_acc 1 1 } } }
	input_1_V_data_27_V { axis {  { input_1_V_data_27_V_TDATA in_data 0 32 }  { input_1_V_data_27_V_TVALID in_vld 0 1 }  { input_1_V_data_27_V_TREADY in_acc 1 1 } } }
	input_1_V_data_28_V { axis {  { input_1_V_data_28_V_TDATA in_data 0 32 }  { input_1_V_data_28_V_TVALID in_vld 0 1 }  { input_1_V_data_28_V_TREADY in_acc 1 1 } } }
	input_1_V_data_29_V { axis {  { input_1_V_data_29_V_TDATA in_data 0 32 }  { input_1_V_data_29_V_TVALID in_vld 0 1 }  { input_1_V_data_29_V_TREADY in_acc 1 1 } } }
	input_1_V_data_30_V { axis {  { input_1_V_data_30_V_TDATA in_data 0 32 }  { input_1_V_data_30_V_TVALID in_vld 0 1 }  { input_1_V_data_30_V_TREADY in_acc 1 1 } } }
	input_1_V_data_31_V { axis {  { input_1_V_data_31_V_TDATA in_data 0 32 }  { input_1_V_data_31_V_TVALID in_vld 0 1 }  { input_1_V_data_31_V_TREADY in_acc 1 1 } } }
	tmpdata1_data_V { ap_fifo {  { tmpdata1_data_V_din fifo_data 1 32 }  { tmpdata1_data_V_full_n fifo_status 0 1 }  { tmpdata1_data_V_write fifo_update 1 1 } } }
}
set moduleName Block_preheader_i_i_04_proc27
set isTopModule 0
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isFreeRunPipelineModule 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {Block_.preheader.i.i.04_proc27}
set C_modelType { void 0 }
set C_modelArgList {
	{ input_1_V_data_0_V int 32 regular {axi_s 0 volatile  { input_1_V_data_0_V Data } }  }
	{ input_1_V_data_1_V int 32 regular {axi_s 0 volatile  { input_1_V_data_1_V Data } }  }
	{ input_1_V_data_2_V int 32 regular {axi_s 0 volatile  { input_1_V_data_2_V Data } }  }
	{ input_1_V_data_3_V int 32 regular {axi_s 0 volatile  { input_1_V_data_3_V Data } }  }
	{ input_1_V_data_4_V int 32 regular {axi_s 0 volatile  { input_1_V_data_4_V Data } }  }
	{ input_1_V_data_5_V int 32 regular {axi_s 0 volatile  { input_1_V_data_5_V Data } }  }
	{ input_1_V_data_6_V int 32 regular {axi_s 0 volatile  { input_1_V_data_6_V Data } }  }
	{ input_1_V_data_7_V int 32 regular {axi_s 0 volatile  { input_1_V_data_7_V Data } }  }
	{ input_1_V_data_8_V int 32 regular {axi_s 0 volatile  { input_1_V_data_8_V Data } }  }
	{ input_1_V_data_9_V int 32 regular {axi_s 0 volatile  { input_1_V_data_9_V Data } }  }
	{ input_1_V_data_10_V int 32 regular {axi_s 0 volatile  { input_1_V_data_10_V Data } }  }
	{ input_1_V_data_11_V int 32 regular {axi_s 0 volatile  { input_1_V_data_11_V Data } }  }
	{ input_1_V_data_12_V int 32 regular {axi_s 0 volatile  { input_1_V_data_12_V Data } }  }
	{ input_1_V_data_13_V int 32 regular {axi_s 0 volatile  { input_1_V_data_13_V Data } }  }
	{ input_1_V_data_14_V int 32 regular {axi_s 0 volatile  { input_1_V_data_14_V Data } }  }
	{ input_1_V_data_15_V int 32 regular {axi_s 0 volatile  { input_1_V_data_15_V Data } }  }
	{ input_1_V_data_16_V int 32 regular {axi_s 0 volatile  { input_1_V_data_16_V Data } }  }
	{ input_1_V_data_17_V int 32 regular {axi_s 0 volatile  { input_1_V_data_17_V Data } }  }
	{ input_1_V_data_18_V int 32 regular {axi_s 0 volatile  { input_1_V_data_18_V Data } }  }
	{ input_1_V_data_19_V int 32 regular {axi_s 0 volatile  { input_1_V_data_19_V Data } }  }
	{ input_1_V_data_20_V int 32 regular {axi_s 0 volatile  { input_1_V_data_20_V Data } }  }
	{ input_1_V_data_21_V int 32 regular {axi_s 0 volatile  { input_1_V_data_21_V Data } }  }
	{ input_1_V_data_22_V int 32 regular {axi_s 0 volatile  { input_1_V_data_22_V Data } }  }
	{ input_1_V_data_23_V int 32 regular {axi_s 0 volatile  { input_1_V_data_23_V Data } }  }
	{ input_1_V_data_24_V int 32 regular {axi_s 0 volatile  { input_1_V_data_24_V Data } }  }
	{ input_1_V_data_25_V int 32 regular {axi_s 0 volatile  { input_1_V_data_25_V Data } }  }
	{ input_1_V_data_26_V int 32 regular {axi_s 0 volatile  { input_1_V_data_26_V Data } }  }
	{ input_1_V_data_27_V int 32 regular {axi_s 0 volatile  { input_1_V_data_27_V Data } }  }
	{ input_1_V_data_28_V int 32 regular {axi_s 0 volatile  { input_1_V_data_28_V Data } }  }
	{ input_1_V_data_29_V int 32 regular {axi_s 0 volatile  { input_1_V_data_29_V Data } }  }
	{ input_1_V_data_30_V int 32 regular {axi_s 0 volatile  { input_1_V_data_30_V Data } }  }
	{ input_1_V_data_31_V int 32 regular {axi_s 0 volatile  { input_1_V_data_31_V Data } }  }
	{ tmpdata1_data_V int 32 regular {fifo 1 volatile }  }
}
set C_modelArgMapList {[ 
	{ "Name" : "input_1_V_data_0_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_1_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_2_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_3_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_4_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_5_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_6_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_7_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_8_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_9_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_10_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_11_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_12_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_13_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_14_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_15_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_16_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_17_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_18_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_19_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_20_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_21_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_22_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_23_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_24_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_25_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_26_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_27_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_28_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_29_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_30_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_31_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "tmpdata1_data_V", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} ]}
# RTL Port declarations: 
set portNum 109
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ start_full_n sc_in sc_logic 1 signal -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_continue sc_in sc_logic 1 continue -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ start_out sc_out sc_logic 1 signal -1 } 
	{ start_write sc_out sc_logic 1 signal -1 } 
	{ input_1_V_data_0_V_TDATA sc_in sc_lv 32 signal 0 } 
	{ input_1_V_data_0_V_TVALID sc_in sc_logic 1 invld 0 } 
	{ input_1_V_data_0_V_TREADY sc_out sc_logic 1 inacc 0 } 
	{ input_1_V_data_1_V_TDATA sc_in sc_lv 32 signal 1 } 
	{ input_1_V_data_1_V_TVALID sc_in sc_logic 1 invld 1 } 
	{ input_1_V_data_1_V_TREADY sc_out sc_logic 1 inacc 1 } 
	{ input_1_V_data_2_V_TDATA sc_in sc_lv 32 signal 2 } 
	{ input_1_V_data_2_V_TVALID sc_in sc_logic 1 invld 2 } 
	{ input_1_V_data_2_V_TREADY sc_out sc_logic 1 inacc 2 } 
	{ input_1_V_data_3_V_TDATA sc_in sc_lv 32 signal 3 } 
	{ input_1_V_data_3_V_TVALID sc_in sc_logic 1 invld 3 } 
	{ input_1_V_data_3_V_TREADY sc_out sc_logic 1 inacc 3 } 
	{ input_1_V_data_4_V_TDATA sc_in sc_lv 32 signal 4 } 
	{ input_1_V_data_4_V_TVALID sc_in sc_logic 1 invld 4 } 
	{ input_1_V_data_4_V_TREADY sc_out sc_logic 1 inacc 4 } 
	{ input_1_V_data_5_V_TDATA sc_in sc_lv 32 signal 5 } 
	{ input_1_V_data_5_V_TVALID sc_in sc_logic 1 invld 5 } 
	{ input_1_V_data_5_V_TREADY sc_out sc_logic 1 inacc 5 } 
	{ input_1_V_data_6_V_TDATA sc_in sc_lv 32 signal 6 } 
	{ input_1_V_data_6_V_TVALID sc_in sc_logic 1 invld 6 } 
	{ input_1_V_data_6_V_TREADY sc_out sc_logic 1 inacc 6 } 
	{ input_1_V_data_7_V_TDATA sc_in sc_lv 32 signal 7 } 
	{ input_1_V_data_7_V_TVALID sc_in sc_logic 1 invld 7 } 
	{ input_1_V_data_7_V_TREADY sc_out sc_logic 1 inacc 7 } 
	{ input_1_V_data_8_V_TDATA sc_in sc_lv 32 signal 8 } 
	{ input_1_V_data_8_V_TVALID sc_in sc_logic 1 invld 8 } 
	{ input_1_V_data_8_V_TREADY sc_out sc_logic 1 inacc 8 } 
	{ input_1_V_data_9_V_TDATA sc_in sc_lv 32 signal 9 } 
	{ input_1_V_data_9_V_TVALID sc_in sc_logic 1 invld 9 } 
	{ input_1_V_data_9_V_TREADY sc_out sc_logic 1 inacc 9 } 
	{ input_1_V_data_10_V_TDATA sc_in sc_lv 32 signal 10 } 
	{ input_1_V_data_10_V_TVALID sc_in sc_logic 1 invld 10 } 
	{ input_1_V_data_10_V_TREADY sc_out sc_logic 1 inacc 10 } 
	{ input_1_V_data_11_V_TDATA sc_in sc_lv 32 signal 11 } 
	{ input_1_V_data_11_V_TVALID sc_in sc_logic 1 invld 11 } 
	{ input_1_V_data_11_V_TREADY sc_out sc_logic 1 inacc 11 } 
	{ input_1_V_data_12_V_TDATA sc_in sc_lv 32 signal 12 } 
	{ input_1_V_data_12_V_TVALID sc_in sc_logic 1 invld 12 } 
	{ input_1_V_data_12_V_TREADY sc_out sc_logic 1 inacc 12 } 
	{ input_1_V_data_13_V_TDATA sc_in sc_lv 32 signal 13 } 
	{ input_1_V_data_13_V_TVALID sc_in sc_logic 1 invld 13 } 
	{ input_1_V_data_13_V_TREADY sc_out sc_logic 1 inacc 13 } 
	{ input_1_V_data_14_V_TDATA sc_in sc_lv 32 signal 14 } 
	{ input_1_V_data_14_V_TVALID sc_in sc_logic 1 invld 14 } 
	{ input_1_V_data_14_V_TREADY sc_out sc_logic 1 inacc 14 } 
	{ input_1_V_data_15_V_TDATA sc_in sc_lv 32 signal 15 } 
	{ input_1_V_data_15_V_TVALID sc_in sc_logic 1 invld 15 } 
	{ input_1_V_data_15_V_TREADY sc_out sc_logic 1 inacc 15 } 
	{ input_1_V_data_16_V_TDATA sc_in sc_lv 32 signal 16 } 
	{ input_1_V_data_16_V_TVALID sc_in sc_logic 1 invld 16 } 
	{ input_1_V_data_16_V_TREADY sc_out sc_logic 1 inacc 16 } 
	{ input_1_V_data_17_V_TDATA sc_in sc_lv 32 signal 17 } 
	{ input_1_V_data_17_V_TVALID sc_in sc_logic 1 invld 17 } 
	{ input_1_V_data_17_V_TREADY sc_out sc_logic 1 inacc 17 } 
	{ input_1_V_data_18_V_TDATA sc_in sc_lv 32 signal 18 } 
	{ input_1_V_data_18_V_TVALID sc_in sc_logic 1 invld 18 } 
	{ input_1_V_data_18_V_TREADY sc_out sc_logic 1 inacc 18 } 
	{ input_1_V_data_19_V_TDATA sc_in sc_lv 32 signal 19 } 
	{ input_1_V_data_19_V_TVALID sc_in sc_logic 1 invld 19 } 
	{ input_1_V_data_19_V_TREADY sc_out sc_logic 1 inacc 19 } 
	{ input_1_V_data_20_V_TDATA sc_in sc_lv 32 signal 20 } 
	{ input_1_V_data_20_V_TVALID sc_in sc_logic 1 invld 20 } 
	{ input_1_V_data_20_V_TREADY sc_out sc_logic 1 inacc 20 } 
	{ input_1_V_data_21_V_TDATA sc_in sc_lv 32 signal 21 } 
	{ input_1_V_data_21_V_TVALID sc_in sc_logic 1 invld 21 } 
	{ input_1_V_data_21_V_TREADY sc_out sc_logic 1 inacc 21 } 
	{ input_1_V_data_22_V_TDATA sc_in sc_lv 32 signal 22 } 
	{ input_1_V_data_22_V_TVALID sc_in sc_logic 1 invld 22 } 
	{ input_1_V_data_22_V_TREADY sc_out sc_logic 1 inacc 22 } 
	{ input_1_V_data_23_V_TDATA sc_in sc_lv 32 signal 23 } 
	{ input_1_V_data_23_V_TVALID sc_in sc_logic 1 invld 23 } 
	{ input_1_V_data_23_V_TREADY sc_out sc_logic 1 inacc 23 } 
	{ input_1_V_data_24_V_TDATA sc_in sc_lv 32 signal 24 } 
	{ input_1_V_data_24_V_TVALID sc_in sc_logic 1 invld 24 } 
	{ input_1_V_data_24_V_TREADY sc_out sc_logic 1 inacc 24 } 
	{ input_1_V_data_25_V_TDATA sc_in sc_lv 32 signal 25 } 
	{ input_1_V_data_25_V_TVALID sc_in sc_logic 1 invld 25 } 
	{ input_1_V_data_25_V_TREADY sc_out sc_logic 1 inacc 25 } 
	{ input_1_V_data_26_V_TDATA sc_in sc_lv 32 signal 26 } 
	{ input_1_V_data_26_V_TVALID sc_in sc_logic 1 invld 26 } 
	{ input_1_V_data_26_V_TREADY sc_out sc_logic 1 inacc 26 } 
	{ input_1_V_data_27_V_TDATA sc_in sc_lv 32 signal 27 } 
	{ input_1_V_data_27_V_TVALID sc_in sc_logic 1 invld 27 } 
	{ input_1_V_data_27_V_TREADY sc_out sc_logic 1 inacc 27 } 
	{ input_1_V_data_28_V_TDATA sc_in sc_lv 32 signal 28 } 
	{ input_1_V_data_28_V_TVALID sc_in sc_logic 1 invld 28 } 
	{ input_1_V_data_28_V_TREADY sc_out sc_logic 1 inacc 28 } 
	{ input_1_V_data_29_V_TDATA sc_in sc_lv 32 signal 29 } 
	{ input_1_V_data_29_V_TVALID sc_in sc_logic 1 invld 29 } 
	{ input_1_V_data_29_V_TREADY sc_out sc_logic 1 inacc 29 } 
	{ input_1_V_data_30_V_TDATA sc_in sc_lv 32 signal 30 } 
	{ input_1_V_data_30_V_TVALID sc_in sc_logic 1 invld 30 } 
	{ input_1_V_data_30_V_TREADY sc_out sc_logic 1 inacc 30 } 
	{ input_1_V_data_31_V_TDATA sc_in sc_lv 32 signal 31 } 
	{ input_1_V_data_31_V_TVALID sc_in sc_logic 1 invld 31 } 
	{ input_1_V_data_31_V_TREADY sc_out sc_logic 1 inacc 31 } 
	{ tmpdata1_data_V_din sc_out sc_lv 32 signal 32 } 
	{ tmpdata1_data_V_full_n sc_in sc_logic 1 signal 32 } 
	{ tmpdata1_data_V_write sc_out sc_logic 1 signal 32 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "start_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "start_full_n", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_continue", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "continue", "bundle":{"name": "ap_continue", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "start_out", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "start_out", "role": "default" }} , 
 	{ "name": "start_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "start_write", "role": "default" }} , 
 	{ "name": "input_1_V_data_0_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_0_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_0_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_0_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_0_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_0_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_1_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_1_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_1_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_1_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_1_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_1_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_2_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_2_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_2_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_2_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_2_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_2_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_3_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_3_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_3_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_3_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_3_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_3_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_4_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_4_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_4_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_4_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_4_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_4_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_5_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_5_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_5_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_5_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_5_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_5_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_6_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_6_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_6_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_6_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_6_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_6_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_7_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_7_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_7_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_7_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_7_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_7_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_8_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_8_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_8_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_8_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_8_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_8_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_9_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_9_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_9_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_9_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_9_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_9_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_10_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_10_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_10_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_10_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_10_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_10_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_11_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_11_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_11_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_11_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_11_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_11_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_12_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_12_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_12_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_12_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_12_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_12_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_13_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_13_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_13_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_13_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_13_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_13_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_14_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_14_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_14_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_14_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_14_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_14_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_15_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_15_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_15_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_15_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_15_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_15_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_16_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_16_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_16_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_16_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_16_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_16_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_17_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_17_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_17_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_17_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_17_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_17_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_18_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_18_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_18_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_18_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_18_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_18_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_19_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_19_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_19_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_19_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_19_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_19_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_20_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_20_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_20_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_20_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_20_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_20_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_21_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_21_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_21_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_21_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_21_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_21_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_22_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_22_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_22_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_22_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_22_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_22_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_23_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_23_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_23_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_23_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_23_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_23_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_24_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_24_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_24_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_24_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_24_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_24_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_25_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_25_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_25_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_25_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_25_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_25_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_26_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_26_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_26_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_26_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_26_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_26_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_27_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_27_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_27_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_27_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_27_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_27_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_28_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_28_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_28_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_28_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_28_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_28_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_29_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_29_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_29_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_29_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_29_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_29_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_30_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_30_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_30_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_30_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_30_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_30_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_31_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_31_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_31_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_31_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_31_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_31_V", "role": "TREADY" }} , 
 	{ "name": "tmpdata1_data_V_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "tmpdata1_data_V", "role": "din" }} , 
 	{ "name": "tmpdata1_data_V_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmpdata1_data_V", "role": "full_n" }} , 
 	{ "name": "tmpdata1_data_V_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmpdata1_data_V", "role": "write" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3", "4", "5", "6", "7", "8", "9", "10", "11", "12", "13", "14", "15", "16", "17", "18", "19", "20", "21", "22", "23", "24", "25", "26", "27", "28", "29", "30", "31", "32"],
		"CDFG" : "Block_preheader_i_i_04_proc27",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "1", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "31", "EstimateLatencyMax" : "31",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "1",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "input_1_V_data_0_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_0_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_1_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_1_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_2_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_2_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_3_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_3_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_4_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_4_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_5_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_5_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_6_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_6_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_7_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_7_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_8_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_8_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_9_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_9_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_10_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_10_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_11_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_11_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_12_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_12_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_13_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_13_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_14_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_14_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_15_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_15_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_16_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_16_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_17_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_17_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_18_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_18_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_19_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_19_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_20_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_20_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_21_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_21_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_22_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_22_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_23_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_23_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_24_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_24_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_25_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_25_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_26_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_26_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_27_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_27_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_28_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_28_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_29_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_29_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_30_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_30_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_31_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_31_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "tmpdata1_data_V", "Type" : "Fifo", "Direction" : "O", "DependentProc" : "0", "DependentChan" : "0",
				"BlockSignal" : [
					{"Name" : "tmpdata1_data_V_blk_n", "Type" : "RtlSignal"}]}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_0_V_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_1_V_U", "Parent" : "0"},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_2_V_U", "Parent" : "0"},
	{"ID" : "4", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_3_V_U", "Parent" : "0"},
	{"ID" : "5", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_4_V_U", "Parent" : "0"},
	{"ID" : "6", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_5_V_U", "Parent" : "0"},
	{"ID" : "7", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_6_V_U", "Parent" : "0"},
	{"ID" : "8", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_7_V_U", "Parent" : "0"},
	{"ID" : "9", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_8_V_U", "Parent" : "0"},
	{"ID" : "10", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_9_V_U", "Parent" : "0"},
	{"ID" : "11", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_10_V_U", "Parent" : "0"},
	{"ID" : "12", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_11_V_U", "Parent" : "0"},
	{"ID" : "13", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_12_V_U", "Parent" : "0"},
	{"ID" : "14", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_13_V_U", "Parent" : "0"},
	{"ID" : "15", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_14_V_U", "Parent" : "0"},
	{"ID" : "16", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_15_V_U", "Parent" : "0"},
	{"ID" : "17", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_16_V_U", "Parent" : "0"},
	{"ID" : "18", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_17_V_U", "Parent" : "0"},
	{"ID" : "19", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_18_V_U", "Parent" : "0"},
	{"ID" : "20", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_19_V_U", "Parent" : "0"},
	{"ID" : "21", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_20_V_U", "Parent" : "0"},
	{"ID" : "22", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_21_V_U", "Parent" : "0"},
	{"ID" : "23", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_22_V_U", "Parent" : "0"},
	{"ID" : "24", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_23_V_U", "Parent" : "0"},
	{"ID" : "25", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_24_V_U", "Parent" : "0"},
	{"ID" : "26", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_25_V_U", "Parent" : "0"},
	{"ID" : "27", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_26_V_U", "Parent" : "0"},
	{"ID" : "28", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_27_V_U", "Parent" : "0"},
	{"ID" : "29", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_28_V_U", "Parent" : "0"},
	{"ID" : "30", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_29_V_U", "Parent" : "0"},
	{"ID" : "31", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_30_V_U", "Parent" : "0"},
	{"ID" : "32", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_31_V_U", "Parent" : "0"}]}


set ArgLastReadFirstWriteLatency {
	Block_preheader_i_i_04_proc27 {
		input_1_V_data_0_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_1_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_2_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_3_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_4_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_5_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_6_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_7_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_8_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_9_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_10_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_11_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_12_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_13_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_14_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_15_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_16_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_17_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_18_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_19_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_20_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_21_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_22_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_23_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_24_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_25_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_26_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_27_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_28_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_29_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_30_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_31_V {Type I LastRead 0 FirstWrite -1}
		tmpdata1_data_V {Type O LastRead -1 FirstWrite 0}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "31", "Max" : "31"}
	, {"Name" : "Interval", "Min" : "31", "Max" : "31"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	input_1_V_data_0_V { axis {  { input_1_V_data_0_V_TDATA in_data 0 32 }  { input_1_V_data_0_V_TVALID in_vld 0 1 }  { input_1_V_data_0_V_TREADY in_acc 1 1 } } }
	input_1_V_data_1_V { axis {  { input_1_V_data_1_V_TDATA in_data 0 32 }  { input_1_V_data_1_V_TVALID in_vld 0 1 }  { input_1_V_data_1_V_TREADY in_acc 1 1 } } }
	input_1_V_data_2_V { axis {  { input_1_V_data_2_V_TDATA in_data 0 32 }  { input_1_V_data_2_V_TVALID in_vld 0 1 }  { input_1_V_data_2_V_TREADY in_acc 1 1 } } }
	input_1_V_data_3_V { axis {  { input_1_V_data_3_V_TDATA in_data 0 32 }  { input_1_V_data_3_V_TVALID in_vld 0 1 }  { input_1_V_data_3_V_TREADY in_acc 1 1 } } }
	input_1_V_data_4_V { axis {  { input_1_V_data_4_V_TDATA in_data 0 32 }  { input_1_V_data_4_V_TVALID in_vld 0 1 }  { input_1_V_data_4_V_TREADY in_acc 1 1 } } }
	input_1_V_data_5_V { axis {  { input_1_V_data_5_V_TDATA in_data 0 32 }  { input_1_V_data_5_V_TVALID in_vld 0 1 }  { input_1_V_data_5_V_TREADY in_acc 1 1 } } }
	input_1_V_data_6_V { axis {  { input_1_V_data_6_V_TDATA in_data 0 32 }  { input_1_V_data_6_V_TVALID in_vld 0 1 }  { input_1_V_data_6_V_TREADY in_acc 1 1 } } }
	input_1_V_data_7_V { axis {  { input_1_V_data_7_V_TDATA in_data 0 32 }  { input_1_V_data_7_V_TVALID in_vld 0 1 }  { input_1_V_data_7_V_TREADY in_acc 1 1 } } }
	input_1_V_data_8_V { axis {  { input_1_V_data_8_V_TDATA in_data 0 32 }  { input_1_V_data_8_V_TVALID in_vld 0 1 }  { input_1_V_data_8_V_TREADY in_acc 1 1 } } }
	input_1_V_data_9_V { axis {  { input_1_V_data_9_V_TDATA in_data 0 32 }  { input_1_V_data_9_V_TVALID in_vld 0 1 }  { input_1_V_data_9_V_TREADY in_acc 1 1 } } }
	input_1_V_data_10_V { axis {  { input_1_V_data_10_V_TDATA in_data 0 32 }  { input_1_V_data_10_V_TVALID in_vld 0 1 }  { input_1_V_data_10_V_TREADY in_acc 1 1 } } }
	input_1_V_data_11_V { axis {  { input_1_V_data_11_V_TDATA in_data 0 32 }  { input_1_V_data_11_V_TVALID in_vld 0 1 }  { input_1_V_data_11_V_TREADY in_acc 1 1 } } }
	input_1_V_data_12_V { axis {  { input_1_V_data_12_V_TDATA in_data 0 32 }  { input_1_V_data_12_V_TVALID in_vld 0 1 }  { input_1_V_data_12_V_TREADY in_acc 1 1 } } }
	input_1_V_data_13_V { axis {  { input_1_V_data_13_V_TDATA in_data 0 32 }  { input_1_V_data_13_V_TVALID in_vld 0 1 }  { input_1_V_data_13_V_TREADY in_acc 1 1 } } }
	input_1_V_data_14_V { axis {  { input_1_V_data_14_V_TDATA in_data 0 32 }  { input_1_V_data_14_V_TVALID in_vld 0 1 }  { input_1_V_data_14_V_TREADY in_acc 1 1 } } }
	input_1_V_data_15_V { axis {  { input_1_V_data_15_V_TDATA in_data 0 32 }  { input_1_V_data_15_V_TVALID in_vld 0 1 }  { input_1_V_data_15_V_TREADY in_acc 1 1 } } }
	input_1_V_data_16_V { axis {  { input_1_V_data_16_V_TDATA in_data 0 32 }  { input_1_V_data_16_V_TVALID in_vld 0 1 }  { input_1_V_data_16_V_TREADY in_acc 1 1 } } }
	input_1_V_data_17_V { axis {  { input_1_V_data_17_V_TDATA in_data 0 32 }  { input_1_V_data_17_V_TVALID in_vld 0 1 }  { input_1_V_data_17_V_TREADY in_acc 1 1 } } }
	input_1_V_data_18_V { axis {  { input_1_V_data_18_V_TDATA in_data 0 32 }  { input_1_V_data_18_V_TVALID in_vld 0 1 }  { input_1_V_data_18_V_TREADY in_acc 1 1 } } }
	input_1_V_data_19_V { axis {  { input_1_V_data_19_V_TDATA in_data 0 32 }  { input_1_V_data_19_V_TVALID in_vld 0 1 }  { input_1_V_data_19_V_TREADY in_acc 1 1 } } }
	input_1_V_data_20_V { axis {  { input_1_V_data_20_V_TDATA in_data 0 32 }  { input_1_V_data_20_V_TVALID in_vld 0 1 }  { input_1_V_data_20_V_TREADY in_acc 1 1 } } }
	input_1_V_data_21_V { axis {  { input_1_V_data_21_V_TDATA in_data 0 32 }  { input_1_V_data_21_V_TVALID in_vld 0 1 }  { input_1_V_data_21_V_TREADY in_acc 1 1 } } }
	input_1_V_data_22_V { axis {  { input_1_V_data_22_V_TDATA in_data 0 32 }  { input_1_V_data_22_V_TVALID in_vld 0 1 }  { input_1_V_data_22_V_TREADY in_acc 1 1 } } }
	input_1_V_data_23_V { axis {  { input_1_V_data_23_V_TDATA in_data 0 32 }  { input_1_V_data_23_V_TVALID in_vld 0 1 }  { input_1_V_data_23_V_TREADY in_acc 1 1 } } }
	input_1_V_data_24_V { axis {  { input_1_V_data_24_V_TDATA in_data 0 32 }  { input_1_V_data_24_V_TVALID in_vld 0 1 }  { input_1_V_data_24_V_TREADY in_acc 1 1 } } }
	input_1_V_data_25_V { axis {  { input_1_V_data_25_V_TDATA in_data 0 32 }  { input_1_V_data_25_V_TVALID in_vld 0 1 }  { input_1_V_data_25_V_TREADY in_acc 1 1 } } }
	input_1_V_data_26_V { axis {  { input_1_V_data_26_V_TDATA in_data 0 32 }  { input_1_V_data_26_V_TVALID in_vld 0 1 }  { input_1_V_data_26_V_TREADY in_acc 1 1 } } }
	input_1_V_data_27_V { axis {  { input_1_V_data_27_V_TDATA in_data 0 32 }  { input_1_V_data_27_V_TVALID in_vld 0 1 }  { input_1_V_data_27_V_TREADY in_acc 1 1 } } }
	input_1_V_data_28_V { axis {  { input_1_V_data_28_V_TDATA in_data 0 32 }  { input_1_V_data_28_V_TVALID in_vld 0 1 }  { input_1_V_data_28_V_TREADY in_acc 1 1 } } }
	input_1_V_data_29_V { axis {  { input_1_V_data_29_V_TDATA in_data 0 32 }  { input_1_V_data_29_V_TVALID in_vld 0 1 }  { input_1_V_data_29_V_TREADY in_acc 1 1 } } }
	input_1_V_data_30_V { axis {  { input_1_V_data_30_V_TDATA in_data 0 32 }  { input_1_V_data_30_V_TVALID in_vld 0 1 }  { input_1_V_data_30_V_TREADY in_acc 1 1 } } }
	input_1_V_data_31_V { axis {  { input_1_V_data_31_V_TDATA in_data 0 32 }  { input_1_V_data_31_V_TVALID in_vld 0 1 }  { input_1_V_data_31_V_TREADY in_acc 1 1 } } }
	tmpdata1_data_V { ap_fifo {  { tmpdata1_data_V_din fifo_data 1 32 }  { tmpdata1_data_V_full_n fifo_status 0 1 }  { tmpdata1_data_V_write fifo_update 1 1 } } }
}
set moduleName Block_preheader_i_i_04_proc27
set isTopModule 0
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isFreeRunPipelineModule 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {Block_.preheader.i.i.04_proc27}
set C_modelType { void 0 }
set C_modelArgList {
	{ input_1_V_data_0_V int 32 regular {axi_s 0 volatile  { input_1_V_data_0_V Data } }  }
	{ input_1_V_data_1_V int 32 regular {axi_s 0 volatile  { input_1_V_data_1_V Data } }  }
	{ input_1_V_data_2_V int 32 regular {axi_s 0 volatile  { input_1_V_data_2_V Data } }  }
	{ input_1_V_data_3_V int 32 regular {axi_s 0 volatile  { input_1_V_data_3_V Data } }  }
	{ input_1_V_data_4_V int 32 regular {axi_s 0 volatile  { input_1_V_data_4_V Data } }  }
	{ input_1_V_data_5_V int 32 regular {axi_s 0 volatile  { input_1_V_data_5_V Data } }  }
	{ input_1_V_data_6_V int 32 regular {axi_s 0 volatile  { input_1_V_data_6_V Data } }  }
	{ input_1_V_data_7_V int 32 regular {axi_s 0 volatile  { input_1_V_data_7_V Data } }  }
	{ input_1_V_data_8_V int 32 regular {axi_s 0 volatile  { input_1_V_data_8_V Data } }  }
	{ input_1_V_data_9_V int 32 regular {axi_s 0 volatile  { input_1_V_data_9_V Data } }  }
	{ input_1_V_data_10_V int 32 regular {axi_s 0 volatile  { input_1_V_data_10_V Data } }  }
	{ input_1_V_data_11_V int 32 regular {axi_s 0 volatile  { input_1_V_data_11_V Data } }  }
	{ input_1_V_data_12_V int 32 regular {axi_s 0 volatile  { input_1_V_data_12_V Data } }  }
	{ input_1_V_data_13_V int 32 regular {axi_s 0 volatile  { input_1_V_data_13_V Data } }  }
	{ input_1_V_data_14_V int 32 regular {axi_s 0 volatile  { input_1_V_data_14_V Data } }  }
	{ input_1_V_data_15_V int 32 regular {axi_s 0 volatile  { input_1_V_data_15_V Data } }  }
	{ input_1_V_data_16_V int 32 regular {axi_s 0 volatile  { input_1_V_data_16_V Data } }  }
	{ input_1_V_data_17_V int 32 regular {axi_s 0 volatile  { input_1_V_data_17_V Data } }  }
	{ input_1_V_data_18_V int 32 regular {axi_s 0 volatile  { input_1_V_data_18_V Data } }  }
	{ input_1_V_data_19_V int 32 regular {axi_s 0 volatile  { input_1_V_data_19_V Data } }  }
	{ input_1_V_data_20_V int 32 regular {axi_s 0 volatile  { input_1_V_data_20_V Data } }  }
	{ input_1_V_data_21_V int 32 regular {axi_s 0 volatile  { input_1_V_data_21_V Data } }  }
	{ input_1_V_data_22_V int 32 regular {axi_s 0 volatile  { input_1_V_data_22_V Data } }  }
	{ input_1_V_data_23_V int 32 regular {axi_s 0 volatile  { input_1_V_data_23_V Data } }  }
	{ input_1_V_data_24_V int 32 regular {axi_s 0 volatile  { input_1_V_data_24_V Data } }  }
	{ input_1_V_data_25_V int 32 regular {axi_s 0 volatile  { input_1_V_data_25_V Data } }  }
	{ input_1_V_data_26_V int 32 regular {axi_s 0 volatile  { input_1_V_data_26_V Data } }  }
	{ input_1_V_data_27_V int 32 regular {axi_s 0 volatile  { input_1_V_data_27_V Data } }  }
	{ input_1_V_data_28_V int 32 regular {axi_s 0 volatile  { input_1_V_data_28_V Data } }  }
	{ input_1_V_data_29_V int 32 regular {axi_s 0 volatile  { input_1_V_data_29_V Data } }  }
	{ input_1_V_data_30_V int 32 regular {axi_s 0 volatile  { input_1_V_data_30_V Data } }  }
	{ input_1_V_data_31_V int 32 regular {axi_s 0 volatile  { input_1_V_data_31_V Data } }  }
	{ tmpdata1_data_V int 32 regular {fifo 1 volatile }  }
}
set C_modelArgMapList {[ 
	{ "Name" : "input_1_V_data_0_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_1_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_2_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_3_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_4_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_5_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_6_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_7_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_8_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_9_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_10_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_11_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_12_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_13_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_14_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_15_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_16_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_17_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_18_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_19_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_20_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_21_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_22_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_23_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_24_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_25_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_26_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_27_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_28_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_29_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_30_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_31_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "tmpdata1_data_V", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} ]}
# RTL Port declarations: 
set portNum 109
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ start_full_n sc_in sc_logic 1 signal -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_continue sc_in sc_logic 1 continue -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ start_out sc_out sc_logic 1 signal -1 } 
	{ start_write sc_out sc_logic 1 signal -1 } 
	{ input_1_V_data_0_V_TDATA sc_in sc_lv 32 signal 0 } 
	{ input_1_V_data_0_V_TVALID sc_in sc_logic 1 invld 0 } 
	{ input_1_V_data_0_V_TREADY sc_out sc_logic 1 inacc 0 } 
	{ input_1_V_data_1_V_TDATA sc_in sc_lv 32 signal 1 } 
	{ input_1_V_data_1_V_TVALID sc_in sc_logic 1 invld 1 } 
	{ input_1_V_data_1_V_TREADY sc_out sc_logic 1 inacc 1 } 
	{ input_1_V_data_2_V_TDATA sc_in sc_lv 32 signal 2 } 
	{ input_1_V_data_2_V_TVALID sc_in sc_logic 1 invld 2 } 
	{ input_1_V_data_2_V_TREADY sc_out sc_logic 1 inacc 2 } 
	{ input_1_V_data_3_V_TDATA sc_in sc_lv 32 signal 3 } 
	{ input_1_V_data_3_V_TVALID sc_in sc_logic 1 invld 3 } 
	{ input_1_V_data_3_V_TREADY sc_out sc_logic 1 inacc 3 } 
	{ input_1_V_data_4_V_TDATA sc_in sc_lv 32 signal 4 } 
	{ input_1_V_data_4_V_TVALID sc_in sc_logic 1 invld 4 } 
	{ input_1_V_data_4_V_TREADY sc_out sc_logic 1 inacc 4 } 
	{ input_1_V_data_5_V_TDATA sc_in sc_lv 32 signal 5 } 
	{ input_1_V_data_5_V_TVALID sc_in sc_logic 1 invld 5 } 
	{ input_1_V_data_5_V_TREADY sc_out sc_logic 1 inacc 5 } 
	{ input_1_V_data_6_V_TDATA sc_in sc_lv 32 signal 6 } 
	{ input_1_V_data_6_V_TVALID sc_in sc_logic 1 invld 6 } 
	{ input_1_V_data_6_V_TREADY sc_out sc_logic 1 inacc 6 } 
	{ input_1_V_data_7_V_TDATA sc_in sc_lv 32 signal 7 } 
	{ input_1_V_data_7_V_TVALID sc_in sc_logic 1 invld 7 } 
	{ input_1_V_data_7_V_TREADY sc_out sc_logic 1 inacc 7 } 
	{ input_1_V_data_8_V_TDATA sc_in sc_lv 32 signal 8 } 
	{ input_1_V_data_8_V_TVALID sc_in sc_logic 1 invld 8 } 
	{ input_1_V_data_8_V_TREADY sc_out sc_logic 1 inacc 8 } 
	{ input_1_V_data_9_V_TDATA sc_in sc_lv 32 signal 9 } 
	{ input_1_V_data_9_V_TVALID sc_in sc_logic 1 invld 9 } 
	{ input_1_V_data_9_V_TREADY sc_out sc_logic 1 inacc 9 } 
	{ input_1_V_data_10_V_TDATA sc_in sc_lv 32 signal 10 } 
	{ input_1_V_data_10_V_TVALID sc_in sc_logic 1 invld 10 } 
	{ input_1_V_data_10_V_TREADY sc_out sc_logic 1 inacc 10 } 
	{ input_1_V_data_11_V_TDATA sc_in sc_lv 32 signal 11 } 
	{ input_1_V_data_11_V_TVALID sc_in sc_logic 1 invld 11 } 
	{ input_1_V_data_11_V_TREADY sc_out sc_logic 1 inacc 11 } 
	{ input_1_V_data_12_V_TDATA sc_in sc_lv 32 signal 12 } 
	{ input_1_V_data_12_V_TVALID sc_in sc_logic 1 invld 12 } 
	{ input_1_V_data_12_V_TREADY sc_out sc_logic 1 inacc 12 } 
	{ input_1_V_data_13_V_TDATA sc_in sc_lv 32 signal 13 } 
	{ input_1_V_data_13_V_TVALID sc_in sc_logic 1 invld 13 } 
	{ input_1_V_data_13_V_TREADY sc_out sc_logic 1 inacc 13 } 
	{ input_1_V_data_14_V_TDATA sc_in sc_lv 32 signal 14 } 
	{ input_1_V_data_14_V_TVALID sc_in sc_logic 1 invld 14 } 
	{ input_1_V_data_14_V_TREADY sc_out sc_logic 1 inacc 14 } 
	{ input_1_V_data_15_V_TDATA sc_in sc_lv 32 signal 15 } 
	{ input_1_V_data_15_V_TVALID sc_in sc_logic 1 invld 15 } 
	{ input_1_V_data_15_V_TREADY sc_out sc_logic 1 inacc 15 } 
	{ input_1_V_data_16_V_TDATA sc_in sc_lv 32 signal 16 } 
	{ input_1_V_data_16_V_TVALID sc_in sc_logic 1 invld 16 } 
	{ input_1_V_data_16_V_TREADY sc_out sc_logic 1 inacc 16 } 
	{ input_1_V_data_17_V_TDATA sc_in sc_lv 32 signal 17 } 
	{ input_1_V_data_17_V_TVALID sc_in sc_logic 1 invld 17 } 
	{ input_1_V_data_17_V_TREADY sc_out sc_logic 1 inacc 17 } 
	{ input_1_V_data_18_V_TDATA sc_in sc_lv 32 signal 18 } 
	{ input_1_V_data_18_V_TVALID sc_in sc_logic 1 invld 18 } 
	{ input_1_V_data_18_V_TREADY sc_out sc_logic 1 inacc 18 } 
	{ input_1_V_data_19_V_TDATA sc_in sc_lv 32 signal 19 } 
	{ input_1_V_data_19_V_TVALID sc_in sc_logic 1 invld 19 } 
	{ input_1_V_data_19_V_TREADY sc_out sc_logic 1 inacc 19 } 
	{ input_1_V_data_20_V_TDATA sc_in sc_lv 32 signal 20 } 
	{ input_1_V_data_20_V_TVALID sc_in sc_logic 1 invld 20 } 
	{ input_1_V_data_20_V_TREADY sc_out sc_logic 1 inacc 20 } 
	{ input_1_V_data_21_V_TDATA sc_in sc_lv 32 signal 21 } 
	{ input_1_V_data_21_V_TVALID sc_in sc_logic 1 invld 21 } 
	{ input_1_V_data_21_V_TREADY sc_out sc_logic 1 inacc 21 } 
	{ input_1_V_data_22_V_TDATA sc_in sc_lv 32 signal 22 } 
	{ input_1_V_data_22_V_TVALID sc_in sc_logic 1 invld 22 } 
	{ input_1_V_data_22_V_TREADY sc_out sc_logic 1 inacc 22 } 
	{ input_1_V_data_23_V_TDATA sc_in sc_lv 32 signal 23 } 
	{ input_1_V_data_23_V_TVALID sc_in sc_logic 1 invld 23 } 
	{ input_1_V_data_23_V_TREADY sc_out sc_logic 1 inacc 23 } 
	{ input_1_V_data_24_V_TDATA sc_in sc_lv 32 signal 24 } 
	{ input_1_V_data_24_V_TVALID sc_in sc_logic 1 invld 24 } 
	{ input_1_V_data_24_V_TREADY sc_out sc_logic 1 inacc 24 } 
	{ input_1_V_data_25_V_TDATA sc_in sc_lv 32 signal 25 } 
	{ input_1_V_data_25_V_TVALID sc_in sc_logic 1 invld 25 } 
	{ input_1_V_data_25_V_TREADY sc_out sc_logic 1 inacc 25 } 
	{ input_1_V_data_26_V_TDATA sc_in sc_lv 32 signal 26 } 
	{ input_1_V_data_26_V_TVALID sc_in sc_logic 1 invld 26 } 
	{ input_1_V_data_26_V_TREADY sc_out sc_logic 1 inacc 26 } 
	{ input_1_V_data_27_V_TDATA sc_in sc_lv 32 signal 27 } 
	{ input_1_V_data_27_V_TVALID sc_in sc_logic 1 invld 27 } 
	{ input_1_V_data_27_V_TREADY sc_out sc_logic 1 inacc 27 } 
	{ input_1_V_data_28_V_TDATA sc_in sc_lv 32 signal 28 } 
	{ input_1_V_data_28_V_TVALID sc_in sc_logic 1 invld 28 } 
	{ input_1_V_data_28_V_TREADY sc_out sc_logic 1 inacc 28 } 
	{ input_1_V_data_29_V_TDATA sc_in sc_lv 32 signal 29 } 
	{ input_1_V_data_29_V_TVALID sc_in sc_logic 1 invld 29 } 
	{ input_1_V_data_29_V_TREADY sc_out sc_logic 1 inacc 29 } 
	{ input_1_V_data_30_V_TDATA sc_in sc_lv 32 signal 30 } 
	{ input_1_V_data_30_V_TVALID sc_in sc_logic 1 invld 30 } 
	{ input_1_V_data_30_V_TREADY sc_out sc_logic 1 inacc 30 } 
	{ input_1_V_data_31_V_TDATA sc_in sc_lv 32 signal 31 } 
	{ input_1_V_data_31_V_TVALID sc_in sc_logic 1 invld 31 } 
	{ input_1_V_data_31_V_TREADY sc_out sc_logic 1 inacc 31 } 
	{ tmpdata1_data_V_din sc_out sc_lv 32 signal 32 } 
	{ tmpdata1_data_V_full_n sc_in sc_logic 1 signal 32 } 
	{ tmpdata1_data_V_write sc_out sc_logic 1 signal 32 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "start_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "start_full_n", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_continue", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "continue", "bundle":{"name": "ap_continue", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "start_out", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "start_out", "role": "default" }} , 
 	{ "name": "start_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "start_write", "role": "default" }} , 
 	{ "name": "input_1_V_data_0_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_0_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_0_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_0_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_0_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_0_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_1_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_1_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_1_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_1_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_1_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_1_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_2_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_2_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_2_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_2_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_2_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_2_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_3_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_3_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_3_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_3_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_3_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_3_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_4_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_4_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_4_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_4_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_4_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_4_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_5_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_5_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_5_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_5_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_5_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_5_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_6_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_6_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_6_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_6_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_6_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_6_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_7_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_7_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_7_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_7_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_7_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_7_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_8_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_8_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_8_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_8_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_8_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_8_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_9_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_9_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_9_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_9_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_9_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_9_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_10_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_10_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_10_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_10_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_10_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_10_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_11_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_11_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_11_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_11_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_11_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_11_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_12_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_12_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_12_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_12_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_12_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_12_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_13_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_13_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_13_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_13_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_13_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_13_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_14_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_14_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_14_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_14_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_14_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_14_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_15_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_15_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_15_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_15_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_15_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_15_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_16_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_16_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_16_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_16_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_16_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_16_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_17_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_17_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_17_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_17_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_17_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_17_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_18_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_18_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_18_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_18_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_18_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_18_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_19_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_19_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_19_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_19_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_19_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_19_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_20_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_20_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_20_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_20_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_20_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_20_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_21_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_21_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_21_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_21_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_21_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_21_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_22_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_22_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_22_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_22_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_22_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_22_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_23_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_23_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_23_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_23_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_23_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_23_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_24_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_24_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_24_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_24_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_24_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_24_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_25_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_25_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_25_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_25_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_25_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_25_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_26_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_26_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_26_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_26_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_26_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_26_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_27_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_27_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_27_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_27_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_27_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_27_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_28_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_28_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_28_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_28_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_28_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_28_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_29_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_29_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_29_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_29_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_29_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_29_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_30_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_30_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_30_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_30_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_30_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_30_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_31_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_31_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_31_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_31_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_31_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_31_V", "role": "TREADY" }} , 
 	{ "name": "tmpdata1_data_V_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "tmpdata1_data_V", "role": "din" }} , 
 	{ "name": "tmpdata1_data_V_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmpdata1_data_V", "role": "full_n" }} , 
 	{ "name": "tmpdata1_data_V_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmpdata1_data_V", "role": "write" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3", "4", "5", "6", "7", "8", "9", "10", "11", "12", "13", "14", "15", "16", "17", "18", "19", "20", "21", "22", "23", "24", "25", "26", "27", "28", "29", "30", "31", "32"],
		"CDFG" : "Block_preheader_i_i_04_proc27",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "1", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "31", "EstimateLatencyMax" : "31",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "1",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "input_1_V_data_0_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_0_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_1_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_1_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_2_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_2_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_3_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_3_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_4_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_4_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_5_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_5_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_6_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_6_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_7_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_7_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_8_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_8_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_9_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_9_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_10_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_10_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_11_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_11_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_12_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_12_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_13_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_13_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_14_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_14_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_15_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_15_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_16_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_16_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_17_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_17_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_18_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_18_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_19_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_19_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_20_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_20_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_21_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_21_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_22_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_22_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_23_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_23_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_24_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_24_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_25_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_25_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_26_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_26_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_27_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_27_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_28_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_28_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_29_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_29_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_30_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_30_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_31_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_31_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "tmpdata1_data_V", "Type" : "Fifo", "Direction" : "O", "DependentProc" : "0", "DependentChan" : "0",
				"BlockSignal" : [
					{"Name" : "tmpdata1_data_V_blk_n", "Type" : "RtlSignal"}]}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_0_V_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_1_V_U", "Parent" : "0"},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_2_V_U", "Parent" : "0"},
	{"ID" : "4", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_3_V_U", "Parent" : "0"},
	{"ID" : "5", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_4_V_U", "Parent" : "0"},
	{"ID" : "6", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_5_V_U", "Parent" : "0"},
	{"ID" : "7", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_6_V_U", "Parent" : "0"},
	{"ID" : "8", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_7_V_U", "Parent" : "0"},
	{"ID" : "9", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_8_V_U", "Parent" : "0"},
	{"ID" : "10", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_9_V_U", "Parent" : "0"},
	{"ID" : "11", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_10_V_U", "Parent" : "0"},
	{"ID" : "12", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_11_V_U", "Parent" : "0"},
	{"ID" : "13", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_12_V_U", "Parent" : "0"},
	{"ID" : "14", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_13_V_U", "Parent" : "0"},
	{"ID" : "15", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_14_V_U", "Parent" : "0"},
	{"ID" : "16", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_15_V_U", "Parent" : "0"},
	{"ID" : "17", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_16_V_U", "Parent" : "0"},
	{"ID" : "18", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_17_V_U", "Parent" : "0"},
	{"ID" : "19", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_18_V_U", "Parent" : "0"},
	{"ID" : "20", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_19_V_U", "Parent" : "0"},
	{"ID" : "21", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_20_V_U", "Parent" : "0"},
	{"ID" : "22", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_21_V_U", "Parent" : "0"},
	{"ID" : "23", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_22_V_U", "Parent" : "0"},
	{"ID" : "24", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_23_V_U", "Parent" : "0"},
	{"ID" : "25", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_24_V_U", "Parent" : "0"},
	{"ID" : "26", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_25_V_U", "Parent" : "0"},
	{"ID" : "27", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_26_V_U", "Parent" : "0"},
	{"ID" : "28", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_27_V_U", "Parent" : "0"},
	{"ID" : "29", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_28_V_U", "Parent" : "0"},
	{"ID" : "30", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_29_V_U", "Parent" : "0"},
	{"ID" : "31", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_30_V_U", "Parent" : "0"},
	{"ID" : "32", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_31_V_U", "Parent" : "0"}]}


set ArgLastReadFirstWriteLatency {
	Block_preheader_i_i_04_proc27 {
		input_1_V_data_0_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_1_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_2_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_3_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_4_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_5_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_6_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_7_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_8_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_9_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_10_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_11_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_12_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_13_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_14_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_15_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_16_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_17_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_18_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_19_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_20_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_21_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_22_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_23_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_24_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_25_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_26_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_27_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_28_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_29_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_30_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_31_V {Type I LastRead 0 FirstWrite -1}
		tmpdata1_data_V {Type O LastRead -1 FirstWrite 0}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "31", "Max" : "31"}
	, {"Name" : "Interval", "Min" : "31", "Max" : "31"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	input_1_V_data_0_V { axis {  { input_1_V_data_0_V_TDATA in_data 0 32 }  { input_1_V_data_0_V_TVALID in_vld 0 1 }  { input_1_V_data_0_V_TREADY in_acc 1 1 } } }
	input_1_V_data_1_V { axis {  { input_1_V_data_1_V_TDATA in_data 0 32 }  { input_1_V_data_1_V_TVALID in_vld 0 1 }  { input_1_V_data_1_V_TREADY in_acc 1 1 } } }
	input_1_V_data_2_V { axis {  { input_1_V_data_2_V_TDATA in_data 0 32 }  { input_1_V_data_2_V_TVALID in_vld 0 1 }  { input_1_V_data_2_V_TREADY in_acc 1 1 } } }
	input_1_V_data_3_V { axis {  { input_1_V_data_3_V_TDATA in_data 0 32 }  { input_1_V_data_3_V_TVALID in_vld 0 1 }  { input_1_V_data_3_V_TREADY in_acc 1 1 } } }
	input_1_V_data_4_V { axis {  { input_1_V_data_4_V_TDATA in_data 0 32 }  { input_1_V_data_4_V_TVALID in_vld 0 1 }  { input_1_V_data_4_V_TREADY in_acc 1 1 } } }
	input_1_V_data_5_V { axis {  { input_1_V_data_5_V_TDATA in_data 0 32 }  { input_1_V_data_5_V_TVALID in_vld 0 1 }  { input_1_V_data_5_V_TREADY in_acc 1 1 } } }
	input_1_V_data_6_V { axis {  { input_1_V_data_6_V_TDATA in_data 0 32 }  { input_1_V_data_6_V_TVALID in_vld 0 1 }  { input_1_V_data_6_V_TREADY in_acc 1 1 } } }
	input_1_V_data_7_V { axis {  { input_1_V_data_7_V_TDATA in_data 0 32 }  { input_1_V_data_7_V_TVALID in_vld 0 1 }  { input_1_V_data_7_V_TREADY in_acc 1 1 } } }
	input_1_V_data_8_V { axis {  { input_1_V_data_8_V_TDATA in_data 0 32 }  { input_1_V_data_8_V_TVALID in_vld 0 1 }  { input_1_V_data_8_V_TREADY in_acc 1 1 } } }
	input_1_V_data_9_V { axis {  { input_1_V_data_9_V_TDATA in_data 0 32 }  { input_1_V_data_9_V_TVALID in_vld 0 1 }  { input_1_V_data_9_V_TREADY in_acc 1 1 } } }
	input_1_V_data_10_V { axis {  { input_1_V_data_10_V_TDATA in_data 0 32 }  { input_1_V_data_10_V_TVALID in_vld 0 1 }  { input_1_V_data_10_V_TREADY in_acc 1 1 } } }
	input_1_V_data_11_V { axis {  { input_1_V_data_11_V_TDATA in_data 0 32 }  { input_1_V_data_11_V_TVALID in_vld 0 1 }  { input_1_V_data_11_V_TREADY in_acc 1 1 } } }
	input_1_V_data_12_V { axis {  { input_1_V_data_12_V_TDATA in_data 0 32 }  { input_1_V_data_12_V_TVALID in_vld 0 1 }  { input_1_V_data_12_V_TREADY in_acc 1 1 } } }
	input_1_V_data_13_V { axis {  { input_1_V_data_13_V_TDATA in_data 0 32 }  { input_1_V_data_13_V_TVALID in_vld 0 1 }  { input_1_V_data_13_V_TREADY in_acc 1 1 } } }
	input_1_V_data_14_V { axis {  { input_1_V_data_14_V_TDATA in_data 0 32 }  { input_1_V_data_14_V_TVALID in_vld 0 1 }  { input_1_V_data_14_V_TREADY in_acc 1 1 } } }
	input_1_V_data_15_V { axis {  { input_1_V_data_15_V_TDATA in_data 0 32 }  { input_1_V_data_15_V_TVALID in_vld 0 1 }  { input_1_V_data_15_V_TREADY in_acc 1 1 } } }
	input_1_V_data_16_V { axis {  { input_1_V_data_16_V_TDATA in_data 0 32 }  { input_1_V_data_16_V_TVALID in_vld 0 1 }  { input_1_V_data_16_V_TREADY in_acc 1 1 } } }
	input_1_V_data_17_V { axis {  { input_1_V_data_17_V_TDATA in_data 0 32 }  { input_1_V_data_17_V_TVALID in_vld 0 1 }  { input_1_V_data_17_V_TREADY in_acc 1 1 } } }
	input_1_V_data_18_V { axis {  { input_1_V_data_18_V_TDATA in_data 0 32 }  { input_1_V_data_18_V_TVALID in_vld 0 1 }  { input_1_V_data_18_V_TREADY in_acc 1 1 } } }
	input_1_V_data_19_V { axis {  { input_1_V_data_19_V_TDATA in_data 0 32 }  { input_1_V_data_19_V_TVALID in_vld 0 1 }  { input_1_V_data_19_V_TREADY in_acc 1 1 } } }
	input_1_V_data_20_V { axis {  { input_1_V_data_20_V_TDATA in_data 0 32 }  { input_1_V_data_20_V_TVALID in_vld 0 1 }  { input_1_V_data_20_V_TREADY in_acc 1 1 } } }
	input_1_V_data_21_V { axis {  { input_1_V_data_21_V_TDATA in_data 0 32 }  { input_1_V_data_21_V_TVALID in_vld 0 1 }  { input_1_V_data_21_V_TREADY in_acc 1 1 } } }
	input_1_V_data_22_V { axis {  { input_1_V_data_22_V_TDATA in_data 0 32 }  { input_1_V_data_22_V_TVALID in_vld 0 1 }  { input_1_V_data_22_V_TREADY in_acc 1 1 } } }
	input_1_V_data_23_V { axis {  { input_1_V_data_23_V_TDATA in_data 0 32 }  { input_1_V_data_23_V_TVALID in_vld 0 1 }  { input_1_V_data_23_V_TREADY in_acc 1 1 } } }
	input_1_V_data_24_V { axis {  { input_1_V_data_24_V_TDATA in_data 0 32 }  { input_1_V_data_24_V_TVALID in_vld 0 1 }  { input_1_V_data_24_V_TREADY in_acc 1 1 } } }
	input_1_V_data_25_V { axis {  { input_1_V_data_25_V_TDATA in_data 0 32 }  { input_1_V_data_25_V_TVALID in_vld 0 1 }  { input_1_V_data_25_V_TREADY in_acc 1 1 } } }
	input_1_V_data_26_V { axis {  { input_1_V_data_26_V_TDATA in_data 0 32 }  { input_1_V_data_26_V_TVALID in_vld 0 1 }  { input_1_V_data_26_V_TREADY in_acc 1 1 } } }
	input_1_V_data_27_V { axis {  { input_1_V_data_27_V_TDATA in_data 0 32 }  { input_1_V_data_27_V_TVALID in_vld 0 1 }  { input_1_V_data_27_V_TREADY in_acc 1 1 } } }
	input_1_V_data_28_V { axis {  { input_1_V_data_28_V_TDATA in_data 0 32 }  { input_1_V_data_28_V_TVALID in_vld 0 1 }  { input_1_V_data_28_V_TREADY in_acc 1 1 } } }
	input_1_V_data_29_V { axis {  { input_1_V_data_29_V_TDATA in_data 0 32 }  { input_1_V_data_29_V_TVALID in_vld 0 1 }  { input_1_V_data_29_V_TREADY in_acc 1 1 } } }
	input_1_V_data_30_V { axis {  { input_1_V_data_30_V_TDATA in_data 0 32 }  { input_1_V_data_30_V_TVALID in_vld 0 1 }  { input_1_V_data_30_V_TREADY in_acc 1 1 } } }
	input_1_V_data_31_V { axis {  { input_1_V_data_31_V_TDATA in_data 0 32 }  { input_1_V_data_31_V_TVALID in_vld 0 1 }  { input_1_V_data_31_V_TREADY in_acc 1 1 } } }
	tmpdata1_data_V { ap_fifo {  { tmpdata1_data_V_din fifo_data 1 32 }  { tmpdata1_data_V_full_n fifo_status 0 1 }  { tmpdata1_data_V_write fifo_update 1 1 } } }
}
set moduleName Block_preheader_i_i_04_proc27
set isTopModule 0
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isFreeRunPipelineModule 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {Block_.preheader.i.i.04_proc27}
set C_modelType { void 0 }
set C_modelArgList {
	{ input_1_V_data_0_V int 32 regular {axi_s 0 volatile  { input_1_V_data_0_V Data } }  }
	{ input_1_V_data_1_V int 32 regular {axi_s 0 volatile  { input_1_V_data_1_V Data } }  }
	{ input_1_V_data_2_V int 32 regular {axi_s 0 volatile  { input_1_V_data_2_V Data } }  }
	{ input_1_V_data_3_V int 32 regular {axi_s 0 volatile  { input_1_V_data_3_V Data } }  }
	{ input_1_V_data_4_V int 32 regular {axi_s 0 volatile  { input_1_V_data_4_V Data } }  }
	{ input_1_V_data_5_V int 32 regular {axi_s 0 volatile  { input_1_V_data_5_V Data } }  }
	{ input_1_V_data_6_V int 32 regular {axi_s 0 volatile  { input_1_V_data_6_V Data } }  }
	{ input_1_V_data_7_V int 32 regular {axi_s 0 volatile  { input_1_V_data_7_V Data } }  }
	{ input_1_V_data_8_V int 32 regular {axi_s 0 volatile  { input_1_V_data_8_V Data } }  }
	{ input_1_V_data_9_V int 32 regular {axi_s 0 volatile  { input_1_V_data_9_V Data } }  }
	{ input_1_V_data_10_V int 32 regular {axi_s 0 volatile  { input_1_V_data_10_V Data } }  }
	{ input_1_V_data_11_V int 32 regular {axi_s 0 volatile  { input_1_V_data_11_V Data } }  }
	{ input_1_V_data_12_V int 32 regular {axi_s 0 volatile  { input_1_V_data_12_V Data } }  }
	{ input_1_V_data_13_V int 32 regular {axi_s 0 volatile  { input_1_V_data_13_V Data } }  }
	{ input_1_V_data_14_V int 32 regular {axi_s 0 volatile  { input_1_V_data_14_V Data } }  }
	{ input_1_V_data_15_V int 32 regular {axi_s 0 volatile  { input_1_V_data_15_V Data } }  }
	{ input_1_V_data_16_V int 32 regular {axi_s 0 volatile  { input_1_V_data_16_V Data } }  }
	{ input_1_V_data_17_V int 32 regular {axi_s 0 volatile  { input_1_V_data_17_V Data } }  }
	{ input_1_V_data_18_V int 32 regular {axi_s 0 volatile  { input_1_V_data_18_V Data } }  }
	{ input_1_V_data_19_V int 32 regular {axi_s 0 volatile  { input_1_V_data_19_V Data } }  }
	{ input_1_V_data_20_V int 32 regular {axi_s 0 volatile  { input_1_V_data_20_V Data } }  }
	{ input_1_V_data_21_V int 32 regular {axi_s 0 volatile  { input_1_V_data_21_V Data } }  }
	{ input_1_V_data_22_V int 32 regular {axi_s 0 volatile  { input_1_V_data_22_V Data } }  }
	{ input_1_V_data_23_V int 32 regular {axi_s 0 volatile  { input_1_V_data_23_V Data } }  }
	{ input_1_V_data_24_V int 32 regular {axi_s 0 volatile  { input_1_V_data_24_V Data } }  }
	{ input_1_V_data_25_V int 32 regular {axi_s 0 volatile  { input_1_V_data_25_V Data } }  }
	{ input_1_V_data_26_V int 32 regular {axi_s 0 volatile  { input_1_V_data_26_V Data } }  }
	{ input_1_V_data_27_V int 32 regular {axi_s 0 volatile  { input_1_V_data_27_V Data } }  }
	{ input_1_V_data_28_V int 32 regular {axi_s 0 volatile  { input_1_V_data_28_V Data } }  }
	{ input_1_V_data_29_V int 32 regular {axi_s 0 volatile  { input_1_V_data_29_V Data } }  }
	{ input_1_V_data_30_V int 32 regular {axi_s 0 volatile  { input_1_V_data_30_V Data } }  }
	{ input_1_V_data_31_V int 32 regular {axi_s 0 volatile  { input_1_V_data_31_V Data } }  }
	{ tmpdata1_data_V int 32 regular {fifo 1 volatile }  }
}
set C_modelArgMapList {[ 
	{ "Name" : "input_1_V_data_0_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_1_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_2_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_3_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_4_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_5_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_6_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_7_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_8_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_9_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_10_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_11_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_12_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_13_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_14_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_15_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_16_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_17_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_18_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_19_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_20_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_21_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_22_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_23_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_24_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_25_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_26_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_27_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_28_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_29_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_30_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "input_1_V_data_31_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "tmpdata1_data_V", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} ]}
# RTL Port declarations: 
set portNum 109
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ start_full_n sc_in sc_logic 1 signal -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_continue sc_in sc_logic 1 continue -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ start_out sc_out sc_logic 1 signal -1 } 
	{ start_write sc_out sc_logic 1 signal -1 } 
	{ input_1_V_data_0_V_TDATA sc_in sc_lv 32 signal 0 } 
	{ input_1_V_data_0_V_TVALID sc_in sc_logic 1 invld 0 } 
	{ input_1_V_data_0_V_TREADY sc_out sc_logic 1 inacc 0 } 
	{ input_1_V_data_1_V_TDATA sc_in sc_lv 32 signal 1 } 
	{ input_1_V_data_1_V_TVALID sc_in sc_logic 1 invld 1 } 
	{ input_1_V_data_1_V_TREADY sc_out sc_logic 1 inacc 1 } 
	{ input_1_V_data_2_V_TDATA sc_in sc_lv 32 signal 2 } 
	{ input_1_V_data_2_V_TVALID sc_in sc_logic 1 invld 2 } 
	{ input_1_V_data_2_V_TREADY sc_out sc_logic 1 inacc 2 } 
	{ input_1_V_data_3_V_TDATA sc_in sc_lv 32 signal 3 } 
	{ input_1_V_data_3_V_TVALID sc_in sc_logic 1 invld 3 } 
	{ input_1_V_data_3_V_TREADY sc_out sc_logic 1 inacc 3 } 
	{ input_1_V_data_4_V_TDATA sc_in sc_lv 32 signal 4 } 
	{ input_1_V_data_4_V_TVALID sc_in sc_logic 1 invld 4 } 
	{ input_1_V_data_4_V_TREADY sc_out sc_logic 1 inacc 4 } 
	{ input_1_V_data_5_V_TDATA sc_in sc_lv 32 signal 5 } 
	{ input_1_V_data_5_V_TVALID sc_in sc_logic 1 invld 5 } 
	{ input_1_V_data_5_V_TREADY sc_out sc_logic 1 inacc 5 } 
	{ input_1_V_data_6_V_TDATA sc_in sc_lv 32 signal 6 } 
	{ input_1_V_data_6_V_TVALID sc_in sc_logic 1 invld 6 } 
	{ input_1_V_data_6_V_TREADY sc_out sc_logic 1 inacc 6 } 
	{ input_1_V_data_7_V_TDATA sc_in sc_lv 32 signal 7 } 
	{ input_1_V_data_7_V_TVALID sc_in sc_logic 1 invld 7 } 
	{ input_1_V_data_7_V_TREADY sc_out sc_logic 1 inacc 7 } 
	{ input_1_V_data_8_V_TDATA sc_in sc_lv 32 signal 8 } 
	{ input_1_V_data_8_V_TVALID sc_in sc_logic 1 invld 8 } 
	{ input_1_V_data_8_V_TREADY sc_out sc_logic 1 inacc 8 } 
	{ input_1_V_data_9_V_TDATA sc_in sc_lv 32 signal 9 } 
	{ input_1_V_data_9_V_TVALID sc_in sc_logic 1 invld 9 } 
	{ input_1_V_data_9_V_TREADY sc_out sc_logic 1 inacc 9 } 
	{ input_1_V_data_10_V_TDATA sc_in sc_lv 32 signal 10 } 
	{ input_1_V_data_10_V_TVALID sc_in sc_logic 1 invld 10 } 
	{ input_1_V_data_10_V_TREADY sc_out sc_logic 1 inacc 10 } 
	{ input_1_V_data_11_V_TDATA sc_in sc_lv 32 signal 11 } 
	{ input_1_V_data_11_V_TVALID sc_in sc_logic 1 invld 11 } 
	{ input_1_V_data_11_V_TREADY sc_out sc_logic 1 inacc 11 } 
	{ input_1_V_data_12_V_TDATA sc_in sc_lv 32 signal 12 } 
	{ input_1_V_data_12_V_TVALID sc_in sc_logic 1 invld 12 } 
	{ input_1_V_data_12_V_TREADY sc_out sc_logic 1 inacc 12 } 
	{ input_1_V_data_13_V_TDATA sc_in sc_lv 32 signal 13 } 
	{ input_1_V_data_13_V_TVALID sc_in sc_logic 1 invld 13 } 
	{ input_1_V_data_13_V_TREADY sc_out sc_logic 1 inacc 13 } 
	{ input_1_V_data_14_V_TDATA sc_in sc_lv 32 signal 14 } 
	{ input_1_V_data_14_V_TVALID sc_in sc_logic 1 invld 14 } 
	{ input_1_V_data_14_V_TREADY sc_out sc_logic 1 inacc 14 } 
	{ input_1_V_data_15_V_TDATA sc_in sc_lv 32 signal 15 } 
	{ input_1_V_data_15_V_TVALID sc_in sc_logic 1 invld 15 } 
	{ input_1_V_data_15_V_TREADY sc_out sc_logic 1 inacc 15 } 
	{ input_1_V_data_16_V_TDATA sc_in sc_lv 32 signal 16 } 
	{ input_1_V_data_16_V_TVALID sc_in sc_logic 1 invld 16 } 
	{ input_1_V_data_16_V_TREADY sc_out sc_logic 1 inacc 16 } 
	{ input_1_V_data_17_V_TDATA sc_in sc_lv 32 signal 17 } 
	{ input_1_V_data_17_V_TVALID sc_in sc_logic 1 invld 17 } 
	{ input_1_V_data_17_V_TREADY sc_out sc_logic 1 inacc 17 } 
	{ input_1_V_data_18_V_TDATA sc_in sc_lv 32 signal 18 } 
	{ input_1_V_data_18_V_TVALID sc_in sc_logic 1 invld 18 } 
	{ input_1_V_data_18_V_TREADY sc_out sc_logic 1 inacc 18 } 
	{ input_1_V_data_19_V_TDATA sc_in sc_lv 32 signal 19 } 
	{ input_1_V_data_19_V_TVALID sc_in sc_logic 1 invld 19 } 
	{ input_1_V_data_19_V_TREADY sc_out sc_logic 1 inacc 19 } 
	{ input_1_V_data_20_V_TDATA sc_in sc_lv 32 signal 20 } 
	{ input_1_V_data_20_V_TVALID sc_in sc_logic 1 invld 20 } 
	{ input_1_V_data_20_V_TREADY sc_out sc_logic 1 inacc 20 } 
	{ input_1_V_data_21_V_TDATA sc_in sc_lv 32 signal 21 } 
	{ input_1_V_data_21_V_TVALID sc_in sc_logic 1 invld 21 } 
	{ input_1_V_data_21_V_TREADY sc_out sc_logic 1 inacc 21 } 
	{ input_1_V_data_22_V_TDATA sc_in sc_lv 32 signal 22 } 
	{ input_1_V_data_22_V_TVALID sc_in sc_logic 1 invld 22 } 
	{ input_1_V_data_22_V_TREADY sc_out sc_logic 1 inacc 22 } 
	{ input_1_V_data_23_V_TDATA sc_in sc_lv 32 signal 23 } 
	{ input_1_V_data_23_V_TVALID sc_in sc_logic 1 invld 23 } 
	{ input_1_V_data_23_V_TREADY sc_out sc_logic 1 inacc 23 } 
	{ input_1_V_data_24_V_TDATA sc_in sc_lv 32 signal 24 } 
	{ input_1_V_data_24_V_TVALID sc_in sc_logic 1 invld 24 } 
	{ input_1_V_data_24_V_TREADY sc_out sc_logic 1 inacc 24 } 
	{ input_1_V_data_25_V_TDATA sc_in sc_lv 32 signal 25 } 
	{ input_1_V_data_25_V_TVALID sc_in sc_logic 1 invld 25 } 
	{ input_1_V_data_25_V_TREADY sc_out sc_logic 1 inacc 25 } 
	{ input_1_V_data_26_V_TDATA sc_in sc_lv 32 signal 26 } 
	{ input_1_V_data_26_V_TVALID sc_in sc_logic 1 invld 26 } 
	{ input_1_V_data_26_V_TREADY sc_out sc_logic 1 inacc 26 } 
	{ input_1_V_data_27_V_TDATA sc_in sc_lv 32 signal 27 } 
	{ input_1_V_data_27_V_TVALID sc_in sc_logic 1 invld 27 } 
	{ input_1_V_data_27_V_TREADY sc_out sc_logic 1 inacc 27 } 
	{ input_1_V_data_28_V_TDATA sc_in sc_lv 32 signal 28 } 
	{ input_1_V_data_28_V_TVALID sc_in sc_logic 1 invld 28 } 
	{ input_1_V_data_28_V_TREADY sc_out sc_logic 1 inacc 28 } 
	{ input_1_V_data_29_V_TDATA sc_in sc_lv 32 signal 29 } 
	{ input_1_V_data_29_V_TVALID sc_in sc_logic 1 invld 29 } 
	{ input_1_V_data_29_V_TREADY sc_out sc_logic 1 inacc 29 } 
	{ input_1_V_data_30_V_TDATA sc_in sc_lv 32 signal 30 } 
	{ input_1_V_data_30_V_TVALID sc_in sc_logic 1 invld 30 } 
	{ input_1_V_data_30_V_TREADY sc_out sc_logic 1 inacc 30 } 
	{ input_1_V_data_31_V_TDATA sc_in sc_lv 32 signal 31 } 
	{ input_1_V_data_31_V_TVALID sc_in sc_logic 1 invld 31 } 
	{ input_1_V_data_31_V_TREADY sc_out sc_logic 1 inacc 31 } 
	{ tmpdata1_data_V_din sc_out sc_lv 32 signal 32 } 
	{ tmpdata1_data_V_full_n sc_in sc_logic 1 signal 32 } 
	{ tmpdata1_data_V_write sc_out sc_logic 1 signal 32 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "start_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "start_full_n", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_continue", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "continue", "bundle":{"name": "ap_continue", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "start_out", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "start_out", "role": "default" }} , 
 	{ "name": "start_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "start_write", "role": "default" }} , 
 	{ "name": "input_1_V_data_0_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_0_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_0_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_0_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_0_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_0_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_1_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_1_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_1_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_1_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_1_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_1_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_2_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_2_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_2_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_2_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_2_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_2_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_3_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_3_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_3_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_3_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_3_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_3_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_4_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_4_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_4_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_4_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_4_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_4_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_5_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_5_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_5_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_5_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_5_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_5_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_6_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_6_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_6_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_6_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_6_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_6_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_7_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_7_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_7_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_7_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_7_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_7_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_8_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_8_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_8_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_8_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_8_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_8_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_9_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_9_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_9_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_9_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_9_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_9_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_10_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_10_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_10_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_10_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_10_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_10_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_11_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_11_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_11_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_11_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_11_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_11_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_12_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_12_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_12_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_12_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_12_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_12_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_13_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_13_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_13_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_13_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_13_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_13_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_14_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_14_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_14_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_14_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_14_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_14_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_15_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_15_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_15_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_15_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_15_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_15_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_16_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_16_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_16_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_16_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_16_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_16_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_17_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_17_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_17_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_17_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_17_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_17_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_18_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_18_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_18_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_18_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_18_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_18_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_19_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_19_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_19_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_19_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_19_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_19_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_20_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_20_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_20_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_20_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_20_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_20_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_21_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_21_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_21_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_21_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_21_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_21_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_22_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_22_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_22_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_22_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_22_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_22_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_23_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_23_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_23_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_23_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_23_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_23_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_24_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_24_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_24_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_24_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_24_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_24_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_25_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_25_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_25_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_25_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_25_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_25_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_26_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_26_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_26_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_26_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_26_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_26_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_27_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_27_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_27_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_27_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_27_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_27_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_28_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_28_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_28_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_28_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_28_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_28_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_29_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_29_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_29_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_29_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_29_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_29_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_30_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_30_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_30_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_30_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_30_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_30_V", "role": "TREADY" }} , 
 	{ "name": "input_1_V_data_31_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "input_1_V_data_31_V", "role": "TDATA" }} , 
 	{ "name": "input_1_V_data_31_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "input_1_V_data_31_V", "role": "TVALID" }} , 
 	{ "name": "input_1_V_data_31_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "input_1_V_data_31_V", "role": "TREADY" }} , 
 	{ "name": "tmpdata1_data_V_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "tmpdata1_data_V", "role": "din" }} , 
 	{ "name": "tmpdata1_data_V_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmpdata1_data_V", "role": "full_n" }} , 
 	{ "name": "tmpdata1_data_V_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmpdata1_data_V", "role": "write" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3", "4", "5", "6", "7", "8", "9", "10", "11", "12", "13", "14", "15", "16", "17", "18", "19", "20", "21", "22", "23", "24", "25", "26", "27", "28", "29", "30", "31", "32"],
		"CDFG" : "Block_preheader_i_i_04_proc27",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "1", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "31", "EstimateLatencyMax" : "31",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "1",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "input_1_V_data_0_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_0_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_1_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_1_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_2_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_2_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_3_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_3_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_4_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_4_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_5_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_5_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_6_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_6_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_7_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_7_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_8_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_8_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_9_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_9_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_10_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_10_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_11_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_11_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_12_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_12_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_13_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_13_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_14_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_14_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_15_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_15_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_16_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_16_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_17_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_17_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_18_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_18_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_19_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_19_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_20_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_20_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_21_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_21_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_22_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_22_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_23_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_23_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_24_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_24_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_25_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_25_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_26_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_26_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_27_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_27_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_28_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_28_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_29_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_29_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_30_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_30_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "input_1_V_data_31_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "input_1_V_data_31_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "tmpdata1_data_V", "Type" : "Fifo", "Direction" : "O", "DependentProc" : "0", "DependentChan" : "0",
				"BlockSignal" : [
					{"Name" : "tmpdata1_data_V_blk_n", "Type" : "RtlSignal"}]}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_0_V_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_1_V_U", "Parent" : "0"},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_2_V_U", "Parent" : "0"},
	{"ID" : "4", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_3_V_U", "Parent" : "0"},
	{"ID" : "5", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_4_V_U", "Parent" : "0"},
	{"ID" : "6", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_5_V_U", "Parent" : "0"},
	{"ID" : "7", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_6_V_U", "Parent" : "0"},
	{"ID" : "8", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_7_V_U", "Parent" : "0"},
	{"ID" : "9", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_8_V_U", "Parent" : "0"},
	{"ID" : "10", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_9_V_U", "Parent" : "0"},
	{"ID" : "11", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_10_V_U", "Parent" : "0"},
	{"ID" : "12", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_11_V_U", "Parent" : "0"},
	{"ID" : "13", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_12_V_U", "Parent" : "0"},
	{"ID" : "14", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_13_V_U", "Parent" : "0"},
	{"ID" : "15", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_14_V_U", "Parent" : "0"},
	{"ID" : "16", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_15_V_U", "Parent" : "0"},
	{"ID" : "17", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_16_V_U", "Parent" : "0"},
	{"ID" : "18", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_17_V_U", "Parent" : "0"},
	{"ID" : "19", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_18_V_U", "Parent" : "0"},
	{"ID" : "20", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_19_V_U", "Parent" : "0"},
	{"ID" : "21", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_20_V_U", "Parent" : "0"},
	{"ID" : "22", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_21_V_U", "Parent" : "0"},
	{"ID" : "23", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_22_V_U", "Parent" : "0"},
	{"ID" : "24", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_23_V_U", "Parent" : "0"},
	{"ID" : "25", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_24_V_U", "Parent" : "0"},
	{"ID" : "26", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_25_V_U", "Parent" : "0"},
	{"ID" : "27", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_26_V_U", "Parent" : "0"},
	{"ID" : "28", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_27_V_U", "Parent" : "0"},
	{"ID" : "29", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_28_V_U", "Parent" : "0"},
	{"ID" : "30", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_29_V_U", "Parent" : "0"},
	{"ID" : "31", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_30_V_U", "Parent" : "0"},
	{"ID" : "32", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_input_1_V_data_31_V_U", "Parent" : "0"}]}


set ArgLastReadFirstWriteLatency {
	Block_preheader_i_i_04_proc27 {
		input_1_V_data_0_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_1_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_2_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_3_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_4_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_5_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_6_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_7_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_8_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_9_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_10_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_11_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_12_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_13_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_14_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_15_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_16_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_17_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_18_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_19_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_20_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_21_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_22_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_23_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_24_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_25_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_26_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_27_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_28_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_29_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_30_V {Type I LastRead 0 FirstWrite -1}
		input_1_V_data_31_V {Type I LastRead 0 FirstWrite -1}
		tmpdata1_data_V {Type O LastRead -1 FirstWrite 0}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "31", "Max" : "31"}
	, {"Name" : "Interval", "Min" : "31", "Max" : "31"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	input_1_V_data_0_V { axis {  { input_1_V_data_0_V_TDATA in_data 0 32 }  { input_1_V_data_0_V_TVALID in_vld 0 1 }  { input_1_V_data_0_V_TREADY in_acc 1 1 } } }
	input_1_V_data_1_V { axis {  { input_1_V_data_1_V_TDATA in_data 0 32 }  { input_1_V_data_1_V_TVALID in_vld 0 1 }  { input_1_V_data_1_V_TREADY in_acc 1 1 } } }
	input_1_V_data_2_V { axis {  { input_1_V_data_2_V_TDATA in_data 0 32 }  { input_1_V_data_2_V_TVALID in_vld 0 1 }  { input_1_V_data_2_V_TREADY in_acc 1 1 } } }
	input_1_V_data_3_V { axis {  { input_1_V_data_3_V_TDATA in_data 0 32 }  { input_1_V_data_3_V_TVALID in_vld 0 1 }  { input_1_V_data_3_V_TREADY in_acc 1 1 } } }
	input_1_V_data_4_V { axis {  { input_1_V_data_4_V_TDATA in_data 0 32 }  { input_1_V_data_4_V_TVALID in_vld 0 1 }  { input_1_V_data_4_V_TREADY in_acc 1 1 } } }
	input_1_V_data_5_V { axis {  { input_1_V_data_5_V_TDATA in_data 0 32 }  { input_1_V_data_5_V_TVALID in_vld 0 1 }  { input_1_V_data_5_V_TREADY in_acc 1 1 } } }
	input_1_V_data_6_V { axis {  { input_1_V_data_6_V_TDATA in_data 0 32 }  { input_1_V_data_6_V_TVALID in_vld 0 1 }  { input_1_V_data_6_V_TREADY in_acc 1 1 } } }
	input_1_V_data_7_V { axis {  { input_1_V_data_7_V_TDATA in_data 0 32 }  { input_1_V_data_7_V_TVALID in_vld 0 1 }  { input_1_V_data_7_V_TREADY in_acc 1 1 } } }
	input_1_V_data_8_V { axis {  { input_1_V_data_8_V_TDATA in_data 0 32 }  { input_1_V_data_8_V_TVALID in_vld 0 1 }  { input_1_V_data_8_V_TREADY in_acc 1 1 } } }
	input_1_V_data_9_V { axis {  { input_1_V_data_9_V_TDATA in_data 0 32 }  { input_1_V_data_9_V_TVALID in_vld 0 1 }  { input_1_V_data_9_V_TREADY in_acc 1 1 } } }
	input_1_V_data_10_V { axis {  { input_1_V_data_10_V_TDATA in_data 0 32 }  { input_1_V_data_10_V_TVALID in_vld 0 1 }  { input_1_V_data_10_V_TREADY in_acc 1 1 } } }
	input_1_V_data_11_V { axis {  { input_1_V_data_11_V_TDATA in_data 0 32 }  { input_1_V_data_11_V_TVALID in_vld 0 1 }  { input_1_V_data_11_V_TREADY in_acc 1 1 } } }
	input_1_V_data_12_V { axis {  { input_1_V_data_12_V_TDATA in_data 0 32 }  { input_1_V_data_12_V_TVALID in_vld 0 1 }  { input_1_V_data_12_V_TREADY in_acc 1 1 } } }
	input_1_V_data_13_V { axis {  { input_1_V_data_13_V_TDATA in_data 0 32 }  { input_1_V_data_13_V_TVALID in_vld 0 1 }  { input_1_V_data_13_V_TREADY in_acc 1 1 } } }
	input_1_V_data_14_V { axis {  { input_1_V_data_14_V_TDATA in_data 0 32 }  { input_1_V_data_14_V_TVALID in_vld 0 1 }  { input_1_V_data_14_V_TREADY in_acc 1 1 } } }
	input_1_V_data_15_V { axis {  { input_1_V_data_15_V_TDATA in_data 0 32 }  { input_1_V_data_15_V_TVALID in_vld 0 1 }  { input_1_V_data_15_V_TREADY in_acc 1 1 } } }
	input_1_V_data_16_V { axis {  { input_1_V_data_16_V_TDATA in_data 0 32 }  { input_1_V_data_16_V_TVALID in_vld 0 1 }  { input_1_V_data_16_V_TREADY in_acc 1 1 } } }
	input_1_V_data_17_V { axis {  { input_1_V_data_17_V_TDATA in_data 0 32 }  { input_1_V_data_17_V_TVALID in_vld 0 1 }  { input_1_V_data_17_V_TREADY in_acc 1 1 } } }
	input_1_V_data_18_V { axis {  { input_1_V_data_18_V_TDATA in_data 0 32 }  { input_1_V_data_18_V_TVALID in_vld 0 1 }  { input_1_V_data_18_V_TREADY in_acc 1 1 } } }
	input_1_V_data_19_V { axis {  { input_1_V_data_19_V_TDATA in_data 0 32 }  { input_1_V_data_19_V_TVALID in_vld 0 1 }  { input_1_V_data_19_V_TREADY in_acc 1 1 } } }
	input_1_V_data_20_V { axis {  { input_1_V_data_20_V_TDATA in_data 0 32 }  { input_1_V_data_20_V_TVALID in_vld 0 1 }  { input_1_V_data_20_V_TREADY in_acc 1 1 } } }
	input_1_V_data_21_V { axis {  { input_1_V_data_21_V_TDATA in_data 0 32 }  { input_1_V_data_21_V_TVALID in_vld 0 1 }  { input_1_V_data_21_V_TREADY in_acc 1 1 } } }
	input_1_V_data_22_V { axis {  { input_1_V_data_22_V_TDATA in_data 0 32 }  { input_1_V_data_22_V_TVALID in_vld 0 1 }  { input_1_V_data_22_V_TREADY in_acc 1 1 } } }
	input_1_V_data_23_V { axis {  { input_1_V_data_23_V_TDATA in_data 0 32 }  { input_1_V_data_23_V_TVALID in_vld 0 1 }  { input_1_V_data_23_V_TREADY in_acc 1 1 } } }
	input_1_V_data_24_V { axis {  { input_1_V_data_24_V_TDATA in_data 0 32 }  { input_1_V_data_24_V_TVALID in_vld 0 1 }  { input_1_V_data_24_V_TREADY in_acc 1 1 } } }
	input_1_V_data_25_V { axis {  { input_1_V_data_25_V_TDATA in_data 0 32 }  { input_1_V_data_25_V_TVALID in_vld 0 1 }  { input_1_V_data_25_V_TREADY in_acc 1 1 } } }
	input_1_V_data_26_V { axis {  { input_1_V_data_26_V_TDATA in_data 0 32 }  { input_1_V_data_26_V_TVALID in_vld 0 1 }  { input_1_V_data_26_V_TREADY in_acc 1 1 } } }
	input_1_V_data_27_V { axis {  { input_1_V_data_27_V_TDATA in_data 0 32 }  { input_1_V_data_27_V_TVALID in_vld 0 1 }  { input_1_V_data_27_V_TREADY in_acc 1 1 } } }
	input_1_V_data_28_V { axis {  { input_1_V_data_28_V_TDATA in_data 0 32 }  { input_1_V_data_28_V_TVALID in_vld 0 1 }  { input_1_V_data_28_V_TREADY in_acc 1 1 } } }
	input_1_V_data_29_V { axis {  { input_1_V_data_29_V_TDATA in_data 0 32 }  { input_1_V_data_29_V_TVALID in_vld 0 1 }  { input_1_V_data_29_V_TREADY in_acc 1 1 } } }
	input_1_V_data_30_V { axis {  { input_1_V_data_30_V_TDATA in_data 0 32 }  { input_1_V_data_30_V_TVALID in_vld 0 1 }  { input_1_V_data_30_V_TREADY in_acc 1 1 } } }
	input_1_V_data_31_V { axis {  { input_1_V_data_31_V_TDATA in_data 0 32 }  { input_1_V_data_31_V_TVALID in_vld 0 1 }  { input_1_V_data_31_V_TREADY in_acc 1 1 } } }
	tmpdata1_data_V { ap_fifo {  { tmpdata1_data_V_din fifo_data 1 32 }  { tmpdata1_data_V_full_n fifo_status 0 1 }  { tmpdata1_data_V_write fifo_update 1 1 } } }
}
