@I [SIM-47] Using XSIM for RTL simulation.
@I [SIM-14] Instrumenting C test bench ...
@W [SIM-369] AXI_master port 'x' has a depth of '10'. Insufficient depth may result in simulation mismatch or freeze.
@W [SIM-369] AXI_master port 'y' has a depth of '10'. Insufficient depth may result in simulation mismatch or freeze.
   Build using "D:/HDL/Xilinx/Vivado_HLS/2015.2/msys/bin/g++.exe"
   Compiling apatb_multi_axim.cpp
   Compiling (apcc) multi_axim.c_pre.c.tb.c
@I [LIC-101] Checked out feature [HLS]
@I [HLS-10] Running 'd:/HDL/Xilinx/Vivado_HLS/2015.2/bin/unwrapped/win64.o/apcc.exe'
            for user 'ono' on host 'ono-pc' (Windows NT_amd64 version 6.1) on Wed Sep 16 14:30:18 +0900 2015
            in directory 'D:/Vivado_HLS/ZYBO/multi_axim/solution1/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
@I [APCC-3] Tmp directory is apcc_db
@I [APCC-1] APCC is done.
@I [LIC-101] Checked in feature [HLS]
   Compiling (apcc) multi_axim_tb.c_pre.c.tb.c
@I [LIC-101] Checked out feature [HLS]
@I [HLS-10] Running 'd:/HDL/Xilinx/Vivado_HLS/2015.2/bin/unwrapped/win64.o/apcc.exe'
            for user 'ono' on host 'ono-pc' (Windows NT_amd64 version 6.1) on Wed Sep 16 14:30:21 +0900 2015
            in directory 'D:/Vivado_HLS/ZYBO/multi_axim/solution1/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
@I [APCC-3] Tmp directory is apcc_db
@I [APCC-1] APCC is done.
@I [LIC-101] Checked in feature [HLS]
   Generating cosim.tv.exe
@I [SIM-302] Starting C TB testing ... 
@I [SIM-333] Generating C post check test bench ...
@I [SIM-12] Generating RTL test bench ...
@I [SIM-323] Starting verilog simulation. 
@I [SIM-15] Starting XSIM ...
@I [SIM-316] Starting C post checking ...
y[0] = 0
y[1] = 2
y[2] = 6
y[3] = 12
y[4] = 20
y[5] = 30
y[6] = 42
y[7] = 56
y[8] = 72
y[9] = 90

D:\Vivado_HLS\ZYBO\multi_axim\solution1\sim\verilog>call xelab xil_defaultlib.apatb_multi_axim_top -prj multi_axim.prj --lib "ieee_proposed=./ieee_proposed" -s multi_axim -debug wave 
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/HDL/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_multi_axim_top -prj multi_axim.prj --lib ieee_proposed=./ieee_proposed -s multi_axim -debug wave 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_HLS/ZYBO/multi_axim/solution1/sim/verilog/AESL_axi_master_gmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_HLS/ZYBO/multi_axim/solution1/sim/verilog/AESL_axi_slave_AXILiteS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_AXILiteS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_HLS/ZYBO/multi_axim/solution1/sim/verilog/multi_axim.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_multi_axim_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_HLS/ZYBO/multi_axim/solution1/sim/verilog/multi_axim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_axim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_HLS/ZYBO/multi_axim/solution1/sim/verilog/multi_axim_AXILiteS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_axim_AXILiteS_s_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_HLS/ZYBO/multi_axim/solution1/sim/verilog/multi_axim_gmem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_axim_gmem_m_axi
INFO: [VRFC 10-311] analyzing module multi_axim_gmem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module multi_axim_gmem_m_axi_decoder
INFO: [VRFC 10-311] analyzing module multi_axim_gmem_m_axi_read
INFO: [VRFC 10-311] analyzing module multi_axim_gmem_m_axi_write
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_HLS/ZYBO/multi_axim/solution1/sim/verilog/multi_axim_mul_32s_32s_32_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_axim_mul_32s_32s_32_6_MulnS_0
INFO: [VRFC 10-311] analyzing module multi_axim_mul_32s_32s_32_6
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.multi_axim_AXILiteS_s_axi(C_S_AX...
Compiling module xil_defaultlib.multi_axim_gmem_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.multi_axim_gmem_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.multi_axim_gmem_m_axi_fifo(DEPTH...
Compiling module xil_defaultlib.multi_axim_gmem_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.multi_axim_gmem_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.multi_axim_gmem_m_axi_write(C_M_...
Compiling module xil_defaultlib.multi_axim_gmem_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.multi_axim_gmem_m_axi_read(C_M_A...
Compiling module xil_defaultlib.multi_axim_gmem_m_axi(C_M_AXI_ID...
Compiling module xil_defaultlib.multi_axim_mul_32s_32s_32_6_Muln...
Compiling module xil_defaultlib.multi_axim_mul_32s_32s_32_6(ID=1...
Compiling module xil_defaultlib.multi_axim_default
Compiling module xil_defaultlib.AESL_axi_master_gmem
Compiling module xil_defaultlib.AESL_axi_slave_AXILiteS
Compiling module xil_defaultlib.apatb_multi_axim_top
Built simulation snapshot multi_axim

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/Vivado_HLS/ZYBO/multi_axim/solution1/sim/verilog/xsim.dir/multi_axim/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Vivado_HLS/ZYBO/multi_axim/solution1/sim/verilog/xsim.dir/multi_axim/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Sep 16 14:30:35 2015. For additional details about this file, please refer to the WebTalk help file at D:/HDL/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 65.945 ; gain = 0.434
INFO: [Common 17-206] Exiting Webtalk at Wed Sep 16 14:30:35 2015...

****** xsim v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source xsim.dir/multi_axim/xsim_script.tcl
# xsim {multi_axim} -maxdeltaid 10000 -autoloadwcfg -tclbatch {multi_axim.tcl}
Vivado Simulator 2015.2
Time resolution is 1 ps
source multi_axim.tcl
## add_wave -r /
## save_wave_config multi_axim.wcfg
## run all
$finish called at time : 975400 ps : File "D:/Vivado_HLS/ZYBO/multi_axim/solution1/sim/verilog/multi_axim.autotb.v" Line 478
## quit
INFO: [Common 17-206] Exiting xsim at Wed Sep 16 14:30:44 2015...
y[0] = 0
y[1] = 2
y[2] = 6
y[3] = 12
y[4] = 20
y[5] = 30
y[6] = 42
y[7] = 56
y[8] = 72
y[9] = 90
@I [SIM-1000] *** C/RTL co-simulation finished: PASS ***
