Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon May 19 10:23:44 2025
| Host         : Roland running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file test_env_timing_summary_routed.rpt -pb test_env_timing_summary_routed.pb -rpx test_env_timing_summary_routed.rpx -warn_on_violation
| Design       : test_env
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  3           
TIMING-18  Warning   Missing input or output delay               36          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.812        0.000                      0                  782        0.032        0.000                      0                  782        4.020        0.000                       0                   348  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.812        0.000                      0                  782        0.032        0.000                      0                  782        4.020        0.000                       0                   348  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.812ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.812ns  (required time - arrival time)
  Source:                 inst_ID/reg_file_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zero_EX_MEM_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.174ns  (logic 4.353ns (47.450%)  route 4.821ns (52.550%))
  Logic Levels:           9  (CARRY4=3 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.286ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.684     5.286    inst_ID/clk_IBUF_BUFG
    RAMB18_X0Y25         RAMB18E1                                     r  inst_ID/reg_file_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.740 r  inst_ID/reg_file_reg_2/DOADO[5]
                         net (fo=6, routed)           1.253     8.993    inst_ID/RD2[5]
    SLICE_X8Y58          LUT4 (Prop_lut4_I1_O)        0.124     9.117 r  inst_ID/minusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.117    inst_EX/ALURes_EX_MEM_reg[5][1]
    SLICE_X8Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.650 r  inst_EX/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.650    inst_EX/minusOp_carry__0_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.767 r  inst_EX/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.767    inst_EX/minusOp_carry__1_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.090 f  inst_EX/minusOp_carry__2/O[1]
                         net (fo=2, routed)           0.803    10.893    inst_EX/minusOp[13]
    SLICE_X7Y59          LUT6 (Prop_lut6_I0_O)        0.306    11.199 f  inst_EX/zero_EX_MEM_i_13/O
                         net (fo=2, routed)           0.711    11.911    inst_EX/ALUOp_ID_EX_reg[0]_3
    SLICE_X12Y59         LUT6 (Prop_lut6_I0_O)        0.124    12.035 f  inst_EX/zero_EX_MEM_i_11/O
                         net (fo=1, routed)           0.536    12.570    inst_ID/zero_EX_MEM_i_2_0
    SLICE_X15Y59         LUT6 (Prop_lut6_I0_O)        0.124    12.694 f  inst_ID/zero_EX_MEM_i_5/O
                         net (fo=2, routed)           0.735    13.429    inst_EX/zero_EX_MEM_reg_2
    SLICE_X7Y60          LUT6 (Prop_lut6_I2_O)        0.124    13.553 f  inst_EX/zero_EX_MEM_i_3/O
                         net (fo=1, routed)           0.783    14.336    inst_EX/zero_EX_MEM_i_3_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I1_O)        0.124    14.460 r  inst_EX/zero_EX_MEM_i_1/O
                         net (fo=1, routed)           0.000    14.460    zero
    SLICE_X5Y65          FDRE                                         r  zero_EX_MEM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.597    15.020    clk_IBUF_BUFG
    SLICE_X5Y65          FDRE                                         r  zero_EX_MEM_reg/C
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X5Y65          FDRE (Setup_fdre_C_D)        0.029    15.272    zero_EX_MEM_reg
  -------------------------------------------------------------------
                         required time                         15.272    
                         arrival time                         -14.460    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.999ns  (required time - arrival time)
  Source:                 MemtoReg_MEM_WB_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ID/reg_file_reg_2/DIADI[14]
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.447ns  (logic 0.799ns (23.176%)  route 2.648ns (76.824%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.986ns = ( 9.986 - 5.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.716     5.319    clk_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  MemtoReg_MEM_WB_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.478     5.797 r  MemtoReg_MEM_WB_reg__0/Q
                         net (fo=39, routed)          1.853     7.650    inst_ID/MemtoReg_MEM_WB
    SLICE_X12Y61         LUT3 (Prop_lut3_I2_O)        0.321     7.971 r  inst_ID/reg_file_reg_1_i_3/O
                         net (fo=3, routed)           0.795     8.766    inst_ID/MemData_MEM_WB_reg[27][7]
    RAMB18_X0Y25         RAMB18E1                                     r  inst_ID/reg_file_reg_2/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.564     9.986    inst_ID/reg_file_reg_2_0
    RAMB18_X0Y25         RAMB18E1                                     r  inst_ID/reg_file_reg_2/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.259    10.245    
                         clock uncertainty           -0.035    10.210    
    RAMB18_X0Y25         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[14])
                                                     -0.445     9.765    inst_ID/reg_file_reg_2
  -------------------------------------------------------------------
                         required time                          9.765    
                         arrival time                          -8.766    
  -------------------------------------------------------------------
                         slack                                  0.999    

Slack (MET) :             1.093ns  (required time - arrival time)
  Source:                 MemtoReg_MEM_WB_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ID/reg_file_reg_2/DIADI[4]
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.355ns  (logic 0.803ns (23.938%)  route 2.552ns (76.062%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.986ns = ( 9.986 - 5.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.716     5.319    clk_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  MemtoReg_MEM_WB_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.478     5.797 r  MemtoReg_MEM_WB_reg__0/Q
                         net (fo=39, routed)          1.698     7.494    inst_ID/MemtoReg_MEM_WB
    SLICE_X13Y59         LUT3 (Prop_lut3_I2_O)        0.325     7.819 r  inst_ID/reg_file_reg_1_i_13/O
                         net (fo=2, routed)           0.854     8.673    inst_ID/WD[4]
    RAMB18_X0Y25         RAMB18E1                                     r  inst_ID/reg_file_reg_2/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.564     9.986    inst_ID/reg_file_reg_2_0
    RAMB18_X0Y25         RAMB18E1                                     r  inst_ID/reg_file_reg_2/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.259    10.245    
                         clock uncertainty           -0.035    10.210    
    RAMB18_X0Y25         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[4])
                                                     -0.444     9.766    inst_ID/reg_file_reg_2
  -------------------------------------------------------------------
                         required time                          9.766    
                         arrival time                          -8.673    
  -------------------------------------------------------------------
                         slack                                  1.093    

Slack (MET) :             1.111ns  (required time - arrival time)
  Source:                 MemtoReg_MEM_WB_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ID/reg_file_reg_2/DIBDI[7]
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.539ns  (logic 0.773ns (21.840%)  route 2.766ns (78.160%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.986ns = ( 9.986 - 5.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.716     5.319    clk_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  MemtoReg_MEM_WB_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.478     5.797 r  MemtoReg_MEM_WB_reg__0/Q
                         net (fo=39, routed)          1.853     7.650    inst_ID/MemtoReg_MEM_WB
    SLICE_X12Y61         LUT3 (Prop_lut3_I2_O)        0.295     7.945 r  inst_ID/reg_file_reg_1_i_26/O
                         net (fo=3, routed)           0.913     8.858    inst_ID/MemData_MEM_WB_reg[27][16]
    RAMB18_X0Y25         RAMB18E1                                     r  inst_ID/reg_file_reg_2/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.564     9.986    inst_ID/reg_file_reg_2_0
    RAMB18_X0Y25         RAMB18E1                                     r  inst_ID/reg_file_reg_2/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.259    10.245    
                         clock uncertainty           -0.035    10.210    
    RAMB18_X0Y25         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                     -0.241     9.969    inst_ID/reg_file_reg_2
  -------------------------------------------------------------------
                         required time                          9.969    
                         arrival time                          -8.858    
  -------------------------------------------------------------------
                         slack                                  1.111    

Slack (MET) :             1.119ns  (required time - arrival time)
  Source:                 MemtoReg_MEM_WB_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ID/reg_file_reg_1/DIADI[13]
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.329ns  (logic 0.799ns (23.998%)  route 2.530ns (76.002%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.986ns = ( 9.986 - 5.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.716     5.319    clk_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  MemtoReg_MEM_WB_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.478     5.797 r  MemtoReg_MEM_WB_reg__0/Q
                         net (fo=39, routed)          1.613     7.410    inst_ID/MemtoReg_MEM_WB
    SLICE_X15Y59         LUT3 (Prop_lut3_I2_O)        0.321     7.731 r  inst_ID/reg_file_reg_1_i_4/O
                         net (fo=2, routed)           0.917     8.648    inst_ID/WD[13]
    RAMB18_X0Y24         RAMB18E1                                     r  inst_ID/reg_file_reg_1/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.564     9.986    inst_ID/reg_file_reg_2_0
    RAMB18_X0Y24         RAMB18E1                                     r  inst_ID/reg_file_reg_1/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.259    10.245    
                         clock uncertainty           -0.035    10.210    
    RAMB18_X0Y24         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[13])
                                                     -0.443     9.767    inst_ID/reg_file_reg_1
  -------------------------------------------------------------------
                         required time                          9.767    
                         arrival time                          -8.648    
  -------------------------------------------------------------------
                         slack                                  1.119    

Slack (MET) :             1.121ns  (required time - arrival time)
  Source:                 MemtoReg_MEM_WB_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ID/reg_file_reg_1/DIBDI[4]
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.326ns  (logic 0.765ns (23.003%)  route 2.561ns (76.997%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.986ns = ( 9.986 - 5.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.716     5.319    clk_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  MemtoReg_MEM_WB_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.478     5.797 r  MemtoReg_MEM_WB_reg__0/Q
                         net (fo=39, routed)          1.501     7.298    inst_ID/MemtoReg_MEM_WB
    SLICE_X12Y63         LUT3 (Prop_lut3_I2_O)        0.287     7.585 r  inst_ID/reg_file_reg_1_i_29/O
                         net (fo=3, routed)           1.060     8.644    inst_ID/MemData_MEM_WB_reg[27][13]
    RAMB18_X0Y24         RAMB18E1                                     r  inst_ID/reg_file_reg_1/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.564     9.986    inst_ID/reg_file_reg_2_0
    RAMB18_X0Y24         RAMB18E1                                     r  inst_ID/reg_file_reg_1/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.259    10.245    
                         clock uncertainty           -0.035    10.210    
    RAMB18_X0Y24         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[4])
                                                     -0.445     9.765    inst_ID/reg_file_reg_1
  -------------------------------------------------------------------
                         required time                          9.765    
                         arrival time                          -8.644    
  -------------------------------------------------------------------
                         slack                                  1.121    

Slack (MET) :             1.166ns  (required time - arrival time)
  Source:                 MemtoReg_MEM_WB_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ID/reg_file_reg_2/DIADI[1]
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.485ns  (logic 0.773ns (22.184%)  route 2.712ns (77.816%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.986ns = ( 9.986 - 5.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.716     5.319    clk_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  MemtoReg_MEM_WB_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.478     5.797 r  MemtoReg_MEM_WB_reg__0/Q
                         net (fo=39, routed)          1.939     7.736    inst_ID/MemtoReg_MEM_WB
    SLICE_X13Y60         LUT3 (Prop_lut3_I2_O)        0.295     8.031 r  inst_ID/reg_file_reg_1_i_16/O
                         net (fo=2, routed)           0.773     8.803    inst_ID/WD[1]
    RAMB18_X0Y25         RAMB18E1                                     r  inst_ID/reg_file_reg_2/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.564     9.986    inst_ID/reg_file_reg_2_0
    RAMB18_X0Y25         RAMB18E1                                     r  inst_ID/reg_file_reg_2/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.259    10.245    
                         clock uncertainty           -0.035    10.210    
    RAMB18_X0Y25         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[1])
                                                     -0.241     9.969    inst_ID/reg_file_reg_2
  -------------------------------------------------------------------
                         required time                          9.969    
                         arrival time                          -8.803    
  -------------------------------------------------------------------
                         slack                                  1.166    

Slack (MET) :             1.260ns  (required time - arrival time)
  Source:                 MemtoReg_MEM_WB_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ID/reg_file_reg_1/DIADI[4]
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.187ns  (logic 0.803ns (25.199%)  route 2.384ns (74.801%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.986ns = ( 9.986 - 5.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.716     5.319    clk_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  MemtoReg_MEM_WB_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.478     5.797 r  MemtoReg_MEM_WB_reg__0/Q
                         net (fo=39, routed)          1.698     7.494    inst_ID/MemtoReg_MEM_WB
    SLICE_X13Y59         LUT3 (Prop_lut3_I2_O)        0.325     7.819 r  inst_ID/reg_file_reg_1_i_13/O
                         net (fo=2, routed)           0.686     8.505    inst_ID/WD[4]
    RAMB18_X0Y24         RAMB18E1                                     r  inst_ID/reg_file_reg_1/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.564     9.986    inst_ID/reg_file_reg_2_0
    RAMB18_X0Y24         RAMB18E1                                     r  inst_ID/reg_file_reg_1/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.259    10.245    
                         clock uncertainty           -0.035    10.210    
    RAMB18_X0Y24         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[4])
                                                     -0.444     9.766    inst_ID/reg_file_reg_1
  -------------------------------------------------------------------
                         required time                          9.766    
                         arrival time                          -8.505    
  -------------------------------------------------------------------
                         slack                                  1.260    

Slack (MET) :             1.292ns  (required time - arrival time)
  Source:                 MemtoReg_MEM_WB_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ID/reg_file_reg_1/DIADI[14]
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.154ns  (logic 0.799ns (25.331%)  route 2.355ns (74.669%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.986ns = ( 9.986 - 5.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.716     5.319    clk_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  MemtoReg_MEM_WB_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.478     5.797 r  MemtoReg_MEM_WB_reg__0/Q
                         net (fo=39, routed)          1.853     7.650    inst_ID/MemtoReg_MEM_WB
    SLICE_X12Y61         LUT3 (Prop_lut3_I2_O)        0.321     7.971 r  inst_ID/reg_file_reg_1_i_3/O
                         net (fo=3, routed)           0.502     8.473    inst_ID/MemData_MEM_WB_reg[27][7]
    RAMB18_X0Y24         RAMB18E1                                     r  inst_ID/reg_file_reg_1/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.564     9.986    inst_ID/reg_file_reg_2_0
    RAMB18_X0Y24         RAMB18E1                                     r  inst_ID/reg_file_reg_1/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.259    10.245    
                         clock uncertainty           -0.035    10.210    
    RAMB18_X0Y24         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[14])
                                                     -0.445     9.765    inst_ID/reg_file_reg_1
  -------------------------------------------------------------------
                         required time                          9.765    
                         arrival time                          -8.473    
  -------------------------------------------------------------------
                         slack                                  1.292    

Slack (MET) :             1.320ns  (required time - arrival time)
  Source:                 MemtoReg_MEM_WB_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ID/reg_file_reg_1/DIADI[1]
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.330ns  (logic 0.773ns (23.212%)  route 2.557ns (76.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.986ns = ( 9.986 - 5.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.716     5.319    clk_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  MemtoReg_MEM_WB_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.478     5.797 r  MemtoReg_MEM_WB_reg__0/Q
                         net (fo=39, routed)          1.939     7.736    inst_ID/MemtoReg_MEM_WB
    SLICE_X13Y60         LUT3 (Prop_lut3_I2_O)        0.295     8.031 r  inst_ID/reg_file_reg_1_i_16/O
                         net (fo=2, routed)           0.618     8.649    inst_ID/WD[1]
    RAMB18_X0Y24         RAMB18E1                                     r  inst_ID/reg_file_reg_1/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.564     9.986    inst_ID/reg_file_reg_2_0
    RAMB18_X0Y24         RAMB18E1                                     r  inst_ID/reg_file_reg_1/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.259    10.245    
                         clock uncertainty           -0.035    10.210    
    RAMB18_X0Y24         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[1])
                                                     -0.241     9.969    inst_ID/reg_file_reg_1
  -------------------------------------------------------------------
                         required time                          9.969    
                         arrival time                          -8.649    
  -------------------------------------------------------------------
                         slack                                  1.320    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 RD2_EX_MEM_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_MEM/RAM_reg/DIBDI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.235%)  route 0.224ns (57.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.573     1.492    clk_IBUF_BUFG
    SLICE_X8Y60          FDRE                                         r  RD2_EX_MEM_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.164     1.656 r  RD2_EX_MEM_reg[21]/Q
                         net (fo=1, routed)           0.224     1.881    inst_MEM/RAM_reg_21[21]
    RAMB18_X0Y22         RAMB18E1                                     r  inst_MEM/RAM_reg/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.888     2.053    inst_MEM/clk_IBUF_BUFG
    RAMB18_X0Y22         RAMB18E1                                     r  inst_MEM/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.500     1.553    
    RAMB18_X0Y22         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[3])
                                                      0.296     1.849    inst_MEM/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 RD2_EX_MEM_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_MEM/RAM_reg/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.164ns (39.780%)  route 0.248ns (60.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.571     1.490    clk_IBUF_BUFG
    SLICE_X8Y63          FDRE                                         r  RD2_EX_MEM_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.164     1.654 r  RD2_EX_MEM_reg[25]/Q
                         net (fo=1, routed)           0.248     1.903    inst_MEM/RAM_reg_21[25]
    RAMB18_X0Y22         RAMB18E1                                     r  inst_MEM/RAM_reg/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.888     2.053    inst_MEM/clk_IBUF_BUFG
    RAMB18_X0Y22         RAMB18E1                                     r  inst_MEM/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.500     1.553    
    RAMB18_X0Y22         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                      0.296     1.849    inst_MEM/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 RD2_EX_MEM_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_MEM/RAM_reg/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.164ns (39.746%)  route 0.249ns (60.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.571     1.490    clk_IBUF_BUFG
    SLICE_X8Y63          FDRE                                         r  RD2_EX_MEM_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.164     1.654 r  RD2_EX_MEM_reg[28]/Q
                         net (fo=1, routed)           0.249     1.903    inst_MEM/RAM_reg_21[28]
    RAMB18_X0Y22         RAMB18E1                                     r  inst_MEM/RAM_reg/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.888     2.053    inst_MEM/clk_IBUF_BUFG
    RAMB18_X0Y22         RAMB18E1                                     r  inst_MEM/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.500     1.553    
    RAMB18_X0Y22         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                      0.296     1.849    inst_MEM/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 RD2_EX_MEM_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_MEM/RAM_reg/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.164ns (39.865%)  route 0.247ns (60.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.573     1.492    clk_IBUF_BUFG
    SLICE_X8Y60          FDRE                                         r  RD2_EX_MEM_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.164     1.656 r  RD2_EX_MEM_reg[19]/Q
                         net (fo=1, routed)           0.247     1.904    inst_MEM/RAM_reg_21[19]
    RAMB18_X0Y22         RAMB18E1                                     r  inst_MEM/RAM_reg/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.888     2.053    inst_MEM/clk_IBUF_BUFG
    RAMB18_X0Y22         RAMB18E1                                     r  inst_MEM/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.500     1.553    
    RAMB18_X0Y22         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.296     1.849    inst_MEM/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 RD2_EX_MEM_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_MEM/RAM_reg/DIBDI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.164ns (39.650%)  route 0.250ns (60.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.571     1.490    clk_IBUF_BUFG
    SLICE_X8Y63          FDRE                                         r  RD2_EX_MEM_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.164     1.654 r  RD2_EX_MEM_reg[29]/Q
                         net (fo=1, routed)           0.250     1.904    inst_MEM/RAM_reg_21[29]
    RAMB18_X0Y22         RAMB18E1                                     r  inst_MEM/RAM_reg/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.888     2.053    inst_MEM/clk_IBUF_BUFG
    RAMB18_X0Y22         RAMB18E1                                     r  inst_MEM/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.500     1.553    
    RAMB18_X0Y22         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[11])
                                                      0.296     1.849    inst_MEM/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ALURes_EX_MEM_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_MEM/RAM_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.183%)  route 0.171ns (54.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.574     1.493    clk_IBUF_BUFG
    SLICE_X9Y58          FDRE                                         r  ALURes_EX_MEM_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDRE (Prop_fdre_C_Q)         0.141     1.634 r  ALURes_EX_MEM_reg[5]/Q
                         net (fo=3, routed)           0.171     1.805    inst_MEM/Q[5]
    RAMB18_X0Y22         RAMB18E1                                     r  inst_MEM/RAM_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.887     2.052    inst_MEM/clk_IBUF_BUFG
    RAMB18_X0Y22         RAMB18E1                                     r  inst_MEM/RAM_reg/CLKARDCLK
                         clock pessimism             -0.500     1.552    
    RAMB18_X0Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.735    inst_MEM/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ALURes_EX_MEM_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_MEM/RAM_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.157%)  route 0.171ns (54.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.574     1.493    clk_IBUF_BUFG
    SLICE_X9Y58          FDRE                                         r  ALURes_EX_MEM_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDRE (Prop_fdre_C_Q)         0.141     1.634 r  ALURes_EX_MEM_reg[4]/Q
                         net (fo=3, routed)           0.171     1.806    inst_MEM/Q[4]
    RAMB18_X0Y22         RAMB18E1                                     r  inst_MEM/RAM_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.887     2.052    inst_MEM/clk_IBUF_BUFG
    RAMB18_X0Y22         RAMB18E1                                     r  inst_MEM/RAM_reg/CLKARDCLK
                         clock pessimism             -0.500     1.552    
    RAMB18_X0Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.735    inst_MEM/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 ALURes_EX_MEM_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_MEM/RAM_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.688%)  route 0.187ns (53.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.574     1.493    clk_IBUF_BUFG
    SLICE_X10Y58         FDRE                                         r  ALURes_EX_MEM_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y58         FDRE (Prop_fdre_C_Q)         0.164     1.657 r  ALURes_EX_MEM_reg[2]/Q
                         net (fo=3, routed)           0.187     1.845    inst_MEM/Q[2]
    RAMB18_X0Y22         RAMB18E1                                     r  inst_MEM/RAM_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.888     2.053    inst_MEM/clk_IBUF_BUFG
    RAMB18_X0Y22         RAMB18E1                                     r  inst_MEM/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.479     1.574    
    RAMB18_X0Y22         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.757    inst_MEM/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 RD2_EX_MEM_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_MEM/RAM_reg/DIPADIP[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.164ns (36.931%)  route 0.280ns (63.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.573     1.492    clk_IBUF_BUFG
    SLICE_X8Y60          FDRE                                         r  RD2_EX_MEM_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.164     1.656 r  RD2_EX_MEM_reg[17]/Q
                         net (fo=1, routed)           0.280     1.936    inst_MEM/RAM_reg_21[17]
    RAMB18_X0Y22         RAMB18E1                                     r  inst_MEM/RAM_reg/DIPADIP[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.887     2.052    inst_MEM/clk_IBUF_BUFG
    RAMB18_X0Y22         RAMB18E1                                     r  inst_MEM/RAM_reg/CLKARDCLK
                         clock pessimism             -0.500     1.552    
    RAMB18_X0Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIPADIP[1])
                                                      0.296     1.848    inst_MEM/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 ALURes_EX_MEM_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_MEM/RAM_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.688%)  route 0.187ns (53.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.574     1.493    clk_IBUF_BUFG
    SLICE_X10Y58         FDRE                                         r  ALURes_EX_MEM_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y58         FDRE (Prop_fdre_C_Q)         0.164     1.657 r  ALURes_EX_MEM_reg[2]/Q
                         net (fo=3, routed)           0.187     1.845    inst_MEM/Q[2]
    RAMB18_X0Y22         RAMB18E1                                     r  inst_MEM/RAM_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.887     2.052    inst_MEM/clk_IBUF_BUFG
    RAMB18_X0Y22         RAMB18E1                                     r  inst_MEM/RAM_reg/CLKARDCLK
                         clock pessimism             -0.479     1.573    
    RAMB18_X0Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.756    inst_MEM/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.089    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y24    inst_ID/reg_file_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y24    inst_ID/reg_file_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y25    inst_ID/reg_file_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y25    inst_ID/reg_file_reg_2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y22    inst_MEM/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y22    inst_MEM/RAM_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y65     ALUOp_ID_EX_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y64     ALUOp_ID_EX_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y58     ALUOp_ID_EX_reg[2]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y67     MemtoReg_EX_MEM_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y67     MemtoReg_EX_MEM_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y62     RegWrite_EX_MEM_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y62     RegWrite_EX_MEM_reg_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y65     ALUOp_ID_EX_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y65     ALUOp_ID_EX_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y64     ALUOp_ID_EX_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y64     ALUOp_ID_EX_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y58     ALUOp_ID_EX_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y58     ALUOp_ID_EX_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y67     MemtoReg_EX_MEM_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y67     MemtoReg_EX_MEM_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y62     RegWrite_EX_MEM_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y62     RegWrite_EX_MEM_reg_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y65     ALUOp_ID_EX_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y65     ALUOp_ID_EX_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y64     ALUOp_ID_EX_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y64     ALUOp_ID_EX_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y58     ALUOp_ID_EX_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y58     ALUOp_ID_EX_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.980ns  (logic 6.321ns (37.224%)  route 10.660ns (62.776%))
  Logic Levels:           8  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sw_IBUF[5]_inst/O
                         net (fo=71, routed)          3.476     4.974    inst_MEM/sw_IBUF[0]
    SLICE_X10Y58         LUT5 (Prop_lut5_I3_O)        0.124     5.098 r  inst_MEM/cat_OBUF[6]_inst_i_134/O
                         net (fo=1, routed)           1.175     6.273    inst_MEM/cat_OBUF[6]_inst_i_134_n_0
    SLICE_X7Y57          LUT6 (Prop_lut6_I0_O)        0.124     6.397 r  inst_MEM/cat_OBUF[6]_inst_i_83/O
                         net (fo=1, routed)           0.000     6.397    inst_ID/cat_OBUF[6]_inst_i_13_0
    SLICE_X7Y57          MUXF7 (Prop_muxf7_I1_O)      0.245     6.642 r  inst_ID/cat_OBUF[6]_inst_i_36/O
                         net (fo=1, routed)           0.000     6.642    inst_ID/digits[0]
    SLICE_X7Y57          MUXF8 (Prop_muxf8_I0_O)      0.104     6.746 r  inst_ID/cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           1.103     7.849    inst_ID/cat_OBUF[6]_inst_i_13_n_0
    SLICE_X11Y61         LUT6 (Prop_lut6_I5_O)        0.316     8.165 r  inst_ID/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.199     9.363    inst_ID/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X4Y61          LUT4 (Prop_lut4_I2_O)        0.152     9.515 r  inst_ID/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.706    13.222    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.758    16.980 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.980    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.815ns  (logic 6.027ns (38.111%)  route 9.788ns (61.889%))
  Logic Levels:           8  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sw_IBUF[5]_inst/O
                         net (fo=71, routed)          3.476     4.974    inst_MEM/sw_IBUF[0]
    SLICE_X10Y58         LUT5 (Prop_lut5_I3_O)        0.124     5.098 f  inst_MEM/cat_OBUF[6]_inst_i_134/O
                         net (fo=1, routed)           1.175     6.273    inst_MEM/cat_OBUF[6]_inst_i_134_n_0
    SLICE_X7Y57          LUT6 (Prop_lut6_I0_O)        0.124     6.397 f  inst_MEM/cat_OBUF[6]_inst_i_83/O
                         net (fo=1, routed)           0.000     6.397    inst_ID/cat_OBUF[6]_inst_i_13_0
    SLICE_X7Y57          MUXF7 (Prop_muxf7_I1_O)      0.245     6.642 f  inst_ID/cat_OBUF[6]_inst_i_36/O
                         net (fo=1, routed)           0.000     6.642    inst_ID/digits[0]
    SLICE_X7Y57          MUXF8 (Prop_muxf8_I0_O)      0.104     6.746 f  inst_ID/cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           1.103     7.849    inst_ID/cat_OBUF[6]_inst_i_13_n_0
    SLICE_X11Y61         LUT6 (Prop_lut6_I5_O)        0.316     8.165 f  inst_ID/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.969     9.133    inst_ID/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X4Y62          LUT4 (Prop_lut4_I1_O)        0.124     9.257 r  inst_ID/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.065    12.322    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    15.815 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.815    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.575ns  (logic 6.275ns (40.286%)  route 9.300ns (59.714%))
  Logic Levels:           8  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sw_IBUF[5]_inst/O
                         net (fo=71, routed)          3.476     4.974    inst_MEM/sw_IBUF[0]
    SLICE_X10Y58         LUT5 (Prop_lut5_I3_O)        0.124     5.098 r  inst_MEM/cat_OBUF[6]_inst_i_134/O
                         net (fo=1, routed)           1.175     6.273    inst_MEM/cat_OBUF[6]_inst_i_134_n_0
    SLICE_X7Y57          LUT6 (Prop_lut6_I0_O)        0.124     6.397 r  inst_MEM/cat_OBUF[6]_inst_i_83/O
                         net (fo=1, routed)           0.000     6.397    inst_ID/cat_OBUF[6]_inst_i_13_0
    SLICE_X7Y57          MUXF7 (Prop_muxf7_I1_O)      0.245     6.642 r  inst_ID/cat_OBUF[6]_inst_i_36/O
                         net (fo=1, routed)           0.000     6.642    inst_ID/digits[0]
    SLICE_X7Y57          MUXF8 (Prop_muxf8_I0_O)      0.104     6.746 r  inst_ID/cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           1.103     7.849    inst_ID/cat_OBUF[6]_inst_i_13_n_0
    SLICE_X11Y61         LUT6 (Prop_lut6_I5_O)        0.316     8.165 r  inst_ID/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.969     9.133    inst_ID/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X4Y62          LUT4 (Prop_lut4_I1_O)        0.119     9.252 r  inst_ID/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.577    11.830    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.745    15.575 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.575    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.347ns  (logic 6.068ns (39.539%)  route 9.279ns (60.461%))
  Logic Levels:           8  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sw_IBUF[5]_inst/O
                         net (fo=71, routed)          3.476     4.974    inst_MEM/sw_IBUF[0]
    SLICE_X10Y58         LUT5 (Prop_lut5_I3_O)        0.124     5.098 r  inst_MEM/cat_OBUF[6]_inst_i_134/O
                         net (fo=1, routed)           1.175     6.273    inst_MEM/cat_OBUF[6]_inst_i_134_n_0
    SLICE_X7Y57          LUT6 (Prop_lut6_I0_O)        0.124     6.397 r  inst_MEM/cat_OBUF[6]_inst_i_83/O
                         net (fo=1, routed)           0.000     6.397    inst_ID/cat_OBUF[6]_inst_i_13_0
    SLICE_X7Y57          MUXF7 (Prop_muxf7_I1_O)      0.245     6.642 r  inst_ID/cat_OBUF[6]_inst_i_36/O
                         net (fo=1, routed)           0.000     6.642    inst_ID/digits[0]
    SLICE_X7Y57          MUXF8 (Prop_muxf8_I0_O)      0.104     6.746 r  inst_ID/cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           1.103     7.849    inst_ID/cat_OBUF[6]_inst_i_13_n_0
    SLICE_X11Y61         LUT6 (Prop_lut6_I5_O)        0.316     8.165 r  inst_ID/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.324     9.489    inst_ID/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X4Y62          LUT4 (Prop_lut4_I3_O)        0.124     9.613 r  inst_ID/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.200    11.813    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    15.347 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.347    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.196ns  (logic 6.343ns (41.744%)  route 8.852ns (58.256%))
  Logic Levels:           8  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sw_IBUF[5]_inst/O
                         net (fo=71, routed)          3.476     4.974    inst_MEM/sw_IBUF[0]
    SLICE_X10Y58         LUT5 (Prop_lut5_I3_O)        0.124     5.098 r  inst_MEM/cat_OBUF[6]_inst_i_134/O
                         net (fo=1, routed)           1.175     6.273    inst_MEM/cat_OBUF[6]_inst_i_134_n_0
    SLICE_X7Y57          LUT6 (Prop_lut6_I0_O)        0.124     6.397 r  inst_MEM/cat_OBUF[6]_inst_i_83/O
                         net (fo=1, routed)           0.000     6.397    inst_ID/cat_OBUF[6]_inst_i_13_0
    SLICE_X7Y57          MUXF7 (Prop_muxf7_I1_O)      0.245     6.642 r  inst_ID/cat_OBUF[6]_inst_i_36/O
                         net (fo=1, routed)           0.000     6.642    inst_ID/digits[0]
    SLICE_X7Y57          MUXF8 (Prop_muxf8_I0_O)      0.104     6.746 r  inst_ID/cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           1.103     7.849    inst_ID/cat_OBUF[6]_inst_i_13_n_0
    SLICE_X11Y61         LUT6 (Prop_lut6_I5_O)        0.316     8.165 r  inst_ID/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.167     9.332    inst_ID/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X4Y61          LUT4 (Prop_lut4_I2_O)        0.153     9.485 r  inst_ID/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.931    11.416    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.780    15.196 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.196    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.129ns  (logic 6.090ns (40.254%)  route 9.039ns (59.746%))
  Logic Levels:           8  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sw_IBUF[5]_inst/O
                         net (fo=71, routed)          3.476     4.974    inst_MEM/sw_IBUF[0]
    SLICE_X10Y58         LUT5 (Prop_lut5_I3_O)        0.124     5.098 r  inst_MEM/cat_OBUF[6]_inst_i_134/O
                         net (fo=1, routed)           1.175     6.273    inst_MEM/cat_OBUF[6]_inst_i_134_n_0
    SLICE_X7Y57          LUT6 (Prop_lut6_I0_O)        0.124     6.397 r  inst_MEM/cat_OBUF[6]_inst_i_83/O
                         net (fo=1, routed)           0.000     6.397    inst_ID/cat_OBUF[6]_inst_i_13_0
    SLICE_X7Y57          MUXF7 (Prop_muxf7_I1_O)      0.245     6.642 r  inst_ID/cat_OBUF[6]_inst_i_36/O
                         net (fo=1, routed)           0.000     6.642    inst_ID/digits[0]
    SLICE_X7Y57          MUXF8 (Prop_muxf8_I0_O)      0.104     6.746 r  inst_ID/cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           1.103     7.849    inst_ID/cat_OBUF[6]_inst_i_13_n_0
    SLICE_X11Y61         LUT6 (Prop_lut6_I5_O)        0.316     8.165 r  inst_ID/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.199     9.363    inst_ID/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X4Y61          LUT4 (Prop_lut4_I3_O)        0.124     9.487 r  inst_ID/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.086    11.573    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    15.129 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.129    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.702ns  (logic 6.095ns (41.457%)  route 8.607ns (58.543%))
  Logic Levels:           8  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sw_IBUF[5]_inst/O
                         net (fo=71, routed)          3.476     4.974    inst_MEM/sw_IBUF[0]
    SLICE_X10Y58         LUT5 (Prop_lut5_I3_O)        0.124     5.098 r  inst_MEM/cat_OBUF[6]_inst_i_134/O
                         net (fo=1, routed)           1.175     6.273    inst_MEM/cat_OBUF[6]_inst_i_134_n_0
    SLICE_X7Y57          LUT6 (Prop_lut6_I0_O)        0.124     6.397 r  inst_MEM/cat_OBUF[6]_inst_i_83/O
                         net (fo=1, routed)           0.000     6.397    inst_ID/cat_OBUF[6]_inst_i_13_0
    SLICE_X7Y57          MUXF7 (Prop_muxf7_I1_O)      0.245     6.642 r  inst_ID/cat_OBUF[6]_inst_i_36/O
                         net (fo=1, routed)           0.000     6.642    inst_ID/digits[0]
    SLICE_X7Y57          MUXF8 (Prop_muxf8_I0_O)      0.104     6.746 r  inst_ID/cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           1.103     7.849    inst_ID/cat_OBUF[6]_inst_i_13_n_0
    SLICE_X11Y61         LUT6 (Prop_lut6_I5_O)        0.316     8.165 r  inst_ID/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.167     9.332    inst_ID/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X4Y61          LUT4 (Prop_lut4_I2_O)        0.124     9.456 r  inst_ID/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.686    11.142    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    14.702 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.702    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.075ns  (logic 1.806ns (58.741%)  route 1.269ns (41.259%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  sw_IBUF[6]_inst/O
                         net (fo=64, routed)          0.537     0.799    inst_ID/sw_IBUF[1]
    SLICE_X5Y62          LUT6 (Prop_lut6_I2_O)        0.045     0.844 r  inst_ID/cat_OBUF[6]_inst_i_56/O
                         net (fo=1, routed)           0.000     0.844    inst_ID/cat_OBUF[6]_inst_i_56_n_0
    SLICE_X5Y62          MUXF7 (Prop_muxf7_I0_O)      0.062     0.906 r  inst_ID/cat_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.000     0.906    inst_ID/digits[31]
    SLICE_X5Y62          MUXF8 (Prop_muxf8_I1_O)      0.019     0.925 r  inst_ID/cat_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.103     1.028    inst_ID/cat_OBUF[6]_inst_i_6_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.112     1.140 r  inst_ID/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.293     1.433    inst_ID/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X4Y61          LUT4 (Prop_lut4_I0_O)        0.045     1.478 r  inst_ID/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.336     1.813    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.261     3.075 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.075    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.108ns  (logic 1.779ns (57.252%)  route 1.328ns (42.748%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  sw_IBUF[6]_inst/O
                         net (fo=64, routed)          0.537     0.799    inst_ID/sw_IBUF[1]
    SLICE_X5Y62          LUT6 (Prop_lut6_I2_O)        0.045     0.844 f  inst_ID/cat_OBUF[6]_inst_i_56/O
                         net (fo=1, routed)           0.000     0.844    inst_ID/cat_OBUF[6]_inst_i_56_n_0
    SLICE_X5Y62          MUXF7 (Prop_muxf7_I0_O)      0.062     0.906 f  inst_ID/cat_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.000     0.906    inst_ID/digits[31]
    SLICE_X5Y62          MUXF8 (Prop_muxf8_I1_O)      0.019     0.925 f  inst_ID/cat_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.103     1.028    inst_ID/cat_OBUF[6]_inst_i_6_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.112     1.140 f  inst_ID/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.135     1.275    inst_ID/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X4Y62          LUT4 (Prop_lut4_I0_O)        0.045     1.320 r  inst_ID/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.553     1.873    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.108 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.108    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.141ns  (logic 1.801ns (57.344%)  route 1.340ns (42.656%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  sw_IBUF[6]_inst/O
                         net (fo=64, routed)          0.537     0.799    inst_ID/sw_IBUF[1]
    SLICE_X5Y62          LUT6 (Prop_lut6_I2_O)        0.045     0.844 r  inst_ID/cat_OBUF[6]_inst_i_56/O
                         net (fo=1, routed)           0.000     0.844    inst_ID/cat_OBUF[6]_inst_i_56_n_0
    SLICE_X5Y62          MUXF7 (Prop_muxf7_I0_O)      0.062     0.906 r  inst_ID/cat_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.000     0.906    inst_ID/digits[31]
    SLICE_X5Y62          MUXF8 (Prop_muxf8_I1_O)      0.019     0.925 r  inst_ID/cat_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.103     1.028    inst_ID/cat_OBUF[6]_inst_i_6_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.112     1.140 r  inst_ID/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.192     1.332    inst_ID/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X4Y61          LUT4 (Prop_lut4_I0_O)        0.045     1.377 r  inst_ID/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.508     1.884    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.256     3.141 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.141    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.269ns  (logic 1.884ns (57.637%)  route 1.385ns (42.363%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  sw_IBUF[6]_inst/O
                         net (fo=64, routed)          0.537     0.799    inst_ID/sw_IBUF[1]
    SLICE_X5Y62          LUT6 (Prop_lut6_I2_O)        0.045     0.844 r  inst_ID/cat_OBUF[6]_inst_i_56/O
                         net (fo=1, routed)           0.000     0.844    inst_ID/cat_OBUF[6]_inst_i_56_n_0
    SLICE_X5Y62          MUXF7 (Prop_muxf7_I0_O)      0.062     0.906 r  inst_ID/cat_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.000     0.906    inst_ID/digits[31]
    SLICE_X5Y62          MUXF8 (Prop_muxf8_I1_O)      0.019     0.925 r  inst_ID/cat_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.103     1.028    inst_ID/cat_OBUF[6]_inst_i_6_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.112     1.140 r  inst_ID/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.293     1.433    inst_ID/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X4Y61          LUT4 (Prop_lut4_I0_O)        0.042     1.475 r  inst_ID/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.452     1.927    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.342     3.269 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.269    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.393ns  (logic 1.850ns (54.522%)  route 1.543ns (45.478%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  sw_IBUF[6]_inst/O
                         net (fo=64, routed)          0.537     0.799    inst_ID/sw_IBUF[1]
    SLICE_X5Y62          LUT6 (Prop_lut6_I2_O)        0.045     0.844 r  inst_ID/cat_OBUF[6]_inst_i_56/O
                         net (fo=1, routed)           0.000     0.844    inst_ID/cat_OBUF[6]_inst_i_56_n_0
    SLICE_X5Y62          MUXF7 (Prop_muxf7_I0_O)      0.062     0.906 r  inst_ID/cat_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.000     0.906    inst_ID/digits[31]
    SLICE_X5Y62          MUXF8 (Prop_muxf8_I1_O)      0.019     0.925 r  inst_ID/cat_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.103     1.028    inst_ID/cat_OBUF[6]_inst_i_6_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.112     1.140 r  inst_ID/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.213     1.352    inst_ID/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X4Y62          LUT4 (Prop_lut4_I0_O)        0.045     1.397 r  inst_ID/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.690     2.088    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.305     3.393 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.393    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.530ns  (logic 1.739ns (49.273%)  route 1.790ns (50.727%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  sw_IBUF[6]_inst/O
                         net (fo=64, routed)          0.537     0.799    inst_ID/sw_IBUF[1]
    SLICE_X5Y62          LUT6 (Prop_lut6_I2_O)        0.045     0.844 r  inst_ID/cat_OBUF[6]_inst_i_56/O
                         net (fo=1, routed)           0.000     0.844    inst_ID/cat_OBUF[6]_inst_i_56_n_0
    SLICE_X5Y62          MUXF7 (Prop_muxf7_I0_O)      0.062     0.906 r  inst_ID/cat_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.000     0.906    inst_ID/digits[31]
    SLICE_X5Y62          MUXF8 (Prop_muxf8_I1_O)      0.019     0.925 r  inst_ID/cat_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.103     1.028    inst_ID/cat_OBUF[6]_inst_i_6_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.112     1.140 r  inst_ID/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.213     1.352    inst_ID/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X4Y62          LUT4 (Prop_lut4_I0_O)        0.045     1.397 r  inst_ID/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.938     2.335    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.530 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.530    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.910ns  (logic 1.863ns (47.640%)  route 2.047ns (52.360%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  sw_IBUF[6]_inst/O
                         net (fo=64, routed)          0.537     0.799    inst_ID/sw_IBUF[1]
    SLICE_X5Y62          LUT6 (Prop_lut6_I2_O)        0.045     0.844 r  inst_ID/cat_OBUF[6]_inst_i_56/O
                         net (fo=1, routed)           0.000     0.844    inst_ID/cat_OBUF[6]_inst_i_56_n_0
    SLICE_X5Y62          MUXF7 (Prop_muxf7_I0_O)      0.062     0.906 r  inst_ID/cat_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.000     0.906    inst_ID/digits[31]
    SLICE_X5Y62          MUXF8 (Prop_muxf8_I1_O)      0.019     0.925 r  inst_ID/cat_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.103     1.028    inst_ID/cat_OBUF[6]_inst_i_6_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.112     1.140 r  inst_ID/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.192     1.332    inst_ID/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X4Y61          LUT4 (Prop_lut4_I0_O)        0.045     1.377 r  inst_ID/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.215     2.592    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.318     3.910 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.910    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_ID/reg_file_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.709ns  (logic 8.792ns (49.648%)  route 8.917ns (50.352%))
  Logic Levels:           14  (CARRY4=6 LUT4=2 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.684     5.286    inst_ID/clk_IBUF_BUFG
    RAMB18_X0Y25         RAMB18E1                                     r  inst_ID/reg_file_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.740 r  inst_ID/reg_file_reg_2/DOADO[5]
                         net (fo=6, routed)           1.253     8.993    inst_ID/RD2[5]
    SLICE_X8Y58          LUT4 (Prop_lut4_I1_O)        0.124     9.117 r  inst_ID/minusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.117    inst_EX/ALURes_EX_MEM_reg[5][1]
    SLICE_X8Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.650 r  inst_EX/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.650    inst_EX/minusOp_carry__0_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.767 r  inst_EX/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.767    inst_EX/minusOp_carry__1_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.884 r  inst_EX/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.884    inst_EX/minusOp_carry__2_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.001 r  inst_EX/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.001    inst_EX/minusOp_carry__3_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.118 r  inst_EX/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.118    inst_EX/minusOp_carry__4_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.337 r  inst_EX/minusOp_carry__5/O[0]
                         net (fo=1, routed)           0.703    11.040    inst_EX/minusOp[24]
    SLICE_X8Y65          LUT6 (Prop_lut6_I0_O)        0.295    11.335 r  inst_EX/ALURes_EX_MEM[24]_i_2/O
                         net (fo=2, routed)           0.878    12.212    inst_MEM/cat_OBUF[6]_inst_i_30
    SLICE_X9Y65          LUT6 (Prop_lut6_I4_O)        0.124    12.336 r  inst_MEM/cat_OBUF[6]_inst_i_71/O
                         net (fo=1, routed)           0.000    12.336    inst_ID/cat_OBUF[6]_inst_i_10_0
    SLICE_X9Y65          MUXF7 (Prop_muxf7_I1_O)      0.245    12.581 r  inst_ID/cat_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.000    12.581    inst_ID/digits[24]
    SLICE_X9Y65          MUXF8 (Prop_muxf8_I0_O)      0.104    12.685 r  inst_ID/cat_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           1.179    13.864    inst_ID/cat_OBUF[6]_inst_i_10_n_0
    SLICE_X11Y61         LUT6 (Prop_lut6_I0_O)        0.316    14.180 r  inst_ID/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.199    15.379    inst_ID/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X4Y61          LUT4 (Prop_lut4_I2_O)        0.152    15.531 r  inst_ID/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.706    19.237    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.758    22.995 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.995    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_ID/reg_file_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.544ns  (logic 8.499ns (51.372%)  route 8.045ns (48.628%))
  Logic Levels:           14  (CARRY4=6 LUT4=2 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.684     5.286    inst_ID/clk_IBUF_BUFG
    RAMB18_X0Y25         RAMB18E1                                     r  inst_ID/reg_file_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.740 r  inst_ID/reg_file_reg_2/DOADO[5]
                         net (fo=6, routed)           1.253     8.993    inst_ID/RD2[5]
    SLICE_X8Y58          LUT4 (Prop_lut4_I1_O)        0.124     9.117 r  inst_ID/minusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.117    inst_EX/ALURes_EX_MEM_reg[5][1]
    SLICE_X8Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.650 r  inst_EX/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.650    inst_EX/minusOp_carry__0_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.767 r  inst_EX/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.767    inst_EX/minusOp_carry__1_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.884 r  inst_EX/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.884    inst_EX/minusOp_carry__2_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.001 r  inst_EX/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.001    inst_EX/minusOp_carry__3_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.118 r  inst_EX/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.118    inst_EX/minusOp_carry__4_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.337 f  inst_EX/minusOp_carry__5/O[0]
                         net (fo=1, routed)           0.703    11.040    inst_EX/minusOp[24]
    SLICE_X8Y65          LUT6 (Prop_lut6_I0_O)        0.295    11.335 f  inst_EX/ALURes_EX_MEM[24]_i_2/O
                         net (fo=2, routed)           0.878    12.212    inst_MEM/cat_OBUF[6]_inst_i_30
    SLICE_X9Y65          LUT6 (Prop_lut6_I4_O)        0.124    12.336 f  inst_MEM/cat_OBUF[6]_inst_i_71/O
                         net (fo=1, routed)           0.000    12.336    inst_ID/cat_OBUF[6]_inst_i_10_0
    SLICE_X9Y65          MUXF7 (Prop_muxf7_I1_O)      0.245    12.581 f  inst_ID/cat_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.000    12.581    inst_ID/digits[24]
    SLICE_X9Y65          MUXF8 (Prop_muxf8_I0_O)      0.104    12.685 f  inst_ID/cat_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           1.179    13.864    inst_ID/cat_OBUF[6]_inst_i_10_n_0
    SLICE_X11Y61         LUT6 (Prop_lut6_I0_O)        0.316    14.180 f  inst_ID/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.969    15.149    inst_ID/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X4Y62          LUT4 (Prop_lut4_I1_O)        0.124    15.273 r  inst_ID/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.065    18.337    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    21.830 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    21.830    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_ID/reg_file_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.304ns  (logic 8.746ns (53.645%)  route 7.558ns (46.355%))
  Logic Levels:           14  (CARRY4=6 LUT4=2 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.684     5.286    inst_ID/clk_IBUF_BUFG
    RAMB18_X0Y25         RAMB18E1                                     r  inst_ID/reg_file_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.740 r  inst_ID/reg_file_reg_2/DOADO[5]
                         net (fo=6, routed)           1.253     8.993    inst_ID/RD2[5]
    SLICE_X8Y58          LUT4 (Prop_lut4_I1_O)        0.124     9.117 r  inst_ID/minusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.117    inst_EX/ALURes_EX_MEM_reg[5][1]
    SLICE_X8Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.650 r  inst_EX/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.650    inst_EX/minusOp_carry__0_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.767 r  inst_EX/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.767    inst_EX/minusOp_carry__1_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.884 r  inst_EX/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.884    inst_EX/minusOp_carry__2_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.001 r  inst_EX/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.001    inst_EX/minusOp_carry__3_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.118 r  inst_EX/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.118    inst_EX/minusOp_carry__4_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.337 r  inst_EX/minusOp_carry__5/O[0]
                         net (fo=1, routed)           0.703    11.040    inst_EX/minusOp[24]
    SLICE_X8Y65          LUT6 (Prop_lut6_I0_O)        0.295    11.335 r  inst_EX/ALURes_EX_MEM[24]_i_2/O
                         net (fo=2, routed)           0.878    12.212    inst_MEM/cat_OBUF[6]_inst_i_30
    SLICE_X9Y65          LUT6 (Prop_lut6_I4_O)        0.124    12.336 r  inst_MEM/cat_OBUF[6]_inst_i_71/O
                         net (fo=1, routed)           0.000    12.336    inst_ID/cat_OBUF[6]_inst_i_10_0
    SLICE_X9Y65          MUXF7 (Prop_muxf7_I1_O)      0.245    12.581 r  inst_ID/cat_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.000    12.581    inst_ID/digits[24]
    SLICE_X9Y65          MUXF8 (Prop_muxf8_I0_O)      0.104    12.685 r  inst_ID/cat_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           1.179    13.864    inst_ID/cat_OBUF[6]_inst_i_10_n_0
    SLICE_X11Y61         LUT6 (Prop_lut6_I0_O)        0.316    14.180 r  inst_ID/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.969    15.149    inst_ID/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X4Y62          LUT4 (Prop_lut4_I1_O)        0.119    15.268 r  inst_ID/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.577    17.845    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.745    21.590 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    21.590    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_ID/reg_file_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.075ns  (logic 8.540ns (53.121%)  route 7.536ns (46.879%))
  Logic Levels:           14  (CARRY4=6 LUT4=2 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.684     5.286    inst_ID/clk_IBUF_BUFG
    RAMB18_X0Y25         RAMB18E1                                     r  inst_ID/reg_file_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.740 r  inst_ID/reg_file_reg_2/DOADO[5]
                         net (fo=6, routed)           1.253     8.993    inst_ID/RD2[5]
    SLICE_X8Y58          LUT4 (Prop_lut4_I1_O)        0.124     9.117 r  inst_ID/minusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.117    inst_EX/ALURes_EX_MEM_reg[5][1]
    SLICE_X8Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.650 r  inst_EX/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.650    inst_EX/minusOp_carry__0_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.767 r  inst_EX/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.767    inst_EX/minusOp_carry__1_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.884 r  inst_EX/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.884    inst_EX/minusOp_carry__2_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.001 r  inst_EX/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.001    inst_EX/minusOp_carry__3_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.118 r  inst_EX/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.118    inst_EX/minusOp_carry__4_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.337 r  inst_EX/minusOp_carry__5/O[0]
                         net (fo=1, routed)           0.703    11.040    inst_EX/minusOp[24]
    SLICE_X8Y65          LUT6 (Prop_lut6_I0_O)        0.295    11.335 r  inst_EX/ALURes_EX_MEM[24]_i_2/O
                         net (fo=2, routed)           0.878    12.212    inst_MEM/cat_OBUF[6]_inst_i_30
    SLICE_X9Y65          LUT6 (Prop_lut6_I4_O)        0.124    12.336 r  inst_MEM/cat_OBUF[6]_inst_i_71/O
                         net (fo=1, routed)           0.000    12.336    inst_ID/cat_OBUF[6]_inst_i_10_0
    SLICE_X9Y65          MUXF7 (Prop_muxf7_I1_O)      0.245    12.581 r  inst_ID/cat_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.000    12.581    inst_ID/digits[24]
    SLICE_X9Y65          MUXF8 (Prop_muxf8_I0_O)      0.104    12.685 r  inst_ID/cat_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           1.179    13.864    inst_ID/cat_OBUF[6]_inst_i_10_n_0
    SLICE_X11Y61         LUT6 (Prop_lut6_I0_O)        0.316    14.180 r  inst_ID/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.324    15.504    inst_ID/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X4Y62          LUT4 (Prop_lut4_I3_O)        0.124    15.628 r  inst_ID/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.200    17.828    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    21.362 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    21.362    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_ID/reg_file_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.925ns  (logic 8.815ns (55.354%)  route 7.110ns (44.646%))
  Logic Levels:           14  (CARRY4=6 LUT4=2 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.684     5.286    inst_ID/clk_IBUF_BUFG
    RAMB18_X0Y25         RAMB18E1                                     r  inst_ID/reg_file_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.740 r  inst_ID/reg_file_reg_2/DOADO[5]
                         net (fo=6, routed)           1.253     8.993    inst_ID/RD2[5]
    SLICE_X8Y58          LUT4 (Prop_lut4_I1_O)        0.124     9.117 r  inst_ID/minusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.117    inst_EX/ALURes_EX_MEM_reg[5][1]
    SLICE_X8Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.650 r  inst_EX/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.650    inst_EX/minusOp_carry__0_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.767 r  inst_EX/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.767    inst_EX/minusOp_carry__1_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.884 r  inst_EX/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.884    inst_EX/minusOp_carry__2_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.001 r  inst_EX/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.001    inst_EX/minusOp_carry__3_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.118 r  inst_EX/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.118    inst_EX/minusOp_carry__4_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.337 r  inst_EX/minusOp_carry__5/O[0]
                         net (fo=1, routed)           0.703    11.040    inst_EX/minusOp[24]
    SLICE_X8Y65          LUT6 (Prop_lut6_I0_O)        0.295    11.335 r  inst_EX/ALURes_EX_MEM[24]_i_2/O
                         net (fo=2, routed)           0.878    12.212    inst_MEM/cat_OBUF[6]_inst_i_30
    SLICE_X9Y65          LUT6 (Prop_lut6_I4_O)        0.124    12.336 r  inst_MEM/cat_OBUF[6]_inst_i_71/O
                         net (fo=1, routed)           0.000    12.336    inst_ID/cat_OBUF[6]_inst_i_10_0
    SLICE_X9Y65          MUXF7 (Prop_muxf7_I1_O)      0.245    12.581 r  inst_ID/cat_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.000    12.581    inst_ID/digits[24]
    SLICE_X9Y65          MUXF8 (Prop_muxf8_I0_O)      0.104    12.685 r  inst_ID/cat_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           1.179    13.864    inst_ID/cat_OBUF[6]_inst_i_10_n_0
    SLICE_X11Y61         LUT6 (Prop_lut6_I0_O)        0.316    14.180 r  inst_ID/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.167    15.347    inst_ID/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X4Y61          LUT4 (Prop_lut4_I2_O)        0.153    15.500 r  inst_ID/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.931    17.431    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.780    21.211 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    21.211    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_ID/reg_file_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.858ns  (logic 8.561ns (53.990%)  route 7.296ns (46.010%))
  Logic Levels:           14  (CARRY4=6 LUT4=2 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.684     5.286    inst_ID/clk_IBUF_BUFG
    RAMB18_X0Y25         RAMB18E1                                     r  inst_ID/reg_file_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.740 r  inst_ID/reg_file_reg_2/DOADO[5]
                         net (fo=6, routed)           1.253     8.993    inst_ID/RD2[5]
    SLICE_X8Y58          LUT4 (Prop_lut4_I1_O)        0.124     9.117 r  inst_ID/minusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.117    inst_EX/ALURes_EX_MEM_reg[5][1]
    SLICE_X8Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.650 r  inst_EX/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.650    inst_EX/minusOp_carry__0_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.767 r  inst_EX/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.767    inst_EX/minusOp_carry__1_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.884 r  inst_EX/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.884    inst_EX/minusOp_carry__2_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.001 r  inst_EX/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.001    inst_EX/minusOp_carry__3_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.118 r  inst_EX/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.118    inst_EX/minusOp_carry__4_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.337 r  inst_EX/minusOp_carry__5/O[0]
                         net (fo=1, routed)           0.703    11.040    inst_EX/minusOp[24]
    SLICE_X8Y65          LUT6 (Prop_lut6_I0_O)        0.295    11.335 r  inst_EX/ALURes_EX_MEM[24]_i_2/O
                         net (fo=2, routed)           0.878    12.212    inst_MEM/cat_OBUF[6]_inst_i_30
    SLICE_X9Y65          LUT6 (Prop_lut6_I4_O)        0.124    12.336 r  inst_MEM/cat_OBUF[6]_inst_i_71/O
                         net (fo=1, routed)           0.000    12.336    inst_ID/cat_OBUF[6]_inst_i_10_0
    SLICE_X9Y65          MUXF7 (Prop_muxf7_I1_O)      0.245    12.581 r  inst_ID/cat_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.000    12.581    inst_ID/digits[24]
    SLICE_X9Y65          MUXF8 (Prop_muxf8_I0_O)      0.104    12.685 r  inst_ID/cat_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           1.179    13.864    inst_ID/cat_OBUF[6]_inst_i_10_n_0
    SLICE_X11Y61         LUT6 (Prop_lut6_I0_O)        0.316    14.180 r  inst_ID/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.199    15.379    inst_ID/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X4Y61          LUT4 (Prop_lut4_I3_O)        0.124    15.503 r  inst_ID/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.086    17.588    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    21.144 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    21.144    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_ID/reg_file_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.431ns  (logic 8.567ns (55.515%)  route 6.864ns (44.485%))
  Logic Levels:           14  (CARRY4=6 LUT4=2 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.684     5.286    inst_ID/clk_IBUF_BUFG
    RAMB18_X0Y25         RAMB18E1                                     r  inst_ID/reg_file_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.740 r  inst_ID/reg_file_reg_2/DOADO[5]
                         net (fo=6, routed)           1.253     8.993    inst_ID/RD2[5]
    SLICE_X8Y58          LUT4 (Prop_lut4_I1_O)        0.124     9.117 r  inst_ID/minusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.117    inst_EX/ALURes_EX_MEM_reg[5][1]
    SLICE_X8Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.650 r  inst_EX/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.650    inst_EX/minusOp_carry__0_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.767 r  inst_EX/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.767    inst_EX/minusOp_carry__1_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.884 r  inst_EX/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.884    inst_EX/minusOp_carry__2_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.001 r  inst_EX/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.001    inst_EX/minusOp_carry__3_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.118 r  inst_EX/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.118    inst_EX/minusOp_carry__4_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.337 r  inst_EX/minusOp_carry__5/O[0]
                         net (fo=1, routed)           0.703    11.040    inst_EX/minusOp[24]
    SLICE_X8Y65          LUT6 (Prop_lut6_I0_O)        0.295    11.335 r  inst_EX/ALURes_EX_MEM[24]_i_2/O
                         net (fo=2, routed)           0.878    12.212    inst_MEM/cat_OBUF[6]_inst_i_30
    SLICE_X9Y65          LUT6 (Prop_lut6_I4_O)        0.124    12.336 r  inst_MEM/cat_OBUF[6]_inst_i_71/O
                         net (fo=1, routed)           0.000    12.336    inst_ID/cat_OBUF[6]_inst_i_10_0
    SLICE_X9Y65          MUXF7 (Prop_muxf7_I1_O)      0.245    12.581 r  inst_ID/cat_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.000    12.581    inst_ID/digits[24]
    SLICE_X9Y65          MUXF8 (Prop_muxf8_I0_O)      0.104    12.685 r  inst_ID/cat_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           1.179    13.864    inst_ID/cat_OBUF[6]_inst_i_10_n_0
    SLICE_X11Y61         LUT6 (Prop_lut6_I0_O)        0.316    14.180 r  inst_ID/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.167    15.347    inst_ID/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X4Y61          LUT4 (Prop_lut4_I2_O)        0.124    15.471 r  inst_ID/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.686    17.157    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    20.717 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    20.717    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.225ns  (logic 4.098ns (40.072%)  route 6.128ns (59.928%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.635     5.238    display/clk_IBUF_BUFG
    SLICE_X13Y68         FDRE                                         r  display/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDRE (Prop_fdre_C_Q)         0.456     5.694 r  display/cnt_reg[14]/Q
                         net (fo=25, routed)          1.166     6.860    display/sel0[0]
    SLICE_X12Y64         LUT3 (Prop_lut3_I2_O)        0.124     6.984 r  display/an_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.961    11.946    an_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    15.463 r  an_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.463    an[6]
    K2                                                                r  an[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.648ns  (logic 4.346ns (45.039%)  route 5.303ns (54.961%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.635     5.238    display/clk_IBUF_BUFG
    SLICE_X13Y68         FDRE                                         r  display/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDRE (Prop_fdre_C_Q)         0.456     5.694 r  display/cnt_reg[15]/Q
                         net (fo=13, routed)          2.249     7.943    display/sel0[1]
    SLICE_X4Y68          LUT3 (Prop_lut3_I0_O)        0.152     8.095 r  display/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.053    11.149    an_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.738    14.886 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.886    an[0]
    J17                                                               r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.476ns  (logic 4.362ns (46.032%)  route 5.114ns (53.968%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.634     5.237    display/clk_IBUF_BUFG
    SLICE_X13Y69         FDRE                                         r  display/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.456     5.693 r  display/cnt_reg[16]/Q
                         net (fo=13, routed)          1.957     7.650    display/sel0[2]
    SLICE_X4Y67          LUT3 (Prop_lut3_I2_O)        0.152     7.802 r  display/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.157    10.959    an_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.754    14.713 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.713    an[3]
    J14                                                               r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Instruction_IF_ID_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.959ns  (logic 1.442ns (73.608%)  route 0.517ns (26.392%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.599     1.518    clk_IBUF_BUFG
    SLICE_X4Y64          FDRE                                         r  Instruction_IF_ID_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  Instruction_IF_ID_reg[29]/Q
                         net (fo=13, routed)          0.198     1.858    opcode[3]
    SLICE_X0Y65          LUT6 (Prop_lut6_I5_O)        0.045     1.903 r  led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.319     2.221    led_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     3.477 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.477    led[6]
    U17                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Instruction_IF_ID_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.001ns  (logic 1.441ns (72.013%)  route 0.560ns (27.987%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.600     1.519    clk_IBUF_BUFG
    SLICE_X3Y64          FDRE                                         r  Instruction_IF_ID_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  Instruction_IF_ID_reg[30]/Q
                         net (fo=14, routed)          0.104     1.765    opcode[4]
    SLICE_X2Y64          LUT6 (Prop_lut6_I3_O)        0.045     1.810 r  led_OBUF[9]_inst_i_1/O
                         net (fo=2, routed)           0.456     2.265    led_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.255     3.520 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.520    led[9]
    T15                                                               r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Instruction_IF_ID_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.021ns  (logic 1.438ns (71.182%)  route 0.582ns (28.818%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.599     1.518    clk_IBUF_BUFG
    SLICE_X4Y64          FDRE                                         r  Instruction_IF_ID_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  Instruction_IF_ID_reg[29]/Q
                         net (fo=13, routed)          0.256     1.915    opcode[3]
    SLICE_X2Y62          LUT6 (Prop_lut6_I5_O)        0.045     1.960 r  led_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           0.326     2.287    led_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.252     3.539 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.539    led[5]
    V17                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Instruction_IF_ID_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.058ns  (logic 1.442ns (70.071%)  route 0.616ns (29.929%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.599     1.518    clk_IBUF_BUFG
    SLICE_X4Y64          FDRE                                         r  Instruction_IF_ID_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  Instruction_IF_ID_reg[29]/Q
                         net (fo=13, routed)          0.254     1.913    opcode[3]
    SLICE_X2Y62          LUT6 (Prop_lut6_I4_O)        0.045     1.958 r  led_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           0.362     2.320    led_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.256     3.576 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.576    led[7]
    U16                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Instruction_IF_ID_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.089ns  (logic 1.434ns (68.670%)  route 0.654ns (31.330%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.600     1.519    clk_IBUF_BUFG
    SLICE_X3Y64          FDRE                                         r  Instruction_IF_ID_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  Instruction_IF_ID_reg[30]/Q
                         net (fo=14, routed)          0.254     1.914    opcode[4]
    SLICE_X2Y65          LUT6 (Prop_lut6_I2_O)        0.045     1.959 r  led_OBUF[8]_inst_i_1/O
                         net (fo=2, routed)           0.401     2.360    led_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.248     3.608 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.608    led[8]
    V16                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Instruction_IF_ID_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.300ns  (logic 1.462ns (63.556%)  route 0.838ns (36.444%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.601     1.520    clk_IBUF_BUFG
    SLICE_X2Y62          FDRE                                         r  Instruction_IF_ID_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDRE (Prop_fdre_C_Q)         0.164     1.684 f  Instruction_IF_ID_reg[31]/Q
                         net (fo=14, routed)          0.195     1.879    opcode[5]
    SLICE_X2Y62          LUT5 (Prop_lut5_I4_O)        0.045     1.924 r  led_OBUF[10]_inst_i_1/O
                         net (fo=2, routed)           0.643     2.568    led_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         1.253     3.821 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.821    led[10]
    U14                                                               r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.352ns  (logic 1.505ns (63.996%)  route 0.847ns (36.004%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.568     1.487    display/clk_IBUF_BUFG
    SLICE_X13Y68         FDRE                                         r  display/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDRE (Prop_fdre_C_Q)         0.141     1.628 f  display/cnt_reg[14]/Q
                         net (fo=25, routed)          0.426     2.054    display/sel0[0]
    SLICE_X4Y68          LUT3 (Prop_lut3_I1_O)        0.045     2.099 r  display/an_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.421     2.520    an_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.319     3.840 r  an_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.840    an[5]
    T14                                                               r  an[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Instruction_IF_ID_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.336ns  (logic 1.437ns (61.525%)  route 0.899ns (38.475%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.599     1.518    clk_IBUF_BUFG
    SLICE_X4Y64          FDRE                                         r  Instruction_IF_ID_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  Instruction_IF_ID_reg[29]/Q
                         net (fo=13, routed)          0.250     1.909    inst_IFetch/PC_reg[1]_0[9]
    SLICE_X0Y64          LUT6 (Prop_lut6_I4_O)        0.045     1.954 r  inst_IFetch/led_OBUF[3]_inst_i_1/O
                         net (fo=32, routed)          0.649     2.603    led_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     3.854 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.854    led[3]
    N14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.403ns  (logic 1.437ns (59.799%)  route 0.966ns (40.201%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.568     1.487    display/clk_IBUF_BUFG
    SLICE_X13Y68         FDRE                                         r  display/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  display/cnt_reg[14]/Q
                         net (fo=25, routed)          0.426     2.054    display/sel0[0]
    SLICE_X4Y68          LUT3 (Prop_lut3_I1_O)        0.045     2.099 r  display/an_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.540     2.639    an_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     3.890 r  an_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.890    an[4]
    P14                                                               r  an[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Instruction_IF_ID_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.486ns  (logic 1.422ns (57.212%)  route 1.064ns (42.788%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.600     1.519    clk_IBUF_BUFG
    SLICE_X3Y64          FDRE                                         r  Instruction_IF_ID_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  Instruction_IF_ID_reg[30]/Q
                         net (fo=14, routed)          0.336     1.996    opcode[4]
    SLICE_X0Y67          LUT6 (Prop_lut6_I1_O)        0.045     2.041 r  led_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.728     2.769    led_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     4.005 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.005    led[1]
    K15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            inst_IFetch/PC_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.528ns  (logic 1.486ns (32.816%)  route 3.042ns (67.184%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btn_IBUF[1]_inst/O
                         net (fo=31, routed)          3.042     4.528    inst_IFetch/AR[0]
    SLICE_X4Y59          FDCE                                         f  inst_IFetch/PC_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.601     5.024    inst_IFetch/clk_IBUF_BUFG
    SLICE_X4Y59          FDCE                                         r  inst_IFetch/PC_reg[10]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            inst_IFetch/PC_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.528ns  (logic 1.486ns (32.816%)  route 3.042ns (67.184%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btn_IBUF[1]_inst/O
                         net (fo=31, routed)          3.042     4.528    inst_IFetch/AR[0]
    SLICE_X4Y59          FDCE                                         f  inst_IFetch/PC_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.601     5.024    inst_IFetch/clk_IBUF_BUFG
    SLICE_X4Y59          FDCE                                         r  inst_IFetch/PC_reg[9]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            inst_IFetch/PC_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.248ns  (logic 1.486ns (34.973%)  route 2.763ns (65.027%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btn_IBUF[1]_inst/O
                         net (fo=31, routed)          2.763     4.248    inst_IFetch/AR[0]
    SLICE_X4Y57          FDCE                                         f  inst_IFetch/PC_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.602     5.025    inst_IFetch/clk_IBUF_BUFG
    SLICE_X4Y57          FDCE                                         r  inst_IFetch/PC_reg[2]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            inst_IFetch/PC_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.248ns  (logic 1.486ns (34.973%)  route 2.763ns (65.027%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btn_IBUF[1]_inst/O
                         net (fo=31, routed)          2.763     4.248    inst_IFetch/AR[0]
    SLICE_X4Y57          FDCE                                         f  inst_IFetch/PC_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.602     5.025    inst_IFetch/clk_IBUF_BUFG
    SLICE_X4Y57          FDCE                                         r  inst_IFetch/PC_reg[3]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            inst_IFetch/PC_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.248ns  (logic 1.486ns (34.973%)  route 2.763ns (65.027%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btn_IBUF[1]_inst/O
                         net (fo=31, routed)          2.763     4.248    inst_IFetch/AR[0]
    SLICE_X4Y57          FDCE                                         f  inst_IFetch/PC_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.602     5.025    inst_IFetch/clk_IBUF_BUFG
    SLICE_X4Y57          FDCE                                         r  inst_IFetch/PC_reg[4]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            inst_IFetch/PC_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.248ns  (logic 1.486ns (34.973%)  route 2.763ns (65.027%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btn_IBUF[1]_inst/O
                         net (fo=31, routed)          2.763     4.248    inst_IFetch/AR[0]
    SLICE_X4Y57          FDCE                                         f  inst_IFetch/PC_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.602     5.025    inst_IFetch/clk_IBUF_BUFG
    SLICE_X4Y57          FDCE                                         r  inst_IFetch/PC_reg[6]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            inst_IFetch/PC_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.121ns  (logic 1.486ns (36.052%)  route 2.635ns (63.948%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btn_IBUF[1]_inst/O
                         net (fo=31, routed)          2.635     4.121    inst_IFetch/AR[0]
    SLICE_X2Y57          FDCE                                         f  inst_IFetch/PC_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.604     5.027    inst_IFetch/clk_IBUF_BUFG
    SLICE_X2Y57          FDCE                                         r  inst_IFetch/PC_reg[1]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            inst_IFetch/PC_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.083ns  (logic 1.486ns (36.394%)  route 2.597ns (63.606%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btn_IBUF[1]_inst/O
                         net (fo=31, routed)          2.597     4.083    inst_IFetch/AR[0]
    SLICE_X4Y62          FDCE                                         f  inst_IFetch/PC_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.599     5.022    inst_IFetch/clk_IBUF_BUFG
    SLICE_X4Y62          FDCE                                         r  inst_IFetch/PC_reg[23]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            inst_IFetch/PC_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.072ns  (logic 1.486ns (36.486%)  route 2.586ns (63.514%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btn_IBUF[1]_inst/O
                         net (fo=31, routed)          2.586     4.072    inst_IFetch/AR[0]
    SLICE_X2Y58          FDCE                                         f  inst_IFetch/PC_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.604     5.027    inst_IFetch/clk_IBUF_BUFG
    SLICE_X2Y58          FDCE                                         r  inst_IFetch/PC_reg[5]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            inst_IFetch/PC_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.072ns  (logic 1.486ns (36.486%)  route 2.586ns (63.514%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btn_IBUF[1]_inst/O
                         net (fo=31, routed)          2.586     4.072    inst_IFetch/AR[0]
    SLICE_X2Y58          FDCE                                         f  inst_IFetch/PC_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.604     5.027    inst_IFetch/clk_IBUF_BUFG
    SLICE_X2Y58          FDCE                                         r  inst_IFetch/PC_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            monopulse/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.728ns  (logic 0.244ns (33.602%)  route 0.483ns (66.398%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           0.483     0.728    monopulse/btn_IBUF[0]
    SLICE_X2Y73          FDRE                                         r  monopulse/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.862     2.027    monopulse/clk_IBUF_BUFG
    SLICE_X2Y73          FDRE                                         r  monopulse/Q1_reg/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            inst_IFetch/PC_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.084ns  (logic 0.254ns (23.394%)  route 0.830ns (76.606%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  btn_IBUF[1]_inst/O
                         net (fo=31, routed)          0.830     1.084    inst_IFetch/AR[0]
    SLICE_X2Y63          FDCE                                         f  inst_IFetch/PC_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.872     2.037    inst_IFetch/clk_IBUF_BUFG
    SLICE_X2Y63          FDCE                                         r  inst_IFetch/PC_reg[25]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            inst_IFetch/PC_reg[26]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.084ns  (logic 0.254ns (23.394%)  route 0.830ns (76.606%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  btn_IBUF[1]_inst/O
                         net (fo=31, routed)          0.830     1.084    inst_IFetch/AR[0]
    SLICE_X2Y63          FDCE                                         f  inst_IFetch/PC_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.872     2.037    inst_IFetch/clk_IBUF_BUFG
    SLICE_X2Y63          FDCE                                         r  inst_IFetch/PC_reg[26]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            inst_IFetch/PC_reg[27]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.084ns  (logic 0.254ns (23.394%)  route 0.830ns (76.606%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  btn_IBUF[1]_inst/O
                         net (fo=31, routed)          0.830     1.084    inst_IFetch/AR[0]
    SLICE_X2Y63          FDCE                                         f  inst_IFetch/PC_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.872     2.037    inst_IFetch/clk_IBUF_BUFG
    SLICE_X2Y63          FDCE                                         r  inst_IFetch/PC_reg[27]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            inst_IFetch/PC_reg[28]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.084ns  (logic 0.254ns (23.394%)  route 0.830ns (76.606%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  btn_IBUF[1]_inst/O
                         net (fo=31, routed)          0.830     1.084    inst_IFetch/AR[0]
    SLICE_X2Y63          FDCE                                         f  inst_IFetch/PC_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.872     2.037    inst_IFetch/clk_IBUF_BUFG
    SLICE_X2Y63          FDCE                                         r  inst_IFetch/PC_reg[28]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            inst_IFetch/PC_reg[29]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.137ns  (logic 0.254ns (22.296%)  route 0.884ns (77.704%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  btn_IBUF[1]_inst/O
                         net (fo=31, routed)          0.884     1.137    inst_IFetch/AR[0]
    SLICE_X2Y64          FDCE                                         f  inst_IFetch/PC_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.872     2.037    inst_IFetch/clk_IBUF_BUFG
    SLICE_X2Y64          FDCE                                         r  inst_IFetch/PC_reg[29]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            inst_IFetch/PC_reg[30]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.137ns  (logic 0.254ns (22.296%)  route 0.884ns (77.704%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  btn_IBUF[1]_inst/O
                         net (fo=31, routed)          0.884     1.137    inst_IFetch/AR[0]
    SLICE_X2Y64          FDCE                                         f  inst_IFetch/PC_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.872     2.037    inst_IFetch/clk_IBUF_BUFG
    SLICE_X2Y64          FDCE                                         r  inst_IFetch/PC_reg[30]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            inst_IFetch/PC_reg[31]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.137ns  (logic 0.254ns (22.296%)  route 0.884ns (77.704%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  btn_IBUF[1]_inst/O
                         net (fo=31, routed)          0.884     1.137    inst_IFetch/AR[0]
    SLICE_X2Y64          FDCE                                         f  inst_IFetch/PC_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.872     2.037    inst_IFetch/clk_IBUF_BUFG
    SLICE_X2Y64          FDCE                                         r  inst_IFetch/PC_reg[31]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            inst_IFetch/PC_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.174ns  (logic 0.254ns (21.594%)  route 0.921ns (78.406%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  btn_IBUF[1]_inst/O
                         net (fo=31, routed)          0.921     1.174    inst_IFetch/AR[0]
    SLICE_X2Y61          FDCE                                         f  inst_IFetch/PC_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.875     2.040    inst_IFetch/clk_IBUF_BUFG
    SLICE_X2Y61          FDCE                                         r  inst_IFetch/PC_reg[17]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            inst_IFetch/PC_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.174ns  (logic 0.254ns (21.594%)  route 0.921ns (78.406%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  btn_IBUF[1]_inst/O
                         net (fo=31, routed)          0.921     1.174    inst_IFetch/AR[0]
    SLICE_X2Y61          FDCE                                         f  inst_IFetch/PC_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.875     2.040    inst_IFetch/clk_IBUF_BUFG
    SLICE_X2Y61          FDCE                                         r  inst_IFetch/PC_reg[18]/C





