#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Dec 21 10:44:35 2022
# Process ID: 32352
# Current directory: C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent38096 C:\Users\86157\Desktop\Study\digital logic\shiyan6\lock\lock.xpr
# Log file: C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/vivado.log
# Journal file: C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 936.965 ; gain = 204.965
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
"xelab -wto 3f860365231e461f96d7045406a35546 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 3f860365231e461f96d7045406a35546 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cnt_inc' [C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/keyboard.v:16]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_behav -key {Behavioral:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1087.984 ; gain = 75.352
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_sim/u_top/u_set_num/num7}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_sim/u_top/u_set_num/num6}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_sim/u_top/u_set_num/num5}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_sim/u_top/u_keyboard/keyboard_num}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_sim/u_top/u_big_sequence/current_state}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
"xelab -wto 3f860365231e461f96d7045406a35546 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 3f860365231e461f96d7045406a35546 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cnt_inc' [C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/keyboard.v:16]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1087.984 ; gain = 0.000
run 300 ns
run 300 ns
run 300 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/big_sequence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module big_sequence
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/keyboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/set_num.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module set_num
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/small_sequence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module small_sequence
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/tub_show.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tub_show
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
"xelab -wto 3f860365231e461f96d7045406a35546 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 3f860365231e461f96d7045406a35546 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cnt_inc' [C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/keyboard.v:16]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.keyboard
Compiling module xil_defaultlib.set_num
Compiling module xil_defaultlib.big_sequence
Compiling module xil_defaultlib.small_sequence
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.tub_show
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1087.984 ; gain = 0.000
run 300 ns
run 300 ns
run 300 ns
run 300 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/big_sequence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module big_sequence
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/keyboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/set_num.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module set_num
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/small_sequence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module small_sequence
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/tub_show.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tub_show
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
"xelab -wto 3f860365231e461f96d7045406a35546 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 3f860365231e461f96d7045406a35546 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cnt_inc' [C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/keyboard.v:16]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.keyboard
Compiling module xil_defaultlib.set_num
Compiling module xil_defaultlib.big_sequence
Compiling module xil_defaultlib.small_sequence
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.tub_show
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1115.559 ; gain = 0.000
run 1000 ns
run 1000 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/big_sequence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module big_sequence
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/keyboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/set_num.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module set_num
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/small_sequence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module small_sequence
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/tub_show.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tub_show
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
"xelab -wto 3f860365231e461f96d7045406a35546 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 3f860365231e461f96d7045406a35546 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cnt_inc' [C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/keyboard.v:16]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.keyboard
Compiling module xil_defaultlib.set_num
Compiling module xil_defaultlib.big_sequence
Compiling module xil_defaultlib.small_sequence
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.tub_show
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1115.559 ; gain = 0.000
run 1000 ns
run 1000 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/big_sequence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module big_sequence
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/keyboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/set_num.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module set_num
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/small_sequence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module small_sequence
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/tub_show.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tub_show
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
"xelab -wto 3f860365231e461f96d7045406a35546 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 3f860365231e461f96d7045406a35546 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cnt_inc' [C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/keyboard.v:16]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.keyboard
Compiling module xil_defaultlib.set_num
Compiling module xil_defaultlib.big_sequence
Compiling module xil_defaultlib.small_sequence
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.tub_show
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1115.559 ; gain = 0.000
run 1000 ns
run 1000 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/big_sequence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module big_sequence
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/keyboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/set_num.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module set_num
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/small_sequence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module small_sequence
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/tub_show.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tub_show
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
"xelab -wto 3f860365231e461f96d7045406a35546 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 3f860365231e461f96d7045406a35546 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cnt_inc' [C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/keyboard.v:16]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.keyboard
Compiling module xil_defaultlib.set_num
Compiling module xil_defaultlib.big_sequence
Compiling module xil_defaultlib.small_sequence
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.tub_show
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1116.422 ; gain = 0.000
run 1000 ns
run 1000 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/big_sequence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module big_sequence
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/keyboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/set_num.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module set_num
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/small_sequence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module small_sequence
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/tub_show.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tub_show
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
"xelab -wto 3f860365231e461f96d7045406a35546 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 3f860365231e461f96d7045406a35546 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cnt_inc' [C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/keyboard.v:16]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.keyboard
Compiling module xil_defaultlib.set_num
Compiling module xil_defaultlib.big_sequence
Compiling module xil_defaultlib.small_sequence
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.tub_show
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1116.422 ; gain = 0.000
run 1000 ns
run 1000 ns
run 1000 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/big_sequence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module big_sequence
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/keyboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/set_num.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module set_num
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/small_sequence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module small_sequence
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/tub_show.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tub_show
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
"xelab -wto 3f860365231e461f96d7045406a35546 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 3f860365231e461f96d7045406a35546 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cnt_inc' [C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/keyboard.v:16]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.keyboard
Compiling module xil_defaultlib.set_num
Compiling module xil_defaultlib.big_sequence
Compiling module xil_defaultlib.small_sequence
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.tub_show
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1117.680 ; gain = 0.000
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_sim/u_top/u_small_sequence/num_7}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_sim/u_top/u_small_sequence/num_6}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_sim/u_top/u_small_sequence/num_5}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
"xelab -wto 3f860365231e461f96d7045406a35546 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 3f860365231e461f96d7045406a35546 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cnt_inc' [C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/keyboard.v:16]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1467.824 ; gain = 0.000
run 1000 ns
run 1000 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/big_sequence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module big_sequence
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/keyboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/set_num.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module set_num
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/small_sequence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module small_sequence
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/tub_show.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tub_show
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
"xelab -wto 3f860365231e461f96d7045406a35546 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 3f860365231e461f96d7045406a35546 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cnt_inc' [C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/keyboard.v:16]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.keyboard
Compiling module xil_defaultlib.set_num
Compiling module xil_defaultlib.big_sequence
Compiling module xil_defaultlib.small_sequence
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.tub_show
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1467.824 ; gain = 0.000
run 1000 ns
run 1000 ns
run 1000 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/big_sequence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module big_sequence
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/keyboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/set_num.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module set_num
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/small_sequence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module small_sequence
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/tub_show.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tub_show
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
"xelab -wto 3f860365231e461f96d7045406a35546 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 3f860365231e461f96d7045406a35546 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cnt_inc' [C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/keyboard.v:16]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.keyboard
Compiling module xil_defaultlib.set_num
Compiling module xil_defaultlib.big_sequence
Compiling module xil_defaultlib.small_sequence
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.tub_show
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1467.824 ; gain = 0.000
run 3000 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/big_sequence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module big_sequence
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/keyboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/set_num.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module set_num
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/small_sequence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module small_sequence
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/tub_show.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tub_show
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
"xelab -wto 3f860365231e461f96d7045406a35546 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 3f860365231e461f96d7045406a35546 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cnt_inc' [C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/keyboard.v:16]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.keyboard
Compiling module xil_defaultlib.set_num
Compiling module xil_defaultlib.big_sequence
Compiling module xil_defaultlib.small_sequence
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.tub_show
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1467.824 ; gain = 0.000
run 3000 ns
run 3000 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/big_sequence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module big_sequence
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/keyboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/set_num.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module set_num
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/small_sequence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module small_sequence
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/tub_show.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tub_show
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
"xelab -wto 3f860365231e461f96d7045406a35546 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 3f860365231e461f96d7045406a35546 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cnt_inc' [C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/keyboard.v:16]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.keyboard
Compiling module xil_defaultlib.set_num
Compiling module xil_defaultlib.big_sequence
Compiling module xil_defaultlib.small_sequence
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.tub_show
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1467.824 ; gain = 0.000
run 3000 ns
run 3000 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/big_sequence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module big_sequence
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/keyboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/set_num.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module set_num
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/small_sequence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module small_sequence
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/tub_show.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tub_show
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
"xelab -wto 3f860365231e461f96d7045406a35546 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 3f860365231e461f96d7045406a35546 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cnt_inc' [C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/keyboard.v:16]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.keyboard
Compiling module xil_defaultlib.set_num
Compiling module xil_defaultlib.big_sequence
Compiling module xil_defaultlib.small_sequence
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.tub_show
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1467.824 ; gain = 0.000
run 3000 ns
run 3000 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/big_sequence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module big_sequence
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/keyboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/set_num.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module set_num
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/small_sequence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module small_sequence
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/tub_show.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tub_show
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
"xelab -wto 3f860365231e461f96d7045406a35546 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 3f860365231e461f96d7045406a35546 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cnt_inc' [C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/keyboard.v:16]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.keyboard
Compiling module xil_defaultlib.set_num
Compiling module xil_defaultlib.big_sequence
Compiling module xil_defaultlib.small_sequence
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.tub_show
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1746.293 ; gain = 0.000
run 3000 ns
run 3000 ns
run 3000 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/big_sequence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module big_sequence
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/keyboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/set_num.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module set_num
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/small_sequence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module small_sequence
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/tub_show.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tub_show
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
"xelab -wto 3f860365231e461f96d7045406a35546 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 3f860365231e461f96d7045406a35546 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cnt_inc' [C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/keyboard.v:16]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.keyboard
Compiling module xil_defaultlib.set_num
Compiling module xil_defaultlib.big_sequence
Compiling module xil_defaultlib.small_sequence
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.tub_show
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1746.293 ; gain = 0.000
run 3000 ns
run 3000 ns
run 3000 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/big_sequence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module big_sequence
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/keyboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/set_num.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module set_num
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/small_sequence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module small_sequence
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/tub_show.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tub_show
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
"xelab -wto 3f860365231e461f96d7045406a35546 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 3f860365231e461f96d7045406a35546 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cnt_inc' [C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/keyboard.v:16]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.keyboard
Compiling module xil_defaultlib.set_num
Compiling module xil_defaultlib.big_sequence
Compiling module xil_defaultlib.small_sequence
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.tub_show
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1746.293 ; gain = 0.000
run 3000 ns
run 3000 ns
run 3000 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/big_sequence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module big_sequence
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/keyboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/set_num.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module set_num
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/small_sequence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module small_sequence
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/tub_show.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tub_show
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
"xelab -wto 3f860365231e461f96d7045406a35546 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 3f860365231e461f96d7045406a35546 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cnt_inc' [C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/keyboard.v:16]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.keyboard
Compiling module xil_defaultlib.set_num
Compiling module xil_defaultlib.big_sequence
Compiling module xil_defaultlib.small_sequence
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.tub_show
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1746.293 ; gain = 0.000
run 3000 ns
run 3000 ns
run 3000 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/big_sequence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module big_sequence
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/keyboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/set_num.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module set_num
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/small_sequence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module small_sequence
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/tub_show.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tub_show
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
"xelab -wto 3f860365231e461f96d7045406a35546 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 3f860365231e461f96d7045406a35546 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cnt_inc' [C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/keyboard.v:16]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.keyboard
Compiling module xil_defaultlib.set_num
Compiling module xil_defaultlib.big_sequence
Compiling module xil_defaultlib.small_sequence
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.tub_show
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1746.293 ; gain = 0.000
run 9000 ns
run 300 ns
run 300 ns
run 300 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/big_sequence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module big_sequence
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/keyboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/set_num.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module set_num
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/small_sequence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module small_sequence
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/tub_show.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tub_show
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
"xelab -wto 3f860365231e461f96d7045406a35546 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 3f860365231e461f96d7045406a35546 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cnt_inc' [C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/keyboard.v:16]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.keyboard
Compiling module xil_defaultlib.set_num
Compiling module xil_defaultlib.big_sequence
Compiling module xil_defaultlib.small_sequence
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.tub_show
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1746.293 ; gain = 0.000
run 10 us
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/big_sequence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module big_sequence
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/keyboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/set_num.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module set_num
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/small_sequence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module small_sequence
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/tub_show.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tub_show
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
"xelab -wto 3f860365231e461f96d7045406a35546 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 3f860365231e461f96d7045406a35546 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cnt_inc' [C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/keyboard.v:16]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.keyboard
Compiling module xil_defaultlib.set_num
Compiling module xil_defaultlib.big_sequence
Compiling module xil_defaultlib.small_sequence
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.tub_show
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1746.293 ; gain = 0.000
run 10 us
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/big_sequence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module big_sequence
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/keyboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/set_num.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module set_num
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/small_sequence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module small_sequence
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/tub_show.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tub_show
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
"xelab -wto 3f860365231e461f96d7045406a35546 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 3f860365231e461f96d7045406a35546 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cnt_inc' [C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/keyboard.v:16]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.keyboard
Compiling module xil_defaultlib.set_num
Compiling module xil_defaultlib.big_sequence
Compiling module xil_defaultlib.small_sequence
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.tub_show
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1746.293 ; gain = 0.000
run 11 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/big_sequence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module big_sequence
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/keyboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/set_num.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module set_num
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/small_sequence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module small_sequence
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/tub_show.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tub_show
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
"xelab -wto 3f860365231e461f96d7045406a35546 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 3f860365231e461f96d7045406a35546 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cnt_inc' [C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/keyboard.v:16]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.keyboard
Compiling module xil_defaultlib.set_num
Compiling module xil_defaultlib.big_sequence
Compiling module xil_defaultlib.small_sequence
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.tub_show
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1746.293 ; gain = 0.000
run 14 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/big_sequence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module big_sequence
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/keyboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/set_num.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module set_num
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/small_sequence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module small_sequence
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/tub_show.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tub_show
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
"xelab -wto 3f860365231e461f96d7045406a35546 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 3f860365231e461f96d7045406a35546 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cnt_inc' [C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/keyboard.v:16]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.keyboard
Compiling module xil_defaultlib.set_num
Compiling module xil_defaultlib.big_sequence
Compiling module xil_defaultlib.small_sequence
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.tub_show
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1746.293 ; gain = 0.000
run 14 us
run 14 us
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_sim/u_top/u_small_sequence/current_state}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/lock.sim/sim_1/behav/xsim'
"xelab -wto 3f860365231e461f96d7045406a35546 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 3f860365231e461f96d7045406a35546 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cnt_inc' [C:/Users/86157/Desktop/Study/digital logic/shiyan6/lock/keyboard.v:16]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1765.449 ; gain = 0.000
run 14 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec 21 15:50:48 2022...
