// Seed: 2711599799
`default_nettype wire
module module_0 (
    output id_0,
    output id_1,
    output id_2,
    input id_3,
    input logic id_4,
    input tri0 id_5,
    input id_6
);
  defparam id_7.id_8 = 1 !== id_5[1];
endmodule
