use pgc_device_timing_ids;

timingspec define_arc of device PLLINMUXD
{

timing of (CLK_IN[1:0] *>+ CLK_OUT)
{
  td_pllinmuxd_clk_in_clk_out :=
  (speedgrade "C8"
    (rating "*"
      (corner "slow" (0.050,0.064):(0.048,0.061))
      (corner "fast" (0.042,0.051):(0.040,0.048))
    )
  );
};

}
