// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
// Date        : Tue May  6 09:55:17 2025
// Host        : ZBL_Thinkbook running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ aurora_64b66b_rx_0_sim_netlist.v
// Design      : aurora_64b66b_rx_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xczu49dr-ffvf1760-2-e
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "aurora_64b66b_v12_0_3, Coregen v14.3_ip3, Number of lanes = 4, Line rate is double25.0Gbps, Reference Clock is double156.25MHz, Interface is Framing, Flow Control is None and is operating in DUPLEX configuration" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (m_axi_rx_tdata,
    m_axi_rx_tlast,
    m_axi_rx_tkeep,
    m_axi_rx_tvalid,
    rxp,
    rxn,
    gt_refclk1_p,
    gt_refclk1_n,
    gt_refclk1_out,
    rx_hard_err,
    rx_soft_err,
    rx_channel_up,
    rx_lane_up,
    user_clk_out,
    mmcm_not_locked_out,
    reset2fc,
    reset_pb,
    gt_rxcdrovrden_in,
    power_down,
    pma_init,
    gt_pll_lock,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_awaddr_lane1,
    s_axi_awvalid_lane1,
    s_axi_awready_lane1,
    s_axi_awaddr_lane2,
    s_axi_awvalid_lane2,
    s_axi_awready_lane2,
    s_axi_awaddr_lane3,
    s_axi_awvalid_lane3,
    s_axi_awready_lane3,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bvalid,
    s_axi_bresp,
    s_axi_bready,
    s_axi_wdata_lane1,
    s_axi_wstrb_lane1,
    s_axi_wvalid_lane1,
    s_axi_wready_lane1,
    s_axi_bvalid_lane1,
    s_axi_bresp_lane1,
    s_axi_bready_lane1,
    s_axi_wdata_lane2,
    s_axi_wstrb_lane2,
    s_axi_wvalid_lane2,
    s_axi_wready_lane2,
    s_axi_bvalid_lane2,
    s_axi_bresp_lane2,
    s_axi_bready_lane2,
    s_axi_wdata_lane3,
    s_axi_wstrb_lane3,
    s_axi_wvalid_lane3,
    s_axi_wready_lane3,
    s_axi_bvalid_lane3,
    s_axi_bresp_lane3,
    s_axi_bready_lane3,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_araddr_lane1,
    s_axi_arvalid_lane1,
    s_axi_arready_lane1,
    s_axi_araddr_lane2,
    s_axi_arvalid_lane2,
    s_axi_arready_lane2,
    s_axi_araddr_lane3,
    s_axi_arvalid_lane3,
    s_axi_arready_lane3,
    s_axi_rdata,
    s_axi_rvalid,
    s_axi_rresp,
    s_axi_rready,
    s_axi_rdata_lane1,
    s_axi_rvalid_lane1,
    s_axi_rresp_lane1,
    s_axi_rready_lane1,
    s_axi_rdata_lane2,
    s_axi_rvalid_lane2,
    s_axi_rresp_lane2,
    s_axi_rready_lane2,
    s_axi_rdata_lane3,
    s_axi_rvalid_lane3,
    s_axi_rresp_lane3,
    s_axi_rready_lane3,
    init_clk,
    link_reset_out,
    gt_powergood,
    gt_qpllclk_quad1_out,
    gt_qpllrefclk_quad1_out,
    gt_qplllock_quad1_out,
    gt_qpllrefclklost_quad1_out,
    sys_reset_out,
    gt_reset_out,
    tx_out_clk);
  output [255:0]m_axi_rx_tdata;
  output m_axi_rx_tlast;
  output [31:0]m_axi_rx_tkeep;
  output m_axi_rx_tvalid;
  input [0:3]rxp;
  input [0:3]rxn;
  input gt_refclk1_p;
  input gt_refclk1_n;
  output gt_refclk1_out;
  output rx_hard_err;
  output rx_soft_err;
  output rx_channel_up;
  output [0:3]rx_lane_up;
  output user_clk_out;
  output mmcm_not_locked_out;
  output reset2fc;
  input reset_pb;
  input gt_rxcdrovrden_in;
  input power_down;
  input pma_init;
  output gt_pll_lock;
  input [31:0]s_axi_awaddr;
  input s_axi_awvalid;
  output s_axi_awready;
  input [31:0]s_axi_awaddr_lane1;
  input s_axi_awvalid_lane1;
  output s_axi_awready_lane1;
  input [31:0]s_axi_awaddr_lane2;
  input s_axi_awvalid_lane2;
  output s_axi_awready_lane2;
  input [31:0]s_axi_awaddr_lane3;
  input s_axi_awvalid_lane3;
  output s_axi_awready_lane3;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input s_axi_wvalid;
  output s_axi_wready;
  output s_axi_bvalid;
  output [1:0]s_axi_bresp;
  input s_axi_bready;
  input [31:0]s_axi_wdata_lane1;
  input [3:0]s_axi_wstrb_lane1;
  input s_axi_wvalid_lane1;
  output s_axi_wready_lane1;
  output s_axi_bvalid_lane1;
  output [1:0]s_axi_bresp_lane1;
  input s_axi_bready_lane1;
  input [31:0]s_axi_wdata_lane2;
  input [3:0]s_axi_wstrb_lane2;
  input s_axi_wvalid_lane2;
  output s_axi_wready_lane2;
  output s_axi_bvalid_lane2;
  output [1:0]s_axi_bresp_lane2;
  input s_axi_bready_lane2;
  input [31:0]s_axi_wdata_lane3;
  input [3:0]s_axi_wstrb_lane3;
  input s_axi_wvalid_lane3;
  output s_axi_wready_lane3;
  output s_axi_bvalid_lane3;
  output [1:0]s_axi_bresp_lane3;
  input s_axi_bready_lane3;
  input [31:0]s_axi_araddr;
  input s_axi_arvalid;
  output s_axi_arready;
  input [31:0]s_axi_araddr_lane1;
  input s_axi_arvalid_lane1;
  output s_axi_arready_lane1;
  input [31:0]s_axi_araddr_lane2;
  input s_axi_arvalid_lane2;
  output s_axi_arready_lane2;
  input [31:0]s_axi_araddr_lane3;
  input s_axi_arvalid_lane3;
  output s_axi_arready_lane3;
  output [31:0]s_axi_rdata;
  output s_axi_rvalid;
  output [1:0]s_axi_rresp;
  input s_axi_rready;
  output [31:0]s_axi_rdata_lane1;
  output s_axi_rvalid_lane1;
  output [1:0]s_axi_rresp_lane1;
  input s_axi_rready_lane1;
  output [31:0]s_axi_rdata_lane2;
  output s_axi_rvalid_lane2;
  output [1:0]s_axi_rresp_lane2;
  input s_axi_rready_lane2;
  output [31:0]s_axi_rdata_lane3;
  output s_axi_rvalid_lane3;
  output [1:0]s_axi_rresp_lane3;
  input s_axi_rready_lane3;
  input init_clk;
  output link_reset_out;
  output [3:0]gt_powergood;
  output gt_qpllclk_quad1_out;
  output gt_qpllrefclk_quad1_out;
  output gt_qplllock_quad1_out;
  output gt_qpllrefclklost_quad1_out;
  output sys_reset_out;
  output gt_reset_out;
  output tx_out_clk;

  wire \<const0> ;
  wire gt_pll_lock;
  wire [3:0]gt_powergood;
  wire gt_qpllclk_quad1_out;
  wire gt_qplllock_quad1_out;
  wire gt_qpllrefclk_quad1_out;
  wire gt_qpllrefclklost_quad1_out;
  wire gt_refclk1_n;
  wire gt_refclk1_out;
  wire gt_refclk1_p;
  wire gt_reset_out;
  wire gt_rxcdrovrden_in;
  wire init_clk;
  wire link_reset_out;
  wire [255:0]m_axi_rx_tdata;
  wire [31:0]m_axi_rx_tkeep;
  wire m_axi_rx_tlast;
  wire m_axi_rx_tvalid;
  wire mmcm_not_locked_out;
  wire pma_init;
  wire power_down;
  wire reset2fc;
  wire reset_pb;
  wire rx_channel_up;
  wire rx_hard_err;
  wire [0:3]rx_lane_up;
  wire rx_soft_err;
  wire [0:3]rxn;
  wire [0:3]rxp;
  wire [31:0]s_axi_araddr;
  wire [31:0]s_axi_araddr_lane1;
  wire [31:0]s_axi_araddr_lane2;
  wire [31:0]s_axi_araddr_lane3;
  wire s_axi_arready;
  wire s_axi_arready_lane1;
  wire s_axi_arready_lane2;
  wire s_axi_arready_lane3;
  wire s_axi_arvalid;
  wire s_axi_arvalid_lane1;
  wire s_axi_arvalid_lane2;
  wire s_axi_arvalid_lane3;
  wire [31:0]s_axi_awaddr;
  wire [31:0]s_axi_awaddr_lane1;
  wire [31:0]s_axi_awaddr_lane2;
  wire [31:0]s_axi_awaddr_lane3;
  wire s_axi_awready;
  wire s_axi_awready_lane1;
  wire s_axi_awready_lane2;
  wire s_axi_awready_lane3;
  wire s_axi_awvalid;
  wire s_axi_awvalid_lane1;
  wire s_axi_awvalid_lane2;
  wire s_axi_awvalid_lane3;
  wire s_axi_bready;
  wire s_axi_bready_lane1;
  wire s_axi_bready_lane2;
  wire s_axi_bready_lane3;
  wire s_axi_bvalid;
  wire s_axi_bvalid_lane1;
  wire s_axi_bvalid_lane2;
  wire s_axi_bvalid_lane3;
  wire [15:0]\^s_axi_rdata ;
  wire [15:0]\^s_axi_rdata_lane1 ;
  wire [15:0]\^s_axi_rdata_lane2 ;
  wire [15:0]\^s_axi_rdata_lane3 ;
  wire s_axi_rready;
  wire s_axi_rready_lane1;
  wire s_axi_rready_lane2;
  wire s_axi_rready_lane3;
  wire s_axi_rvalid;
  wire s_axi_rvalid_lane1;
  wire s_axi_rvalid_lane2;
  wire s_axi_rvalid_lane3;
  wire [31:0]s_axi_wdata;
  wire [31:0]s_axi_wdata_lane1;
  wire [31:0]s_axi_wdata_lane2;
  wire [31:0]s_axi_wdata_lane3;
  wire s_axi_wready;
  wire s_axi_wready_lane1;
  wire s_axi_wready_lane2;
  wire s_axi_wready_lane3;
  wire s_axi_wvalid;
  wire s_axi_wvalid_lane1;
  wire s_axi_wvalid_lane2;
  wire s_axi_wvalid_lane3;
  wire sys_reset_out;
  wire tx_out_clk;
  wire user_clk_out;
  wire NLW_inst_mmcm_not_locked_out_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_bresp_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_bresp_lane1_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_bresp_lane2_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_bresp_lane3_UNCONNECTED;
  wire [31:16]NLW_inst_s_axi_rdata_UNCONNECTED;
  wire [31:16]NLW_inst_s_axi_rdata_lane1_UNCONNECTED;
  wire [31:16]NLW_inst_s_axi_rdata_lane2_UNCONNECTED;
  wire [31:16]NLW_inst_s_axi_rdata_lane3_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_rresp_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_rresp_lane1_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_rresp_lane2_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_rresp_lane3_UNCONNECTED;

  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bresp_lane1[1] = \<const0> ;
  assign s_axi_bresp_lane1[0] = \<const0> ;
  assign s_axi_bresp_lane2[1] = \<const0> ;
  assign s_axi_bresp_lane2[0] = \<const0> ;
  assign s_axi_bresp_lane3[1] = \<const0> ;
  assign s_axi_bresp_lane3[0] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15:0] = \^s_axi_rdata [15:0];
  assign s_axi_rdata_lane1[31] = \<const0> ;
  assign s_axi_rdata_lane1[30] = \<const0> ;
  assign s_axi_rdata_lane1[29] = \<const0> ;
  assign s_axi_rdata_lane1[28] = \<const0> ;
  assign s_axi_rdata_lane1[27] = \<const0> ;
  assign s_axi_rdata_lane1[26] = \<const0> ;
  assign s_axi_rdata_lane1[25] = \<const0> ;
  assign s_axi_rdata_lane1[24] = \<const0> ;
  assign s_axi_rdata_lane1[23] = \<const0> ;
  assign s_axi_rdata_lane1[22] = \<const0> ;
  assign s_axi_rdata_lane1[21] = \<const0> ;
  assign s_axi_rdata_lane1[20] = \<const0> ;
  assign s_axi_rdata_lane1[19] = \<const0> ;
  assign s_axi_rdata_lane1[18] = \<const0> ;
  assign s_axi_rdata_lane1[17] = \<const0> ;
  assign s_axi_rdata_lane1[16] = \<const0> ;
  assign s_axi_rdata_lane1[15:0] = \^s_axi_rdata_lane1 [15:0];
  assign s_axi_rdata_lane2[31] = \<const0> ;
  assign s_axi_rdata_lane2[30] = \<const0> ;
  assign s_axi_rdata_lane2[29] = \<const0> ;
  assign s_axi_rdata_lane2[28] = \<const0> ;
  assign s_axi_rdata_lane2[27] = \<const0> ;
  assign s_axi_rdata_lane2[26] = \<const0> ;
  assign s_axi_rdata_lane2[25] = \<const0> ;
  assign s_axi_rdata_lane2[24] = \<const0> ;
  assign s_axi_rdata_lane2[23] = \<const0> ;
  assign s_axi_rdata_lane2[22] = \<const0> ;
  assign s_axi_rdata_lane2[21] = \<const0> ;
  assign s_axi_rdata_lane2[20] = \<const0> ;
  assign s_axi_rdata_lane2[19] = \<const0> ;
  assign s_axi_rdata_lane2[18] = \<const0> ;
  assign s_axi_rdata_lane2[17] = \<const0> ;
  assign s_axi_rdata_lane2[16] = \<const0> ;
  assign s_axi_rdata_lane2[15:0] = \^s_axi_rdata_lane2 [15:0];
  assign s_axi_rdata_lane3[31] = \<const0> ;
  assign s_axi_rdata_lane3[30] = \<const0> ;
  assign s_axi_rdata_lane3[29] = \<const0> ;
  assign s_axi_rdata_lane3[28] = \<const0> ;
  assign s_axi_rdata_lane3[27] = \<const0> ;
  assign s_axi_rdata_lane3[26] = \<const0> ;
  assign s_axi_rdata_lane3[25] = \<const0> ;
  assign s_axi_rdata_lane3[24] = \<const0> ;
  assign s_axi_rdata_lane3[23] = \<const0> ;
  assign s_axi_rdata_lane3[22] = \<const0> ;
  assign s_axi_rdata_lane3[21] = \<const0> ;
  assign s_axi_rdata_lane3[20] = \<const0> ;
  assign s_axi_rdata_lane3[19] = \<const0> ;
  assign s_axi_rdata_lane3[18] = \<const0> ;
  assign s_axi_rdata_lane3[17] = \<const0> ;
  assign s_axi_rdata_lane3[16] = \<const0> ;
  assign s_axi_rdata_lane3[15:0] = \^s_axi_rdata_lane3 [15:0];
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rresp_lane1[1] = \<const0> ;
  assign s_axi_rresp_lane1[0] = \<const0> ;
  assign s_axi_rresp_lane2[1] = \<const0> ;
  assign s_axi_rresp_lane2[0] = \<const0> ;
  assign s_axi_rresp_lane3[1] = \<const0> ;
  assign s_axi_rresp_lane3[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_support inst
       (.gt_pll_lock(gt_pll_lock),
        .gt_powergood(gt_powergood),
        .gt_qpllclk_quad1_out(gt_qpllclk_quad1_out),
        .gt_qplllock_quad1_out(gt_qplllock_quad1_out),
        .gt_qpllrefclk_quad1_out(gt_qpllrefclk_quad1_out),
        .gt_qpllrefclklost_quad1_out(gt_qpllrefclklost_quad1_out),
        .gt_refclk1_n(gt_refclk1_n),
        .gt_refclk1_out(gt_refclk1_out),
        .gt_refclk1_p(gt_refclk1_p),
        .gt_reset_out(gt_reset_out),
        .gt_rxcdrovrden_in(gt_rxcdrovrden_in),
        .init_clk(init_clk),
        .link_reset_out(link_reset_out),
        .m_axi_rx_tdata({m_axi_rx_tdata[255],m_axi_rx_tdata[254],m_axi_rx_tdata[253],m_axi_rx_tdata[252],m_axi_rx_tdata[251],m_axi_rx_tdata[250],m_axi_rx_tdata[249],m_axi_rx_tdata[248],m_axi_rx_tdata[247],m_axi_rx_tdata[246],m_axi_rx_tdata[245],m_axi_rx_tdata[244],m_axi_rx_tdata[243],m_axi_rx_tdata[242],m_axi_rx_tdata[241],m_axi_rx_tdata[240],m_axi_rx_tdata[239],m_axi_rx_tdata[238],m_axi_rx_tdata[237],m_axi_rx_tdata[236],m_axi_rx_tdata[235],m_axi_rx_tdata[234],m_axi_rx_tdata[233],m_axi_rx_tdata[232],m_axi_rx_tdata[231],m_axi_rx_tdata[230],m_axi_rx_tdata[229],m_axi_rx_tdata[228],m_axi_rx_tdata[227],m_axi_rx_tdata[226],m_axi_rx_tdata[225],m_axi_rx_tdata[224],m_axi_rx_tdata[223],m_axi_rx_tdata[222],m_axi_rx_tdata[221],m_axi_rx_tdata[220],m_axi_rx_tdata[219],m_axi_rx_tdata[218],m_axi_rx_tdata[217],m_axi_rx_tdata[216],m_axi_rx_tdata[215],m_axi_rx_tdata[214],m_axi_rx_tdata[213],m_axi_rx_tdata[212],m_axi_rx_tdata[211],m_axi_rx_tdata[210],m_axi_rx_tdata[209],m_axi_rx_tdata[208],m_axi_rx_tdata[207],m_axi_rx_tdata[206],m_axi_rx_tdata[205],m_axi_rx_tdata[204],m_axi_rx_tdata[203],m_axi_rx_tdata[202],m_axi_rx_tdata[201],m_axi_rx_tdata[200],m_axi_rx_tdata[199],m_axi_rx_tdata[198],m_axi_rx_tdata[197],m_axi_rx_tdata[196],m_axi_rx_tdata[195],m_axi_rx_tdata[194],m_axi_rx_tdata[193],m_axi_rx_tdata[192],m_axi_rx_tdata[191],m_axi_rx_tdata[190],m_axi_rx_tdata[189],m_axi_rx_tdata[188],m_axi_rx_tdata[187],m_axi_rx_tdata[186],m_axi_rx_tdata[185],m_axi_rx_tdata[184],m_axi_rx_tdata[183],m_axi_rx_tdata[182],m_axi_rx_tdata[181],m_axi_rx_tdata[180],m_axi_rx_tdata[179],m_axi_rx_tdata[178],m_axi_rx_tdata[177],m_axi_rx_tdata[176],m_axi_rx_tdata[175],m_axi_rx_tdata[174],m_axi_rx_tdata[173],m_axi_rx_tdata[172],m_axi_rx_tdata[171],m_axi_rx_tdata[170],m_axi_rx_tdata[169],m_axi_rx_tdata[168],m_axi_rx_tdata[167],m_axi_rx_tdata[166],m_axi_rx_tdata[165],m_axi_rx_tdata[164],m_axi_rx_tdata[163],m_axi_rx_tdata[162],m_axi_rx_tdata[161],m_axi_rx_tdata[160],m_axi_rx_tdata[159],m_axi_rx_tdata[158],m_axi_rx_tdata[157],m_axi_rx_tdata[156],m_axi_rx_tdata[155],m_axi_rx_tdata[154],m_axi_rx_tdata[153],m_axi_rx_tdata[152],m_axi_rx_tdata[151],m_axi_rx_tdata[150],m_axi_rx_tdata[149],m_axi_rx_tdata[148],m_axi_rx_tdata[147],m_axi_rx_tdata[146],m_axi_rx_tdata[145],m_axi_rx_tdata[144],m_axi_rx_tdata[143],m_axi_rx_tdata[142],m_axi_rx_tdata[141],m_axi_rx_tdata[140],m_axi_rx_tdata[139],m_axi_rx_tdata[138],m_axi_rx_tdata[137],m_axi_rx_tdata[136],m_axi_rx_tdata[135],m_axi_rx_tdata[134],m_axi_rx_tdata[133],m_axi_rx_tdata[132],m_axi_rx_tdata[131],m_axi_rx_tdata[130],m_axi_rx_tdata[129],m_axi_rx_tdata[128],m_axi_rx_tdata[127],m_axi_rx_tdata[126],m_axi_rx_tdata[125],m_axi_rx_tdata[124],m_axi_rx_tdata[123],m_axi_rx_tdata[122],m_axi_rx_tdata[121],m_axi_rx_tdata[120],m_axi_rx_tdata[119],m_axi_rx_tdata[118],m_axi_rx_tdata[117],m_axi_rx_tdata[116],m_axi_rx_tdata[115],m_axi_rx_tdata[114],m_axi_rx_tdata[113],m_axi_rx_tdata[112],m_axi_rx_tdata[111],m_axi_rx_tdata[110],m_axi_rx_tdata[109],m_axi_rx_tdata[108],m_axi_rx_tdata[107],m_axi_rx_tdata[106],m_axi_rx_tdata[105],m_axi_rx_tdata[104],m_axi_rx_tdata[103],m_axi_rx_tdata[102],m_axi_rx_tdata[101],m_axi_rx_tdata[100],m_axi_rx_tdata[99],m_axi_rx_tdata[98],m_axi_rx_tdata[97],m_axi_rx_tdata[96],m_axi_rx_tdata[95],m_axi_rx_tdata[94],m_axi_rx_tdata[93],m_axi_rx_tdata[92],m_axi_rx_tdata[91],m_axi_rx_tdata[90],m_axi_rx_tdata[89],m_axi_rx_tdata[88],m_axi_rx_tdata[87],m_axi_rx_tdata[86],m_axi_rx_tdata[85],m_axi_rx_tdata[84],m_axi_rx_tdata[83],m_axi_rx_tdata[82],m_axi_rx_tdata[81],m_axi_rx_tdata[80],m_axi_rx_tdata[79],m_axi_rx_tdata[78],m_axi_rx_tdata[77],m_axi_rx_tdata[76],m_axi_rx_tdata[75],m_axi_rx_tdata[74],m_axi_rx_tdata[73],m_axi_rx_tdata[72],m_axi_rx_tdata[71],m_axi_rx_tdata[70],m_axi_rx_tdata[69],m_axi_rx_tdata[68],m_axi_rx_tdata[67],m_axi_rx_tdata[66],m_axi_rx_tdata[65],m_axi_rx_tdata[64],m_axi_rx_tdata[63],m_axi_rx_tdata[62],m_axi_rx_tdata[61],m_axi_rx_tdata[60],m_axi_rx_tdata[59],m_axi_rx_tdata[58],m_axi_rx_tdata[57],m_axi_rx_tdata[56],m_axi_rx_tdata[55],m_axi_rx_tdata[54],m_axi_rx_tdata[53],m_axi_rx_tdata[52],m_axi_rx_tdata[51],m_axi_rx_tdata[50],m_axi_rx_tdata[49],m_axi_rx_tdata[48],m_axi_rx_tdata[47],m_axi_rx_tdata[46],m_axi_rx_tdata[45],m_axi_rx_tdata[44],m_axi_rx_tdata[43],m_axi_rx_tdata[42],m_axi_rx_tdata[41],m_axi_rx_tdata[40],m_axi_rx_tdata[39],m_axi_rx_tdata[38],m_axi_rx_tdata[37],m_axi_rx_tdata[36],m_axi_rx_tdata[35],m_axi_rx_tdata[34],m_axi_rx_tdata[33],m_axi_rx_tdata[32],m_axi_rx_tdata[31],m_axi_rx_tdata[30],m_axi_rx_tdata[29],m_axi_rx_tdata[28],m_axi_rx_tdata[27],m_axi_rx_tdata[26],m_axi_rx_tdata[25],m_axi_rx_tdata[24],m_axi_rx_tdata[23],m_axi_rx_tdata[22],m_axi_rx_tdata[21],m_axi_rx_tdata[20],m_axi_rx_tdata[19],m_axi_rx_tdata[18],m_axi_rx_tdata[17],m_axi_rx_tdata[16],m_axi_rx_tdata[15],m_axi_rx_tdata[14],m_axi_rx_tdata[13],m_axi_rx_tdata[12],m_axi_rx_tdata[11],m_axi_rx_tdata[10],m_axi_rx_tdata[9],m_axi_rx_tdata[8],m_axi_rx_tdata[7],m_axi_rx_tdata[6],m_axi_rx_tdata[5],m_axi_rx_tdata[4],m_axi_rx_tdata[3],m_axi_rx_tdata[2],m_axi_rx_tdata[1],m_axi_rx_tdata[0]}),
        .m_axi_rx_tkeep({m_axi_rx_tkeep[31],m_axi_rx_tkeep[30],m_axi_rx_tkeep[29],m_axi_rx_tkeep[28],m_axi_rx_tkeep[27],m_axi_rx_tkeep[26],m_axi_rx_tkeep[25],m_axi_rx_tkeep[24],m_axi_rx_tkeep[23],m_axi_rx_tkeep[22],m_axi_rx_tkeep[21],m_axi_rx_tkeep[20],m_axi_rx_tkeep[19],m_axi_rx_tkeep[18],m_axi_rx_tkeep[17],m_axi_rx_tkeep[16],m_axi_rx_tkeep[15],m_axi_rx_tkeep[14],m_axi_rx_tkeep[13],m_axi_rx_tkeep[12],m_axi_rx_tkeep[11],m_axi_rx_tkeep[10],m_axi_rx_tkeep[9],m_axi_rx_tkeep[8],m_axi_rx_tkeep[7],m_axi_rx_tkeep[6],m_axi_rx_tkeep[5],m_axi_rx_tkeep[4],m_axi_rx_tkeep[3],m_axi_rx_tkeep[2],m_axi_rx_tkeep[1],m_axi_rx_tkeep[0]}),
        .m_axi_rx_tlast(m_axi_rx_tlast),
        .m_axi_rx_tvalid(m_axi_rx_tvalid),
        .mmcm_not_locked_out(NLW_inst_mmcm_not_locked_out_UNCONNECTED),
        .mmcm_not_locked_out2(mmcm_not_locked_out),
        .pma_init(pma_init),
        .power_down(power_down),
        .reset2fc(reset2fc),
        .reset_pb(reset_pb),
        .rx_channel_up(rx_channel_up),
        .rx_hard_err(rx_hard_err),
        .rx_lane_up(rx_lane_up),
        .rx_soft_err(rx_soft_err),
        .rxn(rxn),
        .rxp(rxp),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_araddr[11:2],1'b0,1'b0}),
        .s_axi_araddr_lane1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_araddr_lane1[11:2],1'b0,1'b0}),
        .s_axi_araddr_lane2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_araddr_lane2[11:2],1'b0,1'b0}),
        .s_axi_araddr_lane3({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_araddr_lane3[11:2],1'b0,1'b0}),
        .s_axi_arready(s_axi_arready),
        .s_axi_arready_lane1(s_axi_arready_lane1),
        .s_axi_arready_lane2(s_axi_arready_lane2),
        .s_axi_arready_lane3(s_axi_arready_lane3),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_arvalid_lane1(s_axi_arvalid_lane1),
        .s_axi_arvalid_lane2(s_axi_arvalid_lane2),
        .s_axi_arvalid_lane3(s_axi_arvalid_lane3),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_awaddr[11:2],1'b0,1'b0}),
        .s_axi_awaddr_lane1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_awaddr_lane1[11:2],1'b0,1'b0}),
        .s_axi_awaddr_lane2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_awaddr_lane2[11:2],1'b0,1'b0}),
        .s_axi_awaddr_lane3({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_awaddr_lane3[11:2],1'b0,1'b0}),
        .s_axi_awready(s_axi_awready),
        .s_axi_awready_lane1(s_axi_awready_lane1),
        .s_axi_awready_lane2(s_axi_awready_lane2),
        .s_axi_awready_lane3(s_axi_awready_lane3),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_awvalid_lane1(s_axi_awvalid_lane1),
        .s_axi_awvalid_lane2(s_axi_awvalid_lane2),
        .s_axi_awvalid_lane3(s_axi_awvalid_lane3),
        .s_axi_bready(s_axi_bready),
        .s_axi_bready_lane1(s_axi_bready_lane1),
        .s_axi_bready_lane2(s_axi_bready_lane2),
        .s_axi_bready_lane3(s_axi_bready_lane3),
        .s_axi_bresp(NLW_inst_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bresp_lane1(NLW_inst_s_axi_bresp_lane1_UNCONNECTED[1:0]),
        .s_axi_bresp_lane2(NLW_inst_s_axi_bresp_lane2_UNCONNECTED[1:0]),
        .s_axi_bresp_lane3(NLW_inst_s_axi_bresp_lane3_UNCONNECTED[1:0]),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_bvalid_lane1(s_axi_bvalid_lane1),
        .s_axi_bvalid_lane2(s_axi_bvalid_lane2),
        .s_axi_bvalid_lane3(s_axi_bvalid_lane3),
        .s_axi_rdata({NLW_inst_s_axi_rdata_UNCONNECTED[31:16],\^s_axi_rdata }),
        .s_axi_rdata_lane1({NLW_inst_s_axi_rdata_lane1_UNCONNECTED[31:16],\^s_axi_rdata_lane1 }),
        .s_axi_rdata_lane2({NLW_inst_s_axi_rdata_lane2_UNCONNECTED[31:16],\^s_axi_rdata_lane2 }),
        .s_axi_rdata_lane3({NLW_inst_s_axi_rdata_lane3_UNCONNECTED[31:16],\^s_axi_rdata_lane3 }),
        .s_axi_rready(s_axi_rready),
        .s_axi_rready_lane1(s_axi_rready_lane1),
        .s_axi_rready_lane2(s_axi_rready_lane2),
        .s_axi_rready_lane3(s_axi_rready_lane3),
        .s_axi_rresp(NLW_inst_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rresp_lane1(NLW_inst_s_axi_rresp_lane1_UNCONNECTED[1:0]),
        .s_axi_rresp_lane2(NLW_inst_s_axi_rresp_lane2_UNCONNECTED[1:0]),
        .s_axi_rresp_lane3(NLW_inst_s_axi_rresp_lane3_UNCONNECTED[1:0]),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_rvalid_lane1(s_axi_rvalid_lane1),
        .s_axi_rvalid_lane2(s_axi_rvalid_lane2),
        .s_axi_rvalid_lane3(s_axi_rvalid_lane3),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_wdata[15:0]}),
        .s_axi_wdata_lane1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_wdata_lane1[15:0]}),
        .s_axi_wdata_lane2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_wdata_lane2[15:0]}),
        .s_axi_wdata_lane3({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_wdata_lane3[15:0]}),
        .s_axi_wready(s_axi_wready),
        .s_axi_wready_lane1(s_axi_wready_lane1),
        .s_axi_wready_lane2(s_axi_wready_lane2),
        .s_axi_wready_lane3(s_axi_wready_lane3),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wstrb_lane1({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wstrb_lane2({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wstrb_lane3({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wvalid(s_axi_wvalid),
        .s_axi_wvalid_lane1(s_axi_wvalid_lane1),
        .s_axi_wvalid_lane2(s_axi_wvalid_lane2),
        .s_axi_wvalid_lane3(s_axi_wvalid_lane3),
        .sys_reset_out(sys_reset_out),
        .tx_out_clk(tx_out_clk),
        .user_clk_out(user_clk_out));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_AXI_TO_DRP
   (s_axi_bvalid,
    s_axi_rvalid,
    s_axi_bvalid_lane1,
    s_axi_rvalid_lane1,
    s_axi_bvalid_lane2,
    s_axi_rvalid_lane2,
    s_axi_bvalid_lane3,
    s_axi_rvalid_lane3,
    s_axi_rdata,
    s_axi_rdata_lane1,
    s_axi_rdata_lane2,
    s_axi_rdata_lane3,
    drpaddr_in,
    drpdi_in,
    s_axi_awready,
    s_axi_arready,
    s_axi_awready_lane1,
    s_axi_arready_lane1,
    s_axi_awready_lane2,
    s_axi_arready_lane2,
    s_axi_awready_lane3,
    s_axi_arready_lane3,
    drpen_in,
    drpwe_in,
    s_axi_wready,
    s_axi_wready_lane1,
    s_axi_wready_lane2,
    s_axi_wready_lane3,
    RESET,
    init_clk,
    s_axi_arvalid,
    drprdy_out,
    s_axi_arvalid_lane1,
    s_axi_arvalid_lane2,
    s_axi_arvalid_lane3,
    drpdo_out,
    s_axi_awvalid,
    s_axi_awaddr,
    s_axi_araddr,
    s_axi_wvalid,
    s_axi_wdata,
    s_axi_awvalid_lane1,
    s_axi_awaddr_lane1,
    s_axi_araddr_lane1,
    s_axi_wvalid_lane1,
    s_axi_wdata_lane1,
    s_axi_awvalid_lane2,
    s_axi_awaddr_lane2,
    s_axi_araddr_lane2,
    s_axi_wvalid_lane2,
    s_axi_wdata_lane2,
    s_axi_awvalid_lane3,
    s_axi_awaddr_lane3,
    s_axi_araddr_lane3,
    s_axi_wvalid_lane3,
    s_axi_wdata_lane3,
    s_axi_rready,
    s_axi_bready,
    s_axi_bready_lane1,
    s_axi_rready_lane1,
    s_axi_bready_lane2,
    s_axi_rready_lane2,
    s_axi_bready_lane3,
    s_axi_rready_lane3);
  output s_axi_bvalid;
  output s_axi_rvalid;
  output s_axi_bvalid_lane1;
  output s_axi_rvalid_lane1;
  output s_axi_bvalid_lane2;
  output s_axi_rvalid_lane2;
  output s_axi_bvalid_lane3;
  output s_axi_rvalid_lane3;
  output [15:0]s_axi_rdata;
  output [15:0]s_axi_rdata_lane1;
  output [15:0]s_axi_rdata_lane2;
  output [15:0]s_axi_rdata_lane3;
  output [39:0]drpaddr_in;
  output [63:0]drpdi_in;
  output s_axi_awready;
  output s_axi_arready;
  output s_axi_awready_lane1;
  output s_axi_arready_lane1;
  output s_axi_awready_lane2;
  output s_axi_arready_lane2;
  output s_axi_awready_lane3;
  output s_axi_arready_lane3;
  output [3:0]drpen_in;
  output [3:0]drpwe_in;
  output s_axi_wready;
  output s_axi_wready_lane1;
  output s_axi_wready_lane2;
  output s_axi_wready_lane3;
  input RESET;
  input init_clk;
  input s_axi_arvalid;
  input [3:0]drprdy_out;
  input s_axi_arvalid_lane1;
  input s_axi_arvalid_lane2;
  input s_axi_arvalid_lane3;
  input [63:0]drpdo_out;
  input s_axi_awvalid;
  input [9:0]s_axi_awaddr;
  input [9:0]s_axi_araddr;
  input s_axi_wvalid;
  input [15:0]s_axi_wdata;
  input s_axi_awvalid_lane1;
  input [9:0]s_axi_awaddr_lane1;
  input [9:0]s_axi_araddr_lane1;
  input s_axi_wvalid_lane1;
  input [15:0]s_axi_wdata_lane1;
  input s_axi_awvalid_lane2;
  input [9:0]s_axi_awaddr_lane2;
  input [9:0]s_axi_araddr_lane2;
  input s_axi_wvalid_lane2;
  input [15:0]s_axi_wdata_lane2;
  input s_axi_awvalid_lane3;
  input [9:0]s_axi_awaddr_lane3;
  input [9:0]s_axi_araddr_lane3;
  input s_axi_wvalid_lane3;
  input [15:0]s_axi_wdata_lane3;
  input s_axi_rready;
  input s_axi_bready;
  input s_axi_bready_lane1;
  input s_axi_rready_lane1;
  input s_axi_bready_lane2;
  input s_axi_rready_lane2;
  input s_axi_bready_lane3;
  input s_axi_rready_lane3;

  wire \FSM_onehot_AXI_STATE[0]_i_1_n_0 ;
  wire \FSM_onehot_AXI_STATE[1]_i_1_n_0 ;
  wire \FSM_onehot_AXI_STATE[2]_i_1_n_0 ;
  wire \FSM_onehot_AXI_STATE[3]_i_1_n_0 ;
  wire \FSM_onehot_AXI_STATE[4]_i_1_n_0 ;
  wire \FSM_onehot_AXI_STATE_lane1[0]_i_1_n_0 ;
  wire \FSM_onehot_AXI_STATE_lane1[1]_i_1_n_0 ;
  wire \FSM_onehot_AXI_STATE_lane1[2]_i_1_n_0 ;
  wire \FSM_onehot_AXI_STATE_lane1[3]_i_1_n_0 ;
  wire \FSM_onehot_AXI_STATE_lane1[4]_i_1_n_0 ;
  wire \FSM_onehot_AXI_STATE_lane1_reg_n_0_[2] ;
  wire \FSM_onehot_AXI_STATE_lane1_reg_n_0_[3] ;
  wire \FSM_onehot_AXI_STATE_lane2[0]_i_1_n_0 ;
  wire \FSM_onehot_AXI_STATE_lane2[1]_i_1_n_0 ;
  wire \FSM_onehot_AXI_STATE_lane2[2]_i_1_n_0 ;
  wire \FSM_onehot_AXI_STATE_lane2[3]_i_1_n_0 ;
  wire \FSM_onehot_AXI_STATE_lane2[4]_i_1_n_0 ;
  wire \FSM_onehot_AXI_STATE_lane2_reg_n_0_[2] ;
  wire \FSM_onehot_AXI_STATE_lane2_reg_n_0_[3] ;
  wire \FSM_onehot_AXI_STATE_lane3[0]_i_1_n_0 ;
  wire \FSM_onehot_AXI_STATE_lane3[1]_i_1_n_0 ;
  wire \FSM_onehot_AXI_STATE_lane3[2]_i_1_n_0 ;
  wire \FSM_onehot_AXI_STATE_lane3[3]_i_1_n_0 ;
  wire \FSM_onehot_AXI_STATE_lane3[4]_i_1_n_0 ;
  wire \FSM_onehot_AXI_STATE_lane3_reg_n_0_[2] ;
  wire \FSM_onehot_AXI_STATE_lane3_reg_n_0_[3] ;
  wire \FSM_onehot_AXI_STATE_reg_n_0_[2] ;
  wire \FSM_onehot_AXI_STATE_reg_n_0_[3] ;
  wire RESET;
  wire [39:0]drpaddr_in;
  wire \drpaddr_in[9]_i_2_n_0 ;
  wire [9:0]drpaddr_in_25;
  wire [9:0]drpaddr_in_lane1;
  wire \drpaddr_in_lane1[9]_i_2_n_0 ;
  wire [9:0]drpaddr_in_lane2;
  wire \drpaddr_in_lane2[9]_i_2_n_0 ;
  wire [9:0]drpaddr_in_lane3;
  wire \drpaddr_in_lane3[9]_i_2_n_0 ;
  wire [63:0]drpdi_in;
  wire drpdi_in_24;
  wire drpdi_in_lane1;
  wire drpdi_in_lane2;
  wire drpdi_in_lane3;
  wire [63:0]drpdo_out;
  wire [15:0]drpdo_out_14;
  wire [15:0]drpdo_out_lane1;
  wire [15:0]drpdo_out_lane2;
  wire [15:0]drpdo_out_lane3;
  wire [3:0]drpen_in;
  wire drpen_in_i_1_n_0;
  wire drpen_in_lane1_i_1_n_0;
  wire drpen_in_lane2_i_1_n_0;
  wire drpen_in_lane3_i_1_n_0;
  wire [3:0]drprdy_out;
  wire drprdy_out_5;
  wire drprdy_out_lane1;
  wire drprdy_out_lane2;
  wire drprdy_out_lane3;
  wire [3:0]drpwe_in;
  wire drpwe_in_i_1_n_0;
  wire drpwe_in_lane1_i_1_n_0;
  wire drpwe_in_lane2_i_1_n_0;
  wire drpwe_in_lane3_i_1_n_0;
  wire [9:0]in10;
  wire [9:0]in9;
  wire init_clk;
  wire [15:15]p_0_in;
  wire p_0_in13_in;
  wire p_0_in17_in;
  wire p_0_in21_in;
  wire p_0_in25_in;
  wire rd_req;
  wire rd_req0;
  wire rd_req_i_1_n_0;
  wire rd_req_lane1;
  wire rd_req_lane10;
  wire rd_req_lane1_i_1_n_0;
  wire rd_req_lane2;
  wire rd_req_lane20;
  wire rd_req_lane2_i_1_n_0;
  wire rd_req_lane3;
  wire rd_req_lane30;
  wire rd_req_lane3_i_1_n_0;
  wire ready_det;
  wire ready_det_r_reg_n_0;
  wire reset;
  wire [9:0]s_axi_araddr;
  wire [9:0]s_axi_araddr_lane1;
  wire [11:2]s_axi_araddr_lane1_19;
  wire [9:0]s_axi_araddr_lane2;
  wire [11:2]s_axi_araddr_lane2_21;
  wire [9:0]s_axi_araddr_lane3;
  wire [11:2]s_axi_araddr_lane3_23;
  wire s_axi_arready;
  wire s_axi_arready_lane1;
  wire s_axi_arready_lane2;
  wire s_axi_arready_lane3;
  wire s_axi_arvalid;
  wire s_axi_arvalid_4;
  wire s_axi_arvalid_lane1;
  wire s_axi_arvalid_lane1_6;
  wire s_axi_arvalid_lane2;
  wire s_axi_arvalid_lane2_7;
  wire s_axi_arvalid_lane3;
  wire s_axi_arvalid_lane3_8;
  wire [9:0]s_axi_awaddr;
  wire [9:0]s_axi_awaddr_lane1;
  wire [11:2]s_axi_awaddr_lane1_18;
  wire [9:0]s_axi_awaddr_lane2;
  wire [11:2]s_axi_awaddr_lane2_20;
  wire [9:0]s_axi_awaddr_lane3;
  wire [11:2]s_axi_awaddr_lane3_22;
  wire s_axi_awready;
  wire s_axi_awready_i_1_n_0;
  wire s_axi_awready_lane1;
  wire s_axi_awready_lane1_i_1_n_0;
  wire s_axi_awready_lane1_reg_n_0;
  wire s_axi_awready_lane2;
  wire s_axi_awready_lane2_i_1_n_0;
  wire s_axi_awready_lane2_reg_n_0;
  wire s_axi_awready_lane3;
  wire s_axi_awready_lane3_i_1_n_0;
  wire s_axi_awready_lane3_reg_n_0;
  wire s_axi_awready_reg_n_0;
  wire s_axi_awvalid;
  wire s_axi_awvalid_lane1;
  wire s_axi_awvalid_lane2;
  wire s_axi_awvalid_lane3;
  wire s_axi_bready;
  wire s_axi_bready_lane1;
  wire s_axi_bready_lane2;
  wire s_axi_bready_lane3;
  wire s_axi_bvalid;
  wire s_axi_bvalid_9;
  wire s_axi_bvalid_i_1_n_0;
  wire s_axi_bvalid_lane1;
  wire s_axi_bvalid_lane1_10;
  wire s_axi_bvalid_lane1_i_1_n_0;
  wire s_axi_bvalid_lane2;
  wire s_axi_bvalid_lane2_11;
  wire s_axi_bvalid_lane2_i_1_n_0;
  wire s_axi_bvalid_lane3;
  wire s_axi_bvalid_lane3_12;
  wire s_axi_bvalid_lane3_i_1_n_0;
  wire [15:0]s_axi_rdata;
  wire s_axi_rdata0;
  wire [15:0]s_axi_rdata_lane1;
  wire s_axi_rdata_lane10;
  wire [15:0]s_axi_rdata_lane2;
  wire s_axi_rdata_lane20;
  wire [15:0]s_axi_rdata_lane3;
  wire s_axi_rdata_lane30;
  wire s_axi_rready;
  wire s_axi_rready_lane1;
  wire s_axi_rready_lane2;
  wire s_axi_rready_lane3;
  wire s_axi_rvalid;
  wire s_axi_rvalid_13;
  wire s_axi_rvalid_i_1_n_0;
  wire s_axi_rvalid_lane1;
  wire s_axi_rvalid_lane1_15;
  wire s_axi_rvalid_lane1_i_1_n_0;
  wire s_axi_rvalid_lane2;
  wire s_axi_rvalid_lane2_16;
  wire s_axi_rvalid_lane2_i_1_n_0;
  wire s_axi_rvalid_lane3;
  wire s_axi_rvalid_lane3_17;
  wire s_axi_rvalid_lane3_i_1_n_0;
  wire [15:0]s_axi_wdata;
  wire [15:0]s_axi_wdata_lane1;
  wire \s_axi_wdata_lane1_reg_n_0_[0] ;
  wire \s_axi_wdata_lane1_reg_n_0_[10] ;
  wire \s_axi_wdata_lane1_reg_n_0_[11] ;
  wire \s_axi_wdata_lane1_reg_n_0_[12] ;
  wire \s_axi_wdata_lane1_reg_n_0_[13] ;
  wire \s_axi_wdata_lane1_reg_n_0_[14] ;
  wire \s_axi_wdata_lane1_reg_n_0_[15] ;
  wire \s_axi_wdata_lane1_reg_n_0_[1] ;
  wire \s_axi_wdata_lane1_reg_n_0_[2] ;
  wire \s_axi_wdata_lane1_reg_n_0_[3] ;
  wire \s_axi_wdata_lane1_reg_n_0_[4] ;
  wire \s_axi_wdata_lane1_reg_n_0_[5] ;
  wire \s_axi_wdata_lane1_reg_n_0_[6] ;
  wire \s_axi_wdata_lane1_reg_n_0_[7] ;
  wire \s_axi_wdata_lane1_reg_n_0_[8] ;
  wire \s_axi_wdata_lane1_reg_n_0_[9] ;
  wire [15:0]s_axi_wdata_lane2;
  wire \s_axi_wdata_lane2_reg_n_0_[0] ;
  wire \s_axi_wdata_lane2_reg_n_0_[10] ;
  wire \s_axi_wdata_lane2_reg_n_0_[11] ;
  wire \s_axi_wdata_lane2_reg_n_0_[12] ;
  wire \s_axi_wdata_lane2_reg_n_0_[13] ;
  wire \s_axi_wdata_lane2_reg_n_0_[14] ;
  wire \s_axi_wdata_lane2_reg_n_0_[15] ;
  wire \s_axi_wdata_lane2_reg_n_0_[1] ;
  wire \s_axi_wdata_lane2_reg_n_0_[2] ;
  wire \s_axi_wdata_lane2_reg_n_0_[3] ;
  wire \s_axi_wdata_lane2_reg_n_0_[4] ;
  wire \s_axi_wdata_lane2_reg_n_0_[5] ;
  wire \s_axi_wdata_lane2_reg_n_0_[6] ;
  wire \s_axi_wdata_lane2_reg_n_0_[7] ;
  wire \s_axi_wdata_lane2_reg_n_0_[8] ;
  wire \s_axi_wdata_lane2_reg_n_0_[9] ;
  wire [15:0]s_axi_wdata_lane3;
  wire \s_axi_wdata_lane3_reg_n_0_[0] ;
  wire \s_axi_wdata_lane3_reg_n_0_[10] ;
  wire \s_axi_wdata_lane3_reg_n_0_[11] ;
  wire \s_axi_wdata_lane3_reg_n_0_[12] ;
  wire \s_axi_wdata_lane3_reg_n_0_[13] ;
  wire \s_axi_wdata_lane3_reg_n_0_[14] ;
  wire \s_axi_wdata_lane3_reg_n_0_[15] ;
  wire \s_axi_wdata_lane3_reg_n_0_[1] ;
  wire \s_axi_wdata_lane3_reg_n_0_[2] ;
  wire \s_axi_wdata_lane3_reg_n_0_[3] ;
  wire \s_axi_wdata_lane3_reg_n_0_[4] ;
  wire \s_axi_wdata_lane3_reg_n_0_[5] ;
  wire \s_axi_wdata_lane3_reg_n_0_[6] ;
  wire \s_axi_wdata_lane3_reg_n_0_[7] ;
  wire \s_axi_wdata_lane3_reg_n_0_[8] ;
  wire \s_axi_wdata_lane3_reg_n_0_[9] ;
  wire \s_axi_wdata_reg_n_0_[0] ;
  wire \s_axi_wdata_reg_n_0_[10] ;
  wire \s_axi_wdata_reg_n_0_[11] ;
  wire \s_axi_wdata_reg_n_0_[12] ;
  wire \s_axi_wdata_reg_n_0_[13] ;
  wire \s_axi_wdata_reg_n_0_[14] ;
  wire \s_axi_wdata_reg_n_0_[15] ;
  wire \s_axi_wdata_reg_n_0_[1] ;
  wire \s_axi_wdata_reg_n_0_[2] ;
  wire \s_axi_wdata_reg_n_0_[3] ;
  wire \s_axi_wdata_reg_n_0_[4] ;
  wire \s_axi_wdata_reg_n_0_[5] ;
  wire \s_axi_wdata_reg_n_0_[6] ;
  wire \s_axi_wdata_reg_n_0_[7] ;
  wire \s_axi_wdata_reg_n_0_[8] ;
  wire \s_axi_wdata_reg_n_0_[9] ;
  wire s_axi_wready;
  wire s_axi_wready_0;
  wire s_axi_wready_lane1;
  wire s_axi_wready_lane1_1;
  wire s_axi_wready_lane2;
  wire s_axi_wready_lane2_2;
  wire s_axi_wready_lane3;
  wire s_axi_wready_lane3_3;
  wire s_axi_wvalid;
  wire s_axi_wvalid_lane1;
  wire s_axi_wvalid_lane2;
  wire s_axi_wvalid_lane3;
  wire tx_done;
  wire tx_done_i_1_n_0;
  wire tx_done_lane1;
  wire tx_done_lane1_i_1_n_0;
  wire tx_done_lane1_i_2_n_0;
  wire tx_done_lane1_r;
  wire tx_done_lane2;
  wire tx_done_lane2_i_1_n_0;
  wire tx_done_lane2_i_2_n_0;
  wire tx_done_lane2_r;
  wire tx_done_lane3;
  wire tx_done_lane3_i_1_n_0;
  wire tx_done_lane3_i_2_n_0;
  wire tx_done_lane3_r;
  wire tx_done_r;
  wire u_rst_sync_RESET_n_1;
  wire u_rst_sync_RESET_n_3;
  wire u_rst_sync_RESET_n_4;
  wire u_rst_sync_RESET_n_5;
  wire u_rst_sync_RESET_n_6;
  wire u_rst_sync_RESET_n_7;
  wire u_rst_sync_RESET_n_8;
  wire u_rst_sync_RESET_n_9;
  wire wr_req;
  wire wr_req0;
  wire wr_req_i_1_n_0;
  wire wr_req_lane1;
  wire wr_req_lane10;
  wire wr_req_lane1_i_1_n_0;
  wire wr_req_lane1_reg_n_0;
  wire wr_req_lane2;
  wire wr_req_lane20;
  wire wr_req_lane2_i_1_n_0;
  wire wr_req_lane2_reg_n_0;
  wire wr_req_lane3;
  wire wr_req_lane30;
  wire wr_req_lane3_i_1_n_0;
  wire wr_req_lane3_reg_n_0;
  wire wr_req_reg_n_0;

  LUT6 #(
    .INIT(64'h1010FF1010101010)) 
    \FSM_onehot_AXI_STATE[0]_i_1 
       (.I0(s_axi_arvalid),
        .I1(s_axi_awvalid),
        .I2(wr_req),
        .I3(tx_done_r),
        .I4(tx_done),
        .I5(p_0_in25_in),
        .O(\FSM_onehot_AXI_STATE[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFEAEE)) 
    \FSM_onehot_AXI_STATE[1]_i_1 
       (.I0(\FSM_onehot_AXI_STATE_reg_n_0_[3] ),
        .I1(p_0_in25_in),
        .I2(tx_done),
        .I3(tx_done_r),
        .I4(\FSM_onehot_AXI_STATE_reg_n_0_[2] ),
        .O(\FSM_onehot_AXI_STATE[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_AXI_STATE[2]_i_1 
       (.I0(wr_req),
        .I1(s_axi_arvalid),
        .O(\FSM_onehot_AXI_STATE[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_AXI_STATE[3]_i_1 
       (.I0(s_axi_wready_0),
        .I1(s_axi_wvalid),
        .O(\FSM_onehot_AXI_STATE[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT5 #(
    .INIT(32'h20FF2020)) 
    \FSM_onehot_AXI_STATE[4]_i_1 
       (.I0(s_axi_awvalid),
        .I1(s_axi_arvalid),
        .I2(wr_req),
        .I3(s_axi_wvalid),
        .I4(s_axi_wready_0),
        .O(\FSM_onehot_AXI_STATE[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1010FF1010101010)) 
    \FSM_onehot_AXI_STATE_lane1[0]_i_1 
       (.I0(s_axi_arvalid_lane1),
        .I1(s_axi_awvalid_lane1),
        .I2(wr_req_lane1),
        .I3(tx_done_lane1_r),
        .I4(tx_done_lane1),
        .I5(p_0_in21_in),
        .O(\FSM_onehot_AXI_STATE_lane1[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFEAEE)) 
    \FSM_onehot_AXI_STATE_lane1[1]_i_1 
       (.I0(\FSM_onehot_AXI_STATE_lane1_reg_n_0_[3] ),
        .I1(p_0_in21_in),
        .I2(tx_done_lane1),
        .I3(tx_done_lane1_r),
        .I4(\FSM_onehot_AXI_STATE_lane1_reg_n_0_[2] ),
        .O(\FSM_onehot_AXI_STATE_lane1[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_AXI_STATE_lane1[2]_i_1 
       (.I0(wr_req_lane1),
        .I1(s_axi_arvalid_lane1),
        .O(\FSM_onehot_AXI_STATE_lane1[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_AXI_STATE_lane1[3]_i_1 
       (.I0(s_axi_wready_lane1_1),
        .I1(s_axi_wvalid_lane1),
        .O(\FSM_onehot_AXI_STATE_lane1[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT5 #(
    .INIT(32'h20FF2020)) 
    \FSM_onehot_AXI_STATE_lane1[4]_i_1 
       (.I0(s_axi_awvalid_lane1),
        .I1(s_axi_arvalid_lane1),
        .I2(wr_req_lane1),
        .I3(s_axi_wvalid_lane1),
        .I4(s_axi_wready_lane1_1),
        .O(\FSM_onehot_AXI_STATE_lane1[4]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_AXI_STATE_lane1_reg[0] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\FSM_onehot_AXI_STATE_lane1[0]_i_1_n_0 ),
        .Q(wr_req_lane1),
        .S(reset));
  (* FSM_ENCODED_STATES = "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_AXI_STATE_lane1_reg[1] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\FSM_onehot_AXI_STATE_lane1[1]_i_1_n_0 ),
        .Q(p_0_in21_in),
        .R(reset));
  (* FSM_ENCODED_STATES = "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_AXI_STATE_lane1_reg[2] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\FSM_onehot_AXI_STATE_lane1[2]_i_1_n_0 ),
        .Q(\FSM_onehot_AXI_STATE_lane1_reg_n_0_[2] ),
        .R(reset));
  (* FSM_ENCODED_STATES = "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_AXI_STATE_lane1_reg[3] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\FSM_onehot_AXI_STATE_lane1[3]_i_1_n_0 ),
        .Q(\FSM_onehot_AXI_STATE_lane1_reg_n_0_[3] ),
        .R(reset));
  (* FSM_ENCODED_STATES = "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_AXI_STATE_lane1_reg[4] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\FSM_onehot_AXI_STATE_lane1[4]_i_1_n_0 ),
        .Q(s_axi_wready_lane1_1),
        .R(reset));
  LUT6 #(
    .INIT(64'h1010FF1010101010)) 
    \FSM_onehot_AXI_STATE_lane2[0]_i_1 
       (.I0(s_axi_arvalid_lane2),
        .I1(s_axi_awvalid_lane2),
        .I2(wr_req_lane2),
        .I3(tx_done_lane2_r),
        .I4(tx_done_lane2),
        .I5(p_0_in17_in),
        .O(\FSM_onehot_AXI_STATE_lane2[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFEAEE)) 
    \FSM_onehot_AXI_STATE_lane2[1]_i_1 
       (.I0(\FSM_onehot_AXI_STATE_lane2_reg_n_0_[3] ),
        .I1(p_0_in17_in),
        .I2(tx_done_lane2),
        .I3(tx_done_lane2_r),
        .I4(\FSM_onehot_AXI_STATE_lane2_reg_n_0_[2] ),
        .O(\FSM_onehot_AXI_STATE_lane2[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_AXI_STATE_lane2[2]_i_1 
       (.I0(wr_req_lane2),
        .I1(s_axi_arvalid_lane2),
        .O(\FSM_onehot_AXI_STATE_lane2[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_AXI_STATE_lane2[3]_i_1 
       (.I0(s_axi_wready_lane2_2),
        .I1(s_axi_wvalid_lane2),
        .O(\FSM_onehot_AXI_STATE_lane2[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT5 #(
    .INIT(32'h20FF2020)) 
    \FSM_onehot_AXI_STATE_lane2[4]_i_1 
       (.I0(s_axi_awvalid_lane2),
        .I1(s_axi_arvalid_lane2),
        .I2(wr_req_lane2),
        .I3(s_axi_wvalid_lane2),
        .I4(s_axi_wready_lane2_2),
        .O(\FSM_onehot_AXI_STATE_lane2[4]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_AXI_STATE_lane2_reg[0] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\FSM_onehot_AXI_STATE_lane2[0]_i_1_n_0 ),
        .Q(wr_req_lane2),
        .S(reset));
  (* FSM_ENCODED_STATES = "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_AXI_STATE_lane2_reg[1] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\FSM_onehot_AXI_STATE_lane2[1]_i_1_n_0 ),
        .Q(p_0_in17_in),
        .R(reset));
  (* FSM_ENCODED_STATES = "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_AXI_STATE_lane2_reg[2] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\FSM_onehot_AXI_STATE_lane2[2]_i_1_n_0 ),
        .Q(\FSM_onehot_AXI_STATE_lane2_reg_n_0_[2] ),
        .R(reset));
  (* FSM_ENCODED_STATES = "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_AXI_STATE_lane2_reg[3] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\FSM_onehot_AXI_STATE_lane2[3]_i_1_n_0 ),
        .Q(\FSM_onehot_AXI_STATE_lane2_reg_n_0_[3] ),
        .R(reset));
  (* FSM_ENCODED_STATES = "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_AXI_STATE_lane2_reg[4] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\FSM_onehot_AXI_STATE_lane2[4]_i_1_n_0 ),
        .Q(s_axi_wready_lane2_2),
        .R(reset));
  LUT6 #(
    .INIT(64'h1010FF1010101010)) 
    \FSM_onehot_AXI_STATE_lane3[0]_i_1 
       (.I0(s_axi_arvalid_lane3),
        .I1(s_axi_awvalid_lane3),
        .I2(wr_req_lane3),
        .I3(tx_done_lane3_r),
        .I4(tx_done_lane3),
        .I5(p_0_in13_in),
        .O(\FSM_onehot_AXI_STATE_lane3[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFEAEE)) 
    \FSM_onehot_AXI_STATE_lane3[1]_i_1 
       (.I0(\FSM_onehot_AXI_STATE_lane3_reg_n_0_[3] ),
        .I1(p_0_in13_in),
        .I2(tx_done_lane3),
        .I3(tx_done_lane3_r),
        .I4(\FSM_onehot_AXI_STATE_lane3_reg_n_0_[2] ),
        .O(\FSM_onehot_AXI_STATE_lane3[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_AXI_STATE_lane3[2]_i_1 
       (.I0(wr_req_lane3),
        .I1(s_axi_arvalid_lane3),
        .O(\FSM_onehot_AXI_STATE_lane3[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_AXI_STATE_lane3[3]_i_1 
       (.I0(s_axi_wready_lane3_3),
        .I1(s_axi_wvalid_lane3),
        .O(\FSM_onehot_AXI_STATE_lane3[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT5 #(
    .INIT(32'h20FF2020)) 
    \FSM_onehot_AXI_STATE_lane3[4]_i_1 
       (.I0(s_axi_awvalid_lane3),
        .I1(s_axi_arvalid_lane3),
        .I2(wr_req_lane3),
        .I3(s_axi_wvalid_lane3),
        .I4(s_axi_wready_lane3_3),
        .O(\FSM_onehot_AXI_STATE_lane3[4]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_AXI_STATE_lane3_reg[0] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\FSM_onehot_AXI_STATE_lane3[0]_i_1_n_0 ),
        .Q(wr_req_lane3),
        .S(reset));
  (* FSM_ENCODED_STATES = "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_AXI_STATE_lane3_reg[1] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\FSM_onehot_AXI_STATE_lane3[1]_i_1_n_0 ),
        .Q(p_0_in13_in),
        .R(reset));
  (* FSM_ENCODED_STATES = "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_AXI_STATE_lane3_reg[2] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\FSM_onehot_AXI_STATE_lane3[2]_i_1_n_0 ),
        .Q(\FSM_onehot_AXI_STATE_lane3_reg_n_0_[2] ),
        .R(reset));
  (* FSM_ENCODED_STATES = "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_AXI_STATE_lane3_reg[3] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\FSM_onehot_AXI_STATE_lane3[3]_i_1_n_0 ),
        .Q(\FSM_onehot_AXI_STATE_lane3_reg_n_0_[3] ),
        .R(reset));
  (* FSM_ENCODED_STATES = "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_AXI_STATE_lane3_reg[4] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\FSM_onehot_AXI_STATE_lane3[4]_i_1_n_0 ),
        .Q(s_axi_wready_lane3_3),
        .R(reset));
  (* FSM_ENCODED_STATES = "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_AXI_STATE_reg[0] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\FSM_onehot_AXI_STATE[0]_i_1_n_0 ),
        .Q(wr_req),
        .S(reset));
  (* FSM_ENCODED_STATES = "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_AXI_STATE_reg[1] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\FSM_onehot_AXI_STATE[1]_i_1_n_0 ),
        .Q(p_0_in25_in),
        .R(reset));
  (* FSM_ENCODED_STATES = "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_AXI_STATE_reg[2] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\FSM_onehot_AXI_STATE[2]_i_1_n_0 ),
        .Q(\FSM_onehot_AXI_STATE_reg_n_0_[2] ),
        .R(reset));
  (* FSM_ENCODED_STATES = "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_AXI_STATE_reg[3] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\FSM_onehot_AXI_STATE[3]_i_1_n_0 ),
        .Q(\FSM_onehot_AXI_STATE_reg_n_0_[3] ),
        .R(reset));
  (* FSM_ENCODED_STATES = "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_AXI_STATE_reg[4] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\FSM_onehot_AXI_STATE[4]_i_1_n_0 ),
        .Q(s_axi_wready_0),
        .R(reset));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in[0]_i_1 
       (.I0(in9[0]),
        .I1(s_axi_wready_0),
        .I2(in10[0]),
        .O(drpaddr_in_25[0]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in[1]_i_1 
       (.I0(in9[1]),
        .I1(s_axi_wready_0),
        .I2(in10[1]),
        .O(drpaddr_in_25[1]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in[2]_i_1 
       (.I0(in9[2]),
        .I1(s_axi_wready_0),
        .I2(in10[2]),
        .O(drpaddr_in_25[2]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in[3]_i_1 
       (.I0(in9[3]),
        .I1(s_axi_wready_0),
        .I2(in10[3]),
        .O(drpaddr_in_25[3]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in[4]_i_1 
       (.I0(in9[4]),
        .I1(s_axi_wready_0),
        .I2(in10[4]),
        .O(drpaddr_in_25[4]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in[5]_i_1 
       (.I0(in9[5]),
        .I1(s_axi_wready_0),
        .I2(in10[5]),
        .O(drpaddr_in_25[5]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in[6]_i_1 
       (.I0(in9[6]),
        .I1(s_axi_wready_0),
        .I2(in10[6]),
        .O(drpaddr_in_25[6]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in[7]_i_1 
       (.I0(in9[7]),
        .I1(s_axi_wready_0),
        .I2(in10[7]),
        .O(drpaddr_in_25[7]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in[8]_i_1 
       (.I0(in9[8]),
        .I1(s_axi_wready_0),
        .I2(in10[8]),
        .O(drpaddr_in_25[8]));
  LUT2 #(
    .INIT(4'hE)) 
    \drpaddr_in[9]_i_2 
       (.I0(\FSM_onehot_AXI_STATE_reg_n_0_[2] ),
        .I1(s_axi_wready_0),
        .O(\drpaddr_in[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in[9]_i_3 
       (.I0(in9[9]),
        .I1(s_axi_wready_0),
        .I2(in10[9]),
        .O(drpaddr_in_25[9]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane1[0]_i_1 
       (.I0(s_axi_awaddr_lane1_18[2]),
        .I1(s_axi_wready_lane1_1),
        .I2(s_axi_araddr_lane1_19[2]),
        .O(drpaddr_in_lane1[0]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane1[1]_i_1 
       (.I0(s_axi_awaddr_lane1_18[3]),
        .I1(s_axi_wready_lane1_1),
        .I2(s_axi_araddr_lane1_19[3]),
        .O(drpaddr_in_lane1[1]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane1[2]_i_1 
       (.I0(s_axi_awaddr_lane1_18[4]),
        .I1(s_axi_wready_lane1_1),
        .I2(s_axi_araddr_lane1_19[4]),
        .O(drpaddr_in_lane1[2]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane1[3]_i_1 
       (.I0(s_axi_awaddr_lane1_18[5]),
        .I1(s_axi_wready_lane1_1),
        .I2(s_axi_araddr_lane1_19[5]),
        .O(drpaddr_in_lane1[3]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane1[4]_i_1 
       (.I0(s_axi_awaddr_lane1_18[6]),
        .I1(s_axi_wready_lane1_1),
        .I2(s_axi_araddr_lane1_19[6]),
        .O(drpaddr_in_lane1[4]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane1[5]_i_1 
       (.I0(s_axi_awaddr_lane1_18[7]),
        .I1(s_axi_wready_lane1_1),
        .I2(s_axi_araddr_lane1_19[7]),
        .O(drpaddr_in_lane1[5]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane1[6]_i_1 
       (.I0(s_axi_awaddr_lane1_18[8]),
        .I1(s_axi_wready_lane1_1),
        .I2(s_axi_araddr_lane1_19[8]),
        .O(drpaddr_in_lane1[6]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane1[7]_i_1 
       (.I0(s_axi_awaddr_lane1_18[9]),
        .I1(s_axi_wready_lane1_1),
        .I2(s_axi_araddr_lane1_19[9]),
        .O(drpaddr_in_lane1[7]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane1[8]_i_1 
       (.I0(s_axi_awaddr_lane1_18[10]),
        .I1(s_axi_wready_lane1_1),
        .I2(s_axi_araddr_lane1_19[10]),
        .O(drpaddr_in_lane1[8]));
  LUT2 #(
    .INIT(4'hE)) 
    \drpaddr_in_lane1[9]_i_2 
       (.I0(\FSM_onehot_AXI_STATE_lane1_reg_n_0_[2] ),
        .I1(s_axi_wready_lane1_1),
        .O(\drpaddr_in_lane1[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane1[9]_i_3 
       (.I0(s_axi_awaddr_lane1_18[11]),
        .I1(s_axi_wready_lane1_1),
        .I2(s_axi_araddr_lane1_19[11]),
        .O(drpaddr_in_lane1[9]));
  FDRE \drpaddr_in_lane1_reg[0] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane1[9]_i_2_n_0 ),
        .D(drpaddr_in_lane1[0]),
        .Q(drpaddr_in[10]),
        .R(u_rst_sync_RESET_n_3));
  FDRE \drpaddr_in_lane1_reg[1] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane1[9]_i_2_n_0 ),
        .D(drpaddr_in_lane1[1]),
        .Q(drpaddr_in[11]),
        .R(u_rst_sync_RESET_n_3));
  FDRE \drpaddr_in_lane1_reg[2] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane1[9]_i_2_n_0 ),
        .D(drpaddr_in_lane1[2]),
        .Q(drpaddr_in[12]),
        .R(u_rst_sync_RESET_n_3));
  FDRE \drpaddr_in_lane1_reg[3] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane1[9]_i_2_n_0 ),
        .D(drpaddr_in_lane1[3]),
        .Q(drpaddr_in[13]),
        .R(u_rst_sync_RESET_n_3));
  FDRE \drpaddr_in_lane1_reg[4] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane1[9]_i_2_n_0 ),
        .D(drpaddr_in_lane1[4]),
        .Q(drpaddr_in[14]),
        .R(u_rst_sync_RESET_n_3));
  FDRE \drpaddr_in_lane1_reg[5] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane1[9]_i_2_n_0 ),
        .D(drpaddr_in_lane1[5]),
        .Q(drpaddr_in[15]),
        .R(u_rst_sync_RESET_n_3));
  FDRE \drpaddr_in_lane1_reg[6] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane1[9]_i_2_n_0 ),
        .D(drpaddr_in_lane1[6]),
        .Q(drpaddr_in[16]),
        .R(u_rst_sync_RESET_n_3));
  FDRE \drpaddr_in_lane1_reg[7] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane1[9]_i_2_n_0 ),
        .D(drpaddr_in_lane1[7]),
        .Q(drpaddr_in[17]),
        .R(u_rst_sync_RESET_n_3));
  FDRE \drpaddr_in_lane1_reg[8] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane1[9]_i_2_n_0 ),
        .D(drpaddr_in_lane1[8]),
        .Q(drpaddr_in[18]),
        .R(u_rst_sync_RESET_n_3));
  FDRE \drpaddr_in_lane1_reg[9] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane1[9]_i_2_n_0 ),
        .D(drpaddr_in_lane1[9]),
        .Q(drpaddr_in[19]),
        .R(u_rst_sync_RESET_n_3));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane2[0]_i_1 
       (.I0(s_axi_awaddr_lane2_20[2]),
        .I1(s_axi_wready_lane2_2),
        .I2(s_axi_araddr_lane2_21[2]),
        .O(drpaddr_in_lane2[0]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane2[1]_i_1 
       (.I0(s_axi_awaddr_lane2_20[3]),
        .I1(s_axi_wready_lane2_2),
        .I2(s_axi_araddr_lane2_21[3]),
        .O(drpaddr_in_lane2[1]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane2[2]_i_1 
       (.I0(s_axi_awaddr_lane2_20[4]),
        .I1(s_axi_wready_lane2_2),
        .I2(s_axi_araddr_lane2_21[4]),
        .O(drpaddr_in_lane2[2]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane2[3]_i_1 
       (.I0(s_axi_awaddr_lane2_20[5]),
        .I1(s_axi_wready_lane2_2),
        .I2(s_axi_araddr_lane2_21[5]),
        .O(drpaddr_in_lane2[3]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane2[4]_i_1 
       (.I0(s_axi_awaddr_lane2_20[6]),
        .I1(s_axi_wready_lane2_2),
        .I2(s_axi_araddr_lane2_21[6]),
        .O(drpaddr_in_lane2[4]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane2[5]_i_1 
       (.I0(s_axi_awaddr_lane2_20[7]),
        .I1(s_axi_wready_lane2_2),
        .I2(s_axi_araddr_lane2_21[7]),
        .O(drpaddr_in_lane2[5]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane2[6]_i_1 
       (.I0(s_axi_awaddr_lane2_20[8]),
        .I1(s_axi_wready_lane2_2),
        .I2(s_axi_araddr_lane2_21[8]),
        .O(drpaddr_in_lane2[6]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane2[7]_i_1 
       (.I0(s_axi_awaddr_lane2_20[9]),
        .I1(s_axi_wready_lane2_2),
        .I2(s_axi_araddr_lane2_21[9]),
        .O(drpaddr_in_lane2[7]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane2[8]_i_1 
       (.I0(s_axi_awaddr_lane2_20[10]),
        .I1(s_axi_wready_lane2_2),
        .I2(s_axi_araddr_lane2_21[10]),
        .O(drpaddr_in_lane2[8]));
  LUT2 #(
    .INIT(4'hE)) 
    \drpaddr_in_lane2[9]_i_2 
       (.I0(\FSM_onehot_AXI_STATE_lane2_reg_n_0_[2] ),
        .I1(s_axi_wready_lane2_2),
        .O(\drpaddr_in_lane2[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane2[9]_i_3 
       (.I0(s_axi_awaddr_lane2_20[11]),
        .I1(s_axi_wready_lane2_2),
        .I2(s_axi_araddr_lane2_21[11]),
        .O(drpaddr_in_lane2[9]));
  FDRE \drpaddr_in_lane2_reg[0] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane2[9]_i_2_n_0 ),
        .D(drpaddr_in_lane2[0]),
        .Q(drpaddr_in[20]),
        .R(u_rst_sync_RESET_n_5));
  FDRE \drpaddr_in_lane2_reg[1] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane2[9]_i_2_n_0 ),
        .D(drpaddr_in_lane2[1]),
        .Q(drpaddr_in[21]),
        .R(u_rst_sync_RESET_n_5));
  FDRE \drpaddr_in_lane2_reg[2] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane2[9]_i_2_n_0 ),
        .D(drpaddr_in_lane2[2]),
        .Q(drpaddr_in[22]),
        .R(u_rst_sync_RESET_n_5));
  FDRE \drpaddr_in_lane2_reg[3] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane2[9]_i_2_n_0 ),
        .D(drpaddr_in_lane2[3]),
        .Q(drpaddr_in[23]),
        .R(u_rst_sync_RESET_n_5));
  FDRE \drpaddr_in_lane2_reg[4] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane2[9]_i_2_n_0 ),
        .D(drpaddr_in_lane2[4]),
        .Q(drpaddr_in[24]),
        .R(u_rst_sync_RESET_n_5));
  FDRE \drpaddr_in_lane2_reg[5] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane2[9]_i_2_n_0 ),
        .D(drpaddr_in_lane2[5]),
        .Q(drpaddr_in[25]),
        .R(u_rst_sync_RESET_n_5));
  FDRE \drpaddr_in_lane2_reg[6] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane2[9]_i_2_n_0 ),
        .D(drpaddr_in_lane2[6]),
        .Q(drpaddr_in[26]),
        .R(u_rst_sync_RESET_n_5));
  FDRE \drpaddr_in_lane2_reg[7] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane2[9]_i_2_n_0 ),
        .D(drpaddr_in_lane2[7]),
        .Q(drpaddr_in[27]),
        .R(u_rst_sync_RESET_n_5));
  FDRE \drpaddr_in_lane2_reg[8] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane2[9]_i_2_n_0 ),
        .D(drpaddr_in_lane2[8]),
        .Q(drpaddr_in[28]),
        .R(u_rst_sync_RESET_n_5));
  FDRE \drpaddr_in_lane2_reg[9] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane2[9]_i_2_n_0 ),
        .D(drpaddr_in_lane2[9]),
        .Q(drpaddr_in[29]),
        .R(u_rst_sync_RESET_n_5));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane3[0]_i_1 
       (.I0(s_axi_awaddr_lane3_22[2]),
        .I1(s_axi_wready_lane3_3),
        .I2(s_axi_araddr_lane3_23[2]),
        .O(drpaddr_in_lane3[0]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane3[1]_i_1 
       (.I0(s_axi_awaddr_lane3_22[3]),
        .I1(s_axi_wready_lane3_3),
        .I2(s_axi_araddr_lane3_23[3]),
        .O(drpaddr_in_lane3[1]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane3[2]_i_1 
       (.I0(s_axi_awaddr_lane3_22[4]),
        .I1(s_axi_wready_lane3_3),
        .I2(s_axi_araddr_lane3_23[4]),
        .O(drpaddr_in_lane3[2]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane3[3]_i_1 
       (.I0(s_axi_awaddr_lane3_22[5]),
        .I1(s_axi_wready_lane3_3),
        .I2(s_axi_araddr_lane3_23[5]),
        .O(drpaddr_in_lane3[3]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane3[4]_i_1 
       (.I0(s_axi_awaddr_lane3_22[6]),
        .I1(s_axi_wready_lane3_3),
        .I2(s_axi_araddr_lane3_23[6]),
        .O(drpaddr_in_lane3[4]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane3[5]_i_1 
       (.I0(s_axi_awaddr_lane3_22[7]),
        .I1(s_axi_wready_lane3_3),
        .I2(s_axi_araddr_lane3_23[7]),
        .O(drpaddr_in_lane3[5]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane3[6]_i_1 
       (.I0(s_axi_awaddr_lane3_22[8]),
        .I1(s_axi_wready_lane3_3),
        .I2(s_axi_araddr_lane3_23[8]),
        .O(drpaddr_in_lane3[6]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane3[7]_i_1 
       (.I0(s_axi_awaddr_lane3_22[9]),
        .I1(s_axi_wready_lane3_3),
        .I2(s_axi_araddr_lane3_23[9]),
        .O(drpaddr_in_lane3[7]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane3[8]_i_1 
       (.I0(s_axi_awaddr_lane3_22[10]),
        .I1(s_axi_wready_lane3_3),
        .I2(s_axi_araddr_lane3_23[10]),
        .O(drpaddr_in_lane3[8]));
  LUT2 #(
    .INIT(4'hE)) 
    \drpaddr_in_lane3[9]_i_2 
       (.I0(\FSM_onehot_AXI_STATE_lane3_reg_n_0_[2] ),
        .I1(s_axi_wready_lane3_3),
        .O(\drpaddr_in_lane3[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane3[9]_i_3 
       (.I0(s_axi_awaddr_lane3_22[11]),
        .I1(s_axi_wready_lane3_3),
        .I2(s_axi_araddr_lane3_23[11]),
        .O(drpaddr_in_lane3[9]));
  FDRE \drpaddr_in_lane3_reg[0] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane3[9]_i_2_n_0 ),
        .D(drpaddr_in_lane3[0]),
        .Q(drpaddr_in[30]),
        .R(u_rst_sync_RESET_n_7));
  FDRE \drpaddr_in_lane3_reg[1] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane3[9]_i_2_n_0 ),
        .D(drpaddr_in_lane3[1]),
        .Q(drpaddr_in[31]),
        .R(u_rst_sync_RESET_n_7));
  FDRE \drpaddr_in_lane3_reg[2] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane3[9]_i_2_n_0 ),
        .D(drpaddr_in_lane3[2]),
        .Q(drpaddr_in[32]),
        .R(u_rst_sync_RESET_n_7));
  FDRE \drpaddr_in_lane3_reg[3] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane3[9]_i_2_n_0 ),
        .D(drpaddr_in_lane3[3]),
        .Q(drpaddr_in[33]),
        .R(u_rst_sync_RESET_n_7));
  FDRE \drpaddr_in_lane3_reg[4] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane3[9]_i_2_n_0 ),
        .D(drpaddr_in_lane3[4]),
        .Q(drpaddr_in[34]),
        .R(u_rst_sync_RESET_n_7));
  FDRE \drpaddr_in_lane3_reg[5] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane3[9]_i_2_n_0 ),
        .D(drpaddr_in_lane3[5]),
        .Q(drpaddr_in[35]),
        .R(u_rst_sync_RESET_n_7));
  FDRE \drpaddr_in_lane3_reg[6] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane3[9]_i_2_n_0 ),
        .D(drpaddr_in_lane3[6]),
        .Q(drpaddr_in[36]),
        .R(u_rst_sync_RESET_n_7));
  FDRE \drpaddr_in_lane3_reg[7] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane3[9]_i_2_n_0 ),
        .D(drpaddr_in_lane3[7]),
        .Q(drpaddr_in[37]),
        .R(u_rst_sync_RESET_n_7));
  FDRE \drpaddr_in_lane3_reg[8] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane3[9]_i_2_n_0 ),
        .D(drpaddr_in_lane3[8]),
        .Q(drpaddr_in[38]),
        .R(u_rst_sync_RESET_n_7));
  FDRE \drpaddr_in_lane3_reg[9] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane3[9]_i_2_n_0 ),
        .D(drpaddr_in_lane3[9]),
        .Q(drpaddr_in[39]),
        .R(u_rst_sync_RESET_n_7));
  FDRE \drpaddr_in_reg[0] 
       (.C(init_clk),
        .CE(\drpaddr_in[9]_i_2_n_0 ),
        .D(drpaddr_in_25[0]),
        .Q(drpaddr_in[0]),
        .R(u_rst_sync_RESET_n_1));
  FDRE \drpaddr_in_reg[1] 
       (.C(init_clk),
        .CE(\drpaddr_in[9]_i_2_n_0 ),
        .D(drpaddr_in_25[1]),
        .Q(drpaddr_in[1]),
        .R(u_rst_sync_RESET_n_1));
  FDRE \drpaddr_in_reg[2] 
       (.C(init_clk),
        .CE(\drpaddr_in[9]_i_2_n_0 ),
        .D(drpaddr_in_25[2]),
        .Q(drpaddr_in[2]),
        .R(u_rst_sync_RESET_n_1));
  FDRE \drpaddr_in_reg[3] 
       (.C(init_clk),
        .CE(\drpaddr_in[9]_i_2_n_0 ),
        .D(drpaddr_in_25[3]),
        .Q(drpaddr_in[3]),
        .R(u_rst_sync_RESET_n_1));
  FDRE \drpaddr_in_reg[4] 
       (.C(init_clk),
        .CE(\drpaddr_in[9]_i_2_n_0 ),
        .D(drpaddr_in_25[4]),
        .Q(drpaddr_in[4]),
        .R(u_rst_sync_RESET_n_1));
  FDRE \drpaddr_in_reg[5] 
       (.C(init_clk),
        .CE(\drpaddr_in[9]_i_2_n_0 ),
        .D(drpaddr_in_25[5]),
        .Q(drpaddr_in[5]),
        .R(u_rst_sync_RESET_n_1));
  FDRE \drpaddr_in_reg[6] 
       (.C(init_clk),
        .CE(\drpaddr_in[9]_i_2_n_0 ),
        .D(drpaddr_in_25[6]),
        .Q(drpaddr_in[6]),
        .R(u_rst_sync_RESET_n_1));
  FDRE \drpaddr_in_reg[7] 
       (.C(init_clk),
        .CE(\drpaddr_in[9]_i_2_n_0 ),
        .D(drpaddr_in_25[7]),
        .Q(drpaddr_in[7]),
        .R(u_rst_sync_RESET_n_1));
  FDRE \drpaddr_in_reg[8] 
       (.C(init_clk),
        .CE(\drpaddr_in[9]_i_2_n_0 ),
        .D(drpaddr_in_25[8]),
        .Q(drpaddr_in[8]),
        .R(u_rst_sync_RESET_n_1));
  FDRE \drpaddr_in_reg[9] 
       (.C(init_clk),
        .CE(\drpaddr_in[9]_i_2_n_0 ),
        .D(drpaddr_in_25[9]),
        .Q(drpaddr_in[9]),
        .R(u_rst_sync_RESET_n_1));
  LUT2 #(
    .INIT(4'h2)) 
    \drpdi_in[15]_i_1 
       (.I0(\FSM_onehot_AXI_STATE_reg_n_0_[3] ),
        .I1(s_axi_wready_0),
        .O(drpdi_in_24));
  LUT2 #(
    .INIT(4'h2)) 
    \drpdi_in_lane1[15]_i_1 
       (.I0(\FSM_onehot_AXI_STATE_lane1_reg_n_0_[3] ),
        .I1(s_axi_wready_lane1_1),
        .O(drpdi_in_lane1));
  FDRE \drpdi_in_lane1_reg[0] 
       (.C(init_clk),
        .CE(drpdi_in_lane1),
        .D(\s_axi_wdata_lane1_reg_n_0_[0] ),
        .Q(drpdi_in[16]),
        .R(reset));
  FDRE \drpdi_in_lane1_reg[10] 
       (.C(init_clk),
        .CE(drpdi_in_lane1),
        .D(\s_axi_wdata_lane1_reg_n_0_[10] ),
        .Q(drpdi_in[26]),
        .R(reset));
  FDRE \drpdi_in_lane1_reg[11] 
       (.C(init_clk),
        .CE(drpdi_in_lane1),
        .D(\s_axi_wdata_lane1_reg_n_0_[11] ),
        .Q(drpdi_in[27]),
        .R(reset));
  FDRE \drpdi_in_lane1_reg[12] 
       (.C(init_clk),
        .CE(drpdi_in_lane1),
        .D(\s_axi_wdata_lane1_reg_n_0_[12] ),
        .Q(drpdi_in[28]),
        .R(reset));
  FDRE \drpdi_in_lane1_reg[13] 
       (.C(init_clk),
        .CE(drpdi_in_lane1),
        .D(\s_axi_wdata_lane1_reg_n_0_[13] ),
        .Q(drpdi_in[29]),
        .R(reset));
  FDRE \drpdi_in_lane1_reg[14] 
       (.C(init_clk),
        .CE(drpdi_in_lane1),
        .D(\s_axi_wdata_lane1_reg_n_0_[14] ),
        .Q(drpdi_in[30]),
        .R(reset));
  FDRE \drpdi_in_lane1_reg[15] 
       (.C(init_clk),
        .CE(drpdi_in_lane1),
        .D(\s_axi_wdata_lane1_reg_n_0_[15] ),
        .Q(drpdi_in[31]),
        .R(reset));
  FDRE \drpdi_in_lane1_reg[1] 
       (.C(init_clk),
        .CE(drpdi_in_lane1),
        .D(\s_axi_wdata_lane1_reg_n_0_[1] ),
        .Q(drpdi_in[17]),
        .R(reset));
  FDRE \drpdi_in_lane1_reg[2] 
       (.C(init_clk),
        .CE(drpdi_in_lane1),
        .D(\s_axi_wdata_lane1_reg_n_0_[2] ),
        .Q(drpdi_in[18]),
        .R(reset));
  FDRE \drpdi_in_lane1_reg[3] 
       (.C(init_clk),
        .CE(drpdi_in_lane1),
        .D(\s_axi_wdata_lane1_reg_n_0_[3] ),
        .Q(drpdi_in[19]),
        .R(reset));
  FDRE \drpdi_in_lane1_reg[4] 
       (.C(init_clk),
        .CE(drpdi_in_lane1),
        .D(\s_axi_wdata_lane1_reg_n_0_[4] ),
        .Q(drpdi_in[20]),
        .R(reset));
  FDRE \drpdi_in_lane1_reg[5] 
       (.C(init_clk),
        .CE(drpdi_in_lane1),
        .D(\s_axi_wdata_lane1_reg_n_0_[5] ),
        .Q(drpdi_in[21]),
        .R(reset));
  FDRE \drpdi_in_lane1_reg[6] 
       (.C(init_clk),
        .CE(drpdi_in_lane1),
        .D(\s_axi_wdata_lane1_reg_n_0_[6] ),
        .Q(drpdi_in[22]),
        .R(reset));
  FDRE \drpdi_in_lane1_reg[7] 
       (.C(init_clk),
        .CE(drpdi_in_lane1),
        .D(\s_axi_wdata_lane1_reg_n_0_[7] ),
        .Q(drpdi_in[23]),
        .R(reset));
  FDRE \drpdi_in_lane1_reg[8] 
       (.C(init_clk),
        .CE(drpdi_in_lane1),
        .D(\s_axi_wdata_lane1_reg_n_0_[8] ),
        .Q(drpdi_in[24]),
        .R(reset));
  FDRE \drpdi_in_lane1_reg[9] 
       (.C(init_clk),
        .CE(drpdi_in_lane1),
        .D(\s_axi_wdata_lane1_reg_n_0_[9] ),
        .Q(drpdi_in[25]),
        .R(reset));
  LUT2 #(
    .INIT(4'h2)) 
    \drpdi_in_lane2[15]_i_1 
       (.I0(\FSM_onehot_AXI_STATE_lane2_reg_n_0_[3] ),
        .I1(s_axi_wready_lane2_2),
        .O(drpdi_in_lane2));
  FDRE \drpdi_in_lane2_reg[0] 
       (.C(init_clk),
        .CE(drpdi_in_lane2),
        .D(\s_axi_wdata_lane2_reg_n_0_[0] ),
        .Q(drpdi_in[32]),
        .R(reset));
  FDRE \drpdi_in_lane2_reg[10] 
       (.C(init_clk),
        .CE(drpdi_in_lane2),
        .D(\s_axi_wdata_lane2_reg_n_0_[10] ),
        .Q(drpdi_in[42]),
        .R(reset));
  FDRE \drpdi_in_lane2_reg[11] 
       (.C(init_clk),
        .CE(drpdi_in_lane2),
        .D(\s_axi_wdata_lane2_reg_n_0_[11] ),
        .Q(drpdi_in[43]),
        .R(reset));
  FDRE \drpdi_in_lane2_reg[12] 
       (.C(init_clk),
        .CE(drpdi_in_lane2),
        .D(\s_axi_wdata_lane2_reg_n_0_[12] ),
        .Q(drpdi_in[44]),
        .R(reset));
  FDRE \drpdi_in_lane2_reg[13] 
       (.C(init_clk),
        .CE(drpdi_in_lane2),
        .D(\s_axi_wdata_lane2_reg_n_0_[13] ),
        .Q(drpdi_in[45]),
        .R(reset));
  FDRE \drpdi_in_lane2_reg[14] 
       (.C(init_clk),
        .CE(drpdi_in_lane2),
        .D(\s_axi_wdata_lane2_reg_n_0_[14] ),
        .Q(drpdi_in[46]),
        .R(reset));
  FDRE \drpdi_in_lane2_reg[15] 
       (.C(init_clk),
        .CE(drpdi_in_lane2),
        .D(\s_axi_wdata_lane2_reg_n_0_[15] ),
        .Q(drpdi_in[47]),
        .R(reset));
  FDRE \drpdi_in_lane2_reg[1] 
       (.C(init_clk),
        .CE(drpdi_in_lane2),
        .D(\s_axi_wdata_lane2_reg_n_0_[1] ),
        .Q(drpdi_in[33]),
        .R(reset));
  FDRE \drpdi_in_lane2_reg[2] 
       (.C(init_clk),
        .CE(drpdi_in_lane2),
        .D(\s_axi_wdata_lane2_reg_n_0_[2] ),
        .Q(drpdi_in[34]),
        .R(reset));
  FDRE \drpdi_in_lane2_reg[3] 
       (.C(init_clk),
        .CE(drpdi_in_lane2),
        .D(\s_axi_wdata_lane2_reg_n_0_[3] ),
        .Q(drpdi_in[35]),
        .R(reset));
  FDRE \drpdi_in_lane2_reg[4] 
       (.C(init_clk),
        .CE(drpdi_in_lane2),
        .D(\s_axi_wdata_lane2_reg_n_0_[4] ),
        .Q(drpdi_in[36]),
        .R(reset));
  FDRE \drpdi_in_lane2_reg[5] 
       (.C(init_clk),
        .CE(drpdi_in_lane2),
        .D(\s_axi_wdata_lane2_reg_n_0_[5] ),
        .Q(drpdi_in[37]),
        .R(reset));
  FDRE \drpdi_in_lane2_reg[6] 
       (.C(init_clk),
        .CE(drpdi_in_lane2),
        .D(\s_axi_wdata_lane2_reg_n_0_[6] ),
        .Q(drpdi_in[38]),
        .R(reset));
  FDRE \drpdi_in_lane2_reg[7] 
       (.C(init_clk),
        .CE(drpdi_in_lane2),
        .D(\s_axi_wdata_lane2_reg_n_0_[7] ),
        .Q(drpdi_in[39]),
        .R(reset));
  FDRE \drpdi_in_lane2_reg[8] 
       (.C(init_clk),
        .CE(drpdi_in_lane2),
        .D(\s_axi_wdata_lane2_reg_n_0_[8] ),
        .Q(drpdi_in[40]),
        .R(reset));
  FDRE \drpdi_in_lane2_reg[9] 
       (.C(init_clk),
        .CE(drpdi_in_lane2),
        .D(\s_axi_wdata_lane2_reg_n_0_[9] ),
        .Q(drpdi_in[41]),
        .R(reset));
  LUT2 #(
    .INIT(4'h2)) 
    \drpdi_in_lane3[15]_i_1 
       (.I0(\FSM_onehot_AXI_STATE_lane3_reg_n_0_[3] ),
        .I1(s_axi_wready_lane3_3),
        .O(drpdi_in_lane3));
  FDRE \drpdi_in_lane3_reg[0] 
       (.C(init_clk),
        .CE(drpdi_in_lane3),
        .D(\s_axi_wdata_lane3_reg_n_0_[0] ),
        .Q(drpdi_in[48]),
        .R(reset));
  FDRE \drpdi_in_lane3_reg[10] 
       (.C(init_clk),
        .CE(drpdi_in_lane3),
        .D(\s_axi_wdata_lane3_reg_n_0_[10] ),
        .Q(drpdi_in[58]),
        .R(reset));
  FDRE \drpdi_in_lane3_reg[11] 
       (.C(init_clk),
        .CE(drpdi_in_lane3),
        .D(\s_axi_wdata_lane3_reg_n_0_[11] ),
        .Q(drpdi_in[59]),
        .R(reset));
  FDRE \drpdi_in_lane3_reg[12] 
       (.C(init_clk),
        .CE(drpdi_in_lane3),
        .D(\s_axi_wdata_lane3_reg_n_0_[12] ),
        .Q(drpdi_in[60]),
        .R(reset));
  FDRE \drpdi_in_lane3_reg[13] 
       (.C(init_clk),
        .CE(drpdi_in_lane3),
        .D(\s_axi_wdata_lane3_reg_n_0_[13] ),
        .Q(drpdi_in[61]),
        .R(reset));
  FDRE \drpdi_in_lane3_reg[14] 
       (.C(init_clk),
        .CE(drpdi_in_lane3),
        .D(\s_axi_wdata_lane3_reg_n_0_[14] ),
        .Q(drpdi_in[62]),
        .R(reset));
  FDRE \drpdi_in_lane3_reg[15] 
       (.C(init_clk),
        .CE(drpdi_in_lane3),
        .D(\s_axi_wdata_lane3_reg_n_0_[15] ),
        .Q(drpdi_in[63]),
        .R(reset));
  FDRE \drpdi_in_lane3_reg[1] 
       (.C(init_clk),
        .CE(drpdi_in_lane3),
        .D(\s_axi_wdata_lane3_reg_n_0_[1] ),
        .Q(drpdi_in[49]),
        .R(reset));
  FDRE \drpdi_in_lane3_reg[2] 
       (.C(init_clk),
        .CE(drpdi_in_lane3),
        .D(\s_axi_wdata_lane3_reg_n_0_[2] ),
        .Q(drpdi_in[50]),
        .R(reset));
  FDRE \drpdi_in_lane3_reg[3] 
       (.C(init_clk),
        .CE(drpdi_in_lane3),
        .D(\s_axi_wdata_lane3_reg_n_0_[3] ),
        .Q(drpdi_in[51]),
        .R(reset));
  FDRE \drpdi_in_lane3_reg[4] 
       (.C(init_clk),
        .CE(drpdi_in_lane3),
        .D(\s_axi_wdata_lane3_reg_n_0_[4] ),
        .Q(drpdi_in[52]),
        .R(reset));
  FDRE \drpdi_in_lane3_reg[5] 
       (.C(init_clk),
        .CE(drpdi_in_lane3),
        .D(\s_axi_wdata_lane3_reg_n_0_[5] ),
        .Q(drpdi_in[53]),
        .R(reset));
  FDRE \drpdi_in_lane3_reg[6] 
       (.C(init_clk),
        .CE(drpdi_in_lane3),
        .D(\s_axi_wdata_lane3_reg_n_0_[6] ),
        .Q(drpdi_in[54]),
        .R(reset));
  FDRE \drpdi_in_lane3_reg[7] 
       (.C(init_clk),
        .CE(drpdi_in_lane3),
        .D(\s_axi_wdata_lane3_reg_n_0_[7] ),
        .Q(drpdi_in[55]),
        .R(reset));
  FDRE \drpdi_in_lane3_reg[8] 
       (.C(init_clk),
        .CE(drpdi_in_lane3),
        .D(\s_axi_wdata_lane3_reg_n_0_[8] ),
        .Q(drpdi_in[56]),
        .R(reset));
  FDRE \drpdi_in_lane3_reg[9] 
       (.C(init_clk),
        .CE(drpdi_in_lane3),
        .D(\s_axi_wdata_lane3_reg_n_0_[9] ),
        .Q(drpdi_in[57]),
        .R(reset));
  FDRE \drpdi_in_reg[0] 
       (.C(init_clk),
        .CE(drpdi_in_24),
        .D(\s_axi_wdata_reg_n_0_[0] ),
        .Q(drpdi_in[0]),
        .R(reset));
  FDRE \drpdi_in_reg[10] 
       (.C(init_clk),
        .CE(drpdi_in_24),
        .D(\s_axi_wdata_reg_n_0_[10] ),
        .Q(drpdi_in[10]),
        .R(reset));
  FDRE \drpdi_in_reg[11] 
       (.C(init_clk),
        .CE(drpdi_in_24),
        .D(\s_axi_wdata_reg_n_0_[11] ),
        .Q(drpdi_in[11]),
        .R(reset));
  FDRE \drpdi_in_reg[12] 
       (.C(init_clk),
        .CE(drpdi_in_24),
        .D(\s_axi_wdata_reg_n_0_[12] ),
        .Q(drpdi_in[12]),
        .R(reset));
  FDRE \drpdi_in_reg[13] 
       (.C(init_clk),
        .CE(drpdi_in_24),
        .D(\s_axi_wdata_reg_n_0_[13] ),
        .Q(drpdi_in[13]),
        .R(reset));
  FDRE \drpdi_in_reg[14] 
       (.C(init_clk),
        .CE(drpdi_in_24),
        .D(\s_axi_wdata_reg_n_0_[14] ),
        .Q(drpdi_in[14]),
        .R(reset));
  FDRE \drpdi_in_reg[15] 
       (.C(init_clk),
        .CE(drpdi_in_24),
        .D(\s_axi_wdata_reg_n_0_[15] ),
        .Q(drpdi_in[15]),
        .R(reset));
  FDRE \drpdi_in_reg[1] 
       (.C(init_clk),
        .CE(drpdi_in_24),
        .D(\s_axi_wdata_reg_n_0_[1] ),
        .Q(drpdi_in[1]),
        .R(reset));
  FDRE \drpdi_in_reg[2] 
       (.C(init_clk),
        .CE(drpdi_in_24),
        .D(\s_axi_wdata_reg_n_0_[2] ),
        .Q(drpdi_in[2]),
        .R(reset));
  FDRE \drpdi_in_reg[3] 
       (.C(init_clk),
        .CE(drpdi_in_24),
        .D(\s_axi_wdata_reg_n_0_[3] ),
        .Q(drpdi_in[3]),
        .R(reset));
  FDRE \drpdi_in_reg[4] 
       (.C(init_clk),
        .CE(drpdi_in_24),
        .D(\s_axi_wdata_reg_n_0_[4] ),
        .Q(drpdi_in[4]),
        .R(reset));
  FDRE \drpdi_in_reg[5] 
       (.C(init_clk),
        .CE(drpdi_in_24),
        .D(\s_axi_wdata_reg_n_0_[5] ),
        .Q(drpdi_in[5]),
        .R(reset));
  FDRE \drpdi_in_reg[6] 
       (.C(init_clk),
        .CE(drpdi_in_24),
        .D(\s_axi_wdata_reg_n_0_[6] ),
        .Q(drpdi_in[6]),
        .R(reset));
  FDRE \drpdi_in_reg[7] 
       (.C(init_clk),
        .CE(drpdi_in_24),
        .D(\s_axi_wdata_reg_n_0_[7] ),
        .Q(drpdi_in[7]),
        .R(reset));
  FDRE \drpdi_in_reg[8] 
       (.C(init_clk),
        .CE(drpdi_in_24),
        .D(\s_axi_wdata_reg_n_0_[8] ),
        .Q(drpdi_in[8]),
        .R(reset));
  FDRE \drpdi_in_reg[9] 
       (.C(init_clk),
        .CE(drpdi_in_24),
        .D(\s_axi_wdata_reg_n_0_[9] ),
        .Q(drpdi_in[9]),
        .R(reset));
  FDRE \drpdo_out_lane1_reg[0] 
       (.C(init_clk),
        .CE(1'b1),
        .D(drpdo_out[16]),
        .Q(drpdo_out_lane1[0]),
        .R(reset));
  FDRE \drpdo_out_lane1_reg[10] 
       (.C(init_clk),
        .CE(1'b1),
        .D(drpdo_out[26]),
        .Q(drpdo_out_lane1[10]),
        .R(reset));
  FDRE \drpdo_out_lane1_reg[11] 
       (.C(init_clk),
        .CE(1'b1),
        .D(drpdo_out[27]),
        .Q(drpdo_out_lane1[11]),
        .R(reset));
  FDRE \drpdo_out_lane1_reg[12] 
       (.C(init_clk),
        .CE(1'b1),
        .D(drpdo_out[28]),
        .Q(drpdo_out_lane1[12]),
        .R(reset));
  FDRE \drpdo_out_lane1_reg[13] 
       (.C(init_clk),
        .CE(1'b1),
        .D(drpdo_out[29]),
        .Q(drpdo_out_lane1[13]),
        .R(reset));
  FDRE \drpdo_out_lane1_reg[14] 
       (.C(init_clk),
        .CE(1'b1),
        .D(drpdo_out[30]),
        .Q(drpdo_out_lane1[14]),
        .R(reset));
  FDRE \drpdo_out_lane1_reg[15] 
       (.C(init_clk),
        .CE(1'b1),
        .D(drpdo_out[31]),
        .Q(drpdo_out_lane1[15]),
        .R(reset));
  FDRE \drpdo_out_lane1_reg[1] 
       (.C(init_clk),
        .CE(1'b1),
        .D(drpdo_out[17]),
        .Q(drpdo_out_lane1[1]),
        .R(reset));
  FDRE \drpdo_out_lane1_reg[2] 
       (.C(init_clk),
        .CE(1'b1),
        .D(drpdo_out[18]),
        .Q(drpdo_out_lane1[2]),
        .R(reset));
  FDRE \drpdo_out_lane1_reg[3] 
       (.C(init_clk),
        .CE(1'b1),
        .D(drpdo_out[19]),
        .Q(drpdo_out_lane1[3]),
        .R(reset));
  FDRE \drpdo_out_lane1_reg[4] 
       (.C(init_clk),
        .CE(1'b1),
        .D(drpdo_out[20]),
        .Q(drpdo_out_lane1[4]),
        .R(reset));
  FDRE \drpdo_out_lane1_reg[5] 
       (.C(init_clk),
        .CE(1'b1),
        .D(drpdo_out[21]),
        .Q(drpdo_out_lane1[5]),
        .R(reset));
  FDRE \drpdo_out_lane1_reg[6] 
       (.C(init_clk),
        .CE(1'b1),
        .D(drpdo_out[22]),
        .Q(drpdo_out_lane1[6]),
        .R(reset));
  FDRE \drpdo_out_lane1_reg[7] 
       (.C(init_clk),
        .CE(1'b1),
        .D(drpdo_out[23]),
        .Q(drpdo_out_lane1[7]),
        .R(reset));
  FDRE \drpdo_out_lane1_reg[8] 
       (.C(init_clk),
        .CE(1'b1),
        .D(drpdo_out[24]),
        .Q(drpdo_out_lane1[8]),
        .R(reset));
  FDRE \drpdo_out_lane1_reg[9] 
       (.C(init_clk),
        .CE(1'b1),
        .D(drpdo_out[25]),
        .Q(drpdo_out_lane1[9]),
        .R(reset));
  FDRE \drpdo_out_lane2_reg[0] 
       (.C(init_clk),
        .CE(1'b1),
        .D(drpdo_out[32]),
        .Q(drpdo_out_lane2[0]),
        .R(reset));
  FDRE \drpdo_out_lane2_reg[10] 
       (.C(init_clk),
        .CE(1'b1),
        .D(drpdo_out[42]),
        .Q(drpdo_out_lane2[10]),
        .R(reset));
  FDRE \drpdo_out_lane2_reg[11] 
       (.C(init_clk),
        .CE(1'b1),
        .D(drpdo_out[43]),
        .Q(drpdo_out_lane2[11]),
        .R(reset));
  FDRE \drpdo_out_lane2_reg[12] 
       (.C(init_clk),
        .CE(1'b1),
        .D(drpdo_out[44]),
        .Q(drpdo_out_lane2[12]),
        .R(reset));
  FDRE \drpdo_out_lane2_reg[13] 
       (.C(init_clk),
        .CE(1'b1),
        .D(drpdo_out[45]),
        .Q(drpdo_out_lane2[13]),
        .R(reset));
  FDRE \drpdo_out_lane2_reg[14] 
       (.C(init_clk),
        .CE(1'b1),
        .D(drpdo_out[46]),
        .Q(drpdo_out_lane2[14]),
        .R(reset));
  FDRE \drpdo_out_lane2_reg[15] 
       (.C(init_clk),
        .CE(1'b1),
        .D(drpdo_out[47]),
        .Q(drpdo_out_lane2[15]),
        .R(reset));
  FDRE \drpdo_out_lane2_reg[1] 
       (.C(init_clk),
        .CE(1'b1),
        .D(drpdo_out[33]),
        .Q(drpdo_out_lane2[1]),
        .R(reset));
  FDRE \drpdo_out_lane2_reg[2] 
       (.C(init_clk),
        .CE(1'b1),
        .D(drpdo_out[34]),
        .Q(drpdo_out_lane2[2]),
        .R(reset));
  FDRE \drpdo_out_lane2_reg[3] 
       (.C(init_clk),
        .CE(1'b1),
        .D(drpdo_out[35]),
        .Q(drpdo_out_lane2[3]),
        .R(reset));
  FDRE \drpdo_out_lane2_reg[4] 
       (.C(init_clk),
        .CE(1'b1),
        .D(drpdo_out[36]),
        .Q(drpdo_out_lane2[4]),
        .R(reset));
  FDRE \drpdo_out_lane2_reg[5] 
       (.C(init_clk),
        .CE(1'b1),
        .D(drpdo_out[37]),
        .Q(drpdo_out_lane2[5]),
        .R(reset));
  FDRE \drpdo_out_lane2_reg[6] 
       (.C(init_clk),
        .CE(1'b1),
        .D(drpdo_out[38]),
        .Q(drpdo_out_lane2[6]),
        .R(reset));
  FDRE \drpdo_out_lane2_reg[7] 
       (.C(init_clk),
        .CE(1'b1),
        .D(drpdo_out[39]),
        .Q(drpdo_out_lane2[7]),
        .R(reset));
  FDRE \drpdo_out_lane2_reg[8] 
       (.C(init_clk),
        .CE(1'b1),
        .D(drpdo_out[40]),
        .Q(drpdo_out_lane2[8]),
        .R(reset));
  FDRE \drpdo_out_lane2_reg[9] 
       (.C(init_clk),
        .CE(1'b1),
        .D(drpdo_out[41]),
        .Q(drpdo_out_lane2[9]),
        .R(reset));
  FDRE \drpdo_out_lane3_reg[0] 
       (.C(init_clk),
        .CE(1'b1),
        .D(drpdo_out[48]),
        .Q(drpdo_out_lane3[0]),
        .R(reset));
  FDRE \drpdo_out_lane3_reg[10] 
       (.C(init_clk),
        .CE(1'b1),
        .D(drpdo_out[58]),
        .Q(drpdo_out_lane3[10]),
        .R(reset));
  FDRE \drpdo_out_lane3_reg[11] 
       (.C(init_clk),
        .CE(1'b1),
        .D(drpdo_out[59]),
        .Q(drpdo_out_lane3[11]),
        .R(reset));
  FDRE \drpdo_out_lane3_reg[12] 
       (.C(init_clk),
        .CE(1'b1),
        .D(drpdo_out[60]),
        .Q(drpdo_out_lane3[12]),
        .R(reset));
  FDRE \drpdo_out_lane3_reg[13] 
       (.C(init_clk),
        .CE(1'b1),
        .D(drpdo_out[61]),
        .Q(drpdo_out_lane3[13]),
        .R(reset));
  FDRE \drpdo_out_lane3_reg[14] 
       (.C(init_clk),
        .CE(1'b1),
        .D(drpdo_out[62]),
        .Q(drpdo_out_lane3[14]),
        .R(reset));
  FDRE \drpdo_out_lane3_reg[15] 
       (.C(init_clk),
        .CE(1'b1),
        .D(drpdo_out[63]),
        .Q(drpdo_out_lane3[15]),
        .R(reset));
  FDRE \drpdo_out_lane3_reg[1] 
       (.C(init_clk),
        .CE(1'b1),
        .D(drpdo_out[49]),
        .Q(drpdo_out_lane3[1]),
        .R(reset));
  FDRE \drpdo_out_lane3_reg[2] 
       (.C(init_clk),
        .CE(1'b1),
        .D(drpdo_out[50]),
        .Q(drpdo_out_lane3[2]),
        .R(reset));
  FDRE \drpdo_out_lane3_reg[3] 
       (.C(init_clk),
        .CE(1'b1),
        .D(drpdo_out[51]),
        .Q(drpdo_out_lane3[3]),
        .R(reset));
  FDRE \drpdo_out_lane3_reg[4] 
       (.C(init_clk),
        .CE(1'b1),
        .D(drpdo_out[52]),
        .Q(drpdo_out_lane3[4]),
        .R(reset));
  FDRE \drpdo_out_lane3_reg[5] 
       (.C(init_clk),
        .CE(1'b1),
        .D(drpdo_out[53]),
        .Q(drpdo_out_lane3[5]),
        .R(reset));
  FDRE \drpdo_out_lane3_reg[6] 
       (.C(init_clk),
        .CE(1'b1),
        .D(drpdo_out[54]),
        .Q(drpdo_out_lane3[6]),
        .R(reset));
  FDRE \drpdo_out_lane3_reg[7] 
       (.C(init_clk),
        .CE(1'b1),
        .D(drpdo_out[55]),
        .Q(drpdo_out_lane3[7]),
        .R(reset));
  FDRE \drpdo_out_lane3_reg[8] 
       (.C(init_clk),
        .CE(1'b1),
        .D(drpdo_out[56]),
        .Q(drpdo_out_lane3[8]),
        .R(reset));
  FDRE \drpdo_out_lane3_reg[9] 
       (.C(init_clk),
        .CE(1'b1),
        .D(drpdo_out[57]),
        .Q(drpdo_out_lane3[9]),
        .R(reset));
  FDRE \drpdo_out_reg[0] 
       (.C(init_clk),
        .CE(1'b1),
        .D(drpdo_out[0]),
        .Q(drpdo_out_14[0]),
        .R(reset));
  FDRE \drpdo_out_reg[10] 
       (.C(init_clk),
        .CE(1'b1),
        .D(drpdo_out[10]),
        .Q(drpdo_out_14[10]),
        .R(reset));
  FDRE \drpdo_out_reg[11] 
       (.C(init_clk),
        .CE(1'b1),
        .D(drpdo_out[11]),
        .Q(drpdo_out_14[11]),
        .R(reset));
  FDRE \drpdo_out_reg[12] 
       (.C(init_clk),
        .CE(1'b1),
        .D(drpdo_out[12]),
        .Q(drpdo_out_14[12]),
        .R(reset));
  FDRE \drpdo_out_reg[13] 
       (.C(init_clk),
        .CE(1'b1),
        .D(drpdo_out[13]),
        .Q(drpdo_out_14[13]),
        .R(reset));
  FDRE \drpdo_out_reg[14] 
       (.C(init_clk),
        .CE(1'b1),
        .D(drpdo_out[14]),
        .Q(drpdo_out_14[14]),
        .R(reset));
  FDRE \drpdo_out_reg[15] 
       (.C(init_clk),
        .CE(1'b1),
        .D(drpdo_out[15]),
        .Q(drpdo_out_14[15]),
        .R(reset));
  FDRE \drpdo_out_reg[1] 
       (.C(init_clk),
        .CE(1'b1),
        .D(drpdo_out[1]),
        .Q(drpdo_out_14[1]),
        .R(reset));
  FDRE \drpdo_out_reg[2] 
       (.C(init_clk),
        .CE(1'b1),
        .D(drpdo_out[2]),
        .Q(drpdo_out_14[2]),
        .R(reset));
  FDRE \drpdo_out_reg[3] 
       (.C(init_clk),
        .CE(1'b1),
        .D(drpdo_out[3]),
        .Q(drpdo_out_14[3]),
        .R(reset));
  FDRE \drpdo_out_reg[4] 
       (.C(init_clk),
        .CE(1'b1),
        .D(drpdo_out[4]),
        .Q(drpdo_out_14[4]),
        .R(reset));
  FDRE \drpdo_out_reg[5] 
       (.C(init_clk),
        .CE(1'b1),
        .D(drpdo_out[5]),
        .Q(drpdo_out_14[5]),
        .R(reset));
  FDRE \drpdo_out_reg[6] 
       (.C(init_clk),
        .CE(1'b1),
        .D(drpdo_out[6]),
        .Q(drpdo_out_14[6]),
        .R(reset));
  FDRE \drpdo_out_reg[7] 
       (.C(init_clk),
        .CE(1'b1),
        .D(drpdo_out[7]),
        .Q(drpdo_out_14[7]),
        .R(reset));
  FDRE \drpdo_out_reg[8] 
       (.C(init_clk),
        .CE(1'b1),
        .D(drpdo_out[8]),
        .Q(drpdo_out_14[8]),
        .R(reset));
  FDRE \drpdo_out_reg[9] 
       (.C(init_clk),
        .CE(1'b1),
        .D(drpdo_out[9]),
        .Q(drpdo_out_14[9]),
        .R(reset));
  LUT6 #(
    .INIT(64'hFFFFFEEEFFFFAAAA)) 
    drpen_in_i_1
       (.I0(\FSM_onehot_AXI_STATE_reg_n_0_[2] ),
        .I1(s_axi_wready_0),
        .I2(tx_done),
        .I3(p_0_in25_in),
        .I4(\FSM_onehot_AXI_STATE_reg_n_0_[3] ),
        .I5(drpen_in[0]),
        .O(drpen_in_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFEEEFFFFAAAA)) 
    drpen_in_lane1_i_1
       (.I0(\FSM_onehot_AXI_STATE_lane1_reg_n_0_[2] ),
        .I1(s_axi_wready_lane1_1),
        .I2(tx_done_lane1),
        .I3(p_0_in21_in),
        .I4(\FSM_onehot_AXI_STATE_lane1_reg_n_0_[3] ),
        .I5(drpen_in[1]),
        .O(drpen_in_lane1_i_1_n_0));
  FDRE drpen_in_lane1_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(drpen_in_lane1_i_1_n_0),
        .Q(drpen_in[1]),
        .R(reset));
  LUT6 #(
    .INIT(64'hFFFFFEEEFFFFAAAA)) 
    drpen_in_lane2_i_1
       (.I0(\FSM_onehot_AXI_STATE_lane2_reg_n_0_[2] ),
        .I1(s_axi_wready_lane2_2),
        .I2(tx_done_lane2),
        .I3(p_0_in17_in),
        .I4(\FSM_onehot_AXI_STATE_lane2_reg_n_0_[3] ),
        .I5(drpen_in[2]),
        .O(drpen_in_lane2_i_1_n_0));
  FDRE drpen_in_lane2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(drpen_in_lane2_i_1_n_0),
        .Q(drpen_in[2]),
        .R(reset));
  LUT6 #(
    .INIT(64'hFFFFFEEEFFFFAAAA)) 
    drpen_in_lane3_i_1
       (.I0(\FSM_onehot_AXI_STATE_lane3_reg_n_0_[2] ),
        .I1(s_axi_wready_lane3_3),
        .I2(tx_done_lane3),
        .I3(p_0_in13_in),
        .I4(\FSM_onehot_AXI_STATE_lane3_reg_n_0_[3] ),
        .I5(drpen_in[3]),
        .O(drpen_in_lane3_i_1_n_0));
  FDRE drpen_in_lane3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(drpen_in_lane3_i_1_n_0),
        .Q(drpen_in[3]),
        .R(reset));
  FDRE drpen_in_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(drpen_in_i_1_n_0),
        .Q(drpen_in[0]),
        .R(reset));
  FDRE drprdy_out_lane1_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(drprdy_out[1]),
        .Q(drprdy_out_lane1),
        .R(reset));
  FDRE drprdy_out_lane2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(drprdy_out[2]),
        .Q(drprdy_out_lane2),
        .R(reset));
  FDRE drprdy_out_lane3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(drprdy_out[3]),
        .Q(drprdy_out_lane3),
        .R(reset));
  FDRE drprdy_out_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(drprdy_out[0]),
        .Q(drprdy_out_5),
        .R(reset));
  LUT6 #(
    .INIT(64'hFFFEFEFEAAAAAAAA)) 
    drpwe_in_i_1
       (.I0(\FSM_onehot_AXI_STATE_reg_n_0_[3] ),
        .I1(s_axi_wready_0),
        .I2(\FSM_onehot_AXI_STATE_reg_n_0_[2] ),
        .I3(p_0_in25_in),
        .I4(tx_done),
        .I5(drpwe_in[0]),
        .O(drpwe_in_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFEFEFEAAAAAAAA)) 
    drpwe_in_lane1_i_1
       (.I0(\FSM_onehot_AXI_STATE_lane1_reg_n_0_[3] ),
        .I1(\FSM_onehot_AXI_STATE_lane1_reg_n_0_[2] ),
        .I2(s_axi_wready_lane1_1),
        .I3(p_0_in21_in),
        .I4(tx_done_lane1),
        .I5(drpwe_in[1]),
        .O(drpwe_in_lane1_i_1_n_0));
  FDRE drpwe_in_lane1_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(drpwe_in_lane1_i_1_n_0),
        .Q(drpwe_in[1]),
        .R(reset));
  LUT6 #(
    .INIT(64'hFFFEFEFEAAAAAAAA)) 
    drpwe_in_lane2_i_1
       (.I0(\FSM_onehot_AXI_STATE_lane2_reg_n_0_[3] ),
        .I1(s_axi_wready_lane2_2),
        .I2(\FSM_onehot_AXI_STATE_lane2_reg_n_0_[2] ),
        .I3(p_0_in17_in),
        .I4(tx_done_lane2),
        .I5(drpwe_in[2]),
        .O(drpwe_in_lane2_i_1_n_0));
  FDRE drpwe_in_lane2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(drpwe_in_lane2_i_1_n_0),
        .Q(drpwe_in[2]),
        .R(reset));
  LUT6 #(
    .INIT(64'hFFFEFEFEAAAAAAAA)) 
    drpwe_in_lane3_i_1
       (.I0(\FSM_onehot_AXI_STATE_lane3_reg_n_0_[3] ),
        .I1(s_axi_wready_lane3_3),
        .I2(\FSM_onehot_AXI_STATE_lane3_reg_n_0_[2] ),
        .I3(p_0_in13_in),
        .I4(tx_done_lane3),
        .I5(drpwe_in[3]),
        .O(drpwe_in_lane3_i_1_n_0));
  FDRE drpwe_in_lane3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(drpwe_in_lane3_i_1_n_0),
        .Q(drpwe_in[3]),
        .R(reset));
  FDRE drpwe_in_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(drpwe_in_i_1_n_0),
        .Q(drpwe_in[0]),
        .R(reset));
  LUT3 #(
    .INIT(8'hBA)) 
    rd_req_i_1
       (.I0(rd_req0),
        .I1(wr_req),
        .I2(rd_req),
        .O(rd_req_i_1_n_0));
  LUT6 #(
    .INIT(64'h1101000000000000)) 
    rd_req_i_2
       (.I0(\FSM_onehot_AXI_STATE_reg_n_0_[2] ),
        .I1(s_axi_wready_0),
        .I2(s_axi_awvalid),
        .I3(s_axi_arvalid_4),
        .I4(s_axi_awready_reg_n_0),
        .I5(s_axi_arvalid),
        .O(rd_req0));
  LUT3 #(
    .INIT(8'hBA)) 
    rd_req_lane1_i_1
       (.I0(rd_req_lane10),
        .I1(wr_req_lane1),
        .I2(rd_req_lane1),
        .O(rd_req_lane1_i_1_n_0));
  LUT6 #(
    .INIT(64'h1101000000000000)) 
    rd_req_lane1_i_2
       (.I0(s_axi_wready_lane1_1),
        .I1(\FSM_onehot_AXI_STATE_lane1_reg_n_0_[2] ),
        .I2(s_axi_awvalid_lane1),
        .I3(s_axi_arvalid_lane1_6),
        .I4(s_axi_awready_lane1_reg_n_0),
        .I5(s_axi_arvalid_lane1),
        .O(rd_req_lane10));
  FDRE rd_req_lane1_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(rd_req_lane1_i_1_n_0),
        .Q(rd_req_lane1),
        .R(reset));
  LUT3 #(
    .INIT(8'hBA)) 
    rd_req_lane2_i_1
       (.I0(rd_req_lane20),
        .I1(wr_req_lane2),
        .I2(rd_req_lane2),
        .O(rd_req_lane2_i_1_n_0));
  LUT6 #(
    .INIT(64'h1101000000000000)) 
    rd_req_lane2_i_2
       (.I0(\FSM_onehot_AXI_STATE_lane2_reg_n_0_[2] ),
        .I1(s_axi_wready_lane2_2),
        .I2(s_axi_awvalid_lane2),
        .I3(s_axi_arvalid_lane2_7),
        .I4(s_axi_awready_lane2_reg_n_0),
        .I5(s_axi_arvalid_lane2),
        .O(rd_req_lane20));
  FDRE rd_req_lane2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(rd_req_lane2_i_1_n_0),
        .Q(rd_req_lane2),
        .R(reset));
  LUT3 #(
    .INIT(8'hBA)) 
    rd_req_lane3_i_1
       (.I0(rd_req_lane30),
        .I1(wr_req_lane3),
        .I2(rd_req_lane3),
        .O(rd_req_lane3_i_1_n_0));
  LUT6 #(
    .INIT(64'h1101000000000000)) 
    rd_req_lane3_i_2
       (.I0(\FSM_onehot_AXI_STATE_lane3_reg_n_0_[2] ),
        .I1(s_axi_wready_lane3_3),
        .I2(s_axi_awvalid_lane3),
        .I3(s_axi_arvalid_lane3_8),
        .I4(s_axi_awready_lane3_reg_n_0),
        .I5(s_axi_arvalid_lane3),
        .O(rd_req_lane30));
  FDRE rd_req_lane3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(rd_req_lane3_i_1_n_0),
        .Q(rd_req_lane3),
        .R(reset));
  FDRE rd_req_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(rd_req_i_1_n_0),
        .Q(rd_req),
        .R(reset));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ready_det_r_i_2
       (.I0(s_axi_rready),
        .I1(rd_req),
        .I2(s_axi_bready),
        .I3(wr_req_reg_n_0),
        .I4(ready_det_r_reg_n_0),
        .O(ready_det));
  FDRE ready_det_r_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(u_rst_sync_RESET_n_9),
        .Q(ready_det_r_reg_n_0),
        .R(1'b0));
  FDRE \s_axi_araddr_lane1_reg[10] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane1),
        .D(s_axi_araddr_lane1[8]),
        .Q(s_axi_araddr_lane1_19[10]),
        .R(reset));
  FDRE \s_axi_araddr_lane1_reg[11] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane1),
        .D(s_axi_araddr_lane1[9]),
        .Q(s_axi_araddr_lane1_19[11]),
        .R(reset));
  FDRE \s_axi_araddr_lane1_reg[2] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane1),
        .D(s_axi_araddr_lane1[0]),
        .Q(s_axi_araddr_lane1_19[2]),
        .R(reset));
  FDRE \s_axi_araddr_lane1_reg[3] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane1),
        .D(s_axi_araddr_lane1[1]),
        .Q(s_axi_araddr_lane1_19[3]),
        .R(reset));
  FDRE \s_axi_araddr_lane1_reg[4] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane1),
        .D(s_axi_araddr_lane1[2]),
        .Q(s_axi_araddr_lane1_19[4]),
        .R(reset));
  FDRE \s_axi_araddr_lane1_reg[5] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane1),
        .D(s_axi_araddr_lane1[3]),
        .Q(s_axi_araddr_lane1_19[5]),
        .R(reset));
  FDRE \s_axi_araddr_lane1_reg[6] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane1),
        .D(s_axi_araddr_lane1[4]),
        .Q(s_axi_araddr_lane1_19[6]),
        .R(reset));
  FDRE \s_axi_araddr_lane1_reg[7] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane1),
        .D(s_axi_araddr_lane1[5]),
        .Q(s_axi_araddr_lane1_19[7]),
        .R(reset));
  FDRE \s_axi_araddr_lane1_reg[8] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane1),
        .D(s_axi_araddr_lane1[6]),
        .Q(s_axi_araddr_lane1_19[8]),
        .R(reset));
  FDRE \s_axi_araddr_lane1_reg[9] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane1),
        .D(s_axi_araddr_lane1[7]),
        .Q(s_axi_araddr_lane1_19[9]),
        .R(reset));
  FDRE \s_axi_araddr_lane2_reg[10] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane2),
        .D(s_axi_araddr_lane2[8]),
        .Q(s_axi_araddr_lane2_21[10]),
        .R(reset));
  FDRE \s_axi_araddr_lane2_reg[11] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane2),
        .D(s_axi_araddr_lane2[9]),
        .Q(s_axi_araddr_lane2_21[11]),
        .R(reset));
  FDRE \s_axi_araddr_lane2_reg[2] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane2),
        .D(s_axi_araddr_lane2[0]),
        .Q(s_axi_araddr_lane2_21[2]),
        .R(reset));
  FDRE \s_axi_araddr_lane2_reg[3] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane2),
        .D(s_axi_araddr_lane2[1]),
        .Q(s_axi_araddr_lane2_21[3]),
        .R(reset));
  FDRE \s_axi_araddr_lane2_reg[4] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane2),
        .D(s_axi_araddr_lane2[2]),
        .Q(s_axi_araddr_lane2_21[4]),
        .R(reset));
  FDRE \s_axi_araddr_lane2_reg[5] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane2),
        .D(s_axi_araddr_lane2[3]),
        .Q(s_axi_araddr_lane2_21[5]),
        .R(reset));
  FDRE \s_axi_araddr_lane2_reg[6] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane2),
        .D(s_axi_araddr_lane2[4]),
        .Q(s_axi_araddr_lane2_21[6]),
        .R(reset));
  FDRE \s_axi_araddr_lane2_reg[7] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane2),
        .D(s_axi_araddr_lane2[5]),
        .Q(s_axi_araddr_lane2_21[7]),
        .R(reset));
  FDRE \s_axi_araddr_lane2_reg[8] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane2),
        .D(s_axi_araddr_lane2[6]),
        .Q(s_axi_araddr_lane2_21[8]),
        .R(reset));
  FDRE \s_axi_araddr_lane2_reg[9] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane2),
        .D(s_axi_araddr_lane2[7]),
        .Q(s_axi_araddr_lane2_21[9]),
        .R(reset));
  FDRE \s_axi_araddr_lane3_reg[10] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane3),
        .D(s_axi_araddr_lane3[8]),
        .Q(s_axi_araddr_lane3_23[10]),
        .R(reset));
  FDRE \s_axi_araddr_lane3_reg[11] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane3),
        .D(s_axi_araddr_lane3[9]),
        .Q(s_axi_araddr_lane3_23[11]),
        .R(reset));
  FDRE \s_axi_araddr_lane3_reg[2] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane3),
        .D(s_axi_araddr_lane3[0]),
        .Q(s_axi_araddr_lane3_23[2]),
        .R(reset));
  FDRE \s_axi_araddr_lane3_reg[3] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane3),
        .D(s_axi_araddr_lane3[1]),
        .Q(s_axi_araddr_lane3_23[3]),
        .R(reset));
  FDRE \s_axi_araddr_lane3_reg[4] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane3),
        .D(s_axi_araddr_lane3[2]),
        .Q(s_axi_araddr_lane3_23[4]),
        .R(reset));
  FDRE \s_axi_araddr_lane3_reg[5] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane3),
        .D(s_axi_araddr_lane3[3]),
        .Q(s_axi_araddr_lane3_23[5]),
        .R(reset));
  FDRE \s_axi_araddr_lane3_reg[6] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane3),
        .D(s_axi_araddr_lane3[4]),
        .Q(s_axi_araddr_lane3_23[6]),
        .R(reset));
  FDRE \s_axi_araddr_lane3_reg[7] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane3),
        .D(s_axi_araddr_lane3[5]),
        .Q(s_axi_araddr_lane3_23[7]),
        .R(reset));
  FDRE \s_axi_araddr_lane3_reg[8] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane3),
        .D(s_axi_araddr_lane3[6]),
        .Q(s_axi_araddr_lane3_23[8]),
        .R(reset));
  FDRE \s_axi_araddr_lane3_reg[9] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane3),
        .D(s_axi_araddr_lane3[7]),
        .Q(s_axi_araddr_lane3_23[9]),
        .R(reset));
  FDRE \s_axi_araddr_reg[10] 
       (.C(init_clk),
        .CE(s_axi_arvalid),
        .D(s_axi_araddr[8]),
        .Q(in10[8]),
        .R(reset));
  FDRE \s_axi_araddr_reg[11] 
       (.C(init_clk),
        .CE(s_axi_arvalid),
        .D(s_axi_araddr[9]),
        .Q(in10[9]),
        .R(reset));
  FDRE \s_axi_araddr_reg[2] 
       (.C(init_clk),
        .CE(s_axi_arvalid),
        .D(s_axi_araddr[0]),
        .Q(in10[0]),
        .R(reset));
  FDRE \s_axi_araddr_reg[3] 
       (.C(init_clk),
        .CE(s_axi_arvalid),
        .D(s_axi_araddr[1]),
        .Q(in10[1]),
        .R(reset));
  FDRE \s_axi_araddr_reg[4] 
       (.C(init_clk),
        .CE(s_axi_arvalid),
        .D(s_axi_araddr[2]),
        .Q(in10[2]),
        .R(reset));
  FDRE \s_axi_araddr_reg[5] 
       (.C(init_clk),
        .CE(s_axi_arvalid),
        .D(s_axi_araddr[3]),
        .Q(in10[3]),
        .R(reset));
  FDRE \s_axi_araddr_reg[6] 
       (.C(init_clk),
        .CE(s_axi_arvalid),
        .D(s_axi_araddr[4]),
        .Q(in10[4]),
        .R(reset));
  FDRE \s_axi_araddr_reg[7] 
       (.C(init_clk),
        .CE(s_axi_arvalid),
        .D(s_axi_araddr[5]),
        .Q(in10[5]),
        .R(reset));
  FDRE \s_axi_araddr_reg[8] 
       (.C(init_clk),
        .CE(s_axi_arvalid),
        .D(s_axi_araddr[6]),
        .Q(in10[6]),
        .R(reset));
  FDRE \s_axi_araddr_reg[9] 
       (.C(init_clk),
        .CE(s_axi_arvalid),
        .D(s_axi_araddr[7]),
        .Q(in10[7]),
        .R(reset));
  LUT6 #(
    .INIT(64'h00000000000080AA)) 
    s_axi_arready_INST_0
       (.I0(s_axi_awready_reg_n_0),
        .I1(s_axi_arvalid_4),
        .I2(s_axi_arvalid),
        .I3(s_axi_awvalid),
        .I4(s_axi_wready_0),
        .I5(\FSM_onehot_AXI_STATE_reg_n_0_[2] ),
        .O(s_axi_arready));
  LUT6 #(
    .INIT(64'h00000000000080AA)) 
    s_axi_arready_lane1_INST_0
       (.I0(s_axi_awready_lane1_reg_n_0),
        .I1(s_axi_arvalid_lane1_6),
        .I2(s_axi_arvalid_lane1),
        .I3(s_axi_awvalid_lane1),
        .I4(\FSM_onehot_AXI_STATE_lane1_reg_n_0_[2] ),
        .I5(s_axi_wready_lane1_1),
        .O(s_axi_arready_lane1));
  LUT6 #(
    .INIT(64'h00000000000080AA)) 
    s_axi_arready_lane2_INST_0
       (.I0(s_axi_awready_lane2_reg_n_0),
        .I1(s_axi_arvalid_lane2_7),
        .I2(s_axi_arvalid_lane2),
        .I3(s_axi_awvalid_lane2),
        .I4(s_axi_wready_lane2_2),
        .I5(\FSM_onehot_AXI_STATE_lane2_reg_n_0_[2] ),
        .O(s_axi_arready_lane2));
  LUT6 #(
    .INIT(64'h00000000000080AA)) 
    s_axi_arready_lane3_INST_0
       (.I0(s_axi_awready_lane3_reg_n_0),
        .I1(s_axi_arvalid_lane3_8),
        .I2(s_axi_arvalid_lane3),
        .I3(s_axi_awvalid_lane3),
        .I4(s_axi_wready_lane3_3),
        .I5(\FSM_onehot_AXI_STATE_lane3_reg_n_0_[2] ),
        .O(s_axi_arready_lane3));
  FDRE s_axi_arvalid_lane1_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_axi_arvalid_lane1),
        .Q(s_axi_arvalid_lane1_6),
        .R(reset));
  FDRE s_axi_arvalid_lane2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_axi_arvalid_lane2),
        .Q(s_axi_arvalid_lane2_7),
        .R(reset));
  FDRE s_axi_arvalid_lane3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_axi_arvalid_lane3),
        .Q(s_axi_arvalid_lane3_8),
        .R(reset));
  FDRE s_axi_arvalid_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_axi_arvalid),
        .Q(s_axi_arvalid_4),
        .R(reset));
  FDRE \s_axi_awaddr_lane1_reg[10] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane1),
        .D(s_axi_awaddr_lane1[8]),
        .Q(s_axi_awaddr_lane1_18[10]),
        .R(reset));
  FDRE \s_axi_awaddr_lane1_reg[11] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane1),
        .D(s_axi_awaddr_lane1[9]),
        .Q(s_axi_awaddr_lane1_18[11]),
        .R(reset));
  FDRE \s_axi_awaddr_lane1_reg[2] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane1),
        .D(s_axi_awaddr_lane1[0]),
        .Q(s_axi_awaddr_lane1_18[2]),
        .R(reset));
  FDRE \s_axi_awaddr_lane1_reg[3] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane1),
        .D(s_axi_awaddr_lane1[1]),
        .Q(s_axi_awaddr_lane1_18[3]),
        .R(reset));
  FDRE \s_axi_awaddr_lane1_reg[4] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane1),
        .D(s_axi_awaddr_lane1[2]),
        .Q(s_axi_awaddr_lane1_18[4]),
        .R(reset));
  FDRE \s_axi_awaddr_lane1_reg[5] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane1),
        .D(s_axi_awaddr_lane1[3]),
        .Q(s_axi_awaddr_lane1_18[5]),
        .R(reset));
  FDRE \s_axi_awaddr_lane1_reg[6] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane1),
        .D(s_axi_awaddr_lane1[4]),
        .Q(s_axi_awaddr_lane1_18[6]),
        .R(reset));
  FDRE \s_axi_awaddr_lane1_reg[7] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane1),
        .D(s_axi_awaddr_lane1[5]),
        .Q(s_axi_awaddr_lane1_18[7]),
        .R(reset));
  FDRE \s_axi_awaddr_lane1_reg[8] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane1),
        .D(s_axi_awaddr_lane1[6]),
        .Q(s_axi_awaddr_lane1_18[8]),
        .R(reset));
  FDRE \s_axi_awaddr_lane1_reg[9] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane1),
        .D(s_axi_awaddr_lane1[7]),
        .Q(s_axi_awaddr_lane1_18[9]),
        .R(reset));
  FDRE \s_axi_awaddr_lane2_reg[10] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane2),
        .D(s_axi_awaddr_lane2[8]),
        .Q(s_axi_awaddr_lane2_20[10]),
        .R(reset));
  FDRE \s_axi_awaddr_lane2_reg[11] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane2),
        .D(s_axi_awaddr_lane2[9]),
        .Q(s_axi_awaddr_lane2_20[11]),
        .R(reset));
  FDRE \s_axi_awaddr_lane2_reg[2] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane2),
        .D(s_axi_awaddr_lane2[0]),
        .Q(s_axi_awaddr_lane2_20[2]),
        .R(reset));
  FDRE \s_axi_awaddr_lane2_reg[3] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane2),
        .D(s_axi_awaddr_lane2[1]),
        .Q(s_axi_awaddr_lane2_20[3]),
        .R(reset));
  FDRE \s_axi_awaddr_lane2_reg[4] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane2),
        .D(s_axi_awaddr_lane2[2]),
        .Q(s_axi_awaddr_lane2_20[4]),
        .R(reset));
  FDRE \s_axi_awaddr_lane2_reg[5] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane2),
        .D(s_axi_awaddr_lane2[3]),
        .Q(s_axi_awaddr_lane2_20[5]),
        .R(reset));
  FDRE \s_axi_awaddr_lane2_reg[6] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane2),
        .D(s_axi_awaddr_lane2[4]),
        .Q(s_axi_awaddr_lane2_20[6]),
        .R(reset));
  FDRE \s_axi_awaddr_lane2_reg[7] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane2),
        .D(s_axi_awaddr_lane2[5]),
        .Q(s_axi_awaddr_lane2_20[7]),
        .R(reset));
  FDRE \s_axi_awaddr_lane2_reg[8] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane2),
        .D(s_axi_awaddr_lane2[6]),
        .Q(s_axi_awaddr_lane2_20[8]),
        .R(reset));
  FDRE \s_axi_awaddr_lane2_reg[9] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane2),
        .D(s_axi_awaddr_lane2[7]),
        .Q(s_axi_awaddr_lane2_20[9]),
        .R(reset));
  FDRE \s_axi_awaddr_lane3_reg[10] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane3),
        .D(s_axi_awaddr_lane3[8]),
        .Q(s_axi_awaddr_lane3_22[10]),
        .R(reset));
  FDRE \s_axi_awaddr_lane3_reg[11] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane3),
        .D(s_axi_awaddr_lane3[9]),
        .Q(s_axi_awaddr_lane3_22[11]),
        .R(reset));
  FDRE \s_axi_awaddr_lane3_reg[2] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane3),
        .D(s_axi_awaddr_lane3[0]),
        .Q(s_axi_awaddr_lane3_22[2]),
        .R(reset));
  FDRE \s_axi_awaddr_lane3_reg[3] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane3),
        .D(s_axi_awaddr_lane3[1]),
        .Q(s_axi_awaddr_lane3_22[3]),
        .R(reset));
  FDRE \s_axi_awaddr_lane3_reg[4] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane3),
        .D(s_axi_awaddr_lane3[2]),
        .Q(s_axi_awaddr_lane3_22[4]),
        .R(reset));
  FDRE \s_axi_awaddr_lane3_reg[5] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane3),
        .D(s_axi_awaddr_lane3[3]),
        .Q(s_axi_awaddr_lane3_22[5]),
        .R(reset));
  FDRE \s_axi_awaddr_lane3_reg[6] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane3),
        .D(s_axi_awaddr_lane3[4]),
        .Q(s_axi_awaddr_lane3_22[6]),
        .R(reset));
  FDRE \s_axi_awaddr_lane3_reg[7] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane3),
        .D(s_axi_awaddr_lane3[5]),
        .Q(s_axi_awaddr_lane3_22[7]),
        .R(reset));
  FDRE \s_axi_awaddr_lane3_reg[8] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane3),
        .D(s_axi_awaddr_lane3[6]),
        .Q(s_axi_awaddr_lane3_22[8]),
        .R(reset));
  FDRE \s_axi_awaddr_lane3_reg[9] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane3),
        .D(s_axi_awaddr_lane3[7]),
        .Q(s_axi_awaddr_lane3_22[9]),
        .R(reset));
  FDRE \s_axi_awaddr_reg[10] 
       (.C(init_clk),
        .CE(s_axi_awvalid),
        .D(s_axi_awaddr[8]),
        .Q(in9[8]),
        .R(reset));
  FDRE \s_axi_awaddr_reg[11] 
       (.C(init_clk),
        .CE(s_axi_awvalid),
        .D(s_axi_awaddr[9]),
        .Q(in9[9]),
        .R(reset));
  FDRE \s_axi_awaddr_reg[2] 
       (.C(init_clk),
        .CE(s_axi_awvalid),
        .D(s_axi_awaddr[0]),
        .Q(in9[0]),
        .R(reset));
  FDRE \s_axi_awaddr_reg[3] 
       (.C(init_clk),
        .CE(s_axi_awvalid),
        .D(s_axi_awaddr[1]),
        .Q(in9[1]),
        .R(reset));
  FDRE \s_axi_awaddr_reg[4] 
       (.C(init_clk),
        .CE(s_axi_awvalid),
        .D(s_axi_awaddr[2]),
        .Q(in9[2]),
        .R(reset));
  FDRE \s_axi_awaddr_reg[5] 
       (.C(init_clk),
        .CE(s_axi_awvalid),
        .D(s_axi_awaddr[3]),
        .Q(in9[3]),
        .R(reset));
  FDRE \s_axi_awaddr_reg[6] 
       (.C(init_clk),
        .CE(s_axi_awvalid),
        .D(s_axi_awaddr[4]),
        .Q(in9[4]),
        .R(reset));
  FDRE \s_axi_awaddr_reg[7] 
       (.C(init_clk),
        .CE(s_axi_awvalid),
        .D(s_axi_awaddr[5]),
        .Q(in9[5]),
        .R(reset));
  FDRE \s_axi_awaddr_reg[8] 
       (.C(init_clk),
        .CE(s_axi_awvalid),
        .D(s_axi_awaddr[6]),
        .Q(in9[6]),
        .R(reset));
  FDRE \s_axi_awaddr_reg[9] 
       (.C(init_clk),
        .CE(s_axi_awvalid),
        .D(s_axi_awaddr[7]),
        .Q(in9[7]),
        .R(reset));
  LUT5 #(
    .INIT(32'h00000002)) 
    s_axi_awready_INST_0
       (.I0(s_axi_awready_reg_n_0),
        .I1(s_axi_arvalid_4),
        .I2(s_axi_arvalid),
        .I3(s_axi_wready_0),
        .I4(\FSM_onehot_AXI_STATE_reg_n_0_[2] ),
        .O(s_axi_awready));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT4 #(
    .INIT(16'hF111)) 
    s_axi_awready_i_1
       (.I0(wr_req_reg_n_0),
        .I1(rd_req),
        .I2(wr_req),
        .I3(s_axi_awready_reg_n_0),
        .O(s_axi_awready_i_1_n_0));
  LUT5 #(
    .INIT(32'h00000002)) 
    s_axi_awready_lane1_INST_0
       (.I0(s_axi_awready_lane1_reg_n_0),
        .I1(s_axi_arvalid_lane1),
        .I2(s_axi_arvalid_lane1_6),
        .I3(\FSM_onehot_AXI_STATE_lane1_reg_n_0_[2] ),
        .I4(s_axi_wready_lane1_1),
        .O(s_axi_awready_lane1));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT4 #(
    .INIT(16'hF111)) 
    s_axi_awready_lane1_i_1
       (.I0(wr_req_lane1_reg_n_0),
        .I1(rd_req_lane1),
        .I2(wr_req_lane1),
        .I3(s_axi_awready_lane1_reg_n_0),
        .O(s_axi_awready_lane1_i_1_n_0));
  FDRE s_axi_awready_lane1_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_axi_awready_lane1_i_1_n_0),
        .Q(s_axi_awready_lane1_reg_n_0),
        .R(reset));
  LUT5 #(
    .INIT(32'h00000002)) 
    s_axi_awready_lane2_INST_0
       (.I0(s_axi_awready_lane2_reg_n_0),
        .I1(s_axi_arvalid_lane2),
        .I2(s_axi_arvalid_lane2_7),
        .I3(s_axi_wready_lane2_2),
        .I4(\FSM_onehot_AXI_STATE_lane2_reg_n_0_[2] ),
        .O(s_axi_awready_lane2));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT4 #(
    .INIT(16'hF111)) 
    s_axi_awready_lane2_i_1
       (.I0(wr_req_lane2_reg_n_0),
        .I1(rd_req_lane2),
        .I2(wr_req_lane2),
        .I3(s_axi_awready_lane2_reg_n_0),
        .O(s_axi_awready_lane2_i_1_n_0));
  FDRE s_axi_awready_lane2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_axi_awready_lane2_i_1_n_0),
        .Q(s_axi_awready_lane2_reg_n_0),
        .R(reset));
  LUT5 #(
    .INIT(32'h00000002)) 
    s_axi_awready_lane3_INST_0
       (.I0(s_axi_awready_lane3_reg_n_0),
        .I1(s_axi_arvalid_lane3_8),
        .I2(s_axi_arvalid_lane3),
        .I3(s_axi_wready_lane3_3),
        .I4(\FSM_onehot_AXI_STATE_lane3_reg_n_0_[2] ),
        .O(s_axi_awready_lane3));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT4 #(
    .INIT(16'hF111)) 
    s_axi_awready_lane3_i_1
       (.I0(wr_req_lane3_reg_n_0),
        .I1(rd_req_lane3),
        .I2(wr_req_lane3),
        .I3(s_axi_awready_lane3_reg_n_0),
        .O(s_axi_awready_lane3_i_1_n_0));
  FDRE s_axi_awready_lane3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_axi_awready_lane3_i_1_n_0),
        .Q(s_axi_awready_lane3_reg_n_0),
        .R(reset));
  FDRE s_axi_awready_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_axi_awready_i_1_n_0),
        .Q(s_axi_awready_reg_n_0),
        .R(reset));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    s_axi_bvalid_INST_0
       (.I0(s_axi_bvalid_9),
        .I1(tx_done),
        .I2(tx_done_r),
        .O(s_axi_bvalid));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT5 #(
    .INIT(32'hFFD0D0D0)) 
    s_axi_bvalid_i_1
       (.I0(tx_done_r),
        .I1(tx_done),
        .I2(s_axi_bvalid_9),
        .I3(wr_req_reg_n_0),
        .I4(drprdy_out_5),
        .O(s_axi_bvalid_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    s_axi_bvalid_lane1_INST_0
       (.I0(s_axi_bvalid_lane1_10),
        .I1(tx_done_lane1),
        .I2(tx_done_lane1_r),
        .O(s_axi_bvalid_lane1));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT5 #(
    .INIT(32'hFFD0D0D0)) 
    s_axi_bvalid_lane1_i_1
       (.I0(tx_done_lane1_r),
        .I1(tx_done_lane1),
        .I2(s_axi_bvalid_lane1_10),
        .I3(wr_req_lane1_reg_n_0),
        .I4(drprdy_out_lane1),
        .O(s_axi_bvalid_lane1_i_1_n_0));
  FDRE s_axi_bvalid_lane1_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_axi_bvalid_lane1_i_1_n_0),
        .Q(s_axi_bvalid_lane1_10),
        .R(reset));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    s_axi_bvalid_lane2_INST_0
       (.I0(s_axi_bvalid_lane2_11),
        .I1(tx_done_lane2),
        .I2(tx_done_lane2_r),
        .O(s_axi_bvalid_lane2));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT5 #(
    .INIT(32'hFFD0D0D0)) 
    s_axi_bvalid_lane2_i_1
       (.I0(tx_done_lane2_r),
        .I1(tx_done_lane2),
        .I2(s_axi_bvalid_lane2_11),
        .I3(wr_req_lane2_reg_n_0),
        .I4(drprdy_out_lane2),
        .O(s_axi_bvalid_lane2_i_1_n_0));
  FDRE s_axi_bvalid_lane2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_axi_bvalid_lane2_i_1_n_0),
        .Q(s_axi_bvalid_lane2_11),
        .R(reset));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    s_axi_bvalid_lane3_INST_0
       (.I0(s_axi_bvalid_lane3_12),
        .I1(tx_done_lane3),
        .I2(tx_done_lane3_r),
        .O(s_axi_bvalid_lane3));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT5 #(
    .INIT(32'hFFD0D0D0)) 
    s_axi_bvalid_lane3_i_1
       (.I0(tx_done_lane3_r),
        .I1(tx_done_lane3),
        .I2(s_axi_bvalid_lane3_12),
        .I3(wr_req_lane3_reg_n_0),
        .I4(drprdy_out_lane3),
        .O(s_axi_bvalid_lane3_i_1_n_0));
  FDRE s_axi_bvalid_lane3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_axi_bvalid_lane3_i_1_n_0),
        .Q(s_axi_bvalid_lane3_12),
        .R(reset));
  FDRE s_axi_bvalid_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_axi_bvalid_i_1_n_0),
        .Q(s_axi_bvalid_9),
        .R(reset));
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_rdata[15]_i_2 
       (.I0(drprdy_out_5),
        .I1(s_axi_rvalid_13),
        .O(s_axi_rdata0));
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_rdata_lane1[15]_i_2 
       (.I0(drprdy_out_lane1),
        .I1(s_axi_rvalid_lane1_15),
        .O(s_axi_rdata_lane10));
  FDRE \s_axi_rdata_lane1_reg[0] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane10),
        .D(drpdo_out_lane1[0]),
        .Q(s_axi_rdata_lane1[0]),
        .R(u_rst_sync_RESET_n_4));
  FDRE \s_axi_rdata_lane1_reg[10] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane10),
        .D(drpdo_out_lane1[10]),
        .Q(s_axi_rdata_lane1[10]),
        .R(u_rst_sync_RESET_n_4));
  FDRE \s_axi_rdata_lane1_reg[11] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane10),
        .D(drpdo_out_lane1[11]),
        .Q(s_axi_rdata_lane1[11]),
        .R(u_rst_sync_RESET_n_4));
  FDRE \s_axi_rdata_lane1_reg[12] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane10),
        .D(drpdo_out_lane1[12]),
        .Q(s_axi_rdata_lane1[12]),
        .R(u_rst_sync_RESET_n_4));
  FDRE \s_axi_rdata_lane1_reg[13] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane10),
        .D(drpdo_out_lane1[13]),
        .Q(s_axi_rdata_lane1[13]),
        .R(u_rst_sync_RESET_n_4));
  FDRE \s_axi_rdata_lane1_reg[14] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane10),
        .D(drpdo_out_lane1[14]),
        .Q(s_axi_rdata_lane1[14]),
        .R(u_rst_sync_RESET_n_4));
  FDRE \s_axi_rdata_lane1_reg[15] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane10),
        .D(drpdo_out_lane1[15]),
        .Q(s_axi_rdata_lane1[15]),
        .R(u_rst_sync_RESET_n_4));
  FDRE \s_axi_rdata_lane1_reg[1] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane10),
        .D(drpdo_out_lane1[1]),
        .Q(s_axi_rdata_lane1[1]),
        .R(u_rst_sync_RESET_n_4));
  FDRE \s_axi_rdata_lane1_reg[2] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane10),
        .D(drpdo_out_lane1[2]),
        .Q(s_axi_rdata_lane1[2]),
        .R(u_rst_sync_RESET_n_4));
  FDRE \s_axi_rdata_lane1_reg[3] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane10),
        .D(drpdo_out_lane1[3]),
        .Q(s_axi_rdata_lane1[3]),
        .R(u_rst_sync_RESET_n_4));
  FDRE \s_axi_rdata_lane1_reg[4] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane10),
        .D(drpdo_out_lane1[4]),
        .Q(s_axi_rdata_lane1[4]),
        .R(u_rst_sync_RESET_n_4));
  FDRE \s_axi_rdata_lane1_reg[5] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane10),
        .D(drpdo_out_lane1[5]),
        .Q(s_axi_rdata_lane1[5]),
        .R(u_rst_sync_RESET_n_4));
  FDRE \s_axi_rdata_lane1_reg[6] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane10),
        .D(drpdo_out_lane1[6]),
        .Q(s_axi_rdata_lane1[6]),
        .R(u_rst_sync_RESET_n_4));
  FDRE \s_axi_rdata_lane1_reg[7] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane10),
        .D(drpdo_out_lane1[7]),
        .Q(s_axi_rdata_lane1[7]),
        .R(u_rst_sync_RESET_n_4));
  FDRE \s_axi_rdata_lane1_reg[8] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane10),
        .D(drpdo_out_lane1[8]),
        .Q(s_axi_rdata_lane1[8]),
        .R(u_rst_sync_RESET_n_4));
  FDRE \s_axi_rdata_lane1_reg[9] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane10),
        .D(drpdo_out_lane1[9]),
        .Q(s_axi_rdata_lane1[9]),
        .R(u_rst_sync_RESET_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_rdata_lane2[15]_i_2 
       (.I0(drprdy_out_lane2),
        .I1(s_axi_rvalid_lane2_16),
        .O(s_axi_rdata_lane20));
  FDRE \s_axi_rdata_lane2_reg[0] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane20),
        .D(drpdo_out_lane2[0]),
        .Q(s_axi_rdata_lane2[0]),
        .R(u_rst_sync_RESET_n_6));
  FDRE \s_axi_rdata_lane2_reg[10] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane20),
        .D(drpdo_out_lane2[10]),
        .Q(s_axi_rdata_lane2[10]),
        .R(u_rst_sync_RESET_n_6));
  FDRE \s_axi_rdata_lane2_reg[11] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane20),
        .D(drpdo_out_lane2[11]),
        .Q(s_axi_rdata_lane2[11]),
        .R(u_rst_sync_RESET_n_6));
  FDRE \s_axi_rdata_lane2_reg[12] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane20),
        .D(drpdo_out_lane2[12]),
        .Q(s_axi_rdata_lane2[12]),
        .R(u_rst_sync_RESET_n_6));
  FDRE \s_axi_rdata_lane2_reg[13] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane20),
        .D(drpdo_out_lane2[13]),
        .Q(s_axi_rdata_lane2[13]),
        .R(u_rst_sync_RESET_n_6));
  FDRE \s_axi_rdata_lane2_reg[14] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane20),
        .D(drpdo_out_lane2[14]),
        .Q(s_axi_rdata_lane2[14]),
        .R(u_rst_sync_RESET_n_6));
  FDRE \s_axi_rdata_lane2_reg[15] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane20),
        .D(drpdo_out_lane2[15]),
        .Q(s_axi_rdata_lane2[15]),
        .R(u_rst_sync_RESET_n_6));
  FDRE \s_axi_rdata_lane2_reg[1] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane20),
        .D(drpdo_out_lane2[1]),
        .Q(s_axi_rdata_lane2[1]),
        .R(u_rst_sync_RESET_n_6));
  FDRE \s_axi_rdata_lane2_reg[2] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane20),
        .D(drpdo_out_lane2[2]),
        .Q(s_axi_rdata_lane2[2]),
        .R(u_rst_sync_RESET_n_6));
  FDRE \s_axi_rdata_lane2_reg[3] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane20),
        .D(drpdo_out_lane2[3]),
        .Q(s_axi_rdata_lane2[3]),
        .R(u_rst_sync_RESET_n_6));
  FDRE \s_axi_rdata_lane2_reg[4] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane20),
        .D(drpdo_out_lane2[4]),
        .Q(s_axi_rdata_lane2[4]),
        .R(u_rst_sync_RESET_n_6));
  FDRE \s_axi_rdata_lane2_reg[5] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane20),
        .D(drpdo_out_lane2[5]),
        .Q(s_axi_rdata_lane2[5]),
        .R(u_rst_sync_RESET_n_6));
  FDRE \s_axi_rdata_lane2_reg[6] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane20),
        .D(drpdo_out_lane2[6]),
        .Q(s_axi_rdata_lane2[6]),
        .R(u_rst_sync_RESET_n_6));
  FDRE \s_axi_rdata_lane2_reg[7] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane20),
        .D(drpdo_out_lane2[7]),
        .Q(s_axi_rdata_lane2[7]),
        .R(u_rst_sync_RESET_n_6));
  FDRE \s_axi_rdata_lane2_reg[8] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane20),
        .D(drpdo_out_lane2[8]),
        .Q(s_axi_rdata_lane2[8]),
        .R(u_rst_sync_RESET_n_6));
  FDRE \s_axi_rdata_lane2_reg[9] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane20),
        .D(drpdo_out_lane2[9]),
        .Q(s_axi_rdata_lane2[9]),
        .R(u_rst_sync_RESET_n_6));
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_rdata_lane3[15]_i_2 
       (.I0(drprdy_out_lane3),
        .I1(s_axi_rvalid_lane3_17),
        .O(s_axi_rdata_lane30));
  FDRE \s_axi_rdata_lane3_reg[0] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane30),
        .D(drpdo_out_lane3[0]),
        .Q(s_axi_rdata_lane3[0]),
        .R(u_rst_sync_RESET_n_8));
  FDRE \s_axi_rdata_lane3_reg[10] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane30),
        .D(drpdo_out_lane3[10]),
        .Q(s_axi_rdata_lane3[10]),
        .R(u_rst_sync_RESET_n_8));
  FDRE \s_axi_rdata_lane3_reg[11] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane30),
        .D(drpdo_out_lane3[11]),
        .Q(s_axi_rdata_lane3[11]),
        .R(u_rst_sync_RESET_n_8));
  FDRE \s_axi_rdata_lane3_reg[12] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane30),
        .D(drpdo_out_lane3[12]),
        .Q(s_axi_rdata_lane3[12]),
        .R(u_rst_sync_RESET_n_8));
  FDRE \s_axi_rdata_lane3_reg[13] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane30),
        .D(drpdo_out_lane3[13]),
        .Q(s_axi_rdata_lane3[13]),
        .R(u_rst_sync_RESET_n_8));
  FDRE \s_axi_rdata_lane3_reg[14] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane30),
        .D(drpdo_out_lane3[14]),
        .Q(s_axi_rdata_lane3[14]),
        .R(u_rst_sync_RESET_n_8));
  FDRE \s_axi_rdata_lane3_reg[15] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane30),
        .D(drpdo_out_lane3[15]),
        .Q(s_axi_rdata_lane3[15]),
        .R(u_rst_sync_RESET_n_8));
  FDRE \s_axi_rdata_lane3_reg[1] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane30),
        .D(drpdo_out_lane3[1]),
        .Q(s_axi_rdata_lane3[1]),
        .R(u_rst_sync_RESET_n_8));
  FDRE \s_axi_rdata_lane3_reg[2] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane30),
        .D(drpdo_out_lane3[2]),
        .Q(s_axi_rdata_lane3[2]),
        .R(u_rst_sync_RESET_n_8));
  FDRE \s_axi_rdata_lane3_reg[3] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane30),
        .D(drpdo_out_lane3[3]),
        .Q(s_axi_rdata_lane3[3]),
        .R(u_rst_sync_RESET_n_8));
  FDRE \s_axi_rdata_lane3_reg[4] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane30),
        .D(drpdo_out_lane3[4]),
        .Q(s_axi_rdata_lane3[4]),
        .R(u_rst_sync_RESET_n_8));
  FDRE \s_axi_rdata_lane3_reg[5] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane30),
        .D(drpdo_out_lane3[5]),
        .Q(s_axi_rdata_lane3[5]),
        .R(u_rst_sync_RESET_n_8));
  FDRE \s_axi_rdata_lane3_reg[6] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane30),
        .D(drpdo_out_lane3[6]),
        .Q(s_axi_rdata_lane3[6]),
        .R(u_rst_sync_RESET_n_8));
  FDRE \s_axi_rdata_lane3_reg[7] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane30),
        .D(drpdo_out_lane3[7]),
        .Q(s_axi_rdata_lane3[7]),
        .R(u_rst_sync_RESET_n_8));
  FDRE \s_axi_rdata_lane3_reg[8] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane30),
        .D(drpdo_out_lane3[8]),
        .Q(s_axi_rdata_lane3[8]),
        .R(u_rst_sync_RESET_n_8));
  FDRE \s_axi_rdata_lane3_reg[9] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane30),
        .D(drpdo_out_lane3[9]),
        .Q(s_axi_rdata_lane3[9]),
        .R(u_rst_sync_RESET_n_8));
  FDRE \s_axi_rdata_reg[0] 
       (.C(init_clk),
        .CE(s_axi_rdata0),
        .D(drpdo_out_14[0]),
        .Q(s_axi_rdata[0]),
        .R(p_0_in));
  FDRE \s_axi_rdata_reg[10] 
       (.C(init_clk),
        .CE(s_axi_rdata0),
        .D(drpdo_out_14[10]),
        .Q(s_axi_rdata[10]),
        .R(p_0_in));
  FDRE \s_axi_rdata_reg[11] 
       (.C(init_clk),
        .CE(s_axi_rdata0),
        .D(drpdo_out_14[11]),
        .Q(s_axi_rdata[11]),
        .R(p_0_in));
  FDRE \s_axi_rdata_reg[12] 
       (.C(init_clk),
        .CE(s_axi_rdata0),
        .D(drpdo_out_14[12]),
        .Q(s_axi_rdata[12]),
        .R(p_0_in));
  FDRE \s_axi_rdata_reg[13] 
       (.C(init_clk),
        .CE(s_axi_rdata0),
        .D(drpdo_out_14[13]),
        .Q(s_axi_rdata[13]),
        .R(p_0_in));
  FDRE \s_axi_rdata_reg[14] 
       (.C(init_clk),
        .CE(s_axi_rdata0),
        .D(drpdo_out_14[14]),
        .Q(s_axi_rdata[14]),
        .R(p_0_in));
  FDRE \s_axi_rdata_reg[15] 
       (.C(init_clk),
        .CE(s_axi_rdata0),
        .D(drpdo_out_14[15]),
        .Q(s_axi_rdata[15]),
        .R(p_0_in));
  FDRE \s_axi_rdata_reg[1] 
       (.C(init_clk),
        .CE(s_axi_rdata0),
        .D(drpdo_out_14[1]),
        .Q(s_axi_rdata[1]),
        .R(p_0_in));
  FDRE \s_axi_rdata_reg[2] 
       (.C(init_clk),
        .CE(s_axi_rdata0),
        .D(drpdo_out_14[2]),
        .Q(s_axi_rdata[2]),
        .R(p_0_in));
  FDRE \s_axi_rdata_reg[3] 
       (.C(init_clk),
        .CE(s_axi_rdata0),
        .D(drpdo_out_14[3]),
        .Q(s_axi_rdata[3]),
        .R(p_0_in));
  FDRE \s_axi_rdata_reg[4] 
       (.C(init_clk),
        .CE(s_axi_rdata0),
        .D(drpdo_out_14[4]),
        .Q(s_axi_rdata[4]),
        .R(p_0_in));
  FDRE \s_axi_rdata_reg[5] 
       (.C(init_clk),
        .CE(s_axi_rdata0),
        .D(drpdo_out_14[5]),
        .Q(s_axi_rdata[5]),
        .R(p_0_in));
  FDRE \s_axi_rdata_reg[6] 
       (.C(init_clk),
        .CE(s_axi_rdata0),
        .D(drpdo_out_14[6]),
        .Q(s_axi_rdata[6]),
        .R(p_0_in));
  FDRE \s_axi_rdata_reg[7] 
       (.C(init_clk),
        .CE(s_axi_rdata0),
        .D(drpdo_out_14[7]),
        .Q(s_axi_rdata[7]),
        .R(p_0_in));
  FDRE \s_axi_rdata_reg[8] 
       (.C(init_clk),
        .CE(s_axi_rdata0),
        .D(drpdo_out_14[8]),
        .Q(s_axi_rdata[8]),
        .R(p_0_in));
  FDRE \s_axi_rdata_reg[9] 
       (.C(init_clk),
        .CE(s_axi_rdata0),
        .D(drpdo_out_14[9]),
        .Q(s_axi_rdata[9]),
        .R(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    s_axi_rvalid_INST_0
       (.I0(s_axi_rvalid_13),
        .I1(tx_done),
        .I2(tx_done_r),
        .O(s_axi_rvalid));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT5 #(
    .INIT(32'hFFD0D0D0)) 
    s_axi_rvalid_i_1
       (.I0(tx_done_r),
        .I1(tx_done),
        .I2(s_axi_rvalid_13),
        .I3(rd_req),
        .I4(drprdy_out_5),
        .O(s_axi_rvalid_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    s_axi_rvalid_lane1_INST_0
       (.I0(s_axi_rvalid_lane1_15),
        .I1(tx_done_lane1),
        .I2(tx_done_lane1_r),
        .O(s_axi_rvalid_lane1));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT5 #(
    .INIT(32'hFFD0D0D0)) 
    s_axi_rvalid_lane1_i_1
       (.I0(tx_done_lane1_r),
        .I1(tx_done_lane1),
        .I2(s_axi_rvalid_lane1_15),
        .I3(rd_req_lane1),
        .I4(drprdy_out_lane1),
        .O(s_axi_rvalid_lane1_i_1_n_0));
  FDRE s_axi_rvalid_lane1_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_axi_rvalid_lane1_i_1_n_0),
        .Q(s_axi_rvalid_lane1_15),
        .R(reset));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    s_axi_rvalid_lane2_INST_0
       (.I0(s_axi_rvalid_lane2_16),
        .I1(tx_done_lane2),
        .I2(tx_done_lane2_r),
        .O(s_axi_rvalid_lane2));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT5 #(
    .INIT(32'hFFD0D0D0)) 
    s_axi_rvalid_lane2_i_1
       (.I0(tx_done_lane2_r),
        .I1(tx_done_lane2),
        .I2(s_axi_rvalid_lane2_16),
        .I3(rd_req_lane2),
        .I4(drprdy_out_lane2),
        .O(s_axi_rvalid_lane2_i_1_n_0));
  FDRE s_axi_rvalid_lane2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_axi_rvalid_lane2_i_1_n_0),
        .Q(s_axi_rvalid_lane2_16),
        .R(reset));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    s_axi_rvalid_lane3_INST_0
       (.I0(s_axi_rvalid_lane3_17),
        .I1(tx_done_lane3),
        .I2(tx_done_lane3_r),
        .O(s_axi_rvalid_lane3));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT5 #(
    .INIT(32'hFFD0D0D0)) 
    s_axi_rvalid_lane3_i_1
       (.I0(tx_done_lane3_r),
        .I1(tx_done_lane3),
        .I2(s_axi_rvalid_lane3_17),
        .I3(rd_req_lane3),
        .I4(drprdy_out_lane3),
        .O(s_axi_rvalid_lane3_i_1_n_0));
  FDRE s_axi_rvalid_lane3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_axi_rvalid_lane3_i_1_n_0),
        .Q(s_axi_rvalid_lane3_17),
        .R(reset));
  FDRE s_axi_rvalid_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_axi_rvalid_i_1_n_0),
        .Q(s_axi_rvalid_13),
        .R(reset));
  FDRE \s_axi_wdata_lane1_reg[0] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane1),
        .D(s_axi_wdata_lane1[0]),
        .Q(\s_axi_wdata_lane1_reg_n_0_[0] ),
        .R(reset));
  FDRE \s_axi_wdata_lane1_reg[10] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane1),
        .D(s_axi_wdata_lane1[10]),
        .Q(\s_axi_wdata_lane1_reg_n_0_[10] ),
        .R(reset));
  FDRE \s_axi_wdata_lane1_reg[11] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane1),
        .D(s_axi_wdata_lane1[11]),
        .Q(\s_axi_wdata_lane1_reg_n_0_[11] ),
        .R(reset));
  FDRE \s_axi_wdata_lane1_reg[12] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane1),
        .D(s_axi_wdata_lane1[12]),
        .Q(\s_axi_wdata_lane1_reg_n_0_[12] ),
        .R(reset));
  FDRE \s_axi_wdata_lane1_reg[13] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane1),
        .D(s_axi_wdata_lane1[13]),
        .Q(\s_axi_wdata_lane1_reg_n_0_[13] ),
        .R(reset));
  FDRE \s_axi_wdata_lane1_reg[14] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane1),
        .D(s_axi_wdata_lane1[14]),
        .Q(\s_axi_wdata_lane1_reg_n_0_[14] ),
        .R(reset));
  FDRE \s_axi_wdata_lane1_reg[15] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane1),
        .D(s_axi_wdata_lane1[15]),
        .Q(\s_axi_wdata_lane1_reg_n_0_[15] ),
        .R(reset));
  FDRE \s_axi_wdata_lane1_reg[1] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane1),
        .D(s_axi_wdata_lane1[1]),
        .Q(\s_axi_wdata_lane1_reg_n_0_[1] ),
        .R(reset));
  FDRE \s_axi_wdata_lane1_reg[2] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane1),
        .D(s_axi_wdata_lane1[2]),
        .Q(\s_axi_wdata_lane1_reg_n_0_[2] ),
        .R(reset));
  FDRE \s_axi_wdata_lane1_reg[3] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane1),
        .D(s_axi_wdata_lane1[3]),
        .Q(\s_axi_wdata_lane1_reg_n_0_[3] ),
        .R(reset));
  FDRE \s_axi_wdata_lane1_reg[4] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane1),
        .D(s_axi_wdata_lane1[4]),
        .Q(\s_axi_wdata_lane1_reg_n_0_[4] ),
        .R(reset));
  FDRE \s_axi_wdata_lane1_reg[5] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane1),
        .D(s_axi_wdata_lane1[5]),
        .Q(\s_axi_wdata_lane1_reg_n_0_[5] ),
        .R(reset));
  FDRE \s_axi_wdata_lane1_reg[6] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane1),
        .D(s_axi_wdata_lane1[6]),
        .Q(\s_axi_wdata_lane1_reg_n_0_[6] ),
        .R(reset));
  FDRE \s_axi_wdata_lane1_reg[7] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane1),
        .D(s_axi_wdata_lane1[7]),
        .Q(\s_axi_wdata_lane1_reg_n_0_[7] ),
        .R(reset));
  FDRE \s_axi_wdata_lane1_reg[8] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane1),
        .D(s_axi_wdata_lane1[8]),
        .Q(\s_axi_wdata_lane1_reg_n_0_[8] ),
        .R(reset));
  FDRE \s_axi_wdata_lane1_reg[9] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane1),
        .D(s_axi_wdata_lane1[9]),
        .Q(\s_axi_wdata_lane1_reg_n_0_[9] ),
        .R(reset));
  FDRE \s_axi_wdata_lane2_reg[0] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane2),
        .D(s_axi_wdata_lane2[0]),
        .Q(\s_axi_wdata_lane2_reg_n_0_[0] ),
        .R(reset));
  FDRE \s_axi_wdata_lane2_reg[10] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane2),
        .D(s_axi_wdata_lane2[10]),
        .Q(\s_axi_wdata_lane2_reg_n_0_[10] ),
        .R(reset));
  FDRE \s_axi_wdata_lane2_reg[11] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane2),
        .D(s_axi_wdata_lane2[11]),
        .Q(\s_axi_wdata_lane2_reg_n_0_[11] ),
        .R(reset));
  FDRE \s_axi_wdata_lane2_reg[12] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane2),
        .D(s_axi_wdata_lane2[12]),
        .Q(\s_axi_wdata_lane2_reg_n_0_[12] ),
        .R(reset));
  FDRE \s_axi_wdata_lane2_reg[13] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane2),
        .D(s_axi_wdata_lane2[13]),
        .Q(\s_axi_wdata_lane2_reg_n_0_[13] ),
        .R(reset));
  FDRE \s_axi_wdata_lane2_reg[14] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane2),
        .D(s_axi_wdata_lane2[14]),
        .Q(\s_axi_wdata_lane2_reg_n_0_[14] ),
        .R(reset));
  FDRE \s_axi_wdata_lane2_reg[15] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane2),
        .D(s_axi_wdata_lane2[15]),
        .Q(\s_axi_wdata_lane2_reg_n_0_[15] ),
        .R(reset));
  FDRE \s_axi_wdata_lane2_reg[1] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane2),
        .D(s_axi_wdata_lane2[1]),
        .Q(\s_axi_wdata_lane2_reg_n_0_[1] ),
        .R(reset));
  FDRE \s_axi_wdata_lane2_reg[2] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane2),
        .D(s_axi_wdata_lane2[2]),
        .Q(\s_axi_wdata_lane2_reg_n_0_[2] ),
        .R(reset));
  FDRE \s_axi_wdata_lane2_reg[3] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane2),
        .D(s_axi_wdata_lane2[3]),
        .Q(\s_axi_wdata_lane2_reg_n_0_[3] ),
        .R(reset));
  FDRE \s_axi_wdata_lane2_reg[4] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane2),
        .D(s_axi_wdata_lane2[4]),
        .Q(\s_axi_wdata_lane2_reg_n_0_[4] ),
        .R(reset));
  FDRE \s_axi_wdata_lane2_reg[5] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane2),
        .D(s_axi_wdata_lane2[5]),
        .Q(\s_axi_wdata_lane2_reg_n_0_[5] ),
        .R(reset));
  FDRE \s_axi_wdata_lane2_reg[6] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane2),
        .D(s_axi_wdata_lane2[6]),
        .Q(\s_axi_wdata_lane2_reg_n_0_[6] ),
        .R(reset));
  FDRE \s_axi_wdata_lane2_reg[7] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane2),
        .D(s_axi_wdata_lane2[7]),
        .Q(\s_axi_wdata_lane2_reg_n_0_[7] ),
        .R(reset));
  FDRE \s_axi_wdata_lane2_reg[8] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane2),
        .D(s_axi_wdata_lane2[8]),
        .Q(\s_axi_wdata_lane2_reg_n_0_[8] ),
        .R(reset));
  FDRE \s_axi_wdata_lane2_reg[9] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane2),
        .D(s_axi_wdata_lane2[9]),
        .Q(\s_axi_wdata_lane2_reg_n_0_[9] ),
        .R(reset));
  FDRE \s_axi_wdata_lane3_reg[0] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane3),
        .D(s_axi_wdata_lane3[0]),
        .Q(\s_axi_wdata_lane3_reg_n_0_[0] ),
        .R(reset));
  FDRE \s_axi_wdata_lane3_reg[10] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane3),
        .D(s_axi_wdata_lane3[10]),
        .Q(\s_axi_wdata_lane3_reg_n_0_[10] ),
        .R(reset));
  FDRE \s_axi_wdata_lane3_reg[11] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane3),
        .D(s_axi_wdata_lane3[11]),
        .Q(\s_axi_wdata_lane3_reg_n_0_[11] ),
        .R(reset));
  FDRE \s_axi_wdata_lane3_reg[12] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane3),
        .D(s_axi_wdata_lane3[12]),
        .Q(\s_axi_wdata_lane3_reg_n_0_[12] ),
        .R(reset));
  FDRE \s_axi_wdata_lane3_reg[13] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane3),
        .D(s_axi_wdata_lane3[13]),
        .Q(\s_axi_wdata_lane3_reg_n_0_[13] ),
        .R(reset));
  FDRE \s_axi_wdata_lane3_reg[14] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane3),
        .D(s_axi_wdata_lane3[14]),
        .Q(\s_axi_wdata_lane3_reg_n_0_[14] ),
        .R(reset));
  FDRE \s_axi_wdata_lane3_reg[15] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane3),
        .D(s_axi_wdata_lane3[15]),
        .Q(\s_axi_wdata_lane3_reg_n_0_[15] ),
        .R(reset));
  FDRE \s_axi_wdata_lane3_reg[1] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane3),
        .D(s_axi_wdata_lane3[1]),
        .Q(\s_axi_wdata_lane3_reg_n_0_[1] ),
        .R(reset));
  FDRE \s_axi_wdata_lane3_reg[2] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane3),
        .D(s_axi_wdata_lane3[2]),
        .Q(\s_axi_wdata_lane3_reg_n_0_[2] ),
        .R(reset));
  FDRE \s_axi_wdata_lane3_reg[3] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane3),
        .D(s_axi_wdata_lane3[3]),
        .Q(\s_axi_wdata_lane3_reg_n_0_[3] ),
        .R(reset));
  FDRE \s_axi_wdata_lane3_reg[4] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane3),
        .D(s_axi_wdata_lane3[4]),
        .Q(\s_axi_wdata_lane3_reg_n_0_[4] ),
        .R(reset));
  FDRE \s_axi_wdata_lane3_reg[5] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane3),
        .D(s_axi_wdata_lane3[5]),
        .Q(\s_axi_wdata_lane3_reg_n_0_[5] ),
        .R(reset));
  FDRE \s_axi_wdata_lane3_reg[6] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane3),
        .D(s_axi_wdata_lane3[6]),
        .Q(\s_axi_wdata_lane3_reg_n_0_[6] ),
        .R(reset));
  FDRE \s_axi_wdata_lane3_reg[7] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane3),
        .D(s_axi_wdata_lane3[7]),
        .Q(\s_axi_wdata_lane3_reg_n_0_[7] ),
        .R(reset));
  FDRE \s_axi_wdata_lane3_reg[8] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane3),
        .D(s_axi_wdata_lane3[8]),
        .Q(\s_axi_wdata_lane3_reg_n_0_[8] ),
        .R(reset));
  FDRE \s_axi_wdata_lane3_reg[9] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane3),
        .D(s_axi_wdata_lane3[9]),
        .Q(\s_axi_wdata_lane3_reg_n_0_[9] ),
        .R(reset));
  FDRE \s_axi_wdata_reg[0] 
       (.C(init_clk),
        .CE(s_axi_wvalid),
        .D(s_axi_wdata[0]),
        .Q(\s_axi_wdata_reg_n_0_[0] ),
        .R(reset));
  FDRE \s_axi_wdata_reg[10] 
       (.C(init_clk),
        .CE(s_axi_wvalid),
        .D(s_axi_wdata[10]),
        .Q(\s_axi_wdata_reg_n_0_[10] ),
        .R(reset));
  FDRE \s_axi_wdata_reg[11] 
       (.C(init_clk),
        .CE(s_axi_wvalid),
        .D(s_axi_wdata[11]),
        .Q(\s_axi_wdata_reg_n_0_[11] ),
        .R(reset));
  FDRE \s_axi_wdata_reg[12] 
       (.C(init_clk),
        .CE(s_axi_wvalid),
        .D(s_axi_wdata[12]),
        .Q(\s_axi_wdata_reg_n_0_[12] ),
        .R(reset));
  FDRE \s_axi_wdata_reg[13] 
       (.C(init_clk),
        .CE(s_axi_wvalid),
        .D(s_axi_wdata[13]),
        .Q(\s_axi_wdata_reg_n_0_[13] ),
        .R(reset));
  FDRE \s_axi_wdata_reg[14] 
       (.C(init_clk),
        .CE(s_axi_wvalid),
        .D(s_axi_wdata[14]),
        .Q(\s_axi_wdata_reg_n_0_[14] ),
        .R(reset));
  FDRE \s_axi_wdata_reg[15] 
       (.C(init_clk),
        .CE(s_axi_wvalid),
        .D(s_axi_wdata[15]),
        .Q(\s_axi_wdata_reg_n_0_[15] ),
        .R(reset));
  FDRE \s_axi_wdata_reg[1] 
       (.C(init_clk),
        .CE(s_axi_wvalid),
        .D(s_axi_wdata[1]),
        .Q(\s_axi_wdata_reg_n_0_[1] ),
        .R(reset));
  FDRE \s_axi_wdata_reg[2] 
       (.C(init_clk),
        .CE(s_axi_wvalid),
        .D(s_axi_wdata[2]),
        .Q(\s_axi_wdata_reg_n_0_[2] ),
        .R(reset));
  FDRE \s_axi_wdata_reg[3] 
       (.C(init_clk),
        .CE(s_axi_wvalid),
        .D(s_axi_wdata[3]),
        .Q(\s_axi_wdata_reg_n_0_[3] ),
        .R(reset));
  FDRE \s_axi_wdata_reg[4] 
       (.C(init_clk),
        .CE(s_axi_wvalid),
        .D(s_axi_wdata[4]),
        .Q(\s_axi_wdata_reg_n_0_[4] ),
        .R(reset));
  FDRE \s_axi_wdata_reg[5] 
       (.C(init_clk),
        .CE(s_axi_wvalid),
        .D(s_axi_wdata[5]),
        .Q(\s_axi_wdata_reg_n_0_[5] ),
        .R(reset));
  FDRE \s_axi_wdata_reg[6] 
       (.C(init_clk),
        .CE(s_axi_wvalid),
        .D(s_axi_wdata[6]),
        .Q(\s_axi_wdata_reg_n_0_[6] ),
        .R(reset));
  FDRE \s_axi_wdata_reg[7] 
       (.C(init_clk),
        .CE(s_axi_wvalid),
        .D(s_axi_wdata[7]),
        .Q(\s_axi_wdata_reg_n_0_[7] ),
        .R(reset));
  FDRE \s_axi_wdata_reg[8] 
       (.C(init_clk),
        .CE(s_axi_wvalid),
        .D(s_axi_wdata[8]),
        .Q(\s_axi_wdata_reg_n_0_[8] ),
        .R(reset));
  FDRE \s_axi_wdata_reg[9] 
       (.C(init_clk),
        .CE(s_axi_wvalid),
        .D(s_axi_wdata[9]),
        .Q(\s_axi_wdata_reg_n_0_[9] ),
        .R(reset));
  FDRE s_axi_wready_lane1_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_axi_wready_lane1_1),
        .Q(s_axi_wready_lane1),
        .R(reset));
  FDRE s_axi_wready_lane2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_axi_wready_lane2_2),
        .Q(s_axi_wready_lane2),
        .R(reset));
  FDRE s_axi_wready_lane3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_axi_wready_lane3_3),
        .Q(s_axi_wready_lane3),
        .R(reset));
  FDRE s_axi_wready_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_axi_wready_0),
        .Q(s_axi_wready),
        .R(reset));
  LUT3 #(
    .INIT(8'hBA)) 
    tx_done_i_1
       (.I0(drprdy_out_5),
        .I1(ready_det),
        .I2(tx_done),
        .O(tx_done_i_1_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    tx_done_lane1_i_1
       (.I0(drprdy_out_lane1),
        .I1(tx_done_lane1_i_2_n_0),
        .I2(tx_done_lane1),
        .O(tx_done_lane1_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFEAEAAAAFEAE)) 
    tx_done_lane1_i_2
       (.I0(drprdy_out_lane1),
        .I1(ready_det_r_reg_n_0),
        .I2(wr_req_lane1_reg_n_0),
        .I3(s_axi_bready_lane1),
        .I4(rd_req_lane1),
        .I5(s_axi_rready_lane1),
        .O(tx_done_lane1_i_2_n_0));
  FDRE tx_done_lane1_r_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(tx_done_lane1),
        .Q(tx_done_lane1_r),
        .R(1'b0));
  FDRE tx_done_lane1_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(tx_done_lane1_i_1_n_0),
        .Q(tx_done_lane1),
        .R(reset));
  LUT3 #(
    .INIT(8'hB8)) 
    tx_done_lane2_i_1
       (.I0(drprdy_out_lane2),
        .I1(tx_done_lane2_i_2_n_0),
        .I2(tx_done_lane2),
        .O(tx_done_lane2_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFEAEAAAAFEAE)) 
    tx_done_lane2_i_2
       (.I0(drprdy_out_lane2),
        .I1(ready_det_r_reg_n_0),
        .I2(wr_req_lane2_reg_n_0),
        .I3(s_axi_bready_lane2),
        .I4(rd_req_lane2),
        .I5(s_axi_rready_lane2),
        .O(tx_done_lane2_i_2_n_0));
  FDRE tx_done_lane2_r_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(tx_done_lane2),
        .Q(tx_done_lane2_r),
        .R(1'b0));
  FDRE tx_done_lane2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(tx_done_lane2_i_1_n_0),
        .Q(tx_done_lane2),
        .R(reset));
  LUT3 #(
    .INIT(8'hB8)) 
    tx_done_lane3_i_1
       (.I0(drprdy_out_lane3),
        .I1(tx_done_lane3_i_2_n_0),
        .I2(tx_done_lane3),
        .O(tx_done_lane3_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFEAEAAAAFEAE)) 
    tx_done_lane3_i_2
       (.I0(drprdy_out_lane3),
        .I1(ready_det_r_reg_n_0),
        .I2(wr_req_lane3_reg_n_0),
        .I3(s_axi_bready_lane3),
        .I4(rd_req_lane3),
        .I5(s_axi_rready_lane3),
        .O(tx_done_lane3_i_2_n_0));
  FDRE tx_done_lane3_r_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(tx_done_lane3),
        .Q(tx_done_lane3_r),
        .R(1'b0));
  FDRE tx_done_lane3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(tx_done_lane3_i_1_n_0),
        .Q(tx_done_lane3),
        .R(reset));
  FDRE tx_done_r_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(tx_done),
        .Q(tx_done_r),
        .R(1'b0));
  FDRE tx_done_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(tx_done_i_1_n_0),
        .Q(tx_done),
        .R(reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync_24 u_rst_sync_RESET
       (.Q({s_axi_wready_0,\FSM_onehot_AXI_STATE_reg_n_0_[3] ,\FSM_onehot_AXI_STATE_reg_n_0_[2] ,p_0_in25_in,wr_req}),
        .RESET(RESET),
        .SR(u_rst_sync_RESET_n_1),
        .\drpaddr_in_lane1_reg[0] ({s_axi_wready_lane1_1,\FSM_onehot_AXI_STATE_lane1_reg_n_0_[3] ,\FSM_onehot_AXI_STATE_lane1_reg_n_0_[2] ,p_0_in21_in}),
        .\drpaddr_in_lane2_reg[0] ({s_axi_wready_lane2_2,\FSM_onehot_AXI_STATE_lane2_reg_n_0_[3] ,\FSM_onehot_AXI_STATE_lane2_reg_n_0_[2] ,p_0_in17_in}),
        .\drpaddr_in_lane3_reg[0] ({s_axi_wready_lane3_3,\FSM_onehot_AXI_STATE_lane3_reg_n_0_[3] ,\FSM_onehot_AXI_STATE_lane3_reg_n_0_[2] ,p_0_in13_in}),
        .drprdy_out_5(drprdy_out_5),
        .drprdy_out_lane1(drprdy_out_lane1),
        .drprdy_out_lane2(drprdy_out_lane2),
        .drprdy_out_lane3(drprdy_out_lane3),
        .init_clk(init_clk),
        .ready_det(ready_det),
        .ready_det_r_reg(ready_det_r_reg_n_0),
        .reset(reset),
        .\s_axi_rdata_lane1_reg[15] (s_axi_rvalid_lane1_15),
        .\s_axi_rdata_lane2_reg[15] (s_axi_rvalid_lane2_16),
        .\s_axi_rdata_lane3_reg[15] (s_axi_rvalid_lane3_17),
        .\s_axi_rdata_reg[0] (s_axi_rvalid_13),
        .stg5_reg_0(p_0_in),
        .stg5_reg_1(u_rst_sync_RESET_n_3),
        .stg5_reg_2(u_rst_sync_RESET_n_4),
        .stg5_reg_3(u_rst_sync_RESET_n_5),
        .stg5_reg_4(u_rst_sync_RESET_n_6),
        .stg5_reg_5(u_rst_sync_RESET_n_7),
        .stg5_reg_6(u_rst_sync_RESET_n_8),
        .stg5_reg_7(u_rst_sync_RESET_n_9),
        .tx_done(tx_done),
        .tx_done_lane1(tx_done_lane1),
        .tx_done_lane1_r(tx_done_lane1_r),
        .tx_done_lane2(tx_done_lane2),
        .tx_done_lane2_r(tx_done_lane2_r),
        .tx_done_lane3(tx_done_lane3),
        .tx_done_lane3_r(tx_done_lane3_r),
        .tx_done_r(tx_done_r));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    wr_req_i_1
       (.I0(wr_req0),
        .I1(wr_req),
        .I2(wr_req_reg_n_0),
        .O(wr_req_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    wr_req_i_2
       (.I0(\FSM_onehot_AXI_STATE_reg_n_0_[2] ),
        .I1(s_axi_wready_0),
        .I2(s_axi_arvalid),
        .I3(s_axi_arvalid_4),
        .I4(s_axi_awready_reg_n_0),
        .I5(s_axi_awvalid),
        .O(wr_req0));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    wr_req_lane1_i_1
       (.I0(wr_req_lane10),
        .I1(wr_req_lane1),
        .I2(wr_req_lane1_reg_n_0),
        .O(wr_req_lane1_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    wr_req_lane1_i_2
       (.I0(s_axi_wready_lane1_1),
        .I1(\FSM_onehot_AXI_STATE_lane1_reg_n_0_[2] ),
        .I2(s_axi_arvalid_lane1_6),
        .I3(s_axi_arvalid_lane1),
        .I4(s_axi_awready_lane1_reg_n_0),
        .I5(s_axi_awvalid_lane1),
        .O(wr_req_lane10));
  FDRE wr_req_lane1_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(wr_req_lane1_i_1_n_0),
        .Q(wr_req_lane1_reg_n_0),
        .R(reset));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    wr_req_lane2_i_1
       (.I0(wr_req_lane20),
        .I1(wr_req_lane2),
        .I2(wr_req_lane2_reg_n_0),
        .O(wr_req_lane2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    wr_req_lane2_i_2
       (.I0(\FSM_onehot_AXI_STATE_lane2_reg_n_0_[2] ),
        .I1(s_axi_wready_lane2_2),
        .I2(s_axi_arvalid_lane2_7),
        .I3(s_axi_arvalid_lane2),
        .I4(s_axi_awready_lane2_reg_n_0),
        .I5(s_axi_awvalid_lane2),
        .O(wr_req_lane20));
  FDRE wr_req_lane2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(wr_req_lane2_i_1_n_0),
        .Q(wr_req_lane2_reg_n_0),
        .R(reset));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    wr_req_lane3_i_1
       (.I0(wr_req_lane30),
        .I1(wr_req_lane3),
        .I2(wr_req_lane3_reg_n_0),
        .O(wr_req_lane3_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    wr_req_lane3_i_2
       (.I0(\FSM_onehot_AXI_STATE_lane3_reg_n_0_[2] ),
        .I1(s_axi_wready_lane3_3),
        .I2(s_axi_arvalid_lane3),
        .I3(s_axi_arvalid_lane3_8),
        .I4(s_axi_awready_lane3_reg_n_0),
        .I5(s_axi_awvalid_lane3),
        .O(wr_req_lane30));
  FDRE wr_req_lane3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(wr_req_lane3_i_1_n_0),
        .Q(wr_req_lane3_reg_n_0),
        .R(reset));
  FDRE wr_req_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(wr_req_i_1_n_0),
        .Q(wr_req_reg_n_0),
        .R(reset));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_BLOCK_SYNC_SM
   (D,
    blocksync_out_i,
    p_0_in__0,
    gtwiz_userclk_rx_usrclk_out,
    system_reset_r2,
    Q,
    rxheadervalid_i);
  output [0:0]D;
  output blocksync_out_i;
  output p_0_in__0;
  input gtwiz_userclk_rx_usrclk_out;
  input system_reset_r2;
  input [1:0]Q;
  input rxheadervalid_i;

  wire BLOCKSYNC_OUT_i_1_n_0;
  wire [0:0]D;
  wire [1:0]Q;
  wire RXGEARBOXSLIP_OUT_i_1_n_0;
  wire RXGEARBOXSLIP_OUT_i_2__2_n_0;
  wire RXGEARBOXSLIP_OUT_i_3_n_0;
  wire begin_r;
  wire begin_r_i_2__4_n_0;
  wire begin_r_i_3__0_n_0;
  wire begin_r_i_4_n_0;
  wire blocksync_out_i;
  wire data2;
  wire gtwiz_userclk_rx_usrclk_out;
  wire next_begin_c;
  wire next_sh_invalid_c;
  wire next_sh_valid_c;
  wire next_slip_c;
  wire next_sync_done_c;
  wire next_test_sh_c;
  wire p_0_in;
  wire p_0_in__0;
  wire [15:0]p_0_in__1;
  wire [9:0]p_0_in__2;
  wire [3:1]p_1_in;
  wire [15:1]p_1_in__0;
  wire rxheadervalid_i;
  wire sh_invalid_r_i_2_n_0;
  wire sync_done_r;
  wire sync_done_r_i_2_n_0;
  wire sync_done_r_i_3_n_0;
  wire sync_done_r_i_4_n_0;
  wire sync_done_r_i_5_n_0;
  wire sync_done_r_i_6_n_0;
  wire sync_done_r_i_7_n_0;
  wire sync_done_r_i_8_n_0;
  wire sync_header_count_i0;
  wire sync_header_count_i0_carry__0_n_2;
  wire sync_header_count_i0_carry__0_n_3;
  wire sync_header_count_i0_carry__0_n_4;
  wire sync_header_count_i0_carry__0_n_5;
  wire sync_header_count_i0_carry__0_n_6;
  wire sync_header_count_i0_carry__0_n_7;
  wire sync_header_count_i0_carry_n_0;
  wire sync_header_count_i0_carry_n_1;
  wire sync_header_count_i0_carry_n_2;
  wire sync_header_count_i0_carry_n_3;
  wire sync_header_count_i0_carry_n_4;
  wire sync_header_count_i0_carry_n_5;
  wire sync_header_count_i0_carry_n_6;
  wire sync_header_count_i0_carry_n_7;
  wire [15:0]sync_header_count_i_reg;
  wire \sync_header_invalid_count_i[9]_i_2_n_0 ;
  wire [9:0]sync_header_invalid_count_i_reg;
  wire system_reset_r2;
  wire test_sh_r;
  wire test_sh_r_i_2_n_0;
  wire [7:6]NLW_sync_header_count_i0_carry__0_CO_UNCONNECTED;
  wire [7:7]NLW_sync_header_count_i0_carry__0_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h0054)) 
    BLOCKSYNC_OUT_i_1
       (.I0(p_1_in[1]),
        .I1(sync_done_r),
        .I2(blocksync_out_i),
        .I3(system_reset_r2),
        .O(BLOCKSYNC_OUT_i_1_n_0));
  FDRE BLOCKSYNC_OUT_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(BLOCKSYNC_OUT_i_1_n_0),
        .Q(blocksync_out_i),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h20)) 
    RXGEARBOXSLIP_OUT_i_1
       (.I0(RXGEARBOXSLIP_OUT_i_2__2_n_0),
        .I1(p_1_in[1]),
        .I2(RXGEARBOXSLIP_OUT_i_3_n_0),
        .O(RXGEARBOXSLIP_OUT_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000100010116)) 
    RXGEARBOXSLIP_OUT_i_2__2
       (.I0(sync_done_r),
        .I1(p_1_in[1]),
        .I2(p_1_in[2]),
        .I3(p_1_in[3]),
        .I4(test_sh_r),
        .I5(begin_r),
        .O(RXGEARBOXSLIP_OUT_i_2__2_n_0));
  LUT5 #(
    .INIT(32'h0000F2F0)) 
    RXGEARBOXSLIP_OUT_i_3
       (.I0(p_1_in[3]),
        .I1(sync_done_r_i_2_n_0),
        .I2(p_1_in[2]),
        .I3(sync_done_r_i_4_n_0),
        .I4(begin_r_i_3__0_n_0),
        .O(RXGEARBOXSLIP_OUT_i_3_n_0));
  FDRE RXGEARBOXSLIP_OUT_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(RXGEARBOXSLIP_OUT_i_1_n_0),
        .Q(D),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEAAAEAEAEAAAEAAA)) 
    begin_r_i_1__3
       (.I0(begin_r_i_2__4_n_0),
        .I1(begin_r_i_3__0_n_0),
        .I2(sync_done_r_i_4_n_0),
        .I3(p_1_in[2]),
        .I4(sync_done_r_i_2_n_0),
        .I5(p_1_in[3]),
        .O(next_begin_c));
  LUT4 #(
    .INIT(16'hFF8F)) 
    begin_r_i_2__4
       (.I0(data2),
        .I1(p_1_in[1]),
        .I2(RXGEARBOXSLIP_OUT_i_2__2_n_0),
        .I3(sync_done_r),
        .O(begin_r_i_2__4_n_0));
  LUT3 #(
    .INIT(8'h8A)) 
    begin_r_i_3__0
       (.I0(blocksync_out_i),
        .I1(begin_r_i_4_n_0),
        .I2(sync_done_r_i_5_n_0),
        .O(begin_r_i_3__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    begin_r_i_4
       (.I0(sync_header_invalid_count_i_reg[3]),
        .I1(sync_header_invalid_count_i_reg[2]),
        .I2(sync_header_invalid_count_i_reg[0]),
        .I3(sync_header_invalid_count_i_reg[4]),
        .I4(sync_header_invalid_count_i_reg[1]),
        .O(begin_r_i_4_n_0));
  FDSE begin_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(next_begin_c),
        .Q(begin_r),
        .S(system_reset_r2));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT1 #(
    .INIT(2'h1)) 
    reset_r_i_1
       (.I0(blocksync_out_i),
        .O(p_0_in__0));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h09)) 
    sh_invalid_r_i_1
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(sh_invalid_r_i_2_n_0),
        .O(next_sh_invalid_c));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFFFF)) 
    sh_invalid_r_i_2
       (.I0(sync_done_r),
        .I1(rxheadervalid_i),
        .I2(p_1_in[1]),
        .I3(begin_r),
        .I4(test_sh_r),
        .I5(sync_header_count_i0),
        .O(sh_invalid_r_i_2_n_0));
  FDRE sh_invalid_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(next_sh_invalid_c),
        .Q(p_1_in[2]),
        .R(system_reset_r2));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h06)) 
    sh_valid_r_i_1
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(sh_invalid_r_i_2_n_0),
        .O(next_sh_valid_c));
  FDRE sh_valid_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(next_sh_valid_c),
        .Q(p_1_in[3]),
        .R(system_reset_r2));
  LUT1 #(
    .INIT(2'h1)) 
    \slip_count_i[15]_i_1 
       (.I0(p_1_in[1]),
        .O(p_0_in));
  FDRE \slip_count_i_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D),
        .Q(p_1_in__0[1]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[10]),
        .Q(p_1_in__0[11]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[11]),
        .Q(p_1_in__0[12]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[12]),
        .Q(p_1_in__0[13]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[13]),
        .Q(p_1_in__0[14]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[14]),
        .Q(p_1_in__0[15]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[15]),
        .Q(data2),
        .R(p_0_in));
  FDRE \slip_count_i_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[1]),
        .Q(p_1_in__0[2]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[2]),
        .Q(p_1_in__0[3]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[3]),
        .Q(p_1_in__0[4]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[4]),
        .Q(p_1_in__0[5]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[5]),
        .Q(p_1_in__0[6]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[6]),
        .Q(p_1_in__0[7]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[7]),
        .Q(p_1_in__0[8]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[8]),
        .Q(p_1_in__0[9]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[9]),
        .Q(p_1_in__0[10]),
        .R(p_0_in));
  LUT4 #(
    .INIT(16'hAA08)) 
    slip_r_i_1
       (.I0(RXGEARBOXSLIP_OUT_i_2__2_n_0),
        .I1(p_1_in[1]),
        .I2(data2),
        .I3(RXGEARBOXSLIP_OUT_i_3_n_0),
        .O(next_slip_c));
  FDRE slip_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(next_slip_c),
        .Q(p_1_in[1]),
        .R(system_reset_r2));
  LUT3 #(
    .INIT(8'h80)) 
    sync_done_r_i_1
       (.I0(sync_done_r_i_2_n_0),
        .I1(sync_done_r_i_3_n_0),
        .I2(sync_done_r_i_4_n_0),
        .O(next_sync_done_c));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    sync_done_r_i_2
       (.I0(sync_done_r_i_5_n_0),
        .I1(sync_header_invalid_count_i_reg[3]),
        .I2(sync_header_invalid_count_i_reg[4]),
        .I3(sync_header_invalid_count_i_reg[2]),
        .I4(sync_header_invalid_count_i_reg[1]),
        .I5(sync_header_invalid_count_i_reg[0]),
        .O(sync_done_r_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    sync_done_r_i_3
       (.I0(p_1_in[1]),
        .I1(begin_r),
        .I2(p_1_in[2]),
        .I3(test_sh_r),
        .I4(p_1_in[3]),
        .I5(sync_done_r),
        .O(sync_done_r_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    sync_done_r_i_4
       (.I0(sync_done_r_i_6_n_0),
        .I1(sync_header_count_i_reg[10]),
        .I2(sync_header_count_i_reg[9]),
        .I3(sync_header_count_i_reg[11]),
        .I4(sync_header_count_i_reg[3]),
        .I5(sync_done_r_i_7_n_0),
        .O(sync_done_r_i_4_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    sync_done_r_i_5
       (.I0(sync_header_invalid_count_i_reg[7]),
        .I1(sync_header_invalid_count_i_reg[5]),
        .I2(sync_header_invalid_count_i_reg[8]),
        .I3(sync_header_invalid_count_i_reg[9]),
        .I4(sync_header_invalid_count_i_reg[6]),
        .O(sync_done_r_i_5_n_0));
  LUT4 #(
    .INIT(16'hDFFF)) 
    sync_done_r_i_6
       (.I0(sync_header_count_i_reg[14]),
        .I1(sync_header_count_i_reg[7]),
        .I2(sync_header_count_i_reg[5]),
        .I3(sync_header_count_i_reg[13]),
        .O(sync_done_r_i_6_n_0));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    sync_done_r_i_7
       (.I0(sync_header_count_i_reg[1]),
        .I1(sync_header_count_i_reg[12]),
        .I2(sync_header_count_i_reg[4]),
        .I3(sync_header_count_i_reg[15]),
        .I4(sync_done_r_i_8_n_0),
        .O(sync_done_r_i_7_n_0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    sync_done_r_i_8
       (.I0(sync_header_count_i_reg[8]),
        .I1(sync_header_count_i_reg[0]),
        .I2(sync_header_count_i_reg[6]),
        .I3(sync_header_count_i_reg[2]),
        .O(sync_done_r_i_8_n_0));
  FDRE sync_done_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(next_sync_done_c),
        .Q(sync_done_r),
        .R(system_reset_r2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 sync_header_count_i0_carry
       (.CI(sync_header_count_i_reg[0]),
        .CI_TOP(1'b0),
        .CO({sync_header_count_i0_carry_n_0,sync_header_count_i0_carry_n_1,sync_header_count_i0_carry_n_2,sync_header_count_i0_carry_n_3,sync_header_count_i0_carry_n_4,sync_header_count_i0_carry_n_5,sync_header_count_i0_carry_n_6,sync_header_count_i0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in__1[8:1]),
        .S(sync_header_count_i_reg[8:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 sync_header_count_i0_carry__0
       (.CI(sync_header_count_i0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_sync_header_count_i0_carry__0_CO_UNCONNECTED[7:6],sync_header_count_i0_carry__0_n_2,sync_header_count_i0_carry__0_n_3,sync_header_count_i0_carry__0_n_4,sync_header_count_i0_carry__0_n_5,sync_header_count_i0_carry__0_n_6,sync_header_count_i0_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sync_header_count_i0_carry__0_O_UNCONNECTED[7],p_0_in__1[15:9]}),
        .S({1'b0,sync_header_count_i_reg[15:9]}));
  LUT1 #(
    .INIT(2'h1)) 
    \sync_header_count_i[0]_i_1 
       (.I0(sync_header_count_i_reg[0]),
        .O(p_0_in__1[0]));
  LUT2 #(
    .INIT(4'hE)) 
    \sync_header_count_i[15]_i_1 
       (.I0(p_1_in[2]),
        .I1(p_1_in[3]),
        .O(sync_header_count_i0));
  FDRE \sync_header_count_i_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__1[0]),
        .Q(sync_header_count_i_reg[0]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__1[10]),
        .Q(sync_header_count_i_reg[10]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__1[11]),
        .Q(sync_header_count_i_reg[11]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__1[12]),
        .Q(sync_header_count_i_reg[12]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__1[13]),
        .Q(sync_header_count_i_reg[13]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__1[14]),
        .Q(sync_header_count_i_reg[14]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__1[15]),
        .Q(sync_header_count_i_reg[15]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__1[1]),
        .Q(sync_header_count_i_reg[1]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__1[2]),
        .Q(sync_header_count_i_reg[2]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__1[3]),
        .Q(sync_header_count_i_reg[3]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__1[4]),
        .Q(sync_header_count_i_reg[4]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__1[5]),
        .Q(sync_header_count_i_reg[5]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__1[6]),
        .Q(sync_header_count_i_reg[6]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__1[7]),
        .Q(sync_header_count_i_reg[7]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__1[8]),
        .Q(sync_header_count_i_reg[8]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__1[9]),
        .Q(sync_header_count_i_reg[9]),
        .R(begin_r));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sync_header_invalid_count_i[0]_i_1 
       (.I0(sync_header_invalid_count_i_reg[0]),
        .O(p_0_in__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sync_header_invalid_count_i[1]_i_1 
       (.I0(sync_header_invalid_count_i_reg[0]),
        .I1(sync_header_invalid_count_i_reg[1]),
        .O(p_0_in__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \sync_header_invalid_count_i[2]_i_1 
       (.I0(sync_header_invalid_count_i_reg[2]),
        .I1(sync_header_invalid_count_i_reg[1]),
        .I2(sync_header_invalid_count_i_reg[0]),
        .O(p_0_in__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \sync_header_invalid_count_i[3]_i_1 
       (.I0(sync_header_invalid_count_i_reg[3]),
        .I1(sync_header_invalid_count_i_reg[0]),
        .I2(sync_header_invalid_count_i_reg[1]),
        .I3(sync_header_invalid_count_i_reg[2]),
        .O(p_0_in__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \sync_header_invalid_count_i[4]_i_1 
       (.I0(sync_header_invalid_count_i_reg[4]),
        .I1(sync_header_invalid_count_i_reg[2]),
        .I2(sync_header_invalid_count_i_reg[1]),
        .I3(sync_header_invalid_count_i_reg[0]),
        .I4(sync_header_invalid_count_i_reg[3]),
        .O(p_0_in__2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \sync_header_invalid_count_i[5]_i_1 
       (.I0(sync_header_invalid_count_i_reg[5]),
        .I1(sync_header_invalid_count_i_reg[3]),
        .I2(sync_header_invalid_count_i_reg[0]),
        .I3(sync_header_invalid_count_i_reg[1]),
        .I4(sync_header_invalid_count_i_reg[2]),
        .I5(sync_header_invalid_count_i_reg[4]),
        .O(p_0_in__2[5]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sync_header_invalid_count_i[6]_i_1 
       (.I0(sync_header_invalid_count_i_reg[6]),
        .I1(\sync_header_invalid_count_i[9]_i_2_n_0 ),
        .O(p_0_in__2[6]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \sync_header_invalid_count_i[7]_i_1 
       (.I0(sync_header_invalid_count_i_reg[7]),
        .I1(\sync_header_invalid_count_i[9]_i_2_n_0 ),
        .I2(sync_header_invalid_count_i_reg[6]),
        .O(p_0_in__2[7]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \sync_header_invalid_count_i[8]_i_1 
       (.I0(sync_header_invalid_count_i_reg[8]),
        .I1(sync_header_invalid_count_i_reg[6]),
        .I2(\sync_header_invalid_count_i[9]_i_2_n_0 ),
        .I3(sync_header_invalid_count_i_reg[7]),
        .O(p_0_in__2[8]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \sync_header_invalid_count_i[9]_i_1 
       (.I0(sync_header_invalid_count_i_reg[9]),
        .I1(sync_header_invalid_count_i_reg[7]),
        .I2(\sync_header_invalid_count_i[9]_i_2_n_0 ),
        .I3(sync_header_invalid_count_i_reg[6]),
        .I4(sync_header_invalid_count_i_reg[8]),
        .O(p_0_in__2[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sync_header_invalid_count_i[9]_i_2 
       (.I0(sync_header_invalid_count_i_reg[5]),
        .I1(sync_header_invalid_count_i_reg[3]),
        .I2(sync_header_invalid_count_i_reg[0]),
        .I3(sync_header_invalid_count_i_reg[1]),
        .I4(sync_header_invalid_count_i_reg[2]),
        .I5(sync_header_invalid_count_i_reg[4]),
        .O(\sync_header_invalid_count_i[9]_i_2_n_0 ));
  FDRE \sync_header_invalid_count_i_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__2[0]),
        .Q(sync_header_invalid_count_i_reg[0]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__2[1]),
        .Q(sync_header_invalid_count_i_reg[1]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__2[2]),
        .Q(sync_header_invalid_count_i_reg[2]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__2[3]),
        .Q(sync_header_invalid_count_i_reg[3]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__2[4]),
        .Q(sync_header_invalid_count_i_reg[4]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__2[5]),
        .Q(sync_header_invalid_count_i_reg[5]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__2[6]),
        .Q(sync_header_invalid_count_i_reg[6]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__2[7]),
        .Q(sync_header_invalid_count_i_reg[7]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__2[8]),
        .Q(sync_header_invalid_count_i_reg[8]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__2[9]),
        .Q(sync_header_invalid_count_i_reg[9]),
        .R(begin_r));
  LUT6 #(
    .INIT(64'h0000AA80AAAAAAAA)) 
    test_sh_r_i_1
       (.I0(RXGEARBOXSLIP_OUT_i_2__2_n_0),
        .I1(begin_r_i_3__0_n_0),
        .I2(p_1_in[2]),
        .I3(p_1_in[3]),
        .I4(sync_done_r_i_4_n_0),
        .I5(test_sh_r_i_2_n_0),
        .O(next_test_sh_c));
  LUT3 #(
    .INIT(8'h0D)) 
    test_sh_r_i_2
       (.I0(test_sh_r),
        .I1(rxheadervalid_i),
        .I2(begin_r),
        .O(test_sh_r_i_2_n_0));
  FDRE test_sh_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(next_test_sh_c),
        .Q(test_sh_r),
        .R(system_reset_r2));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_BLOCK_SYNC_SM" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_BLOCK_SYNC_SM_25
   (D,
    blocksync_out_lane1_i,
    p_0_in__0,
    blocksync_all_lanes_inrxclk,
    gtwiz_userclk_rx_usrclk_out,
    system_reset_r2,
    Q,
    rxheadervalid_lane1_i,
    blocksync_out_i,
    blocksync_out_lane3_i,
    blocksync_out_lane2_i);
  output [0:0]D;
  output blocksync_out_lane1_i;
  output p_0_in__0;
  output blocksync_all_lanes_inrxclk;
  input gtwiz_userclk_rx_usrclk_out;
  input system_reset_r2;
  input [1:0]Q;
  input rxheadervalid_lane1_i;
  input blocksync_out_i;
  input blocksync_out_lane3_i;
  input blocksync_out_lane2_i;

  wire BLOCKSYNC_OUT_i_1__0_n_0;
  wire [0:0]D;
  wire [1:0]Q;
  wire RXGEARBOXSLIP_OUT_i_1__0_n_0;
  wire RXGEARBOXSLIP_OUT_i_2__1_n_0;
  wire RXGEARBOXSLIP_OUT_i_3__0_n_0;
  wire begin_r;
  wire begin_r_i_2__3_n_0;
  wire begin_r_i_3__3_n_0;
  wire begin_r_i_4__0_n_0;
  wire blocksync_all_lanes_inrxclk;
  wire blocksync_out_i;
  wire blocksync_out_lane1_i;
  wire blocksync_out_lane2_i;
  wire blocksync_out_lane3_i;
  wire data2;
  wire gtwiz_userclk_rx_usrclk_out;
  wire next_begin_c;
  wire next_sh_invalid_c;
  wire next_sh_valid_c;
  wire next_slip_c;
  wire next_sync_done_c;
  wire next_test_sh_c;
  wire p_0_in;
  wire p_0_in__0;
  wire [15:0]p_0_in__5;
  wire [9:0]p_0_in__6;
  wire [3:1]p_1_in;
  wire [15:1]p_1_in__0;
  wire rxheadervalid_lane1_i;
  wire sh_invalid_r_i_2__0_n_0;
  wire sync_done_r;
  wire sync_done_r_i_2__0_n_0;
  wire sync_done_r_i_3__0_n_0;
  wire sync_done_r_i_4__0_n_0;
  wire sync_done_r_i_5__0_n_0;
  wire sync_done_r_i_6__0_n_0;
  wire sync_done_r_i_7__0_n_0;
  wire sync_done_r_i_8__0_n_0;
  wire sync_header_count_i0;
  wire sync_header_count_i0_carry__0_n_2;
  wire sync_header_count_i0_carry__0_n_3;
  wire sync_header_count_i0_carry__0_n_4;
  wire sync_header_count_i0_carry__0_n_5;
  wire sync_header_count_i0_carry__0_n_6;
  wire sync_header_count_i0_carry__0_n_7;
  wire sync_header_count_i0_carry_n_0;
  wire sync_header_count_i0_carry_n_1;
  wire sync_header_count_i0_carry_n_2;
  wire sync_header_count_i0_carry_n_3;
  wire sync_header_count_i0_carry_n_4;
  wire sync_header_count_i0_carry_n_5;
  wire sync_header_count_i0_carry_n_6;
  wire sync_header_count_i0_carry_n_7;
  wire [15:0]sync_header_count_i_reg;
  wire \sync_header_invalid_count_i[9]_i_2__0_n_0 ;
  wire [9:0]sync_header_invalid_count_i_reg;
  wire system_reset_r2;
  wire test_sh_r;
  wire test_sh_r_i_2__0_n_0;
  wire [7:6]NLW_sync_header_count_i0_carry__0_CO_UNCONNECTED;
  wire [7:7]NLW_sync_header_count_i0_carry__0_O_UNCONNECTED;

  LUT4 #(
    .INIT(16'h0054)) 
    BLOCKSYNC_OUT_i_1__0
       (.I0(system_reset_r2),
        .I1(sync_done_r),
        .I2(blocksync_out_lane1_i),
        .I3(p_1_in[1]),
        .O(BLOCKSYNC_OUT_i_1__0_n_0));
  FDRE BLOCKSYNC_OUT_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(BLOCKSYNC_OUT_i_1__0_n_0),
        .Q(blocksync_out_lane1_i),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h20)) 
    RXGEARBOXSLIP_OUT_i_1__0
       (.I0(RXGEARBOXSLIP_OUT_i_2__1_n_0),
        .I1(p_1_in[1]),
        .I2(RXGEARBOXSLIP_OUT_i_3__0_n_0),
        .O(RXGEARBOXSLIP_OUT_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h0000000100010116)) 
    RXGEARBOXSLIP_OUT_i_2__1
       (.I0(sync_done_r),
        .I1(p_1_in[1]),
        .I2(p_1_in[2]),
        .I3(p_1_in[3]),
        .I4(test_sh_r),
        .I5(begin_r),
        .O(RXGEARBOXSLIP_OUT_i_2__1_n_0));
  LUT5 #(
    .INIT(32'h0000F2F0)) 
    RXGEARBOXSLIP_OUT_i_3__0
       (.I0(p_1_in[3]),
        .I1(sync_done_r_i_2__0_n_0),
        .I2(p_1_in[2]),
        .I3(sync_done_r_i_4__0_n_0),
        .I4(begin_r_i_2__3_n_0),
        .O(RXGEARBOXSLIP_OUT_i_3__0_n_0));
  FDRE RXGEARBOXSLIP_OUT_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(RXGEARBOXSLIP_OUT_i_1__0_n_0),
        .Q(D),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF80888080)) 
    begin_r_i_1__4
       (.I0(begin_r_i_2__3_n_0),
        .I1(sync_done_r_i_4__0_n_0),
        .I2(p_1_in[2]),
        .I3(sync_done_r_i_2__0_n_0),
        .I4(p_1_in[3]),
        .I5(begin_r_i_3__3_n_0),
        .O(next_begin_c));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'hAA8AAAAA)) 
    begin_r_i_2__3
       (.I0(blocksync_out_lane1_i),
        .I1(begin_r_i_4__0_n_0),
        .I2(sync_header_invalid_count_i_reg[4]),
        .I3(sync_header_invalid_count_i_reg[3]),
        .I4(sync_done_r_i_5__0_n_0),
        .O(begin_r_i_2__3_n_0));
  LUT4 #(
    .INIT(16'hFF8F)) 
    begin_r_i_3__3
       (.I0(data2),
        .I1(p_1_in[1]),
        .I2(RXGEARBOXSLIP_OUT_i_2__1_n_0),
        .I3(sync_done_r),
        .O(begin_r_i_3__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    begin_r_i_4__0
       (.I0(sync_header_invalid_count_i_reg[2]),
        .I1(sync_header_invalid_count_i_reg[1]),
        .I2(sync_header_invalid_count_i_reg[0]),
        .O(begin_r_i_4__0_n_0));
  FDSE begin_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(next_begin_c),
        .Q(begin_r),
        .S(system_reset_r2));
  LUT4 #(
    .INIT(16'h8000)) 
    blocksync_all_lanes_inrxclk_q_i_1
       (.I0(blocksync_out_lane1_i),
        .I1(blocksync_out_i),
        .I2(blocksync_out_lane3_i),
        .I3(blocksync_out_lane2_i),
        .O(blocksync_all_lanes_inrxclk));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT1 #(
    .INIT(2'h1)) 
    reset_r_i_1__0
       (.I0(blocksync_out_lane1_i),
        .O(p_0_in__0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h09)) 
    sh_invalid_r_i_1__0
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(sh_invalid_r_i_2__0_n_0),
        .O(next_sh_invalid_c));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFFFF)) 
    sh_invalid_r_i_2__0
       (.I0(sync_done_r),
        .I1(rxheadervalid_lane1_i),
        .I2(p_1_in[1]),
        .I3(begin_r),
        .I4(test_sh_r),
        .I5(sync_header_count_i0),
        .O(sh_invalid_r_i_2__0_n_0));
  FDRE sh_invalid_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(next_sh_invalid_c),
        .Q(p_1_in[2]),
        .R(system_reset_r2));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h06)) 
    sh_valid_r_i_1__0
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(sh_invalid_r_i_2__0_n_0),
        .O(next_sh_valid_c));
  FDRE sh_valid_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(next_sh_valid_c),
        .Q(p_1_in[3]),
        .R(system_reset_r2));
  LUT1 #(
    .INIT(2'h1)) 
    \slip_count_i[15]_i_1__0 
       (.I0(p_1_in[1]),
        .O(p_0_in));
  FDRE \slip_count_i_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D),
        .Q(p_1_in__0[1]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[10]),
        .Q(p_1_in__0[11]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[11]),
        .Q(p_1_in__0[12]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[12]),
        .Q(p_1_in__0[13]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[13]),
        .Q(p_1_in__0[14]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[14]),
        .Q(p_1_in__0[15]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[15]),
        .Q(data2),
        .R(p_0_in));
  FDRE \slip_count_i_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[1]),
        .Q(p_1_in__0[2]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[2]),
        .Q(p_1_in__0[3]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[3]),
        .Q(p_1_in__0[4]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[4]),
        .Q(p_1_in__0[5]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[5]),
        .Q(p_1_in__0[6]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[6]),
        .Q(p_1_in__0[7]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[7]),
        .Q(p_1_in__0[8]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[8]),
        .Q(p_1_in__0[9]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[9]),
        .Q(p_1_in__0[10]),
        .R(p_0_in));
  LUT4 #(
    .INIT(16'hAA08)) 
    slip_r_i_1__0
       (.I0(RXGEARBOXSLIP_OUT_i_2__1_n_0),
        .I1(p_1_in[1]),
        .I2(data2),
        .I3(RXGEARBOXSLIP_OUT_i_3__0_n_0),
        .O(next_slip_c));
  FDRE slip_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(next_slip_c),
        .Q(p_1_in[1]),
        .R(system_reset_r2));
  LUT3 #(
    .INIT(8'h80)) 
    sync_done_r_i_1__0
       (.I0(sync_done_r_i_2__0_n_0),
        .I1(sync_done_r_i_3__0_n_0),
        .I2(sync_done_r_i_4__0_n_0),
        .O(next_sync_done_c));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    sync_done_r_i_2__0
       (.I0(sync_done_r_i_5__0_n_0),
        .I1(sync_header_invalid_count_i_reg[3]),
        .I2(sync_header_invalid_count_i_reg[4]),
        .I3(sync_header_invalid_count_i_reg[2]),
        .I4(sync_header_invalid_count_i_reg[1]),
        .I5(sync_header_invalid_count_i_reg[0]),
        .O(sync_done_r_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    sync_done_r_i_3__0
       (.I0(p_1_in[1]),
        .I1(begin_r),
        .I2(p_1_in[2]),
        .I3(test_sh_r),
        .I4(p_1_in[3]),
        .I5(sync_done_r),
        .O(sync_done_r_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    sync_done_r_i_4__0
       (.I0(sync_done_r_i_6__0_n_0),
        .I1(sync_header_count_i_reg[12]),
        .I2(sync_header_count_i_reg[15]),
        .I3(sync_header_count_i_reg[14]),
        .I4(sync_header_count_i_reg[7]),
        .I5(sync_done_r_i_7__0_n_0),
        .O(sync_done_r_i_4__0_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    sync_done_r_i_5__0
       (.I0(sync_header_invalid_count_i_reg[9]),
        .I1(sync_header_invalid_count_i_reg[8]),
        .I2(sync_header_invalid_count_i_reg[5]),
        .I3(sync_header_invalid_count_i_reg[6]),
        .I4(sync_header_invalid_count_i_reg[7]),
        .O(sync_done_r_i_5__0_n_0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    sync_done_r_i_6__0
       (.I0(sync_header_count_i_reg[8]),
        .I1(sync_header_count_i_reg[2]),
        .I2(sync_header_count_i_reg[6]),
        .I3(sync_header_count_i_reg[4]),
        .O(sync_done_r_i_6__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    sync_done_r_i_7__0
       (.I0(sync_header_count_i_reg[0]),
        .I1(sync_header_count_i_reg[3]),
        .I2(sync_header_count_i_reg[10]),
        .I3(sync_header_count_i_reg[11]),
        .I4(sync_done_r_i_8__0_n_0),
        .O(sync_done_r_i_7__0_n_0));
  LUT4 #(
    .INIT(16'hFF7F)) 
    sync_done_r_i_8__0
       (.I0(sync_header_count_i_reg[5]),
        .I1(sync_header_count_i_reg[13]),
        .I2(sync_header_count_i_reg[9]),
        .I3(sync_header_count_i_reg[1]),
        .O(sync_done_r_i_8__0_n_0));
  FDRE sync_done_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(next_sync_done_c),
        .Q(sync_done_r),
        .R(system_reset_r2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 sync_header_count_i0_carry
       (.CI(sync_header_count_i_reg[0]),
        .CI_TOP(1'b0),
        .CO({sync_header_count_i0_carry_n_0,sync_header_count_i0_carry_n_1,sync_header_count_i0_carry_n_2,sync_header_count_i0_carry_n_3,sync_header_count_i0_carry_n_4,sync_header_count_i0_carry_n_5,sync_header_count_i0_carry_n_6,sync_header_count_i0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in__5[8:1]),
        .S(sync_header_count_i_reg[8:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 sync_header_count_i0_carry__0
       (.CI(sync_header_count_i0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_sync_header_count_i0_carry__0_CO_UNCONNECTED[7:6],sync_header_count_i0_carry__0_n_2,sync_header_count_i0_carry__0_n_3,sync_header_count_i0_carry__0_n_4,sync_header_count_i0_carry__0_n_5,sync_header_count_i0_carry__0_n_6,sync_header_count_i0_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sync_header_count_i0_carry__0_O_UNCONNECTED[7],p_0_in__5[15:9]}),
        .S({1'b0,sync_header_count_i_reg[15:9]}));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sync_header_count_i[0]_i_1__0 
       (.I0(sync_header_count_i_reg[0]),
        .O(p_0_in__5[0]));
  LUT2 #(
    .INIT(4'hE)) 
    \sync_header_count_i[15]_i_1__0 
       (.I0(p_1_in[2]),
        .I1(p_1_in[3]),
        .O(sync_header_count_i0));
  FDRE \sync_header_count_i_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__5[0]),
        .Q(sync_header_count_i_reg[0]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__5[10]),
        .Q(sync_header_count_i_reg[10]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__5[11]),
        .Q(sync_header_count_i_reg[11]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__5[12]),
        .Q(sync_header_count_i_reg[12]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__5[13]),
        .Q(sync_header_count_i_reg[13]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__5[14]),
        .Q(sync_header_count_i_reg[14]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__5[15]),
        .Q(sync_header_count_i_reg[15]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__5[1]),
        .Q(sync_header_count_i_reg[1]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__5[2]),
        .Q(sync_header_count_i_reg[2]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__5[3]),
        .Q(sync_header_count_i_reg[3]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__5[4]),
        .Q(sync_header_count_i_reg[4]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__5[5]),
        .Q(sync_header_count_i_reg[5]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__5[6]),
        .Q(sync_header_count_i_reg[6]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__5[7]),
        .Q(sync_header_count_i_reg[7]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__5[8]),
        .Q(sync_header_count_i_reg[8]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__5[9]),
        .Q(sync_header_count_i_reg[9]),
        .R(begin_r));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sync_header_invalid_count_i[0]_i_1__0 
       (.I0(sync_header_invalid_count_i_reg[0]),
        .O(p_0_in__6[0]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sync_header_invalid_count_i[1]_i_1__0 
       (.I0(sync_header_invalid_count_i_reg[0]),
        .I1(sync_header_invalid_count_i_reg[1]),
        .O(p_0_in__6[1]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \sync_header_invalid_count_i[2]_i_1__0 
       (.I0(sync_header_invalid_count_i_reg[2]),
        .I1(sync_header_invalid_count_i_reg[1]),
        .I2(sync_header_invalid_count_i_reg[0]),
        .O(p_0_in__6[2]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \sync_header_invalid_count_i[3]_i_1__0 
       (.I0(sync_header_invalid_count_i_reg[3]),
        .I1(sync_header_invalid_count_i_reg[0]),
        .I2(sync_header_invalid_count_i_reg[1]),
        .I3(sync_header_invalid_count_i_reg[2]),
        .O(p_0_in__6[3]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \sync_header_invalid_count_i[4]_i_1__0 
       (.I0(sync_header_invalid_count_i_reg[4]),
        .I1(sync_header_invalid_count_i_reg[2]),
        .I2(sync_header_invalid_count_i_reg[1]),
        .I3(sync_header_invalid_count_i_reg[0]),
        .I4(sync_header_invalid_count_i_reg[3]),
        .O(p_0_in__6[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \sync_header_invalid_count_i[5]_i_1__0 
       (.I0(sync_header_invalid_count_i_reg[5]),
        .I1(sync_header_invalid_count_i_reg[3]),
        .I2(sync_header_invalid_count_i_reg[0]),
        .I3(sync_header_invalid_count_i_reg[1]),
        .I4(sync_header_invalid_count_i_reg[2]),
        .I5(sync_header_invalid_count_i_reg[4]),
        .O(p_0_in__6[5]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sync_header_invalid_count_i[6]_i_1__0 
       (.I0(sync_header_invalid_count_i_reg[6]),
        .I1(\sync_header_invalid_count_i[9]_i_2__0_n_0 ),
        .O(p_0_in__6[6]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \sync_header_invalid_count_i[7]_i_1__0 
       (.I0(sync_header_invalid_count_i_reg[7]),
        .I1(\sync_header_invalid_count_i[9]_i_2__0_n_0 ),
        .I2(sync_header_invalid_count_i_reg[6]),
        .O(p_0_in__6[7]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \sync_header_invalid_count_i[8]_i_1__0 
       (.I0(sync_header_invalid_count_i_reg[8]),
        .I1(sync_header_invalid_count_i_reg[6]),
        .I2(\sync_header_invalid_count_i[9]_i_2__0_n_0 ),
        .I3(sync_header_invalid_count_i_reg[7]),
        .O(p_0_in__6[8]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \sync_header_invalid_count_i[9]_i_1__0 
       (.I0(sync_header_invalid_count_i_reg[9]),
        .I1(sync_header_invalid_count_i_reg[7]),
        .I2(\sync_header_invalid_count_i[9]_i_2__0_n_0 ),
        .I3(sync_header_invalid_count_i_reg[6]),
        .I4(sync_header_invalid_count_i_reg[8]),
        .O(p_0_in__6[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sync_header_invalid_count_i[9]_i_2__0 
       (.I0(sync_header_invalid_count_i_reg[5]),
        .I1(sync_header_invalid_count_i_reg[3]),
        .I2(sync_header_invalid_count_i_reg[0]),
        .I3(sync_header_invalid_count_i_reg[1]),
        .I4(sync_header_invalid_count_i_reg[2]),
        .I5(sync_header_invalid_count_i_reg[4]),
        .O(\sync_header_invalid_count_i[9]_i_2__0_n_0 ));
  FDRE \sync_header_invalid_count_i_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__6[0]),
        .Q(sync_header_invalid_count_i_reg[0]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__6[1]),
        .Q(sync_header_invalid_count_i_reg[1]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__6[2]),
        .Q(sync_header_invalid_count_i_reg[2]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__6[3]),
        .Q(sync_header_invalid_count_i_reg[3]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__6[4]),
        .Q(sync_header_invalid_count_i_reg[4]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__6[5]),
        .Q(sync_header_invalid_count_i_reg[5]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__6[6]),
        .Q(sync_header_invalid_count_i_reg[6]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__6[7]),
        .Q(sync_header_invalid_count_i_reg[7]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__6[8]),
        .Q(sync_header_invalid_count_i_reg[8]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__6[9]),
        .Q(sync_header_invalid_count_i_reg[9]),
        .R(begin_r));
  LUT6 #(
    .INIT(64'h0000AA80AAAAAAAA)) 
    test_sh_r_i_1__0
       (.I0(RXGEARBOXSLIP_OUT_i_2__1_n_0),
        .I1(begin_r_i_2__3_n_0),
        .I2(p_1_in[2]),
        .I3(p_1_in[3]),
        .I4(sync_done_r_i_4__0_n_0),
        .I5(test_sh_r_i_2__0_n_0),
        .O(next_test_sh_c));
  LUT3 #(
    .INIT(8'h0D)) 
    test_sh_r_i_2__0
       (.I0(test_sh_r),
        .I1(rxheadervalid_lane1_i),
        .I2(begin_r),
        .O(test_sh_r_i_2__0_n_0));
  FDRE test_sh_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(next_test_sh_c),
        .Q(test_sh_r),
        .R(system_reset_r2));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_BLOCK_SYNC_SM" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_BLOCK_SYNC_SM_26
   (D,
    system_reset_r2,
    blocksync_out_lane2_i,
    BLOCKSYNC_OUT_reg_0,
    gtwiz_userclk_rx_usrclk_out,
    SR,
    Q,
    rxheadervalid_lane2_i);
  output [0:0]D;
  output system_reset_r2;
  output blocksync_out_lane2_i;
  output BLOCKSYNC_OUT_reg_0;
  input gtwiz_userclk_rx_usrclk_out;
  input [0:0]SR;
  input [1:0]Q;
  input rxheadervalid_lane2_i;

  wire BLOCKSYNC_OUT_i_1__1_n_0;
  wire BLOCKSYNC_OUT_reg_0;
  wire [0:0]D;
  wire [1:0]Q;
  wire RXGEARBOXSLIP_OUT_i_1__1_n_0;
  wire RXGEARBOXSLIP_OUT_i_2_n_0;
  wire RXGEARBOXSLIP_OUT_i_3__1_n_0;
  wire [0:0]SR;
  wire begin_r;
  wire begin_r_i_2__5_n_0;
  wire begin_r_i_3__1_n_0;
  wire begin_r_i_4__1_n_0;
  wire blocksync_out_lane2_i;
  wire data2;
  wire gtwiz_userclk_rx_usrclk_out;
  wire next_begin_c;
  wire next_sh_invalid_c;
  wire next_sh_valid_c;
  wire next_slip_c;
  wire next_sync_done_c;
  wire next_test_sh_c;
  wire p_0_in;
  wire [9:0]p_0_in__10;
  wire [15:0]p_0_in__9;
  wire [3:1]p_1_in;
  wire [15:1]p_1_in__0;
  wire rxheadervalid_lane2_i;
  wire sh_invalid_r_i_2__1_n_0;
  wire sync_done_r;
  wire sync_done_r_i_2__1_n_0;
  wire sync_done_r_i_3__1_n_0;
  wire sync_done_r_i_4__1_n_0;
  wire sync_done_r_i_5__1_n_0;
  wire sync_done_r_i_6__1_n_0;
  wire sync_done_r_i_7__1_n_0;
  wire sync_done_r_i_8__1_n_0;
  wire sync_header_count_i0;
  wire sync_header_count_i0_carry__0_n_2;
  wire sync_header_count_i0_carry__0_n_3;
  wire sync_header_count_i0_carry__0_n_4;
  wire sync_header_count_i0_carry__0_n_5;
  wire sync_header_count_i0_carry__0_n_6;
  wire sync_header_count_i0_carry__0_n_7;
  wire sync_header_count_i0_carry_n_0;
  wire sync_header_count_i0_carry_n_1;
  wire sync_header_count_i0_carry_n_2;
  wire sync_header_count_i0_carry_n_3;
  wire sync_header_count_i0_carry_n_4;
  wire sync_header_count_i0_carry_n_5;
  wire sync_header_count_i0_carry_n_6;
  wire sync_header_count_i0_carry_n_7;
  wire [15:0]sync_header_count_i_reg;
  wire \sync_header_invalid_count_i[9]_i_2__1_n_0 ;
  wire [9:0]sync_header_invalid_count_i_reg;
  wire system_reset_r;
  wire system_reset_r2;
  wire test_sh_r;
  wire test_sh_r_i_2__1_n_0;
  wire [7:6]NLW_sync_header_count_i0_carry__0_CO_UNCONNECTED;
  wire [7:7]NLW_sync_header_count_i0_carry__0_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h0054)) 
    BLOCKSYNC_OUT_i_1__1
       (.I0(system_reset_r2),
        .I1(sync_done_r),
        .I2(blocksync_out_lane2_i),
        .I3(p_1_in[1]),
        .O(BLOCKSYNC_OUT_i_1__1_n_0));
  FDRE BLOCKSYNC_OUT_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(BLOCKSYNC_OUT_i_1__1_n_0),
        .Q(blocksync_out_lane2_i),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h20)) 
    RXGEARBOXSLIP_OUT_i_1__1
       (.I0(RXGEARBOXSLIP_OUT_i_2_n_0),
        .I1(p_1_in[1]),
        .I2(RXGEARBOXSLIP_OUT_i_3__1_n_0),
        .O(RXGEARBOXSLIP_OUT_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h0000000100010116)) 
    RXGEARBOXSLIP_OUT_i_2
       (.I0(sync_done_r),
        .I1(p_1_in[1]),
        .I2(p_1_in[2]),
        .I3(p_1_in[3]),
        .I4(test_sh_r),
        .I5(begin_r),
        .O(RXGEARBOXSLIP_OUT_i_2_n_0));
  LUT5 #(
    .INIT(32'h0000F2F0)) 
    RXGEARBOXSLIP_OUT_i_3__1
       (.I0(p_1_in[3]),
        .I1(sync_done_r_i_2__1_n_0),
        .I2(p_1_in[2]),
        .I3(sync_done_r_i_4__1_n_0),
        .I4(begin_r_i_3__1_n_0),
        .O(RXGEARBOXSLIP_OUT_i_3__1_n_0));
  FDRE RXGEARBOXSLIP_OUT_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(RXGEARBOXSLIP_OUT_i_1__1_n_0),
        .Q(D),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEAAAEAEAEAAAEAAA)) 
    begin_r_i_1__5
       (.I0(begin_r_i_2__5_n_0),
        .I1(begin_r_i_3__1_n_0),
        .I2(sync_done_r_i_4__1_n_0),
        .I3(p_1_in[2]),
        .I4(sync_done_r_i_2__1_n_0),
        .I5(p_1_in[3]),
        .O(next_begin_c));
  LUT4 #(
    .INIT(16'hFF8F)) 
    begin_r_i_2__5
       (.I0(data2),
        .I1(p_1_in[1]),
        .I2(RXGEARBOXSLIP_OUT_i_2_n_0),
        .I3(sync_done_r),
        .O(begin_r_i_2__5_n_0));
  LUT3 #(
    .INIT(8'h8A)) 
    begin_r_i_3__1
       (.I0(blocksync_out_lane2_i),
        .I1(begin_r_i_4__1_n_0),
        .I2(sync_done_r_i_5__1_n_0),
        .O(begin_r_i_3__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    begin_r_i_4__1
       (.I0(sync_header_invalid_count_i_reg[3]),
        .I1(sync_header_invalid_count_i_reg[2]),
        .I2(sync_header_invalid_count_i_reg[0]),
        .I3(sync_header_invalid_count_i_reg[4]),
        .I4(sync_header_invalid_count_i_reg[1]),
        .O(begin_r_i_4__1_n_0));
  FDSE begin_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(next_begin_c),
        .Q(begin_r),
        .S(system_reset_r2));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT1 #(
    .INIT(2'h1)) 
    reset_r_i_1__1
       (.I0(blocksync_out_lane2_i),
        .O(BLOCKSYNC_OUT_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'h82)) 
    sh_invalid_r_i_1__1
       (.I0(sh_invalid_r_i_2__1_n_0),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(next_sh_invalid_c));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    sh_invalid_r_i_2__1
       (.I0(sync_done_r),
        .I1(rxheadervalid_lane2_i),
        .I2(p_1_in[1]),
        .I3(begin_r),
        .I4(test_sh_r),
        .I5(sync_header_count_i0),
        .O(sh_invalid_r_i_2__1_n_0));
  FDRE sh_invalid_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(next_sh_invalid_c),
        .Q(p_1_in[2]),
        .R(system_reset_r2));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'h28)) 
    sh_valid_r_i_1__1
       (.I0(sh_invalid_r_i_2__1_n_0),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(next_sh_valid_c));
  FDRE sh_valid_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(next_sh_valid_c),
        .Q(p_1_in[3]),
        .R(system_reset_r2));
  LUT1 #(
    .INIT(2'h1)) 
    \slip_count_i[15]_i_1__1 
       (.I0(p_1_in[1]),
        .O(p_0_in));
  FDRE \slip_count_i_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D),
        .Q(p_1_in__0[1]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[10]),
        .Q(p_1_in__0[11]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[11]),
        .Q(p_1_in__0[12]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[12]),
        .Q(p_1_in__0[13]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[13]),
        .Q(p_1_in__0[14]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[14]),
        .Q(p_1_in__0[15]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[15]),
        .Q(data2),
        .R(p_0_in));
  FDRE \slip_count_i_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[1]),
        .Q(p_1_in__0[2]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[2]),
        .Q(p_1_in__0[3]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[3]),
        .Q(p_1_in__0[4]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[4]),
        .Q(p_1_in__0[5]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[5]),
        .Q(p_1_in__0[6]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[6]),
        .Q(p_1_in__0[7]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[7]),
        .Q(p_1_in__0[8]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[8]),
        .Q(p_1_in__0[9]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[9]),
        .Q(p_1_in__0[10]),
        .R(p_0_in));
  LUT4 #(
    .INIT(16'hAA08)) 
    slip_r_i_1__1
       (.I0(RXGEARBOXSLIP_OUT_i_2_n_0),
        .I1(p_1_in[1]),
        .I2(data2),
        .I3(RXGEARBOXSLIP_OUT_i_3__1_n_0),
        .O(next_slip_c));
  FDRE slip_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(next_slip_c),
        .Q(p_1_in[1]),
        .R(system_reset_r2));
  LUT3 #(
    .INIT(8'h80)) 
    sync_done_r_i_1__1
       (.I0(sync_done_r_i_2__1_n_0),
        .I1(sync_done_r_i_3__1_n_0),
        .I2(sync_done_r_i_4__1_n_0),
        .O(next_sync_done_c));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    sync_done_r_i_2__1
       (.I0(sync_done_r_i_5__1_n_0),
        .I1(sync_header_invalid_count_i_reg[3]),
        .I2(sync_header_invalid_count_i_reg[4]),
        .I3(sync_header_invalid_count_i_reg[2]),
        .I4(sync_header_invalid_count_i_reg[1]),
        .I5(sync_header_invalid_count_i_reg[0]),
        .O(sync_done_r_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    sync_done_r_i_3__1
       (.I0(p_1_in[1]),
        .I1(begin_r),
        .I2(p_1_in[2]),
        .I3(test_sh_r),
        .I4(p_1_in[3]),
        .I5(sync_done_r),
        .O(sync_done_r_i_3__1_n_0));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    sync_done_r_i_4__1
       (.I0(sync_done_r_i_6__1_n_0),
        .I1(sync_header_count_i_reg[10]),
        .I2(sync_header_count_i_reg[9]),
        .I3(sync_header_count_i_reg[11]),
        .I4(sync_header_count_i_reg[3]),
        .I5(sync_done_r_i_7__1_n_0),
        .O(sync_done_r_i_4__1_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    sync_done_r_i_5__1
       (.I0(sync_header_invalid_count_i_reg[7]),
        .I1(sync_header_invalid_count_i_reg[5]),
        .I2(sync_header_invalid_count_i_reg[8]),
        .I3(sync_header_invalid_count_i_reg[9]),
        .I4(sync_header_invalid_count_i_reg[6]),
        .O(sync_done_r_i_5__1_n_0));
  LUT4 #(
    .INIT(16'hDFFF)) 
    sync_done_r_i_6__1
       (.I0(sync_header_count_i_reg[14]),
        .I1(sync_header_count_i_reg[7]),
        .I2(sync_header_count_i_reg[5]),
        .I3(sync_header_count_i_reg[13]),
        .O(sync_done_r_i_6__1_n_0));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    sync_done_r_i_7__1
       (.I0(sync_header_count_i_reg[1]),
        .I1(sync_header_count_i_reg[12]),
        .I2(sync_header_count_i_reg[4]),
        .I3(sync_header_count_i_reg[15]),
        .I4(sync_done_r_i_8__1_n_0),
        .O(sync_done_r_i_7__1_n_0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    sync_done_r_i_8__1
       (.I0(sync_header_count_i_reg[8]),
        .I1(sync_header_count_i_reg[0]),
        .I2(sync_header_count_i_reg[6]),
        .I3(sync_header_count_i_reg[2]),
        .O(sync_done_r_i_8__1_n_0));
  FDRE sync_done_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(next_sync_done_c),
        .Q(sync_done_r),
        .R(system_reset_r2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 sync_header_count_i0_carry
       (.CI(sync_header_count_i_reg[0]),
        .CI_TOP(1'b0),
        .CO({sync_header_count_i0_carry_n_0,sync_header_count_i0_carry_n_1,sync_header_count_i0_carry_n_2,sync_header_count_i0_carry_n_3,sync_header_count_i0_carry_n_4,sync_header_count_i0_carry_n_5,sync_header_count_i0_carry_n_6,sync_header_count_i0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in__9[8:1]),
        .S(sync_header_count_i_reg[8:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 sync_header_count_i0_carry__0
       (.CI(sync_header_count_i0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_sync_header_count_i0_carry__0_CO_UNCONNECTED[7:6],sync_header_count_i0_carry__0_n_2,sync_header_count_i0_carry__0_n_3,sync_header_count_i0_carry__0_n_4,sync_header_count_i0_carry__0_n_5,sync_header_count_i0_carry__0_n_6,sync_header_count_i0_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sync_header_count_i0_carry__0_O_UNCONNECTED[7],p_0_in__9[15:9]}),
        .S({1'b0,sync_header_count_i_reg[15:9]}));
  LUT1 #(
    .INIT(2'h1)) 
    \sync_header_count_i[0]_i_1__1 
       (.I0(sync_header_count_i_reg[0]),
        .O(p_0_in__9[0]));
  LUT2 #(
    .INIT(4'hE)) 
    \sync_header_count_i[15]_i_1__1 
       (.I0(p_1_in[2]),
        .I1(p_1_in[3]),
        .O(sync_header_count_i0));
  FDRE \sync_header_count_i_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__9[0]),
        .Q(sync_header_count_i_reg[0]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__9[10]),
        .Q(sync_header_count_i_reg[10]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__9[11]),
        .Q(sync_header_count_i_reg[11]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__9[12]),
        .Q(sync_header_count_i_reg[12]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__9[13]),
        .Q(sync_header_count_i_reg[13]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__9[14]),
        .Q(sync_header_count_i_reg[14]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__9[15]),
        .Q(sync_header_count_i_reg[15]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__9[1]),
        .Q(sync_header_count_i_reg[1]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__9[2]),
        .Q(sync_header_count_i_reg[2]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__9[3]),
        .Q(sync_header_count_i_reg[3]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__9[4]),
        .Q(sync_header_count_i_reg[4]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__9[5]),
        .Q(sync_header_count_i_reg[5]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__9[6]),
        .Q(sync_header_count_i_reg[6]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__9[7]),
        .Q(sync_header_count_i_reg[7]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__9[8]),
        .Q(sync_header_count_i_reg[8]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__9[9]),
        .Q(sync_header_count_i_reg[9]),
        .R(begin_r));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sync_header_invalid_count_i[0]_i_1__1 
       (.I0(sync_header_invalid_count_i_reg[0]),
        .O(p_0_in__10[0]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sync_header_invalid_count_i[1]_i_1__1 
       (.I0(sync_header_invalid_count_i_reg[0]),
        .I1(sync_header_invalid_count_i_reg[1]),
        .O(p_0_in__10[1]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \sync_header_invalid_count_i[2]_i_1__1 
       (.I0(sync_header_invalid_count_i_reg[2]),
        .I1(sync_header_invalid_count_i_reg[1]),
        .I2(sync_header_invalid_count_i_reg[0]),
        .O(p_0_in__10[2]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \sync_header_invalid_count_i[3]_i_1__1 
       (.I0(sync_header_invalid_count_i_reg[3]),
        .I1(sync_header_invalid_count_i_reg[0]),
        .I2(sync_header_invalid_count_i_reg[1]),
        .I3(sync_header_invalid_count_i_reg[2]),
        .O(p_0_in__10[3]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \sync_header_invalid_count_i[4]_i_1__1 
       (.I0(sync_header_invalid_count_i_reg[4]),
        .I1(sync_header_invalid_count_i_reg[2]),
        .I2(sync_header_invalid_count_i_reg[1]),
        .I3(sync_header_invalid_count_i_reg[0]),
        .I4(sync_header_invalid_count_i_reg[3]),
        .O(p_0_in__10[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \sync_header_invalid_count_i[5]_i_1__1 
       (.I0(sync_header_invalid_count_i_reg[5]),
        .I1(sync_header_invalid_count_i_reg[3]),
        .I2(sync_header_invalid_count_i_reg[0]),
        .I3(sync_header_invalid_count_i_reg[1]),
        .I4(sync_header_invalid_count_i_reg[2]),
        .I5(sync_header_invalid_count_i_reg[4]),
        .O(p_0_in__10[5]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sync_header_invalid_count_i[6]_i_1__1 
       (.I0(sync_header_invalid_count_i_reg[6]),
        .I1(\sync_header_invalid_count_i[9]_i_2__1_n_0 ),
        .O(p_0_in__10[6]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \sync_header_invalid_count_i[7]_i_1__1 
       (.I0(sync_header_invalid_count_i_reg[7]),
        .I1(\sync_header_invalid_count_i[9]_i_2__1_n_0 ),
        .I2(sync_header_invalid_count_i_reg[6]),
        .O(p_0_in__10[7]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \sync_header_invalid_count_i[8]_i_1__1 
       (.I0(sync_header_invalid_count_i_reg[8]),
        .I1(sync_header_invalid_count_i_reg[6]),
        .I2(\sync_header_invalid_count_i[9]_i_2__1_n_0 ),
        .I3(sync_header_invalid_count_i_reg[7]),
        .O(p_0_in__10[8]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \sync_header_invalid_count_i[9]_i_1__1 
       (.I0(sync_header_invalid_count_i_reg[9]),
        .I1(sync_header_invalid_count_i_reg[7]),
        .I2(\sync_header_invalid_count_i[9]_i_2__1_n_0 ),
        .I3(sync_header_invalid_count_i_reg[6]),
        .I4(sync_header_invalid_count_i_reg[8]),
        .O(p_0_in__10[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sync_header_invalid_count_i[9]_i_2__1 
       (.I0(sync_header_invalid_count_i_reg[5]),
        .I1(sync_header_invalid_count_i_reg[3]),
        .I2(sync_header_invalid_count_i_reg[0]),
        .I3(sync_header_invalid_count_i_reg[1]),
        .I4(sync_header_invalid_count_i_reg[2]),
        .I5(sync_header_invalid_count_i_reg[4]),
        .O(\sync_header_invalid_count_i[9]_i_2__1_n_0 ));
  FDRE \sync_header_invalid_count_i_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__10[0]),
        .Q(sync_header_invalid_count_i_reg[0]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__10[1]),
        .Q(sync_header_invalid_count_i_reg[1]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__10[2]),
        .Q(sync_header_invalid_count_i_reg[2]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__10[3]),
        .Q(sync_header_invalid_count_i_reg[3]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__10[4]),
        .Q(sync_header_invalid_count_i_reg[4]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__10[5]),
        .Q(sync_header_invalid_count_i_reg[5]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__10[6]),
        .Q(sync_header_invalid_count_i_reg[6]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__10[7]),
        .Q(sync_header_invalid_count_i_reg[7]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__10[8]),
        .Q(sync_header_invalid_count_i_reg[8]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__10[9]),
        .Q(sync_header_invalid_count_i_reg[9]),
        .R(begin_r));
  FDRE system_reset_r2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(system_reset_r),
        .Q(system_reset_r2),
        .R(1'b0));
  FDRE system_reset_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(SR),
        .Q(system_reset_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000AA80AAAAAAAA)) 
    test_sh_r_i_1__1
       (.I0(RXGEARBOXSLIP_OUT_i_2_n_0),
        .I1(begin_r_i_3__1_n_0),
        .I2(p_1_in[2]),
        .I3(p_1_in[3]),
        .I4(sync_done_r_i_4__1_n_0),
        .I5(test_sh_r_i_2__1_n_0),
        .O(next_test_sh_c));
  LUT3 #(
    .INIT(8'h0D)) 
    test_sh_r_i_2__1
       (.I0(test_sh_r),
        .I1(rxheadervalid_lane2_i),
        .I2(begin_r),
        .O(test_sh_r_i_2__1_n_0));
  FDRE test_sh_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(next_test_sh_c),
        .Q(test_sh_r),
        .R(system_reset_r2));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_BLOCK_SYNC_SM" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_BLOCK_SYNC_SM_27
   (D,
    blocksync_out_lane3_i,
    p_0_in__0,
    gtwiz_userclk_rx_usrclk_out,
    system_reset_r2,
    Q,
    rxheadervalid_lane3_i);
  output [0:0]D;
  output blocksync_out_lane3_i;
  output p_0_in__0;
  input gtwiz_userclk_rx_usrclk_out;
  input system_reset_r2;
  input [1:0]Q;
  input rxheadervalid_lane3_i;

  wire BLOCKSYNC_OUT_i_1__2_n_0;
  wire [0:0]D;
  wire [1:0]Q;
  wire RXGEARBOXSLIP_OUT_i_1__2_n_0;
  wire RXGEARBOXSLIP_OUT_i_2__0_n_0;
  wire RXGEARBOXSLIP_OUT_i_3__2_n_0;
  wire begin_r;
  wire begin_r_i_2__6_n_0;
  wire begin_r_i_3__2_n_0;
  wire begin_r_i_4__2_n_0;
  wire blocksync_out_lane3_i;
  wire data2;
  wire gtwiz_userclk_rx_usrclk_out;
  wire next_begin_c;
  wire next_sh_invalid_c;
  wire next_sh_valid_c;
  wire next_slip_c;
  wire next_sync_done_c;
  wire next_test_sh_c;
  wire p_0_in;
  wire p_0_in__0;
  wire [15:0]p_0_in__13;
  wire [9:0]p_0_in__14;
  wire [3:1]p_1_in;
  wire [15:1]p_1_in__0;
  wire rxheadervalid_lane3_i;
  wire sh_invalid_r_i_2__2_n_0;
  wire sync_done_r;
  wire sync_done_r_i_2__2_n_0;
  wire sync_done_r_i_3__2_n_0;
  wire sync_done_r_i_4__2_n_0;
  wire sync_done_r_i_5__2_n_0;
  wire sync_done_r_i_6__2_n_0;
  wire sync_done_r_i_7__2_n_0;
  wire sync_done_r_i_8__2_n_0;
  wire sync_header_count_i0;
  wire sync_header_count_i0_carry__0_n_2;
  wire sync_header_count_i0_carry__0_n_3;
  wire sync_header_count_i0_carry__0_n_4;
  wire sync_header_count_i0_carry__0_n_5;
  wire sync_header_count_i0_carry__0_n_6;
  wire sync_header_count_i0_carry__0_n_7;
  wire sync_header_count_i0_carry_n_0;
  wire sync_header_count_i0_carry_n_1;
  wire sync_header_count_i0_carry_n_2;
  wire sync_header_count_i0_carry_n_3;
  wire sync_header_count_i0_carry_n_4;
  wire sync_header_count_i0_carry_n_5;
  wire sync_header_count_i0_carry_n_6;
  wire sync_header_count_i0_carry_n_7;
  wire [15:0]sync_header_count_i_reg;
  wire \sync_header_invalid_count_i[9]_i_2__2_n_0 ;
  wire [9:0]sync_header_invalid_count_i_reg;
  wire system_reset_r2;
  wire test_sh_r;
  wire test_sh_r_i_2__2_n_0;
  wire [7:6]NLW_sync_header_count_i0_carry__0_CO_UNCONNECTED;
  wire [7:7]NLW_sync_header_count_i0_carry__0_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h0054)) 
    BLOCKSYNC_OUT_i_1__2
       (.I0(system_reset_r2),
        .I1(sync_done_r),
        .I2(blocksync_out_lane3_i),
        .I3(p_1_in[1]),
        .O(BLOCKSYNC_OUT_i_1__2_n_0));
  FDRE BLOCKSYNC_OUT_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(BLOCKSYNC_OUT_i_1__2_n_0),
        .Q(blocksync_out_lane3_i),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h20)) 
    RXGEARBOXSLIP_OUT_i_1__2
       (.I0(RXGEARBOXSLIP_OUT_i_2__0_n_0),
        .I1(p_1_in[1]),
        .I2(RXGEARBOXSLIP_OUT_i_3__2_n_0),
        .O(RXGEARBOXSLIP_OUT_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h0000000100010116)) 
    RXGEARBOXSLIP_OUT_i_2__0
       (.I0(sync_done_r),
        .I1(p_1_in[1]),
        .I2(p_1_in[2]),
        .I3(p_1_in[3]),
        .I4(test_sh_r),
        .I5(begin_r),
        .O(RXGEARBOXSLIP_OUT_i_2__0_n_0));
  LUT5 #(
    .INIT(32'h0000F2F0)) 
    RXGEARBOXSLIP_OUT_i_3__2
       (.I0(p_1_in[3]),
        .I1(sync_done_r_i_2__2_n_0),
        .I2(p_1_in[2]),
        .I3(sync_done_r_i_4__2_n_0),
        .I4(begin_r_i_3__2_n_0),
        .O(RXGEARBOXSLIP_OUT_i_3__2_n_0));
  FDRE RXGEARBOXSLIP_OUT_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(RXGEARBOXSLIP_OUT_i_1__2_n_0),
        .Q(D),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEAAAEAEAEAAAEAAA)) 
    begin_r_i_1__6
       (.I0(begin_r_i_2__6_n_0),
        .I1(begin_r_i_3__2_n_0),
        .I2(sync_done_r_i_4__2_n_0),
        .I3(p_1_in[2]),
        .I4(sync_done_r_i_2__2_n_0),
        .I5(p_1_in[3]),
        .O(next_begin_c));
  LUT4 #(
    .INIT(16'hFF8F)) 
    begin_r_i_2__6
       (.I0(data2),
        .I1(p_1_in[1]),
        .I2(RXGEARBOXSLIP_OUT_i_2__0_n_0),
        .I3(sync_done_r),
        .O(begin_r_i_2__6_n_0));
  LUT3 #(
    .INIT(8'h8A)) 
    begin_r_i_3__2
       (.I0(blocksync_out_lane3_i),
        .I1(begin_r_i_4__2_n_0),
        .I2(sync_done_r_i_5__2_n_0),
        .O(begin_r_i_3__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    begin_r_i_4__2
       (.I0(sync_header_invalid_count_i_reg[3]),
        .I1(sync_header_invalid_count_i_reg[2]),
        .I2(sync_header_invalid_count_i_reg[0]),
        .I3(sync_header_invalid_count_i_reg[4]),
        .I4(sync_header_invalid_count_i_reg[1]),
        .O(begin_r_i_4__2_n_0));
  FDSE begin_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(next_begin_c),
        .Q(begin_r),
        .S(system_reset_r2));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT1 #(
    .INIT(2'h1)) 
    reset_r_i_1__2
       (.I0(blocksync_out_lane3_i),
        .O(p_0_in__0));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h82)) 
    sh_invalid_r_i_1__2
       (.I0(sh_invalid_r_i_2__2_n_0),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(next_sh_invalid_c));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    sh_invalid_r_i_2__2
       (.I0(sync_done_r),
        .I1(rxheadervalid_lane3_i),
        .I2(p_1_in[1]),
        .I3(begin_r),
        .I4(test_sh_r),
        .I5(sync_header_count_i0),
        .O(sh_invalid_r_i_2__2_n_0));
  FDRE sh_invalid_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(next_sh_invalid_c),
        .Q(p_1_in[2]),
        .R(system_reset_r2));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h28)) 
    sh_valid_r_i_1__2
       (.I0(sh_invalid_r_i_2__2_n_0),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(next_sh_valid_c));
  FDRE sh_valid_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(next_sh_valid_c),
        .Q(p_1_in[3]),
        .R(system_reset_r2));
  LUT1 #(
    .INIT(2'h1)) 
    \slip_count_i[15]_i_1__2 
       (.I0(p_1_in[1]),
        .O(p_0_in));
  FDRE \slip_count_i_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D),
        .Q(p_1_in__0[1]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[10]),
        .Q(p_1_in__0[11]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[11]),
        .Q(p_1_in__0[12]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[12]),
        .Q(p_1_in__0[13]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[13]),
        .Q(p_1_in__0[14]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[14]),
        .Q(p_1_in__0[15]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[15]),
        .Q(data2),
        .R(p_0_in));
  FDRE \slip_count_i_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[1]),
        .Q(p_1_in__0[2]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[2]),
        .Q(p_1_in__0[3]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[3]),
        .Q(p_1_in__0[4]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[4]),
        .Q(p_1_in__0[5]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[5]),
        .Q(p_1_in__0[6]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[6]),
        .Q(p_1_in__0[7]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[7]),
        .Q(p_1_in__0[8]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[8]),
        .Q(p_1_in__0[9]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[9]),
        .Q(p_1_in__0[10]),
        .R(p_0_in));
  LUT4 #(
    .INIT(16'hAA08)) 
    slip_r_i_1__2
       (.I0(RXGEARBOXSLIP_OUT_i_2__0_n_0),
        .I1(p_1_in[1]),
        .I2(data2),
        .I3(RXGEARBOXSLIP_OUT_i_3__2_n_0),
        .O(next_slip_c));
  FDRE slip_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(next_slip_c),
        .Q(p_1_in[1]),
        .R(system_reset_r2));
  LUT3 #(
    .INIT(8'h80)) 
    sync_done_r_i_1__2
       (.I0(sync_done_r_i_2__2_n_0),
        .I1(sync_done_r_i_3__2_n_0),
        .I2(sync_done_r_i_4__2_n_0),
        .O(next_sync_done_c));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    sync_done_r_i_2__2
       (.I0(sync_done_r_i_5__2_n_0),
        .I1(sync_header_invalid_count_i_reg[3]),
        .I2(sync_header_invalid_count_i_reg[4]),
        .I3(sync_header_invalid_count_i_reg[2]),
        .I4(sync_header_invalid_count_i_reg[1]),
        .I5(sync_header_invalid_count_i_reg[0]),
        .O(sync_done_r_i_2__2_n_0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    sync_done_r_i_3__2
       (.I0(p_1_in[1]),
        .I1(begin_r),
        .I2(p_1_in[2]),
        .I3(test_sh_r),
        .I4(p_1_in[3]),
        .I5(sync_done_r),
        .O(sync_done_r_i_3__2_n_0));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    sync_done_r_i_4__2
       (.I0(sync_done_r_i_6__2_n_0),
        .I1(sync_header_count_i_reg[10]),
        .I2(sync_header_count_i_reg[9]),
        .I3(sync_header_count_i_reg[11]),
        .I4(sync_header_count_i_reg[3]),
        .I5(sync_done_r_i_7__2_n_0),
        .O(sync_done_r_i_4__2_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    sync_done_r_i_5__2
       (.I0(sync_header_invalid_count_i_reg[7]),
        .I1(sync_header_invalid_count_i_reg[5]),
        .I2(sync_header_invalid_count_i_reg[8]),
        .I3(sync_header_invalid_count_i_reg[9]),
        .I4(sync_header_invalid_count_i_reg[6]),
        .O(sync_done_r_i_5__2_n_0));
  LUT4 #(
    .INIT(16'hDFFF)) 
    sync_done_r_i_6__2
       (.I0(sync_header_count_i_reg[14]),
        .I1(sync_header_count_i_reg[7]),
        .I2(sync_header_count_i_reg[5]),
        .I3(sync_header_count_i_reg[13]),
        .O(sync_done_r_i_6__2_n_0));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    sync_done_r_i_7__2
       (.I0(sync_header_count_i_reg[1]),
        .I1(sync_header_count_i_reg[12]),
        .I2(sync_header_count_i_reg[4]),
        .I3(sync_header_count_i_reg[15]),
        .I4(sync_done_r_i_8__2_n_0),
        .O(sync_done_r_i_7__2_n_0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    sync_done_r_i_8__2
       (.I0(sync_header_count_i_reg[8]),
        .I1(sync_header_count_i_reg[0]),
        .I2(sync_header_count_i_reg[6]),
        .I3(sync_header_count_i_reg[2]),
        .O(sync_done_r_i_8__2_n_0));
  FDRE sync_done_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(next_sync_done_c),
        .Q(sync_done_r),
        .R(system_reset_r2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 sync_header_count_i0_carry
       (.CI(sync_header_count_i_reg[0]),
        .CI_TOP(1'b0),
        .CO({sync_header_count_i0_carry_n_0,sync_header_count_i0_carry_n_1,sync_header_count_i0_carry_n_2,sync_header_count_i0_carry_n_3,sync_header_count_i0_carry_n_4,sync_header_count_i0_carry_n_5,sync_header_count_i0_carry_n_6,sync_header_count_i0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in__13[8:1]),
        .S(sync_header_count_i_reg[8:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 sync_header_count_i0_carry__0
       (.CI(sync_header_count_i0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_sync_header_count_i0_carry__0_CO_UNCONNECTED[7:6],sync_header_count_i0_carry__0_n_2,sync_header_count_i0_carry__0_n_3,sync_header_count_i0_carry__0_n_4,sync_header_count_i0_carry__0_n_5,sync_header_count_i0_carry__0_n_6,sync_header_count_i0_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sync_header_count_i0_carry__0_O_UNCONNECTED[7],p_0_in__13[15:9]}),
        .S({1'b0,sync_header_count_i_reg[15:9]}));
  LUT1 #(
    .INIT(2'h1)) 
    \sync_header_count_i[0]_i_1__2 
       (.I0(sync_header_count_i_reg[0]),
        .O(p_0_in__13[0]));
  LUT2 #(
    .INIT(4'hE)) 
    \sync_header_count_i[15]_i_1__2 
       (.I0(p_1_in[2]),
        .I1(p_1_in[3]),
        .O(sync_header_count_i0));
  FDRE \sync_header_count_i_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__13[0]),
        .Q(sync_header_count_i_reg[0]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__13[10]),
        .Q(sync_header_count_i_reg[10]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__13[11]),
        .Q(sync_header_count_i_reg[11]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__13[12]),
        .Q(sync_header_count_i_reg[12]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__13[13]),
        .Q(sync_header_count_i_reg[13]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__13[14]),
        .Q(sync_header_count_i_reg[14]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__13[15]),
        .Q(sync_header_count_i_reg[15]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__13[1]),
        .Q(sync_header_count_i_reg[1]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__13[2]),
        .Q(sync_header_count_i_reg[2]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__13[3]),
        .Q(sync_header_count_i_reg[3]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__13[4]),
        .Q(sync_header_count_i_reg[4]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__13[5]),
        .Q(sync_header_count_i_reg[5]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__13[6]),
        .Q(sync_header_count_i_reg[6]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__13[7]),
        .Q(sync_header_count_i_reg[7]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__13[8]),
        .Q(sync_header_count_i_reg[8]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__13[9]),
        .Q(sync_header_count_i_reg[9]),
        .R(begin_r));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sync_header_invalid_count_i[0]_i_1__2 
       (.I0(sync_header_invalid_count_i_reg[0]),
        .O(p_0_in__14[0]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sync_header_invalid_count_i[1]_i_1__2 
       (.I0(sync_header_invalid_count_i_reg[0]),
        .I1(sync_header_invalid_count_i_reg[1]),
        .O(p_0_in__14[1]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \sync_header_invalid_count_i[2]_i_1__2 
       (.I0(sync_header_invalid_count_i_reg[2]),
        .I1(sync_header_invalid_count_i_reg[1]),
        .I2(sync_header_invalid_count_i_reg[0]),
        .O(p_0_in__14[2]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \sync_header_invalid_count_i[3]_i_1__2 
       (.I0(sync_header_invalid_count_i_reg[3]),
        .I1(sync_header_invalid_count_i_reg[0]),
        .I2(sync_header_invalid_count_i_reg[1]),
        .I3(sync_header_invalid_count_i_reg[2]),
        .O(p_0_in__14[3]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \sync_header_invalid_count_i[4]_i_1__2 
       (.I0(sync_header_invalid_count_i_reg[4]),
        .I1(sync_header_invalid_count_i_reg[2]),
        .I2(sync_header_invalid_count_i_reg[1]),
        .I3(sync_header_invalid_count_i_reg[0]),
        .I4(sync_header_invalid_count_i_reg[3]),
        .O(p_0_in__14[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \sync_header_invalid_count_i[5]_i_1__2 
       (.I0(sync_header_invalid_count_i_reg[5]),
        .I1(sync_header_invalid_count_i_reg[3]),
        .I2(sync_header_invalid_count_i_reg[0]),
        .I3(sync_header_invalid_count_i_reg[1]),
        .I4(sync_header_invalid_count_i_reg[2]),
        .I5(sync_header_invalid_count_i_reg[4]),
        .O(p_0_in__14[5]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sync_header_invalid_count_i[6]_i_1__2 
       (.I0(sync_header_invalid_count_i_reg[6]),
        .I1(\sync_header_invalid_count_i[9]_i_2__2_n_0 ),
        .O(p_0_in__14[6]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \sync_header_invalid_count_i[7]_i_1__2 
       (.I0(sync_header_invalid_count_i_reg[7]),
        .I1(\sync_header_invalid_count_i[9]_i_2__2_n_0 ),
        .I2(sync_header_invalid_count_i_reg[6]),
        .O(p_0_in__14[7]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \sync_header_invalid_count_i[8]_i_1__2 
       (.I0(sync_header_invalid_count_i_reg[8]),
        .I1(sync_header_invalid_count_i_reg[6]),
        .I2(\sync_header_invalid_count_i[9]_i_2__2_n_0 ),
        .I3(sync_header_invalid_count_i_reg[7]),
        .O(p_0_in__14[8]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \sync_header_invalid_count_i[9]_i_1__2 
       (.I0(sync_header_invalid_count_i_reg[9]),
        .I1(sync_header_invalid_count_i_reg[7]),
        .I2(\sync_header_invalid_count_i[9]_i_2__2_n_0 ),
        .I3(sync_header_invalid_count_i_reg[6]),
        .I4(sync_header_invalid_count_i_reg[8]),
        .O(p_0_in__14[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sync_header_invalid_count_i[9]_i_2__2 
       (.I0(sync_header_invalid_count_i_reg[5]),
        .I1(sync_header_invalid_count_i_reg[3]),
        .I2(sync_header_invalid_count_i_reg[0]),
        .I3(sync_header_invalid_count_i_reg[1]),
        .I4(sync_header_invalid_count_i_reg[2]),
        .I5(sync_header_invalid_count_i_reg[4]),
        .O(\sync_header_invalid_count_i[9]_i_2__2_n_0 ));
  FDRE \sync_header_invalid_count_i_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__14[0]),
        .Q(sync_header_invalid_count_i_reg[0]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__14[1]),
        .Q(sync_header_invalid_count_i_reg[1]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__14[2]),
        .Q(sync_header_invalid_count_i_reg[2]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__14[3]),
        .Q(sync_header_invalid_count_i_reg[3]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__14[4]),
        .Q(sync_header_invalid_count_i_reg[4]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__14[5]),
        .Q(sync_header_invalid_count_i_reg[5]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__14[6]),
        .Q(sync_header_invalid_count_i_reg[6]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__14[7]),
        .Q(sync_header_invalid_count_i_reg[7]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__14[8]),
        .Q(sync_header_invalid_count_i_reg[8]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__14[9]),
        .Q(sync_header_invalid_count_i_reg[9]),
        .R(begin_r));
  LUT6 #(
    .INIT(64'h0000AA80AAAAAAAA)) 
    test_sh_r_i_1__2
       (.I0(RXGEARBOXSLIP_OUT_i_2__0_n_0),
        .I1(begin_r_i_3__2_n_0),
        .I2(p_1_in[2]),
        .I3(p_1_in[3]),
        .I4(sync_done_r_i_4__2_n_0),
        .I5(test_sh_r_i_2__2_n_0),
        .O(next_test_sh_c));
  LUT3 #(
    .INIT(8'h0D)) 
    test_sh_r_i_2__2
       (.I0(test_sh_r),
        .I1(rxheadervalid_lane3_i),
        .I2(begin_r),
        .O(test_sh_r_i_2__2_n_0));
  FDRE test_sh_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(next_test_sh_c),
        .Q(test_sh_r),
        .R(system_reset_r2));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_CH_BOND_MASTER
   (rxchanisaligned,
    D,
    do_rd_en_reg,
    rxchanisaligned_reg_0,
    cbcc_reset_cbstg2_rd_clk,
    rxchanisaligned1_out,
    enchansync_dlyd_i_1,
    master_do_rd_en,
    Q,
    CB_align_ver,
    CB_flag_flopped,
    master_do_rd_en_out_reg);
  output rxchanisaligned;
  output [1:0]D;
  output do_rd_en_reg;
  input rxchanisaligned_reg_0;
  input cbcc_reset_cbstg2_rd_clk;
  input rxchanisaligned1_out;
  input enchansync_dlyd_i_1;
  input master_do_rd_en;
  input [3:0]Q;
  input CB_align_ver;
  input CB_flag_flopped;
  input master_do_rd_en_out_reg;

  wire CB_align_ver;
  wire CB_flag_flopped;
  wire [1:0]D;
  wire [3:0]Q;
  wire alignment_done_r;
  wire alignment_done_r_i_1_n_0;
  wire [2:0]cb_rxdatavalid_cnt;
  wire \cb_rxdatavalid_cnt[0]_i_1__1_n_0 ;
  wire \cb_rxdatavalid_cnt[0]_i_2__1_n_0 ;
  wire \cb_rxdatavalid_cnt[0]_i_3__1_n_0 ;
  wire \cb_rxdatavalid_cnt[0]_i_4_n_0 ;
  wire \cb_rxdatavalid_cnt[1]_i_1__1_n_0 ;
  wire \cb_rxdatavalid_cnt[1]_i_2__1_n_0 ;
  wire \cb_rxdatavalid_cnt[1]_i_3__0_n_0 ;
  wire \cb_rxdatavalid_cnt[2]_i_1__1_n_0 ;
  wire \cb_rxdatavalid_cnt[2]_i_2__1_n_0 ;
  wire cbcc_reset_cbstg2_rd_clk;
  wire [2:0]count_maxskew_load;
  wire \count_maxskew_load[0]_i_1_n_0 ;
  wire \count_maxskew_load[1]_i_1_n_0 ;
  wire \count_maxskew_load[2]_i_1_n_0 ;
  wire \count_maxskew_load[2]_i_2_n_0 ;
  wire do_rd_en_reg;
  wire enchansync_dlyd_i_1;
  wire hold_rd_ptr_i;
  wire hold_rd_ptr_i_1__1_n_0;
  wire master_do_rd_en;
  wire master_do_rd_en_out_reg;
  wire rxchanisaligned;
  wire rxchanisaligned1_out;
  wire rxchanisaligned_reg_0;

  LUT5 #(
    .INIT(32'h10FF1010)) 
    \CHBONDO[0]_i_1 
       (.I0(count_maxskew_load[0]),
        .I1(count_maxskew_load[2]),
        .I2(count_maxskew_load[1]),
        .I3(enchansync_dlyd_i_1),
        .I4(CB_align_ver),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h444F4444)) 
    \CHBONDO[1]_i_1 
       (.I0(alignment_done_r),
        .I1(\cb_rxdatavalid_cnt[1]_i_2__1_n_0 ),
        .I2(count_maxskew_load[0]),
        .I3(count_maxskew_load[2]),
        .I4(count_maxskew_load[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hFF020202)) 
    alignment_done_r_i_1
       (.I0(count_maxskew_load[2]),
        .I1(count_maxskew_load[0]),
        .I2(count_maxskew_load[1]),
        .I3(enchansync_dlyd_i_1),
        .I4(alignment_done_r),
        .O(alignment_done_r_i_1_n_0));
  FDCE alignment_done_r_reg
       (.C(rxchanisaligned_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(alignment_done_r_i_1_n_0),
        .Q(alignment_done_r));
  LUT6 #(
    .INIT(64'h00000000FE0E0E0E)) 
    \cb_rxdatavalid_cnt[0]_i_1__1 
       (.I0(\cb_rxdatavalid_cnt[0]_i_2__1_n_0 ),
        .I1(\cb_rxdatavalid_cnt[0]_i_3__1_n_0 ),
        .I2(\cb_rxdatavalid_cnt[1]_i_2__1_n_0 ),
        .I3(Q[0]),
        .I4(master_do_rd_en),
        .I5(\cb_rxdatavalid_cnt[0]_i_4_n_0 ),
        .O(\cb_rxdatavalid_cnt[0]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h54B0B0B0)) 
    \cb_rxdatavalid_cnt[0]_i_2__1 
       (.I0(cb_rxdatavalid_cnt[0]),
        .I1(cb_rxdatavalid_cnt[1]),
        .I2(cb_rxdatavalid_cnt[2]),
        .I3(Q[1]),
        .I4(master_do_rd_en),
        .O(\cb_rxdatavalid_cnt[0]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h70000000)) 
    \cb_rxdatavalid_cnt[0]_i_3__1 
       (.I0(Q[0]),
        .I1(master_do_rd_en),
        .I2(cb_rxdatavalid_cnt[0]),
        .I3(cb_rxdatavalid_cnt[2]),
        .I4(cb_rxdatavalid_cnt[1]),
        .O(\cb_rxdatavalid_cnt[0]_i_3__1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \cb_rxdatavalid_cnt[0]_i_4 
       (.I0(enchansync_dlyd_i_1),
        .I1(master_do_rd_en),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(\cb_rxdatavalid_cnt[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0080)) 
    \cb_rxdatavalid_cnt[1]_i_1__1 
       (.I0(enchansync_dlyd_i_1),
        .I1(master_do_rd_en),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\cb_rxdatavalid_cnt[1]_i_2__1_n_0 ),
        .I5(\cb_rxdatavalid_cnt[1]_i_3__0_n_0 ),
        .O(\cb_rxdatavalid_cnt[1]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h80888080)) 
    \cb_rxdatavalid_cnt[1]_i_2__1 
       (.I0(enchansync_dlyd_i_1),
        .I1(master_do_rd_en),
        .I2(Q[3]),
        .I3(CB_flag_flopped),
        .I4(Q[2]),
        .O(\cb_rxdatavalid_cnt[1]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h9830303018303030)) 
    \cb_rxdatavalid_cnt[1]_i_3__0 
       (.I0(Q[1]),
        .I1(cb_rxdatavalid_cnt[1]),
        .I2(cb_rxdatavalid_cnt[2]),
        .I3(cb_rxdatavalid_cnt[0]),
        .I4(master_do_rd_en),
        .I5(Q[0]),
        .O(\cb_rxdatavalid_cnt[1]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF008000)) 
    \cb_rxdatavalid_cnt[2]_i_1__1 
       (.I0(cb_rxdatavalid_cnt[0]),
        .I1(master_do_rd_en),
        .I2(Q[1]),
        .I3(cb_rxdatavalid_cnt[2]),
        .I4(cb_rxdatavalid_cnt[1]),
        .I5(\cb_rxdatavalid_cnt[2]_i_2__1_n_0 ),
        .O(\cb_rxdatavalid_cnt[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hDFCC000000000000)) 
    \cb_rxdatavalid_cnt[2]_i_2__1 
       (.I0(CB_flag_flopped),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(master_do_rd_en),
        .I5(enchansync_dlyd_i_1),
        .O(\cb_rxdatavalid_cnt[2]_i_2__1_n_0 ));
  FDCE \cb_rxdatavalid_cnt_reg[0] 
       (.C(rxchanisaligned_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(\cb_rxdatavalid_cnt[0]_i_1__1_n_0 ),
        .Q(cb_rxdatavalid_cnt[0]));
  FDCE \cb_rxdatavalid_cnt_reg[1] 
       (.C(rxchanisaligned_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(\cb_rxdatavalid_cnt[1]_i_1__1_n_0 ),
        .Q(cb_rxdatavalid_cnt[1]));
  FDCE \cb_rxdatavalid_cnt_reg[2] 
       (.C(rxchanisaligned_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(\cb_rxdatavalid_cnt[2]_i_1__1_n_0 ),
        .Q(cb_rxdatavalid_cnt[2]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h000E)) 
    \count_maxskew_load[0]_i_1 
       (.I0(count_maxskew_load[2]),
        .I1(count_maxskew_load[1]),
        .I2(count_maxskew_load[0]),
        .I3(\count_maxskew_load[2]_i_2_n_0 ),
        .O(\count_maxskew_load[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h0098)) 
    \count_maxskew_load[1]_i_1 
       (.I0(count_maxskew_load[0]),
        .I1(count_maxskew_load[1]),
        .I2(count_maxskew_load[2]),
        .I3(\count_maxskew_load[2]_i_2_n_0 ),
        .O(\count_maxskew_load[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    \count_maxskew_load[2]_i_1 
       (.I0(\count_maxskew_load[2]_i_2_n_0 ),
        .I1(count_maxskew_load[0]),
        .I2(count_maxskew_load[1]),
        .I3(count_maxskew_load[2]),
        .O(\count_maxskew_load[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00004000)) 
    \count_maxskew_load[2]_i_2 
       (.I0(cb_rxdatavalid_cnt[2]),
        .I1(cb_rxdatavalid_cnt[1]),
        .I2(cb_rxdatavalid_cnt[0]),
        .I3(enchansync_dlyd_i_1),
        .I4(alignment_done_r),
        .O(\count_maxskew_load[2]_i_2_n_0 ));
  FDCE \count_maxskew_load_reg[0] 
       (.C(rxchanisaligned_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(\count_maxskew_load[0]_i_1_n_0 ),
        .Q(count_maxskew_load[0]));
  FDCE \count_maxskew_load_reg[1] 
       (.C(rxchanisaligned_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(\count_maxskew_load[1]_i_1_n_0 ),
        .Q(count_maxskew_load[1]));
  FDCE \count_maxskew_load_reg[2] 
       (.C(rxchanisaligned_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(\count_maxskew_load[2]_i_1_n_0 ),
        .Q(count_maxskew_load[2]));
  LUT2 #(
    .INIT(4'h2)) 
    do_rd_en_lane2_i_inferred_i_1
       (.I0(master_do_rd_en_out_reg),
        .I1(hold_rd_ptr_i),
        .O(do_rd_en_reg));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'hABFE)) 
    hold_rd_ptr_i_1__1
       (.I0(\count_maxskew_load[2]_i_2_n_0 ),
        .I1(count_maxskew_load[0]),
        .I2(count_maxskew_load[1]),
        .I3(count_maxskew_load[2]),
        .O(hold_rd_ptr_i_1__1_n_0));
  FDCE hold_rd_ptr_reg
       (.C(rxchanisaligned_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(hold_rd_ptr_i_1__1_n_0),
        .Q(hold_rd_ptr_i));
  FDCE rxchanisaligned_reg
       (.C(rxchanisaligned_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(rxchanisaligned1_out),
        .Q(rxchanisaligned));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_CH_BOND_SLAVE
   (master_stop_prev_cb_r,
    rxchanisaligned,
    do_rd_en_reg,
    hold_rd_ptr_reg_0,
    cbcc_reset_cbstg2_rd_clk,
    master_stop_prev_cb_r_reg_0,
    CB_av_s_r_reg_0,
    Q,
    master_do_rd_en,
    \cb_rxdatavalid_cnt_reg[2]_0 ,
    CB_flag_flopped,
    CB_align_ver,
    do_rd_en_lane3_i_inferred_i_1_0,
    rxchanisaligned_reg_0,
    empty);
  output master_stop_prev_cb_r;
  output rxchanisaligned;
  output do_rd_en_reg;
  input hold_rd_ptr_reg_0;
  input cbcc_reset_cbstg2_rd_clk;
  input master_stop_prev_cb_r_reg_0;
  input CB_av_s_r_reg_0;
  input [3:0]Q;
  input master_do_rd_en;
  input \cb_rxdatavalid_cnt_reg[2]_0 ;
  input CB_flag_flopped;
  input CB_align_ver;
  input do_rd_en_lane3_i_inferred_i_1_0;
  input [1:0]rxchanisaligned_reg_0;
  input empty;

  wire CB_align_ver;
  wire CB_av_s_r;
  wire CB_av_s_r0;
  wire CB_av_s_r_reg_0;
  wire CB_flag_flopped;
  wire [3:0]Q;
  wire [2:0]cb_rxdatavalid_cnt;
  wire \cb_rxdatavalid_cnt[0]_i_1__2_n_0 ;
  wire \cb_rxdatavalid_cnt[0]_i_2__2_n_0 ;
  wire \cb_rxdatavalid_cnt[0]_i_3__0_n_0 ;
  wire \cb_rxdatavalid_cnt[1]_i_1__2_n_0 ;
  wire \cb_rxdatavalid_cnt[2]_i_1__2_n_0 ;
  wire \cb_rxdatavalid_cnt[2]_i_2__0_n_0 ;
  wire \cb_rxdatavalid_cnt[2]_i_3__0_n_0 ;
  wire \cb_rxdatavalid_cnt_reg[2]_0 ;
  wire cbcc_reset_cbstg2_rd_clk;
  wire do_rd_en_lane3_i_inferred_i_1_0;
  wire do_rd_en_reg;
  wire empty;
  wire hold_rd_ptr_i;
  wire hold_rd_ptr_i_1__2_n_0;
  wire hold_rd_ptr_reg_0;
  wire \master_ack_cnt[0]_i_1__1_n_0 ;
  wire \master_ack_cnt[1]_i_1__1_n_0 ;
  wire \master_ack_cnt[1]_i_2__1_n_0 ;
  wire \master_ack_cnt[1]_i_3__1_n_0 ;
  wire \master_ack_cnt_reg_n_0_[0] ;
  wire \master_ack_cnt_reg_n_0_[1] ;
  wire master_do_rd_en;
  wire master_stop_next_cb_r;
  wire master_stop_next_cb_r_i_1__1_n_0;
  wire master_stop_prev_cb_r;
  wire master_stop_prev_cb_r_reg_0;
  wire rxchanisaligned;
  wire rxchanisaligned_i_1__2_n_0;
  wire [1:0]rxchanisaligned_reg_0;
  wire slave_stop_cb_r;
  wire slave_stop_cb_r_i_1__1_n_0;
  wire slave_stop_cb_r_i_2__1_n_0;

  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h2)) 
    CB_av_s_r_i_1__1
       (.I0(CB_align_ver),
        .I1(CB_av_s_r_reg_0),
        .O(CB_av_s_r0));
  FDCE CB_av_s_r_reg
       (.C(hold_rd_ptr_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(CB_av_s_r0),
        .Q(CB_av_s_r));
  LUT6 #(
    .INIT(64'h00000000FE0E0E0E)) 
    \cb_rxdatavalid_cnt[0]_i_1__2 
       (.I0(\cb_rxdatavalid_cnt[0]_i_2__2_n_0 ),
        .I1(\cb_rxdatavalid_cnt[2]_i_3__0_n_0 ),
        .I2(\master_ack_cnt[1]_i_3__1_n_0 ),
        .I3(Q[0]),
        .I4(master_do_rd_en),
        .I5(\cb_rxdatavalid_cnt[0]_i_3__0_n_0 ),
        .O(\cb_rxdatavalid_cnt[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'h32D0D0D0)) 
    \cb_rxdatavalid_cnt[0]_i_2__2 
       (.I0(cb_rxdatavalid_cnt[1]),
        .I1(cb_rxdatavalid_cnt[0]),
        .I2(cb_rxdatavalid_cnt[2]),
        .I3(master_do_rd_en),
        .I4(Q[1]),
        .O(\cb_rxdatavalid_cnt[0]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \cb_rxdatavalid_cnt[0]_i_3__0 
       (.I0(Q[1]),
        .I1(CB_av_s_r_reg_0),
        .I2(Q[2]),
        .I3(master_do_rd_en),
        .O(\cb_rxdatavalid_cnt[0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAABAAABABBABAAAA)) 
    \cb_rxdatavalid_cnt[1]_i_1__2 
       (.I0(\cb_rxdatavalid_cnt[2]_i_2__0_n_0 ),
        .I1(\cb_rxdatavalid_cnt[2]_i_3__0_n_0 ),
        .I2(cb_rxdatavalid_cnt[0]),
        .I3(\cb_rxdatavalid_cnt_reg[2]_0 ),
        .I4(cb_rxdatavalid_cnt[2]),
        .I5(cb_rxdatavalid_cnt[1]),
        .O(\cb_rxdatavalid_cnt[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEFEEEEEEEEE)) 
    \cb_rxdatavalid_cnt[2]_i_1__2 
       (.I0(\cb_rxdatavalid_cnt[2]_i_2__0_n_0 ),
        .I1(\cb_rxdatavalid_cnt[2]_i_3__0_n_0 ),
        .I2(cb_rxdatavalid_cnt[1]),
        .I3(\cb_rxdatavalid_cnt_reg[2]_0 ),
        .I4(cb_rxdatavalid_cnt[0]),
        .I5(cb_rxdatavalid_cnt[2]),
        .O(\cb_rxdatavalid_cnt[2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hD0C0D0C0F0C0D0C0)) 
    \cb_rxdatavalid_cnt[2]_i_2__0 
       (.I0(CB_flag_flopped),
        .I1(Q[3]),
        .I2(master_do_rd_en),
        .I3(Q[2]),
        .I4(CB_av_s_r_reg_0),
        .I5(Q[1]),
        .O(\cb_rxdatavalid_cnt[2]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h00808080)) 
    \cb_rxdatavalid_cnt[2]_i_3__0 
       (.I0(cb_rxdatavalid_cnt[1]),
        .I1(cb_rxdatavalid_cnt[0]),
        .I2(cb_rxdatavalid_cnt[2]),
        .I3(master_do_rd_en),
        .I4(Q[0]),
        .O(\cb_rxdatavalid_cnt[2]_i_3__0_n_0 ));
  FDCE \cb_rxdatavalid_cnt_reg[0] 
       (.C(hold_rd_ptr_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(\cb_rxdatavalid_cnt[0]_i_1__2_n_0 ),
        .Q(cb_rxdatavalid_cnt[0]));
  FDCE \cb_rxdatavalid_cnt_reg[1] 
       (.C(hold_rd_ptr_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(\cb_rxdatavalid_cnt[1]_i_1__2_n_0 ),
        .Q(cb_rxdatavalid_cnt[1]));
  FDCE \cb_rxdatavalid_cnt_reg[2] 
       (.C(hold_rd_ptr_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(\cb_rxdatavalid_cnt[2]_i_1__2_n_0 ),
        .Q(cb_rxdatavalid_cnt[2]));
  LUT2 #(
    .INIT(4'h2)) 
    do_rd_en_lane3_i_inferred_i_1
       (.I0(do_rd_en_lane3_i_inferred_i_1_0),
        .I1(hold_rd_ptr_i),
        .O(do_rd_en_reg));
  LUT6 #(
    .INIT(64'hFF04FF04FF040000)) 
    hold_rd_ptr_i_1__2
       (.I0(cb_rxdatavalid_cnt[2]),
        .I1(CB_av_s_r_reg_0),
        .I2(slave_stop_cb_r_i_2__1_n_0),
        .I3(slave_stop_cb_r),
        .I4(master_stop_prev_cb_r),
        .I5(master_stop_next_cb_r),
        .O(hold_rd_ptr_i_1__2_n_0));
  FDCE hold_rd_ptr_reg
       (.C(hold_rd_ptr_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(hold_rd_ptr_i_1__2_n_0),
        .Q(hold_rd_ptr_i));
  LUT6 #(
    .INIT(64'h1555155511551555)) 
    \master_ack_cnt[0]_i_1__1 
       (.I0(\master_ack_cnt_reg_n_0_[0] ),
        .I1(CB_av_s_r_reg_0),
        .I2(Q[3]),
        .I3(master_do_rd_en),
        .I4(Q[2]),
        .I5(CB_flag_flopped),
        .O(\master_ack_cnt[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hF777)) 
    \master_ack_cnt[1]_i_1__1 
       (.I0(\master_ack_cnt_reg_n_0_[1] ),
        .I1(\master_ack_cnt_reg_n_0_[0] ),
        .I2(CB_av_s_r_reg_0),
        .I3(\master_ack_cnt[1]_i_3__1_n_0 ),
        .O(\master_ack_cnt[1]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h0666)) 
    \master_ack_cnt[1]_i_2__1 
       (.I0(\master_ack_cnt_reg_n_0_[1] ),
        .I1(\master_ack_cnt_reg_n_0_[0] ),
        .I2(CB_av_s_r_reg_0),
        .I3(\master_ack_cnt[1]_i_3__1_n_0 ),
        .O(\master_ack_cnt[1]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'h88C8)) 
    \master_ack_cnt[1]_i_3__1 
       (.I0(Q[3]),
        .I1(master_do_rd_en),
        .I2(Q[2]),
        .I3(CB_flag_flopped),
        .O(\master_ack_cnt[1]_i_3__1_n_0 ));
  FDPE \master_ack_cnt_reg[0] 
       (.C(hold_rd_ptr_reg_0),
        .CE(\master_ack_cnt[1]_i_1__1_n_0 ),
        .D(\master_ack_cnt[0]_i_1__1_n_0 ),
        .PRE(cbcc_reset_cbstg2_rd_clk),
        .Q(\master_ack_cnt_reg_n_0_[0] ));
  FDPE \master_ack_cnt_reg[1] 
       (.C(hold_rd_ptr_reg_0),
        .CE(\master_ack_cnt[1]_i_1__1_n_0 ),
        .D(\master_ack_cnt[1]_i_2__1_n_0 ),
        .PRE(cbcc_reset_cbstg2_rd_clk),
        .Q(\master_ack_cnt_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'h3F3F3F3F00080808)) 
    master_stop_next_cb_r_i_1__1
       (.I0(CB_av_s_r_reg_0),
        .I1(rxchanisaligned_reg_0[1]),
        .I2(rxchanisaligned_reg_0[0]),
        .I3(\master_ack_cnt_reg_n_0_[0] ),
        .I4(\master_ack_cnt_reg_n_0_[1] ),
        .I5(master_stop_next_cb_r),
        .O(master_stop_next_cb_r_i_1__1_n_0));
  FDCE master_stop_next_cb_r_reg
       (.C(hold_rd_ptr_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(master_stop_next_cb_r_i_1__1_n_0),
        .Q(master_stop_next_cb_r));
  FDCE master_stop_prev_cb_r_reg
       (.C(hold_rd_ptr_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(master_stop_prev_cb_r_reg_0),
        .Q(master_stop_prev_cb_r));
  LUT6 #(
    .INIT(64'h0000FFFB0000FF00)) 
    rxchanisaligned_i_1__2
       (.I0(rxchanisaligned_reg_0[1]),
        .I1(rxchanisaligned_reg_0[0]),
        .I2(CB_av_s_r),
        .I3(hold_rd_ptr_i),
        .I4(empty),
        .I5(rxchanisaligned),
        .O(rxchanisaligned_i_1__2_n_0));
  FDCE rxchanisaligned_reg
       (.C(hold_rd_ptr_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(rxchanisaligned_i_1__2_n_0),
        .Q(rxchanisaligned));
  LUT6 #(
    .INIT(64'hE0E0E0EE00000000)) 
    slave_stop_cb_r_i_1__1
       (.I0(master_stop_next_cb_r),
        .I1(master_stop_prev_cb_r),
        .I2(slave_stop_cb_r),
        .I3(slave_stop_cb_r_i_2__1_n_0),
        .I4(cb_rxdatavalid_cnt[2]),
        .I5(CB_av_s_r_reg_0),
        .O(slave_stop_cb_r_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h7)) 
    slave_stop_cb_r_i_2__1
       (.I0(cb_rxdatavalid_cnt[0]),
        .I1(cb_rxdatavalid_cnt[1]),
        .O(slave_stop_cb_r_i_2__1_n_0));
  FDCE slave_stop_cb_r_reg
       (.C(hold_rd_ptr_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(slave_stop_cb_r_i_1__1_n_0),
        .Q(slave_stop_cb_r));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_CH_BOND_SLAVE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_CH_BOND_SLAVE_69
   (master_stop_prev_cb_r,
    rxchanisaligned,
    do_rd_en_reg,
    rxchanisaligned_reg_0,
    cbcc_reset_cbstg2_rd_clk,
    master_stop_prev_cb_r_reg_0,
    CB_av_s_r_reg_0,
    Q,
    master_do_rd_en,
    \cb_rxdatavalid_cnt_reg[1]_0 ,
    CB_flag_flopped,
    CB_align_ver,
    do_rd_en_lane1_i_inferred_i_1_0,
    rxchanisaligned_reg_1,
    empty);
  output master_stop_prev_cb_r;
  output rxchanisaligned;
  output do_rd_en_reg;
  input rxchanisaligned_reg_0;
  input cbcc_reset_cbstg2_rd_clk;
  input master_stop_prev_cb_r_reg_0;
  input CB_av_s_r_reg_0;
  input [3:0]Q;
  input master_do_rd_en;
  input \cb_rxdatavalid_cnt_reg[1]_0 ;
  input CB_flag_flopped;
  input CB_align_ver;
  input do_rd_en_lane1_i_inferred_i_1_0;
  input [1:0]rxchanisaligned_reg_1;
  input empty;

  wire CB_align_ver;
  wire CB_av_s_r;
  wire CB_av_s_r0;
  wire CB_av_s_r_reg_0;
  wire CB_flag_flopped;
  wire [3:0]Q;
  wire [2:0]cb_rxdatavalid_cnt;
  wire \cb_rxdatavalid_cnt[0]_i_1__0_n_0 ;
  wire \cb_rxdatavalid_cnt[0]_i_2__0_n_0 ;
  wire \cb_rxdatavalid_cnt[0]_i_3_n_0 ;
  wire \cb_rxdatavalid_cnt[1]_i_1__0_n_0 ;
  wire \cb_rxdatavalid_cnt[1]_i_2__0_n_0 ;
  wire \cb_rxdatavalid_cnt[2]_i_1__0_n_0 ;
  wire \cb_rxdatavalid_cnt[2]_i_2_n_0 ;
  wire \cb_rxdatavalid_cnt_reg[1]_0 ;
  wire cbcc_reset_cbstg2_rd_clk;
  wire do_rd_en_lane1_i_inferred_i_1_0;
  wire do_rd_en_reg;
  wire empty;
  wire hold_rd_ptr_i;
  wire hold_rd_ptr_i_1__0_n_0;
  wire \master_ack_cnt[0]_i_1__0_n_0 ;
  wire \master_ack_cnt[1]_i_1__0_n_0 ;
  wire \master_ack_cnt[1]_i_2__0_n_0 ;
  wire \master_ack_cnt[1]_i_3__0_n_0 ;
  wire \master_ack_cnt_reg_n_0_[0] ;
  wire \master_ack_cnt_reg_n_0_[1] ;
  wire master_do_rd_en;
  wire master_stop_next_cb_r;
  wire master_stop_next_cb_r_i_1__0_n_0;
  wire master_stop_prev_cb_r;
  wire master_stop_prev_cb_r_reg_0;
  wire rxchanisaligned;
  wire rxchanisaligned_i_1__1_n_0;
  wire rxchanisaligned_reg_0;
  wire [1:0]rxchanisaligned_reg_1;
  wire slave_stop_cb_r;
  wire slave_stop_cb_r_i_1__0_n_0;
  wire slave_stop_cb_r_i_2__0_n_0;

  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h2)) 
    CB_av_s_r_i_1__0
       (.I0(CB_align_ver),
        .I1(CB_av_s_r_reg_0),
        .O(CB_av_s_r0));
  FDCE CB_av_s_r_reg
       (.C(rxchanisaligned_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(CB_av_s_r0),
        .Q(CB_av_s_r));
  LUT6 #(
    .INIT(64'h00000000FE0E0E0E)) 
    \cb_rxdatavalid_cnt[0]_i_1__0 
       (.I0(\cb_rxdatavalid_cnt[0]_i_2__0_n_0 ),
        .I1(\cb_rxdatavalid_cnt[1]_i_2__0_n_0 ),
        .I2(\master_ack_cnt[1]_i_3__0_n_0 ),
        .I3(Q[0]),
        .I4(master_do_rd_en),
        .I5(\cb_rxdatavalid_cnt[0]_i_3_n_0 ),
        .O(\cb_rxdatavalid_cnt[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'h32D0D0D0)) 
    \cb_rxdatavalid_cnt[0]_i_2__0 
       (.I0(cb_rxdatavalid_cnt[1]),
        .I1(cb_rxdatavalid_cnt[0]),
        .I2(cb_rxdatavalid_cnt[2]),
        .I3(master_do_rd_en),
        .I4(Q[1]),
        .O(\cb_rxdatavalid_cnt[0]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \cb_rxdatavalid_cnt[0]_i_3 
       (.I0(Q[1]),
        .I1(CB_av_s_r_reg_0),
        .I2(Q[2]),
        .I3(master_do_rd_en),
        .O(\cb_rxdatavalid_cnt[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAABABBABAABAAAAA)) 
    \cb_rxdatavalid_cnt[1]_i_1__0 
       (.I0(\cb_rxdatavalid_cnt[2]_i_2_n_0 ),
        .I1(\cb_rxdatavalid_cnt[1]_i_2__0_n_0 ),
        .I2(cb_rxdatavalid_cnt[0]),
        .I3(\cb_rxdatavalid_cnt_reg[1]_0 ),
        .I4(cb_rxdatavalid_cnt[1]),
        .I5(cb_rxdatavalid_cnt[2]),
        .O(\cb_rxdatavalid_cnt[1]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h00808080)) 
    \cb_rxdatavalid_cnt[1]_i_2__0 
       (.I0(cb_rxdatavalid_cnt[1]),
        .I1(cb_rxdatavalid_cnt[0]),
        .I2(cb_rxdatavalid_cnt[2]),
        .I3(master_do_rd_en),
        .I4(Q[0]),
        .O(\cb_rxdatavalid_cnt[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAAA0000)) 
    \cb_rxdatavalid_cnt[2]_i_1__0 
       (.I0(cb_rxdatavalid_cnt[1]),
        .I1(master_do_rd_en),
        .I2(Q[1]),
        .I3(cb_rxdatavalid_cnt[0]),
        .I4(cb_rxdatavalid_cnt[2]),
        .I5(\cb_rxdatavalid_cnt[2]_i_2_n_0 ),
        .O(\cb_rxdatavalid_cnt[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hD0C0D0C0F0C0D0C0)) 
    \cb_rxdatavalid_cnt[2]_i_2 
       (.I0(CB_flag_flopped),
        .I1(Q[3]),
        .I2(master_do_rd_en),
        .I3(Q[2]),
        .I4(CB_av_s_r_reg_0),
        .I5(Q[1]),
        .O(\cb_rxdatavalid_cnt[2]_i_2_n_0 ));
  FDCE \cb_rxdatavalid_cnt_reg[0] 
       (.C(rxchanisaligned_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(\cb_rxdatavalid_cnt[0]_i_1__0_n_0 ),
        .Q(cb_rxdatavalid_cnt[0]));
  FDCE \cb_rxdatavalid_cnt_reg[1] 
       (.C(rxchanisaligned_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(\cb_rxdatavalid_cnt[1]_i_1__0_n_0 ),
        .Q(cb_rxdatavalid_cnt[1]));
  FDCE \cb_rxdatavalid_cnt_reg[2] 
       (.C(rxchanisaligned_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(\cb_rxdatavalid_cnt[2]_i_1__0_n_0 ),
        .Q(cb_rxdatavalid_cnt[2]));
  LUT2 #(
    .INIT(4'h2)) 
    do_rd_en_lane1_i_inferred_i_1
       (.I0(do_rd_en_lane1_i_inferred_i_1_0),
        .I1(hold_rd_ptr_i),
        .O(do_rd_en_reg));
  LUT6 #(
    .INIT(64'hFF08FF08FF080000)) 
    hold_rd_ptr_i_1__0
       (.I0(slave_stop_cb_r_i_2__0_n_0),
        .I1(CB_av_s_r_reg_0),
        .I2(cb_rxdatavalid_cnt[2]),
        .I3(slave_stop_cb_r),
        .I4(master_stop_prev_cb_r),
        .I5(master_stop_next_cb_r),
        .O(hold_rd_ptr_i_1__0_n_0));
  FDCE hold_rd_ptr_reg
       (.C(rxchanisaligned_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(hold_rd_ptr_i_1__0_n_0),
        .Q(hold_rd_ptr_i));
  LUT6 #(
    .INIT(64'h1555155511551555)) 
    \master_ack_cnt[0]_i_1__0 
       (.I0(\master_ack_cnt_reg_n_0_[0] ),
        .I1(CB_av_s_r_reg_0),
        .I2(Q[3]),
        .I3(master_do_rd_en),
        .I4(Q[2]),
        .I5(CB_flag_flopped),
        .O(\master_ack_cnt[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF777)) 
    \master_ack_cnt[1]_i_1__0 
       (.I0(\master_ack_cnt_reg_n_0_[1] ),
        .I1(\master_ack_cnt_reg_n_0_[0] ),
        .I2(CB_av_s_r_reg_0),
        .I3(\master_ack_cnt[1]_i_3__0_n_0 ),
        .O(\master_ack_cnt[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0666)) 
    \master_ack_cnt[1]_i_2__0 
       (.I0(\master_ack_cnt_reg_n_0_[1] ),
        .I1(\master_ack_cnt_reg_n_0_[0] ),
        .I2(CB_av_s_r_reg_0),
        .I3(\master_ack_cnt[1]_i_3__0_n_0 ),
        .O(\master_ack_cnt[1]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h88C8)) 
    \master_ack_cnt[1]_i_3__0 
       (.I0(Q[3]),
        .I1(master_do_rd_en),
        .I2(Q[2]),
        .I3(CB_flag_flopped),
        .O(\master_ack_cnt[1]_i_3__0_n_0 ));
  FDPE \master_ack_cnt_reg[0] 
       (.C(rxchanisaligned_reg_0),
        .CE(\master_ack_cnt[1]_i_1__0_n_0 ),
        .D(\master_ack_cnt[0]_i_1__0_n_0 ),
        .PRE(cbcc_reset_cbstg2_rd_clk),
        .Q(\master_ack_cnt_reg_n_0_[0] ));
  FDPE \master_ack_cnt_reg[1] 
       (.C(rxchanisaligned_reg_0),
        .CE(\master_ack_cnt[1]_i_1__0_n_0 ),
        .D(\master_ack_cnt[1]_i_2__0_n_0 ),
        .PRE(cbcc_reset_cbstg2_rd_clk),
        .Q(\master_ack_cnt_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'h3F3F3F3F00080808)) 
    master_stop_next_cb_r_i_1__0
       (.I0(CB_av_s_r_reg_0),
        .I1(rxchanisaligned_reg_1[1]),
        .I2(rxchanisaligned_reg_1[0]),
        .I3(\master_ack_cnt_reg_n_0_[0] ),
        .I4(\master_ack_cnt_reg_n_0_[1] ),
        .I5(master_stop_next_cb_r),
        .O(master_stop_next_cb_r_i_1__0_n_0));
  FDCE master_stop_next_cb_r_reg
       (.C(rxchanisaligned_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(master_stop_next_cb_r_i_1__0_n_0),
        .Q(master_stop_next_cb_r));
  FDCE master_stop_prev_cb_r_reg
       (.C(rxchanisaligned_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(master_stop_prev_cb_r_reg_0),
        .Q(master_stop_prev_cb_r));
  LUT6 #(
    .INIT(64'h0000FFFB0000FF00)) 
    rxchanisaligned_i_1__1
       (.I0(rxchanisaligned_reg_1[1]),
        .I1(rxchanisaligned_reg_1[0]),
        .I2(CB_av_s_r),
        .I3(hold_rd_ptr_i),
        .I4(empty),
        .I5(rxchanisaligned),
        .O(rxchanisaligned_i_1__1_n_0));
  FDCE rxchanisaligned_reg
       (.C(rxchanisaligned_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(rxchanisaligned_i_1__1_n_0),
        .Q(rxchanisaligned));
  LUT6 #(
    .INIT(64'hE0EEE0E000000000)) 
    slave_stop_cb_r_i_1__0
       (.I0(master_stop_next_cb_r),
        .I1(master_stop_prev_cb_r),
        .I2(slave_stop_cb_r),
        .I3(cb_rxdatavalid_cnt[2]),
        .I4(slave_stop_cb_r_i_2__0_n_0),
        .I5(CB_av_s_r_reg_0),
        .O(slave_stop_cb_r_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h8)) 
    slave_stop_cb_r_i_2__0
       (.I0(cb_rxdatavalid_cnt[0]),
        .I1(cb_rxdatavalid_cnt[1]),
        .O(slave_stop_cb_r_i_2__0_n_0));
  FDCE slave_stop_cb_r_reg
       (.C(rxchanisaligned_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(slave_stop_cb_r_i_1__0_n_0),
        .Q(slave_stop_cb_r));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_CH_BOND_SLAVE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_CH_BOND_SLAVE_81
   (rxchanisaligned,
    master_do_rd_en_reg,
    do_rd_en_reg,
    master_do_rd_en_reg_0,
    master_do_rd_en_reg_1,
    hold_rd_ptr_reg_0,
    cbcc_reset_cbstg2_rd_clk,
    Q,
    \cb_rxdatavalid_cnt_reg[1]_0 ,
    enchansync_dlyd_i,
    CB_flag_flopped,
    CB_align_ver,
    do_rd_en_i_inferred_i_1_0,
    \cb_rxdatavalid_cnt_reg[1]_1 ,
    \cb_rxdatavalid_cnt_reg[2]_0 ,
    rxchanisaligned_reg_0,
    empty);
  output rxchanisaligned;
  output master_do_rd_en_reg;
  output do_rd_en_reg;
  output master_do_rd_en_reg_0;
  output master_do_rd_en_reg_1;
  input hold_rd_ptr_reg_0;
  input cbcc_reset_cbstg2_rd_clk;
  input [3:0]Q;
  input \cb_rxdatavalid_cnt_reg[1]_0 ;
  input enchansync_dlyd_i;
  input CB_flag_flopped;
  input CB_align_ver;
  input do_rd_en_i_inferred_i_1_0;
  input [0:0]\cb_rxdatavalid_cnt_reg[1]_1 ;
  input [0:0]\cb_rxdatavalid_cnt_reg[2]_0 ;
  input [1:0]rxchanisaligned_reg_0;
  input empty;

  wire CB_align_ver;
  wire CB_av_s_r;
  wire CB_av_s_r0;
  wire CB_flag_flopped;
  wire [3:0]Q;
  wire [2:0]cb_rxdatavalid_cnt;
  wire \cb_rxdatavalid_cnt[0]_i_1_n_0 ;
  wire \cb_rxdatavalid_cnt[0]_i_2_n_0 ;
  wire \cb_rxdatavalid_cnt[1]_i_1_n_0 ;
  wire \cb_rxdatavalid_cnt[1]_i_2_n_0 ;
  wire \cb_rxdatavalid_cnt[2]_i_1_n_0 ;
  wire \cb_rxdatavalid_cnt[2]_i_2__2_n_0 ;
  wire \cb_rxdatavalid_cnt[2]_i_3_n_0 ;
  wire \cb_rxdatavalid_cnt_reg[1]_0 ;
  wire [0:0]\cb_rxdatavalid_cnt_reg[1]_1 ;
  wire [0:0]\cb_rxdatavalid_cnt_reg[2]_0 ;
  wire cbcc_reset_cbstg2_rd_clk;
  wire do_rd_en_i_inferred_i_1_0;
  wire do_rd_en_reg;
  wire empty;
  wire enchansync_dlyd_i;
  wire hold_rd_ptr_i;
  wire hold_rd_ptr_i_1_n_0;
  wire hold_rd_ptr_reg_0;
  wire \master_ack_cnt[0]_i_1_n_0 ;
  wire \master_ack_cnt[1]_i_1_n_0 ;
  wire \master_ack_cnt[1]_i_2_n_0 ;
  wire \master_ack_cnt[1]_i_3_n_0 ;
  wire \master_ack_cnt_reg_n_0_[0] ;
  wire \master_ack_cnt_reg_n_0_[1] ;
  wire master_do_rd_en_reg;
  wire master_do_rd_en_reg_0;
  wire master_do_rd_en_reg_1;
  wire master_stop_next_cb_r;
  wire master_stop_next_cb_r_i_1_n_0;
  wire master_stop_prev_cb_r;
  wire master_stop_prev_cb_r_i_1_n_0;
  wire rxchanisaligned;
  wire rxchanisaligned_i_1__0_n_0;
  wire [1:0]rxchanisaligned_reg_0;
  wire slave_stop_cb_r;
  wire slave_stop_cb_r_i_1_n_0;
  wire slave_stop_cb_r_i_2_n_0;

  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h2)) 
    CB_av_s_r_i_1
       (.I0(CB_align_ver),
        .I1(enchansync_dlyd_i),
        .O(CB_av_s_r0));
  FDCE CB_av_s_r_reg
       (.C(hold_rd_ptr_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(CB_av_s_r0),
        .Q(CB_av_s_r));
  LUT6 #(
    .INIT(64'h00000000FFFFD032)) 
    \cb_rxdatavalid_cnt[0]_i_1 
       (.I0(cb_rxdatavalid_cnt[1]),
        .I1(cb_rxdatavalid_cnt[0]),
        .I2(cb_rxdatavalid_cnt[2]),
        .I3(master_do_rd_en_reg),
        .I4(\cb_rxdatavalid_cnt[2]_i_2__2_n_0 ),
        .I5(\cb_rxdatavalid_cnt[0]_i_2_n_0 ),
        .O(\cb_rxdatavalid_cnt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h08FFFFFF08000800)) 
    \cb_rxdatavalid_cnt[0]_i_2 
       (.I0(Q[2]),
        .I1(enchansync_dlyd_i),
        .I2(Q[1]),
        .I3(\cb_rxdatavalid_cnt_reg[1]_0 ),
        .I4(Q[0]),
        .I5(\master_ack_cnt[1]_i_3_n_0 ),
        .O(\cb_rxdatavalid_cnt[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4000)) 
    \cb_rxdatavalid_cnt[1]_i_1 
       (.I0(Q[1]),
        .I1(enchansync_dlyd_i),
        .I2(Q[2]),
        .I3(\cb_rxdatavalid_cnt_reg[1]_0 ),
        .I4(\master_ack_cnt[1]_i_3_n_0 ),
        .I5(\cb_rxdatavalid_cnt[1]_i_2_n_0 ),
        .O(\cb_rxdatavalid_cnt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB00C0C0C0C0C0C0C)) 
    \cb_rxdatavalid_cnt[1]_i_2 
       (.I0(Q[0]),
        .I1(cb_rxdatavalid_cnt[2]),
        .I2(cb_rxdatavalid_cnt[1]),
        .I3(\cb_rxdatavalid_cnt_reg[1]_0 ),
        .I4(Q[1]),
        .I5(cb_rxdatavalid_cnt[0]),
        .O(\cb_rxdatavalid_cnt[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \cb_rxdatavalid_cnt[1]_i_3 
       (.I0(\cb_rxdatavalid_cnt_reg[1]_0 ),
        .I1(\cb_rxdatavalid_cnt_reg[1]_1 ),
        .O(master_do_rd_en_reg_0));
  LUT6 #(
    .INIT(64'hFEFEFEFEEEEEFEEE)) 
    \cb_rxdatavalid_cnt[2]_i_1 
       (.I0(\cb_rxdatavalid_cnt[2]_i_2__2_n_0 ),
        .I1(\cb_rxdatavalid_cnt[2]_i_3_n_0 ),
        .I2(cb_rxdatavalid_cnt[2]),
        .I3(cb_rxdatavalid_cnt[0]),
        .I4(master_do_rd_en_reg),
        .I5(cb_rxdatavalid_cnt[1]),
        .O(\cb_rxdatavalid_cnt[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFAAAAAAAAAAAAAA)) 
    \cb_rxdatavalid_cnt[2]_i_2__2 
       (.I0(\master_ack_cnt[1]_i_3_n_0 ),
        .I1(Q[0]),
        .I2(\cb_rxdatavalid_cnt_reg[1]_0 ),
        .I3(cb_rxdatavalid_cnt[2]),
        .I4(cb_rxdatavalid_cnt[0]),
        .I5(cb_rxdatavalid_cnt[1]),
        .O(\cb_rxdatavalid_cnt[2]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \cb_rxdatavalid_cnt[2]_i_3 
       (.I0(Q[1]),
        .I1(enchansync_dlyd_i),
        .I2(Q[2]),
        .I3(\cb_rxdatavalid_cnt_reg[1]_0 ),
        .O(\cb_rxdatavalid_cnt[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \cb_rxdatavalid_cnt[2]_i_4 
       (.I0(\cb_rxdatavalid_cnt_reg[1]_0 ),
        .I1(Q[1]),
        .O(master_do_rd_en_reg));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \cb_rxdatavalid_cnt[2]_i_4__0 
       (.I0(\cb_rxdatavalid_cnt_reg[1]_0 ),
        .I1(\cb_rxdatavalid_cnt_reg[2]_0 ),
        .O(master_do_rd_en_reg_1));
  FDCE \cb_rxdatavalid_cnt_reg[0] 
       (.C(hold_rd_ptr_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(\cb_rxdatavalid_cnt[0]_i_1_n_0 ),
        .Q(cb_rxdatavalid_cnt[0]));
  FDCE \cb_rxdatavalid_cnt_reg[1] 
       (.C(hold_rd_ptr_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(\cb_rxdatavalid_cnt[1]_i_1_n_0 ),
        .Q(cb_rxdatavalid_cnt[1]));
  FDCE \cb_rxdatavalid_cnt_reg[2] 
       (.C(hold_rd_ptr_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(\cb_rxdatavalid_cnt[2]_i_1_n_0 ),
        .Q(cb_rxdatavalid_cnt[2]));
  LUT2 #(
    .INIT(4'h2)) 
    do_rd_en_i_inferred_i_1
       (.I0(do_rd_en_i_inferred_i_1_0),
        .I1(hold_rd_ptr_i),
        .O(do_rd_en_reg));
  LUT6 #(
    .INIT(64'hFF04FF04FF040000)) 
    hold_rd_ptr_i_1
       (.I0(cb_rxdatavalid_cnt[2]),
        .I1(enchansync_dlyd_i),
        .I2(slave_stop_cb_r_i_2_n_0),
        .I3(slave_stop_cb_r),
        .I4(master_stop_prev_cb_r),
        .I5(master_stop_next_cb_r),
        .O(hold_rd_ptr_i_1_n_0));
  FDCE hold_rd_ptr_reg
       (.C(hold_rd_ptr_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(hold_rd_ptr_i_1_n_0),
        .Q(hold_rd_ptr_i));
  LUT6 #(
    .INIT(64'h1515051555555555)) 
    \master_ack_cnt[0]_i_1 
       (.I0(\master_ack_cnt_reg_n_0_[0] ),
        .I1(Q[3]),
        .I2(\cb_rxdatavalid_cnt_reg[1]_0 ),
        .I3(Q[2]),
        .I4(CB_flag_flopped),
        .I5(enchansync_dlyd_i),
        .O(\master_ack_cnt[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF777)) 
    \master_ack_cnt[1]_i_1 
       (.I0(\master_ack_cnt_reg_n_0_[1] ),
        .I1(\master_ack_cnt_reg_n_0_[0] ),
        .I2(\master_ack_cnt[1]_i_3_n_0 ),
        .I3(enchansync_dlyd_i),
        .O(\master_ack_cnt[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0666)) 
    \master_ack_cnt[1]_i_2 
       (.I0(\master_ack_cnt_reg_n_0_[1] ),
        .I1(\master_ack_cnt_reg_n_0_[0] ),
        .I2(\master_ack_cnt[1]_i_3_n_0 ),
        .I3(enchansync_dlyd_i),
        .O(\master_ack_cnt[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h88C8)) 
    \master_ack_cnt[1]_i_3 
       (.I0(Q[3]),
        .I1(\cb_rxdatavalid_cnt_reg[1]_0 ),
        .I2(Q[2]),
        .I3(CB_flag_flopped),
        .O(\master_ack_cnt[1]_i_3_n_0 ));
  FDPE \master_ack_cnt_reg[0] 
       (.C(hold_rd_ptr_reg_0),
        .CE(\master_ack_cnt[1]_i_1_n_0 ),
        .D(\master_ack_cnt[0]_i_1_n_0 ),
        .PRE(cbcc_reset_cbstg2_rd_clk),
        .Q(\master_ack_cnt_reg_n_0_[0] ));
  FDPE \master_ack_cnt_reg[1] 
       (.C(hold_rd_ptr_reg_0),
        .CE(\master_ack_cnt[1]_i_1_n_0 ),
        .D(\master_ack_cnt[1]_i_2_n_0 ),
        .PRE(cbcc_reset_cbstg2_rd_clk),
        .Q(\master_ack_cnt_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'h00FFFFFF002A0000)) 
    master_stop_next_cb_r_i_1
       (.I0(enchansync_dlyd_i),
        .I1(\master_ack_cnt_reg_n_0_[0] ),
        .I2(\master_ack_cnt_reg_n_0_[1] ),
        .I3(rxchanisaligned_reg_0[0]),
        .I4(rxchanisaligned_reg_0[1]),
        .I5(master_stop_next_cb_r),
        .O(master_stop_next_cb_r_i_1_n_0));
  FDCE master_stop_next_cb_r_reg
       (.C(hold_rd_ptr_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(master_stop_next_cb_r_i_1_n_0),
        .Q(master_stop_next_cb_r));
  LUT4 #(
    .INIT(16'h3F20)) 
    master_stop_prev_cb_r_i_1
       (.I0(enchansync_dlyd_i),
        .I1(rxchanisaligned_reg_0[0]),
        .I2(rxchanisaligned_reg_0[1]),
        .I3(master_stop_prev_cb_r),
        .O(master_stop_prev_cb_r_i_1_n_0));
  FDCE master_stop_prev_cb_r_reg
       (.C(hold_rd_ptr_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(master_stop_prev_cb_r_i_1_n_0),
        .Q(master_stop_prev_cb_r));
  LUT6 #(
    .INIT(64'h0000FFFB0000FF00)) 
    rxchanisaligned_i_1__0
       (.I0(rxchanisaligned_reg_0[1]),
        .I1(rxchanisaligned_reg_0[0]),
        .I2(CB_av_s_r),
        .I3(hold_rd_ptr_i),
        .I4(empty),
        .I5(rxchanisaligned),
        .O(rxchanisaligned_i_1__0_n_0));
  FDCE rxchanisaligned_reg
       (.C(hold_rd_ptr_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(rxchanisaligned_i_1__0_n_0),
        .Q(rxchanisaligned));
  LUT6 #(
    .INIT(64'hE0E00000E0EE0000)) 
    slave_stop_cb_r_i_1
       (.I0(master_stop_next_cb_r),
        .I1(master_stop_prev_cb_r),
        .I2(slave_stop_cb_r),
        .I3(slave_stop_cb_r_i_2_n_0),
        .I4(enchansync_dlyd_i),
        .I5(cb_rxdatavalid_cnt[2]),
        .O(slave_stop_cb_r_i_1_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    slave_stop_cb_r_i_2
       (.I0(cb_rxdatavalid_cnt[0]),
        .I1(cb_rxdatavalid_cnt[1]),
        .O(slave_stop_cb_r_i_2_n_0));
  FDCE slave_stop_cb_r_reg
       (.C(hold_rd_ptr_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(slave_stop_cb_r_i_1_n_0),
        .Q(slave_stop_cb_r));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_CLOCK_CORRECTION_CHANNEL_BONDING
   (valid_btf_detect_dlyd1,
    enchansync_dlyd_i,
    rxbuferr_out_lane3_i,
    RXHEADER_OUT_ERR_LANE3,
    RXLOSSOFSYNC_OUT_LANE3,
    ch_bond_done_i,
    CC_detect_dlyd1,
    final_gater_for_fifo_din_lane3_i,
    link_reset_3_c,
    master_stop_prev_cb_r,
    any_vld_btf_lane3_i,
    bit_err_chan_bond_lane3_i,
    Q,
    rxdatavalid_to_fifo_lane3_i_reg,
    rx_header_1_i_0,
    \fifo_dout_reg[64]_0 ,
    do_rd_en_lane3_i,
    rxfsm_reset_i,
    hold_reg_r_reg_0,
    gtwiz_userclk_rx_usrclk_out,
    init_clk,
    srst,
    s_level_out_d5_reg,
    out,
    in0,
    EN_CHAN_SYNC,
    D,
    cbcc_reset_cbstg2_rd_clk,
    cbcc_fifo_reset_rd_clk,
    cbcc_only_reset_rd_clk,
    CC_detect_pulse_i,
    cbcc_fifo_reset_wr_clk,
    p_14_in,
    CB_detect0,
    cbcc_fifo_reset_to_fifo_wr_clk,
    CB_flag_direct,
    \count_for_reset_r_reg[23]_0 ,
    master_stop_prev_cb_r_reg,
    master_do_rd_en,
    do_wr_en_reg_0,
    \cb_rxdatavalid_cnt_reg[2] ,
    hard_err_rst_int,
    \count_for_reset_r_reg[23]_1 ,
    \count_for_reset_r_reg[23]_2 ,
    link_reset_0_c,
    link_reset_1_c,
    link_reset_2_c,
    rxchanisaligned_reg,
    \valid_btf_detect_extend_r_reg[4]_0 );
  output valid_btf_detect_dlyd1;
  output enchansync_dlyd_i;
  output [1:0]rxbuferr_out_lane3_i;
  output RXHEADER_OUT_ERR_LANE3;
  output RXLOSSOFSYNC_OUT_LANE3;
  output [0:0]ch_bond_done_i;
  output CC_detect_dlyd1;
  output final_gater_for_fifo_din_lane3_i;
  output link_reset_3_c;
  output master_stop_prev_cb_r;
  output any_vld_btf_lane3_i;
  output bit_err_chan_bond_lane3_i;
  output [65:0]Q;
  output rxdatavalid_to_fifo_lane3_i_reg;
  output rx_header_1_i_0;
  output \fifo_dout_reg[64]_0 ;
  output do_rd_en_lane3_i;
  output rxfsm_reset_i;
  output hold_reg_r_reg_0;
  input gtwiz_userclk_rx_usrclk_out;
  input init_clk;
  input srst;
  input s_level_out_d5_reg;
  input out;
  input in0;
  input EN_CHAN_SYNC;
  input [66:0]D;
  input cbcc_reset_cbstg2_rd_clk;
  input cbcc_fifo_reset_rd_clk;
  input cbcc_only_reset_rd_clk;
  input CC_detect_pulse_i;
  input cbcc_fifo_reset_wr_clk;
  input p_14_in;
  input CB_detect0;
  input cbcc_fifo_reset_to_fifo_wr_clk;
  input CB_flag_direct;
  input \count_for_reset_r_reg[23]_0 ;
  input master_stop_prev_cb_r_reg;
  input master_do_rd_en;
  input do_wr_en_reg_0;
  input \cb_rxdatavalid_cnt_reg[2] ;
  input hard_err_rst_int;
  input \count_for_reset_r_reg[23]_1 ;
  input \count_for_reset_r_reg[23]_2 ;
  input link_reset_0_c;
  input link_reset_1_c;
  input link_reset_2_c;
  input [1:0]rxchanisaligned_reg;
  input [0:0]\valid_btf_detect_extend_r_reg[4]_0 ;

  wire ANY_VLD_BTF_FLAG_i_1__2_n_0;
  wire ANY_VLD_BTF_FLAG_i_2__2_n_0;
  wire ANY_VLD_BTF_FLAG_i_3__2_n_0;
  wire CB_align_ver;
  wire CB_align_ver0;
  wire CB_align_ver_i_2__2_n_0;
  wire CB_align_ver_i_3__2_n_0;
  wire CB_align_ver_i_4__2_n_0;
  wire CB_align_ver_i_5__1_n_0;
  wire CB_detect;
  wire CB_detect0;
  wire CB_detect_dlyd0p5;
  wire CB_detect_dlyd1;
  wire CB_detect_dlyd10;
  wire CB_detect_dlyd1p0;
  wire CB_flag_direct;
  wire CB_flag_flopped;
  wire CC_RX_HEADER_OUT_ERR_i_1__2_n_0;
  wire CC_detect_dlyd1;
  wire CC_detect_pulse_i;
  wire CC_detect_pulse_r;
  wire [66:0]D;
  wire EN_CHAN_SYNC;
  wire FINAL_GATER_FOR_FIFO_DIN_i_1__2_n_0;
  wire FINAL_GATER_FOR_FIFO_DIN_i_3__1_n_0;
  wire FINAL_GATER_FOR_FIFO_DIN_i_4__1_n_0;
  wire FINAL_GATER_FOR_FIFO_DIN_i_5__1_n_0;
  wire FINAL_GATER_FOR_FIFO_DIN_i_6__1_n_0;
  wire FIRST_CB_BITERR_CB_RESET_OUT0;
  wire FIRST_CB_BITERR_CB_RESET_OUT2_out;
  wire FIRST_CB_BITERR_CB_RESET_OUT_i_1__2_n_0;
  wire FIRST_CB_BITERR_CB_RESET_OUT_i_2__2_n_0;
  wire \LINK_RESET[0]_i_2__2_n_0 ;
  wire \LINK_RESET[0]_i_3__2_n_0 ;
  wire \LINK_RESET[0]_i_4__2_n_0 ;
  wire \LINK_RESET[0]_i_5__2_n_0 ;
  wire \LINK_RESET[0]_i_6__2_n_0 ;
  wire [65:0]Q;
  wire RXHEADER_OUT_ERR_LANE3;
  wire RXLOSSOFSYNC_OUT_LANE3;
  wire any_vld_btf_lane3_i;
  wire bit_err_chan_bond_lane3_i;
  wire buffer_too_empty_c;
  wire \cb_rxdatavalid_cnt_reg[2] ;
  wire cbcc_fifo_reset_rd_clk;
  wire cbcc_fifo_reset_to_fifo_wr_clk;
  wire cbcc_fifo_reset_wr_clk;
  wire cbcc_only_reset_rd_clk;
  wire cbcc_reset_cbstg2_rd_clk;
  wire [0:0]ch_bond_done_i;
  wire \count_for_reset_r[0]_i_3__2_n_0 ;
  wire [23:0]count_for_reset_r_reg;
  wire \count_for_reset_r_reg[0]_i_2__2_n_0 ;
  wire \count_for_reset_r_reg[0]_i_2__2_n_1 ;
  wire \count_for_reset_r_reg[0]_i_2__2_n_10 ;
  wire \count_for_reset_r_reg[0]_i_2__2_n_11 ;
  wire \count_for_reset_r_reg[0]_i_2__2_n_12 ;
  wire \count_for_reset_r_reg[0]_i_2__2_n_13 ;
  wire \count_for_reset_r_reg[0]_i_2__2_n_14 ;
  wire \count_for_reset_r_reg[0]_i_2__2_n_15 ;
  wire \count_for_reset_r_reg[0]_i_2__2_n_2 ;
  wire \count_for_reset_r_reg[0]_i_2__2_n_3 ;
  wire \count_for_reset_r_reg[0]_i_2__2_n_4 ;
  wire \count_for_reset_r_reg[0]_i_2__2_n_5 ;
  wire \count_for_reset_r_reg[0]_i_2__2_n_6 ;
  wire \count_for_reset_r_reg[0]_i_2__2_n_7 ;
  wire \count_for_reset_r_reg[0]_i_2__2_n_8 ;
  wire \count_for_reset_r_reg[0]_i_2__2_n_9 ;
  wire \count_for_reset_r_reg[16]_i_1__2_n_1 ;
  wire \count_for_reset_r_reg[16]_i_1__2_n_10 ;
  wire \count_for_reset_r_reg[16]_i_1__2_n_11 ;
  wire \count_for_reset_r_reg[16]_i_1__2_n_12 ;
  wire \count_for_reset_r_reg[16]_i_1__2_n_13 ;
  wire \count_for_reset_r_reg[16]_i_1__2_n_14 ;
  wire \count_for_reset_r_reg[16]_i_1__2_n_15 ;
  wire \count_for_reset_r_reg[16]_i_1__2_n_2 ;
  wire \count_for_reset_r_reg[16]_i_1__2_n_3 ;
  wire \count_for_reset_r_reg[16]_i_1__2_n_4 ;
  wire \count_for_reset_r_reg[16]_i_1__2_n_5 ;
  wire \count_for_reset_r_reg[16]_i_1__2_n_6 ;
  wire \count_for_reset_r_reg[16]_i_1__2_n_7 ;
  wire \count_for_reset_r_reg[16]_i_1__2_n_8 ;
  wire \count_for_reset_r_reg[16]_i_1__2_n_9 ;
  wire \count_for_reset_r_reg[23]_0 ;
  wire \count_for_reset_r_reg[23]_1 ;
  wire \count_for_reset_r_reg[23]_2 ;
  wire \count_for_reset_r_reg[8]_i_1__2_n_0 ;
  wire \count_for_reset_r_reg[8]_i_1__2_n_1 ;
  wire \count_for_reset_r_reg[8]_i_1__2_n_10 ;
  wire \count_for_reset_r_reg[8]_i_1__2_n_11 ;
  wire \count_for_reset_r_reg[8]_i_1__2_n_12 ;
  wire \count_for_reset_r_reg[8]_i_1__2_n_13 ;
  wire \count_for_reset_r_reg[8]_i_1__2_n_14 ;
  wire \count_for_reset_r_reg[8]_i_1__2_n_15 ;
  wire \count_for_reset_r_reg[8]_i_1__2_n_2 ;
  wire \count_for_reset_r_reg[8]_i_1__2_n_3 ;
  wire \count_for_reset_r_reg[8]_i_1__2_n_4 ;
  wire \count_for_reset_r_reg[8]_i_1__2_n_5 ;
  wire \count_for_reset_r_reg[8]_i_1__2_n_6 ;
  wire \count_for_reset_r_reg[8]_i_1__2_n_7 ;
  wire \count_for_reset_r_reg[8]_i_1__2_n_8 ;
  wire \count_for_reset_r_reg[8]_i_1__2_n_9 ;
  wire do_rd_en;
  wire do_rd_en_lane3_i;
  wire do_rd_en_reg_n_0;
  wire do_wr_en;
  wire do_wr_en_i_1__2_n_0;
  wire do_wr_en_reg_0;
  wire enchansync_dlyd_i;
  wire [71:0]fifo_din_i_reg;
  wire \fifo_din_i_reg[71]_i_1__2_n_0 ;
  wire [70:0]fifo_dout_i;
  wire \fifo_dout_reg[64]_0 ;
  wire \fifo_dout_reg_n_0_[64] ;
  wire \fifo_dout_reg_n_0_[65] ;
  wire final_gater_for_fifo_din_lane3_i;
  wire flag_mask_CB_r_i_1__2_n_0;
  wire flag_mask_CB_r_i_3__2_n_0;
  wire flag_mask_CB_r_i_4__2_n_0;
  wire flag_mask_CB_r_i_5__2_n_0;
  wire flag_mask_CB_r_i_6__2_n_0;
  wire flag_mask_CB_r_reg_n_0;
  wire gtwiz_userclk_rx_usrclk_out;
  wire hard_err_rst_int;
  wire hold_reg;
  wire hold_reg_r;
  wire hold_reg_r_reg_0;
  wire in0;
  wire init_clk;
  wire link_reset_0;
  wire link_reset_0_c;
  wire link_reset_1_c;
  wire link_reset_2_c;
  wire link_reset_3_c;
  wire master_do_rd_en;
  wire master_stop_prev_cb_r;
  wire master_stop_prev_cb_r_reg;
  wire new_do_wr_en;
  wire new_do_wr_en_i_1__2_n_0;
  wire new_underflow_flag_c;
  wire new_underflow_flag_c0;
  wire out;
  wire overflow_flag_c;
  wire p_0_in10_in;
  wire p_0_in17_in;
  wire p_0_in18_in;
  wire [5:0]p_0_in__15;
  wire [4:0]p_0_in__16;
  wire p_14_in;
  wire p_16_in;
  wire [2:0]p_1_in;
  wire [66:0]raw_data_r;
  wire \raw_data_r_r_reg_n_0_[0] ;
  wire \raw_data_r_r_reg_n_0_[10] ;
  wire \raw_data_r_r_reg_n_0_[11] ;
  wire \raw_data_r_r_reg_n_0_[12] ;
  wire \raw_data_r_r_reg_n_0_[13] ;
  wire \raw_data_r_r_reg_n_0_[14] ;
  wire \raw_data_r_r_reg_n_0_[15] ;
  wire \raw_data_r_r_reg_n_0_[16] ;
  wire \raw_data_r_r_reg_n_0_[17] ;
  wire \raw_data_r_r_reg_n_0_[18] ;
  wire \raw_data_r_r_reg_n_0_[19] ;
  wire \raw_data_r_r_reg_n_0_[1] ;
  wire \raw_data_r_r_reg_n_0_[20] ;
  wire \raw_data_r_r_reg_n_0_[21] ;
  wire \raw_data_r_r_reg_n_0_[22] ;
  wire \raw_data_r_r_reg_n_0_[23] ;
  wire \raw_data_r_r_reg_n_0_[24] ;
  wire \raw_data_r_r_reg_n_0_[25] ;
  wire \raw_data_r_r_reg_n_0_[26] ;
  wire \raw_data_r_r_reg_n_0_[27] ;
  wire \raw_data_r_r_reg_n_0_[28] ;
  wire \raw_data_r_r_reg_n_0_[29] ;
  wire \raw_data_r_r_reg_n_0_[2] ;
  wire \raw_data_r_r_reg_n_0_[30] ;
  wire \raw_data_r_r_reg_n_0_[31] ;
  wire \raw_data_r_r_reg_n_0_[32] ;
  wire \raw_data_r_r_reg_n_0_[33] ;
  wire \raw_data_r_r_reg_n_0_[34] ;
  wire \raw_data_r_r_reg_n_0_[35] ;
  wire \raw_data_r_r_reg_n_0_[36] ;
  wire \raw_data_r_r_reg_n_0_[37] ;
  wire \raw_data_r_r_reg_n_0_[38] ;
  wire \raw_data_r_r_reg_n_0_[39] ;
  wire \raw_data_r_r_reg_n_0_[3] ;
  wire \raw_data_r_r_reg_n_0_[40] ;
  wire \raw_data_r_r_reg_n_0_[41] ;
  wire \raw_data_r_r_reg_n_0_[42] ;
  wire \raw_data_r_r_reg_n_0_[43] ;
  wire \raw_data_r_r_reg_n_0_[44] ;
  wire \raw_data_r_r_reg_n_0_[45] ;
  wire \raw_data_r_r_reg_n_0_[46] ;
  wire \raw_data_r_r_reg_n_0_[47] ;
  wire \raw_data_r_r_reg_n_0_[48] ;
  wire \raw_data_r_r_reg_n_0_[49] ;
  wire \raw_data_r_r_reg_n_0_[4] ;
  wire \raw_data_r_r_reg_n_0_[50] ;
  wire \raw_data_r_r_reg_n_0_[51] ;
  wire \raw_data_r_r_reg_n_0_[52] ;
  wire \raw_data_r_r_reg_n_0_[53] ;
  wire \raw_data_r_r_reg_n_0_[54] ;
  wire \raw_data_r_r_reg_n_0_[55] ;
  wire \raw_data_r_r_reg_n_0_[56] ;
  wire \raw_data_r_r_reg_n_0_[57] ;
  wire \raw_data_r_r_reg_n_0_[58] ;
  wire \raw_data_r_r_reg_n_0_[59] ;
  wire \raw_data_r_r_reg_n_0_[5] ;
  wire \raw_data_r_r_reg_n_0_[60] ;
  wire \raw_data_r_r_reg_n_0_[61] ;
  wire \raw_data_r_r_reg_n_0_[62] ;
  wire \raw_data_r_r_reg_n_0_[63] ;
  wire \raw_data_r_r_reg_n_0_[64] ;
  wire \raw_data_r_r_reg_n_0_[65] ;
  wire \raw_data_r_r_reg_n_0_[6] ;
  wire \raw_data_r_r_reg_n_0_[7] ;
  wire \raw_data_r_r_reg_n_0_[8] ;
  wire \raw_data_r_r_reg_n_0_[9] ;
  wire rd_err_c;
  wire rd_err_pre;
  wire rx_header_1_i_0;
  wire [1:0]rxbuferr_out_lane3_i;
  wire rxchanisaligned;
  wire [1:0]rxchanisaligned_reg;
  wire rxdatavalid_lookahead_i;
  wire rxdatavalid_to_fifo_lane3_i_reg;
  wire rxfsm_reset_i;
  wire rxfsm_reset_i_inferred_i_2_n_0;
  wire s_level_out_d5_reg;
  wire sel;
  wire srst;
  wire u_cdc_rxlossofsync_in_n_0;
  wire u_rst_sync_btf_sync_n_0;
  wire underflow_flag_c;
  wire underflow_flag_r1;
  wire underflow_flag_r10;
  wire underflow_flag_r2;
  wire underflow_flag_r3;
  wire valid_btf_detect;
  wire valid_btf_detect_c;
  wire valid_btf_detect_c1;
  wire valid_btf_detect_dlyd1;
  wire [4:0]valid_btf_detect_extend_r;
  wire valid_btf_detect_extend_r2;
  wire valid_btf_detect_extend_r20_n_0;
  wire [0:0]\valid_btf_detect_extend_r_reg[4]_0 ;
  wire valid_btf_detect_r;
  wire [2:0]wait_for_rd_en;
  wire \wait_for_rd_en[2]_i_1__2_n_0 ;
  wire [5:0]wait_for_wr_en_reg;
  wire \wait_for_wr_en_wr3_reg[0]_srl3_n_0 ;
  wire \wait_for_wr_en_wr3_reg[1]_srl3_n_0 ;
  wire \wait_for_wr_en_wr3_reg[2]_srl3_n_0 ;
  wire \wait_for_wr_en_wr3_reg[3]_srl3_n_0 ;
  wire \wait_for_wr_en_wr3_reg[4]_srl3_n_0 ;
  wire \wait_for_wr_en_wr3_reg[5]_srl3_n_0 ;
  wire [5:0]wait_for_wr_en_wr4;
  wire wr_err_c;
  wire wr_err_rd_clk_pre;
  wire wr_monitor_flag;
  wire [4:0]wr_monitor_flag_reg;
  wire NLW_SRLC32E_inst_0_Q31_UNCONNECTED;
  wire NLW_SRLC32E_inst_4_Q31_UNCONNECTED;
  wire [7:7]\NLW_count_for_reset_r_reg[16]_i_1__2_CO_UNCONNECTED ;
  wire \NLW_slave_fifo.data_fifo_prog_full_UNCONNECTED ;
  wire \NLW_slave_fifo.data_fifo_rd_rst_busy_UNCONNECTED ;
  wire \NLW_slave_fifo.data_fifo_wr_rst_busy_UNCONNECTED ;
  wire [71:67]\NLW_slave_fifo.data_fifo_dout_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    ANY_VLD_BTF_FLAG_i_1__2
       (.I0(any_vld_btf_lane3_i),
        .I1(p_16_in),
        .I2(ANY_VLD_BTF_FLAG_i_2__2_n_0),
        .O(ANY_VLD_BTF_FLAG_i_1__2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ANY_VLD_BTF_FLAG_i_2__2
       (.I0(wait_for_wr_en_wr4[4]),
        .I1(wait_for_wr_en_wr4[0]),
        .I2(wait_for_wr_en_wr4[3]),
        .I3(ANY_VLD_BTF_FLAG_i_3__2_n_0),
        .O(ANY_VLD_BTF_FLAG_i_2__2_n_0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    ANY_VLD_BTF_FLAG_i_3__2
       (.I0(wait_for_wr_en_wr4[2]),
        .I1(cbcc_fifo_reset_wr_clk),
        .I2(wait_for_wr_en_wr4[5]),
        .I3(wait_for_wr_en_wr4[1]),
        .O(ANY_VLD_BTF_FLAG_i_3__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ANY_VLD_BTF_FLAG_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(ANY_VLD_BTF_FLAG_i_1__2_n_0),
        .Q(any_vld_btf_lane3_i),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    CB_align_ver_i_1__2
       (.I0(CB_align_ver_i_2__2_n_0),
        .I1(CB_align_ver_i_3__2_n_0),
        .I2(master_do_rd_en),
        .I3(Q[55]),
        .I4(Q[54]),
        .I5(CB_align_ver_i_4__2_n_0),
        .O(CB_align_ver0));
  LUT5 #(
    .INIT(32'h00000001)) 
    CB_align_ver_i_2__2
       (.I0(Q[58]),
        .I1(Q[50]),
        .I2(Q[56]),
        .I3(Q[57]),
        .I4(CB_align_ver_i_5__1_n_0),
        .O(CB_align_ver_i_2__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    CB_align_ver_i_3__2
       (.I0(\fifo_dout_reg_n_0_[65] ),
        .I1(\fifo_dout_reg_n_0_[64] ),
        .I2(Q[60]),
        .I3(Q[61]),
        .O(CB_align_ver_i_3__2_n_0));
  LUT4 #(
    .INIT(16'hFFDF)) 
    CB_align_ver_i_4__2
       (.I0(Q[62]),
        .I1(Q[51]),
        .I2(Q[59]),
        .I3(Q[53]),
        .O(CB_align_ver_i_4__2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    CB_align_ver_i_5__1
       (.I0(Q[48]),
        .I1(Q[49]),
        .I2(Q[52]),
        .I3(Q[63]),
        .O(CB_align_ver_i_5__1_n_0));
  FDRE CB_align_ver_reg
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(CB_align_ver0),
        .Q(CB_align_ver),
        .R(cbcc_reset_cbstg2_rd_clk));
  LUT3 #(
    .INIT(8'h08)) 
    CB_detect_dlyd0p5_i_2__1
       (.I0(D[66]),
        .I1(D[65]),
        .I2(D[64]),
        .O(rxdatavalid_to_fifo_lane3_i_reg));
  FDRE CB_detect_dlyd0p5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CB_detect0),
        .Q(CB_detect_dlyd0p5),
        .R(cbcc_fifo_reset_wr_clk));
  LUT2 #(
    .INIT(4'hE)) 
    CB_detect_dlyd1_i_1__2
       (.I0(CB_detect_dlyd1p0),
        .I1(CB_detect_dlyd0p5),
        .O(CB_detect_dlyd10));
  FDRE CB_detect_dlyd1_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CB_detect_dlyd10),
        .Q(CB_detect_dlyd1),
        .R(cbcc_fifo_reset_wr_clk));
  FDRE CB_detect_dlyd1p0_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CB_detect_dlyd0p5),
        .Q(CB_detect_dlyd1p0),
        .R(cbcc_fifo_reset_wr_clk));
  FDRE CB_flag_flopped_reg
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(CB_flag_direct),
        .Q(CB_flag_flopped),
        .R(1'b0));
  FDSE CC_RXLOSSOFSYNC_OUT_reg
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(u_cdc_rxlossofsync_in_n_0),
        .Q(RXLOSSOFSYNC_OUT_LANE3),
        .S(cbcc_only_reset_rd_clk));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'h80880888)) 
    CC_RX_HEADER_OUT_ERR_i_1__2
       (.I0(Q[64]),
        .I1(master_do_rd_en),
        .I2(\fifo_dout_reg_n_0_[65] ),
        .I3(hold_reg_r),
        .I4(\fifo_dout_reg_n_0_[64] ),
        .O(CC_RX_HEADER_OUT_ERR_i_1__2_n_0));
  FDRE CC_RX_HEADER_OUT_ERR_reg
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(CC_RX_HEADER_OUT_ERR_i_1__2_n_0),
        .Q(RXHEADER_OUT_ERR_LANE3),
        .R(1'b0));
  FDRE CC_detect_dlyd1_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_14_in),
        .Q(CC_detect_dlyd1),
        .R(cbcc_fifo_reset_wr_clk));
  FDRE CC_detect_pulse_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CC_detect_pulse_i),
        .Q(CC_detect_pulse_r),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hF8)) 
    FINAL_GATER_FOR_FIFO_DIN_i_1__2
       (.I0(do_wr_en_reg_0),
        .I1(p_16_in),
        .I2(final_gater_for_fifo_din_lane3_i),
        .O(FINAL_GATER_FOR_FIFO_DIN_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h00000200)) 
    FINAL_GATER_FOR_FIFO_DIN_i_2__1
       (.I0(FINAL_GATER_FOR_FIFO_DIN_i_3__1_n_0),
        .I1(FINAL_GATER_FOR_FIFO_DIN_i_4__1_n_0),
        .I2(\raw_data_r_r_reg_n_0_[57] ),
        .I3(\raw_data_r_r_reg_n_0_[60] ),
        .I4(\raw_data_r_r_reg_n_0_[51] ),
        .O(p_16_in));
  LUT5 #(
    .INIT(32'h00000040)) 
    FINAL_GATER_FOR_FIFO_DIN_i_3__1
       (.I0(\raw_data_r_r_reg_n_0_[56] ),
        .I1(\raw_data_r_r_reg_n_0_[54] ),
        .I2(\raw_data_r_r_reg_n_0_[59] ),
        .I3(\raw_data_r_r_reg_n_0_[55] ),
        .I4(FINAL_GATER_FOR_FIFO_DIN_i_5__1_n_0),
        .O(FINAL_GATER_FOR_FIFO_DIN_i_3__1_n_0));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    FINAL_GATER_FOR_FIFO_DIN_i_4__1
       (.I0(\raw_data_r_r_reg_n_0_[48] ),
        .I1(\raw_data_r_r_reg_n_0_[53] ),
        .I2(\raw_data_r_r_reg_n_0_[63] ),
        .I3(p_0_in10_in),
        .I4(FINAL_GATER_FOR_FIFO_DIN_i_6__1_n_0),
        .O(FINAL_GATER_FOR_FIFO_DIN_i_4__1_n_0));
  LUT4 #(
    .INIT(16'hFFDF)) 
    FINAL_GATER_FOR_FIFO_DIN_i_5__1
       (.I0(\raw_data_r_r_reg_n_0_[65] ),
        .I1(\raw_data_r_r_reg_n_0_[50] ),
        .I2(\raw_data_r_r_reg_n_0_[61] ),
        .I3(\raw_data_r_r_reg_n_0_[58] ),
        .O(FINAL_GATER_FOR_FIFO_DIN_i_5__1_n_0));
  LUT4 #(
    .INIT(16'hFFFD)) 
    FINAL_GATER_FOR_FIFO_DIN_i_6__1
       (.I0(\raw_data_r_r_reg_n_0_[62] ),
        .I1(\raw_data_r_r_reg_n_0_[64] ),
        .I2(\raw_data_r_r_reg_n_0_[52] ),
        .I3(\raw_data_r_r_reg_n_0_[49] ),
        .O(FINAL_GATER_FOR_FIFO_DIN_i_6__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    FINAL_GATER_FOR_FIFO_DIN_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(FINAL_GATER_FOR_FIFO_DIN_i_1__2_n_0),
        .Q(final_gater_for_fifo_din_lane3_i),
        .R(cbcc_fifo_reset_wr_clk));
  LUT6 #(
    .INIT(64'h0000000555555554)) 
    FIRST_CB_BITERR_CB_RESET_OUT_i_1__2
       (.I0(FIRST_CB_BITERR_CB_RESET_OUT_i_2__2_n_0),
        .I1(wr_monitor_flag_reg[0]),
        .I2(wr_monitor_flag_reg[1]),
        .I3(wr_monitor_flag_reg[3]),
        .I4(wr_monitor_flag_reg[2]),
        .I5(wr_monitor_flag_reg[4]),
        .O(FIRST_CB_BITERR_CB_RESET_OUT_i_1__2_n_0));
  LUT6 #(
    .INIT(64'hAAABABABAFABABAB)) 
    FIRST_CB_BITERR_CB_RESET_OUT_i_2__2
       (.I0(cbcc_fifo_reset_to_fifo_wr_clk),
        .I1(bit_err_chan_bond_lane3_i),
        .I2(FIRST_CB_BITERR_CB_RESET_OUT2_out),
        .I3(new_do_wr_en),
        .I4(flag_mask_CB_r_i_3__2_n_0),
        .I5(FIRST_CB_BITERR_CB_RESET_OUT0),
        .O(FIRST_CB_BITERR_CB_RESET_OUT_i_2__2_n_0));
  LUT5 #(
    .INIT(32'h0000FE00)) 
    FIRST_CB_BITERR_CB_RESET_OUT_i_3__2
       (.I0(wr_monitor_flag_reg[1]),
        .I1(wr_monitor_flag_reg[3]),
        .I2(wr_monitor_flag_reg[2]),
        .I3(wr_monitor_flag_reg[4]),
        .I4(flag_mask_CB_r_reg_n_0),
        .O(FIRST_CB_BITERR_CB_RESET_OUT2_out));
  FDRE #(
    .INIT(1'b0)) 
    FIRST_CB_BITERR_CB_RESET_OUT_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(FIRST_CB_BITERR_CB_RESET_OUT_i_1__2_n_0),
        .Q(bit_err_chan_bond_lane3_i),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hABA8000000000000)) 
    \LINK_RESET[0]_i_1__2 
       (.I0(\LINK_RESET[0]_i_2__2_n_0 ),
        .I1(count_for_reset_r_reg[1]),
        .I2(count_for_reset_r_reg[2]),
        .I3(\LINK_RESET[0]_i_3__2_n_0 ),
        .I4(\LINK_RESET[0]_i_4__2_n_0 ),
        .I5(\LINK_RESET[0]_i_5__2_n_0 ),
        .O(link_reset_0));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \LINK_RESET[0]_i_2__2 
       (.I0(count_for_reset_r_reg[3]),
        .I1(count_for_reset_r_reg[6]),
        .I2(count_for_reset_r_reg[7]),
        .I3(count_for_reset_r_reg[5]),
        .I4(count_for_reset_r_reg[4]),
        .O(\LINK_RESET[0]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \LINK_RESET[0]_i_3__2 
       (.I0(count_for_reset_r_reg[6]),
        .I1(count_for_reset_r_reg[7]),
        .I2(count_for_reset_r_reg[4]),
        .I3(count_for_reset_r_reg[5]),
        .I4(count_for_reset_r_reg[3]),
        .I5(count_for_reset_r_reg[0]),
        .O(\LINK_RESET[0]_i_3__2_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \LINK_RESET[0]_i_4__2 
       (.I0(count_for_reset_r_reg[10]),
        .I1(count_for_reset_r_reg[11]),
        .I2(count_for_reset_r_reg[8]),
        .I3(count_for_reset_r_reg[9]),
        .I4(\LINK_RESET[0]_i_6__2_n_0 ),
        .O(\LINK_RESET[0]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \LINK_RESET[0]_i_5__2 
       (.I0(count_for_reset_r_reg[20]),
        .I1(count_for_reset_r_reg[21]),
        .I2(count_for_reset_r_reg[18]),
        .I3(count_for_reset_r_reg[19]),
        .I4(count_for_reset_r_reg[23]),
        .I5(count_for_reset_r_reg[22]),
        .O(\LINK_RESET[0]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \LINK_RESET[0]_i_6__2 
       (.I0(count_for_reset_r_reg[14]),
        .I1(count_for_reset_r_reg[15]),
        .I2(count_for_reset_r_reg[12]),
        .I3(count_for_reset_r_reg[13]),
        .I4(count_for_reset_r_reg[17]),
        .I5(count_for_reset_r_reg[16]),
        .O(\LINK_RESET[0]_i_6__2_n_0 ));
  FDRE \LINK_RESET_reg[0] 
       (.C(init_clk),
        .CE(1'b1),
        .D(link_reset_0),
        .Q(link_reset_3_c),
        .R(1'b0));
  FDRE RXCHANISALIGNED_reg
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(rxchanisaligned),
        .Q(ch_bond_done_i),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h8)) 
    RX_HEADER_0_REG_i_1__2
       (.I0(\fifo_dout_reg_n_0_[64] ),
        .I1(hold_reg_r),
        .O(\fifo_dout_reg[64]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h8)) 
    RX_HEADER_1_REG_i_1__2
       (.I0(\fifo_dout_reg_n_0_[65] ),
        .I1(hold_reg_r),
        .O(rx_header_1_i_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane3_i/SRLC32E_inst_0 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SRLC32E_inst_0
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(s_level_out_d5_reg),
        .D(EN_CHAN_SYNC),
        .Q(enchansync_dlyd_i),
        .Q31(NLW_SRLC32E_inst_0_Q31_UNCONNECTED));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane3_i/SRLC32E_inst_4 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SRLC32E_inst_4
       (.A({1'b0,1'b0,1'b0,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(D[66]),
        .Q(rxdatavalid_lookahead_i),
        .Q31(NLW_SRLC32E_inst_4_Q31_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    \count_for_reset_r[0]_i_3__2 
       (.I0(count_for_reset_r_reg[0]),
        .O(\count_for_reset_r[0]_i_3__2_n_0 ));
  FDRE \count_for_reset_r_reg[0] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2__2_n_15 ),
        .Q(count_for_reset_r_reg[0]),
        .R(\count_for_reset_r_reg[23]_0 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \count_for_reset_r_reg[0]_i_2__2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\count_for_reset_r_reg[0]_i_2__2_n_0 ,\count_for_reset_r_reg[0]_i_2__2_n_1 ,\count_for_reset_r_reg[0]_i_2__2_n_2 ,\count_for_reset_r_reg[0]_i_2__2_n_3 ,\count_for_reset_r_reg[0]_i_2__2_n_4 ,\count_for_reset_r_reg[0]_i_2__2_n_5 ,\count_for_reset_r_reg[0]_i_2__2_n_6 ,\count_for_reset_r_reg[0]_i_2__2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\count_for_reset_r_reg[0]_i_2__2_n_8 ,\count_for_reset_r_reg[0]_i_2__2_n_9 ,\count_for_reset_r_reg[0]_i_2__2_n_10 ,\count_for_reset_r_reg[0]_i_2__2_n_11 ,\count_for_reset_r_reg[0]_i_2__2_n_12 ,\count_for_reset_r_reg[0]_i_2__2_n_13 ,\count_for_reset_r_reg[0]_i_2__2_n_14 ,\count_for_reset_r_reg[0]_i_2__2_n_15 }),
        .S({count_for_reset_r_reg[7:1],\count_for_reset_r[0]_i_3__2_n_0 }));
  FDRE \count_for_reset_r_reg[10] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1__2_n_13 ),
        .Q(count_for_reset_r_reg[10]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[11] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1__2_n_12 ),
        .Q(count_for_reset_r_reg[11]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[12] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1__2_n_11 ),
        .Q(count_for_reset_r_reg[12]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[13] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1__2_n_10 ),
        .Q(count_for_reset_r_reg[13]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[14] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1__2_n_9 ),
        .Q(count_for_reset_r_reg[14]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[15] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1__2_n_8 ),
        .Q(count_for_reset_r_reg[15]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[16] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1__2_n_15 ),
        .Q(count_for_reset_r_reg[16]),
        .R(\count_for_reset_r_reg[23]_0 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \count_for_reset_r_reg[16]_i_1__2 
       (.CI(\count_for_reset_r_reg[8]_i_1__2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_count_for_reset_r_reg[16]_i_1__2_CO_UNCONNECTED [7],\count_for_reset_r_reg[16]_i_1__2_n_1 ,\count_for_reset_r_reg[16]_i_1__2_n_2 ,\count_for_reset_r_reg[16]_i_1__2_n_3 ,\count_for_reset_r_reg[16]_i_1__2_n_4 ,\count_for_reset_r_reg[16]_i_1__2_n_5 ,\count_for_reset_r_reg[16]_i_1__2_n_6 ,\count_for_reset_r_reg[16]_i_1__2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\count_for_reset_r_reg[16]_i_1__2_n_8 ,\count_for_reset_r_reg[16]_i_1__2_n_9 ,\count_for_reset_r_reg[16]_i_1__2_n_10 ,\count_for_reset_r_reg[16]_i_1__2_n_11 ,\count_for_reset_r_reg[16]_i_1__2_n_12 ,\count_for_reset_r_reg[16]_i_1__2_n_13 ,\count_for_reset_r_reg[16]_i_1__2_n_14 ,\count_for_reset_r_reg[16]_i_1__2_n_15 }),
        .S(count_for_reset_r_reg[23:16]));
  FDRE \count_for_reset_r_reg[17] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1__2_n_14 ),
        .Q(count_for_reset_r_reg[17]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[18] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1__2_n_13 ),
        .Q(count_for_reset_r_reg[18]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[19] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1__2_n_12 ),
        .Q(count_for_reset_r_reg[19]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[1] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2__2_n_14 ),
        .Q(count_for_reset_r_reg[1]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[20] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1__2_n_11 ),
        .Q(count_for_reset_r_reg[20]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[21] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1__2_n_10 ),
        .Q(count_for_reset_r_reg[21]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[22] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1__2_n_9 ),
        .Q(count_for_reset_r_reg[22]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[23] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1__2_n_8 ),
        .Q(count_for_reset_r_reg[23]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[2] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2__2_n_13 ),
        .Q(count_for_reset_r_reg[2]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[3] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2__2_n_12 ),
        .Q(count_for_reset_r_reg[3]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[4] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2__2_n_11 ),
        .Q(count_for_reset_r_reg[4]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[5] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2__2_n_10 ),
        .Q(count_for_reset_r_reg[5]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[6] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2__2_n_9 ),
        .Q(count_for_reset_r_reg[6]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[7] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2__2_n_8 ),
        .Q(count_for_reset_r_reg[7]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[8] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1__2_n_15 ),
        .Q(count_for_reset_r_reg[8]),
        .R(\count_for_reset_r_reg[23]_0 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \count_for_reset_r_reg[8]_i_1__2 
       (.CI(\count_for_reset_r_reg[0]_i_2__2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\count_for_reset_r_reg[8]_i_1__2_n_0 ,\count_for_reset_r_reg[8]_i_1__2_n_1 ,\count_for_reset_r_reg[8]_i_1__2_n_2 ,\count_for_reset_r_reg[8]_i_1__2_n_3 ,\count_for_reset_r_reg[8]_i_1__2_n_4 ,\count_for_reset_r_reg[8]_i_1__2_n_5 ,\count_for_reset_r_reg[8]_i_1__2_n_6 ,\count_for_reset_r_reg[8]_i_1__2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\count_for_reset_r_reg[8]_i_1__2_n_8 ,\count_for_reset_r_reg[8]_i_1__2_n_9 ,\count_for_reset_r_reg[8]_i_1__2_n_10 ,\count_for_reset_r_reg[8]_i_1__2_n_11 ,\count_for_reset_r_reg[8]_i_1__2_n_12 ,\count_for_reset_r_reg[8]_i_1__2_n_13 ,\count_for_reset_r_reg[8]_i_1__2_n_14 ,\count_for_reset_r_reg[8]_i_1__2_n_15 }),
        .S(count_for_reset_r_reg[15:8]));
  FDRE \count_for_reset_r_reg[9] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1__2_n_14 ),
        .Q(count_for_reset_r_reg[9]),
        .R(\count_for_reset_r_reg[23]_0 ));
  LUT3 #(
    .INIT(8'hBF)) 
    do_rd_en_i_1__2
       (.I0(cbcc_fifo_reset_rd_clk),
        .I1(wait_for_rd_en[2]),
        .I2(wait_for_rd_en[1]),
        .O(do_rd_en));
  FDRE #(
    .INIT(1'b0)) 
    do_rd_en_reg
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(new_underflow_flag_c),
        .Q(do_rd_en_reg_n_0),
        .R(do_rd_en));
  LUT6 #(
    .INIT(64'h0000000000F80000)) 
    do_wr_en_i_1__2
       (.I0(do_wr_en_reg_0),
        .I1(p_16_in),
        .I2(final_gater_for_fifo_din_lane3_i),
        .I3(overflow_flag_c),
        .I4(raw_data_r[66]),
        .I5(ANY_VLD_BTF_FLAG_i_2__2_n_0),
        .O(do_wr_en_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    do_wr_en_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(do_wr_en_i_1__2_n_0),
        .Q(do_wr_en),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \fifo_din_i_reg[70]_i_1__0 
       (.I0(CB_detect_dlyd0p5),
        .I1(CB_detect0),
        .O(CB_detect));
  LUT3 #(
    .INIT(8'h07)) 
    \fifo_din_i_reg[71]_i_1__2 
       (.I0(do_wr_en_reg_0),
        .I1(p_16_in),
        .I2(do_wr_en),
        .O(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[0] ),
        .Q(fifo_din_i_reg[0]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[10] ),
        .Q(fifo_din_i_reg[10]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[11] ),
        .Q(fifo_din_i_reg[11]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[12] ),
        .Q(fifo_din_i_reg[12]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[13] ),
        .Q(fifo_din_i_reg[13]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[14] ),
        .Q(fifo_din_i_reg[14]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[15] ),
        .Q(fifo_din_i_reg[15]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[16] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[16] ),
        .Q(fifo_din_i_reg[16]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[17] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[17] ),
        .Q(fifo_din_i_reg[17]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[18] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[18] ),
        .Q(fifo_din_i_reg[18]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[19] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[19] ),
        .Q(fifo_din_i_reg[19]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[1] ),
        .Q(fifo_din_i_reg[1]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[20] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[20] ),
        .Q(fifo_din_i_reg[20]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[21] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[21] ),
        .Q(fifo_din_i_reg[21]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[22] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[22] ),
        .Q(fifo_din_i_reg[22]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[23] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[23] ),
        .Q(fifo_din_i_reg[23]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[24] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[24] ),
        .Q(fifo_din_i_reg[24]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[25] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[25] ),
        .Q(fifo_din_i_reg[25]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[26] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[26] ),
        .Q(fifo_din_i_reg[26]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[27] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[27] ),
        .Q(fifo_din_i_reg[27]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[28] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[28] ),
        .Q(fifo_din_i_reg[28]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[29] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[29] ),
        .Q(fifo_din_i_reg[29]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[2] ),
        .Q(fifo_din_i_reg[2]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[30] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[30] ),
        .Q(fifo_din_i_reg[30]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[31] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[31] ),
        .Q(fifo_din_i_reg[31]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[32] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[32] ),
        .Q(fifo_din_i_reg[32]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[33] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[33] ),
        .Q(fifo_din_i_reg[33]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[34] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[34] ),
        .Q(fifo_din_i_reg[34]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[35] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[35] ),
        .Q(fifo_din_i_reg[35]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[36] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[36] ),
        .Q(fifo_din_i_reg[36]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[37] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[37] ),
        .Q(fifo_din_i_reg[37]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[38] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[38] ),
        .Q(fifo_din_i_reg[38]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[39] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[39] ),
        .Q(fifo_din_i_reg[39]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[3] ),
        .Q(fifo_din_i_reg[3]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[40] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[40] ),
        .Q(fifo_din_i_reg[40]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[41] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[41] ),
        .Q(fifo_din_i_reg[41]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[42] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[42] ),
        .Q(fifo_din_i_reg[42]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[43] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[43] ),
        .Q(fifo_din_i_reg[43]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[44] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[44] ),
        .Q(fifo_din_i_reg[44]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[45] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[45] ),
        .Q(fifo_din_i_reg[45]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[46] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[46] ),
        .Q(fifo_din_i_reg[46]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[47] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[47] ),
        .Q(fifo_din_i_reg[47]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[48] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[48] ),
        .Q(fifo_din_i_reg[48]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[49] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[49] ),
        .Q(fifo_din_i_reg[49]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[4] ),
        .Q(fifo_din_i_reg[4]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[50] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[50] ),
        .Q(fifo_din_i_reg[50]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[51] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[51] ),
        .Q(fifo_din_i_reg[51]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[52] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[52] ),
        .Q(fifo_din_i_reg[52]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[53] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[53] ),
        .Q(fifo_din_i_reg[53]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[54] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[54] ),
        .Q(fifo_din_i_reg[54]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[55] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[55] ),
        .Q(fifo_din_i_reg[55]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[56] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[56] ),
        .Q(fifo_din_i_reg[56]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[57] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[57] ),
        .Q(fifo_din_i_reg[57]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[58] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[58] ),
        .Q(fifo_din_i_reg[58]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[59] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[59] ),
        .Q(fifo_din_i_reg[59]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[5] ),
        .Q(fifo_din_i_reg[5]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[60] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[60] ),
        .Q(fifo_din_i_reg[60]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[61] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[61] ),
        .Q(fifo_din_i_reg[61]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[62] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[62] ),
        .Q(fifo_din_i_reg[62]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[63] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[63] ),
        .Q(fifo_din_i_reg[63]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[64] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[64] ),
        .Q(fifo_din_i_reg[64]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[65] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[65] ),
        .Q(fifo_din_i_reg[65]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[66] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(rxdatavalid_lookahead_i),
        .Q(fifo_din_i_reg[66]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[67] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CC_detect_pulse_r),
        .Q(fifo_din_i_reg[67]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[68] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_0_in10_in),
        .Q(fifo_din_i_reg[68]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[69] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CB_detect_dlyd1),
        .Q(fifo_din_i_reg[69]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[6] ),
        .Q(fifo_din_i_reg[6]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[70] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CB_detect),
        .Q(fifo_din_i_reg[70]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[71] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CC_detect_pulse_i),
        .Q(fifo_din_i_reg[71]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[7] ),
        .Q(fifo_din_i_reg[7]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[8] ),
        .Q(fifo_din_i_reg[8]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[9] ),
        .Q(fifo_din_i_reg[9]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_dout_reg[0] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \fifo_dout_reg[10] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \fifo_dout_reg[11] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \fifo_dout_reg[12] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \fifo_dout_reg[13] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \fifo_dout_reg[14] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \fifo_dout_reg[15] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \fifo_dout_reg[16] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \fifo_dout_reg[17] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \fifo_dout_reg[18] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \fifo_dout_reg[19] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \fifo_dout_reg[1] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \fifo_dout_reg[20] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \fifo_dout_reg[21] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \fifo_dout_reg[22] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \fifo_dout_reg[23] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \fifo_dout_reg[24] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \fifo_dout_reg[25] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \fifo_dout_reg[26] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \fifo_dout_reg[27] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \fifo_dout_reg[28] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \fifo_dout_reg[29] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \fifo_dout_reg[2] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \fifo_dout_reg[30] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \fifo_dout_reg[31] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \fifo_dout_reg[32] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[32]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \fifo_dout_reg[33] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[33]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \fifo_dout_reg[34] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[34]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \fifo_dout_reg[35] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[35]),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \fifo_dout_reg[36] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[36]),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \fifo_dout_reg[37] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[37]),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \fifo_dout_reg[38] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[38]),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \fifo_dout_reg[39] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[39]),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \fifo_dout_reg[3] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \fifo_dout_reg[40] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[40]),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \fifo_dout_reg[41] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[41]),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \fifo_dout_reg[42] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[42]),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \fifo_dout_reg[43] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[43]),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \fifo_dout_reg[44] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[44]),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \fifo_dout_reg[45] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[45]),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \fifo_dout_reg[46] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[46]),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \fifo_dout_reg[47] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[47]),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \fifo_dout_reg[48] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[48]),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \fifo_dout_reg[49] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[49]),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \fifo_dout_reg[4] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \fifo_dout_reg[50] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[50]),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \fifo_dout_reg[51] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[51]),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \fifo_dout_reg[52] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[52]),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \fifo_dout_reg[53] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[53]),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \fifo_dout_reg[54] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[54]),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \fifo_dout_reg[55] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[55]),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \fifo_dout_reg[56] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[56]),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \fifo_dout_reg[57] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[57]),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \fifo_dout_reg[58] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[58]),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \fifo_dout_reg[59] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[59]),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \fifo_dout_reg[5] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \fifo_dout_reg[60] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[60]),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \fifo_dout_reg[61] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[61]),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \fifo_dout_reg[62] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[62]),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \fifo_dout_reg[63] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[63]),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \fifo_dout_reg[64] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[64]),
        .Q(\fifo_dout_reg_n_0_[64] ),
        .R(1'b0));
  FDRE \fifo_dout_reg[65] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[65]),
        .Q(\fifo_dout_reg_n_0_[65] ),
        .R(1'b0));
  FDRE \fifo_dout_reg[66] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[66]),
        .Q(p_0_in17_in),
        .R(1'b0));
  FDRE \fifo_dout_reg[68] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[68]),
        .Q(Q[64]),
        .R(1'b0));
  FDRE \fifo_dout_reg[69] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[69]),
        .Q(p_0_in18_in),
        .R(1'b0));
  FDRE \fifo_dout_reg[6] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \fifo_dout_reg[70] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[70]),
        .Q(Q[65]),
        .R(1'b0));
  FDRE \fifo_dout_reg[7] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \fifo_dout_reg[8] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \fifo_dout_reg[9] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[9]),
        .Q(Q[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFF08)) 
    flag_mask_CB_r_i_1__2
       (.I0(FIRST_CB_BITERR_CB_RESET_OUT0),
        .I1(wr_monitor_flag),
        .I2(flag_mask_CB_r_i_3__2_n_0),
        .I3(flag_mask_CB_r_reg_n_0),
        .O(flag_mask_CB_r_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    flag_mask_CB_r_i_2__2
       (.I0(flag_mask_CB_r_i_4__2_n_0),
        .I1(flag_mask_CB_r_i_5__2_n_0),
        .I2(flag_mask_CB_r_i_6__2_n_0),
        .I3(fifo_din_i_reg[48]),
        .I4(fifo_din_i_reg[53]),
        .I5(fifo_din_i_reg[52]),
        .O(FIRST_CB_BITERR_CB_RESET_OUT0));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'h15555555)) 
    flag_mask_CB_r_i_3__2
       (.I0(wr_monitor_flag_reg[4]),
        .I1(wr_monitor_flag_reg[2]),
        .I2(wr_monitor_flag_reg[1]),
        .I3(wr_monitor_flag_reg[0]),
        .I4(wr_monitor_flag_reg[3]),
        .O(flag_mask_CB_r_i_3__2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    flag_mask_CB_r_i_4__2
       (.I0(fifo_din_i_reg[55]),
        .I1(fifo_din_i_reg[62]),
        .I2(fifo_din_i_reg[58]),
        .I3(fifo_din_i_reg[61]),
        .I4(fifo_din_i_reg[51]),
        .I5(fifo_din_i_reg[50]),
        .O(flag_mask_CB_r_i_4__2_n_0));
  LUT4 #(
    .INIT(16'hFFF7)) 
    flag_mask_CB_r_i_5__2
       (.I0(fifo_din_i_reg[54]),
        .I1(fifo_din_i_reg[59]),
        .I2(fifo_din_i_reg[63]),
        .I3(fifo_din_i_reg[57]),
        .O(flag_mask_CB_r_i_5__2_n_0));
  LUT4 #(
    .INIT(16'hFFDF)) 
    flag_mask_CB_r_i_6__2
       (.I0(fifo_din_i_reg[60]),
        .I1(fifo_din_i_reg[49]),
        .I2(fifo_din_i_reg[68]),
        .I3(fifo_din_i_reg[56]),
        .O(flag_mask_CB_r_i_6__2_n_0));
  FDRE flag_mask_CB_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(flag_mask_CB_r_i_1__2_n_0),
        .Q(flag_mask_CB_r_reg_n_0),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
  FDRE hold_reg_r_reg
       (.C(s_level_out_d5_reg),
        .CE(do_rd_en_reg_n_0),
        .D(hold_reg),
        .Q(hold_reg_r),
        .R(cbcc_only_reset_rd_clk));
  FDRE hold_reg_reg
       (.C(s_level_out_d5_reg),
        .CE(do_rd_en_reg_n_0),
        .D(do_rd_en_reg_n_0),
        .Q(hold_reg),
        .R(cbcc_only_reset_rd_clk));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h00F8)) 
    new_do_wr_en_i_1__2
       (.I0(do_wr_en_reg_0),
        .I1(p_16_in),
        .I2(do_wr_en),
        .I3(ANY_VLD_BTF_FLAG_i_2__2_n_0),
        .O(new_do_wr_en_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    new_do_wr_en_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(new_do_wr_en_i_1__2_n_0),
        .Q(new_do_wr_en),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h57)) 
    new_underflow_flag_c_inv_i_1__1
       (.I0(underflow_flag_r3),
        .I1(buffer_too_empty_c),
        .I2(underflow_flag_c),
        .O(new_underflow_flag_c0));
  (* inverted = "yes" *) 
  FDRE new_underflow_flag_c_reg_inv
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(new_underflow_flag_c0),
        .Q(new_underflow_flag_c),
        .R(cbcc_fifo_reset_rd_clk));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[0]),
        .Q(\raw_data_r_r_reg_n_0_[0] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[10]),
        .Q(\raw_data_r_r_reg_n_0_[10] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[11]),
        .Q(\raw_data_r_r_reg_n_0_[11] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[12]),
        .Q(\raw_data_r_r_reg_n_0_[12] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[13]),
        .Q(\raw_data_r_r_reg_n_0_[13] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[14]),
        .Q(\raw_data_r_r_reg_n_0_[14] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[15]),
        .Q(\raw_data_r_r_reg_n_0_[15] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[16] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[16]),
        .Q(\raw_data_r_r_reg_n_0_[16] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[17] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[17]),
        .Q(\raw_data_r_r_reg_n_0_[17] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[18] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[18]),
        .Q(\raw_data_r_r_reg_n_0_[18] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[19] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[19]),
        .Q(\raw_data_r_r_reg_n_0_[19] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[1]),
        .Q(\raw_data_r_r_reg_n_0_[1] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[20] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[20]),
        .Q(\raw_data_r_r_reg_n_0_[20] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[21] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[21]),
        .Q(\raw_data_r_r_reg_n_0_[21] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[22] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[22]),
        .Q(\raw_data_r_r_reg_n_0_[22] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[23] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[23]),
        .Q(\raw_data_r_r_reg_n_0_[23] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[24] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[24]),
        .Q(\raw_data_r_r_reg_n_0_[24] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[25] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[25]),
        .Q(\raw_data_r_r_reg_n_0_[25] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[26] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[26]),
        .Q(\raw_data_r_r_reg_n_0_[26] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[27] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[27]),
        .Q(\raw_data_r_r_reg_n_0_[27] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[28] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[28]),
        .Q(\raw_data_r_r_reg_n_0_[28] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[29] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[29]),
        .Q(\raw_data_r_r_reg_n_0_[29] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[2]),
        .Q(\raw_data_r_r_reg_n_0_[2] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[30] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[30]),
        .Q(\raw_data_r_r_reg_n_0_[30] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[31] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[31]),
        .Q(\raw_data_r_r_reg_n_0_[31] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[32] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[32]),
        .Q(\raw_data_r_r_reg_n_0_[32] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[33] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[33]),
        .Q(\raw_data_r_r_reg_n_0_[33] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[34] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[34]),
        .Q(\raw_data_r_r_reg_n_0_[34] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[35] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[35]),
        .Q(\raw_data_r_r_reg_n_0_[35] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[36] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[36]),
        .Q(\raw_data_r_r_reg_n_0_[36] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[37] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[37]),
        .Q(\raw_data_r_r_reg_n_0_[37] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[38] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[38]),
        .Q(\raw_data_r_r_reg_n_0_[38] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[39] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[39]),
        .Q(\raw_data_r_r_reg_n_0_[39] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[3]),
        .Q(\raw_data_r_r_reg_n_0_[3] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[40] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[40]),
        .Q(\raw_data_r_r_reg_n_0_[40] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[41] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[41]),
        .Q(\raw_data_r_r_reg_n_0_[41] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[42] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[42]),
        .Q(\raw_data_r_r_reg_n_0_[42] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[43] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[43]),
        .Q(\raw_data_r_r_reg_n_0_[43] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[44] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[44]),
        .Q(\raw_data_r_r_reg_n_0_[44] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[45] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[45]),
        .Q(\raw_data_r_r_reg_n_0_[45] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[46] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[46]),
        .Q(\raw_data_r_r_reg_n_0_[46] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[47] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[47]),
        .Q(\raw_data_r_r_reg_n_0_[47] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[48] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[48]),
        .Q(\raw_data_r_r_reg_n_0_[48] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[49] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[49]),
        .Q(\raw_data_r_r_reg_n_0_[49] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[4]),
        .Q(\raw_data_r_r_reg_n_0_[4] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[50] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[50]),
        .Q(\raw_data_r_r_reg_n_0_[50] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[51] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[51]),
        .Q(\raw_data_r_r_reg_n_0_[51] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[52] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[52]),
        .Q(\raw_data_r_r_reg_n_0_[52] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[53] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[53]),
        .Q(\raw_data_r_r_reg_n_0_[53] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[54] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[54]),
        .Q(\raw_data_r_r_reg_n_0_[54] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[55] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[55]),
        .Q(\raw_data_r_r_reg_n_0_[55] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[56] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[56]),
        .Q(\raw_data_r_r_reg_n_0_[56] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[57] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[57]),
        .Q(\raw_data_r_r_reg_n_0_[57] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[58] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[58]),
        .Q(\raw_data_r_r_reg_n_0_[58] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[59] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[59]),
        .Q(\raw_data_r_r_reg_n_0_[59] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[5]),
        .Q(\raw_data_r_r_reg_n_0_[5] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[60] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[60]),
        .Q(\raw_data_r_r_reg_n_0_[60] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[61] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[61]),
        .Q(\raw_data_r_r_reg_n_0_[61] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[62] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[62]),
        .Q(\raw_data_r_r_reg_n_0_[62] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[63] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[63]),
        .Q(\raw_data_r_r_reg_n_0_[63] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[64] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[64]),
        .Q(\raw_data_r_r_reg_n_0_[64] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[65] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[65]),
        .Q(\raw_data_r_r_reg_n_0_[65] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[66] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[66]),
        .Q(p_0_in10_in),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[6]),
        .Q(\raw_data_r_r_reg_n_0_[6] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[7]),
        .Q(\raw_data_r_r_reg_n_0_[7] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[8]),
        .Q(\raw_data_r_r_reg_n_0_[8] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[9]),
        .Q(\raw_data_r_r_reg_n_0_[9] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[0]),
        .Q(raw_data_r[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[10]),
        .Q(raw_data_r[10]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[11]),
        .Q(raw_data_r[11]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[12]),
        .Q(raw_data_r[12]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[13]),
        .Q(raw_data_r[13]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[14]),
        .Q(raw_data_r[14]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[15]),
        .Q(raw_data_r[15]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[16] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[16]),
        .Q(raw_data_r[16]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[17] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[17]),
        .Q(raw_data_r[17]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[18] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[18]),
        .Q(raw_data_r[18]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[19] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[19]),
        .Q(raw_data_r[19]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[1]),
        .Q(raw_data_r[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[20] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[20]),
        .Q(raw_data_r[20]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[21] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[21]),
        .Q(raw_data_r[21]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[22] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[22]),
        .Q(raw_data_r[22]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[23] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[23]),
        .Q(raw_data_r[23]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[24] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[24]),
        .Q(raw_data_r[24]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[25] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[25]),
        .Q(raw_data_r[25]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[26] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[26]),
        .Q(raw_data_r[26]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[27] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[27]),
        .Q(raw_data_r[27]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[28] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[28]),
        .Q(raw_data_r[28]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[29] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[29]),
        .Q(raw_data_r[29]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[2]),
        .Q(raw_data_r[2]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[30] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[30]),
        .Q(raw_data_r[30]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[31] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[31]),
        .Q(raw_data_r[31]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[32] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[32]),
        .Q(raw_data_r[32]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[33] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[33]),
        .Q(raw_data_r[33]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[34] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[34]),
        .Q(raw_data_r[34]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[35] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[35]),
        .Q(raw_data_r[35]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[36] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[36]),
        .Q(raw_data_r[36]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[37] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[37]),
        .Q(raw_data_r[37]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[38] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[38]),
        .Q(raw_data_r[38]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[39] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[39]),
        .Q(raw_data_r[39]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[3]),
        .Q(raw_data_r[3]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[40] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[40]),
        .Q(raw_data_r[40]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[41] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[41]),
        .Q(raw_data_r[41]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[42] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[42]),
        .Q(raw_data_r[42]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[43] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[43]),
        .Q(raw_data_r[43]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[44] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[44]),
        .Q(raw_data_r[44]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[45] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[45]),
        .Q(raw_data_r[45]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[46] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[46]),
        .Q(raw_data_r[46]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[47] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[47]),
        .Q(raw_data_r[47]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[48] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[48]),
        .Q(raw_data_r[48]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[49] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[49]),
        .Q(raw_data_r[49]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[4]),
        .Q(raw_data_r[4]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[50] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[50]),
        .Q(raw_data_r[50]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[51] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[51]),
        .Q(raw_data_r[51]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[52] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[52]),
        .Q(raw_data_r[52]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[53] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[53]),
        .Q(raw_data_r[53]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[54] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[54]),
        .Q(raw_data_r[54]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[55] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[55]),
        .Q(raw_data_r[55]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[56] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[56]),
        .Q(raw_data_r[56]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[57] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[57]),
        .Q(raw_data_r[57]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[58] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[58]),
        .Q(raw_data_r[58]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[59] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[59]),
        .Q(raw_data_r[59]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[5]),
        .Q(raw_data_r[5]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[60] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[60]),
        .Q(raw_data_r[60]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[61] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[61]),
        .Q(raw_data_r[61]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[62] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[62]),
        .Q(raw_data_r[62]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[63] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[63]),
        .Q(raw_data_r[63]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[64] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[64]),
        .Q(raw_data_r[64]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[65] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[65]),
        .Q(raw_data_r[65]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[66] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[66]),
        .Q(raw_data_r[66]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[6]),
        .Q(raw_data_r[6]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[7]),
        .Q(raw_data_r[7]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[8]),
        .Q(raw_data_r[8]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[9]),
        .Q(raw_data_r[9]),
        .R(1'b0));
  FDRE rd_err_pre_reg
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(rd_err_c),
        .Q(rd_err_pre),
        .R(do_rd_en));
  FDRE rd_err_q_reg
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(rd_err_pre),
        .Q(rxbuferr_out_lane3_i[0]),
        .R(do_rd_en));
  LUT4 #(
    .INIT(16'hFFFE)) 
    rxfsm_reset_i_inferred_i_1
       (.I0(rxfsm_reset_i_inferred_i_2_n_0),
        .I1(hard_err_rst_int),
        .I2(\count_for_reset_r_reg[23]_1 ),
        .I3(\count_for_reset_r_reg[23]_2 ),
        .O(rxfsm_reset_i));
  LUT4 #(
    .INIT(16'hFFFE)) 
    rxfsm_reset_i_inferred_i_2
       (.I0(link_reset_3_c),
        .I1(link_reset_0_c),
        .I2(link_reset_1_c),
        .I3(link_reset_2_c),
        .O(rxfsm_reset_i_inferred_i_2_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_CH_BOND_SLAVE \slave.slave 
       (.CB_align_ver(CB_align_ver),
        .CB_av_s_r_reg_0(enchansync_dlyd_i),
        .CB_flag_flopped(CB_flag_flopped),
        .Q({Q[65],p_0_in18_in,Q[64],p_0_in17_in}),
        .\cb_rxdatavalid_cnt_reg[2]_0 (\cb_rxdatavalid_cnt_reg[2] ),
        .cbcc_reset_cbstg2_rd_clk(cbcc_reset_cbstg2_rd_clk),
        .do_rd_en_lane3_i_inferred_i_1_0(do_rd_en_reg_n_0),
        .do_rd_en_reg(do_rd_en_lane3_i),
        .empty(underflow_flag_c),
        .hold_rd_ptr_reg_0(s_level_out_d5_reg),
        .master_do_rd_en(master_do_rd_en),
        .master_stop_prev_cb_r(master_stop_prev_cb_r),
        .master_stop_prev_cb_r_reg_0(master_stop_prev_cb_r_reg),
        .rxchanisaligned(rxchanisaligned),
        .rxchanisaligned_reg_0(rxchanisaligned_reg));
  (* CHECK_LICENSE_TYPE = "aurora_64b66b_rx_0_fifo_gen_slave,fifo_generator_v13_2_5,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "fifo_generator_v13_2_5,Vivado 2020.2" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_fifo_gen_slave \slave_fifo.data_fifo 
       (.din(fifo_din_i_reg),
        .dout({\NLW_slave_fifo.data_fifo_dout_UNCONNECTED [71],fifo_dout_i}),
        .empty(underflow_flag_c),
        .full(overflow_flag_c),
        .overflow(wr_err_c),
        .prog_empty(buffer_too_empty_c),
        .prog_full(\NLW_slave_fifo.data_fifo_prog_full_UNCONNECTED ),
        .rd_clk(s_level_out_d5_reg),
        .rd_en(out),
        .rd_rst_busy(\NLW_slave_fifo.data_fifo_rd_rst_busy_UNCONNECTED ),
        .srst(srst),
        .underflow(rd_err_c),
        .wr_clk(gtwiz_userclk_rx_usrclk_out),
        .wr_en(new_do_wr_en),
        .wr_rst_busy(\NLW_slave_fifo.data_fifo_wr_rst_busy_UNCONNECTED ));
  LUT1 #(
    .INIT(2'h1)) 
    \sym_dec_i/RX_DATA_REG[63]_i_1__2 
       (.I0(hold_reg_r),
        .O(hold_reg_r_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized3 u_cdc_overflow_flag_c
       (.cbcc_reset_cbstg2_rd_clk(cbcc_reset_cbstg2_rd_clk),
        .full(overflow_flag_c),
        .s_level_out_d5_reg_0(s_level_out_d5_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized0_60 u_cdc_rxlossofsync_in
       (.in0(in0),
        .s_level_out_d5_reg_0(u_cdc_rxlossofsync_in_n_0),
        .s_level_out_d5_reg_1(s_level_out_d5_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized0_61 u_cdc_valid_btf_detect
       (.gtwiz_userclk_rx_usrclk_out(gtwiz_userclk_rx_usrclk_out),
        .in0(valid_btf_detect_r),
        .out(valid_btf_detect_c1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized3_62 u_cdc_wr_err_rd_clk
       (.cbcc_fifo_reset_rd_clk(cbcc_fifo_reset_rd_clk),
        .out(wr_err_rd_clk_pre),
        .overflow(wr_err_c),
        .s_level_out_d5_reg_0(s_level_out_d5_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_63 u_rst_sync_btf_sync
       (.in0(valid_btf_detect_extend_r2),
        .init_clk(init_clk),
        .stg3_reg_0(u_rst_sync_btf_sync_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    underflow_flag_r1_i_1__1
       (.I0(buffer_too_empty_c),
        .I1(underflow_flag_c),
        .O(underflow_flag_r10));
  FDSE underflow_flag_r1_reg
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(underflow_flag_r10),
        .Q(underflow_flag_r1),
        .S(cbcc_fifo_reset_rd_clk));
  FDSE underflow_flag_r2_reg
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(underflow_flag_r1),
        .Q(underflow_flag_r2),
        .S(cbcc_fifo_reset_rd_clk));
  FDSE underflow_flag_r3_reg
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(underflow_flag_r2),
        .Q(underflow_flag_r3),
        .S(cbcc_fifo_reset_rd_clk));
  FDRE #(
    .INIT(1'b0)) 
    valid_btf_detect_dlyd1_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(u_rst_sync_btf_sync_n_0),
        .Q(valid_btf_detect_dlyd1),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    valid_btf_detect_extend_r20
       (.I0(valid_btf_detect_extend_r[0]),
        .I1(valid_btf_detect_extend_r[3]),
        .I2(valid_btf_detect_extend_r[4]),
        .I3(valid_btf_detect_extend_r[1]),
        .I4(valid_btf_detect_extend_r[2]),
        .O(valid_btf_detect_extend_r20_n_0));
  FDRE valid_btf_detect_extend_r2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect_extend_r20_n_0),
        .Q(valid_btf_detect_extend_r2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \valid_btf_detect_extend_r_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect_extend_r[1]),
        .Q(valid_btf_detect_extend_r[0]),
        .R(\valid_btf_detect_extend_r_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \valid_btf_detect_extend_r_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect_extend_r[2]),
        .Q(valid_btf_detect_extend_r[1]),
        .R(\valid_btf_detect_extend_r_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \valid_btf_detect_extend_r_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect_extend_r[3]),
        .Q(valid_btf_detect_extend_r[2]),
        .R(\valid_btf_detect_extend_r_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \valid_btf_detect_extend_r_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect_extend_r[4]),
        .Q(valid_btf_detect_extend_r[3]),
        .R(\valid_btf_detect_extend_r_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \valid_btf_detect_extend_r_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect),
        .Q(valid_btf_detect_extend_r[4]),
        .R(\valid_btf_detect_extend_r_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    valid_btf_detect_r_i_1__1
       (.I0(CB_align_ver_i_2__2_n_0),
        .I1(CB_align_ver_i_3__2_n_0),
        .I2(Q[54]),
        .I3(Q[55]),
        .I4(\cb_rxdatavalid_cnt_reg[2] ),
        .I5(CB_align_ver_i_4__2_n_0),
        .O(valid_btf_detect_c));
  FDRE valid_btf_detect_r_reg
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(valid_btf_detect_c),
        .Q(valid_btf_detect_r),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  (* shift_extract = "{no}" *) 
  FDRE valid_btf_detect_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect_c1),
        .Q(valid_btf_detect),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_for_rd_en[0]_i_1 
       (.I0(wait_for_rd_en[0]),
        .O(p_1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wait_for_rd_en[1]_i_1 
       (.I0(wait_for_rd_en[0]),
        .I1(wait_for_rd_en[1]),
        .O(p_1_in[1]));
  LUT2 #(
    .INIT(4'h7)) 
    \wait_for_rd_en[2]_i_1__2 
       (.I0(wait_for_rd_en[1]),
        .I1(wait_for_rd_en[2]),
        .O(\wait_for_rd_en[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wait_for_rd_en[2]_i_2 
       (.I0(wait_for_rd_en[0]),
        .I1(wait_for_rd_en[1]),
        .I2(wait_for_rd_en[2]),
        .O(p_1_in[2]));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_rd_en_reg[0] 
       (.C(s_level_out_d5_reg),
        .CE(\wait_for_rd_en[2]_i_1__2_n_0 ),
        .D(p_1_in[0]),
        .Q(wait_for_rd_en[0]),
        .R(cbcc_fifo_reset_rd_clk));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_rd_en_reg[1] 
       (.C(s_level_out_d5_reg),
        .CE(\wait_for_rd_en[2]_i_1__2_n_0 ),
        .D(p_1_in[1]),
        .Q(wait_for_rd_en[1]),
        .R(cbcc_fifo_reset_rd_clk));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_rd_en_reg[2] 
       (.C(s_level_out_d5_reg),
        .CE(\wait_for_rd_en[2]_i_1__2_n_0 ),
        .D(p_1_in[2]),
        .Q(wait_for_rd_en[2]),
        .R(cbcc_fifo_reset_rd_clk));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \wait_for_wr_en[0]_i_1__2 
       (.I0(wait_for_wr_en_reg[0]),
        .O(p_0_in__15[0]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wait_for_wr_en[1]_i_1__2 
       (.I0(wait_for_wr_en_reg[0]),
        .I1(wait_for_wr_en_reg[1]),
        .O(p_0_in__15[1]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \wait_for_wr_en[2]_i_1__2 
       (.I0(wait_for_wr_en_reg[2]),
        .I1(wait_for_wr_en_reg[1]),
        .I2(wait_for_wr_en_reg[0]),
        .O(p_0_in__15[2]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \wait_for_wr_en[3]_i_1__2 
       (.I0(wait_for_wr_en_reg[3]),
        .I1(wait_for_wr_en_reg[0]),
        .I2(wait_for_wr_en_reg[1]),
        .I3(wait_for_wr_en_reg[2]),
        .O(p_0_in__15[3]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \wait_for_wr_en[4]_i_1__2 
       (.I0(wait_for_wr_en_reg[4]),
        .I1(wait_for_wr_en_reg[2]),
        .I2(wait_for_wr_en_reg[1]),
        .I3(wait_for_wr_en_reg[0]),
        .I4(wait_for_wr_en_reg[3]),
        .O(p_0_in__15[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_for_wr_en[5]_i_1__2 
       (.I0(wait_for_wr_en_reg[5]),
        .O(sel));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \wait_for_wr_en[5]_i_2__2 
       (.I0(wait_for_wr_en_reg[3]),
        .I1(wait_for_wr_en_reg[0]),
        .I2(wait_for_wr_en_reg[1]),
        .I3(wait_for_wr_en_reg[2]),
        .I4(wait_for_wr_en_reg[4]),
        .O(p_0_in__15[5]));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sel),
        .D(p_0_in__15[0]),
        .Q(wait_for_wr_en_reg[0]),
        .R(cbcc_fifo_reset_wr_clk));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sel),
        .D(p_0_in__15[1]),
        .Q(wait_for_wr_en_reg[1]),
        .R(cbcc_fifo_reset_wr_clk));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sel),
        .D(p_0_in__15[2]),
        .Q(wait_for_wr_en_reg[2]),
        .R(cbcc_fifo_reset_wr_clk));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sel),
        .D(p_0_in__15[3]),
        .Q(wait_for_wr_en_reg[3]),
        .R(cbcc_fifo_reset_wr_clk));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sel),
        .D(p_0_in__15[4]),
        .Q(wait_for_wr_en_reg[4]),
        .R(cbcc_fifo_reset_wr_clk));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sel),
        .D(p_0_in__15[5]),
        .Q(wait_for_wr_en_reg[5]),
        .R(cbcc_fifo_reset_wr_clk));
  (* srl_bus_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane3_i/wait_for_wr_en_wr3_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane3_i/wait_for_wr_en_wr3_reg[0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \wait_for_wr_en_wr3_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(wait_for_wr_en_reg[0]),
        .Q(\wait_for_wr_en_wr3_reg[0]_srl3_n_0 ));
  (* srl_bus_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane3_i/wait_for_wr_en_wr3_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane3_i/wait_for_wr_en_wr3_reg[1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \wait_for_wr_en_wr3_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(wait_for_wr_en_reg[1]),
        .Q(\wait_for_wr_en_wr3_reg[1]_srl3_n_0 ));
  (* srl_bus_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane3_i/wait_for_wr_en_wr3_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane3_i/wait_for_wr_en_wr3_reg[2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \wait_for_wr_en_wr3_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(wait_for_wr_en_reg[2]),
        .Q(\wait_for_wr_en_wr3_reg[2]_srl3_n_0 ));
  (* srl_bus_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane3_i/wait_for_wr_en_wr3_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane3_i/wait_for_wr_en_wr3_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \wait_for_wr_en_wr3_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(wait_for_wr_en_reg[3]),
        .Q(\wait_for_wr_en_wr3_reg[3]_srl3_n_0 ));
  (* srl_bus_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane3_i/wait_for_wr_en_wr3_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane3_i/wait_for_wr_en_wr3_reg[4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \wait_for_wr_en_wr3_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(wait_for_wr_en_reg[4]),
        .Q(\wait_for_wr_en_wr3_reg[4]_srl3_n_0 ));
  (* srl_bus_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane3_i/wait_for_wr_en_wr3_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane3_i/wait_for_wr_en_wr3_reg[5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \wait_for_wr_en_wr3_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(wait_for_wr_en_reg[5]),
        .Q(\wait_for_wr_en_wr3_reg[5]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_wr4_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\wait_for_wr_en_wr3_reg[0]_srl3_n_0 ),
        .Q(wait_for_wr_en_wr4[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_wr4_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\wait_for_wr_en_wr3_reg[1]_srl3_n_0 ),
        .Q(wait_for_wr_en_wr4[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_wr4_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\wait_for_wr_en_wr3_reg[2]_srl3_n_0 ),
        .Q(wait_for_wr_en_wr4[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_wr4_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\wait_for_wr_en_wr3_reg[3]_srl3_n_0 ),
        .Q(wait_for_wr_en_wr4[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_wr4_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\wait_for_wr_en_wr3_reg[4]_srl3_n_0 ),
        .Q(wait_for_wr_en_wr4[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_wr4_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\wait_for_wr_en_wr3_reg[5]_srl3_n_0 ),
        .Q(wait_for_wr_en_wr4[5]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE wr_err_rd_clk_sync_reg
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(wr_err_rd_clk_pre),
        .Q(rxbuferr_out_lane3_i[1]),
        .R(do_rd_en));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \wr_monitor_flag[0]_i_1__2 
       (.I0(wr_monitor_flag_reg[0]),
        .O(p_0_in__16[0]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_monitor_flag[1]_i_1__2 
       (.I0(wr_monitor_flag_reg[0]),
        .I1(wr_monitor_flag_reg[1]),
        .O(p_0_in__16[1]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \wr_monitor_flag[2]_i_1__2 
       (.I0(wr_monitor_flag_reg[2]),
        .I1(wr_monitor_flag_reg[1]),
        .I2(wr_monitor_flag_reg[0]),
        .O(p_0_in__16[2]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \wr_monitor_flag[3]_i_1__2 
       (.I0(wr_monitor_flag_reg[3]),
        .I1(wr_monitor_flag_reg[0]),
        .I2(wr_monitor_flag_reg[1]),
        .I3(wr_monitor_flag_reg[2]),
        .O(p_0_in__16[3]));
  LUT5 #(
    .INIT(32'h0002AAAA)) 
    \wr_monitor_flag[4]_i_1__2 
       (.I0(new_do_wr_en),
        .I1(wr_monitor_flag_reg[1]),
        .I2(wr_monitor_flag_reg[3]),
        .I3(wr_monitor_flag_reg[2]),
        .I4(wr_monitor_flag_reg[4]),
        .O(wr_monitor_flag));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \wr_monitor_flag[4]_i_2__2 
       (.I0(wr_monitor_flag_reg[4]),
        .I1(wr_monitor_flag_reg[2]),
        .I2(wr_monitor_flag_reg[1]),
        .I3(wr_monitor_flag_reg[0]),
        .I4(wr_monitor_flag_reg[3]),
        .O(p_0_in__16[4]));
  FDRE \wr_monitor_flag_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(wr_monitor_flag),
        .D(p_0_in__16[0]),
        .Q(wr_monitor_flag_reg[0]),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
  FDRE \wr_monitor_flag_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(wr_monitor_flag),
        .D(p_0_in__16[1]),
        .Q(wr_monitor_flag_reg[1]),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
  FDRE \wr_monitor_flag_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(wr_monitor_flag),
        .D(p_0_in__16[2]),
        .Q(wr_monitor_flag_reg[2]),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
  FDRE \wr_monitor_flag_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(wr_monitor_flag),
        .D(p_0_in__16[3]),
        .Q(wr_monitor_flag_reg[3]),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
  FDRE \wr_monitor_flag_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(wr_monitor_flag),
        .D(p_0_in__16[4]),
        .Q(wr_monitor_flag_reg[4]),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_CLOCK_CORRECTION_CHANNEL_BONDING" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_CLOCK_CORRECTION_CHANNEL_BONDING__parameterized0
   (valid_btf_detect_dlyd1,
    RXHEADER_OUT_ERR_LANE2,
    RXLOSSOFSYNC_OUT_LANE2,
    ch_bond_done_i,
    CC_detect_dlyd1,
    CB_detect_dlyd0p5,
    start_cb_writes_lane2_i,
    final_gater_for_fifo_din_lane2_i,
    link_reset_2_c,
    any_vld_btf_lane2_i,
    bit_err_chan_bond_lane2_i,
    Q,
    rd_err_q_reg_0,
    rx_header_1_i_1,
    \fifo_dout_reg[64]_0 ,
    LINK_RESET_OUT0,
    SR,
    wr_err_rd_clk_sync_reg_0,
    \CHBONDO_reg[0]_0 ,
    \CHBONDO_reg[1]_0 ,
    do_rd_en_lane2_i,
    \CHBONDO_reg[0]_1 ,
    hold_reg_r_reg_0,
    gtwiz_userclk_rx_usrclk_out,
    init_clk,
    srst,
    s_level_out_d6_reg,
    out,
    in0,
    EN_CHAN_SYNC,
    rxdatavalid_to_fifo_lane2_i,
    cbcc_reset_cbstg2_rd_clk,
    cbcc_fifo_reset_rd_clk,
    cbcc_only_reset_rd_clk,
    CC_detect_pulse_i,
    cbcc_fifo_reset_wr_clk,
    p_17_in,
    CB_detect0,
    cbcc_fifo_reset_to_fifo_wr_clk,
    CB_flag_direct,
    \count_for_reset_r_reg[23]_0 ,
    master_do_rd_en,
    RX_HARD_ERR_reg,
    rxbuferr_out_lane3_i,
    RX_HARD_ERR_reg_0,
    do_wr_en_reg_0,
    link_reset_1_c,
    link_reset_0_c,
    link_reset_3_c,
    LINK_RESET_OUT_reg,
    allow_block_sync_propagation_reg,
    hard_err_rst_int,
    rxbuferr_out_lane1_i,
    enchansync_dlyd_i,
    master_stop_prev_cb_r,
    enchansync_dlyd_i_0,
    master_stop_prev_cb_r_1,
    \raw_data_r_reg[65]_0 ,
    \raw_data_r_reg[63]_0 ,
    start_cb_writes_mastr_reg_0,
    CB_detect,
    \valid_btf_detect_extend_r_reg[4]_0 );
  output valid_btf_detect_dlyd1;
  output RXHEADER_OUT_ERR_LANE2;
  output RXLOSSOFSYNC_OUT_LANE2;
  output [0:0]ch_bond_done_i;
  output CC_detect_dlyd1;
  output CB_detect_dlyd0p5;
  output start_cb_writes_lane2_i;
  output final_gater_for_fifo_din_lane2_i;
  output link_reset_2_c;
  output any_vld_btf_lane2_i;
  output bit_err_chan_bond_lane2_i;
  output [65:0]Q;
  output rd_err_q_reg_0;
  output rx_header_1_i_1;
  output \fifo_dout_reg[64]_0 ;
  output LINK_RESET_OUT0;
  output [0:0]SR;
  output wr_err_rd_clk_sync_reg_0;
  output \CHBONDO_reg[0]_0 ;
  output [1:0]\CHBONDO_reg[1]_0 ;
  output do_rd_en_lane2_i;
  output \CHBONDO_reg[0]_1 ;
  output hold_reg_r_reg_0;
  input gtwiz_userclk_rx_usrclk_out;
  input init_clk;
  input srst;
  input s_level_out_d6_reg;
  input out;
  input in0;
  input EN_CHAN_SYNC;
  input rxdatavalid_to_fifo_lane2_i;
  input cbcc_reset_cbstg2_rd_clk;
  input cbcc_fifo_reset_rd_clk;
  input cbcc_only_reset_rd_clk;
  input CC_detect_pulse_i;
  input cbcc_fifo_reset_wr_clk;
  input p_17_in;
  input CB_detect0;
  input cbcc_fifo_reset_to_fifo_wr_clk;
  input CB_flag_direct;
  input \count_for_reset_r_reg[23]_0 ;
  input master_do_rd_en;
  input RX_HARD_ERR_reg;
  input [1:0]rxbuferr_out_lane3_i;
  input RX_HARD_ERR_reg_0;
  input do_wr_en_reg_0;
  input link_reset_1_c;
  input link_reset_0_c;
  input link_reset_3_c;
  input LINK_RESET_OUT_reg;
  input allow_block_sync_propagation_reg;
  input hard_err_rst_int;
  input [0:0]rxbuferr_out_lane1_i;
  input enchansync_dlyd_i;
  input master_stop_prev_cb_r;
  input enchansync_dlyd_i_0;
  input master_stop_prev_cb_r_1;
  input [1:0]\raw_data_r_reg[65]_0 ;
  input [63:0]\raw_data_r_reg[63]_0 ;
  input start_cb_writes_mastr_reg_0;
  input CB_detect;
  input [0:0]\valid_btf_detect_extend_r_reg[4]_0 ;

  wire ANY_VLD_BTF_FLAG_i_1__1_n_0;
  wire ANY_VLD_BTF_FLAG_i_2__1_n_0;
  wire ANY_VLD_BTF_FLAG_i_3__1_n_0;
  wire CB_align_ver;
  wire CB_align_ver0;
  wire CB_align_ver_i_2__1_n_0;
  wire CB_align_ver_i_3__1_n_0;
  wire CB_align_ver_i_4__1_n_0;
  wire CB_align_ver_i_5__2_n_0;
  wire CB_detect;
  wire CB_detect0;
  wire CB_detect_dlyd0p5;
  wire CB_detect_dlyd1;
  wire CB_detect_dlyd10;
  wire CB_detect_dlyd1p0;
  wire CB_flag_direct;
  wire CB_flag_flopped;
  wire CC_RX_HEADER_OUT_ERR_i_1__1_n_0;
  wire CC_detect_dlyd1;
  wire CC_detect_pulse_i;
  wire CC_detect_pulse_r;
  wire \CHBONDO_reg[0]_0 ;
  wire \CHBONDO_reg[0]_1 ;
  wire [1:0]\CHBONDO_reg[1]_0 ;
  wire EN_CHAN_SYNC;
  wire FINAL_GATER_FOR_FIFO_DIN_i_1__1_n_0;
  wire FIRST_CB_BITERR_CB_RESET_OUT0;
  wire FIRST_CB_BITERR_CB_RESET_OUT2_out;
  wire FIRST_CB_BITERR_CB_RESET_OUT_i_1__1_n_0;
  wire FIRST_CB_BITERR_CB_RESET_OUT_i_2__1_n_0;
  wire \LINK_RESET[0]_i_2__1_n_0 ;
  wire \LINK_RESET[0]_i_3__1_n_0 ;
  wire \LINK_RESET[0]_i_4__1_n_0 ;
  wire \LINK_RESET[0]_i_5__1_n_0 ;
  wire \LINK_RESET[0]_i_6__1_n_0 ;
  wire LINK_RESET_OUT0;
  wire LINK_RESET_OUT_reg;
  wire [65:0]Q;
  wire RXHEADER_OUT_ERR_LANE2;
  wire RXLOSSOFSYNC_OUT_LANE2;
  wire RX_HARD_ERR_reg;
  wire RX_HARD_ERR_reg_0;
  wire [0:0]SR;
  wire allow_block_sync_propagation_reg;
  wire any_vld_btf_lane2_i;
  wire bit_err_chan_bond_lane2_i;
  wire buffer_too_empty_c;
  wire cbcc_fifo_reset_rd_clk;
  wire cbcc_fifo_reset_to_fifo_wr_clk;
  wire cbcc_fifo_reset_wr_clk;
  wire cbcc_only_reset_rd_clk;
  wire cbcc_reset_cbstg2_rd_clk;
  wire [0:0]ch_bond_done_i;
  wire [1:0]ch_bond_m;
  wire \count_for_reset_r[0]_i_3__1_n_0 ;
  wire [23:0]count_for_reset_r_reg;
  wire \count_for_reset_r_reg[0]_i_2__1_n_0 ;
  wire \count_for_reset_r_reg[0]_i_2__1_n_1 ;
  wire \count_for_reset_r_reg[0]_i_2__1_n_10 ;
  wire \count_for_reset_r_reg[0]_i_2__1_n_11 ;
  wire \count_for_reset_r_reg[0]_i_2__1_n_12 ;
  wire \count_for_reset_r_reg[0]_i_2__1_n_13 ;
  wire \count_for_reset_r_reg[0]_i_2__1_n_14 ;
  wire \count_for_reset_r_reg[0]_i_2__1_n_15 ;
  wire \count_for_reset_r_reg[0]_i_2__1_n_2 ;
  wire \count_for_reset_r_reg[0]_i_2__1_n_3 ;
  wire \count_for_reset_r_reg[0]_i_2__1_n_4 ;
  wire \count_for_reset_r_reg[0]_i_2__1_n_5 ;
  wire \count_for_reset_r_reg[0]_i_2__1_n_6 ;
  wire \count_for_reset_r_reg[0]_i_2__1_n_7 ;
  wire \count_for_reset_r_reg[0]_i_2__1_n_8 ;
  wire \count_for_reset_r_reg[0]_i_2__1_n_9 ;
  wire \count_for_reset_r_reg[16]_i_1__1_n_1 ;
  wire \count_for_reset_r_reg[16]_i_1__1_n_10 ;
  wire \count_for_reset_r_reg[16]_i_1__1_n_11 ;
  wire \count_for_reset_r_reg[16]_i_1__1_n_12 ;
  wire \count_for_reset_r_reg[16]_i_1__1_n_13 ;
  wire \count_for_reset_r_reg[16]_i_1__1_n_14 ;
  wire \count_for_reset_r_reg[16]_i_1__1_n_15 ;
  wire \count_for_reset_r_reg[16]_i_1__1_n_2 ;
  wire \count_for_reset_r_reg[16]_i_1__1_n_3 ;
  wire \count_for_reset_r_reg[16]_i_1__1_n_4 ;
  wire \count_for_reset_r_reg[16]_i_1__1_n_5 ;
  wire \count_for_reset_r_reg[16]_i_1__1_n_6 ;
  wire \count_for_reset_r_reg[16]_i_1__1_n_7 ;
  wire \count_for_reset_r_reg[16]_i_1__1_n_8 ;
  wire \count_for_reset_r_reg[16]_i_1__1_n_9 ;
  wire \count_for_reset_r_reg[23]_0 ;
  wire \count_for_reset_r_reg[8]_i_1__1_n_0 ;
  wire \count_for_reset_r_reg[8]_i_1__1_n_1 ;
  wire \count_for_reset_r_reg[8]_i_1__1_n_10 ;
  wire \count_for_reset_r_reg[8]_i_1__1_n_11 ;
  wire \count_for_reset_r_reg[8]_i_1__1_n_12 ;
  wire \count_for_reset_r_reg[8]_i_1__1_n_13 ;
  wire \count_for_reset_r_reg[8]_i_1__1_n_14 ;
  wire \count_for_reset_r_reg[8]_i_1__1_n_15 ;
  wire \count_for_reset_r_reg[8]_i_1__1_n_2 ;
  wire \count_for_reset_r_reg[8]_i_1__1_n_3 ;
  wire \count_for_reset_r_reg[8]_i_1__1_n_4 ;
  wire \count_for_reset_r_reg[8]_i_1__1_n_5 ;
  wire \count_for_reset_r_reg[8]_i_1__1_n_6 ;
  wire \count_for_reset_r_reg[8]_i_1__1_n_7 ;
  wire \count_for_reset_r_reg[8]_i_1__1_n_8 ;
  wire \count_for_reset_r_reg[8]_i_1__1_n_9 ;
  wire do_rd_en;
  wire do_rd_en_lane2_i;
  wire do_rd_en_reg_n_0;
  wire do_wr_en;
  wire do_wr_en_i_1__1_n_0;
  wire do_wr_en_reg_0;
  wire enchansync_dlyd_i;
  wire enchansync_dlyd_i_0;
  wire enchansync_dlyd_i_1;
  wire [71:0]fifo_din_i_reg;
  wire \fifo_din_i_reg[71]_i_1__1_n_0 ;
  wire [70:0]fifo_dout_i;
  wire \fifo_dout_reg[64]_0 ;
  wire \fifo_dout_reg_n_0_[64] ;
  wire \fifo_dout_reg_n_0_[65] ;
  wire final_gater_for_fifo_din_lane2_i;
  wire flag_mask_CB_r_i_1__1_n_0;
  wire flag_mask_CB_r_i_3__1_n_0;
  wire flag_mask_CB_r_i_4__1_n_0;
  wire flag_mask_CB_r_i_5__1_n_0;
  wire flag_mask_CB_r_i_6__1_n_0;
  wire flag_mask_CB_r_reg_n_0;
  wire gtwiz_userclk_rx_usrclk_out;
  wire hard_err_rst_int;
  wire hold_reg;
  wire hold_reg_r;
  wire hold_reg_r_reg_0;
  wire in0;
  wire init_clk;
  wire link_reset_0;
  wire link_reset_0_c;
  wire link_reset_1_c;
  wire link_reset_2_c;
  wire link_reset_3_c;
  wire master_do_rd_en;
  wire master_stop_prev_cb_r;
  wire master_stop_prev_cb_r_1;
  wire new_do_wr_en;
  wire new_do_wr_en_i_1__1_n_0;
  wire new_underflow_flag_c;
  wire new_underflow_flag_c0;
  wire out;
  wire overflow_flag_c;
  wire p_0_in11_in;
  wire p_0_in19_in;
  wire p_0_in20_in;
  wire [5:0]p_0_in__11;
  wire [4:0]p_0_in__12;
  wire p_15_in;
  wire p_17_in;
  wire [66:0]raw_data_r;
  wire \raw_data_r_r_reg_n_0_[0] ;
  wire \raw_data_r_r_reg_n_0_[10] ;
  wire \raw_data_r_r_reg_n_0_[11] ;
  wire \raw_data_r_r_reg_n_0_[12] ;
  wire \raw_data_r_r_reg_n_0_[13] ;
  wire \raw_data_r_r_reg_n_0_[14] ;
  wire \raw_data_r_r_reg_n_0_[15] ;
  wire \raw_data_r_r_reg_n_0_[16] ;
  wire \raw_data_r_r_reg_n_0_[17] ;
  wire \raw_data_r_r_reg_n_0_[18] ;
  wire \raw_data_r_r_reg_n_0_[19] ;
  wire \raw_data_r_r_reg_n_0_[1] ;
  wire \raw_data_r_r_reg_n_0_[20] ;
  wire \raw_data_r_r_reg_n_0_[21] ;
  wire \raw_data_r_r_reg_n_0_[22] ;
  wire \raw_data_r_r_reg_n_0_[23] ;
  wire \raw_data_r_r_reg_n_0_[24] ;
  wire \raw_data_r_r_reg_n_0_[25] ;
  wire \raw_data_r_r_reg_n_0_[26] ;
  wire \raw_data_r_r_reg_n_0_[27] ;
  wire \raw_data_r_r_reg_n_0_[28] ;
  wire \raw_data_r_r_reg_n_0_[29] ;
  wire \raw_data_r_r_reg_n_0_[2] ;
  wire \raw_data_r_r_reg_n_0_[30] ;
  wire \raw_data_r_r_reg_n_0_[31] ;
  wire \raw_data_r_r_reg_n_0_[32] ;
  wire \raw_data_r_r_reg_n_0_[33] ;
  wire \raw_data_r_r_reg_n_0_[34] ;
  wire \raw_data_r_r_reg_n_0_[35] ;
  wire \raw_data_r_r_reg_n_0_[36] ;
  wire \raw_data_r_r_reg_n_0_[37] ;
  wire \raw_data_r_r_reg_n_0_[38] ;
  wire \raw_data_r_r_reg_n_0_[39] ;
  wire \raw_data_r_r_reg_n_0_[3] ;
  wire \raw_data_r_r_reg_n_0_[40] ;
  wire \raw_data_r_r_reg_n_0_[41] ;
  wire \raw_data_r_r_reg_n_0_[42] ;
  wire \raw_data_r_r_reg_n_0_[43] ;
  wire \raw_data_r_r_reg_n_0_[44] ;
  wire \raw_data_r_r_reg_n_0_[45] ;
  wire \raw_data_r_r_reg_n_0_[46] ;
  wire \raw_data_r_r_reg_n_0_[47] ;
  wire \raw_data_r_r_reg_n_0_[48] ;
  wire \raw_data_r_r_reg_n_0_[49] ;
  wire \raw_data_r_r_reg_n_0_[4] ;
  wire \raw_data_r_r_reg_n_0_[50] ;
  wire \raw_data_r_r_reg_n_0_[51] ;
  wire \raw_data_r_r_reg_n_0_[52] ;
  wire \raw_data_r_r_reg_n_0_[53] ;
  wire \raw_data_r_r_reg_n_0_[54] ;
  wire \raw_data_r_r_reg_n_0_[55] ;
  wire \raw_data_r_r_reg_n_0_[56] ;
  wire \raw_data_r_r_reg_n_0_[57] ;
  wire \raw_data_r_r_reg_n_0_[58] ;
  wire \raw_data_r_r_reg_n_0_[59] ;
  wire \raw_data_r_r_reg_n_0_[5] ;
  wire \raw_data_r_r_reg_n_0_[60] ;
  wire \raw_data_r_r_reg_n_0_[61] ;
  wire \raw_data_r_r_reg_n_0_[62] ;
  wire \raw_data_r_r_reg_n_0_[63] ;
  wire \raw_data_r_r_reg_n_0_[64] ;
  wire \raw_data_r_r_reg_n_0_[65] ;
  wire \raw_data_r_r_reg_n_0_[6] ;
  wire \raw_data_r_r_reg_n_0_[7] ;
  wire \raw_data_r_r_reg_n_0_[8] ;
  wire \raw_data_r_r_reg_n_0_[9] ;
  wire [63:0]\raw_data_r_reg[63]_0 ;
  wire [1:0]\raw_data_r_reg[65]_0 ;
  wire rd_err_c;
  wire rd_err_pre;
  wire rd_err_q_reg_0;
  wire rx_header_1_i_1;
  wire [0:0]rxbuferr_out_lane1_i;
  wire [1:0]rxbuferr_out_lane2_i;
  wire [1:0]rxbuferr_out_lane3_i;
  wire rxchanisaligned;
  wire rxchanisaligned1_out;
  wire rxdatavalid_lookahead_i;
  wire rxdatavalid_to_fifo_lane2_i;
  wire s_level_out_d6_reg;
  wire sel;
  wire srst;
  wire start_cb_writes_lane2_i;
  wire start_cb_writes_mastr;
  wire start_cb_writes_mastr_i_1_n_0;
  wire start_cb_writes_mastr_i_3_n_0;
  wire start_cb_writes_mastr_i_4_n_0;
  wire start_cb_writes_mastr_i_5_n_0;
  wire start_cb_writes_mastr_i_6_n_0;
  wire start_cb_writes_mastr_reg_0;
  wire start_cb_writes_stg1;
  wire start_cb_writes_stg2;
  wire start_cb_writes_stg3;
  wire u_cdc_rxlossofsync_in_n_0;
  wire u_rst_sync_btf_sync_n_0;
  wire underflow_flag_c;
  wire underflow_flag_r1;
  wire underflow_flag_r10;
  wire underflow_flag_r2;
  wire underflow_flag_r3;
  wire valid_btf_detect;
  wire valid_btf_detect_c;
  wire valid_btf_detect_c1;
  wire valid_btf_detect_dlyd1;
  wire [4:0]valid_btf_detect_extend_r;
  wire valid_btf_detect_extend_r2;
  wire valid_btf_detect_extend_r20_n_0;
  wire [0:0]\valid_btf_detect_extend_r_reg[4]_0 ;
  wire valid_btf_detect_r;
  wire valid_btf_detect_r_i_2_n_0;
  wire valid_btf_detect_r_i_3_n_0;
  wire [2:0]wait_for_rd_en;
  wire \wait_for_rd_en[0]_i_1_n_0 ;
  wire \wait_for_rd_en[1]_i_1_n_0 ;
  wire \wait_for_rd_en[2]_i_1__1_n_0 ;
  wire \wait_for_rd_en[2]_i_2_n_0 ;
  wire [5:0]wait_for_wr_en_reg;
  wire \wait_for_wr_en_wr3_reg[0]_srl3_n_0 ;
  wire \wait_for_wr_en_wr3_reg[1]_srl3_n_0 ;
  wire \wait_for_wr_en_wr3_reg[2]_srl3_n_0 ;
  wire \wait_for_wr_en_wr3_reg[3]_srl3_n_0 ;
  wire \wait_for_wr_en_wr3_reg[4]_srl3_n_0 ;
  wire \wait_for_wr_en_wr3_reg[5]_srl3_n_0 ;
  wire [5:0]wait_for_wr_en_wr4;
  wire wr_err_c;
  wire wr_err_rd_clk_pre;
  wire wr_err_rd_clk_sync_reg_0;
  wire wr_monitor_flag;
  wire [4:0]wr_monitor_flag_reg;
  wire NLW_SRLC32E_inst_0_Q31_UNCONNECTED;
  wire NLW_SRLC32E_inst_4_Q31_UNCONNECTED;
  wire [7:7]\NLW_count_for_reset_r_reg[16]_i_1__1_CO_UNCONNECTED ;
  wire \NLW_master_fifo.data_fifo_prog_full_UNCONNECTED ;
  wire \NLW_master_fifo.data_fifo_rd_rst_busy_UNCONNECTED ;
  wire \NLW_master_fifo.data_fifo_wr_rst_busy_UNCONNECTED ;
  wire [71:67]\NLW_master_fifo.data_fifo_dout_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    ANY_VLD_BTF_FLAG_i_1__1
       (.I0(any_vld_btf_lane2_i),
        .I1(p_15_in),
        .I2(ANY_VLD_BTF_FLAG_i_2__1_n_0),
        .O(ANY_VLD_BTF_FLAG_i_1__1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ANY_VLD_BTF_FLAG_i_2__1
       (.I0(wait_for_wr_en_wr4[4]),
        .I1(wait_for_wr_en_wr4[0]),
        .I2(wait_for_wr_en_wr4[3]),
        .I3(ANY_VLD_BTF_FLAG_i_3__1_n_0),
        .O(ANY_VLD_BTF_FLAG_i_2__1_n_0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    ANY_VLD_BTF_FLAG_i_3__1
       (.I0(wait_for_wr_en_wr4[2]),
        .I1(cbcc_fifo_reset_wr_clk),
        .I2(wait_for_wr_en_wr4[5]),
        .I3(wait_for_wr_en_wr4[1]),
        .O(ANY_VLD_BTF_FLAG_i_3__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ANY_VLD_BTF_FLAG_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(ANY_VLD_BTF_FLAG_i_1__1_n_0),
        .Q(any_vld_btf_lane2_i),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    CB_align_ver_i_1__1
       (.I0(CB_align_ver_i_2__1_n_0),
        .I1(CB_align_ver_i_3__1_n_0),
        .I2(Q[61]),
        .I3(Q[53]),
        .I4(Q[62]),
        .I5(Q[60]),
        .O(CB_align_ver0));
  LUT5 #(
    .INIT(32'h00000001)) 
    CB_align_ver_i_2__1
       (.I0(Q[57]),
        .I1(Q[50]),
        .I2(Q[48]),
        .I3(Q[52]),
        .I4(CB_align_ver_i_4__1_n_0),
        .O(CB_align_ver_i_2__1_n_0));
  LUT5 #(
    .INIT(32'hFFEFFFFF)) 
    CB_align_ver_i_3__1
       (.I0(CB_align_ver_i_5__2_n_0),
        .I1(Q[55]),
        .I2(Q[54]),
        .I3(Q[51]),
        .I4(Q[59]),
        .O(CB_align_ver_i_3__1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    CB_align_ver_i_4__1
       (.I0(Q[63]),
        .I1(Q[56]),
        .I2(Q[49]),
        .I3(Q[58]),
        .O(CB_align_ver_i_4__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    CB_align_ver_i_5__2
       (.I0(\fifo_dout_reg_n_0_[65] ),
        .I1(\fifo_dout_reg_n_0_[64] ),
        .I2(master_do_rd_en),
        .O(CB_align_ver_i_5__2_n_0));
  FDRE CB_align_ver_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(CB_align_ver0),
        .Q(CB_align_ver),
        .R(cbcc_reset_cbstg2_rd_clk));
  FDRE CB_detect_dlyd0p5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CB_detect0),
        .Q(CB_detect_dlyd0p5),
        .R(cbcc_fifo_reset_wr_clk));
  LUT2 #(
    .INIT(4'hE)) 
    CB_detect_dlyd1_i_1__1
       (.I0(CB_detect_dlyd1p0),
        .I1(CB_detect_dlyd0p5),
        .O(CB_detect_dlyd10));
  FDRE CB_detect_dlyd1_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CB_detect_dlyd10),
        .Q(CB_detect_dlyd1),
        .R(cbcc_fifo_reset_wr_clk));
  FDRE CB_detect_dlyd1p0_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CB_detect_dlyd0p5),
        .Q(CB_detect_dlyd1p0),
        .R(cbcc_fifo_reset_wr_clk));
  FDRE CB_flag_flopped_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(CB_flag_direct),
        .Q(CB_flag_flopped),
        .R(1'b0));
  FDSE CC_RXLOSSOFSYNC_OUT_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(u_cdc_rxlossofsync_in_n_0),
        .Q(RXLOSSOFSYNC_OUT_LANE2),
        .S(cbcc_only_reset_rd_clk));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'h80880888)) 
    CC_RX_HEADER_OUT_ERR_i_1__1
       (.I0(Q[64]),
        .I1(master_do_rd_en),
        .I2(\fifo_dout_reg_n_0_[65] ),
        .I3(hold_reg_r),
        .I4(\fifo_dout_reg_n_0_[64] ),
        .O(CC_RX_HEADER_OUT_ERR_i_1__1_n_0));
  FDRE CC_RX_HEADER_OUT_ERR_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(CC_RX_HEADER_OUT_ERR_i_1__1_n_0),
        .Q(RXHEADER_OUT_ERR_LANE2),
        .R(1'b0));
  FDRE CC_detect_dlyd1_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_17_in),
        .Q(CC_detect_dlyd1),
        .R(cbcc_fifo_reset_wr_clk));
  FDRE CC_detect_pulse_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CC_detect_pulse_i),
        .Q(CC_detect_pulse_r),
        .R(1'b0));
  FDRE \CHBONDO_reg[0] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(ch_bond_m[0]),
        .Q(\CHBONDO_reg[1]_0 [0]),
        .R(cbcc_reset_cbstg2_rd_clk));
  FDRE \CHBONDO_reg[1] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(ch_bond_m[1]),
        .Q(\CHBONDO_reg[1]_0 [1]),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    FINAL_GATER_FOR_FIFO_DIN_i_1__1
       (.I0(do_wr_en_reg_0),
        .I1(p_15_in),
        .I2(final_gater_for_fifo_din_lane2_i),
        .O(FINAL_GATER_FOR_FIFO_DIN_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    FINAL_GATER_FOR_FIFO_DIN_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(FINAL_GATER_FOR_FIFO_DIN_i_1__1_n_0),
        .Q(final_gater_for_fifo_din_lane2_i),
        .R(cbcc_fifo_reset_wr_clk));
  LUT6 #(
    .INIT(64'h0000000555555554)) 
    FIRST_CB_BITERR_CB_RESET_OUT_i_1__1
       (.I0(FIRST_CB_BITERR_CB_RESET_OUT_i_2__1_n_0),
        .I1(wr_monitor_flag_reg[0]),
        .I2(wr_monitor_flag_reg[1]),
        .I3(wr_monitor_flag_reg[3]),
        .I4(wr_monitor_flag_reg[2]),
        .I5(wr_monitor_flag_reg[4]),
        .O(FIRST_CB_BITERR_CB_RESET_OUT_i_1__1_n_0));
  LUT6 #(
    .INIT(64'hAAABABABAFABABAB)) 
    FIRST_CB_BITERR_CB_RESET_OUT_i_2__1
       (.I0(cbcc_fifo_reset_to_fifo_wr_clk),
        .I1(bit_err_chan_bond_lane2_i),
        .I2(FIRST_CB_BITERR_CB_RESET_OUT2_out),
        .I3(new_do_wr_en),
        .I4(flag_mask_CB_r_i_3__1_n_0),
        .I5(FIRST_CB_BITERR_CB_RESET_OUT0),
        .O(FIRST_CB_BITERR_CB_RESET_OUT_i_2__1_n_0));
  LUT5 #(
    .INIT(32'h0000FE00)) 
    FIRST_CB_BITERR_CB_RESET_OUT_i_3__1
       (.I0(wr_monitor_flag_reg[1]),
        .I1(wr_monitor_flag_reg[3]),
        .I2(wr_monitor_flag_reg[2]),
        .I3(wr_monitor_flag_reg[4]),
        .I4(flag_mask_CB_r_reg_n_0),
        .O(FIRST_CB_BITERR_CB_RESET_OUT2_out));
  FDRE #(
    .INIT(1'b0)) 
    FIRST_CB_BITERR_CB_RESET_OUT_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(FIRST_CB_BITERR_CB_RESET_OUT_i_1__1_n_0),
        .Q(bit_err_chan_bond_lane2_i),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_onehot_cdr_reset_fsm_r[2]_i_1 
       (.I0(allow_block_sync_propagation_reg),
        .I1(hard_err_rst_int),
        .I2(link_reset_2_c),
        .I3(link_reset_1_c),
        .I4(link_reset_0_c),
        .I5(link_reset_3_c),
        .O(SR));
  LUT6 #(
    .INIT(64'hABA8000000000000)) 
    \LINK_RESET[0]_i_1__1 
       (.I0(\LINK_RESET[0]_i_2__1_n_0 ),
        .I1(count_for_reset_r_reg[1]),
        .I2(count_for_reset_r_reg[2]),
        .I3(\LINK_RESET[0]_i_3__1_n_0 ),
        .I4(\LINK_RESET[0]_i_4__1_n_0 ),
        .I5(\LINK_RESET[0]_i_5__1_n_0 ),
        .O(link_reset_0));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \LINK_RESET[0]_i_2__1 
       (.I0(count_for_reset_r_reg[3]),
        .I1(count_for_reset_r_reg[6]),
        .I2(count_for_reset_r_reg[7]),
        .I3(count_for_reset_r_reg[5]),
        .I4(count_for_reset_r_reg[4]),
        .O(\LINK_RESET[0]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \LINK_RESET[0]_i_3__1 
       (.I0(count_for_reset_r_reg[6]),
        .I1(count_for_reset_r_reg[7]),
        .I2(count_for_reset_r_reg[4]),
        .I3(count_for_reset_r_reg[5]),
        .I4(count_for_reset_r_reg[3]),
        .I5(count_for_reset_r_reg[0]),
        .O(\LINK_RESET[0]_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \LINK_RESET[0]_i_4__1 
       (.I0(count_for_reset_r_reg[10]),
        .I1(count_for_reset_r_reg[11]),
        .I2(count_for_reset_r_reg[8]),
        .I3(count_for_reset_r_reg[9]),
        .I4(\LINK_RESET[0]_i_6__1_n_0 ),
        .O(\LINK_RESET[0]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \LINK_RESET[0]_i_5__1 
       (.I0(count_for_reset_r_reg[20]),
        .I1(count_for_reset_r_reg[21]),
        .I2(count_for_reset_r_reg[18]),
        .I3(count_for_reset_r_reg[19]),
        .I4(count_for_reset_r_reg[23]),
        .I5(count_for_reset_r_reg[22]),
        .O(\LINK_RESET[0]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \LINK_RESET[0]_i_6__1 
       (.I0(count_for_reset_r_reg[14]),
        .I1(count_for_reset_r_reg[15]),
        .I2(count_for_reset_r_reg[12]),
        .I3(count_for_reset_r_reg[13]),
        .I4(count_for_reset_r_reg[17]),
        .I5(count_for_reset_r_reg[16]),
        .O(\LINK_RESET[0]_i_6__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    LINK_RESET_OUT_i_1
       (.I0(link_reset_2_c),
        .I1(link_reset_1_c),
        .I2(link_reset_0_c),
        .I3(link_reset_3_c),
        .I4(LINK_RESET_OUT_reg),
        .O(LINK_RESET_OUT0));
  FDRE \LINK_RESET_reg[0] 
       (.C(init_clk),
        .CE(1'b1),
        .D(link_reset_0),
        .Q(link_reset_2_c),
        .R(1'b0));
  FDRE RXCHANISALIGNED_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(rxchanisaligned),
        .Q(ch_bond_done_i),
        .R(cbcc_reset_cbstg2_rd_clk));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    RX_HARD_ERR_i_1
       (.I0(rxbuferr_out_lane2_i[0]),
        .I1(RX_HARD_ERR_reg),
        .I2(rxbuferr_out_lane2_i[1]),
        .I3(rxbuferr_out_lane3_i[1]),
        .I4(rxbuferr_out_lane3_i[0]),
        .I5(RX_HARD_ERR_reg_0),
        .O(rd_err_q_reg_0));
  LUT2 #(
    .INIT(4'h8)) 
    RX_HEADER_0_REG_i_1__1
       (.I0(\fifo_dout_reg_n_0_[64] ),
        .I1(hold_reg_r),
        .O(\fifo_dout_reg[64]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h8)) 
    RX_HEADER_1_REG_i_1__1
       (.I0(\fifo_dout_reg_n_0_[65] ),
        .I1(hold_reg_r),
        .O(rx_header_1_i_1));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane2_i/SRLC32E_inst_0 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SRLC32E_inst_0
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(s_level_out_d6_reg),
        .D(EN_CHAN_SYNC),
        .Q(enchansync_dlyd_i_1),
        .Q31(NLW_SRLC32E_inst_0_Q31_UNCONNECTED));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane2_i/SRLC32E_inst_4 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SRLC32E_inst_4
       (.A({1'b0,1'b0,1'b0,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(rxdatavalid_to_fifo_lane2_i),
        .Q(rxdatavalid_lookahead_i),
        .Q31(NLW_SRLC32E_inst_4_Q31_UNCONNECTED));
  FDRE #(
    .INIT(1'b0)) 
    START_CB_WRITES_OUT_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(start_cb_writes_stg3),
        .Q(start_cb_writes_lane2_i),
        .R(cbcc_fifo_reset_wr_clk));
  LUT1 #(
    .INIT(2'h1)) 
    \count_for_reset_r[0]_i_3__1 
       (.I0(count_for_reset_r_reg[0]),
        .O(\count_for_reset_r[0]_i_3__1_n_0 ));
  FDRE \count_for_reset_r_reg[0] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2__1_n_15 ),
        .Q(count_for_reset_r_reg[0]),
        .R(\count_for_reset_r_reg[23]_0 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \count_for_reset_r_reg[0]_i_2__1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\count_for_reset_r_reg[0]_i_2__1_n_0 ,\count_for_reset_r_reg[0]_i_2__1_n_1 ,\count_for_reset_r_reg[0]_i_2__1_n_2 ,\count_for_reset_r_reg[0]_i_2__1_n_3 ,\count_for_reset_r_reg[0]_i_2__1_n_4 ,\count_for_reset_r_reg[0]_i_2__1_n_5 ,\count_for_reset_r_reg[0]_i_2__1_n_6 ,\count_for_reset_r_reg[0]_i_2__1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\count_for_reset_r_reg[0]_i_2__1_n_8 ,\count_for_reset_r_reg[0]_i_2__1_n_9 ,\count_for_reset_r_reg[0]_i_2__1_n_10 ,\count_for_reset_r_reg[0]_i_2__1_n_11 ,\count_for_reset_r_reg[0]_i_2__1_n_12 ,\count_for_reset_r_reg[0]_i_2__1_n_13 ,\count_for_reset_r_reg[0]_i_2__1_n_14 ,\count_for_reset_r_reg[0]_i_2__1_n_15 }),
        .S({count_for_reset_r_reg[7:1],\count_for_reset_r[0]_i_3__1_n_0 }));
  FDRE \count_for_reset_r_reg[10] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1__1_n_13 ),
        .Q(count_for_reset_r_reg[10]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[11] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1__1_n_12 ),
        .Q(count_for_reset_r_reg[11]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[12] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1__1_n_11 ),
        .Q(count_for_reset_r_reg[12]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[13] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1__1_n_10 ),
        .Q(count_for_reset_r_reg[13]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[14] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1__1_n_9 ),
        .Q(count_for_reset_r_reg[14]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[15] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1__1_n_8 ),
        .Q(count_for_reset_r_reg[15]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[16] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1__1_n_15 ),
        .Q(count_for_reset_r_reg[16]),
        .R(\count_for_reset_r_reg[23]_0 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \count_for_reset_r_reg[16]_i_1__1 
       (.CI(\count_for_reset_r_reg[8]_i_1__1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_count_for_reset_r_reg[16]_i_1__1_CO_UNCONNECTED [7],\count_for_reset_r_reg[16]_i_1__1_n_1 ,\count_for_reset_r_reg[16]_i_1__1_n_2 ,\count_for_reset_r_reg[16]_i_1__1_n_3 ,\count_for_reset_r_reg[16]_i_1__1_n_4 ,\count_for_reset_r_reg[16]_i_1__1_n_5 ,\count_for_reset_r_reg[16]_i_1__1_n_6 ,\count_for_reset_r_reg[16]_i_1__1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\count_for_reset_r_reg[16]_i_1__1_n_8 ,\count_for_reset_r_reg[16]_i_1__1_n_9 ,\count_for_reset_r_reg[16]_i_1__1_n_10 ,\count_for_reset_r_reg[16]_i_1__1_n_11 ,\count_for_reset_r_reg[16]_i_1__1_n_12 ,\count_for_reset_r_reg[16]_i_1__1_n_13 ,\count_for_reset_r_reg[16]_i_1__1_n_14 ,\count_for_reset_r_reg[16]_i_1__1_n_15 }),
        .S(count_for_reset_r_reg[23:16]));
  FDRE \count_for_reset_r_reg[17] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1__1_n_14 ),
        .Q(count_for_reset_r_reg[17]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[18] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1__1_n_13 ),
        .Q(count_for_reset_r_reg[18]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[19] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1__1_n_12 ),
        .Q(count_for_reset_r_reg[19]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[1] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2__1_n_14 ),
        .Q(count_for_reset_r_reg[1]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[20] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1__1_n_11 ),
        .Q(count_for_reset_r_reg[20]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[21] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1__1_n_10 ),
        .Q(count_for_reset_r_reg[21]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[22] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1__1_n_9 ),
        .Q(count_for_reset_r_reg[22]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[23] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1__1_n_8 ),
        .Q(count_for_reset_r_reg[23]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[2] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2__1_n_13 ),
        .Q(count_for_reset_r_reg[2]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[3] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2__1_n_12 ),
        .Q(count_for_reset_r_reg[3]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[4] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2__1_n_11 ),
        .Q(count_for_reset_r_reg[4]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[5] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2__1_n_10 ),
        .Q(count_for_reset_r_reg[5]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[6] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2__1_n_9 ),
        .Q(count_for_reset_r_reg[6]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[7] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2__1_n_8 ),
        .Q(count_for_reset_r_reg[7]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[8] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1__1_n_15 ),
        .Q(count_for_reset_r_reg[8]),
        .R(\count_for_reset_r_reg[23]_0 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \count_for_reset_r_reg[8]_i_1__1 
       (.CI(\count_for_reset_r_reg[0]_i_2__1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\count_for_reset_r_reg[8]_i_1__1_n_0 ,\count_for_reset_r_reg[8]_i_1__1_n_1 ,\count_for_reset_r_reg[8]_i_1__1_n_2 ,\count_for_reset_r_reg[8]_i_1__1_n_3 ,\count_for_reset_r_reg[8]_i_1__1_n_4 ,\count_for_reset_r_reg[8]_i_1__1_n_5 ,\count_for_reset_r_reg[8]_i_1__1_n_6 ,\count_for_reset_r_reg[8]_i_1__1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\count_for_reset_r_reg[8]_i_1__1_n_8 ,\count_for_reset_r_reg[8]_i_1__1_n_9 ,\count_for_reset_r_reg[8]_i_1__1_n_10 ,\count_for_reset_r_reg[8]_i_1__1_n_11 ,\count_for_reset_r_reg[8]_i_1__1_n_12 ,\count_for_reset_r_reg[8]_i_1__1_n_13 ,\count_for_reset_r_reg[8]_i_1__1_n_14 ,\count_for_reset_r_reg[8]_i_1__1_n_15 }),
        .S(count_for_reset_r_reg[15:8]));
  FDRE \count_for_reset_r_reg[9] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1__1_n_14 ),
        .Q(count_for_reset_r_reg[9]),
        .R(\count_for_reset_r_reg[23]_0 ));
  LUT3 #(
    .INIT(8'hBF)) 
    do_rd_en_i_1__1
       (.I0(cbcc_fifo_reset_rd_clk),
        .I1(wait_for_rd_en[2]),
        .I2(wait_for_rd_en[1]),
        .O(do_rd_en));
  FDRE #(
    .INIT(1'b0)) 
    do_rd_en_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(new_underflow_flag_c),
        .Q(do_rd_en_reg_n_0),
        .R(do_rd_en));
  LUT6 #(
    .INIT(64'h0000000000F80000)) 
    do_wr_en_i_1__1
       (.I0(do_wr_en_reg_0),
        .I1(p_15_in),
        .I2(final_gater_for_fifo_din_lane2_i),
        .I3(overflow_flag_c),
        .I4(raw_data_r[66]),
        .I5(ANY_VLD_BTF_FLAG_i_2__1_n_0),
        .O(do_wr_en_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    do_wr_en_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(do_wr_en_i_1__1_n_0),
        .Q(do_wr_en),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h07)) 
    \fifo_din_i_reg[71]_i_1__1 
       (.I0(do_wr_en_reg_0),
        .I1(p_15_in),
        .I2(do_wr_en),
        .O(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[0] ),
        .Q(fifo_din_i_reg[0]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[10] ),
        .Q(fifo_din_i_reg[10]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[11] ),
        .Q(fifo_din_i_reg[11]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[12] ),
        .Q(fifo_din_i_reg[12]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[13] ),
        .Q(fifo_din_i_reg[13]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[14] ),
        .Q(fifo_din_i_reg[14]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[15] ),
        .Q(fifo_din_i_reg[15]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[16] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[16] ),
        .Q(fifo_din_i_reg[16]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[17] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[17] ),
        .Q(fifo_din_i_reg[17]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[18] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[18] ),
        .Q(fifo_din_i_reg[18]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[19] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[19] ),
        .Q(fifo_din_i_reg[19]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[1] ),
        .Q(fifo_din_i_reg[1]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[20] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[20] ),
        .Q(fifo_din_i_reg[20]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[21] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[21] ),
        .Q(fifo_din_i_reg[21]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[22] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[22] ),
        .Q(fifo_din_i_reg[22]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[23] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[23] ),
        .Q(fifo_din_i_reg[23]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[24] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[24] ),
        .Q(fifo_din_i_reg[24]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[25] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[25] ),
        .Q(fifo_din_i_reg[25]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[26] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[26] ),
        .Q(fifo_din_i_reg[26]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[27] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[27] ),
        .Q(fifo_din_i_reg[27]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[28] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[28] ),
        .Q(fifo_din_i_reg[28]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[29] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[29] ),
        .Q(fifo_din_i_reg[29]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[2] ),
        .Q(fifo_din_i_reg[2]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[30] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[30] ),
        .Q(fifo_din_i_reg[30]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[31] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[31] ),
        .Q(fifo_din_i_reg[31]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[32] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[32] ),
        .Q(fifo_din_i_reg[32]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[33] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[33] ),
        .Q(fifo_din_i_reg[33]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[34] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[34] ),
        .Q(fifo_din_i_reg[34]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[35] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[35] ),
        .Q(fifo_din_i_reg[35]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[36] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[36] ),
        .Q(fifo_din_i_reg[36]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[37] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[37] ),
        .Q(fifo_din_i_reg[37]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[38] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[38] ),
        .Q(fifo_din_i_reg[38]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[39] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[39] ),
        .Q(fifo_din_i_reg[39]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[3] ),
        .Q(fifo_din_i_reg[3]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[40] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[40] ),
        .Q(fifo_din_i_reg[40]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[41] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[41] ),
        .Q(fifo_din_i_reg[41]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[42] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[42] ),
        .Q(fifo_din_i_reg[42]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[43] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[43] ),
        .Q(fifo_din_i_reg[43]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[44] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[44] ),
        .Q(fifo_din_i_reg[44]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[45] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[45] ),
        .Q(fifo_din_i_reg[45]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[46] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[46] ),
        .Q(fifo_din_i_reg[46]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[47] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[47] ),
        .Q(fifo_din_i_reg[47]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[48] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[48] ),
        .Q(fifo_din_i_reg[48]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[49] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[49] ),
        .Q(fifo_din_i_reg[49]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[4] ),
        .Q(fifo_din_i_reg[4]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[50] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[50] ),
        .Q(fifo_din_i_reg[50]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[51] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[51] ),
        .Q(fifo_din_i_reg[51]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[52] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[52] ),
        .Q(fifo_din_i_reg[52]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[53] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[53] ),
        .Q(fifo_din_i_reg[53]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[54] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[54] ),
        .Q(fifo_din_i_reg[54]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[55] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[55] ),
        .Q(fifo_din_i_reg[55]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[56] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[56] ),
        .Q(fifo_din_i_reg[56]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[57] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[57] ),
        .Q(fifo_din_i_reg[57]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[58] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[58] ),
        .Q(fifo_din_i_reg[58]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[59] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[59] ),
        .Q(fifo_din_i_reg[59]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[5] ),
        .Q(fifo_din_i_reg[5]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[60] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[60] ),
        .Q(fifo_din_i_reg[60]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[61] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[61] ),
        .Q(fifo_din_i_reg[61]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[62] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[62] ),
        .Q(fifo_din_i_reg[62]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[63] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[63] ),
        .Q(fifo_din_i_reg[63]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[64] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[64] ),
        .Q(fifo_din_i_reg[64]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[65] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[65] ),
        .Q(fifo_din_i_reg[65]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[66] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(rxdatavalid_lookahead_i),
        .Q(fifo_din_i_reg[66]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[67] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CC_detect_pulse_r),
        .Q(fifo_din_i_reg[67]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[68] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_0_in11_in),
        .Q(fifo_din_i_reg[68]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[69] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CB_detect_dlyd1),
        .Q(fifo_din_i_reg[69]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[6] ),
        .Q(fifo_din_i_reg[6]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[70] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CB_detect),
        .Q(fifo_din_i_reg[70]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[71] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CC_detect_pulse_i),
        .Q(fifo_din_i_reg[71]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[7] ),
        .Q(fifo_din_i_reg[7]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[8] ),
        .Q(fifo_din_i_reg[8]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[9] ),
        .Q(fifo_din_i_reg[9]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_dout_reg[0] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \fifo_dout_reg[10] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \fifo_dout_reg[11] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \fifo_dout_reg[12] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \fifo_dout_reg[13] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \fifo_dout_reg[14] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \fifo_dout_reg[15] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \fifo_dout_reg[16] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \fifo_dout_reg[17] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \fifo_dout_reg[18] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \fifo_dout_reg[19] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \fifo_dout_reg[1] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \fifo_dout_reg[20] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \fifo_dout_reg[21] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \fifo_dout_reg[22] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \fifo_dout_reg[23] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \fifo_dout_reg[24] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \fifo_dout_reg[25] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \fifo_dout_reg[26] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \fifo_dout_reg[27] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \fifo_dout_reg[28] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \fifo_dout_reg[29] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \fifo_dout_reg[2] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \fifo_dout_reg[30] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \fifo_dout_reg[31] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \fifo_dout_reg[32] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[32]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \fifo_dout_reg[33] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[33]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \fifo_dout_reg[34] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[34]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \fifo_dout_reg[35] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[35]),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \fifo_dout_reg[36] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[36]),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \fifo_dout_reg[37] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[37]),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \fifo_dout_reg[38] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[38]),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \fifo_dout_reg[39] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[39]),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \fifo_dout_reg[3] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \fifo_dout_reg[40] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[40]),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \fifo_dout_reg[41] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[41]),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \fifo_dout_reg[42] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[42]),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \fifo_dout_reg[43] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[43]),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \fifo_dout_reg[44] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[44]),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \fifo_dout_reg[45] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[45]),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \fifo_dout_reg[46] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[46]),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \fifo_dout_reg[47] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[47]),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \fifo_dout_reg[48] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[48]),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \fifo_dout_reg[49] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[49]),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \fifo_dout_reg[4] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \fifo_dout_reg[50] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[50]),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \fifo_dout_reg[51] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[51]),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \fifo_dout_reg[52] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[52]),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \fifo_dout_reg[53] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[53]),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \fifo_dout_reg[54] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[54]),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \fifo_dout_reg[55] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[55]),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \fifo_dout_reg[56] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[56]),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \fifo_dout_reg[57] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[57]),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \fifo_dout_reg[58] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[58]),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \fifo_dout_reg[59] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[59]),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \fifo_dout_reg[5] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \fifo_dout_reg[60] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[60]),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \fifo_dout_reg[61] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[61]),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \fifo_dout_reg[62] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[62]),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \fifo_dout_reg[63] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[63]),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \fifo_dout_reg[64] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[64]),
        .Q(\fifo_dout_reg_n_0_[64] ),
        .R(1'b0));
  FDRE \fifo_dout_reg[65] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[65]),
        .Q(\fifo_dout_reg_n_0_[65] ),
        .R(1'b0));
  FDRE \fifo_dout_reg[66] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[66]),
        .Q(p_0_in19_in),
        .R(1'b0));
  FDRE \fifo_dout_reg[68] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[68]),
        .Q(Q[64]),
        .R(1'b0));
  FDRE \fifo_dout_reg[69] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[69]),
        .Q(p_0_in20_in),
        .R(1'b0));
  FDRE \fifo_dout_reg[6] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \fifo_dout_reg[70] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[70]),
        .Q(Q[65]),
        .R(1'b0));
  FDRE \fifo_dout_reg[7] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \fifo_dout_reg[8] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \fifo_dout_reg[9] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[9]),
        .Q(Q[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFF08)) 
    flag_mask_CB_r_i_1__1
       (.I0(FIRST_CB_BITERR_CB_RESET_OUT0),
        .I1(wr_monitor_flag),
        .I2(flag_mask_CB_r_i_3__1_n_0),
        .I3(flag_mask_CB_r_reg_n_0),
        .O(flag_mask_CB_r_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    flag_mask_CB_r_i_2__1
       (.I0(flag_mask_CB_r_i_4__1_n_0),
        .I1(flag_mask_CB_r_i_5__1_n_0),
        .I2(flag_mask_CB_r_i_6__1_n_0),
        .I3(fifo_din_i_reg[48]),
        .I4(fifo_din_i_reg[60]),
        .I5(fifo_din_i_reg[49]),
        .O(FIRST_CB_BITERR_CB_RESET_OUT0));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'h15555555)) 
    flag_mask_CB_r_i_3__1
       (.I0(wr_monitor_flag_reg[4]),
        .I1(wr_monitor_flag_reg[2]),
        .I2(wr_monitor_flag_reg[1]),
        .I3(wr_monitor_flag_reg[0]),
        .I4(wr_monitor_flag_reg[3]),
        .O(flag_mask_CB_r_i_3__1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    flag_mask_CB_r_i_4__1
       (.I0(fifo_din_i_reg[56]),
        .I1(fifo_din_i_reg[68]),
        .I2(fifo_din_i_reg[57]),
        .I3(fifo_din_i_reg[63]),
        .I4(fifo_din_i_reg[59]),
        .I5(fifo_din_i_reg[54]),
        .O(flag_mask_CB_r_i_4__1_n_0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    flag_mask_CB_r_i_5__1
       (.I0(fifo_din_i_reg[50]),
        .I1(fifo_din_i_reg[51]),
        .I2(fifo_din_i_reg[61]),
        .I3(fifo_din_i_reg[58]),
        .O(flag_mask_CB_r_i_5__1_n_0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    flag_mask_CB_r_i_6__1
       (.I0(fifo_din_i_reg[53]),
        .I1(fifo_din_i_reg[52]),
        .I2(fifo_din_i_reg[62]),
        .I3(fifo_din_i_reg[55]),
        .O(flag_mask_CB_r_i_6__1_n_0));
  FDRE flag_mask_CB_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(flag_mask_CB_r_i_1__1_n_0),
        .Q(flag_mask_CB_r_reg_n_0),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    hard_err_usr_i_2
       (.I0(rxbuferr_out_lane2_i[1]),
        .I1(rxbuferr_out_lane3_i[0]),
        .I2(RX_HARD_ERR_reg),
        .I3(rxbuferr_out_lane3_i[1]),
        .I4(rxbuferr_out_lane2_i[0]),
        .I5(rxbuferr_out_lane1_i),
        .O(wr_err_rd_clk_sync_reg_0));
  FDRE hold_reg_r_reg
       (.C(s_level_out_d6_reg),
        .CE(do_rd_en_reg_n_0),
        .D(hold_reg),
        .Q(hold_reg_r),
        .R(cbcc_only_reset_rd_clk));
  FDRE hold_reg_reg
       (.C(s_level_out_d6_reg),
        .CE(do_rd_en_reg_n_0),
        .D(do_rd_en_reg_n_0),
        .Q(hold_reg),
        .R(cbcc_only_reset_rd_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_CH_BOND_MASTER \master.master 
       (.CB_align_ver(CB_align_ver),
        .CB_flag_flopped(CB_flag_flopped),
        .D(ch_bond_m),
        .Q({Q[65],p_0_in20_in,Q[64],p_0_in19_in}),
        .cbcc_reset_cbstg2_rd_clk(cbcc_reset_cbstg2_rd_clk),
        .do_rd_en_reg(do_rd_en_lane2_i),
        .enchansync_dlyd_i_1(enchansync_dlyd_i_1),
        .master_do_rd_en(master_do_rd_en),
        .master_do_rd_en_out_reg(do_rd_en_reg_n_0),
        .rxchanisaligned(rxchanisaligned),
        .rxchanisaligned1_out(rxchanisaligned1_out),
        .rxchanisaligned_reg_0(s_level_out_d6_reg));
  (* CHECK_LICENSE_TYPE = "aurora_64b66b_rx_0_fifo_gen_master,fifo_generator_v13_2_5,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "fifo_generator_v13_2_5,Vivado 2020.2" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_fifo_gen_master \master_fifo.data_fifo 
       (.din(fifo_din_i_reg),
        .dout({\NLW_master_fifo.data_fifo_dout_UNCONNECTED [71],fifo_dout_i}),
        .empty(underflow_flag_c),
        .full(overflow_flag_c),
        .overflow(wr_err_c),
        .prog_empty(buffer_too_empty_c),
        .prog_full(\NLW_master_fifo.data_fifo_prog_full_UNCONNECTED ),
        .rd_clk(s_level_out_d6_reg),
        .rd_en(out),
        .rd_rst_busy(\NLW_master_fifo.data_fifo_rd_rst_busy_UNCONNECTED ),
        .srst(srst),
        .underflow(rd_err_c),
        .wr_clk(gtwiz_userclk_rx_usrclk_out),
        .wr_en(new_do_wr_en),
        .wr_rst_busy(\NLW_master_fifo.data_fifo_wr_rst_busy_UNCONNECTED ));
  LUT4 #(
    .INIT(16'h7740)) 
    master_stop_prev_cb_r_i_1__0
       (.I0(\CHBONDO_reg[1]_0 [0]),
        .I1(\CHBONDO_reg[1]_0 [1]),
        .I2(enchansync_dlyd_i),
        .I3(master_stop_prev_cb_r),
        .O(\CHBONDO_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h7740)) 
    master_stop_prev_cb_r_i_1__1
       (.I0(\CHBONDO_reg[1]_0 [0]),
        .I1(\CHBONDO_reg[1]_0 [1]),
        .I2(enchansync_dlyd_i_0),
        .I3(master_stop_prev_cb_r_1),
        .O(\CHBONDO_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h00F8)) 
    new_do_wr_en_i_1__1
       (.I0(do_wr_en_reg_0),
        .I1(p_15_in),
        .I2(do_wr_en),
        .I3(ANY_VLD_BTF_FLAG_i_2__1_n_0),
        .O(new_do_wr_en_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    new_do_wr_en_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(new_do_wr_en_i_1__1_n_0),
        .Q(new_do_wr_en),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h57)) 
    new_underflow_flag_c_inv_i_1__2
       (.I0(underflow_flag_r3),
        .I1(buffer_too_empty_c),
        .I2(underflow_flag_c),
        .O(new_underflow_flag_c0));
  (* inverted = "yes" *) 
  FDRE new_underflow_flag_c_reg_inv
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(new_underflow_flag_c0),
        .Q(new_underflow_flag_c),
        .R(cbcc_fifo_reset_rd_clk));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[0]),
        .Q(\raw_data_r_r_reg_n_0_[0] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[10]),
        .Q(\raw_data_r_r_reg_n_0_[10] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[11]),
        .Q(\raw_data_r_r_reg_n_0_[11] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[12]),
        .Q(\raw_data_r_r_reg_n_0_[12] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[13]),
        .Q(\raw_data_r_r_reg_n_0_[13] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[14]),
        .Q(\raw_data_r_r_reg_n_0_[14] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[15]),
        .Q(\raw_data_r_r_reg_n_0_[15] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[16] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[16]),
        .Q(\raw_data_r_r_reg_n_0_[16] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[17] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[17]),
        .Q(\raw_data_r_r_reg_n_0_[17] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[18] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[18]),
        .Q(\raw_data_r_r_reg_n_0_[18] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[19] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[19]),
        .Q(\raw_data_r_r_reg_n_0_[19] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[1]),
        .Q(\raw_data_r_r_reg_n_0_[1] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[20] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[20]),
        .Q(\raw_data_r_r_reg_n_0_[20] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[21] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[21]),
        .Q(\raw_data_r_r_reg_n_0_[21] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[22] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[22]),
        .Q(\raw_data_r_r_reg_n_0_[22] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[23] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[23]),
        .Q(\raw_data_r_r_reg_n_0_[23] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[24] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[24]),
        .Q(\raw_data_r_r_reg_n_0_[24] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[25] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[25]),
        .Q(\raw_data_r_r_reg_n_0_[25] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[26] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[26]),
        .Q(\raw_data_r_r_reg_n_0_[26] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[27] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[27]),
        .Q(\raw_data_r_r_reg_n_0_[27] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[28] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[28]),
        .Q(\raw_data_r_r_reg_n_0_[28] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[29] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[29]),
        .Q(\raw_data_r_r_reg_n_0_[29] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[2]),
        .Q(\raw_data_r_r_reg_n_0_[2] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[30] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[30]),
        .Q(\raw_data_r_r_reg_n_0_[30] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[31] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[31]),
        .Q(\raw_data_r_r_reg_n_0_[31] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[32] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[32]),
        .Q(\raw_data_r_r_reg_n_0_[32] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[33] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[33]),
        .Q(\raw_data_r_r_reg_n_0_[33] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[34] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[34]),
        .Q(\raw_data_r_r_reg_n_0_[34] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[35] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[35]),
        .Q(\raw_data_r_r_reg_n_0_[35] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[36] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[36]),
        .Q(\raw_data_r_r_reg_n_0_[36] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[37] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[37]),
        .Q(\raw_data_r_r_reg_n_0_[37] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[38] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[38]),
        .Q(\raw_data_r_r_reg_n_0_[38] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[39] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[39]),
        .Q(\raw_data_r_r_reg_n_0_[39] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[3]),
        .Q(\raw_data_r_r_reg_n_0_[3] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[40] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[40]),
        .Q(\raw_data_r_r_reg_n_0_[40] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[41] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[41]),
        .Q(\raw_data_r_r_reg_n_0_[41] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[42] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[42]),
        .Q(\raw_data_r_r_reg_n_0_[42] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[43] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[43]),
        .Q(\raw_data_r_r_reg_n_0_[43] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[44] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[44]),
        .Q(\raw_data_r_r_reg_n_0_[44] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[45] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[45]),
        .Q(\raw_data_r_r_reg_n_0_[45] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[46] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[46]),
        .Q(\raw_data_r_r_reg_n_0_[46] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[47] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[47]),
        .Q(\raw_data_r_r_reg_n_0_[47] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[48] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[48]),
        .Q(\raw_data_r_r_reg_n_0_[48] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[49] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[49]),
        .Q(\raw_data_r_r_reg_n_0_[49] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[4]),
        .Q(\raw_data_r_r_reg_n_0_[4] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[50] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[50]),
        .Q(\raw_data_r_r_reg_n_0_[50] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[51] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[51]),
        .Q(\raw_data_r_r_reg_n_0_[51] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[52] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[52]),
        .Q(\raw_data_r_r_reg_n_0_[52] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[53] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[53]),
        .Q(\raw_data_r_r_reg_n_0_[53] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[54] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[54]),
        .Q(\raw_data_r_r_reg_n_0_[54] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[55] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[55]),
        .Q(\raw_data_r_r_reg_n_0_[55] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[56] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[56]),
        .Q(\raw_data_r_r_reg_n_0_[56] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[57] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[57]),
        .Q(\raw_data_r_r_reg_n_0_[57] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[58] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[58]),
        .Q(\raw_data_r_r_reg_n_0_[58] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[59] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[59]),
        .Q(\raw_data_r_r_reg_n_0_[59] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[5]),
        .Q(\raw_data_r_r_reg_n_0_[5] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[60] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[60]),
        .Q(\raw_data_r_r_reg_n_0_[60] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[61] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[61]),
        .Q(\raw_data_r_r_reg_n_0_[61] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[62] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[62]),
        .Q(\raw_data_r_r_reg_n_0_[62] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[63] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[63]),
        .Q(\raw_data_r_r_reg_n_0_[63] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[64] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[64]),
        .Q(\raw_data_r_r_reg_n_0_[64] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[65] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[65]),
        .Q(\raw_data_r_r_reg_n_0_[65] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[66] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[66]),
        .Q(p_0_in11_in),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[6]),
        .Q(\raw_data_r_r_reg_n_0_[6] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[7]),
        .Q(\raw_data_r_r_reg_n_0_[7] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[8]),
        .Q(\raw_data_r_r_reg_n_0_[8] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[9]),
        .Q(\raw_data_r_r_reg_n_0_[9] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [0]),
        .Q(raw_data_r[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [10]),
        .Q(raw_data_r[10]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [11]),
        .Q(raw_data_r[11]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [12]),
        .Q(raw_data_r[12]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [13]),
        .Q(raw_data_r[13]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [14]),
        .Q(raw_data_r[14]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [15]),
        .Q(raw_data_r[15]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[16] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [16]),
        .Q(raw_data_r[16]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[17] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [17]),
        .Q(raw_data_r[17]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[18] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [18]),
        .Q(raw_data_r[18]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[19] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [19]),
        .Q(raw_data_r[19]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [1]),
        .Q(raw_data_r[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[20] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [20]),
        .Q(raw_data_r[20]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[21] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [21]),
        .Q(raw_data_r[21]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[22] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [22]),
        .Q(raw_data_r[22]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[23] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [23]),
        .Q(raw_data_r[23]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[24] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [24]),
        .Q(raw_data_r[24]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[25] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [25]),
        .Q(raw_data_r[25]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[26] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [26]),
        .Q(raw_data_r[26]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[27] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [27]),
        .Q(raw_data_r[27]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[28] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [28]),
        .Q(raw_data_r[28]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[29] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [29]),
        .Q(raw_data_r[29]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [2]),
        .Q(raw_data_r[2]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[30] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [30]),
        .Q(raw_data_r[30]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[31] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [31]),
        .Q(raw_data_r[31]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[32] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [32]),
        .Q(raw_data_r[32]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[33] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [33]),
        .Q(raw_data_r[33]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[34] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [34]),
        .Q(raw_data_r[34]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[35] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [35]),
        .Q(raw_data_r[35]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[36] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [36]),
        .Q(raw_data_r[36]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[37] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [37]),
        .Q(raw_data_r[37]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[38] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [38]),
        .Q(raw_data_r[38]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[39] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [39]),
        .Q(raw_data_r[39]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [3]),
        .Q(raw_data_r[3]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[40] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [40]),
        .Q(raw_data_r[40]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[41] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [41]),
        .Q(raw_data_r[41]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[42] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [42]),
        .Q(raw_data_r[42]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[43] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [43]),
        .Q(raw_data_r[43]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[44] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [44]),
        .Q(raw_data_r[44]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[45] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [45]),
        .Q(raw_data_r[45]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[46] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [46]),
        .Q(raw_data_r[46]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[47] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [47]),
        .Q(raw_data_r[47]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[48] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [48]),
        .Q(raw_data_r[48]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[49] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [49]),
        .Q(raw_data_r[49]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [4]),
        .Q(raw_data_r[4]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[50] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [50]),
        .Q(raw_data_r[50]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[51] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [51]),
        .Q(raw_data_r[51]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[52] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [52]),
        .Q(raw_data_r[52]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[53] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [53]),
        .Q(raw_data_r[53]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[54] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [54]),
        .Q(raw_data_r[54]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[55] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [55]),
        .Q(raw_data_r[55]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[56] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [56]),
        .Q(raw_data_r[56]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[57] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [57]),
        .Q(raw_data_r[57]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[58] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [58]),
        .Q(raw_data_r[58]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[59] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [59]),
        .Q(raw_data_r[59]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [5]),
        .Q(raw_data_r[5]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[60] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [60]),
        .Q(raw_data_r[60]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[61] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [61]),
        .Q(raw_data_r[61]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[62] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [62]),
        .Q(raw_data_r[62]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[63] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [63]),
        .Q(raw_data_r[63]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[64] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[65]_0 [0]),
        .Q(raw_data_r[64]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[65] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[65]_0 [1]),
        .Q(raw_data_r[65]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[66] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(rxdatavalid_to_fifo_lane2_i),
        .Q(raw_data_r[66]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [6]),
        .Q(raw_data_r[6]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [7]),
        .Q(raw_data_r[7]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [8]),
        .Q(raw_data_r[8]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [9]),
        .Q(raw_data_r[9]),
        .R(1'b0));
  FDRE rd_err_pre_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(rd_err_c),
        .Q(rd_err_pre),
        .R(do_rd_en));
  FDRE rd_err_q_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(rd_err_pre),
        .Q(rxbuferr_out_lane2_i[0]),
        .R(do_rd_en));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    start_cb_writes_mastr_i_1
       (.I0(p_15_in),
        .I1(start_cb_writes_mastr_reg_0),
        .I2(start_cb_writes_mastr),
        .O(start_cb_writes_mastr_i_1_n_0));
  LUT5 #(
    .INIT(32'h00000200)) 
    start_cb_writes_mastr_i_2
       (.I0(start_cb_writes_mastr_i_3_n_0),
        .I1(start_cb_writes_mastr_i_4_n_0),
        .I2(\raw_data_r_r_reg_n_0_[57] ),
        .I3(\raw_data_r_r_reg_n_0_[60] ),
        .I4(\raw_data_r_r_reg_n_0_[51] ),
        .O(p_15_in));
  LUT5 #(
    .INIT(32'h00000040)) 
    start_cb_writes_mastr_i_3
       (.I0(\raw_data_r_r_reg_n_0_[56] ),
        .I1(\raw_data_r_r_reg_n_0_[54] ),
        .I2(\raw_data_r_r_reg_n_0_[59] ),
        .I3(\raw_data_r_r_reg_n_0_[55] ),
        .I4(start_cb_writes_mastr_i_5_n_0),
        .O(start_cb_writes_mastr_i_3_n_0));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    start_cb_writes_mastr_i_4
       (.I0(\raw_data_r_r_reg_n_0_[48] ),
        .I1(\raw_data_r_r_reg_n_0_[53] ),
        .I2(\raw_data_r_r_reg_n_0_[63] ),
        .I3(p_0_in11_in),
        .I4(start_cb_writes_mastr_i_6_n_0),
        .O(start_cb_writes_mastr_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFDF)) 
    start_cb_writes_mastr_i_5
       (.I0(\raw_data_r_r_reg_n_0_[65] ),
        .I1(\raw_data_r_r_reg_n_0_[50] ),
        .I2(\raw_data_r_r_reg_n_0_[61] ),
        .I3(\raw_data_r_r_reg_n_0_[58] ),
        .O(start_cb_writes_mastr_i_5_n_0));
  LUT4 #(
    .INIT(16'hFFFD)) 
    start_cb_writes_mastr_i_6
       (.I0(\raw_data_r_r_reg_n_0_[62] ),
        .I1(\raw_data_r_r_reg_n_0_[64] ),
        .I2(\raw_data_r_r_reg_n_0_[52] ),
        .I3(\raw_data_r_r_reg_n_0_[49] ),
        .O(start_cb_writes_mastr_i_6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    start_cb_writes_mastr_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(start_cb_writes_mastr_i_1_n_0),
        .Q(start_cb_writes_mastr),
        .R(cbcc_fifo_reset_wr_clk));
  FDRE #(
    .INIT(1'b0)) 
    start_cb_writes_stg1_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(start_cb_writes_mastr),
        .Q(start_cb_writes_stg1),
        .R(cbcc_fifo_reset_wr_clk));
  FDRE #(
    .INIT(1'b0)) 
    start_cb_writes_stg2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(start_cb_writes_stg1),
        .Q(start_cb_writes_stg2),
        .R(cbcc_fifo_reset_wr_clk));
  FDRE #(
    .INIT(1'b0)) 
    start_cb_writes_stg3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(start_cb_writes_stg2),
        .Q(start_cb_writes_stg3),
        .R(cbcc_fifo_reset_wr_clk));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sym_dec_i/RX_DATA_REG[63]_i_1__1 
       (.I0(hold_reg_r),
        .O(hold_reg_r_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized3_64 u_cdc_overflow_flag_c
       (.cbcc_reset_cbstg2_rd_clk(cbcc_reset_cbstg2_rd_clk),
        .empty(underflow_flag_c),
        .full(overflow_flag_c),
        .rxchanisaligned1_out(rxchanisaligned1_out),
        .s_level_out_d6_reg_0(s_level_out_d6_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized0_65 u_cdc_rxlossofsync_in
       (.in0(in0),
        .s_level_out_d5_reg_0(u_cdc_rxlossofsync_in_n_0),
        .s_level_out_d6_reg_0(s_level_out_d6_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized0_66 u_cdc_valid_btf_detect
       (.gtwiz_userclk_rx_usrclk_out(gtwiz_userclk_rx_usrclk_out),
        .in0(valid_btf_detect_r),
        .out(valid_btf_detect_c1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized3_67 u_cdc_wr_err_rd_clk
       (.cbcc_fifo_reset_rd_clk(cbcc_fifo_reset_rd_clk),
        .out(wr_err_rd_clk_pre),
        .overflow(wr_err_c),
        .s_level_out_d6_reg_0(s_level_out_d6_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_68 u_rst_sync_btf_sync
       (.in0(valid_btf_detect_extend_r2),
        .init_clk(init_clk),
        .stg3_reg_0(u_rst_sync_btf_sync_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    underflow_flag_r1_i_1__2
       (.I0(underflow_flag_c),
        .I1(buffer_too_empty_c),
        .O(underflow_flag_r10));
  FDSE underflow_flag_r1_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(underflow_flag_r10),
        .Q(underflow_flag_r1),
        .S(cbcc_fifo_reset_rd_clk));
  FDSE underflow_flag_r2_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(underflow_flag_r1),
        .Q(underflow_flag_r2),
        .S(cbcc_fifo_reset_rd_clk));
  FDSE underflow_flag_r3_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(underflow_flag_r2),
        .Q(underflow_flag_r3),
        .S(cbcc_fifo_reset_rd_clk));
  FDRE #(
    .INIT(1'b0)) 
    valid_btf_detect_dlyd1_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(u_rst_sync_btf_sync_n_0),
        .Q(valid_btf_detect_dlyd1),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    valid_btf_detect_extend_r20
       (.I0(valid_btf_detect_extend_r[0]),
        .I1(valid_btf_detect_extend_r[3]),
        .I2(valid_btf_detect_extend_r[4]),
        .I3(valid_btf_detect_extend_r[1]),
        .I4(valid_btf_detect_extend_r[2]),
        .O(valid_btf_detect_extend_r20_n_0));
  FDRE valid_btf_detect_extend_r2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect_extend_r20_n_0),
        .Q(valid_btf_detect_extend_r2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \valid_btf_detect_extend_r_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect_extend_r[1]),
        .Q(valid_btf_detect_extend_r[0]),
        .R(\valid_btf_detect_extend_r_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \valid_btf_detect_extend_r_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect_extend_r[2]),
        .Q(valid_btf_detect_extend_r[1]),
        .R(\valid_btf_detect_extend_r_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \valid_btf_detect_extend_r_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect_extend_r[3]),
        .Q(valid_btf_detect_extend_r[2]),
        .R(\valid_btf_detect_extend_r_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \valid_btf_detect_extend_r_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect_extend_r[4]),
        .Q(valid_btf_detect_extend_r[3]),
        .R(\valid_btf_detect_extend_r_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \valid_btf_detect_extend_r_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect),
        .Q(valid_btf_detect_extend_r[4]),
        .R(\valid_btf_detect_extend_r_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    valid_btf_detect_r_i_1__2
       (.I0(CB_align_ver_i_2__1_n_0),
        .I1(valid_btf_detect_r_i_2_n_0),
        .I2(master_do_rd_en),
        .I3(\fifo_dout_reg_n_0_[64] ),
        .I4(\fifo_dout_reg_n_0_[65] ),
        .I5(valid_btf_detect_r_i_3_n_0),
        .O(valid_btf_detect_c));
  LUT4 #(
    .INIT(16'hDFFF)) 
    valid_btf_detect_r_i_2
       (.I0(Q[61]),
        .I1(Q[53]),
        .I2(Q[62]),
        .I3(Q[60]),
        .O(valid_btf_detect_r_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFFDFFF)) 
    valid_btf_detect_r_i_3
       (.I0(Q[59]),
        .I1(Q[51]),
        .I2(Q[64]),
        .I3(Q[55]),
        .I4(Q[54]),
        .O(valid_btf_detect_r_i_3_n_0));
  FDRE valid_btf_detect_r_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(valid_btf_detect_c),
        .Q(valid_btf_detect_r),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  (* shift_extract = "{no}" *) 
  FDRE valid_btf_detect_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect_c1),
        .Q(valid_btf_detect),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_for_rd_en[0]_i_1 
       (.I0(wait_for_rd_en[0]),
        .O(\wait_for_rd_en[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wait_for_rd_en[1]_i_1 
       (.I0(wait_for_rd_en[0]),
        .I1(wait_for_rd_en[1]),
        .O(\wait_for_rd_en[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \wait_for_rd_en[2]_i_1__1 
       (.I0(wait_for_rd_en[1]),
        .I1(wait_for_rd_en[2]),
        .O(\wait_for_rd_en[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wait_for_rd_en[2]_i_2 
       (.I0(wait_for_rd_en[0]),
        .I1(wait_for_rd_en[1]),
        .I2(wait_for_rd_en[2]),
        .O(\wait_for_rd_en[2]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_rd_en_reg[0] 
       (.C(s_level_out_d6_reg),
        .CE(\wait_for_rd_en[2]_i_1__1_n_0 ),
        .D(\wait_for_rd_en[0]_i_1_n_0 ),
        .Q(wait_for_rd_en[0]),
        .R(cbcc_fifo_reset_rd_clk));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_rd_en_reg[1] 
       (.C(s_level_out_d6_reg),
        .CE(\wait_for_rd_en[2]_i_1__1_n_0 ),
        .D(\wait_for_rd_en[1]_i_1_n_0 ),
        .Q(wait_for_rd_en[1]),
        .R(cbcc_fifo_reset_rd_clk));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_rd_en_reg[2] 
       (.C(s_level_out_d6_reg),
        .CE(\wait_for_rd_en[2]_i_1__1_n_0 ),
        .D(\wait_for_rd_en[2]_i_2_n_0 ),
        .Q(wait_for_rd_en[2]),
        .R(cbcc_fifo_reset_rd_clk));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \wait_for_wr_en[0]_i_1__1 
       (.I0(wait_for_wr_en_reg[0]),
        .O(p_0_in__11[0]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wait_for_wr_en[1]_i_1__1 
       (.I0(wait_for_wr_en_reg[0]),
        .I1(wait_for_wr_en_reg[1]),
        .O(p_0_in__11[1]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \wait_for_wr_en[2]_i_1__1 
       (.I0(wait_for_wr_en_reg[2]),
        .I1(wait_for_wr_en_reg[1]),
        .I2(wait_for_wr_en_reg[0]),
        .O(p_0_in__11[2]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \wait_for_wr_en[3]_i_1__1 
       (.I0(wait_for_wr_en_reg[3]),
        .I1(wait_for_wr_en_reg[0]),
        .I2(wait_for_wr_en_reg[1]),
        .I3(wait_for_wr_en_reg[2]),
        .O(p_0_in__11[3]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \wait_for_wr_en[4]_i_1__1 
       (.I0(wait_for_wr_en_reg[4]),
        .I1(wait_for_wr_en_reg[2]),
        .I2(wait_for_wr_en_reg[1]),
        .I3(wait_for_wr_en_reg[0]),
        .I4(wait_for_wr_en_reg[3]),
        .O(p_0_in__11[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_for_wr_en[5]_i_1__1 
       (.I0(wait_for_wr_en_reg[5]),
        .O(sel));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \wait_for_wr_en[5]_i_2__1 
       (.I0(wait_for_wr_en_reg[3]),
        .I1(wait_for_wr_en_reg[0]),
        .I2(wait_for_wr_en_reg[1]),
        .I3(wait_for_wr_en_reg[2]),
        .I4(wait_for_wr_en_reg[4]),
        .O(p_0_in__11[5]));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sel),
        .D(p_0_in__11[0]),
        .Q(wait_for_wr_en_reg[0]),
        .R(cbcc_fifo_reset_wr_clk));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sel),
        .D(p_0_in__11[1]),
        .Q(wait_for_wr_en_reg[1]),
        .R(cbcc_fifo_reset_wr_clk));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sel),
        .D(p_0_in__11[2]),
        .Q(wait_for_wr_en_reg[2]),
        .R(cbcc_fifo_reset_wr_clk));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sel),
        .D(p_0_in__11[3]),
        .Q(wait_for_wr_en_reg[3]),
        .R(cbcc_fifo_reset_wr_clk));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sel),
        .D(p_0_in__11[4]),
        .Q(wait_for_wr_en_reg[4]),
        .R(cbcc_fifo_reset_wr_clk));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sel),
        .D(p_0_in__11[5]),
        .Q(wait_for_wr_en_reg[5]),
        .R(cbcc_fifo_reset_wr_clk));
  (* srl_bus_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane2_i/wait_for_wr_en_wr3_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane2_i/wait_for_wr_en_wr3_reg[0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \wait_for_wr_en_wr3_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(wait_for_wr_en_reg[0]),
        .Q(\wait_for_wr_en_wr3_reg[0]_srl3_n_0 ));
  (* srl_bus_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane2_i/wait_for_wr_en_wr3_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane2_i/wait_for_wr_en_wr3_reg[1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \wait_for_wr_en_wr3_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(wait_for_wr_en_reg[1]),
        .Q(\wait_for_wr_en_wr3_reg[1]_srl3_n_0 ));
  (* srl_bus_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane2_i/wait_for_wr_en_wr3_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane2_i/wait_for_wr_en_wr3_reg[2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \wait_for_wr_en_wr3_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(wait_for_wr_en_reg[2]),
        .Q(\wait_for_wr_en_wr3_reg[2]_srl3_n_0 ));
  (* srl_bus_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane2_i/wait_for_wr_en_wr3_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane2_i/wait_for_wr_en_wr3_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \wait_for_wr_en_wr3_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(wait_for_wr_en_reg[3]),
        .Q(\wait_for_wr_en_wr3_reg[3]_srl3_n_0 ));
  (* srl_bus_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane2_i/wait_for_wr_en_wr3_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane2_i/wait_for_wr_en_wr3_reg[4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \wait_for_wr_en_wr3_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(wait_for_wr_en_reg[4]),
        .Q(\wait_for_wr_en_wr3_reg[4]_srl3_n_0 ));
  (* srl_bus_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane2_i/wait_for_wr_en_wr3_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane2_i/wait_for_wr_en_wr3_reg[5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \wait_for_wr_en_wr3_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(wait_for_wr_en_reg[5]),
        .Q(\wait_for_wr_en_wr3_reg[5]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_wr4_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\wait_for_wr_en_wr3_reg[0]_srl3_n_0 ),
        .Q(wait_for_wr_en_wr4[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_wr4_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\wait_for_wr_en_wr3_reg[1]_srl3_n_0 ),
        .Q(wait_for_wr_en_wr4[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_wr4_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\wait_for_wr_en_wr3_reg[2]_srl3_n_0 ),
        .Q(wait_for_wr_en_wr4[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_wr4_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\wait_for_wr_en_wr3_reg[3]_srl3_n_0 ),
        .Q(wait_for_wr_en_wr4[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_wr4_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\wait_for_wr_en_wr3_reg[4]_srl3_n_0 ),
        .Q(wait_for_wr_en_wr4[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_wr4_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\wait_for_wr_en_wr3_reg[5]_srl3_n_0 ),
        .Q(wait_for_wr_en_wr4[5]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE wr_err_rd_clk_sync_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(wr_err_rd_clk_pre),
        .Q(rxbuferr_out_lane2_i[1]),
        .R(do_rd_en));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \wr_monitor_flag[0]_i_1__1 
       (.I0(wr_monitor_flag_reg[0]),
        .O(p_0_in__12[0]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_monitor_flag[1]_i_1__1 
       (.I0(wr_monitor_flag_reg[0]),
        .I1(wr_monitor_flag_reg[1]),
        .O(p_0_in__12[1]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \wr_monitor_flag[2]_i_1__1 
       (.I0(wr_monitor_flag_reg[2]),
        .I1(wr_monitor_flag_reg[1]),
        .I2(wr_monitor_flag_reg[0]),
        .O(p_0_in__12[2]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \wr_monitor_flag[3]_i_1__1 
       (.I0(wr_monitor_flag_reg[3]),
        .I1(wr_monitor_flag_reg[0]),
        .I2(wr_monitor_flag_reg[1]),
        .I3(wr_monitor_flag_reg[2]),
        .O(p_0_in__12[3]));
  LUT5 #(
    .INIT(32'h0002AAAA)) 
    \wr_monitor_flag[4]_i_1__1 
       (.I0(new_do_wr_en),
        .I1(wr_monitor_flag_reg[1]),
        .I2(wr_monitor_flag_reg[3]),
        .I3(wr_monitor_flag_reg[2]),
        .I4(wr_monitor_flag_reg[4]),
        .O(wr_monitor_flag));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \wr_monitor_flag[4]_i_2__1 
       (.I0(wr_monitor_flag_reg[4]),
        .I1(wr_monitor_flag_reg[2]),
        .I2(wr_monitor_flag_reg[1]),
        .I3(wr_monitor_flag_reg[0]),
        .I4(wr_monitor_flag_reg[3]),
        .O(p_0_in__12[4]));
  FDRE \wr_monitor_flag_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(wr_monitor_flag),
        .D(p_0_in__12[0]),
        .Q(wr_monitor_flag_reg[0]),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
  FDRE \wr_monitor_flag_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(wr_monitor_flag),
        .D(p_0_in__12[1]),
        .Q(wr_monitor_flag_reg[1]),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
  FDRE \wr_monitor_flag_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(wr_monitor_flag),
        .D(p_0_in__12[2]),
        .Q(wr_monitor_flag_reg[2]),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
  FDRE \wr_monitor_flag_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(wr_monitor_flag),
        .D(p_0_in__12[3]),
        .Q(wr_monitor_flag_reg[3]),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
  FDRE \wr_monitor_flag_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(wr_monitor_flag),
        .D(p_0_in__12[4]),
        .Q(wr_monitor_flag_reg[4]),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_CLOCK_CORRECTION_CHANNEL_BONDING" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_CLOCK_CORRECTION_CHANNEL_BONDING__xdcDup__1
   (valid_btf_detect_dlyd1,
    rxbuferr_out_i,
    RXHEADER_OUT_ERR,
    RXLOSSOFSYNC_OUT,
    ch_bond_done_i,
    CC_detect_dlyd1,
    final_gater_for_fifo_din_i,
    link_reset_0_c,
    master_do_rd_en,
    any_vld_btf_i,
    bit_err_chan_bond_i,
    rxdatavalid_to_lanes_i,
    rxdatavalid_to_fifo_i_reg,
    \fifo_dout_reg[63]_0 ,
    rx_header_1_i_3,
    \fifo_dout_reg[64]_0 ,
    do_rd_en_i,
    CB_flag_direct,
    master_do_rd_en_reg_0,
    CB_flag_direct_0,
    CB_flag_direct_1,
    master_do_rd_en_reg_1,
    hard_err_usr0,
    hold_reg_r_reg_0,
    gtwiz_userclk_rx_usrclk_out,
    init_clk,
    srst,
    s_level_out_d5_reg,
    out,
    in0,
    EN_CHAN_SYNC,
    D,
    cbcc_reset_cbstg2_rd_clk,
    cbcc_fifo_reset_rd_clk,
    cbcc_only_reset_rd_clk,
    CC_detect_pulse_i,
    cbcc_fifo_reset_wr_clk,
    p_14_in,
    CB_detect0,
    cbcc_fifo_reset_to_fifo_wr_clk,
    \count_for_reset_r_reg[23]_0 ,
    do_wr_en_reg_0,
    Q,
    CB_flag_flopped_reg_0,
    CB_flag_flopped_reg_1,
    rxbuferr_out_lane1_i,
    hard_err_usr_reg,
    RX_CHANNEL_UP,
    rxchanisaligned_reg,
    SR);
  output valid_btf_detect_dlyd1;
  output [1:0]rxbuferr_out_i;
  output RXHEADER_OUT_ERR;
  output RXLOSSOFSYNC_OUT;
  output [0:0]ch_bond_done_i;
  output CC_detect_dlyd1;
  output final_gater_for_fifo_din_i;
  output link_reset_0_c;
  output master_do_rd_en;
  output any_vld_btf_i;
  output bit_err_chan_bond_i;
  output rxdatavalid_to_lanes_i;
  output rxdatavalid_to_fifo_i_reg;
  output [63:0]\fifo_dout_reg[63]_0 ;
  output rx_header_1_i_3;
  output \fifo_dout_reg[64]_0 ;
  output do_rd_en_i;
  output CB_flag_direct;
  output master_do_rd_en_reg_0;
  output CB_flag_direct_0;
  output CB_flag_direct_1;
  output master_do_rd_en_reg_1;
  output hard_err_usr0;
  output hold_reg_r_reg_0;
  input gtwiz_userclk_rx_usrclk_out;
  input init_clk;
  input srst;
  input s_level_out_d5_reg;
  input out;
  input in0;
  input EN_CHAN_SYNC;
  input [66:0]D;
  input cbcc_reset_cbstg2_rd_clk;
  input cbcc_fifo_reset_rd_clk;
  input cbcc_only_reset_rd_clk;
  input CC_detect_pulse_i;
  input cbcc_fifo_reset_wr_clk;
  input p_14_in;
  input CB_detect0;
  input cbcc_fifo_reset_to_fifo_wr_clk;
  input \count_for_reset_r_reg[23]_0 ;
  input do_wr_en_reg_0;
  input [1:0]Q;
  input [1:0]CB_flag_flopped_reg_0;
  input [1:0]CB_flag_flopped_reg_1;
  input [0:0]rxbuferr_out_lane1_i;
  input hard_err_usr_reg;
  input RX_CHANNEL_UP;
  input [1:0]rxchanisaligned_reg;
  input [0:0]SR;

  wire ANY_VLD_BTF_FLAG_i_1_n_0;
  wire ANY_VLD_BTF_FLAG_i_2_n_0;
  wire ANY_VLD_BTF_FLAG_i_3_n_0;
  wire CB_align_ver;
  wire CB_align_ver0;
  wire CB_align_ver_i_2_n_0;
  wire CB_align_ver_i_3_n_0;
  wire CB_align_ver_i_4_n_0;
  wire CB_align_ver_i_5_n_0;
  wire CB_detect;
  wire CB_detect0;
  wire CB_detect_dlyd0p5;
  wire CB_detect_dlyd1;
  wire CB_detect_dlyd10;
  wire CB_detect_dlyd1p0;
  wire CB_flag_direct;
  wire CB_flag_direct_0;
  wire CB_flag_direct_1;
  wire CB_flag_direct_2;
  wire CB_flag_flopped;
  wire [1:0]CB_flag_flopped_reg_0;
  wire [1:0]CB_flag_flopped_reg_1;
  wire CC_RX_HEADER_OUT_ERR_i_1_n_0;
  wire CC_detect_dlyd1;
  wire CC_detect_pulse_i;
  wire CC_detect_pulse_r;
  wire [66:0]D;
  wire EN_CHAN_SYNC;
  wire FINAL_GATER_FOR_FIFO_DIN_i_1_n_0;
  wire FINAL_GATER_FOR_FIFO_DIN_i_3_n_0;
  wire FINAL_GATER_FOR_FIFO_DIN_i_4_n_0;
  wire FINAL_GATER_FOR_FIFO_DIN_i_5_n_0;
  wire FINAL_GATER_FOR_FIFO_DIN_i_6_n_0;
  wire FIRST_CB_BITERR_CB_RESET_OUT0;
  wire FIRST_CB_BITERR_CB_RESET_OUT2_out;
  wire FIRST_CB_BITERR_CB_RESET_OUT_i_1_n_0;
  wire FIRST_CB_BITERR_CB_RESET_OUT_i_2_n_0;
  wire \LINK_RESET[0]_i_2_n_0 ;
  wire \LINK_RESET[0]_i_3_n_0 ;
  wire \LINK_RESET[0]_i_4_n_0 ;
  wire \LINK_RESET[0]_i_5_n_0 ;
  wire \LINK_RESET[0]_i_6_n_0 ;
  wire \LINK_RESET[0]_i_7_n_0 ;
  wire [1:0]Q;
  wire RXHEADER_OUT_ERR;
  wire RXLOSSOFSYNC_OUT;
  wire RX_CHANNEL_UP;
  wire [0:0]SR;
  wire any_vld_btf_i;
  wire bit_err_chan_bond_i;
  wire buffer_too_empty_c;
  wire cbcc_fifo_reset_rd_clk;
  wire cbcc_fifo_reset_to_fifo_wr_clk;
  wire cbcc_fifo_reset_wr_clk;
  wire cbcc_only_reset_rd_clk;
  wire cbcc_reset_cbstg2_rd_clk;
  wire [0:0]ch_bond_done_i;
  wire \count_for_reset_r[0]_i_3_n_0 ;
  wire [23:0]count_for_reset_r_reg;
  wire \count_for_reset_r_reg[0]_i_2_n_0 ;
  wire \count_for_reset_r_reg[0]_i_2_n_1 ;
  wire \count_for_reset_r_reg[0]_i_2_n_10 ;
  wire \count_for_reset_r_reg[0]_i_2_n_11 ;
  wire \count_for_reset_r_reg[0]_i_2_n_12 ;
  wire \count_for_reset_r_reg[0]_i_2_n_13 ;
  wire \count_for_reset_r_reg[0]_i_2_n_14 ;
  wire \count_for_reset_r_reg[0]_i_2_n_15 ;
  wire \count_for_reset_r_reg[0]_i_2_n_2 ;
  wire \count_for_reset_r_reg[0]_i_2_n_3 ;
  wire \count_for_reset_r_reg[0]_i_2_n_4 ;
  wire \count_for_reset_r_reg[0]_i_2_n_5 ;
  wire \count_for_reset_r_reg[0]_i_2_n_6 ;
  wire \count_for_reset_r_reg[0]_i_2_n_7 ;
  wire \count_for_reset_r_reg[0]_i_2_n_8 ;
  wire \count_for_reset_r_reg[0]_i_2_n_9 ;
  wire \count_for_reset_r_reg[16]_i_1_n_1 ;
  wire \count_for_reset_r_reg[16]_i_1_n_10 ;
  wire \count_for_reset_r_reg[16]_i_1_n_11 ;
  wire \count_for_reset_r_reg[16]_i_1_n_12 ;
  wire \count_for_reset_r_reg[16]_i_1_n_13 ;
  wire \count_for_reset_r_reg[16]_i_1_n_14 ;
  wire \count_for_reset_r_reg[16]_i_1_n_15 ;
  wire \count_for_reset_r_reg[16]_i_1_n_2 ;
  wire \count_for_reset_r_reg[16]_i_1_n_3 ;
  wire \count_for_reset_r_reg[16]_i_1_n_4 ;
  wire \count_for_reset_r_reg[16]_i_1_n_5 ;
  wire \count_for_reset_r_reg[16]_i_1_n_6 ;
  wire \count_for_reset_r_reg[16]_i_1_n_7 ;
  wire \count_for_reset_r_reg[16]_i_1_n_8 ;
  wire \count_for_reset_r_reg[16]_i_1_n_9 ;
  wire \count_for_reset_r_reg[23]_0 ;
  wire \count_for_reset_r_reg[8]_i_1_n_0 ;
  wire \count_for_reset_r_reg[8]_i_1_n_1 ;
  wire \count_for_reset_r_reg[8]_i_1_n_10 ;
  wire \count_for_reset_r_reg[8]_i_1_n_11 ;
  wire \count_for_reset_r_reg[8]_i_1_n_12 ;
  wire \count_for_reset_r_reg[8]_i_1_n_13 ;
  wire \count_for_reset_r_reg[8]_i_1_n_14 ;
  wire \count_for_reset_r_reg[8]_i_1_n_15 ;
  wire \count_for_reset_r_reg[8]_i_1_n_2 ;
  wire \count_for_reset_r_reg[8]_i_1_n_3 ;
  wire \count_for_reset_r_reg[8]_i_1_n_4 ;
  wire \count_for_reset_r_reg[8]_i_1_n_5 ;
  wire \count_for_reset_r_reg[8]_i_1_n_6 ;
  wire \count_for_reset_r_reg[8]_i_1_n_7 ;
  wire \count_for_reset_r_reg[8]_i_1_n_8 ;
  wire \count_for_reset_r_reg[8]_i_1_n_9 ;
  wire do_rd_en;
  wire do_rd_en_i;
  wire do_rd_en_reg_n_0;
  wire do_wr_en;
  wire do_wr_en_i_1_n_0;
  wire do_wr_en_reg_0;
  wire enchansync_dlyd_i;
  wire [71:0]fifo_din_i_reg;
  wire \fifo_din_i_reg[71]_i_1_n_0 ;
  wire [70:0]fifo_dout_i;
  wire [63:0]\fifo_dout_reg[63]_0 ;
  wire \fifo_dout_reg[64]_0 ;
  wire \fifo_dout_reg_n_0_[64] ;
  wire \fifo_dout_reg_n_0_[65] ;
  wire final_gater_for_fifo_din_i;
  wire flag_mask_CB_r_i_1_n_0;
  wire flag_mask_CB_r_i_3_n_0;
  wire flag_mask_CB_r_i_4_n_0;
  wire flag_mask_CB_r_i_5_n_0;
  wire flag_mask_CB_r_i_6_n_0;
  wire flag_mask_CB_r_reg_n_0;
  wire gtwiz_userclk_rx_usrclk_out;
  wire hard_err_usr0;
  wire hard_err_usr_reg;
  wire hold_reg;
  wire hold_reg_r;
  wire hold_reg_r_reg_0;
  wire in0;
  wire init_clk;
  wire link_reset_0;
  wire link_reset_0_c;
  wire master_do_rd_en;
  wire master_do_rd_en_q;
  wire master_do_rd_en_reg_0;
  wire master_do_rd_en_reg_1;
  wire new_do_wr_en;
  wire new_do_wr_en_i_1_n_0;
  wire new_underflow_flag_c;
  wire new_underflow_flag_c0;
  wire out;
  wire overflow_flag_c;
  wire p_0_in10_in;
  wire p_0_in17_in;
  wire p_0_in18_in;
  wire p_0_in19_in;
  wire [5:0]p_0_in__3;
  wire [4:0]p_0_in__4;
  wire p_14_in;
  wire p_16_in;
  wire [2:0]p_1_in;
  wire p_1_in12_in;
  wire [66:0]raw_data_r;
  wire \raw_data_r_r_reg_n_0_[0] ;
  wire \raw_data_r_r_reg_n_0_[10] ;
  wire \raw_data_r_r_reg_n_0_[11] ;
  wire \raw_data_r_r_reg_n_0_[12] ;
  wire \raw_data_r_r_reg_n_0_[13] ;
  wire \raw_data_r_r_reg_n_0_[14] ;
  wire \raw_data_r_r_reg_n_0_[15] ;
  wire \raw_data_r_r_reg_n_0_[16] ;
  wire \raw_data_r_r_reg_n_0_[17] ;
  wire \raw_data_r_r_reg_n_0_[18] ;
  wire \raw_data_r_r_reg_n_0_[19] ;
  wire \raw_data_r_r_reg_n_0_[1] ;
  wire \raw_data_r_r_reg_n_0_[20] ;
  wire \raw_data_r_r_reg_n_0_[21] ;
  wire \raw_data_r_r_reg_n_0_[22] ;
  wire \raw_data_r_r_reg_n_0_[23] ;
  wire \raw_data_r_r_reg_n_0_[24] ;
  wire \raw_data_r_r_reg_n_0_[25] ;
  wire \raw_data_r_r_reg_n_0_[26] ;
  wire \raw_data_r_r_reg_n_0_[27] ;
  wire \raw_data_r_r_reg_n_0_[28] ;
  wire \raw_data_r_r_reg_n_0_[29] ;
  wire \raw_data_r_r_reg_n_0_[2] ;
  wire \raw_data_r_r_reg_n_0_[30] ;
  wire \raw_data_r_r_reg_n_0_[31] ;
  wire \raw_data_r_r_reg_n_0_[32] ;
  wire \raw_data_r_r_reg_n_0_[33] ;
  wire \raw_data_r_r_reg_n_0_[34] ;
  wire \raw_data_r_r_reg_n_0_[35] ;
  wire \raw_data_r_r_reg_n_0_[36] ;
  wire \raw_data_r_r_reg_n_0_[37] ;
  wire \raw_data_r_r_reg_n_0_[38] ;
  wire \raw_data_r_r_reg_n_0_[39] ;
  wire \raw_data_r_r_reg_n_0_[3] ;
  wire \raw_data_r_r_reg_n_0_[40] ;
  wire \raw_data_r_r_reg_n_0_[41] ;
  wire \raw_data_r_r_reg_n_0_[42] ;
  wire \raw_data_r_r_reg_n_0_[43] ;
  wire \raw_data_r_r_reg_n_0_[44] ;
  wire \raw_data_r_r_reg_n_0_[45] ;
  wire \raw_data_r_r_reg_n_0_[46] ;
  wire \raw_data_r_r_reg_n_0_[47] ;
  wire \raw_data_r_r_reg_n_0_[48] ;
  wire \raw_data_r_r_reg_n_0_[49] ;
  wire \raw_data_r_r_reg_n_0_[4] ;
  wire \raw_data_r_r_reg_n_0_[50] ;
  wire \raw_data_r_r_reg_n_0_[51] ;
  wire \raw_data_r_r_reg_n_0_[52] ;
  wire \raw_data_r_r_reg_n_0_[53] ;
  wire \raw_data_r_r_reg_n_0_[54] ;
  wire \raw_data_r_r_reg_n_0_[55] ;
  wire \raw_data_r_r_reg_n_0_[56] ;
  wire \raw_data_r_r_reg_n_0_[57] ;
  wire \raw_data_r_r_reg_n_0_[58] ;
  wire \raw_data_r_r_reg_n_0_[59] ;
  wire \raw_data_r_r_reg_n_0_[5] ;
  wire \raw_data_r_r_reg_n_0_[60] ;
  wire \raw_data_r_r_reg_n_0_[61] ;
  wire \raw_data_r_r_reg_n_0_[62] ;
  wire \raw_data_r_r_reg_n_0_[63] ;
  wire \raw_data_r_r_reg_n_0_[64] ;
  wire \raw_data_r_r_reg_n_0_[65] ;
  wire \raw_data_r_r_reg_n_0_[6] ;
  wire \raw_data_r_r_reg_n_0_[7] ;
  wire \raw_data_r_r_reg_n_0_[8] ;
  wire \raw_data_r_r_reg_n_0_[9] ;
  wire rd_err_c;
  wire rd_err_pre;
  wire rx_header_1_i_3;
  wire [1:0]rxbuferr_out_i;
  wire [0:0]rxbuferr_out_lane1_i;
  wire rxchanisaligned;
  wire [1:0]rxchanisaligned_reg;
  wire rxdatavalid_lookahead_i;
  wire rxdatavalid_to_fifo_i_reg;
  wire rxdatavalid_to_lanes_i;
  wire s_level_out_d5_reg;
  wire sel;
  wire \slave.slave_n_1 ;
  wire srst;
  wire u_cdc_rxlossofsync_in_n_0;
  wire u_rst_sync_btf_sync_n_0;
  wire underflow_flag_c;
  wire underflow_flag_r1;
  wire underflow_flag_r10;
  wire underflow_flag_r2;
  wire underflow_flag_r3;
  wire valid_btf_detect;
  wire valid_btf_detect_c;
  wire valid_btf_detect_c1;
  wire valid_btf_detect_dlyd1;
  wire [4:0]valid_btf_detect_extend_r;
  wire valid_btf_detect_extend_r2;
  wire valid_btf_detect_extend_r20_n_0;
  wire valid_btf_detect_r;
  wire [2:0]wait_for_rd_en;
  wire \wait_for_rd_en[2]_i_1_n_0 ;
  wire [5:0]wait_for_wr_en_reg;
  wire \wait_for_wr_en_wr3_reg[0]_srl3_n_0 ;
  wire \wait_for_wr_en_wr3_reg[1]_srl3_n_0 ;
  wire \wait_for_wr_en_wr3_reg[2]_srl3_n_0 ;
  wire \wait_for_wr_en_wr3_reg[3]_srl3_n_0 ;
  wire \wait_for_wr_en_wr3_reg[4]_srl3_n_0 ;
  wire \wait_for_wr_en_wr3_reg[5]_srl3_n_0 ;
  wire [5:0]wait_for_wr_en_wr4;
  wire wr_err_c;
  wire wr_err_rd_clk_pre;
  wire wr_monitor_flag;
  wire [4:0]wr_monitor_flag_reg;
  wire NLW_SRLC32E_inst_0_Q31_UNCONNECTED;
  wire NLW_SRLC32E_inst_4_Q31_UNCONNECTED;
  wire [7:7]\NLW_count_for_reset_r_reg[16]_i_1_CO_UNCONNECTED ;
  wire \NLW_slave_fifo.data_fifo_prog_full_UNCONNECTED ;
  wire \NLW_slave_fifo.data_fifo_rd_rst_busy_UNCONNECTED ;
  wire \NLW_slave_fifo.data_fifo_wr_rst_busy_UNCONNECTED ;
  wire [71:67]\NLW_slave_fifo.data_fifo_dout_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    ANY_VLD_BTF_FLAG_i_1
       (.I0(any_vld_btf_i),
        .I1(p_16_in),
        .I2(ANY_VLD_BTF_FLAG_i_2_n_0),
        .O(ANY_VLD_BTF_FLAG_i_1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ANY_VLD_BTF_FLAG_i_2
       (.I0(wait_for_wr_en_wr4[4]),
        .I1(wait_for_wr_en_wr4[0]),
        .I2(wait_for_wr_en_wr4[3]),
        .I3(ANY_VLD_BTF_FLAG_i_3_n_0),
        .O(ANY_VLD_BTF_FLAG_i_2_n_0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    ANY_VLD_BTF_FLAG_i_3
       (.I0(wait_for_wr_en_wr4[2]),
        .I1(cbcc_fifo_reset_wr_clk),
        .I2(wait_for_wr_en_wr4[5]),
        .I3(wait_for_wr_en_wr4[1]),
        .O(ANY_VLD_BTF_FLAG_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ANY_VLD_BTF_FLAG_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(ANY_VLD_BTF_FLAG_i_1_n_0),
        .Q(any_vld_btf_i),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    CB_align_ver_i_1
       (.I0(CB_align_ver_i_2_n_0),
        .I1(CB_align_ver_i_3_n_0),
        .I2(master_do_rd_en),
        .I3(\fifo_dout_reg[63]_0 [55]),
        .I4(\fifo_dout_reg[63]_0 [54]),
        .I5(CB_align_ver_i_4_n_0),
        .O(CB_align_ver0));
  LUT5 #(
    .INIT(32'h00000001)) 
    CB_align_ver_i_2
       (.I0(\fifo_dout_reg[63]_0 [57]),
        .I1(\fifo_dout_reg[63]_0 [50]),
        .I2(\fifo_dout_reg[63]_0 [48]),
        .I3(\fifo_dout_reg[63]_0 [52]),
        .I4(CB_align_ver_i_5_n_0),
        .O(CB_align_ver_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    CB_align_ver_i_3
       (.I0(\fifo_dout_reg_n_0_[65] ),
        .I1(\fifo_dout_reg_n_0_[64] ),
        .I2(\fifo_dout_reg[63]_0 [60]),
        .I3(\fifo_dout_reg[63]_0 [61]),
        .O(CB_align_ver_i_3_n_0));
  LUT4 #(
    .INIT(16'hFFDF)) 
    CB_align_ver_i_4
       (.I0(\fifo_dout_reg[63]_0 [62]),
        .I1(\fifo_dout_reg[63]_0 [51]),
        .I2(\fifo_dout_reg[63]_0 [59]),
        .I3(\fifo_dout_reg[63]_0 [53]),
        .O(CB_align_ver_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    CB_align_ver_i_5
       (.I0(\fifo_dout_reg[63]_0 [63]),
        .I1(\fifo_dout_reg[63]_0 [56]),
        .I2(\fifo_dout_reg[63]_0 [49]),
        .I3(\fifo_dout_reg[63]_0 [58]),
        .O(CB_align_ver_i_5_n_0));
  FDRE CB_align_ver_reg
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(CB_align_ver0),
        .Q(CB_align_ver),
        .R(cbcc_reset_cbstg2_rd_clk));
  FDRE CB_detect_dlyd0p5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CB_detect0),
        .Q(CB_detect_dlyd0p5),
        .R(cbcc_fifo_reset_wr_clk));
  LUT2 #(
    .INIT(4'hE)) 
    CB_detect_dlyd1_i_1
       (.I0(CB_detect_dlyd1p0),
        .I1(CB_detect_dlyd0p5),
        .O(CB_detect_dlyd10));
  FDRE CB_detect_dlyd1_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CB_detect_dlyd10),
        .Q(CB_detect_dlyd1),
        .R(cbcc_fifo_reset_wr_clk));
  FDRE CB_detect_dlyd1p0_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CB_detect_dlyd0p5),
        .Q(CB_detect_dlyd1p0),
        .R(cbcc_fifo_reset_wr_clk));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h8)) 
    CB_flag_flopped_i_1
       (.I0(master_do_rd_en),
        .I1(p_0_in19_in),
        .O(CB_flag_direct_2));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h8)) 
    CB_flag_flopped_i_1__0
       (.I0(master_do_rd_en),
        .I1(CB_flag_flopped_reg_1[1]),
        .O(CB_flag_direct));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h8)) 
    CB_flag_flopped_i_1__1
       (.I0(master_do_rd_en),
        .I1(Q[1]),
        .O(CB_flag_direct_0));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h8)) 
    CB_flag_flopped_i_1__2
       (.I0(master_do_rd_en),
        .I1(CB_flag_flopped_reg_0[1]),
        .O(CB_flag_direct_1));
  FDRE CB_flag_flopped_reg
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(CB_flag_direct_2),
        .Q(CB_flag_flopped),
        .R(1'b0));
  FDSE CC_RXLOSSOFSYNC_OUT_reg
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(u_cdc_rxlossofsync_in_n_0),
        .Q(RXLOSSOFSYNC_OUT),
        .S(cbcc_only_reset_rd_clk));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h80880888)) 
    CC_RX_HEADER_OUT_ERR_i_1
       (.I0(p_1_in12_in),
        .I1(master_do_rd_en),
        .I2(\fifo_dout_reg_n_0_[65] ),
        .I3(hold_reg_r),
        .I4(\fifo_dout_reg_n_0_[64] ),
        .O(CC_RX_HEADER_OUT_ERR_i_1_n_0));
  FDRE CC_RX_HEADER_OUT_ERR_reg
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(CC_RX_HEADER_OUT_ERR_i_1_n_0),
        .Q(RXHEADER_OUT_ERR),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    CC_detect_dlyd1_i_3
       (.I0(D[66]),
        .I1(D[65]),
        .I2(D[64]),
        .O(rxdatavalid_to_fifo_i_reg));
  FDRE CC_detect_dlyd1_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_14_in),
        .Q(CC_detect_dlyd1),
        .R(cbcc_fifo_reset_wr_clk));
  FDRE CC_detect_pulse_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CC_detect_pulse_i),
        .Q(CC_detect_pulse_r),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hF8)) 
    FINAL_GATER_FOR_FIFO_DIN_i_1
       (.I0(do_wr_en_reg_0),
        .I1(p_16_in),
        .I2(final_gater_for_fifo_din_i),
        .O(FINAL_GATER_FOR_FIFO_DIN_i_1_n_0));
  LUT5 #(
    .INIT(32'h00000200)) 
    FINAL_GATER_FOR_FIFO_DIN_i_2
       (.I0(FINAL_GATER_FOR_FIFO_DIN_i_3_n_0),
        .I1(FINAL_GATER_FOR_FIFO_DIN_i_4_n_0),
        .I2(\raw_data_r_r_reg_n_0_[57] ),
        .I3(\raw_data_r_r_reg_n_0_[60] ),
        .I4(\raw_data_r_r_reg_n_0_[51] ),
        .O(p_16_in));
  LUT5 #(
    .INIT(32'h00000040)) 
    FINAL_GATER_FOR_FIFO_DIN_i_3
       (.I0(\raw_data_r_r_reg_n_0_[56] ),
        .I1(\raw_data_r_r_reg_n_0_[54] ),
        .I2(\raw_data_r_r_reg_n_0_[59] ),
        .I3(\raw_data_r_r_reg_n_0_[55] ),
        .I4(FINAL_GATER_FOR_FIFO_DIN_i_5_n_0),
        .O(FINAL_GATER_FOR_FIFO_DIN_i_3_n_0));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    FINAL_GATER_FOR_FIFO_DIN_i_4
       (.I0(\raw_data_r_r_reg_n_0_[48] ),
        .I1(\raw_data_r_r_reg_n_0_[53] ),
        .I2(\raw_data_r_r_reg_n_0_[63] ),
        .I3(p_0_in10_in),
        .I4(FINAL_GATER_FOR_FIFO_DIN_i_6_n_0),
        .O(FINAL_GATER_FOR_FIFO_DIN_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFDF)) 
    FINAL_GATER_FOR_FIFO_DIN_i_5
       (.I0(\raw_data_r_r_reg_n_0_[65] ),
        .I1(\raw_data_r_r_reg_n_0_[50] ),
        .I2(\raw_data_r_r_reg_n_0_[61] ),
        .I3(\raw_data_r_r_reg_n_0_[58] ),
        .O(FINAL_GATER_FOR_FIFO_DIN_i_5_n_0));
  LUT4 #(
    .INIT(16'hFFFD)) 
    FINAL_GATER_FOR_FIFO_DIN_i_6
       (.I0(\raw_data_r_r_reg_n_0_[62] ),
        .I1(\raw_data_r_r_reg_n_0_[64] ),
        .I2(\raw_data_r_r_reg_n_0_[52] ),
        .I3(\raw_data_r_r_reg_n_0_[49] ),
        .O(FINAL_GATER_FOR_FIFO_DIN_i_6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    FINAL_GATER_FOR_FIFO_DIN_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(FINAL_GATER_FOR_FIFO_DIN_i_1_n_0),
        .Q(final_gater_for_fifo_din_i),
        .R(cbcc_fifo_reset_wr_clk));
  LUT6 #(
    .INIT(64'h0000000555555554)) 
    FIRST_CB_BITERR_CB_RESET_OUT_i_1
       (.I0(FIRST_CB_BITERR_CB_RESET_OUT_i_2_n_0),
        .I1(wr_monitor_flag_reg[0]),
        .I2(wr_monitor_flag_reg[1]),
        .I3(wr_monitor_flag_reg[3]),
        .I4(wr_monitor_flag_reg[2]),
        .I5(wr_monitor_flag_reg[4]),
        .O(FIRST_CB_BITERR_CB_RESET_OUT_i_1_n_0));
  LUT6 #(
    .INIT(64'hAAABABABAFABABAB)) 
    FIRST_CB_BITERR_CB_RESET_OUT_i_2
       (.I0(cbcc_fifo_reset_to_fifo_wr_clk),
        .I1(bit_err_chan_bond_i),
        .I2(FIRST_CB_BITERR_CB_RESET_OUT2_out),
        .I3(new_do_wr_en),
        .I4(flag_mask_CB_r_i_3_n_0),
        .I5(FIRST_CB_BITERR_CB_RESET_OUT0),
        .O(FIRST_CB_BITERR_CB_RESET_OUT_i_2_n_0));
  LUT5 #(
    .INIT(32'h0000FE00)) 
    FIRST_CB_BITERR_CB_RESET_OUT_i_3
       (.I0(wr_monitor_flag_reg[1]),
        .I1(wr_monitor_flag_reg[3]),
        .I2(wr_monitor_flag_reg[2]),
        .I3(wr_monitor_flag_reg[4]),
        .I4(flag_mask_CB_r_reg_n_0),
        .O(FIRST_CB_BITERR_CB_RESET_OUT2_out));
  FDRE #(
    .INIT(1'b0)) 
    FIRST_CB_BITERR_CB_RESET_OUT_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(FIRST_CB_BITERR_CB_RESET_OUT_i_1_n_0),
        .Q(bit_err_chan_bond_i),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8000000)) 
    \LINK_RESET[0]_i_1 
       (.I0(\LINK_RESET[0]_i_2_n_0 ),
        .I1(count_for_reset_r_reg[7]),
        .I2(\LINK_RESET[0]_i_3_n_0 ),
        .I3(\LINK_RESET[0]_i_4_n_0 ),
        .I4(\LINK_RESET[0]_i_5_n_0 ),
        .O(link_reset_0));
  LUT6 #(
    .INIT(64'h1FFFFFFFFFFFFFFF)) 
    \LINK_RESET[0]_i_2 
       (.I0(count_for_reset_r_reg[1]),
        .I1(count_for_reset_r_reg[2]),
        .I2(count_for_reset_r_reg[5]),
        .I3(count_for_reset_r_reg[6]),
        .I4(count_for_reset_r_reg[4]),
        .I5(count_for_reset_r_reg[3]),
        .O(\LINK_RESET[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \LINK_RESET[0]_i_3 
       (.I0(count_for_reset_r_reg[5]),
        .I1(count_for_reset_r_reg[6]),
        .I2(count_for_reset_r_reg[3]),
        .I3(count_for_reset_r_reg[4]),
        .I4(count_for_reset_r_reg[0]),
        .I5(\LINK_RESET[0]_i_6_n_0 ),
        .O(\LINK_RESET[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \LINK_RESET[0]_i_4 
       (.I0(count_for_reset_r_reg[10]),
        .I1(count_for_reset_r_reg[11]),
        .I2(count_for_reset_r_reg[8]),
        .I3(count_for_reset_r_reg[9]),
        .I4(\LINK_RESET[0]_i_7_n_0 ),
        .O(\LINK_RESET[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \LINK_RESET[0]_i_5 
       (.I0(count_for_reset_r_reg[20]),
        .I1(count_for_reset_r_reg[21]),
        .I2(count_for_reset_r_reg[18]),
        .I3(count_for_reset_r_reg[19]),
        .I4(count_for_reset_r_reg[23]),
        .I5(count_for_reset_r_reg[22]),
        .O(\LINK_RESET[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \LINK_RESET[0]_i_6 
       (.I0(count_for_reset_r_reg[1]),
        .I1(count_for_reset_r_reg[2]),
        .O(\LINK_RESET[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \LINK_RESET[0]_i_7 
       (.I0(count_for_reset_r_reg[14]),
        .I1(count_for_reset_r_reg[15]),
        .I2(count_for_reset_r_reg[12]),
        .I3(count_for_reset_r_reg[13]),
        .I4(count_for_reset_r_reg[17]),
        .I5(count_for_reset_r_reg[16]),
        .O(\LINK_RESET[0]_i_7_n_0 ));
  FDRE \LINK_RESET_reg[0] 
       (.C(init_clk),
        .CE(1'b1),
        .D(link_reset_0),
        .Q(link_reset_0_c),
        .R(1'b0));
  FDRE RXCHANISALIGNED_reg
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(rxchanisaligned),
        .Q(ch_bond_done_i),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h8)) 
    RX_HEADER_0_REG_i_1
       (.I0(\fifo_dout_reg_n_0_[64] ),
        .I1(hold_reg_r),
        .O(\fifo_dout_reg[64]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h8)) 
    RX_HEADER_1_REG_i_1
       (.I0(\fifo_dout_reg_n_0_[65] ),
        .I1(hold_reg_r),
        .O(rx_header_1_i_3));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    RX_SOFT_ERR0_i_1
       (.I0(Q[0]),
        .I1(CB_flag_flopped_reg_0[0]),
        .I2(master_do_rd_en),
        .I3(p_1_in12_in),
        .I4(CB_flag_flopped_reg_1[0]),
        .O(rxdatavalid_to_lanes_i));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_i/SRLC32E_inst_0 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SRLC32E_inst_0
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(s_level_out_d5_reg),
        .D(EN_CHAN_SYNC),
        .Q(enchansync_dlyd_i),
        .Q31(NLW_SRLC32E_inst_0_Q31_UNCONNECTED));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_i/SRLC32E_inst_4 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SRLC32E_inst_4
       (.A({1'b0,1'b0,1'b0,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(D[66]),
        .Q(rxdatavalid_lookahead_i),
        .Q31(NLW_SRLC32E_inst_4_Q31_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    \count_for_reset_r[0]_i_3 
       (.I0(count_for_reset_r_reg[0]),
        .O(\count_for_reset_r[0]_i_3_n_0 ));
  FDRE \count_for_reset_r_reg[0] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2_n_15 ),
        .Q(count_for_reset_r_reg[0]),
        .R(\count_for_reset_r_reg[23]_0 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \count_for_reset_r_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\count_for_reset_r_reg[0]_i_2_n_0 ,\count_for_reset_r_reg[0]_i_2_n_1 ,\count_for_reset_r_reg[0]_i_2_n_2 ,\count_for_reset_r_reg[0]_i_2_n_3 ,\count_for_reset_r_reg[0]_i_2_n_4 ,\count_for_reset_r_reg[0]_i_2_n_5 ,\count_for_reset_r_reg[0]_i_2_n_6 ,\count_for_reset_r_reg[0]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\count_for_reset_r_reg[0]_i_2_n_8 ,\count_for_reset_r_reg[0]_i_2_n_9 ,\count_for_reset_r_reg[0]_i_2_n_10 ,\count_for_reset_r_reg[0]_i_2_n_11 ,\count_for_reset_r_reg[0]_i_2_n_12 ,\count_for_reset_r_reg[0]_i_2_n_13 ,\count_for_reset_r_reg[0]_i_2_n_14 ,\count_for_reset_r_reg[0]_i_2_n_15 }),
        .S({count_for_reset_r_reg[7:1],\count_for_reset_r[0]_i_3_n_0 }));
  FDRE \count_for_reset_r_reg[10] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1_n_13 ),
        .Q(count_for_reset_r_reg[10]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[11] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1_n_12 ),
        .Q(count_for_reset_r_reg[11]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[12] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1_n_11 ),
        .Q(count_for_reset_r_reg[12]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[13] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1_n_10 ),
        .Q(count_for_reset_r_reg[13]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[14] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1_n_9 ),
        .Q(count_for_reset_r_reg[14]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[15] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1_n_8 ),
        .Q(count_for_reset_r_reg[15]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[16] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1_n_15 ),
        .Q(count_for_reset_r_reg[16]),
        .R(\count_for_reset_r_reg[23]_0 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \count_for_reset_r_reg[16]_i_1 
       (.CI(\count_for_reset_r_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_count_for_reset_r_reg[16]_i_1_CO_UNCONNECTED [7],\count_for_reset_r_reg[16]_i_1_n_1 ,\count_for_reset_r_reg[16]_i_1_n_2 ,\count_for_reset_r_reg[16]_i_1_n_3 ,\count_for_reset_r_reg[16]_i_1_n_4 ,\count_for_reset_r_reg[16]_i_1_n_5 ,\count_for_reset_r_reg[16]_i_1_n_6 ,\count_for_reset_r_reg[16]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\count_for_reset_r_reg[16]_i_1_n_8 ,\count_for_reset_r_reg[16]_i_1_n_9 ,\count_for_reset_r_reg[16]_i_1_n_10 ,\count_for_reset_r_reg[16]_i_1_n_11 ,\count_for_reset_r_reg[16]_i_1_n_12 ,\count_for_reset_r_reg[16]_i_1_n_13 ,\count_for_reset_r_reg[16]_i_1_n_14 ,\count_for_reset_r_reg[16]_i_1_n_15 }),
        .S(count_for_reset_r_reg[23:16]));
  FDRE \count_for_reset_r_reg[17] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1_n_14 ),
        .Q(count_for_reset_r_reg[17]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[18] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1_n_13 ),
        .Q(count_for_reset_r_reg[18]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[19] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1_n_12 ),
        .Q(count_for_reset_r_reg[19]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[1] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2_n_14 ),
        .Q(count_for_reset_r_reg[1]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[20] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1_n_11 ),
        .Q(count_for_reset_r_reg[20]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[21] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1_n_10 ),
        .Q(count_for_reset_r_reg[21]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[22] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1_n_9 ),
        .Q(count_for_reset_r_reg[22]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[23] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1_n_8 ),
        .Q(count_for_reset_r_reg[23]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[2] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2_n_13 ),
        .Q(count_for_reset_r_reg[2]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[3] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2_n_12 ),
        .Q(count_for_reset_r_reg[3]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[4] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2_n_11 ),
        .Q(count_for_reset_r_reg[4]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[5] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2_n_10 ),
        .Q(count_for_reset_r_reg[5]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[6] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2_n_9 ),
        .Q(count_for_reset_r_reg[6]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[7] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2_n_8 ),
        .Q(count_for_reset_r_reg[7]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[8] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1_n_15 ),
        .Q(count_for_reset_r_reg[8]),
        .R(\count_for_reset_r_reg[23]_0 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \count_for_reset_r_reg[8]_i_1 
       (.CI(\count_for_reset_r_reg[0]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\count_for_reset_r_reg[8]_i_1_n_0 ,\count_for_reset_r_reg[8]_i_1_n_1 ,\count_for_reset_r_reg[8]_i_1_n_2 ,\count_for_reset_r_reg[8]_i_1_n_3 ,\count_for_reset_r_reg[8]_i_1_n_4 ,\count_for_reset_r_reg[8]_i_1_n_5 ,\count_for_reset_r_reg[8]_i_1_n_6 ,\count_for_reset_r_reg[8]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\count_for_reset_r_reg[8]_i_1_n_8 ,\count_for_reset_r_reg[8]_i_1_n_9 ,\count_for_reset_r_reg[8]_i_1_n_10 ,\count_for_reset_r_reg[8]_i_1_n_11 ,\count_for_reset_r_reg[8]_i_1_n_12 ,\count_for_reset_r_reg[8]_i_1_n_13 ,\count_for_reset_r_reg[8]_i_1_n_14 ,\count_for_reset_r_reg[8]_i_1_n_15 }),
        .S(count_for_reset_r_reg[15:8]));
  FDRE \count_for_reset_r_reg[9] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1_n_14 ),
        .Q(count_for_reset_r_reg[9]),
        .R(\count_for_reset_r_reg[23]_0 ));
  LUT3 #(
    .INIT(8'hBF)) 
    do_rd_en_i_1
       (.I0(cbcc_fifo_reset_rd_clk),
        .I1(wait_for_rd_en[2]),
        .I2(wait_for_rd_en[1]),
        .O(do_rd_en));
  FDRE #(
    .INIT(1'b0)) 
    do_rd_en_reg
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(new_underflow_flag_c),
        .Q(do_rd_en_reg_n_0),
        .R(do_rd_en));
  LUT6 #(
    .INIT(64'h0000000000F80000)) 
    do_wr_en_i_1
       (.I0(do_wr_en_reg_0),
        .I1(p_16_in),
        .I2(final_gater_for_fifo_din_i),
        .I3(overflow_flag_c),
        .I4(raw_data_r[66]),
        .I5(ANY_VLD_BTF_FLAG_i_2_n_0),
        .O(do_wr_en_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    do_wr_en_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(do_wr_en_i_1_n_0),
        .Q(do_wr_en),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \fifo_din_i_reg[70]_i_1 
       (.I0(CB_detect_dlyd0p5),
        .I1(CB_detect0),
        .O(CB_detect));
  LUT3 #(
    .INIT(8'h07)) 
    \fifo_din_i_reg[71]_i_1 
       (.I0(do_wr_en_reg_0),
        .I1(p_16_in),
        .I2(do_wr_en),
        .O(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[0] ),
        .Q(fifo_din_i_reg[0]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[10] ),
        .Q(fifo_din_i_reg[10]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[11] ),
        .Q(fifo_din_i_reg[11]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[12] ),
        .Q(fifo_din_i_reg[12]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[13] ),
        .Q(fifo_din_i_reg[13]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[14] ),
        .Q(fifo_din_i_reg[14]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[15] ),
        .Q(fifo_din_i_reg[15]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[16] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[16] ),
        .Q(fifo_din_i_reg[16]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[17] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[17] ),
        .Q(fifo_din_i_reg[17]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[18] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[18] ),
        .Q(fifo_din_i_reg[18]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[19] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[19] ),
        .Q(fifo_din_i_reg[19]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[1] ),
        .Q(fifo_din_i_reg[1]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[20] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[20] ),
        .Q(fifo_din_i_reg[20]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[21] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[21] ),
        .Q(fifo_din_i_reg[21]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[22] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[22] ),
        .Q(fifo_din_i_reg[22]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[23] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[23] ),
        .Q(fifo_din_i_reg[23]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[24] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[24] ),
        .Q(fifo_din_i_reg[24]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[25] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[25] ),
        .Q(fifo_din_i_reg[25]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[26] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[26] ),
        .Q(fifo_din_i_reg[26]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[27] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[27] ),
        .Q(fifo_din_i_reg[27]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[28] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[28] ),
        .Q(fifo_din_i_reg[28]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[29] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[29] ),
        .Q(fifo_din_i_reg[29]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[2] ),
        .Q(fifo_din_i_reg[2]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[30] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[30] ),
        .Q(fifo_din_i_reg[30]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[31] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[31] ),
        .Q(fifo_din_i_reg[31]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[32] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[32] ),
        .Q(fifo_din_i_reg[32]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[33] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[33] ),
        .Q(fifo_din_i_reg[33]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[34] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[34] ),
        .Q(fifo_din_i_reg[34]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[35] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[35] ),
        .Q(fifo_din_i_reg[35]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[36] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[36] ),
        .Q(fifo_din_i_reg[36]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[37] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[37] ),
        .Q(fifo_din_i_reg[37]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[38] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[38] ),
        .Q(fifo_din_i_reg[38]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[39] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[39] ),
        .Q(fifo_din_i_reg[39]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[3] ),
        .Q(fifo_din_i_reg[3]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[40] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[40] ),
        .Q(fifo_din_i_reg[40]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[41] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[41] ),
        .Q(fifo_din_i_reg[41]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[42] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[42] ),
        .Q(fifo_din_i_reg[42]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[43] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[43] ),
        .Q(fifo_din_i_reg[43]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[44] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[44] ),
        .Q(fifo_din_i_reg[44]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[45] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[45] ),
        .Q(fifo_din_i_reg[45]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[46] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[46] ),
        .Q(fifo_din_i_reg[46]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[47] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[47] ),
        .Q(fifo_din_i_reg[47]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[48] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[48] ),
        .Q(fifo_din_i_reg[48]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[49] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[49] ),
        .Q(fifo_din_i_reg[49]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[4] ),
        .Q(fifo_din_i_reg[4]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[50] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[50] ),
        .Q(fifo_din_i_reg[50]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[51] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[51] ),
        .Q(fifo_din_i_reg[51]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[52] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[52] ),
        .Q(fifo_din_i_reg[52]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[53] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[53] ),
        .Q(fifo_din_i_reg[53]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[54] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[54] ),
        .Q(fifo_din_i_reg[54]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[55] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[55] ),
        .Q(fifo_din_i_reg[55]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[56] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[56] ),
        .Q(fifo_din_i_reg[56]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[57] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[57] ),
        .Q(fifo_din_i_reg[57]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[58] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[58] ),
        .Q(fifo_din_i_reg[58]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[59] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[59] ),
        .Q(fifo_din_i_reg[59]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[5] ),
        .Q(fifo_din_i_reg[5]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[60] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[60] ),
        .Q(fifo_din_i_reg[60]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[61] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[61] ),
        .Q(fifo_din_i_reg[61]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[62] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[62] ),
        .Q(fifo_din_i_reg[62]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[63] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[63] ),
        .Q(fifo_din_i_reg[63]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[64] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[64] ),
        .Q(fifo_din_i_reg[64]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[65] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[65] ),
        .Q(fifo_din_i_reg[65]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[66] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(rxdatavalid_lookahead_i),
        .Q(fifo_din_i_reg[66]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[67] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CC_detect_pulse_r),
        .Q(fifo_din_i_reg[67]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[68] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_0_in10_in),
        .Q(fifo_din_i_reg[68]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[69] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CB_detect_dlyd1),
        .Q(fifo_din_i_reg[69]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[6] ),
        .Q(fifo_din_i_reg[6]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[70] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CB_detect),
        .Q(fifo_din_i_reg[70]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[71] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CC_detect_pulse_i),
        .Q(fifo_din_i_reg[71]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[7] ),
        .Q(fifo_din_i_reg[7]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[8] ),
        .Q(fifo_din_i_reg[8]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[9] ),
        .Q(fifo_din_i_reg[9]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_dout_reg[0] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[0]),
        .Q(\fifo_dout_reg[63]_0 [0]),
        .R(1'b0));
  FDRE \fifo_dout_reg[10] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[10]),
        .Q(\fifo_dout_reg[63]_0 [10]),
        .R(1'b0));
  FDRE \fifo_dout_reg[11] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[11]),
        .Q(\fifo_dout_reg[63]_0 [11]),
        .R(1'b0));
  FDRE \fifo_dout_reg[12] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[12]),
        .Q(\fifo_dout_reg[63]_0 [12]),
        .R(1'b0));
  FDRE \fifo_dout_reg[13] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[13]),
        .Q(\fifo_dout_reg[63]_0 [13]),
        .R(1'b0));
  FDRE \fifo_dout_reg[14] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[14]),
        .Q(\fifo_dout_reg[63]_0 [14]),
        .R(1'b0));
  FDRE \fifo_dout_reg[15] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[15]),
        .Q(\fifo_dout_reg[63]_0 [15]),
        .R(1'b0));
  FDRE \fifo_dout_reg[16] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[16]),
        .Q(\fifo_dout_reg[63]_0 [16]),
        .R(1'b0));
  FDRE \fifo_dout_reg[17] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[17]),
        .Q(\fifo_dout_reg[63]_0 [17]),
        .R(1'b0));
  FDRE \fifo_dout_reg[18] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[18]),
        .Q(\fifo_dout_reg[63]_0 [18]),
        .R(1'b0));
  FDRE \fifo_dout_reg[19] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[19]),
        .Q(\fifo_dout_reg[63]_0 [19]),
        .R(1'b0));
  FDRE \fifo_dout_reg[1] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[1]),
        .Q(\fifo_dout_reg[63]_0 [1]),
        .R(1'b0));
  FDRE \fifo_dout_reg[20] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[20]),
        .Q(\fifo_dout_reg[63]_0 [20]),
        .R(1'b0));
  FDRE \fifo_dout_reg[21] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[21]),
        .Q(\fifo_dout_reg[63]_0 [21]),
        .R(1'b0));
  FDRE \fifo_dout_reg[22] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[22]),
        .Q(\fifo_dout_reg[63]_0 [22]),
        .R(1'b0));
  FDRE \fifo_dout_reg[23] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[23]),
        .Q(\fifo_dout_reg[63]_0 [23]),
        .R(1'b0));
  FDRE \fifo_dout_reg[24] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[24]),
        .Q(\fifo_dout_reg[63]_0 [24]),
        .R(1'b0));
  FDRE \fifo_dout_reg[25] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[25]),
        .Q(\fifo_dout_reg[63]_0 [25]),
        .R(1'b0));
  FDRE \fifo_dout_reg[26] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[26]),
        .Q(\fifo_dout_reg[63]_0 [26]),
        .R(1'b0));
  FDRE \fifo_dout_reg[27] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[27]),
        .Q(\fifo_dout_reg[63]_0 [27]),
        .R(1'b0));
  FDRE \fifo_dout_reg[28] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[28]),
        .Q(\fifo_dout_reg[63]_0 [28]),
        .R(1'b0));
  FDRE \fifo_dout_reg[29] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[29]),
        .Q(\fifo_dout_reg[63]_0 [29]),
        .R(1'b0));
  FDRE \fifo_dout_reg[2] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[2]),
        .Q(\fifo_dout_reg[63]_0 [2]),
        .R(1'b0));
  FDRE \fifo_dout_reg[30] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[30]),
        .Q(\fifo_dout_reg[63]_0 [30]),
        .R(1'b0));
  FDRE \fifo_dout_reg[31] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[31]),
        .Q(\fifo_dout_reg[63]_0 [31]),
        .R(1'b0));
  FDRE \fifo_dout_reg[32] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[32]),
        .Q(\fifo_dout_reg[63]_0 [32]),
        .R(1'b0));
  FDRE \fifo_dout_reg[33] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[33]),
        .Q(\fifo_dout_reg[63]_0 [33]),
        .R(1'b0));
  FDRE \fifo_dout_reg[34] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[34]),
        .Q(\fifo_dout_reg[63]_0 [34]),
        .R(1'b0));
  FDRE \fifo_dout_reg[35] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[35]),
        .Q(\fifo_dout_reg[63]_0 [35]),
        .R(1'b0));
  FDRE \fifo_dout_reg[36] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[36]),
        .Q(\fifo_dout_reg[63]_0 [36]),
        .R(1'b0));
  FDRE \fifo_dout_reg[37] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[37]),
        .Q(\fifo_dout_reg[63]_0 [37]),
        .R(1'b0));
  FDRE \fifo_dout_reg[38] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[38]),
        .Q(\fifo_dout_reg[63]_0 [38]),
        .R(1'b0));
  FDRE \fifo_dout_reg[39] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[39]),
        .Q(\fifo_dout_reg[63]_0 [39]),
        .R(1'b0));
  FDRE \fifo_dout_reg[3] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[3]),
        .Q(\fifo_dout_reg[63]_0 [3]),
        .R(1'b0));
  FDRE \fifo_dout_reg[40] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[40]),
        .Q(\fifo_dout_reg[63]_0 [40]),
        .R(1'b0));
  FDRE \fifo_dout_reg[41] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[41]),
        .Q(\fifo_dout_reg[63]_0 [41]),
        .R(1'b0));
  FDRE \fifo_dout_reg[42] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[42]),
        .Q(\fifo_dout_reg[63]_0 [42]),
        .R(1'b0));
  FDRE \fifo_dout_reg[43] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[43]),
        .Q(\fifo_dout_reg[63]_0 [43]),
        .R(1'b0));
  FDRE \fifo_dout_reg[44] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[44]),
        .Q(\fifo_dout_reg[63]_0 [44]),
        .R(1'b0));
  FDRE \fifo_dout_reg[45] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[45]),
        .Q(\fifo_dout_reg[63]_0 [45]),
        .R(1'b0));
  FDRE \fifo_dout_reg[46] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[46]),
        .Q(\fifo_dout_reg[63]_0 [46]),
        .R(1'b0));
  FDRE \fifo_dout_reg[47] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[47]),
        .Q(\fifo_dout_reg[63]_0 [47]),
        .R(1'b0));
  FDRE \fifo_dout_reg[48] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[48]),
        .Q(\fifo_dout_reg[63]_0 [48]),
        .R(1'b0));
  FDRE \fifo_dout_reg[49] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[49]),
        .Q(\fifo_dout_reg[63]_0 [49]),
        .R(1'b0));
  FDRE \fifo_dout_reg[4] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[4]),
        .Q(\fifo_dout_reg[63]_0 [4]),
        .R(1'b0));
  FDRE \fifo_dout_reg[50] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[50]),
        .Q(\fifo_dout_reg[63]_0 [50]),
        .R(1'b0));
  FDRE \fifo_dout_reg[51] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[51]),
        .Q(\fifo_dout_reg[63]_0 [51]),
        .R(1'b0));
  FDRE \fifo_dout_reg[52] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[52]),
        .Q(\fifo_dout_reg[63]_0 [52]),
        .R(1'b0));
  FDRE \fifo_dout_reg[53] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[53]),
        .Q(\fifo_dout_reg[63]_0 [53]),
        .R(1'b0));
  FDRE \fifo_dout_reg[54] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[54]),
        .Q(\fifo_dout_reg[63]_0 [54]),
        .R(1'b0));
  FDRE \fifo_dout_reg[55] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[55]),
        .Q(\fifo_dout_reg[63]_0 [55]),
        .R(1'b0));
  FDRE \fifo_dout_reg[56] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[56]),
        .Q(\fifo_dout_reg[63]_0 [56]),
        .R(1'b0));
  FDRE \fifo_dout_reg[57] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[57]),
        .Q(\fifo_dout_reg[63]_0 [57]),
        .R(1'b0));
  FDRE \fifo_dout_reg[58] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[58]),
        .Q(\fifo_dout_reg[63]_0 [58]),
        .R(1'b0));
  FDRE \fifo_dout_reg[59] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[59]),
        .Q(\fifo_dout_reg[63]_0 [59]),
        .R(1'b0));
  FDRE \fifo_dout_reg[5] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[5]),
        .Q(\fifo_dout_reg[63]_0 [5]),
        .R(1'b0));
  FDRE \fifo_dout_reg[60] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[60]),
        .Q(\fifo_dout_reg[63]_0 [60]),
        .R(1'b0));
  FDRE \fifo_dout_reg[61] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[61]),
        .Q(\fifo_dout_reg[63]_0 [61]),
        .R(1'b0));
  FDRE \fifo_dout_reg[62] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[62]),
        .Q(\fifo_dout_reg[63]_0 [62]),
        .R(1'b0));
  FDRE \fifo_dout_reg[63] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[63]),
        .Q(\fifo_dout_reg[63]_0 [63]),
        .R(1'b0));
  FDRE \fifo_dout_reg[64] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[64]),
        .Q(\fifo_dout_reg_n_0_[64] ),
        .R(1'b0));
  FDRE \fifo_dout_reg[65] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[65]),
        .Q(\fifo_dout_reg_n_0_[65] ),
        .R(1'b0));
  FDRE \fifo_dout_reg[66] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[66]),
        .Q(p_0_in17_in),
        .R(1'b0));
  FDRE \fifo_dout_reg[68] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[68]),
        .Q(p_1_in12_in),
        .R(1'b0));
  FDRE \fifo_dout_reg[69] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[69]),
        .Q(p_0_in18_in),
        .R(1'b0));
  FDRE \fifo_dout_reg[6] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[6]),
        .Q(\fifo_dout_reg[63]_0 [6]),
        .R(1'b0));
  FDRE \fifo_dout_reg[70] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[70]),
        .Q(p_0_in19_in),
        .R(1'b0));
  FDRE \fifo_dout_reg[7] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[7]),
        .Q(\fifo_dout_reg[63]_0 [7]),
        .R(1'b0));
  FDRE \fifo_dout_reg[8] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[8]),
        .Q(\fifo_dout_reg[63]_0 [8]),
        .R(1'b0));
  FDRE \fifo_dout_reg[9] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(fifo_dout_i[9]),
        .Q(\fifo_dout_reg[63]_0 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFF08)) 
    flag_mask_CB_r_i_1
       (.I0(FIRST_CB_BITERR_CB_RESET_OUT0),
        .I1(wr_monitor_flag),
        .I2(flag_mask_CB_r_i_3_n_0),
        .I3(flag_mask_CB_r_reg_n_0),
        .O(flag_mask_CB_r_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    flag_mask_CB_r_i_2
       (.I0(flag_mask_CB_r_i_4_n_0),
        .I1(flag_mask_CB_r_i_5_n_0),
        .I2(flag_mask_CB_r_i_6_n_0),
        .I3(fifo_din_i_reg[48]),
        .I4(fifo_din_i_reg[60]),
        .I5(fifo_din_i_reg[49]),
        .O(FIRST_CB_BITERR_CB_RESET_OUT0));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h15555555)) 
    flag_mask_CB_r_i_3
       (.I0(wr_monitor_flag_reg[4]),
        .I1(wr_monitor_flag_reg[2]),
        .I2(wr_monitor_flag_reg[1]),
        .I3(wr_monitor_flag_reg[0]),
        .I4(wr_monitor_flag_reg[3]),
        .O(flag_mask_CB_r_i_3_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    flag_mask_CB_r_i_4
       (.I0(fifo_din_i_reg[56]),
        .I1(fifo_din_i_reg[68]),
        .I2(fifo_din_i_reg[57]),
        .I3(fifo_din_i_reg[63]),
        .I4(fifo_din_i_reg[59]),
        .I5(fifo_din_i_reg[54]),
        .O(flag_mask_CB_r_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    flag_mask_CB_r_i_5
       (.I0(fifo_din_i_reg[50]),
        .I1(fifo_din_i_reg[51]),
        .I2(fifo_din_i_reg[61]),
        .I3(fifo_din_i_reg[58]),
        .O(flag_mask_CB_r_i_5_n_0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    flag_mask_CB_r_i_6
       (.I0(fifo_din_i_reg[53]),
        .I1(fifo_din_i_reg[52]),
        .I2(fifo_din_i_reg[62]),
        .I3(fifo_din_i_reg[55]),
        .O(flag_mask_CB_r_i_6_n_0));
  FDRE flag_mask_CB_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(flag_mask_CB_r_i_1_n_0),
        .Q(flag_mask_CB_r_reg_n_0),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    hard_err_usr_i_1
       (.I0(rxbuferr_out_i[0]),
        .I1(rxbuferr_out_lane1_i),
        .I2(hard_err_usr_reg),
        .I3(rxbuferr_out_i[1]),
        .I4(RX_CHANNEL_UP),
        .O(hard_err_usr0));
  FDRE hold_reg_r_reg
       (.C(s_level_out_d5_reg),
        .CE(do_rd_en_reg_n_0),
        .D(hold_reg),
        .Q(hold_reg_r),
        .R(cbcc_only_reset_rd_clk));
  FDRE hold_reg_reg
       (.C(s_level_out_d5_reg),
        .CE(do_rd_en_reg_n_0),
        .D(do_rd_en_reg_n_0),
        .Q(hold_reg),
        .R(cbcc_only_reset_rd_clk));
  (* shift_extract = "{no}" *) 
  FDRE master_do_rd_en_q_reg
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(out),
        .Q(master_do_rd_en_q),
        .R(cbcc_fifo_reset_rd_clk));
  FDRE master_do_rd_en_reg
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(master_do_rd_en_q),
        .Q(master_do_rd_en),
        .R(cbcc_fifo_reset_rd_clk));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h00F8)) 
    new_do_wr_en_i_1
       (.I0(do_wr_en_reg_0),
        .I1(p_16_in),
        .I2(do_wr_en),
        .I3(ANY_VLD_BTF_FLAG_i_2_n_0),
        .O(new_do_wr_en_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    new_do_wr_en_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(new_do_wr_en_i_1_n_0),
        .Q(new_do_wr_en),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h57)) 
    new_underflow_flag_c_inv_i_1
       (.I0(underflow_flag_r3),
        .I1(buffer_too_empty_c),
        .I2(underflow_flag_c),
        .O(new_underflow_flag_c0));
  (* inverted = "yes" *) 
  FDRE new_underflow_flag_c_reg_inv
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(new_underflow_flag_c0),
        .Q(new_underflow_flag_c),
        .R(cbcc_fifo_reset_rd_clk));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[0]),
        .Q(\raw_data_r_r_reg_n_0_[0] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[10]),
        .Q(\raw_data_r_r_reg_n_0_[10] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[11]),
        .Q(\raw_data_r_r_reg_n_0_[11] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[12]),
        .Q(\raw_data_r_r_reg_n_0_[12] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[13]),
        .Q(\raw_data_r_r_reg_n_0_[13] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[14]),
        .Q(\raw_data_r_r_reg_n_0_[14] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[15]),
        .Q(\raw_data_r_r_reg_n_0_[15] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[16] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[16]),
        .Q(\raw_data_r_r_reg_n_0_[16] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[17] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[17]),
        .Q(\raw_data_r_r_reg_n_0_[17] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[18] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[18]),
        .Q(\raw_data_r_r_reg_n_0_[18] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[19] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[19]),
        .Q(\raw_data_r_r_reg_n_0_[19] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[1]),
        .Q(\raw_data_r_r_reg_n_0_[1] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[20] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[20]),
        .Q(\raw_data_r_r_reg_n_0_[20] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[21] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[21]),
        .Q(\raw_data_r_r_reg_n_0_[21] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[22] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[22]),
        .Q(\raw_data_r_r_reg_n_0_[22] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[23] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[23]),
        .Q(\raw_data_r_r_reg_n_0_[23] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[24] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[24]),
        .Q(\raw_data_r_r_reg_n_0_[24] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[25] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[25]),
        .Q(\raw_data_r_r_reg_n_0_[25] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[26] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[26]),
        .Q(\raw_data_r_r_reg_n_0_[26] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[27] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[27]),
        .Q(\raw_data_r_r_reg_n_0_[27] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[28] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[28]),
        .Q(\raw_data_r_r_reg_n_0_[28] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[29] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[29]),
        .Q(\raw_data_r_r_reg_n_0_[29] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[2]),
        .Q(\raw_data_r_r_reg_n_0_[2] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[30] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[30]),
        .Q(\raw_data_r_r_reg_n_0_[30] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[31] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[31]),
        .Q(\raw_data_r_r_reg_n_0_[31] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[32] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[32]),
        .Q(\raw_data_r_r_reg_n_0_[32] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[33] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[33]),
        .Q(\raw_data_r_r_reg_n_0_[33] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[34] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[34]),
        .Q(\raw_data_r_r_reg_n_0_[34] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[35] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[35]),
        .Q(\raw_data_r_r_reg_n_0_[35] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[36] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[36]),
        .Q(\raw_data_r_r_reg_n_0_[36] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[37] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[37]),
        .Q(\raw_data_r_r_reg_n_0_[37] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[38] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[38]),
        .Q(\raw_data_r_r_reg_n_0_[38] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[39] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[39]),
        .Q(\raw_data_r_r_reg_n_0_[39] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[3]),
        .Q(\raw_data_r_r_reg_n_0_[3] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[40] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[40]),
        .Q(\raw_data_r_r_reg_n_0_[40] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[41] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[41]),
        .Q(\raw_data_r_r_reg_n_0_[41] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[42] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[42]),
        .Q(\raw_data_r_r_reg_n_0_[42] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[43] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[43]),
        .Q(\raw_data_r_r_reg_n_0_[43] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[44] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[44]),
        .Q(\raw_data_r_r_reg_n_0_[44] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[45] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[45]),
        .Q(\raw_data_r_r_reg_n_0_[45] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[46] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[46]),
        .Q(\raw_data_r_r_reg_n_0_[46] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[47] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[47]),
        .Q(\raw_data_r_r_reg_n_0_[47] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[48] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[48]),
        .Q(\raw_data_r_r_reg_n_0_[48] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[49] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[49]),
        .Q(\raw_data_r_r_reg_n_0_[49] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[4]),
        .Q(\raw_data_r_r_reg_n_0_[4] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[50] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[50]),
        .Q(\raw_data_r_r_reg_n_0_[50] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[51] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[51]),
        .Q(\raw_data_r_r_reg_n_0_[51] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[52] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[52]),
        .Q(\raw_data_r_r_reg_n_0_[52] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[53] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[53]),
        .Q(\raw_data_r_r_reg_n_0_[53] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[54] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[54]),
        .Q(\raw_data_r_r_reg_n_0_[54] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[55] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[55]),
        .Q(\raw_data_r_r_reg_n_0_[55] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[56] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[56]),
        .Q(\raw_data_r_r_reg_n_0_[56] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[57] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[57]),
        .Q(\raw_data_r_r_reg_n_0_[57] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[58] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[58]),
        .Q(\raw_data_r_r_reg_n_0_[58] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[59] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[59]),
        .Q(\raw_data_r_r_reg_n_0_[59] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[5]),
        .Q(\raw_data_r_r_reg_n_0_[5] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[60] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[60]),
        .Q(\raw_data_r_r_reg_n_0_[60] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[61] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[61]),
        .Q(\raw_data_r_r_reg_n_0_[61] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[62] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[62]),
        .Q(\raw_data_r_r_reg_n_0_[62] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[63] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[63]),
        .Q(\raw_data_r_r_reg_n_0_[63] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[64] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[64]),
        .Q(\raw_data_r_r_reg_n_0_[64] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[65] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[65]),
        .Q(\raw_data_r_r_reg_n_0_[65] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[66] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[66]),
        .Q(p_0_in10_in),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[6]),
        .Q(\raw_data_r_r_reg_n_0_[6] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[7]),
        .Q(\raw_data_r_r_reg_n_0_[7] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[8]),
        .Q(\raw_data_r_r_reg_n_0_[8] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[9]),
        .Q(\raw_data_r_r_reg_n_0_[9] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[0]),
        .Q(raw_data_r[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[10]),
        .Q(raw_data_r[10]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[11]),
        .Q(raw_data_r[11]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[12]),
        .Q(raw_data_r[12]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[13]),
        .Q(raw_data_r[13]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[14]),
        .Q(raw_data_r[14]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[15]),
        .Q(raw_data_r[15]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[16] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[16]),
        .Q(raw_data_r[16]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[17] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[17]),
        .Q(raw_data_r[17]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[18] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[18]),
        .Q(raw_data_r[18]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[19] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[19]),
        .Q(raw_data_r[19]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[1]),
        .Q(raw_data_r[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[20] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[20]),
        .Q(raw_data_r[20]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[21] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[21]),
        .Q(raw_data_r[21]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[22] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[22]),
        .Q(raw_data_r[22]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[23] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[23]),
        .Q(raw_data_r[23]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[24] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[24]),
        .Q(raw_data_r[24]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[25] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[25]),
        .Q(raw_data_r[25]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[26] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[26]),
        .Q(raw_data_r[26]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[27] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[27]),
        .Q(raw_data_r[27]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[28] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[28]),
        .Q(raw_data_r[28]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[29] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[29]),
        .Q(raw_data_r[29]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[2]),
        .Q(raw_data_r[2]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[30] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[30]),
        .Q(raw_data_r[30]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[31] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[31]),
        .Q(raw_data_r[31]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[32] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[32]),
        .Q(raw_data_r[32]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[33] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[33]),
        .Q(raw_data_r[33]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[34] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[34]),
        .Q(raw_data_r[34]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[35] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[35]),
        .Q(raw_data_r[35]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[36] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[36]),
        .Q(raw_data_r[36]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[37] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[37]),
        .Q(raw_data_r[37]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[38] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[38]),
        .Q(raw_data_r[38]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[39] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[39]),
        .Q(raw_data_r[39]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[3]),
        .Q(raw_data_r[3]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[40] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[40]),
        .Q(raw_data_r[40]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[41] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[41]),
        .Q(raw_data_r[41]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[42] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[42]),
        .Q(raw_data_r[42]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[43] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[43]),
        .Q(raw_data_r[43]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[44] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[44]),
        .Q(raw_data_r[44]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[45] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[45]),
        .Q(raw_data_r[45]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[46] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[46]),
        .Q(raw_data_r[46]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[47] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[47]),
        .Q(raw_data_r[47]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[48] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[48]),
        .Q(raw_data_r[48]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[49] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[49]),
        .Q(raw_data_r[49]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[4]),
        .Q(raw_data_r[4]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[50] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[50]),
        .Q(raw_data_r[50]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[51] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[51]),
        .Q(raw_data_r[51]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[52] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[52]),
        .Q(raw_data_r[52]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[53] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[53]),
        .Q(raw_data_r[53]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[54] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[54]),
        .Q(raw_data_r[54]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[55] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[55]),
        .Q(raw_data_r[55]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[56] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[56]),
        .Q(raw_data_r[56]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[57] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[57]),
        .Q(raw_data_r[57]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[58] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[58]),
        .Q(raw_data_r[58]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[59] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[59]),
        .Q(raw_data_r[59]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[5]),
        .Q(raw_data_r[5]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[60] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[60]),
        .Q(raw_data_r[60]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[61] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[61]),
        .Q(raw_data_r[61]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[62] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[62]),
        .Q(raw_data_r[62]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[63] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[63]),
        .Q(raw_data_r[63]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[64] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[64]),
        .Q(raw_data_r[64]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[65] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[65]),
        .Q(raw_data_r[65]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[66] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[66]),
        .Q(raw_data_r[66]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[6]),
        .Q(raw_data_r[6]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[7]),
        .Q(raw_data_r[7]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[8]),
        .Q(raw_data_r[8]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[9]),
        .Q(raw_data_r[9]),
        .R(1'b0));
  FDRE rd_err_pre_reg
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(rd_err_c),
        .Q(rd_err_pre),
        .R(do_rd_en));
  FDRE rd_err_q_reg
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(rd_err_pre),
        .Q(rxbuferr_out_i[0]),
        .R(do_rd_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_CH_BOND_SLAVE_81 \slave.slave 
       (.CB_align_ver(CB_align_ver),
        .CB_flag_flopped(CB_flag_flopped),
        .Q({p_0_in19_in,p_0_in18_in,p_1_in12_in,p_0_in17_in}),
        .\cb_rxdatavalid_cnt_reg[1]_0 (master_do_rd_en),
        .\cb_rxdatavalid_cnt_reg[1]_1 (CB_flag_flopped_reg_1[0]),
        .\cb_rxdatavalid_cnt_reg[2]_0 (CB_flag_flopped_reg_0[0]),
        .cbcc_reset_cbstg2_rd_clk(cbcc_reset_cbstg2_rd_clk),
        .do_rd_en_i_inferred_i_1_0(do_rd_en_reg_n_0),
        .do_rd_en_reg(do_rd_en_i),
        .empty(underflow_flag_c),
        .enchansync_dlyd_i(enchansync_dlyd_i),
        .hold_rd_ptr_reg_0(s_level_out_d5_reg),
        .master_do_rd_en_reg(\slave.slave_n_1 ),
        .master_do_rd_en_reg_0(master_do_rd_en_reg_0),
        .master_do_rd_en_reg_1(master_do_rd_en_reg_1),
        .rxchanisaligned(rxchanisaligned),
        .rxchanisaligned_reg_0(rxchanisaligned_reg));
  (* CHECK_LICENSE_TYPE = "aurora_64b66b_rx_0_fifo_gen_slave,fifo_generator_v13_2_5,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "fifo_generator_v13_2_5,Vivado 2020.2" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_fifo_gen_slave__xdcDup__1 \slave_fifo.data_fifo 
       (.din(fifo_din_i_reg),
        .dout({\NLW_slave_fifo.data_fifo_dout_UNCONNECTED [71],fifo_dout_i}),
        .empty(underflow_flag_c),
        .full(overflow_flag_c),
        .overflow(wr_err_c),
        .prog_empty(buffer_too_empty_c),
        .prog_full(\NLW_slave_fifo.data_fifo_prog_full_UNCONNECTED ),
        .rd_clk(s_level_out_d5_reg),
        .rd_en(out),
        .rd_rst_busy(\NLW_slave_fifo.data_fifo_rd_rst_busy_UNCONNECTED ),
        .srst(srst),
        .underflow(rd_err_c),
        .wr_clk(gtwiz_userclk_rx_usrclk_out),
        .wr_en(new_do_wr_en),
        .wr_rst_busy(\NLW_slave_fifo.data_fifo_wr_rst_busy_UNCONNECTED ));
  LUT1 #(
    .INIT(2'h1)) 
    \sym_dec_i/RX_DATA_REG[63]_i_1 
       (.I0(hold_reg_r),
        .O(hold_reg_r_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized3_82 u_cdc_overflow_flag_c
       (.cbcc_reset_cbstg2_rd_clk(cbcc_reset_cbstg2_rd_clk),
        .full(overflow_flag_c),
        .s_level_out_d5_reg_0(s_level_out_d5_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized0_83 u_cdc_rxlossofsync_in
       (.in0(in0),
        .s_level_out_d5_reg_0(u_cdc_rxlossofsync_in_n_0),
        .s_level_out_d5_reg_1(s_level_out_d5_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized0_84 u_cdc_valid_btf_detect
       (.gtwiz_userclk_rx_usrclk_out(gtwiz_userclk_rx_usrclk_out),
        .in0(valid_btf_detect_r),
        .out(valid_btf_detect_c1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized3_85 u_cdc_wr_err_rd_clk
       (.cbcc_fifo_reset_rd_clk(cbcc_fifo_reset_rd_clk),
        .out(wr_err_rd_clk_pre),
        .overflow(wr_err_c),
        .s_level_out_d5_reg_0(s_level_out_d5_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_86 u_rst_sync_btf_sync
       (.in0(valid_btf_detect_extend_r2),
        .init_clk(init_clk),
        .stg3_reg_0(u_rst_sync_btf_sync_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    underflow_flag_r1_i_1
       (.I0(buffer_too_empty_c),
        .I1(underflow_flag_c),
        .O(underflow_flag_r10));
  FDSE underflow_flag_r1_reg
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(underflow_flag_r10),
        .Q(underflow_flag_r1),
        .S(cbcc_fifo_reset_rd_clk));
  FDSE underflow_flag_r2_reg
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(underflow_flag_r1),
        .Q(underflow_flag_r2),
        .S(cbcc_fifo_reset_rd_clk));
  FDSE underflow_flag_r3_reg
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(underflow_flag_r2),
        .Q(underflow_flag_r3),
        .S(cbcc_fifo_reset_rd_clk));
  FDRE #(
    .INIT(1'b0)) 
    valid_btf_detect_dlyd1_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(u_rst_sync_btf_sync_n_0),
        .Q(valid_btf_detect_dlyd1),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    valid_btf_detect_extend_r20
       (.I0(valid_btf_detect_extend_r[0]),
        .I1(valid_btf_detect_extend_r[3]),
        .I2(valid_btf_detect_extend_r[4]),
        .I3(valid_btf_detect_extend_r[1]),
        .I4(valid_btf_detect_extend_r[2]),
        .O(valid_btf_detect_extend_r20_n_0));
  FDRE valid_btf_detect_extend_r2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect_extend_r20_n_0),
        .Q(valid_btf_detect_extend_r2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \valid_btf_detect_extend_r_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect_extend_r[1]),
        .Q(valid_btf_detect_extend_r[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \valid_btf_detect_extend_r_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect_extend_r[2]),
        .Q(valid_btf_detect_extend_r[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \valid_btf_detect_extend_r_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect_extend_r[3]),
        .Q(valid_btf_detect_extend_r[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \valid_btf_detect_extend_r_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect_extend_r[4]),
        .Q(valid_btf_detect_extend_r[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \valid_btf_detect_extend_r_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect),
        .Q(valid_btf_detect_extend_r[4]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    valid_btf_detect_r_i_1
       (.I0(CB_align_ver_i_2_n_0),
        .I1(CB_align_ver_i_3_n_0),
        .I2(\fifo_dout_reg[63]_0 [54]),
        .I3(\fifo_dout_reg[63]_0 [55]),
        .I4(\slave.slave_n_1 ),
        .I5(CB_align_ver_i_4_n_0),
        .O(valid_btf_detect_c));
  FDRE valid_btf_detect_r_reg
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(valid_btf_detect_c),
        .Q(valid_btf_detect_r),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  (* shift_extract = "{no}" *) 
  FDRE valid_btf_detect_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect_c1),
        .Q(valid_btf_detect),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_for_rd_en[0]_i_1 
       (.I0(wait_for_rd_en[0]),
        .O(p_1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wait_for_rd_en[1]_i_1 
       (.I0(wait_for_rd_en[0]),
        .I1(wait_for_rd_en[1]),
        .O(p_1_in[1]));
  LUT2 #(
    .INIT(4'h7)) 
    \wait_for_rd_en[2]_i_1 
       (.I0(wait_for_rd_en[1]),
        .I1(wait_for_rd_en[2]),
        .O(\wait_for_rd_en[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wait_for_rd_en[2]_i_2 
       (.I0(wait_for_rd_en[0]),
        .I1(wait_for_rd_en[1]),
        .I2(wait_for_rd_en[2]),
        .O(p_1_in[2]));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_rd_en_reg[0] 
       (.C(s_level_out_d5_reg),
        .CE(\wait_for_rd_en[2]_i_1_n_0 ),
        .D(p_1_in[0]),
        .Q(wait_for_rd_en[0]),
        .R(cbcc_fifo_reset_rd_clk));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_rd_en_reg[1] 
       (.C(s_level_out_d5_reg),
        .CE(\wait_for_rd_en[2]_i_1_n_0 ),
        .D(p_1_in[1]),
        .Q(wait_for_rd_en[1]),
        .R(cbcc_fifo_reset_rd_clk));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_rd_en_reg[2] 
       (.C(s_level_out_d5_reg),
        .CE(\wait_for_rd_en[2]_i_1_n_0 ),
        .D(p_1_in[2]),
        .Q(wait_for_rd_en[2]),
        .R(cbcc_fifo_reset_rd_clk));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \wait_for_wr_en[0]_i_1 
       (.I0(wait_for_wr_en_reg[0]),
        .O(p_0_in__3[0]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wait_for_wr_en[1]_i_1 
       (.I0(wait_for_wr_en_reg[0]),
        .I1(wait_for_wr_en_reg[1]),
        .O(p_0_in__3[1]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \wait_for_wr_en[2]_i_1 
       (.I0(wait_for_wr_en_reg[2]),
        .I1(wait_for_wr_en_reg[1]),
        .I2(wait_for_wr_en_reg[0]),
        .O(p_0_in__3[2]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \wait_for_wr_en[3]_i_1 
       (.I0(wait_for_wr_en_reg[3]),
        .I1(wait_for_wr_en_reg[0]),
        .I2(wait_for_wr_en_reg[1]),
        .I3(wait_for_wr_en_reg[2]),
        .O(p_0_in__3[3]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \wait_for_wr_en[4]_i_1 
       (.I0(wait_for_wr_en_reg[4]),
        .I1(wait_for_wr_en_reg[2]),
        .I2(wait_for_wr_en_reg[1]),
        .I3(wait_for_wr_en_reg[0]),
        .I4(wait_for_wr_en_reg[3]),
        .O(p_0_in__3[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_for_wr_en[5]_i_1 
       (.I0(wait_for_wr_en_reg[5]),
        .O(sel));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \wait_for_wr_en[5]_i_2 
       (.I0(wait_for_wr_en_reg[3]),
        .I1(wait_for_wr_en_reg[0]),
        .I2(wait_for_wr_en_reg[1]),
        .I3(wait_for_wr_en_reg[2]),
        .I4(wait_for_wr_en_reg[4]),
        .O(p_0_in__3[5]));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sel),
        .D(p_0_in__3[0]),
        .Q(wait_for_wr_en_reg[0]),
        .R(cbcc_fifo_reset_wr_clk));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sel),
        .D(p_0_in__3[1]),
        .Q(wait_for_wr_en_reg[1]),
        .R(cbcc_fifo_reset_wr_clk));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sel),
        .D(p_0_in__3[2]),
        .Q(wait_for_wr_en_reg[2]),
        .R(cbcc_fifo_reset_wr_clk));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sel),
        .D(p_0_in__3[3]),
        .Q(wait_for_wr_en_reg[3]),
        .R(cbcc_fifo_reset_wr_clk));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sel),
        .D(p_0_in__3[4]),
        .Q(wait_for_wr_en_reg[4]),
        .R(cbcc_fifo_reset_wr_clk));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sel),
        .D(p_0_in__3[5]),
        .Q(wait_for_wr_en_reg[5]),
        .R(cbcc_fifo_reset_wr_clk));
  (* srl_bus_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \wait_for_wr_en_wr3_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(wait_for_wr_en_reg[0]),
        .Q(\wait_for_wr_en_wr3_reg[0]_srl3_n_0 ));
  (* srl_bus_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \wait_for_wr_en_wr3_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(wait_for_wr_en_reg[1]),
        .Q(\wait_for_wr_en_wr3_reg[1]_srl3_n_0 ));
  (* srl_bus_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \wait_for_wr_en_wr3_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(wait_for_wr_en_reg[2]),
        .Q(\wait_for_wr_en_wr3_reg[2]_srl3_n_0 ));
  (* srl_bus_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \wait_for_wr_en_wr3_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(wait_for_wr_en_reg[3]),
        .Q(\wait_for_wr_en_wr3_reg[3]_srl3_n_0 ));
  (* srl_bus_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \wait_for_wr_en_wr3_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(wait_for_wr_en_reg[4]),
        .Q(\wait_for_wr_en_wr3_reg[4]_srl3_n_0 ));
  (* srl_bus_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \wait_for_wr_en_wr3_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(wait_for_wr_en_reg[5]),
        .Q(\wait_for_wr_en_wr3_reg[5]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_wr4_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\wait_for_wr_en_wr3_reg[0]_srl3_n_0 ),
        .Q(wait_for_wr_en_wr4[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_wr4_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\wait_for_wr_en_wr3_reg[1]_srl3_n_0 ),
        .Q(wait_for_wr_en_wr4[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_wr4_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\wait_for_wr_en_wr3_reg[2]_srl3_n_0 ),
        .Q(wait_for_wr_en_wr4[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_wr4_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\wait_for_wr_en_wr3_reg[3]_srl3_n_0 ),
        .Q(wait_for_wr_en_wr4[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_wr4_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\wait_for_wr_en_wr3_reg[4]_srl3_n_0 ),
        .Q(wait_for_wr_en_wr4[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_wr4_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\wait_for_wr_en_wr3_reg[5]_srl3_n_0 ),
        .Q(wait_for_wr_en_wr4[5]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE wr_err_rd_clk_sync_reg
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(wr_err_rd_clk_pre),
        .Q(rxbuferr_out_i[1]),
        .R(do_rd_en));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \wr_monitor_flag[0]_i_1 
       (.I0(wr_monitor_flag_reg[0]),
        .O(p_0_in__4[0]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_monitor_flag[1]_i_1 
       (.I0(wr_monitor_flag_reg[0]),
        .I1(wr_monitor_flag_reg[1]),
        .O(p_0_in__4[1]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \wr_monitor_flag[2]_i_1 
       (.I0(wr_monitor_flag_reg[2]),
        .I1(wr_monitor_flag_reg[1]),
        .I2(wr_monitor_flag_reg[0]),
        .O(p_0_in__4[2]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \wr_monitor_flag[3]_i_1 
       (.I0(wr_monitor_flag_reg[3]),
        .I1(wr_monitor_flag_reg[0]),
        .I2(wr_monitor_flag_reg[1]),
        .I3(wr_monitor_flag_reg[2]),
        .O(p_0_in__4[3]));
  LUT5 #(
    .INIT(32'h0002AAAA)) 
    \wr_monitor_flag[4]_i_1 
       (.I0(new_do_wr_en),
        .I1(wr_monitor_flag_reg[1]),
        .I2(wr_monitor_flag_reg[3]),
        .I3(wr_monitor_flag_reg[2]),
        .I4(wr_monitor_flag_reg[4]),
        .O(wr_monitor_flag));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \wr_monitor_flag[4]_i_2 
       (.I0(wr_monitor_flag_reg[4]),
        .I1(wr_monitor_flag_reg[2]),
        .I2(wr_monitor_flag_reg[1]),
        .I3(wr_monitor_flag_reg[0]),
        .I4(wr_monitor_flag_reg[3]),
        .O(p_0_in__4[4]));
  FDRE \wr_monitor_flag_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(wr_monitor_flag),
        .D(p_0_in__4[0]),
        .Q(wr_monitor_flag_reg[0]),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
  FDRE \wr_monitor_flag_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(wr_monitor_flag),
        .D(p_0_in__4[1]),
        .Q(wr_monitor_flag_reg[1]),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
  FDRE \wr_monitor_flag_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(wr_monitor_flag),
        .D(p_0_in__4[2]),
        .Q(wr_monitor_flag_reg[2]),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
  FDRE \wr_monitor_flag_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(wr_monitor_flag),
        .D(p_0_in__4[3]),
        .Q(wr_monitor_flag_reg[3]),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
  FDRE \wr_monitor_flag_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(wr_monitor_flag),
        .D(p_0_in__4[4]),
        .Q(wr_monitor_flag_reg[4]),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_CLOCK_CORRECTION_CHANNEL_BONDING" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_CLOCK_CORRECTION_CHANNEL_BONDING__xdcDup__2
   (valid_btf_detect_dlyd1,
    enchansync_dlyd_i,
    rxbuferr_out_lane1_i,
    RXHEADER_OUT_ERR_LANE1,
    RXLOSSOFSYNC_OUT_LANE1,
    ch_bond_done_i,
    CC_detect_dlyd1,
    CB_detect_dlyd0p5,
    final_gater_for_fifo_din_lane1_i,
    link_reset_1_c,
    master_stop_prev_cb_r,
    any_vld_btf_lane1_i,
    bit_err_chan_bond_lane1_i,
    START_CB_WRITES_OUT_reg_0,
    Q,
    rx_header_1_i_2,
    \fifo_dout_reg[64]_0 ,
    do_rd_en_lane1_i,
    hold_reg_r_reg_0,
    gtwiz_userclk_rx_usrclk_out,
    init_clk,
    srst,
    s_level_out_d6_reg,
    out,
    in0,
    EN_CHAN_SYNC,
    rxdatavalid_to_fifo_lane1_i,
    cbcc_reset_cbstg2_rd_clk,
    cbcc_fifo_reset_rd_clk,
    cbcc_only_reset_rd_clk,
    CC_detect_pulse_i,
    cbcc_fifo_reset_wr_clk,
    p_14_in,
    CB_detect0,
    cbcc_fifo_reset_to_fifo_wr_clk,
    CB_flag_direct,
    \count_for_reset_r_reg[23]_0 ,
    master_stop_prev_cb_r_reg,
    start_cb_writes_lane2_i,
    master_do_rd_en,
    do_wr_en_reg_0,
    \cb_rxdatavalid_cnt_reg[1] ,
    rxchanisaligned_reg,
    START_CB_WRITES_OUT_reg_1,
    \raw_data_r_reg[65]_0 ,
    \raw_data_r_reg[63]_0 ,
    CB_detect,
    SR);
  output valid_btf_detect_dlyd1;
  output enchansync_dlyd_i;
  output [1:0]rxbuferr_out_lane1_i;
  output RXHEADER_OUT_ERR_LANE1;
  output RXLOSSOFSYNC_OUT_LANE1;
  output [0:0]ch_bond_done_i;
  output CC_detect_dlyd1;
  output CB_detect_dlyd0p5;
  output final_gater_for_fifo_din_lane1_i;
  output link_reset_1_c;
  output master_stop_prev_cb_r;
  output any_vld_btf_lane1_i;
  output bit_err_chan_bond_lane1_i;
  output START_CB_WRITES_OUT_reg_0;
  output [65:0]Q;
  output rx_header_1_i_2;
  output \fifo_dout_reg[64]_0 ;
  output do_rd_en_lane1_i;
  output hold_reg_r_reg_0;
  input gtwiz_userclk_rx_usrclk_out;
  input init_clk;
  input srst;
  input s_level_out_d6_reg;
  input out;
  input in0;
  input EN_CHAN_SYNC;
  input rxdatavalid_to_fifo_lane1_i;
  input cbcc_reset_cbstg2_rd_clk;
  input cbcc_fifo_reset_rd_clk;
  input cbcc_only_reset_rd_clk;
  input CC_detect_pulse_i;
  input cbcc_fifo_reset_wr_clk;
  input p_14_in;
  input CB_detect0;
  input cbcc_fifo_reset_to_fifo_wr_clk;
  input CB_flag_direct;
  input \count_for_reset_r_reg[23]_0 ;
  input master_stop_prev_cb_r_reg;
  input start_cb_writes_lane2_i;
  input master_do_rd_en;
  input do_wr_en_reg_0;
  input \cb_rxdatavalid_cnt_reg[1] ;
  input [1:0]rxchanisaligned_reg;
  input START_CB_WRITES_OUT_reg_1;
  input [1:0]\raw_data_r_reg[65]_0 ;
  input [63:0]\raw_data_r_reg[63]_0 ;
  input CB_detect;
  input [0:0]SR;

  wire ANY_VLD_BTF_FLAG_i_1__0_n_0;
  wire ANY_VLD_BTF_FLAG_i_2__0_n_0;
  wire ANY_VLD_BTF_FLAG_i_3__0_n_0;
  wire CB_align_ver;
  wire CB_align_ver0;
  wire CB_align_ver_i_2__0_n_0;
  wire CB_align_ver_i_3__0_n_0;
  wire CB_align_ver_i_4__0_n_0;
  wire CB_align_ver_i_5__0_n_0;
  wire CB_detect;
  wire CB_detect0;
  wire CB_detect_dlyd0p5;
  wire CB_detect_dlyd1;
  wire CB_detect_dlyd10;
  wire CB_detect_dlyd1p0;
  wire CB_flag_direct;
  wire CB_flag_flopped;
  wire CC_RX_HEADER_OUT_ERR_i_1__0_n_0;
  wire CC_detect_dlyd1;
  wire CC_detect_pulse_i;
  wire CC_detect_pulse_r;
  wire EN_CHAN_SYNC;
  wire FINAL_GATER_FOR_FIFO_DIN_i_1__0_n_0;
  wire FINAL_GATER_FOR_FIFO_DIN_i_3__0_n_0;
  wire FINAL_GATER_FOR_FIFO_DIN_i_4__0_n_0;
  wire FINAL_GATER_FOR_FIFO_DIN_i_5__0_n_0;
  wire FINAL_GATER_FOR_FIFO_DIN_i_6__0_n_0;
  wire FIRST_CB_BITERR_CB_RESET_OUT0;
  wire FIRST_CB_BITERR_CB_RESET_OUT2_out;
  wire FIRST_CB_BITERR_CB_RESET_OUT_i_1__0_n_0;
  wire FIRST_CB_BITERR_CB_RESET_OUT_i_2__0_n_0;
  wire \LINK_RESET[0]_i_2__0_n_0 ;
  wire \LINK_RESET[0]_i_3__0_n_0 ;
  wire \LINK_RESET[0]_i_4__0_n_0 ;
  wire \LINK_RESET[0]_i_5__0_n_0 ;
  wire \LINK_RESET[0]_i_6__0_n_0 ;
  wire \LINK_RESET[0]_i_7__0_n_0 ;
  wire [65:0]Q;
  wire RXHEADER_OUT_ERR_LANE1;
  wire RXLOSSOFSYNC_OUT_LANE1;
  wire [0:0]SR;
  wire START_CB_WRITES_OUT_i_1_n_0;
  wire START_CB_WRITES_OUT_reg_0;
  wire START_CB_WRITES_OUT_reg_1;
  wire any_vld_btf_lane1_i;
  wire bit_err_chan_bond_lane1_i;
  wire buffer_too_empty_c;
  wire \cb_rxdatavalid_cnt_reg[1] ;
  wire cbcc_fifo_reset_rd_clk;
  wire cbcc_fifo_reset_to_fifo_wr_clk;
  wire cbcc_fifo_reset_wr_clk;
  wire cbcc_only_reset_rd_clk;
  wire cbcc_reset_cbstg2_rd_clk;
  wire [0:0]ch_bond_done_i;
  wire \count_for_reset_r[0]_i_3__0_n_0 ;
  wire [23:0]count_for_reset_r_reg;
  wire \count_for_reset_r_reg[0]_i_2__0_n_0 ;
  wire \count_for_reset_r_reg[0]_i_2__0_n_1 ;
  wire \count_for_reset_r_reg[0]_i_2__0_n_10 ;
  wire \count_for_reset_r_reg[0]_i_2__0_n_11 ;
  wire \count_for_reset_r_reg[0]_i_2__0_n_12 ;
  wire \count_for_reset_r_reg[0]_i_2__0_n_13 ;
  wire \count_for_reset_r_reg[0]_i_2__0_n_14 ;
  wire \count_for_reset_r_reg[0]_i_2__0_n_15 ;
  wire \count_for_reset_r_reg[0]_i_2__0_n_2 ;
  wire \count_for_reset_r_reg[0]_i_2__0_n_3 ;
  wire \count_for_reset_r_reg[0]_i_2__0_n_4 ;
  wire \count_for_reset_r_reg[0]_i_2__0_n_5 ;
  wire \count_for_reset_r_reg[0]_i_2__0_n_6 ;
  wire \count_for_reset_r_reg[0]_i_2__0_n_7 ;
  wire \count_for_reset_r_reg[0]_i_2__0_n_8 ;
  wire \count_for_reset_r_reg[0]_i_2__0_n_9 ;
  wire \count_for_reset_r_reg[16]_i_1__0_n_1 ;
  wire \count_for_reset_r_reg[16]_i_1__0_n_10 ;
  wire \count_for_reset_r_reg[16]_i_1__0_n_11 ;
  wire \count_for_reset_r_reg[16]_i_1__0_n_12 ;
  wire \count_for_reset_r_reg[16]_i_1__0_n_13 ;
  wire \count_for_reset_r_reg[16]_i_1__0_n_14 ;
  wire \count_for_reset_r_reg[16]_i_1__0_n_15 ;
  wire \count_for_reset_r_reg[16]_i_1__0_n_2 ;
  wire \count_for_reset_r_reg[16]_i_1__0_n_3 ;
  wire \count_for_reset_r_reg[16]_i_1__0_n_4 ;
  wire \count_for_reset_r_reg[16]_i_1__0_n_5 ;
  wire \count_for_reset_r_reg[16]_i_1__0_n_6 ;
  wire \count_for_reset_r_reg[16]_i_1__0_n_7 ;
  wire \count_for_reset_r_reg[16]_i_1__0_n_8 ;
  wire \count_for_reset_r_reg[16]_i_1__0_n_9 ;
  wire \count_for_reset_r_reg[23]_0 ;
  wire \count_for_reset_r_reg[8]_i_1__0_n_0 ;
  wire \count_for_reset_r_reg[8]_i_1__0_n_1 ;
  wire \count_for_reset_r_reg[8]_i_1__0_n_10 ;
  wire \count_for_reset_r_reg[8]_i_1__0_n_11 ;
  wire \count_for_reset_r_reg[8]_i_1__0_n_12 ;
  wire \count_for_reset_r_reg[8]_i_1__0_n_13 ;
  wire \count_for_reset_r_reg[8]_i_1__0_n_14 ;
  wire \count_for_reset_r_reg[8]_i_1__0_n_15 ;
  wire \count_for_reset_r_reg[8]_i_1__0_n_2 ;
  wire \count_for_reset_r_reg[8]_i_1__0_n_3 ;
  wire \count_for_reset_r_reg[8]_i_1__0_n_4 ;
  wire \count_for_reset_r_reg[8]_i_1__0_n_5 ;
  wire \count_for_reset_r_reg[8]_i_1__0_n_6 ;
  wire \count_for_reset_r_reg[8]_i_1__0_n_7 ;
  wire \count_for_reset_r_reg[8]_i_1__0_n_8 ;
  wire \count_for_reset_r_reg[8]_i_1__0_n_9 ;
  wire do_rd_en;
  wire do_rd_en_lane1_i;
  wire do_rd_en_reg_n_0;
  wire do_wr_en;
  wire do_wr_en_i_1__0_n_0;
  wire do_wr_en_reg_0;
  wire enchansync_dlyd_i;
  wire [71:0]fifo_din_i_reg;
  wire \fifo_din_i_reg[71]_i_1__0_n_0 ;
  wire [70:0]fifo_dout_i;
  wire \fifo_dout_reg[64]_0 ;
  wire \fifo_dout_reg_n_0_[64] ;
  wire \fifo_dout_reg_n_0_[65] ;
  wire final_gater_for_fifo_din_lane1_i;
  wire flag_mask_CB_r_i_1__0_n_0;
  wire flag_mask_CB_r_i_3__0_n_0;
  wire flag_mask_CB_r_i_4__0_n_0;
  wire flag_mask_CB_r_i_5__0_n_0;
  wire flag_mask_CB_r_i_6__0_n_0;
  wire flag_mask_CB_r_reg_n_0;
  wire gtwiz_userclk_rx_usrclk_out;
  wire hold_reg;
  wire hold_reg_r;
  wire hold_reg_r_reg_0;
  wire in0;
  wire init_clk;
  wire link_reset_0;
  wire link_reset_1_c;
  wire master_do_rd_en;
  wire master_stop_prev_cb_r;
  wire master_stop_prev_cb_r_reg;
  wire new_do_wr_en;
  wire new_do_wr_en_i_1__0_n_0;
  wire new_underflow_flag_c;
  wire new_underflow_flag_c0;
  wire out;
  wire overflow_flag_c;
  wire p_0_in10_in;
  wire p_0_in17_in;
  wire p_0_in18_in;
  wire [5:0]p_0_in__7;
  wire [4:0]p_0_in__8;
  wire p_14_in;
  wire p_16_in;
  wire [2:0]p_1_in;
  wire [66:0]raw_data_r;
  wire \raw_data_r_r_reg_n_0_[0] ;
  wire \raw_data_r_r_reg_n_0_[10] ;
  wire \raw_data_r_r_reg_n_0_[11] ;
  wire \raw_data_r_r_reg_n_0_[12] ;
  wire \raw_data_r_r_reg_n_0_[13] ;
  wire \raw_data_r_r_reg_n_0_[14] ;
  wire \raw_data_r_r_reg_n_0_[15] ;
  wire \raw_data_r_r_reg_n_0_[16] ;
  wire \raw_data_r_r_reg_n_0_[17] ;
  wire \raw_data_r_r_reg_n_0_[18] ;
  wire \raw_data_r_r_reg_n_0_[19] ;
  wire \raw_data_r_r_reg_n_0_[1] ;
  wire \raw_data_r_r_reg_n_0_[20] ;
  wire \raw_data_r_r_reg_n_0_[21] ;
  wire \raw_data_r_r_reg_n_0_[22] ;
  wire \raw_data_r_r_reg_n_0_[23] ;
  wire \raw_data_r_r_reg_n_0_[24] ;
  wire \raw_data_r_r_reg_n_0_[25] ;
  wire \raw_data_r_r_reg_n_0_[26] ;
  wire \raw_data_r_r_reg_n_0_[27] ;
  wire \raw_data_r_r_reg_n_0_[28] ;
  wire \raw_data_r_r_reg_n_0_[29] ;
  wire \raw_data_r_r_reg_n_0_[2] ;
  wire \raw_data_r_r_reg_n_0_[30] ;
  wire \raw_data_r_r_reg_n_0_[31] ;
  wire \raw_data_r_r_reg_n_0_[32] ;
  wire \raw_data_r_r_reg_n_0_[33] ;
  wire \raw_data_r_r_reg_n_0_[34] ;
  wire \raw_data_r_r_reg_n_0_[35] ;
  wire \raw_data_r_r_reg_n_0_[36] ;
  wire \raw_data_r_r_reg_n_0_[37] ;
  wire \raw_data_r_r_reg_n_0_[38] ;
  wire \raw_data_r_r_reg_n_0_[39] ;
  wire \raw_data_r_r_reg_n_0_[3] ;
  wire \raw_data_r_r_reg_n_0_[40] ;
  wire \raw_data_r_r_reg_n_0_[41] ;
  wire \raw_data_r_r_reg_n_0_[42] ;
  wire \raw_data_r_r_reg_n_0_[43] ;
  wire \raw_data_r_r_reg_n_0_[44] ;
  wire \raw_data_r_r_reg_n_0_[45] ;
  wire \raw_data_r_r_reg_n_0_[46] ;
  wire \raw_data_r_r_reg_n_0_[47] ;
  wire \raw_data_r_r_reg_n_0_[48] ;
  wire \raw_data_r_r_reg_n_0_[49] ;
  wire \raw_data_r_r_reg_n_0_[4] ;
  wire \raw_data_r_r_reg_n_0_[50] ;
  wire \raw_data_r_r_reg_n_0_[51] ;
  wire \raw_data_r_r_reg_n_0_[52] ;
  wire \raw_data_r_r_reg_n_0_[53] ;
  wire \raw_data_r_r_reg_n_0_[54] ;
  wire \raw_data_r_r_reg_n_0_[55] ;
  wire \raw_data_r_r_reg_n_0_[56] ;
  wire \raw_data_r_r_reg_n_0_[57] ;
  wire \raw_data_r_r_reg_n_0_[58] ;
  wire \raw_data_r_r_reg_n_0_[59] ;
  wire \raw_data_r_r_reg_n_0_[5] ;
  wire \raw_data_r_r_reg_n_0_[60] ;
  wire \raw_data_r_r_reg_n_0_[61] ;
  wire \raw_data_r_r_reg_n_0_[62] ;
  wire \raw_data_r_r_reg_n_0_[63] ;
  wire \raw_data_r_r_reg_n_0_[64] ;
  wire \raw_data_r_r_reg_n_0_[65] ;
  wire \raw_data_r_r_reg_n_0_[6] ;
  wire \raw_data_r_r_reg_n_0_[7] ;
  wire \raw_data_r_r_reg_n_0_[8] ;
  wire \raw_data_r_r_reg_n_0_[9] ;
  wire [63:0]\raw_data_r_reg[63]_0 ;
  wire [1:0]\raw_data_r_reg[65]_0 ;
  wire rd_err_c;
  wire rd_err_pre;
  wire rx_header_1_i_2;
  wire [1:0]rxbuferr_out_lane1_i;
  wire rxchanisaligned;
  wire [1:0]rxchanisaligned_reg;
  wire rxdatavalid_lookahead_i;
  wire rxdatavalid_to_fifo_lane1_i;
  wire s_level_out_d6_reg;
  wire sel;
  wire srst;
  wire start_cb_writes_lane1_i;
  wire start_cb_writes_lane2_i;
  wire u_cdc_rxlossofsync_in_n_0;
  wire u_rst_sync_btf_sync_n_0;
  wire underflow_flag_c;
  wire underflow_flag_r1;
  wire underflow_flag_r10;
  wire underflow_flag_r2;
  wire underflow_flag_r3;
  wire valid_btf_detect;
  wire valid_btf_detect_c;
  wire valid_btf_detect_c1;
  wire valid_btf_detect_dlyd1;
  wire [4:0]valid_btf_detect_extend_r;
  wire valid_btf_detect_extend_r2;
  wire valid_btf_detect_extend_r20_n_0;
  wire valid_btf_detect_r;
  wire [2:0]wait_for_rd_en;
  wire \wait_for_rd_en[2]_i_1__0_n_0 ;
  wire [5:0]wait_for_wr_en_reg;
  wire \wait_for_wr_en_wr3_reg[0]_srl3_n_0 ;
  wire \wait_for_wr_en_wr3_reg[1]_srl3_n_0 ;
  wire \wait_for_wr_en_wr3_reg[2]_srl3_n_0 ;
  wire \wait_for_wr_en_wr3_reg[3]_srl3_n_0 ;
  wire \wait_for_wr_en_wr3_reg[4]_srl3_n_0 ;
  wire \wait_for_wr_en_wr3_reg[5]_srl3_n_0 ;
  wire [5:0]wait_for_wr_en_wr4;
  wire wr_err_c;
  wire wr_err_rd_clk_pre;
  wire wr_monitor_flag;
  wire [4:0]wr_monitor_flag_reg;
  wire NLW_SRLC32E_inst_0_Q31_UNCONNECTED;
  wire NLW_SRLC32E_inst_4_Q31_UNCONNECTED;
  wire [7:7]\NLW_count_for_reset_r_reg[16]_i_1__0_CO_UNCONNECTED ;
  wire \NLW_slave_fifo.data_fifo_prog_full_UNCONNECTED ;
  wire \NLW_slave_fifo.data_fifo_rd_rst_busy_UNCONNECTED ;
  wire \NLW_slave_fifo.data_fifo_wr_rst_busy_UNCONNECTED ;
  wire [71:67]\NLW_slave_fifo.data_fifo_dout_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    ANY_VLD_BTF_FLAG_i_1__0
       (.I0(any_vld_btf_lane1_i),
        .I1(p_16_in),
        .I2(ANY_VLD_BTF_FLAG_i_2__0_n_0),
        .O(ANY_VLD_BTF_FLAG_i_1__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ANY_VLD_BTF_FLAG_i_2__0
       (.I0(wait_for_wr_en_wr4[4]),
        .I1(wait_for_wr_en_wr4[0]),
        .I2(wait_for_wr_en_wr4[3]),
        .I3(ANY_VLD_BTF_FLAG_i_3__0_n_0),
        .O(ANY_VLD_BTF_FLAG_i_2__0_n_0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    ANY_VLD_BTF_FLAG_i_3__0
       (.I0(wait_for_wr_en_wr4[2]),
        .I1(cbcc_fifo_reset_wr_clk),
        .I2(wait_for_wr_en_wr4[5]),
        .I3(wait_for_wr_en_wr4[1]),
        .O(ANY_VLD_BTF_FLAG_i_3__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ANY_VLD_BTF_FLAG_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(ANY_VLD_BTF_FLAG_i_1__0_n_0),
        .Q(any_vld_btf_lane1_i),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    CB_align_ver_i_1__0
       (.I0(CB_align_ver_i_2__0_n_0),
        .I1(CB_align_ver_i_3__0_n_0),
        .I2(master_do_rd_en),
        .I3(Q[54]),
        .I4(Q[55]),
        .I5(CB_align_ver_i_4__0_n_0),
        .O(CB_align_ver0));
  LUT5 #(
    .INIT(32'h00000001)) 
    CB_align_ver_i_2__0
       (.I0(Q[58]),
        .I1(Q[52]),
        .I2(Q[48]),
        .I3(Q[63]),
        .I4(CB_align_ver_i_5__0_n_0),
        .O(CB_align_ver_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    CB_align_ver_i_3__0
       (.I0(\fifo_dout_reg_n_0_[65] ),
        .I1(\fifo_dout_reg_n_0_[64] ),
        .I2(Q[60]),
        .I3(Q[61]),
        .O(CB_align_ver_i_3__0_n_0));
  LUT4 #(
    .INIT(16'hFFDF)) 
    CB_align_ver_i_4__0
       (.I0(Q[62]),
        .I1(Q[51]),
        .I2(Q[59]),
        .I3(Q[53]),
        .O(CB_align_ver_i_4__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    CB_align_ver_i_5__0
       (.I0(Q[50]),
        .I1(Q[57]),
        .I2(Q[49]),
        .I3(Q[56]),
        .O(CB_align_ver_i_5__0_n_0));
  FDRE CB_align_ver_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(CB_align_ver0),
        .Q(CB_align_ver),
        .R(cbcc_reset_cbstg2_rd_clk));
  FDRE CB_detect_dlyd0p5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CB_detect0),
        .Q(CB_detect_dlyd0p5),
        .R(cbcc_fifo_reset_wr_clk));
  LUT2 #(
    .INIT(4'hE)) 
    CB_detect_dlyd1_i_1__0
       (.I0(CB_detect_dlyd1p0),
        .I1(CB_detect_dlyd0p5),
        .O(CB_detect_dlyd10));
  FDRE CB_detect_dlyd1_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CB_detect_dlyd10),
        .Q(CB_detect_dlyd1),
        .R(cbcc_fifo_reset_wr_clk));
  FDRE CB_detect_dlyd1p0_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CB_detect_dlyd0p5),
        .Q(CB_detect_dlyd1p0),
        .R(cbcc_fifo_reset_wr_clk));
  FDRE CB_flag_flopped_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(CB_flag_direct),
        .Q(CB_flag_flopped),
        .R(1'b0));
  FDSE CC_RXLOSSOFSYNC_OUT_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(u_cdc_rxlossofsync_in_n_0),
        .Q(RXLOSSOFSYNC_OUT_LANE1),
        .S(cbcc_only_reset_rd_clk));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'h80880888)) 
    CC_RX_HEADER_OUT_ERR_i_1__0
       (.I0(Q[64]),
        .I1(master_do_rd_en),
        .I2(\fifo_dout_reg_n_0_[65] ),
        .I3(hold_reg_r),
        .I4(\fifo_dout_reg_n_0_[64] ),
        .O(CC_RX_HEADER_OUT_ERR_i_1__0_n_0));
  FDRE CC_RX_HEADER_OUT_ERR_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(CC_RX_HEADER_OUT_ERR_i_1__0_n_0),
        .Q(RXHEADER_OUT_ERR_LANE1),
        .R(1'b0));
  FDRE CC_detect_dlyd1_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_14_in),
        .Q(CC_detect_dlyd1),
        .R(cbcc_fifo_reset_wr_clk));
  FDRE CC_detect_pulse_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CC_detect_pulse_i),
        .Q(CC_detect_pulse_r),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hF8)) 
    FINAL_GATER_FOR_FIFO_DIN_i_1__0
       (.I0(do_wr_en_reg_0),
        .I1(p_16_in),
        .I2(final_gater_for_fifo_din_lane1_i),
        .O(FINAL_GATER_FOR_FIFO_DIN_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h00000200)) 
    FINAL_GATER_FOR_FIFO_DIN_i_2__0
       (.I0(FINAL_GATER_FOR_FIFO_DIN_i_3__0_n_0),
        .I1(FINAL_GATER_FOR_FIFO_DIN_i_4__0_n_0),
        .I2(\raw_data_r_r_reg_n_0_[57] ),
        .I3(\raw_data_r_r_reg_n_0_[60] ),
        .I4(\raw_data_r_r_reg_n_0_[51] ),
        .O(p_16_in));
  LUT5 #(
    .INIT(32'h00000040)) 
    FINAL_GATER_FOR_FIFO_DIN_i_3__0
       (.I0(\raw_data_r_r_reg_n_0_[56] ),
        .I1(\raw_data_r_r_reg_n_0_[54] ),
        .I2(\raw_data_r_r_reg_n_0_[59] ),
        .I3(\raw_data_r_r_reg_n_0_[55] ),
        .I4(FINAL_GATER_FOR_FIFO_DIN_i_5__0_n_0),
        .O(FINAL_GATER_FOR_FIFO_DIN_i_3__0_n_0));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    FINAL_GATER_FOR_FIFO_DIN_i_4__0
       (.I0(\raw_data_r_r_reg_n_0_[48] ),
        .I1(\raw_data_r_r_reg_n_0_[53] ),
        .I2(\raw_data_r_r_reg_n_0_[63] ),
        .I3(p_0_in10_in),
        .I4(FINAL_GATER_FOR_FIFO_DIN_i_6__0_n_0),
        .O(FINAL_GATER_FOR_FIFO_DIN_i_4__0_n_0));
  LUT4 #(
    .INIT(16'hFFDF)) 
    FINAL_GATER_FOR_FIFO_DIN_i_5__0
       (.I0(\raw_data_r_r_reg_n_0_[65] ),
        .I1(\raw_data_r_r_reg_n_0_[50] ),
        .I2(\raw_data_r_r_reg_n_0_[61] ),
        .I3(\raw_data_r_r_reg_n_0_[58] ),
        .O(FINAL_GATER_FOR_FIFO_DIN_i_5__0_n_0));
  LUT4 #(
    .INIT(16'hFFFD)) 
    FINAL_GATER_FOR_FIFO_DIN_i_6__0
       (.I0(\raw_data_r_r_reg_n_0_[62] ),
        .I1(\raw_data_r_r_reg_n_0_[64] ),
        .I2(\raw_data_r_r_reg_n_0_[52] ),
        .I3(\raw_data_r_r_reg_n_0_[49] ),
        .O(FINAL_GATER_FOR_FIFO_DIN_i_6__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    FINAL_GATER_FOR_FIFO_DIN_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(FINAL_GATER_FOR_FIFO_DIN_i_1__0_n_0),
        .Q(final_gater_for_fifo_din_lane1_i),
        .R(cbcc_fifo_reset_wr_clk));
  LUT6 #(
    .INIT(64'h0000000555555554)) 
    FIRST_CB_BITERR_CB_RESET_OUT_i_1__0
       (.I0(FIRST_CB_BITERR_CB_RESET_OUT_i_2__0_n_0),
        .I1(wr_monitor_flag_reg[0]),
        .I2(wr_monitor_flag_reg[1]),
        .I3(wr_monitor_flag_reg[3]),
        .I4(wr_monitor_flag_reg[2]),
        .I5(wr_monitor_flag_reg[4]),
        .O(FIRST_CB_BITERR_CB_RESET_OUT_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hAAABABABAFABABAB)) 
    FIRST_CB_BITERR_CB_RESET_OUT_i_2__0
       (.I0(cbcc_fifo_reset_to_fifo_wr_clk),
        .I1(bit_err_chan_bond_lane1_i),
        .I2(FIRST_CB_BITERR_CB_RESET_OUT2_out),
        .I3(new_do_wr_en),
        .I4(flag_mask_CB_r_i_3__0_n_0),
        .I5(FIRST_CB_BITERR_CB_RESET_OUT0),
        .O(FIRST_CB_BITERR_CB_RESET_OUT_i_2__0_n_0));
  LUT5 #(
    .INIT(32'h0000FE00)) 
    FIRST_CB_BITERR_CB_RESET_OUT_i_3__0
       (.I0(wr_monitor_flag_reg[1]),
        .I1(wr_monitor_flag_reg[3]),
        .I2(wr_monitor_flag_reg[2]),
        .I3(wr_monitor_flag_reg[4]),
        .I4(flag_mask_CB_r_reg_n_0),
        .O(FIRST_CB_BITERR_CB_RESET_OUT2_out));
  FDRE #(
    .INIT(1'b0)) 
    FIRST_CB_BITERR_CB_RESET_OUT_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(FIRST_CB_BITERR_CB_RESET_OUT_i_1__0_n_0),
        .Q(bit_err_chan_bond_lane1_i),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8000000)) 
    \LINK_RESET[0]_i_1__0 
       (.I0(\LINK_RESET[0]_i_2__0_n_0 ),
        .I1(count_for_reset_r_reg[7]),
        .I2(\LINK_RESET[0]_i_3__0_n_0 ),
        .I3(\LINK_RESET[0]_i_4__0_n_0 ),
        .I4(\LINK_RESET[0]_i_5__0_n_0 ),
        .O(link_reset_0));
  LUT6 #(
    .INIT(64'h1FFFFFFFFFFFFFFF)) 
    \LINK_RESET[0]_i_2__0 
       (.I0(count_for_reset_r_reg[1]),
        .I1(count_for_reset_r_reg[2]),
        .I2(count_for_reset_r_reg[5]),
        .I3(count_for_reset_r_reg[6]),
        .I4(count_for_reset_r_reg[4]),
        .I5(count_for_reset_r_reg[3]),
        .O(\LINK_RESET[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \LINK_RESET[0]_i_3__0 
       (.I0(count_for_reset_r_reg[5]),
        .I1(count_for_reset_r_reg[6]),
        .I2(count_for_reset_r_reg[3]),
        .I3(count_for_reset_r_reg[4]),
        .I4(count_for_reset_r_reg[0]),
        .I5(\LINK_RESET[0]_i_6__0_n_0 ),
        .O(\LINK_RESET[0]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \LINK_RESET[0]_i_4__0 
       (.I0(count_for_reset_r_reg[10]),
        .I1(count_for_reset_r_reg[11]),
        .I2(count_for_reset_r_reg[8]),
        .I3(count_for_reset_r_reg[9]),
        .I4(\LINK_RESET[0]_i_7__0_n_0 ),
        .O(\LINK_RESET[0]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \LINK_RESET[0]_i_5__0 
       (.I0(count_for_reset_r_reg[20]),
        .I1(count_for_reset_r_reg[21]),
        .I2(count_for_reset_r_reg[18]),
        .I3(count_for_reset_r_reg[19]),
        .I4(count_for_reset_r_reg[23]),
        .I5(count_for_reset_r_reg[22]),
        .O(\LINK_RESET[0]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \LINK_RESET[0]_i_6__0 
       (.I0(count_for_reset_r_reg[1]),
        .I1(count_for_reset_r_reg[2]),
        .O(\LINK_RESET[0]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \LINK_RESET[0]_i_7__0 
       (.I0(count_for_reset_r_reg[14]),
        .I1(count_for_reset_r_reg[15]),
        .I2(count_for_reset_r_reg[12]),
        .I3(count_for_reset_r_reg[13]),
        .I4(count_for_reset_r_reg[17]),
        .I5(count_for_reset_r_reg[16]),
        .O(\LINK_RESET[0]_i_7__0_n_0 ));
  FDRE \LINK_RESET_reg[0] 
       (.C(init_clk),
        .CE(1'b1),
        .D(link_reset_0),
        .Q(link_reset_1_c),
        .R(1'b0));
  FDRE RXCHANISALIGNED_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(rxchanisaligned),
        .Q(ch_bond_done_i),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h8)) 
    RX_HEADER_0_REG_i_1__0
       (.I0(\fifo_dout_reg_n_0_[64] ),
        .I1(hold_reg_r),
        .O(\fifo_dout_reg[64]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h8)) 
    RX_HEADER_1_REG_i_1__0
       (.I0(\fifo_dout_reg_n_0_[65] ),
        .I1(hold_reg_r),
        .O(rx_header_1_i_2));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane1_i/SRLC32E_inst_0 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SRLC32E_inst_0
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(s_level_out_d6_reg),
        .D(EN_CHAN_SYNC),
        .Q(enchansync_dlyd_i),
        .Q31(NLW_SRLC32E_inst_0_Q31_UNCONNECTED));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane1_i/SRLC32E_inst_4 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SRLC32E_inst_4
       (.A({1'b0,1'b0,1'b0,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(rxdatavalid_to_fifo_lane1_i),
        .Q(rxdatavalid_lookahead_i),
        .Q31(NLW_SRLC32E_inst_4_Q31_UNCONNECTED));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    START_CB_WRITES_OUT_i_1
       (.I0(start_cb_writes_lane1_i),
        .I1(START_CB_WRITES_OUT_reg_1),
        .I2(cbcc_fifo_reset_wr_clk),
        .O(START_CB_WRITES_OUT_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    START_CB_WRITES_OUT_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(START_CB_WRITES_OUT_i_1_n_0),
        .Q(start_cb_writes_lane1_i),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h8)) 
    all_start_cb_writes_out_i_1
       (.I0(start_cb_writes_lane1_i),
        .I1(start_cb_writes_lane2_i),
        .O(START_CB_WRITES_OUT_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \count_for_reset_r[0]_i_3__0 
       (.I0(count_for_reset_r_reg[0]),
        .O(\count_for_reset_r[0]_i_3__0_n_0 ));
  FDRE \count_for_reset_r_reg[0] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2__0_n_15 ),
        .Q(count_for_reset_r_reg[0]),
        .R(\count_for_reset_r_reg[23]_0 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \count_for_reset_r_reg[0]_i_2__0 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\count_for_reset_r_reg[0]_i_2__0_n_0 ,\count_for_reset_r_reg[0]_i_2__0_n_1 ,\count_for_reset_r_reg[0]_i_2__0_n_2 ,\count_for_reset_r_reg[0]_i_2__0_n_3 ,\count_for_reset_r_reg[0]_i_2__0_n_4 ,\count_for_reset_r_reg[0]_i_2__0_n_5 ,\count_for_reset_r_reg[0]_i_2__0_n_6 ,\count_for_reset_r_reg[0]_i_2__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\count_for_reset_r_reg[0]_i_2__0_n_8 ,\count_for_reset_r_reg[0]_i_2__0_n_9 ,\count_for_reset_r_reg[0]_i_2__0_n_10 ,\count_for_reset_r_reg[0]_i_2__0_n_11 ,\count_for_reset_r_reg[0]_i_2__0_n_12 ,\count_for_reset_r_reg[0]_i_2__0_n_13 ,\count_for_reset_r_reg[0]_i_2__0_n_14 ,\count_for_reset_r_reg[0]_i_2__0_n_15 }),
        .S({count_for_reset_r_reg[7:1],\count_for_reset_r[0]_i_3__0_n_0 }));
  FDRE \count_for_reset_r_reg[10] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1__0_n_13 ),
        .Q(count_for_reset_r_reg[10]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[11] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1__0_n_12 ),
        .Q(count_for_reset_r_reg[11]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[12] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1__0_n_11 ),
        .Q(count_for_reset_r_reg[12]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[13] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1__0_n_10 ),
        .Q(count_for_reset_r_reg[13]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[14] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1__0_n_9 ),
        .Q(count_for_reset_r_reg[14]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[15] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1__0_n_8 ),
        .Q(count_for_reset_r_reg[15]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[16] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1__0_n_15 ),
        .Q(count_for_reset_r_reg[16]),
        .R(\count_for_reset_r_reg[23]_0 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \count_for_reset_r_reg[16]_i_1__0 
       (.CI(\count_for_reset_r_reg[8]_i_1__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_count_for_reset_r_reg[16]_i_1__0_CO_UNCONNECTED [7],\count_for_reset_r_reg[16]_i_1__0_n_1 ,\count_for_reset_r_reg[16]_i_1__0_n_2 ,\count_for_reset_r_reg[16]_i_1__0_n_3 ,\count_for_reset_r_reg[16]_i_1__0_n_4 ,\count_for_reset_r_reg[16]_i_1__0_n_5 ,\count_for_reset_r_reg[16]_i_1__0_n_6 ,\count_for_reset_r_reg[16]_i_1__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\count_for_reset_r_reg[16]_i_1__0_n_8 ,\count_for_reset_r_reg[16]_i_1__0_n_9 ,\count_for_reset_r_reg[16]_i_1__0_n_10 ,\count_for_reset_r_reg[16]_i_1__0_n_11 ,\count_for_reset_r_reg[16]_i_1__0_n_12 ,\count_for_reset_r_reg[16]_i_1__0_n_13 ,\count_for_reset_r_reg[16]_i_1__0_n_14 ,\count_for_reset_r_reg[16]_i_1__0_n_15 }),
        .S(count_for_reset_r_reg[23:16]));
  FDRE \count_for_reset_r_reg[17] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1__0_n_14 ),
        .Q(count_for_reset_r_reg[17]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[18] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1__0_n_13 ),
        .Q(count_for_reset_r_reg[18]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[19] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1__0_n_12 ),
        .Q(count_for_reset_r_reg[19]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[1] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2__0_n_14 ),
        .Q(count_for_reset_r_reg[1]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[20] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1__0_n_11 ),
        .Q(count_for_reset_r_reg[20]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[21] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1__0_n_10 ),
        .Q(count_for_reset_r_reg[21]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[22] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1__0_n_9 ),
        .Q(count_for_reset_r_reg[22]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[23] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1__0_n_8 ),
        .Q(count_for_reset_r_reg[23]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[2] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2__0_n_13 ),
        .Q(count_for_reset_r_reg[2]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[3] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2__0_n_12 ),
        .Q(count_for_reset_r_reg[3]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[4] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2__0_n_11 ),
        .Q(count_for_reset_r_reg[4]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[5] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2__0_n_10 ),
        .Q(count_for_reset_r_reg[5]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[6] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2__0_n_9 ),
        .Q(count_for_reset_r_reg[6]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[7] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2__0_n_8 ),
        .Q(count_for_reset_r_reg[7]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[8] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1__0_n_15 ),
        .Q(count_for_reset_r_reg[8]),
        .R(\count_for_reset_r_reg[23]_0 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \count_for_reset_r_reg[8]_i_1__0 
       (.CI(\count_for_reset_r_reg[0]_i_2__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\count_for_reset_r_reg[8]_i_1__0_n_0 ,\count_for_reset_r_reg[8]_i_1__0_n_1 ,\count_for_reset_r_reg[8]_i_1__0_n_2 ,\count_for_reset_r_reg[8]_i_1__0_n_3 ,\count_for_reset_r_reg[8]_i_1__0_n_4 ,\count_for_reset_r_reg[8]_i_1__0_n_5 ,\count_for_reset_r_reg[8]_i_1__0_n_6 ,\count_for_reset_r_reg[8]_i_1__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\count_for_reset_r_reg[8]_i_1__0_n_8 ,\count_for_reset_r_reg[8]_i_1__0_n_9 ,\count_for_reset_r_reg[8]_i_1__0_n_10 ,\count_for_reset_r_reg[8]_i_1__0_n_11 ,\count_for_reset_r_reg[8]_i_1__0_n_12 ,\count_for_reset_r_reg[8]_i_1__0_n_13 ,\count_for_reset_r_reg[8]_i_1__0_n_14 ,\count_for_reset_r_reg[8]_i_1__0_n_15 }),
        .S(count_for_reset_r_reg[15:8]));
  FDRE \count_for_reset_r_reg[9] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1__0_n_14 ),
        .Q(count_for_reset_r_reg[9]),
        .R(\count_for_reset_r_reg[23]_0 ));
  LUT3 #(
    .INIT(8'hBF)) 
    do_rd_en_i_1__0
       (.I0(cbcc_fifo_reset_rd_clk),
        .I1(wait_for_rd_en[2]),
        .I2(wait_for_rd_en[1]),
        .O(do_rd_en));
  FDRE #(
    .INIT(1'b0)) 
    do_rd_en_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(new_underflow_flag_c),
        .Q(do_rd_en_reg_n_0),
        .R(do_rd_en));
  LUT6 #(
    .INIT(64'h0000000000F80000)) 
    do_wr_en_i_1__0
       (.I0(do_wr_en_reg_0),
        .I1(p_16_in),
        .I2(final_gater_for_fifo_din_lane1_i),
        .I3(overflow_flag_c),
        .I4(raw_data_r[66]),
        .I5(ANY_VLD_BTF_FLAG_i_2__0_n_0),
        .O(do_wr_en_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    do_wr_en_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(do_wr_en_i_1__0_n_0),
        .Q(do_wr_en),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h07)) 
    \fifo_din_i_reg[71]_i_1__0 
       (.I0(do_wr_en_reg_0),
        .I1(p_16_in),
        .I2(do_wr_en),
        .O(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[0] ),
        .Q(fifo_din_i_reg[0]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[10] ),
        .Q(fifo_din_i_reg[10]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[11] ),
        .Q(fifo_din_i_reg[11]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[12] ),
        .Q(fifo_din_i_reg[12]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[13] ),
        .Q(fifo_din_i_reg[13]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[14] ),
        .Q(fifo_din_i_reg[14]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[15] ),
        .Q(fifo_din_i_reg[15]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[16] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[16] ),
        .Q(fifo_din_i_reg[16]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[17] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[17] ),
        .Q(fifo_din_i_reg[17]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[18] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[18] ),
        .Q(fifo_din_i_reg[18]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[19] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[19] ),
        .Q(fifo_din_i_reg[19]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[1] ),
        .Q(fifo_din_i_reg[1]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[20] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[20] ),
        .Q(fifo_din_i_reg[20]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[21] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[21] ),
        .Q(fifo_din_i_reg[21]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[22] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[22] ),
        .Q(fifo_din_i_reg[22]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[23] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[23] ),
        .Q(fifo_din_i_reg[23]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[24] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[24] ),
        .Q(fifo_din_i_reg[24]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[25] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[25] ),
        .Q(fifo_din_i_reg[25]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[26] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[26] ),
        .Q(fifo_din_i_reg[26]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[27] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[27] ),
        .Q(fifo_din_i_reg[27]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[28] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[28] ),
        .Q(fifo_din_i_reg[28]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[29] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[29] ),
        .Q(fifo_din_i_reg[29]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[2] ),
        .Q(fifo_din_i_reg[2]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[30] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[30] ),
        .Q(fifo_din_i_reg[30]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[31] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[31] ),
        .Q(fifo_din_i_reg[31]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[32] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[32] ),
        .Q(fifo_din_i_reg[32]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[33] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[33] ),
        .Q(fifo_din_i_reg[33]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[34] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[34] ),
        .Q(fifo_din_i_reg[34]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[35] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[35] ),
        .Q(fifo_din_i_reg[35]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[36] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[36] ),
        .Q(fifo_din_i_reg[36]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[37] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[37] ),
        .Q(fifo_din_i_reg[37]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[38] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[38] ),
        .Q(fifo_din_i_reg[38]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[39] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[39] ),
        .Q(fifo_din_i_reg[39]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[3] ),
        .Q(fifo_din_i_reg[3]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[40] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[40] ),
        .Q(fifo_din_i_reg[40]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[41] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[41] ),
        .Q(fifo_din_i_reg[41]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[42] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[42] ),
        .Q(fifo_din_i_reg[42]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[43] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[43] ),
        .Q(fifo_din_i_reg[43]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[44] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[44] ),
        .Q(fifo_din_i_reg[44]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[45] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[45] ),
        .Q(fifo_din_i_reg[45]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[46] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[46] ),
        .Q(fifo_din_i_reg[46]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[47] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[47] ),
        .Q(fifo_din_i_reg[47]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[48] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[48] ),
        .Q(fifo_din_i_reg[48]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[49] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[49] ),
        .Q(fifo_din_i_reg[49]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[4] ),
        .Q(fifo_din_i_reg[4]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[50] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[50] ),
        .Q(fifo_din_i_reg[50]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[51] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[51] ),
        .Q(fifo_din_i_reg[51]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[52] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[52] ),
        .Q(fifo_din_i_reg[52]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[53] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[53] ),
        .Q(fifo_din_i_reg[53]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[54] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[54] ),
        .Q(fifo_din_i_reg[54]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[55] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[55] ),
        .Q(fifo_din_i_reg[55]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[56] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[56] ),
        .Q(fifo_din_i_reg[56]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[57] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[57] ),
        .Q(fifo_din_i_reg[57]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[58] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[58] ),
        .Q(fifo_din_i_reg[58]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[59] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[59] ),
        .Q(fifo_din_i_reg[59]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[5] ),
        .Q(fifo_din_i_reg[5]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[60] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[60] ),
        .Q(fifo_din_i_reg[60]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[61] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[61] ),
        .Q(fifo_din_i_reg[61]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[62] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[62] ),
        .Q(fifo_din_i_reg[62]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[63] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[63] ),
        .Q(fifo_din_i_reg[63]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[64] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[64] ),
        .Q(fifo_din_i_reg[64]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[65] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[65] ),
        .Q(fifo_din_i_reg[65]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[66] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(rxdatavalid_lookahead_i),
        .Q(fifo_din_i_reg[66]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[67] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CC_detect_pulse_r),
        .Q(fifo_din_i_reg[67]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[68] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_0_in10_in),
        .Q(fifo_din_i_reg[68]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[69] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CB_detect_dlyd1),
        .Q(fifo_din_i_reg[69]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[6] ),
        .Q(fifo_din_i_reg[6]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[70] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CB_detect),
        .Q(fifo_din_i_reg[70]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[71] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CC_detect_pulse_i),
        .Q(fifo_din_i_reg[71]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[7] ),
        .Q(fifo_din_i_reg[7]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[8] ),
        .Q(fifo_din_i_reg[8]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[9] ),
        .Q(fifo_din_i_reg[9]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_dout_reg[0] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \fifo_dout_reg[10] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \fifo_dout_reg[11] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \fifo_dout_reg[12] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \fifo_dout_reg[13] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \fifo_dout_reg[14] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \fifo_dout_reg[15] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \fifo_dout_reg[16] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \fifo_dout_reg[17] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \fifo_dout_reg[18] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \fifo_dout_reg[19] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \fifo_dout_reg[1] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \fifo_dout_reg[20] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \fifo_dout_reg[21] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \fifo_dout_reg[22] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \fifo_dout_reg[23] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \fifo_dout_reg[24] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \fifo_dout_reg[25] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \fifo_dout_reg[26] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \fifo_dout_reg[27] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \fifo_dout_reg[28] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \fifo_dout_reg[29] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \fifo_dout_reg[2] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \fifo_dout_reg[30] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \fifo_dout_reg[31] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \fifo_dout_reg[32] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[32]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \fifo_dout_reg[33] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[33]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \fifo_dout_reg[34] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[34]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \fifo_dout_reg[35] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[35]),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \fifo_dout_reg[36] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[36]),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \fifo_dout_reg[37] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[37]),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \fifo_dout_reg[38] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[38]),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \fifo_dout_reg[39] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[39]),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \fifo_dout_reg[3] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \fifo_dout_reg[40] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[40]),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \fifo_dout_reg[41] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[41]),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \fifo_dout_reg[42] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[42]),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \fifo_dout_reg[43] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[43]),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \fifo_dout_reg[44] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[44]),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \fifo_dout_reg[45] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[45]),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \fifo_dout_reg[46] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[46]),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \fifo_dout_reg[47] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[47]),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \fifo_dout_reg[48] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[48]),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \fifo_dout_reg[49] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[49]),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \fifo_dout_reg[4] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \fifo_dout_reg[50] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[50]),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \fifo_dout_reg[51] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[51]),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \fifo_dout_reg[52] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[52]),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \fifo_dout_reg[53] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[53]),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \fifo_dout_reg[54] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[54]),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \fifo_dout_reg[55] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[55]),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \fifo_dout_reg[56] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[56]),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \fifo_dout_reg[57] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[57]),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \fifo_dout_reg[58] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[58]),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \fifo_dout_reg[59] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[59]),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \fifo_dout_reg[5] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \fifo_dout_reg[60] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[60]),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \fifo_dout_reg[61] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[61]),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \fifo_dout_reg[62] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[62]),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \fifo_dout_reg[63] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[63]),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \fifo_dout_reg[64] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[64]),
        .Q(\fifo_dout_reg_n_0_[64] ),
        .R(1'b0));
  FDRE \fifo_dout_reg[65] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[65]),
        .Q(\fifo_dout_reg_n_0_[65] ),
        .R(1'b0));
  FDRE \fifo_dout_reg[66] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[66]),
        .Q(p_0_in17_in),
        .R(1'b0));
  FDRE \fifo_dout_reg[68] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[68]),
        .Q(Q[64]),
        .R(1'b0));
  FDRE \fifo_dout_reg[69] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[69]),
        .Q(p_0_in18_in),
        .R(1'b0));
  FDRE \fifo_dout_reg[6] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \fifo_dout_reg[70] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[70]),
        .Q(Q[65]),
        .R(1'b0));
  FDRE \fifo_dout_reg[7] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \fifo_dout_reg[8] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \fifo_dout_reg[9] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[9]),
        .Q(Q[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFF08)) 
    flag_mask_CB_r_i_1__0
       (.I0(FIRST_CB_BITERR_CB_RESET_OUT0),
        .I1(wr_monitor_flag),
        .I2(flag_mask_CB_r_i_3__0_n_0),
        .I3(flag_mask_CB_r_reg_n_0),
        .O(flag_mask_CB_r_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    flag_mask_CB_r_i_2__0
       (.I0(flag_mask_CB_r_i_4__0_n_0),
        .I1(flag_mask_CB_r_i_5__0_n_0),
        .I2(flag_mask_CB_r_i_6__0_n_0),
        .I3(fifo_din_i_reg[48]),
        .I4(fifo_din_i_reg[53]),
        .I5(fifo_din_i_reg[52]),
        .O(FIRST_CB_BITERR_CB_RESET_OUT0));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'h15555555)) 
    flag_mask_CB_r_i_3__0
       (.I0(wr_monitor_flag_reg[4]),
        .I1(wr_monitor_flag_reg[2]),
        .I2(wr_monitor_flag_reg[1]),
        .I3(wr_monitor_flag_reg[0]),
        .I4(wr_monitor_flag_reg[3]),
        .O(flag_mask_CB_r_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    flag_mask_CB_r_i_4__0
       (.I0(fifo_din_i_reg[55]),
        .I1(fifo_din_i_reg[62]),
        .I2(fifo_din_i_reg[58]),
        .I3(fifo_din_i_reg[61]),
        .I4(fifo_din_i_reg[51]),
        .I5(fifo_din_i_reg[50]),
        .O(flag_mask_CB_r_i_4__0_n_0));
  LUT4 #(
    .INIT(16'hFFF7)) 
    flag_mask_CB_r_i_5__0
       (.I0(fifo_din_i_reg[54]),
        .I1(fifo_din_i_reg[59]),
        .I2(fifo_din_i_reg[63]),
        .I3(fifo_din_i_reg[57]),
        .O(flag_mask_CB_r_i_5__0_n_0));
  LUT4 #(
    .INIT(16'hFFDF)) 
    flag_mask_CB_r_i_6__0
       (.I0(fifo_din_i_reg[60]),
        .I1(fifo_din_i_reg[49]),
        .I2(fifo_din_i_reg[68]),
        .I3(fifo_din_i_reg[56]),
        .O(flag_mask_CB_r_i_6__0_n_0));
  FDRE flag_mask_CB_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(flag_mask_CB_r_i_1__0_n_0),
        .Q(flag_mask_CB_r_reg_n_0),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
  FDRE hold_reg_r_reg
       (.C(s_level_out_d6_reg),
        .CE(do_rd_en_reg_n_0),
        .D(hold_reg),
        .Q(hold_reg_r),
        .R(cbcc_only_reset_rd_clk));
  FDRE hold_reg_reg
       (.C(s_level_out_d6_reg),
        .CE(do_rd_en_reg_n_0),
        .D(do_rd_en_reg_n_0),
        .Q(hold_reg),
        .R(cbcc_only_reset_rd_clk));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h00F8)) 
    new_do_wr_en_i_1__0
       (.I0(do_wr_en_reg_0),
        .I1(p_16_in),
        .I2(do_wr_en),
        .I3(ANY_VLD_BTF_FLAG_i_2__0_n_0),
        .O(new_do_wr_en_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    new_do_wr_en_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(new_do_wr_en_i_1__0_n_0),
        .Q(new_do_wr_en),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h57)) 
    new_underflow_flag_c_inv_i_1__0
       (.I0(underflow_flag_r3),
        .I1(buffer_too_empty_c),
        .I2(underflow_flag_c),
        .O(new_underflow_flag_c0));
  (* inverted = "yes" *) 
  FDRE new_underflow_flag_c_reg_inv
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(new_underflow_flag_c0),
        .Q(new_underflow_flag_c),
        .R(cbcc_fifo_reset_rd_clk));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[0]),
        .Q(\raw_data_r_r_reg_n_0_[0] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[10]),
        .Q(\raw_data_r_r_reg_n_0_[10] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[11]),
        .Q(\raw_data_r_r_reg_n_0_[11] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[12]),
        .Q(\raw_data_r_r_reg_n_0_[12] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[13]),
        .Q(\raw_data_r_r_reg_n_0_[13] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[14]),
        .Q(\raw_data_r_r_reg_n_0_[14] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[15]),
        .Q(\raw_data_r_r_reg_n_0_[15] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[16] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[16]),
        .Q(\raw_data_r_r_reg_n_0_[16] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[17] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[17]),
        .Q(\raw_data_r_r_reg_n_0_[17] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[18] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[18]),
        .Q(\raw_data_r_r_reg_n_0_[18] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[19] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[19]),
        .Q(\raw_data_r_r_reg_n_0_[19] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[1]),
        .Q(\raw_data_r_r_reg_n_0_[1] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[20] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[20]),
        .Q(\raw_data_r_r_reg_n_0_[20] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[21] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[21]),
        .Q(\raw_data_r_r_reg_n_0_[21] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[22] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[22]),
        .Q(\raw_data_r_r_reg_n_0_[22] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[23] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[23]),
        .Q(\raw_data_r_r_reg_n_0_[23] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[24] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[24]),
        .Q(\raw_data_r_r_reg_n_0_[24] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[25] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[25]),
        .Q(\raw_data_r_r_reg_n_0_[25] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[26] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[26]),
        .Q(\raw_data_r_r_reg_n_0_[26] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[27] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[27]),
        .Q(\raw_data_r_r_reg_n_0_[27] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[28] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[28]),
        .Q(\raw_data_r_r_reg_n_0_[28] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[29] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[29]),
        .Q(\raw_data_r_r_reg_n_0_[29] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[2]),
        .Q(\raw_data_r_r_reg_n_0_[2] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[30] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[30]),
        .Q(\raw_data_r_r_reg_n_0_[30] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[31] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[31]),
        .Q(\raw_data_r_r_reg_n_0_[31] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[32] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[32]),
        .Q(\raw_data_r_r_reg_n_0_[32] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[33] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[33]),
        .Q(\raw_data_r_r_reg_n_0_[33] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[34] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[34]),
        .Q(\raw_data_r_r_reg_n_0_[34] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[35] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[35]),
        .Q(\raw_data_r_r_reg_n_0_[35] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[36] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[36]),
        .Q(\raw_data_r_r_reg_n_0_[36] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[37] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[37]),
        .Q(\raw_data_r_r_reg_n_0_[37] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[38] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[38]),
        .Q(\raw_data_r_r_reg_n_0_[38] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[39] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[39]),
        .Q(\raw_data_r_r_reg_n_0_[39] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[3]),
        .Q(\raw_data_r_r_reg_n_0_[3] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[40] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[40]),
        .Q(\raw_data_r_r_reg_n_0_[40] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[41] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[41]),
        .Q(\raw_data_r_r_reg_n_0_[41] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[42] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[42]),
        .Q(\raw_data_r_r_reg_n_0_[42] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[43] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[43]),
        .Q(\raw_data_r_r_reg_n_0_[43] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[44] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[44]),
        .Q(\raw_data_r_r_reg_n_0_[44] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[45] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[45]),
        .Q(\raw_data_r_r_reg_n_0_[45] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[46] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[46]),
        .Q(\raw_data_r_r_reg_n_0_[46] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[47] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[47]),
        .Q(\raw_data_r_r_reg_n_0_[47] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[48] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[48]),
        .Q(\raw_data_r_r_reg_n_0_[48] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[49] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[49]),
        .Q(\raw_data_r_r_reg_n_0_[49] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[4]),
        .Q(\raw_data_r_r_reg_n_0_[4] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[50] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[50]),
        .Q(\raw_data_r_r_reg_n_0_[50] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[51] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[51]),
        .Q(\raw_data_r_r_reg_n_0_[51] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[52] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[52]),
        .Q(\raw_data_r_r_reg_n_0_[52] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[53] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[53]),
        .Q(\raw_data_r_r_reg_n_0_[53] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[54] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[54]),
        .Q(\raw_data_r_r_reg_n_0_[54] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[55] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[55]),
        .Q(\raw_data_r_r_reg_n_0_[55] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[56] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[56]),
        .Q(\raw_data_r_r_reg_n_0_[56] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[57] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[57]),
        .Q(\raw_data_r_r_reg_n_0_[57] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[58] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[58]),
        .Q(\raw_data_r_r_reg_n_0_[58] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[59] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[59]),
        .Q(\raw_data_r_r_reg_n_0_[59] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[5]),
        .Q(\raw_data_r_r_reg_n_0_[5] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[60] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[60]),
        .Q(\raw_data_r_r_reg_n_0_[60] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[61] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[61]),
        .Q(\raw_data_r_r_reg_n_0_[61] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[62] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[62]),
        .Q(\raw_data_r_r_reg_n_0_[62] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[63] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[63]),
        .Q(\raw_data_r_r_reg_n_0_[63] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[64] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[64]),
        .Q(\raw_data_r_r_reg_n_0_[64] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[65] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[65]),
        .Q(\raw_data_r_r_reg_n_0_[65] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[66] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[66]),
        .Q(p_0_in10_in),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[6]),
        .Q(\raw_data_r_r_reg_n_0_[6] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[7]),
        .Q(\raw_data_r_r_reg_n_0_[7] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[8]),
        .Q(\raw_data_r_r_reg_n_0_[8] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[9]),
        .Q(\raw_data_r_r_reg_n_0_[9] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [0]),
        .Q(raw_data_r[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [10]),
        .Q(raw_data_r[10]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [11]),
        .Q(raw_data_r[11]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [12]),
        .Q(raw_data_r[12]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [13]),
        .Q(raw_data_r[13]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [14]),
        .Q(raw_data_r[14]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [15]),
        .Q(raw_data_r[15]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[16] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [16]),
        .Q(raw_data_r[16]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[17] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [17]),
        .Q(raw_data_r[17]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[18] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [18]),
        .Q(raw_data_r[18]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[19] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [19]),
        .Q(raw_data_r[19]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [1]),
        .Q(raw_data_r[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[20] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [20]),
        .Q(raw_data_r[20]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[21] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [21]),
        .Q(raw_data_r[21]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[22] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [22]),
        .Q(raw_data_r[22]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[23] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [23]),
        .Q(raw_data_r[23]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[24] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [24]),
        .Q(raw_data_r[24]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[25] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [25]),
        .Q(raw_data_r[25]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[26] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [26]),
        .Q(raw_data_r[26]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[27] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [27]),
        .Q(raw_data_r[27]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[28] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [28]),
        .Q(raw_data_r[28]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[29] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [29]),
        .Q(raw_data_r[29]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [2]),
        .Q(raw_data_r[2]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[30] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [30]),
        .Q(raw_data_r[30]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[31] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [31]),
        .Q(raw_data_r[31]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[32] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [32]),
        .Q(raw_data_r[32]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[33] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [33]),
        .Q(raw_data_r[33]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[34] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [34]),
        .Q(raw_data_r[34]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[35] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [35]),
        .Q(raw_data_r[35]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[36] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [36]),
        .Q(raw_data_r[36]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[37] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [37]),
        .Q(raw_data_r[37]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[38] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [38]),
        .Q(raw_data_r[38]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[39] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [39]),
        .Q(raw_data_r[39]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [3]),
        .Q(raw_data_r[3]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[40] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [40]),
        .Q(raw_data_r[40]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[41] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [41]),
        .Q(raw_data_r[41]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[42] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [42]),
        .Q(raw_data_r[42]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[43] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [43]),
        .Q(raw_data_r[43]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[44] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [44]),
        .Q(raw_data_r[44]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[45] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [45]),
        .Q(raw_data_r[45]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[46] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [46]),
        .Q(raw_data_r[46]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[47] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [47]),
        .Q(raw_data_r[47]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[48] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [48]),
        .Q(raw_data_r[48]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[49] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [49]),
        .Q(raw_data_r[49]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [4]),
        .Q(raw_data_r[4]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[50] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [50]),
        .Q(raw_data_r[50]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[51] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [51]),
        .Q(raw_data_r[51]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[52] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [52]),
        .Q(raw_data_r[52]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[53] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [53]),
        .Q(raw_data_r[53]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[54] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [54]),
        .Q(raw_data_r[54]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[55] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [55]),
        .Q(raw_data_r[55]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[56] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [56]),
        .Q(raw_data_r[56]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[57] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [57]),
        .Q(raw_data_r[57]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[58] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [58]),
        .Q(raw_data_r[58]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[59] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [59]),
        .Q(raw_data_r[59]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [5]),
        .Q(raw_data_r[5]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[60] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [60]),
        .Q(raw_data_r[60]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[61] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [61]),
        .Q(raw_data_r[61]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[62] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [62]),
        .Q(raw_data_r[62]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[63] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [63]),
        .Q(raw_data_r[63]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[64] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[65]_0 [0]),
        .Q(raw_data_r[64]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[65] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[65]_0 [1]),
        .Q(raw_data_r[65]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[66] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(rxdatavalid_to_fifo_lane1_i),
        .Q(raw_data_r[66]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [6]),
        .Q(raw_data_r[6]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [7]),
        .Q(raw_data_r[7]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [8]),
        .Q(raw_data_r[8]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [9]),
        .Q(raw_data_r[9]),
        .R(1'b0));
  FDRE rd_err_pre_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(rd_err_c),
        .Q(rd_err_pre),
        .R(do_rd_en));
  FDRE rd_err_q_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(rd_err_pre),
        .Q(rxbuferr_out_lane1_i[0]),
        .R(do_rd_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_CH_BOND_SLAVE_69 \slave.slave 
       (.CB_align_ver(CB_align_ver),
        .CB_av_s_r_reg_0(enchansync_dlyd_i),
        .CB_flag_flopped(CB_flag_flopped),
        .Q({Q[65],p_0_in18_in,Q[64],p_0_in17_in}),
        .\cb_rxdatavalid_cnt_reg[1]_0 (\cb_rxdatavalid_cnt_reg[1] ),
        .cbcc_reset_cbstg2_rd_clk(cbcc_reset_cbstg2_rd_clk),
        .do_rd_en_lane1_i_inferred_i_1_0(do_rd_en_reg_n_0),
        .do_rd_en_reg(do_rd_en_lane1_i),
        .empty(underflow_flag_c),
        .master_do_rd_en(master_do_rd_en),
        .master_stop_prev_cb_r(master_stop_prev_cb_r),
        .master_stop_prev_cb_r_reg_0(master_stop_prev_cb_r_reg),
        .rxchanisaligned(rxchanisaligned),
        .rxchanisaligned_reg_0(s_level_out_d6_reg),
        .rxchanisaligned_reg_1(rxchanisaligned_reg));
  (* CHECK_LICENSE_TYPE = "aurora_64b66b_rx_0_fifo_gen_slave,fifo_generator_v13_2_5,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "fifo_generator_v13_2_5,Vivado 2020.2" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_fifo_gen_slave__xdcDup__2 \slave_fifo.data_fifo 
       (.din(fifo_din_i_reg),
        .dout({\NLW_slave_fifo.data_fifo_dout_UNCONNECTED [71],fifo_dout_i}),
        .empty(underflow_flag_c),
        .full(overflow_flag_c),
        .overflow(wr_err_c),
        .prog_empty(buffer_too_empty_c),
        .prog_full(\NLW_slave_fifo.data_fifo_prog_full_UNCONNECTED ),
        .rd_clk(s_level_out_d6_reg),
        .rd_en(out),
        .rd_rst_busy(\NLW_slave_fifo.data_fifo_rd_rst_busy_UNCONNECTED ),
        .srst(srst),
        .underflow(rd_err_c),
        .wr_clk(gtwiz_userclk_rx_usrclk_out),
        .wr_en(new_do_wr_en),
        .wr_rst_busy(\NLW_slave_fifo.data_fifo_wr_rst_busy_UNCONNECTED ));
  LUT1 #(
    .INIT(2'h1)) 
    \sym_dec_i/RX_DATA_REG[63]_i_1__0 
       (.I0(hold_reg_r),
        .O(hold_reg_r_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized3_70 u_cdc_overflow_flag_c
       (.cbcc_reset_cbstg2_rd_clk(cbcc_reset_cbstg2_rd_clk),
        .full(overflow_flag_c),
        .s_level_out_d6_reg_0(s_level_out_d6_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized0_71 u_cdc_rxlossofsync_in
       (.in0(in0),
        .s_level_out_d5_reg_0(u_cdc_rxlossofsync_in_n_0),
        .s_level_out_d6_reg_0(s_level_out_d6_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized0_72 u_cdc_valid_btf_detect
       (.gtwiz_userclk_rx_usrclk_out(gtwiz_userclk_rx_usrclk_out),
        .in0(valid_btf_detect_r),
        .out(valid_btf_detect_c1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized3_73 u_cdc_wr_err_rd_clk
       (.cbcc_fifo_reset_rd_clk(cbcc_fifo_reset_rd_clk),
        .out(wr_err_rd_clk_pre),
        .overflow(wr_err_c),
        .s_level_out_d6_reg_0(s_level_out_d6_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_74 u_rst_sync_btf_sync
       (.in0(valid_btf_detect_extend_r2),
        .init_clk(init_clk),
        .stg3_reg_0(u_rst_sync_btf_sync_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    underflow_flag_r1_i_1__0
       (.I0(buffer_too_empty_c),
        .I1(underflow_flag_c),
        .O(underflow_flag_r10));
  FDSE underflow_flag_r1_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(underflow_flag_r10),
        .Q(underflow_flag_r1),
        .S(cbcc_fifo_reset_rd_clk));
  FDSE underflow_flag_r2_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(underflow_flag_r1),
        .Q(underflow_flag_r2),
        .S(cbcc_fifo_reset_rd_clk));
  FDSE underflow_flag_r3_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(underflow_flag_r2),
        .Q(underflow_flag_r3),
        .S(cbcc_fifo_reset_rd_clk));
  FDRE #(
    .INIT(1'b0)) 
    valid_btf_detect_dlyd1_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(u_rst_sync_btf_sync_n_0),
        .Q(valid_btf_detect_dlyd1),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    valid_btf_detect_extend_r20
       (.I0(valid_btf_detect_extend_r[0]),
        .I1(valid_btf_detect_extend_r[3]),
        .I2(valid_btf_detect_extend_r[4]),
        .I3(valid_btf_detect_extend_r[1]),
        .I4(valid_btf_detect_extend_r[2]),
        .O(valid_btf_detect_extend_r20_n_0));
  FDRE valid_btf_detect_extend_r2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect_extend_r20_n_0),
        .Q(valid_btf_detect_extend_r2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \valid_btf_detect_extend_r_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect_extend_r[1]),
        .Q(valid_btf_detect_extend_r[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \valid_btf_detect_extend_r_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect_extend_r[2]),
        .Q(valid_btf_detect_extend_r[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \valid_btf_detect_extend_r_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect_extend_r[3]),
        .Q(valid_btf_detect_extend_r[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \valid_btf_detect_extend_r_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect_extend_r[4]),
        .Q(valid_btf_detect_extend_r[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \valid_btf_detect_extend_r_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect),
        .Q(valid_btf_detect_extend_r[4]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    valid_btf_detect_r_i_1__0
       (.I0(CB_align_ver_i_2__0_n_0),
        .I1(CB_align_ver_i_3__0_n_0),
        .I2(Q[54]),
        .I3(Q[55]),
        .I4(\cb_rxdatavalid_cnt_reg[1] ),
        .I5(CB_align_ver_i_4__0_n_0),
        .O(valid_btf_detect_c));
  FDRE valid_btf_detect_r_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(valid_btf_detect_c),
        .Q(valid_btf_detect_r),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  (* shift_extract = "{no}" *) 
  FDRE valid_btf_detect_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect_c1),
        .Q(valid_btf_detect),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_for_rd_en[0]_i_1 
       (.I0(wait_for_rd_en[0]),
        .O(p_1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wait_for_rd_en[1]_i_1 
       (.I0(wait_for_rd_en[0]),
        .I1(wait_for_rd_en[1]),
        .O(p_1_in[1]));
  LUT2 #(
    .INIT(4'h7)) 
    \wait_for_rd_en[2]_i_1__0 
       (.I0(wait_for_rd_en[1]),
        .I1(wait_for_rd_en[2]),
        .O(\wait_for_rd_en[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wait_for_rd_en[2]_i_2 
       (.I0(wait_for_rd_en[0]),
        .I1(wait_for_rd_en[1]),
        .I2(wait_for_rd_en[2]),
        .O(p_1_in[2]));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_rd_en_reg[0] 
       (.C(s_level_out_d6_reg),
        .CE(\wait_for_rd_en[2]_i_1__0_n_0 ),
        .D(p_1_in[0]),
        .Q(wait_for_rd_en[0]),
        .R(cbcc_fifo_reset_rd_clk));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_rd_en_reg[1] 
       (.C(s_level_out_d6_reg),
        .CE(\wait_for_rd_en[2]_i_1__0_n_0 ),
        .D(p_1_in[1]),
        .Q(wait_for_rd_en[1]),
        .R(cbcc_fifo_reset_rd_clk));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_rd_en_reg[2] 
       (.C(s_level_out_d6_reg),
        .CE(\wait_for_rd_en[2]_i_1__0_n_0 ),
        .D(p_1_in[2]),
        .Q(wait_for_rd_en[2]),
        .R(cbcc_fifo_reset_rd_clk));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \wait_for_wr_en[0]_i_1__0 
       (.I0(wait_for_wr_en_reg[0]),
        .O(p_0_in__7[0]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wait_for_wr_en[1]_i_1__0 
       (.I0(wait_for_wr_en_reg[0]),
        .I1(wait_for_wr_en_reg[1]),
        .O(p_0_in__7[1]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \wait_for_wr_en[2]_i_1__0 
       (.I0(wait_for_wr_en_reg[2]),
        .I1(wait_for_wr_en_reg[1]),
        .I2(wait_for_wr_en_reg[0]),
        .O(p_0_in__7[2]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \wait_for_wr_en[3]_i_1__0 
       (.I0(wait_for_wr_en_reg[3]),
        .I1(wait_for_wr_en_reg[0]),
        .I2(wait_for_wr_en_reg[1]),
        .I3(wait_for_wr_en_reg[2]),
        .O(p_0_in__7[3]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \wait_for_wr_en[4]_i_1__0 
       (.I0(wait_for_wr_en_reg[4]),
        .I1(wait_for_wr_en_reg[2]),
        .I2(wait_for_wr_en_reg[1]),
        .I3(wait_for_wr_en_reg[0]),
        .I4(wait_for_wr_en_reg[3]),
        .O(p_0_in__7[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_for_wr_en[5]_i_1__0 
       (.I0(wait_for_wr_en_reg[5]),
        .O(sel));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \wait_for_wr_en[5]_i_2__0 
       (.I0(wait_for_wr_en_reg[3]),
        .I1(wait_for_wr_en_reg[0]),
        .I2(wait_for_wr_en_reg[1]),
        .I3(wait_for_wr_en_reg[2]),
        .I4(wait_for_wr_en_reg[4]),
        .O(p_0_in__7[5]));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sel),
        .D(p_0_in__7[0]),
        .Q(wait_for_wr_en_reg[0]),
        .R(cbcc_fifo_reset_wr_clk));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sel),
        .D(p_0_in__7[1]),
        .Q(wait_for_wr_en_reg[1]),
        .R(cbcc_fifo_reset_wr_clk));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sel),
        .D(p_0_in__7[2]),
        .Q(wait_for_wr_en_reg[2]),
        .R(cbcc_fifo_reset_wr_clk));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sel),
        .D(p_0_in__7[3]),
        .Q(wait_for_wr_en_reg[3]),
        .R(cbcc_fifo_reset_wr_clk));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sel),
        .D(p_0_in__7[4]),
        .Q(wait_for_wr_en_reg[4]),
        .R(cbcc_fifo_reset_wr_clk));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sel),
        .D(p_0_in__7[5]),
        .Q(wait_for_wr_en_reg[5]),
        .R(cbcc_fifo_reset_wr_clk));
  (* srl_bus_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane1_i/wait_for_wr_en_wr3_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane1_i/wait_for_wr_en_wr3_reg[0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \wait_for_wr_en_wr3_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(wait_for_wr_en_reg[0]),
        .Q(\wait_for_wr_en_wr3_reg[0]_srl3_n_0 ));
  (* srl_bus_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane1_i/wait_for_wr_en_wr3_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane1_i/wait_for_wr_en_wr3_reg[1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \wait_for_wr_en_wr3_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(wait_for_wr_en_reg[1]),
        .Q(\wait_for_wr_en_wr3_reg[1]_srl3_n_0 ));
  (* srl_bus_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane1_i/wait_for_wr_en_wr3_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane1_i/wait_for_wr_en_wr3_reg[2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \wait_for_wr_en_wr3_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(wait_for_wr_en_reg[2]),
        .Q(\wait_for_wr_en_wr3_reg[2]_srl3_n_0 ));
  (* srl_bus_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane1_i/wait_for_wr_en_wr3_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane1_i/wait_for_wr_en_wr3_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \wait_for_wr_en_wr3_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(wait_for_wr_en_reg[3]),
        .Q(\wait_for_wr_en_wr3_reg[3]_srl3_n_0 ));
  (* srl_bus_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane1_i/wait_for_wr_en_wr3_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane1_i/wait_for_wr_en_wr3_reg[4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \wait_for_wr_en_wr3_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(wait_for_wr_en_reg[4]),
        .Q(\wait_for_wr_en_wr3_reg[4]_srl3_n_0 ));
  (* srl_bus_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane1_i/wait_for_wr_en_wr3_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane1_i/wait_for_wr_en_wr3_reg[5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \wait_for_wr_en_wr3_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(wait_for_wr_en_reg[5]),
        .Q(\wait_for_wr_en_wr3_reg[5]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_wr4_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\wait_for_wr_en_wr3_reg[0]_srl3_n_0 ),
        .Q(wait_for_wr_en_wr4[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_wr4_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\wait_for_wr_en_wr3_reg[1]_srl3_n_0 ),
        .Q(wait_for_wr_en_wr4[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_wr4_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\wait_for_wr_en_wr3_reg[2]_srl3_n_0 ),
        .Q(wait_for_wr_en_wr4[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_wr4_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\wait_for_wr_en_wr3_reg[3]_srl3_n_0 ),
        .Q(wait_for_wr_en_wr4[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_wr4_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\wait_for_wr_en_wr3_reg[4]_srl3_n_0 ),
        .Q(wait_for_wr_en_wr4[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_wr4_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\wait_for_wr_en_wr3_reg[5]_srl3_n_0 ),
        .Q(wait_for_wr_en_wr4[5]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE wr_err_rd_clk_sync_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(wr_err_rd_clk_pre),
        .Q(rxbuferr_out_lane1_i[1]),
        .R(do_rd_en));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \wr_monitor_flag[0]_i_1__0 
       (.I0(wr_monitor_flag_reg[0]),
        .O(p_0_in__8[0]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_monitor_flag[1]_i_1__0 
       (.I0(wr_monitor_flag_reg[0]),
        .I1(wr_monitor_flag_reg[1]),
        .O(p_0_in__8[1]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \wr_monitor_flag[2]_i_1__0 
       (.I0(wr_monitor_flag_reg[2]),
        .I1(wr_monitor_flag_reg[1]),
        .I2(wr_monitor_flag_reg[0]),
        .O(p_0_in__8[2]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \wr_monitor_flag[3]_i_1__0 
       (.I0(wr_monitor_flag_reg[3]),
        .I1(wr_monitor_flag_reg[0]),
        .I2(wr_monitor_flag_reg[1]),
        .I3(wr_monitor_flag_reg[2]),
        .O(p_0_in__8[3]));
  LUT5 #(
    .INIT(32'h0002AAAA)) 
    \wr_monitor_flag[4]_i_1__0 
       (.I0(new_do_wr_en),
        .I1(wr_monitor_flag_reg[1]),
        .I2(wr_monitor_flag_reg[3]),
        .I3(wr_monitor_flag_reg[2]),
        .I4(wr_monitor_flag_reg[4]),
        .O(wr_monitor_flag));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \wr_monitor_flag[4]_i_2__0 
       (.I0(wr_monitor_flag_reg[4]),
        .I1(wr_monitor_flag_reg[2]),
        .I2(wr_monitor_flag_reg[1]),
        .I3(wr_monitor_flag_reg[0]),
        .I4(wr_monitor_flag_reg[3]),
        .O(p_0_in__8[4]));
  FDRE \wr_monitor_flag_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(wr_monitor_flag),
        .D(p_0_in__8[0]),
        .Q(wr_monitor_flag_reg[0]),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
  FDRE \wr_monitor_flag_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(wr_monitor_flag),
        .D(p_0_in__8[1]),
        .Q(wr_monitor_flag_reg[1]),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
  FDRE \wr_monitor_flag_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(wr_monitor_flag),
        .D(p_0_in__8[2]),
        .Q(wr_monitor_flag_reg[2]),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
  FDRE \wr_monitor_flag_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(wr_monitor_flag),
        .D(p_0_in__8[3]),
        .Q(wr_monitor_flag_reg[3]),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
  FDRE \wr_monitor_flag_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(wr_monitor_flag),
        .D(p_0_in__8[4]),
        .Q(wr_monitor_flag_reg[4]),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_CLOCK_MODULE
   (init_clk,
    mmcm_not_locked_out,
    mmcm_not_locked_out2,
    \gen_gtwiz_userclk_tx_main.tx_active_aurora_64b66b_rx_0_cdc_to_reg ,
    tx_out_clk,
    lopt,
    lopt_1,
    lopt_2);
  output init_clk;
  output mmcm_not_locked_out;
  output mmcm_not_locked_out2;
  input \gen_gtwiz_userclk_tx_main.tx_active_aurora_64b66b_rx_0_cdc_to_reg ;
  input tx_out_clk;
  output lopt;
  input lopt_1;
  input lopt_2;

  wire \gen_gtwiz_userclk_tx_main.tx_active_aurora_64b66b_rx_0_cdc_to_reg ;
  wire init_clk;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire mmcm_not_locked_out;
  wire mmcm_not_locked_out2;
  wire tx_out_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_ultrascale_tx_userclk ultrascale_tx_userclk_1
       (.\gen_gtwiz_userclk_tx_main.tx_active_aurora_64b66b_rx_0_cdc_to_reg_0 (\gen_gtwiz_userclk_tx_main.tx_active_aurora_64b66b_rx_0_cdc_to_reg ),
        .init_clk(init_clk),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .mmcm_not_locked_out(mmcm_not_locked_out),
        .mmcm_not_locked_out2(mmcm_not_locked_out2),
        .tx_out_clk(tx_out_clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_DESCRAMBLER_64B66B
   (CC_detect_pulse_i,
    p_14_in,
    UNSCRAMBLED_DATA_OUT,
    cur_polarity_reg,
    \unscrambled_data_i_reg[52]_0 ,
    \unscrambled_data_i_reg[19]_0 ,
    \unscrambled_data_i_reg[31]_0 ,
    \unscrambled_data_i_reg[31]_1 ,
    CB_detect0,
    CC_detect_dlyd1,
    CC_detect_dlyd1_reg,
    \pol_state_reg[0] ,
    \pol_state_reg[0]_0 ,
    Q,
    in0,
    E,
    \unscrambled_data_i_reg[63]_0 ,
    gtwiz_userclk_rx_usrclk_out);
  output CC_detect_pulse_i;
  output p_14_in;
  output [63:0]UNSCRAMBLED_DATA_OUT;
  output cur_polarity_reg;
  output \unscrambled_data_i_reg[52]_0 ;
  output \unscrambled_data_i_reg[19]_0 ;
  output \unscrambled_data_i_reg[31]_0 ;
  output \unscrambled_data_i_reg[31]_1 ;
  output CB_detect0;
  input CC_detect_dlyd1;
  input CC_detect_dlyd1_reg;
  input \pol_state_reg[0] ;
  input \pol_state_reg[0]_0 ;
  input [1:0]Q;
  input in0;
  input [0:0]E;
  input [63:0]\unscrambled_data_i_reg[63]_0 ;
  input gtwiz_userclk_rx_usrclk_out;

  wire CB_detect0;
  wire CC_detect_dlyd1;
  wire CC_detect_dlyd1_i_2_n_0;
  wire CC_detect_dlyd1_i_4_n_0;
  wire CC_detect_dlyd1_i_5_n_0;
  wire CC_detect_dlyd1_reg;
  wire CC_detect_pulse_i;
  wire [0:0]E;
  wire [1:0]Q;
  wire [63:0]UNSCRAMBLED_DATA_OUT;
  wire cur_polarity_reg;
  wire \descrambler[57]_i_1_n_0 ;
  wire \descrambler_reg_n_0_[39] ;
  wire \descrambler_reg_n_0_[40] ;
  wire \descrambler_reg_n_0_[41] ;
  wire \descrambler_reg_n_0_[42] ;
  wire \descrambler_reg_n_0_[43] ;
  wire \descrambler_reg_n_0_[44] ;
  wire \descrambler_reg_n_0_[45] ;
  wire \descrambler_reg_n_0_[46] ;
  wire \descrambler_reg_n_0_[47] ;
  wire \descrambler_reg_n_0_[48] ;
  wire \descrambler_reg_n_0_[49] ;
  wire \descrambler_reg_n_0_[50] ;
  wire \descrambler_reg_n_0_[51] ;
  wire \descrambler_reg_n_0_[52] ;
  wire \descrambler_reg_n_0_[53] ;
  wire \descrambler_reg_n_0_[54] ;
  wire \descrambler_reg_n_0_[55] ;
  wire \descrambler_reg_n_0_[56] ;
  wire \descrambler_reg_n_0_[57] ;
  wire gtwiz_userclk_rx_usrclk_out;
  wire in0;
  wire p_101_in;
  wire p_105_in;
  wire p_109_in;
  wire p_113_in;
  wire p_117_in;
  wire p_121_in;
  wire p_125_in;
  wire p_129_in;
  wire p_133_in;
  wire p_137_in;
  wire p_141_in;
  wire p_145_in;
  wire p_149_in;
  wire p_14_in;
  wire p_153_in;
  wire p_157_in;
  wire p_161_in;
  wire p_165_in;
  wire p_169_in;
  wire p_173_in;
  wire p_177_in;
  wire p_181_in;
  wire p_185_in;
  wire p_189_in;
  wire p_193_in;
  wire p_197_in;
  wire p_201_in;
  wire p_205_in;
  wire p_209_in;
  wire p_213_in;
  wire p_217_in;
  wire p_221_in;
  wire p_225_in;
  wire p_229_in;
  wire p_233_in;
  wire p_237_in;
  wire p_241_in;
  wire p_245_in;
  wire p_249_in;
  wire p_97_in;
  wire \pol_state[1]_i_6_n_0 ;
  wire \pol_state[1]_i_7_n_0 ;
  wire \pol_state[1]_i_8_n_0 ;
  wire \pol_state[1]_i_9_n_0 ;
  wire \pol_state[3]_i_10_n_0 ;
  wire \pol_state[3]_i_11_n_0 ;
  wire \pol_state[3]_i_12_n_0 ;
  wire \pol_state[3]_i_14_n_0 ;
  wire \pol_state[3]_i_15_n_0 ;
  wire \pol_state[3]_i_16_n_0 ;
  wire \pol_state[3]_i_17_n_0 ;
  wire \pol_state[3]_i_18_n_0 ;
  wire \pol_state[3]_i_19_n_0 ;
  wire \pol_state[3]_i_20_n_0 ;
  wire \pol_state[3]_i_21_n_0 ;
  wire \pol_state[3]_i_22_n_0 ;
  wire \pol_state[3]_i_23__1_n_0 ;
  wire \pol_state[3]_i_24_n_0 ;
  wire \pol_state[3]_i_25_n_0 ;
  wire \pol_state[3]_i_26_n_0 ;
  wire \pol_state[3]_i_27_n_0 ;
  wire \pol_state[3]_i_28__0_n_0 ;
  wire \pol_state[3]_i_29_n_0 ;
  wire \pol_state[3]_i_30_n_0 ;
  wire \pol_state[3]_i_31_n_0 ;
  wire \pol_state[3]_i_32_n_0 ;
  wire \pol_state[3]_i_33_n_0 ;
  wire \pol_state[3]_i_34_n_0 ;
  wire \pol_state[3]_i_35_n_0 ;
  wire \pol_state[3]_i_36_n_0 ;
  wire \pol_state[3]_i_37_n_0 ;
  wire \pol_state[3]_i_38_n_0 ;
  wire \pol_state[3]_i_39_n_0 ;
  wire \pol_state[3]_i_40_n_0 ;
  wire \pol_state[3]_i_41_n_0 ;
  wire \pol_state[3]_i_42_n_0 ;
  wire \pol_state[3]_i_7_n_0 ;
  wire \pol_state[3]_i_8_n_0 ;
  wire \pol_state[3]_i_9_n_0 ;
  wire \pol_state_reg[0] ;
  wire \pol_state_reg[0]_0 ;
  wire unscrambled_data_i0;
  wire unscrambled_data_i0100_out;
  wire unscrambled_data_i0104_out;
  wire unscrambled_data_i0108_out;
  wire unscrambled_data_i0112_out;
  wire unscrambled_data_i0116_out;
  wire unscrambled_data_i0120_out;
  wire unscrambled_data_i0124_out;
  wire unscrambled_data_i0128_out;
  wire unscrambled_data_i012_out;
  wire unscrambled_data_i0132_out;
  wire unscrambled_data_i0136_out;
  wire unscrambled_data_i0140_out;
  wire unscrambled_data_i0144_out;
  wire unscrambled_data_i0148_out;
  wire unscrambled_data_i0152_out;
  wire unscrambled_data_i0156_out;
  wire unscrambled_data_i0160_out;
  wire unscrambled_data_i0164_out;
  wire unscrambled_data_i0168_out;
  wire unscrambled_data_i016_out;
  wire unscrambled_data_i0172_out;
  wire unscrambled_data_i0176_out;
  wire unscrambled_data_i0180_out;
  wire unscrambled_data_i0184_out;
  wire unscrambled_data_i0188_out;
  wire unscrambled_data_i0192_out;
  wire unscrambled_data_i0196_out;
  wire unscrambled_data_i0200_out;
  wire unscrambled_data_i0204_out;
  wire unscrambled_data_i0208_out;
  wire unscrambled_data_i020_out;
  wire unscrambled_data_i0212_out;
  wire unscrambled_data_i0216_out;
  wire unscrambled_data_i0220_out;
  wire unscrambled_data_i0224_out;
  wire unscrambled_data_i0228_out;
  wire unscrambled_data_i0232_out;
  wire unscrambled_data_i0236_out;
  wire unscrambled_data_i0240_out;
  wire unscrambled_data_i0244_out;
  wire unscrambled_data_i0248_out;
  wire unscrambled_data_i024_out;
  wire unscrambled_data_i0252_out;
  wire unscrambled_data_i028_out;
  wire unscrambled_data_i032_out;
  wire unscrambled_data_i036_out;
  wire unscrambled_data_i040_out;
  wire unscrambled_data_i044_out;
  wire unscrambled_data_i048_out;
  wire unscrambled_data_i04_out;
  wire unscrambled_data_i052_out;
  wire unscrambled_data_i056_out;
  wire unscrambled_data_i060_out;
  wire unscrambled_data_i064_out;
  wire unscrambled_data_i068_out;
  wire unscrambled_data_i072_out;
  wire unscrambled_data_i076_out;
  wire unscrambled_data_i080_out;
  wire unscrambled_data_i084_out;
  wire unscrambled_data_i088_out;
  wire unscrambled_data_i08_out;
  wire unscrambled_data_i092_out;
  wire unscrambled_data_i096_out;
  wire \unscrambled_data_i_reg[19]_0 ;
  wire \unscrambled_data_i_reg[31]_0 ;
  wire \unscrambled_data_i_reg[31]_1 ;
  wire \unscrambled_data_i_reg[52]_0 ;
  wire [63:0]\unscrambled_data_i_reg[63]_0 ;

  LUT6 #(
    .INIT(64'h0000000002000000)) 
    CB_detect_dlyd0p5_i_1
       (.I0(CC_detect_dlyd1_reg),
        .I1(UNSCRAMBLED_DATA_OUT[55]),
        .I2(UNSCRAMBLED_DATA_OUT[51]),
        .I3(UNSCRAMBLED_DATA_OUT[54]),
        .I4(UNSCRAMBLED_DATA_OUT[59]),
        .I5(CC_detect_dlyd1_i_2_n_0),
        .O(CB_detect0));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    CC_detect_dlyd1_i_1
       (.I0(CC_detect_dlyd1_i_2_n_0),
        .I1(UNSCRAMBLED_DATA_OUT[55]),
        .I2(UNSCRAMBLED_DATA_OUT[59]),
        .I3(UNSCRAMBLED_DATA_OUT[51]),
        .I4(UNSCRAMBLED_DATA_OUT[54]),
        .I5(CC_detect_dlyd1_reg),
        .O(p_14_in));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    CC_detect_dlyd1_i_2
       (.I0(CC_detect_dlyd1_i_4_n_0),
        .I1(UNSCRAMBLED_DATA_OUT[58]),
        .I2(UNSCRAMBLED_DATA_OUT[56]),
        .I3(UNSCRAMBLED_DATA_OUT[57]),
        .I4(UNSCRAMBLED_DATA_OUT[53]),
        .I5(CC_detect_dlyd1_i_5_n_0),
        .O(CC_detect_dlyd1_i_2_n_0));
  LUT4 #(
    .INIT(16'hFF7F)) 
    CC_detect_dlyd1_i_4
       (.I0(UNSCRAMBLED_DATA_OUT[62]),
        .I1(UNSCRAMBLED_DATA_OUT[60]),
        .I2(UNSCRAMBLED_DATA_OUT[61]),
        .I3(UNSCRAMBLED_DATA_OUT[50]),
        .O(CC_detect_dlyd1_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    CC_detect_dlyd1_i_5
       (.I0(UNSCRAMBLED_DATA_OUT[48]),
        .I1(UNSCRAMBLED_DATA_OUT[49]),
        .I2(UNSCRAMBLED_DATA_OUT[52]),
        .I3(UNSCRAMBLED_DATA_OUT[63]),
        .O(CC_detect_dlyd1_i_5_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    CC_detect_pulse_r_i_1
       (.I0(p_14_in),
        .I1(CC_detect_dlyd1),
        .O(CC_detect_pulse_i));
  LUT1 #(
    .INIT(2'h1)) 
    \descrambler[57]_i_1 
       (.I0(in0),
        .O(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [0]),
        .Q(p_97_in),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [10]),
        .Q(p_137_in),
        .R(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [11]),
        .Q(p_141_in),
        .S(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [12]),
        .Q(p_145_in),
        .R(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [13]),
        .Q(p_149_in),
        .S(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [14]),
        .Q(p_153_in),
        .R(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [15]),
        .Q(p_157_in),
        .S(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[16] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [16]),
        .Q(p_161_in),
        .R(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[17] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [17]),
        .Q(p_165_in),
        .S(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[18] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [18]),
        .Q(p_169_in),
        .R(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[19] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [19]),
        .Q(p_173_in),
        .S(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [1]),
        .Q(p_101_in),
        .S(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[20] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [20]),
        .Q(p_177_in),
        .R(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[21] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [21]),
        .Q(p_181_in),
        .S(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[22] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [22]),
        .Q(p_185_in),
        .R(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[23] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [23]),
        .Q(p_189_in),
        .S(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[24] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [24]),
        .Q(p_193_in),
        .R(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[25] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [25]),
        .Q(p_197_in),
        .S(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[26] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [26]),
        .Q(p_201_in),
        .R(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[27] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [27]),
        .Q(p_205_in),
        .S(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[28] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [28]),
        .Q(p_209_in),
        .R(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[29] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [29]),
        .Q(p_213_in),
        .S(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [2]),
        .Q(p_105_in),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[30] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [30]),
        .Q(p_217_in),
        .R(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[31] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [31]),
        .Q(p_221_in),
        .S(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[32] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [32]),
        .Q(p_225_in),
        .R(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[33] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [33]),
        .Q(p_229_in),
        .S(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[34] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [34]),
        .Q(p_233_in),
        .R(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[35] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [35]),
        .Q(p_237_in),
        .S(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[36] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [36]),
        .Q(p_241_in),
        .R(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[37] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [37]),
        .Q(p_245_in),
        .S(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[38] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [38]),
        .Q(p_249_in),
        .R(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[39] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [39]),
        .Q(\descrambler_reg_n_0_[39] ),
        .S(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [3]),
        .Q(p_109_in),
        .S(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[40] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [40]),
        .Q(\descrambler_reg_n_0_[40] ),
        .R(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[41] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [41]),
        .Q(\descrambler_reg_n_0_[41] ),
        .S(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[42] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [42]),
        .Q(\descrambler_reg_n_0_[42] ),
        .R(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[43] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [43]),
        .Q(\descrambler_reg_n_0_[43] ),
        .S(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[44] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [44]),
        .Q(\descrambler_reg_n_0_[44] ),
        .R(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[45] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [45]),
        .Q(\descrambler_reg_n_0_[45] ),
        .S(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[46] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [46]),
        .Q(\descrambler_reg_n_0_[46] ),
        .R(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[47] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [47]),
        .Q(\descrambler_reg_n_0_[47] ),
        .S(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[48] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [48]),
        .Q(\descrambler_reg_n_0_[48] ),
        .R(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[49] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [49]),
        .Q(\descrambler_reg_n_0_[49] ),
        .S(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [4]),
        .Q(p_113_in),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[50] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [50]),
        .Q(\descrambler_reg_n_0_[50] ),
        .R(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[51] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [51]),
        .Q(\descrambler_reg_n_0_[51] ),
        .S(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[52] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [52]),
        .Q(\descrambler_reg_n_0_[52] ),
        .R(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[53] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [53]),
        .Q(\descrambler_reg_n_0_[53] ),
        .S(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[54] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [54]),
        .Q(\descrambler_reg_n_0_[54] ),
        .R(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[55] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [55]),
        .Q(\descrambler_reg_n_0_[55] ),
        .S(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[56] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [56]),
        .Q(\descrambler_reg_n_0_[56] ),
        .R(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[57] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [57]),
        .Q(\descrambler_reg_n_0_[57] ),
        .S(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [5]),
        .Q(p_117_in),
        .S(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [6]),
        .Q(p_121_in),
        .R(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [7]),
        .Q(p_125_in),
        .S(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [8]),
        .Q(p_129_in),
        .R(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [9]),
        .Q(p_133_in),
        .S(\descrambler[57]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h20AA00AA20000000)) 
    \pol_state[0]_i_2 
       (.I0(\pol_state_reg[0] ),
        .I1(\unscrambled_data_i_reg[52]_0 ),
        .I2(\unscrambled_data_i_reg[19]_0 ),
        .I3(\unscrambled_data_i_reg[31]_0 ),
        .I4(\unscrambled_data_i_reg[31]_1 ),
        .I5(\pol_state_reg[0]_0 ),
        .O(cur_polarity_reg));
  LUT5 #(
    .INIT(32'h00000001)) 
    \pol_state[1]_i_4 
       (.I0(\pol_state[1]_i_6_n_0 ),
        .I1(\pol_state[3]_i_7_n_0 ),
        .I2(\pol_state[3]_i_8_n_0 ),
        .I3(\pol_state[3]_i_9_n_0 ),
        .I4(\pol_state[3]_i_10_n_0 ),
        .O(\unscrambled_data_i_reg[52]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \pol_state[1]_i_6 
       (.I0(\pol_state[1]_i_7_n_0 ),
        .I1(UNSCRAMBLED_DATA_OUT[52]),
        .I2(UNSCRAMBLED_DATA_OUT[63]),
        .I3(\pol_state[1]_i_8_n_0 ),
        .I4(CC_detect_dlyd1_i_4_n_0),
        .I5(\pol_state[1]_i_9_n_0 ),
        .O(\pol_state[1]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \pol_state[1]_i_7 
       (.I0(UNSCRAMBLED_DATA_OUT[49]),
        .I1(UNSCRAMBLED_DATA_OUT[48]),
        .O(\pol_state[1]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[1]_i_8 
       (.I0(UNSCRAMBLED_DATA_OUT[58]),
        .I1(UNSCRAMBLED_DATA_OUT[56]),
        .I2(UNSCRAMBLED_DATA_OUT[57]),
        .I3(UNSCRAMBLED_DATA_OUT[53]),
        .O(\pol_state[1]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \pol_state[1]_i_9 
       (.I0(UNSCRAMBLED_DATA_OUT[55]),
        .I1(UNSCRAMBLED_DATA_OUT[51]),
        .I2(UNSCRAMBLED_DATA_OUT[54]),
        .I3(UNSCRAMBLED_DATA_OUT[59]),
        .O(\pol_state[1]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \pol_state[3]_i_10 
       (.I0(\pol_state[3]_i_24_n_0 ),
        .I1(\pol_state[3]_i_25_n_0 ),
        .I2(\pol_state[3]_i_26_n_0 ),
        .I3(\pol_state[3]_i_27_n_0 ),
        .I4(\pol_state[3]_i_28__0_n_0 ),
        .O(\pol_state[3]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \pol_state[3]_i_11 
       (.I0(UNSCRAMBLED_DATA_OUT[63]),
        .I1(UNSCRAMBLED_DATA_OUT[59]),
        .I2(UNSCRAMBLED_DATA_OUT[54]),
        .I3(UNSCRAMBLED_DATA_OUT[52]),
        .I4(\pol_state[3]_i_29_n_0 ),
        .O(\pol_state[3]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \pol_state[3]_i_12 
       (.I0(UNSCRAMBLED_DATA_OUT[53]),
        .I1(UNSCRAMBLED_DATA_OUT[57]),
        .I2(UNSCRAMBLED_DATA_OUT[56]),
        .I3(UNSCRAMBLED_DATA_OUT[58]),
        .I4(CC_detect_dlyd1_i_4_n_0),
        .O(\pol_state[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \pol_state[3]_i_13__0 
       (.I0(\pol_state[3]_i_14_n_0 ),
        .I1(\pol_state[3]_i_15_n_0 ),
        .I2(\pol_state[3]_i_16_n_0 ),
        .I3(\pol_state[3]_i_17_n_0 ),
        .I4(\pol_state[3]_i_30_n_0 ),
        .I5(\pol_state[3]_i_19_n_0 ),
        .O(\unscrambled_data_i_reg[31]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_14 
       (.I0(\pol_state[3]_i_31_n_0 ),
        .I1(\pol_state[3]_i_32_n_0 ),
        .I2(\pol_state[3]_i_33_n_0 ),
        .I3(\pol_state[3]_i_34_n_0 ),
        .O(\pol_state[3]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_15 
       (.I0(\pol_state[3]_i_35_n_0 ),
        .I1(\pol_state[3]_i_36_n_0 ),
        .I2(\pol_state[3]_i_37_n_0 ),
        .I3(\pol_state[3]_i_38_n_0 ),
        .O(\pol_state[3]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \pol_state[3]_i_16 
       (.I0(UNSCRAMBLED_DATA_OUT[31]),
        .I1(UNSCRAMBLED_DATA_OUT[28]),
        .I2(UNSCRAMBLED_DATA_OUT[38]),
        .I3(UNSCRAMBLED_DATA_OUT[35]),
        .I4(\pol_state[3]_i_39_n_0 ),
        .O(\pol_state[3]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \pol_state[3]_i_17 
       (.I0(UNSCRAMBLED_DATA_OUT[42]),
        .I1(UNSCRAMBLED_DATA_OUT[11]),
        .I2(UNSCRAMBLED_DATA_OUT[44]),
        .I3(UNSCRAMBLED_DATA_OUT[7]),
        .I4(\pol_state[3]_i_40_n_0 ),
        .O(\pol_state[3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFFFFFFF)) 
    \pol_state[3]_i_18 
       (.I0(UNSCRAMBLED_DATA_OUT[62]),
        .I1(Q[1]),
        .I2(UNSCRAMBLED_DATA_OUT[53]),
        .I3(Q[0]),
        .I4(UNSCRAMBLED_DATA_OUT[54]),
        .I5(UNSCRAMBLED_DATA_OUT[52]),
        .O(\pol_state[3]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF7FF)) 
    \pol_state[3]_i_19 
       (.I0(UNSCRAMBLED_DATA_OUT[49]),
        .I1(UNSCRAMBLED_DATA_OUT[51]),
        .I2(UNSCRAMBLED_DATA_OUT[59]),
        .I3(UNSCRAMBLED_DATA_OUT[63]),
        .I4(\pol_state[3]_i_41_n_0 ),
        .I5(\pol_state[3]_i_42_n_0 ),
        .O(\pol_state[3]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_20 
       (.I0(UNSCRAMBLED_DATA_OUT[2]),
        .I1(UNSCRAMBLED_DATA_OUT[41]),
        .I2(UNSCRAMBLED_DATA_OUT[31]),
        .I3(UNSCRAMBLED_DATA_OUT[43]),
        .O(\pol_state[3]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_21 
       (.I0(UNSCRAMBLED_DATA_OUT[6]),
        .I1(UNSCRAMBLED_DATA_OUT[30]),
        .I2(UNSCRAMBLED_DATA_OUT[7]),
        .I3(UNSCRAMBLED_DATA_OUT[16]),
        .O(\pol_state[3]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_22 
       (.I0(UNSCRAMBLED_DATA_OUT[32]),
        .I1(UNSCRAMBLED_DATA_OUT[35]),
        .I2(UNSCRAMBLED_DATA_OUT[8]),
        .I3(UNSCRAMBLED_DATA_OUT[33]),
        .O(\pol_state[3]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_23__1 
       (.I0(UNSCRAMBLED_DATA_OUT[0]),
        .I1(UNSCRAMBLED_DATA_OUT[3]),
        .I2(UNSCRAMBLED_DATA_OUT[44]),
        .I3(UNSCRAMBLED_DATA_OUT[45]),
        .O(\pol_state[3]_i_23__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \pol_state[3]_i_24 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(UNSCRAMBLED_DATA_OUT[22]),
        .I3(UNSCRAMBLED_DATA_OUT[20]),
        .I4(UNSCRAMBLED_DATA_OUT[42]),
        .I5(UNSCRAMBLED_DATA_OUT[23]),
        .O(\pol_state[3]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_25 
       (.I0(UNSCRAMBLED_DATA_OUT[18]),
        .I1(UNSCRAMBLED_DATA_OUT[39]),
        .I2(UNSCRAMBLED_DATA_OUT[36]),
        .I3(UNSCRAMBLED_DATA_OUT[38]),
        .O(\pol_state[3]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_26 
       (.I0(UNSCRAMBLED_DATA_OUT[28]),
        .I1(UNSCRAMBLED_DATA_OUT[29]),
        .I2(UNSCRAMBLED_DATA_OUT[4]),
        .I3(UNSCRAMBLED_DATA_OUT[5]),
        .O(\pol_state[3]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_27 
       (.I0(UNSCRAMBLED_DATA_OUT[24]),
        .I1(UNSCRAMBLED_DATA_OUT[26]),
        .I2(UNSCRAMBLED_DATA_OUT[25]),
        .I3(UNSCRAMBLED_DATA_OUT[34]),
        .O(\pol_state[3]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_28__0 
       (.I0(UNSCRAMBLED_DATA_OUT[12]),
        .I1(UNSCRAMBLED_DATA_OUT[15]),
        .I2(UNSCRAMBLED_DATA_OUT[13]),
        .I3(UNSCRAMBLED_DATA_OUT[14]),
        .O(\pol_state[3]_i_28__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_29 
       (.I0(UNSCRAMBLED_DATA_OUT[48]),
        .I1(UNSCRAMBLED_DATA_OUT[49]),
        .I2(UNSCRAMBLED_DATA_OUT[55]),
        .I3(UNSCRAMBLED_DATA_OUT[51]),
        .O(\pol_state[3]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFFFFFFF)) 
    \pol_state[3]_i_30 
       (.I0(UNSCRAMBLED_DATA_OUT[62]),
        .I1(Q[1]),
        .I2(UNSCRAMBLED_DATA_OUT[53]),
        .I3(Q[0]),
        .I4(UNSCRAMBLED_DATA_OUT[52]),
        .I5(UNSCRAMBLED_DATA_OUT[54]),
        .O(\pol_state[3]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_31 
       (.I0(UNSCRAMBLED_DATA_OUT[9]),
        .I1(UNSCRAMBLED_DATA_OUT[41]),
        .I2(UNSCRAMBLED_DATA_OUT[8]),
        .I3(UNSCRAMBLED_DATA_OUT[47]),
        .O(\pol_state[3]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_32 
       (.I0(UNSCRAMBLED_DATA_OUT[4]),
        .I1(UNSCRAMBLED_DATA_OUT[45]),
        .I2(UNSCRAMBLED_DATA_OUT[40]),
        .I3(UNSCRAMBLED_DATA_OUT[46]),
        .O(\pol_state[3]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_33 
       (.I0(UNSCRAMBLED_DATA_OUT[5]),
        .I1(UNSCRAMBLED_DATA_OUT[43]),
        .I2(UNSCRAMBLED_DATA_OUT[20]),
        .I3(UNSCRAMBLED_DATA_OUT[25]),
        .O(\pol_state[3]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_34 
       (.I0(UNSCRAMBLED_DATA_OUT[21]),
        .I1(UNSCRAMBLED_DATA_OUT[24]),
        .I2(UNSCRAMBLED_DATA_OUT[0]),
        .I3(UNSCRAMBLED_DATA_OUT[3]),
        .O(\pol_state[3]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_35 
       (.I0(UNSCRAMBLED_DATA_OUT[22]),
        .I1(UNSCRAMBLED_DATA_OUT[27]),
        .I2(UNSCRAMBLED_DATA_OUT[23]),
        .I3(UNSCRAMBLED_DATA_OUT[26]),
        .O(\pol_state[3]_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_36 
       (.I0(UNSCRAMBLED_DATA_OUT[12]),
        .I1(UNSCRAMBLED_DATA_OUT[15]),
        .I2(UNSCRAMBLED_DATA_OUT[13]),
        .I3(UNSCRAMBLED_DATA_OUT[14]),
        .O(\pol_state[3]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_37 
       (.I0(UNSCRAMBLED_DATA_OUT[32]),
        .I1(UNSCRAMBLED_DATA_OUT[37]),
        .I2(UNSCRAMBLED_DATA_OUT[33]),
        .I3(UNSCRAMBLED_DATA_OUT[36]),
        .O(\pol_state[3]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_38 
       (.I0(UNSCRAMBLED_DATA_OUT[16]),
        .I1(UNSCRAMBLED_DATA_OUT[19]),
        .I2(UNSCRAMBLED_DATA_OUT[17]),
        .I3(UNSCRAMBLED_DATA_OUT[18]),
        .O(\pol_state[3]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_39 
       (.I0(UNSCRAMBLED_DATA_OUT[1]),
        .I1(UNSCRAMBLED_DATA_OUT[2]),
        .I2(UNSCRAMBLED_DATA_OUT[34]),
        .I3(UNSCRAMBLED_DATA_OUT[39]),
        .O(\pol_state[3]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \pol_state[3]_i_4 
       (.I0(\pol_state[3]_i_7_n_0 ),
        .I1(\pol_state[3]_i_8_n_0 ),
        .I2(\pol_state[3]_i_9_n_0 ),
        .I3(\pol_state[3]_i_10_n_0 ),
        .I4(\pol_state[3]_i_11_n_0 ),
        .I5(\pol_state[3]_i_12_n_0 ),
        .O(\unscrambled_data_i_reg[19]_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_40 
       (.I0(UNSCRAMBLED_DATA_OUT[29]),
        .I1(UNSCRAMBLED_DATA_OUT[30]),
        .I2(UNSCRAMBLED_DATA_OUT[6]),
        .I3(UNSCRAMBLED_DATA_OUT[10]),
        .O(\pol_state[3]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \pol_state[3]_i_41 
       (.I0(UNSCRAMBLED_DATA_OUT[60]),
        .I1(UNSCRAMBLED_DATA_OUT[61]),
        .I2(UNSCRAMBLED_DATA_OUT[55]),
        .I3(UNSCRAMBLED_DATA_OUT[48]),
        .O(\pol_state[3]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_42 
       (.I0(UNSCRAMBLED_DATA_OUT[58]),
        .I1(UNSCRAMBLED_DATA_OUT[57]),
        .I2(UNSCRAMBLED_DATA_OUT[50]),
        .I3(UNSCRAMBLED_DATA_OUT[56]),
        .O(\pol_state[3]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \pol_state[3]_i_6 
       (.I0(\pol_state[3]_i_14_n_0 ),
        .I1(\pol_state[3]_i_15_n_0 ),
        .I2(\pol_state[3]_i_16_n_0 ),
        .I3(\pol_state[3]_i_17_n_0 ),
        .I4(\pol_state[3]_i_18_n_0 ),
        .I5(\pol_state[3]_i_19_n_0 ),
        .O(\unscrambled_data_i_reg[31]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \pol_state[3]_i_7 
       (.I0(UNSCRAMBLED_DATA_OUT[19]),
        .I1(UNSCRAMBLED_DATA_OUT[1]),
        .I2(UNSCRAMBLED_DATA_OUT[37]),
        .I3(UNSCRAMBLED_DATA_OUT[17]),
        .I4(\pol_state[3]_i_20_n_0 ),
        .I5(\pol_state[3]_i_21_n_0 ),
        .O(\pol_state[3]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \pol_state[3]_i_8 
       (.I0(UNSCRAMBLED_DATA_OUT[27]),
        .I1(UNSCRAMBLED_DATA_OUT[10]),
        .I2(UNSCRAMBLED_DATA_OUT[11]),
        .I3(UNSCRAMBLED_DATA_OUT[9]),
        .I4(\pol_state[3]_i_22_n_0 ),
        .O(\pol_state[3]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \pol_state[3]_i_9 
       (.I0(UNSCRAMBLED_DATA_OUT[40]),
        .I1(UNSCRAMBLED_DATA_OUT[21]),
        .I2(UNSCRAMBLED_DATA_OUT[47]),
        .I3(UNSCRAMBLED_DATA_OUT[46]),
        .I4(\pol_state[3]_i_23__1_n_0 ),
        .O(\pol_state[3]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[0]_i_1 
       (.I0(\unscrambled_data_i_reg[63]_0 [39]),
        .I1(\unscrambled_data_i_reg[63]_0 [0]),
        .I2(\unscrambled_data_i_reg[63]_0 [58]),
        .O(unscrambled_data_i0));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[10]_i_1 
       (.I0(\unscrambled_data_i_reg[63]_0 [49]),
        .I1(\unscrambled_data_i_reg[63]_0 [10]),
        .I2(p_113_in),
        .O(unscrambled_data_i040_out));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[11]_i_1 
       (.I0(\unscrambled_data_i_reg[63]_0 [50]),
        .I1(\unscrambled_data_i_reg[63]_0 [11]),
        .I2(p_117_in),
        .O(unscrambled_data_i044_out));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[12]_i_1 
       (.I0(\unscrambled_data_i_reg[63]_0 [51]),
        .I1(\unscrambled_data_i_reg[63]_0 [12]),
        .I2(p_121_in),
        .O(unscrambled_data_i048_out));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[13]_i_1 
       (.I0(\unscrambled_data_i_reg[63]_0 [52]),
        .I1(\unscrambled_data_i_reg[63]_0 [13]),
        .I2(p_125_in),
        .O(unscrambled_data_i052_out));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[14]_i_1 
       (.I0(\unscrambled_data_i_reg[63]_0 [53]),
        .I1(\unscrambled_data_i_reg[63]_0 [14]),
        .I2(p_129_in),
        .O(unscrambled_data_i056_out));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[15]_i_1 
       (.I0(\unscrambled_data_i_reg[63]_0 [54]),
        .I1(\unscrambled_data_i_reg[63]_0 [15]),
        .I2(p_133_in),
        .O(unscrambled_data_i060_out));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[16]_i_1 
       (.I0(\unscrambled_data_i_reg[63]_0 [55]),
        .I1(\unscrambled_data_i_reg[63]_0 [16]),
        .I2(p_137_in),
        .O(unscrambled_data_i064_out));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[17]_i_1 
       (.I0(\unscrambled_data_i_reg[63]_0 [56]),
        .I1(\unscrambled_data_i_reg[63]_0 [17]),
        .I2(p_141_in),
        .O(unscrambled_data_i068_out));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[18]_i_1 
       (.I0(\unscrambled_data_i_reg[63]_0 [57]),
        .I1(\unscrambled_data_i_reg[63]_0 [18]),
        .I2(p_145_in),
        .O(unscrambled_data_i072_out));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[19]_i_1 
       (.I0(\unscrambled_data_i_reg[63]_0 [58]),
        .I1(\unscrambled_data_i_reg[63]_0 [19]),
        .I2(p_149_in),
        .O(unscrambled_data_i076_out));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[1]_i_1 
       (.I0(\unscrambled_data_i_reg[63]_0 [40]),
        .I1(\unscrambled_data_i_reg[63]_0 [1]),
        .I2(\unscrambled_data_i_reg[63]_0 [59]),
        .O(unscrambled_data_i04_out));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[20]_i_1 
       (.I0(\unscrambled_data_i_reg[63]_0 [59]),
        .I1(\unscrambled_data_i_reg[63]_0 [20]),
        .I2(p_153_in),
        .O(unscrambled_data_i080_out));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[21]_i_1 
       (.I0(\unscrambled_data_i_reg[63]_0 [60]),
        .I1(\unscrambled_data_i_reg[63]_0 [21]),
        .I2(p_157_in),
        .O(unscrambled_data_i084_out));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[22]_i_1 
       (.I0(\unscrambled_data_i_reg[63]_0 [61]),
        .I1(\unscrambled_data_i_reg[63]_0 [22]),
        .I2(p_161_in),
        .O(unscrambled_data_i088_out));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[23]_i_1 
       (.I0(\unscrambled_data_i_reg[63]_0 [62]),
        .I1(\unscrambled_data_i_reg[63]_0 [23]),
        .I2(p_165_in),
        .O(unscrambled_data_i092_out));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[24]_i_1 
       (.I0(\unscrambled_data_i_reg[63]_0 [63]),
        .I1(\unscrambled_data_i_reg[63]_0 [24]),
        .I2(p_169_in),
        .O(unscrambled_data_i096_out));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[25]_i_1 
       (.I0(p_97_in),
        .I1(\unscrambled_data_i_reg[63]_0 [25]),
        .I2(p_173_in),
        .O(unscrambled_data_i0100_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[26]_i_1 
       (.I0(p_101_in),
        .I1(\unscrambled_data_i_reg[63]_0 [26]),
        .I2(p_177_in),
        .O(unscrambled_data_i0104_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[27]_i_1 
       (.I0(p_105_in),
        .I1(\unscrambled_data_i_reg[63]_0 [27]),
        .I2(p_181_in),
        .O(unscrambled_data_i0108_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[28]_i_1 
       (.I0(p_109_in),
        .I1(\unscrambled_data_i_reg[63]_0 [28]),
        .I2(p_185_in),
        .O(unscrambled_data_i0112_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[29]_i_1 
       (.I0(p_113_in),
        .I1(\unscrambled_data_i_reg[63]_0 [29]),
        .I2(p_189_in),
        .O(unscrambled_data_i0116_out));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[2]_i_1 
       (.I0(\unscrambled_data_i_reg[63]_0 [41]),
        .I1(\unscrambled_data_i_reg[63]_0 [2]),
        .I2(\unscrambled_data_i_reg[63]_0 [60]),
        .O(unscrambled_data_i08_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[30]_i_1 
       (.I0(p_117_in),
        .I1(\unscrambled_data_i_reg[63]_0 [30]),
        .I2(p_193_in),
        .O(unscrambled_data_i0120_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[31]_i_1 
       (.I0(p_121_in),
        .I1(\unscrambled_data_i_reg[63]_0 [31]),
        .I2(p_197_in),
        .O(unscrambled_data_i0124_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[32]_i_1 
       (.I0(p_125_in),
        .I1(\unscrambled_data_i_reg[63]_0 [32]),
        .I2(p_201_in),
        .O(unscrambled_data_i0128_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[33]_i_1 
       (.I0(p_129_in),
        .I1(\unscrambled_data_i_reg[63]_0 [33]),
        .I2(p_205_in),
        .O(unscrambled_data_i0132_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[34]_i_1 
       (.I0(p_133_in),
        .I1(\unscrambled_data_i_reg[63]_0 [34]),
        .I2(p_209_in),
        .O(unscrambled_data_i0136_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[35]_i_1 
       (.I0(p_137_in),
        .I1(\unscrambled_data_i_reg[63]_0 [35]),
        .I2(p_213_in),
        .O(unscrambled_data_i0140_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[36]_i_1 
       (.I0(p_141_in),
        .I1(\unscrambled_data_i_reg[63]_0 [36]),
        .I2(p_217_in),
        .O(unscrambled_data_i0144_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[37]_i_1 
       (.I0(p_145_in),
        .I1(\unscrambled_data_i_reg[63]_0 [37]),
        .I2(p_221_in),
        .O(unscrambled_data_i0148_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[38]_i_1 
       (.I0(p_149_in),
        .I1(\unscrambled_data_i_reg[63]_0 [38]),
        .I2(p_225_in),
        .O(unscrambled_data_i0152_out));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[39]_i_1 
       (.I0(p_153_in),
        .I1(\unscrambled_data_i_reg[63]_0 [39]),
        .I2(p_229_in),
        .O(unscrambled_data_i0156_out));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[3]_i_1 
       (.I0(\unscrambled_data_i_reg[63]_0 [42]),
        .I1(\unscrambled_data_i_reg[63]_0 [3]),
        .I2(\unscrambled_data_i_reg[63]_0 [61]),
        .O(unscrambled_data_i012_out));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[40]_i_1 
       (.I0(p_157_in),
        .I1(\unscrambled_data_i_reg[63]_0 [40]),
        .I2(p_233_in),
        .O(unscrambled_data_i0160_out));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[41]_i_1 
       (.I0(p_161_in),
        .I1(\unscrambled_data_i_reg[63]_0 [41]),
        .I2(p_237_in),
        .O(unscrambled_data_i0164_out));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[42]_i_1 
       (.I0(p_165_in),
        .I1(\unscrambled_data_i_reg[63]_0 [42]),
        .I2(p_241_in),
        .O(unscrambled_data_i0168_out));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[43]_i_1 
       (.I0(p_169_in),
        .I1(\unscrambled_data_i_reg[63]_0 [43]),
        .I2(p_245_in),
        .O(unscrambled_data_i0172_out));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[44]_i_1 
       (.I0(p_173_in),
        .I1(\unscrambled_data_i_reg[63]_0 [44]),
        .I2(p_249_in),
        .O(unscrambled_data_i0176_out));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[45]_i_1 
       (.I0(p_177_in),
        .I1(\unscrambled_data_i_reg[63]_0 [45]),
        .I2(\descrambler_reg_n_0_[39] ),
        .O(unscrambled_data_i0180_out));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[46]_i_1 
       (.I0(p_181_in),
        .I1(\unscrambled_data_i_reg[63]_0 [46]),
        .I2(\descrambler_reg_n_0_[40] ),
        .O(unscrambled_data_i0184_out));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[47]_i_1 
       (.I0(p_185_in),
        .I1(\unscrambled_data_i_reg[63]_0 [47]),
        .I2(\descrambler_reg_n_0_[41] ),
        .O(unscrambled_data_i0188_out));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[48]_i_1 
       (.I0(p_189_in),
        .I1(\unscrambled_data_i_reg[63]_0 [48]),
        .I2(\descrambler_reg_n_0_[42] ),
        .O(unscrambled_data_i0192_out));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[49]_i_1 
       (.I0(p_193_in),
        .I1(\unscrambled_data_i_reg[63]_0 [49]),
        .I2(\descrambler_reg_n_0_[43] ),
        .O(unscrambled_data_i0196_out));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[4]_i_1 
       (.I0(\unscrambled_data_i_reg[63]_0 [43]),
        .I1(\unscrambled_data_i_reg[63]_0 [4]),
        .I2(\unscrambled_data_i_reg[63]_0 [62]),
        .O(unscrambled_data_i016_out));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[50]_i_1 
       (.I0(p_197_in),
        .I1(\unscrambled_data_i_reg[63]_0 [50]),
        .I2(\descrambler_reg_n_0_[44] ),
        .O(unscrambled_data_i0200_out));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[51]_i_1 
       (.I0(p_201_in),
        .I1(\unscrambled_data_i_reg[63]_0 [51]),
        .I2(\descrambler_reg_n_0_[45] ),
        .O(unscrambled_data_i0204_out));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[52]_i_1 
       (.I0(p_205_in),
        .I1(\unscrambled_data_i_reg[63]_0 [52]),
        .I2(\descrambler_reg_n_0_[46] ),
        .O(unscrambled_data_i0208_out));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[53]_i_1 
       (.I0(p_209_in),
        .I1(\unscrambled_data_i_reg[63]_0 [53]),
        .I2(\descrambler_reg_n_0_[47] ),
        .O(unscrambled_data_i0212_out));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[54]_i_1 
       (.I0(p_213_in),
        .I1(\unscrambled_data_i_reg[63]_0 [54]),
        .I2(\descrambler_reg_n_0_[48] ),
        .O(unscrambled_data_i0216_out));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[55]_i_1 
       (.I0(p_217_in),
        .I1(\unscrambled_data_i_reg[63]_0 [55]),
        .I2(\descrambler_reg_n_0_[49] ),
        .O(unscrambled_data_i0220_out));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[56]_i_1 
       (.I0(p_221_in),
        .I1(\unscrambled_data_i_reg[63]_0 [56]),
        .I2(\descrambler_reg_n_0_[50] ),
        .O(unscrambled_data_i0224_out));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[57]_i_1 
       (.I0(p_225_in),
        .I1(\unscrambled_data_i_reg[63]_0 [57]),
        .I2(\descrambler_reg_n_0_[51] ),
        .O(unscrambled_data_i0228_out));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[58]_i_1 
       (.I0(p_229_in),
        .I1(\unscrambled_data_i_reg[63]_0 [58]),
        .I2(\descrambler_reg_n_0_[52] ),
        .O(unscrambled_data_i0232_out));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[59]_i_1 
       (.I0(p_233_in),
        .I1(\unscrambled_data_i_reg[63]_0 [59]),
        .I2(\descrambler_reg_n_0_[53] ),
        .O(unscrambled_data_i0236_out));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[5]_i_1 
       (.I0(\unscrambled_data_i_reg[63]_0 [44]),
        .I1(\unscrambled_data_i_reg[63]_0 [5]),
        .I2(\unscrambled_data_i_reg[63]_0 [63]),
        .O(unscrambled_data_i020_out));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[60]_i_1 
       (.I0(p_237_in),
        .I1(\unscrambled_data_i_reg[63]_0 [60]),
        .I2(\descrambler_reg_n_0_[54] ),
        .O(unscrambled_data_i0240_out));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[61]_i_1 
       (.I0(p_241_in),
        .I1(\unscrambled_data_i_reg[63]_0 [61]),
        .I2(\descrambler_reg_n_0_[55] ),
        .O(unscrambled_data_i0244_out));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[62]_i_1 
       (.I0(p_245_in),
        .I1(\unscrambled_data_i_reg[63]_0 [62]),
        .I2(\descrambler_reg_n_0_[56] ),
        .O(unscrambled_data_i0248_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[63]_i_1 
       (.I0(p_249_in),
        .I1(\unscrambled_data_i_reg[63]_0 [63]),
        .I2(\descrambler_reg_n_0_[57] ),
        .O(unscrambled_data_i0252_out));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[6]_i_1 
       (.I0(\unscrambled_data_i_reg[63]_0 [45]),
        .I1(\unscrambled_data_i_reg[63]_0 [6]),
        .I2(p_97_in),
        .O(unscrambled_data_i024_out));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[7]_i_1 
       (.I0(\unscrambled_data_i_reg[63]_0 [46]),
        .I1(\unscrambled_data_i_reg[63]_0 [7]),
        .I2(p_101_in),
        .O(unscrambled_data_i028_out));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[8]_i_1 
       (.I0(\unscrambled_data_i_reg[63]_0 [47]),
        .I1(\unscrambled_data_i_reg[63]_0 [8]),
        .I2(p_105_in),
        .O(unscrambled_data_i032_out));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[9]_i_1 
       (.I0(\unscrambled_data_i_reg[63]_0 [48]),
        .I1(\unscrambled_data_i_reg[63]_0 [9]),
        .I2(p_109_in),
        .O(unscrambled_data_i036_out));
  FDRE \unscrambled_data_i_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0),
        .Q(UNSCRAMBLED_DATA_OUT[0]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i040_out),
        .Q(UNSCRAMBLED_DATA_OUT[10]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i044_out),
        .Q(UNSCRAMBLED_DATA_OUT[11]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i048_out),
        .Q(UNSCRAMBLED_DATA_OUT[12]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i052_out),
        .Q(UNSCRAMBLED_DATA_OUT[13]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i056_out),
        .Q(UNSCRAMBLED_DATA_OUT[14]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i060_out),
        .Q(UNSCRAMBLED_DATA_OUT[15]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[16] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i064_out),
        .Q(UNSCRAMBLED_DATA_OUT[16]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[17] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i068_out),
        .Q(UNSCRAMBLED_DATA_OUT[17]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[18] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i072_out),
        .Q(UNSCRAMBLED_DATA_OUT[18]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[19] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i076_out),
        .Q(UNSCRAMBLED_DATA_OUT[19]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i04_out),
        .Q(UNSCRAMBLED_DATA_OUT[1]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[20] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i080_out),
        .Q(UNSCRAMBLED_DATA_OUT[20]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[21] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i084_out),
        .Q(UNSCRAMBLED_DATA_OUT[21]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[22] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i088_out),
        .Q(UNSCRAMBLED_DATA_OUT[22]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[23] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i092_out),
        .Q(UNSCRAMBLED_DATA_OUT[23]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[24] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i096_out),
        .Q(UNSCRAMBLED_DATA_OUT[24]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[25] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0100_out),
        .Q(UNSCRAMBLED_DATA_OUT[25]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[26] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0104_out),
        .Q(UNSCRAMBLED_DATA_OUT[26]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[27] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0108_out),
        .Q(UNSCRAMBLED_DATA_OUT[27]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[28] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0112_out),
        .Q(UNSCRAMBLED_DATA_OUT[28]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[29] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0116_out),
        .Q(UNSCRAMBLED_DATA_OUT[29]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i08_out),
        .Q(UNSCRAMBLED_DATA_OUT[2]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[30] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0120_out),
        .Q(UNSCRAMBLED_DATA_OUT[30]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[31] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0124_out),
        .Q(UNSCRAMBLED_DATA_OUT[31]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[32] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0128_out),
        .Q(UNSCRAMBLED_DATA_OUT[32]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[33] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0132_out),
        .Q(UNSCRAMBLED_DATA_OUT[33]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[34] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0136_out),
        .Q(UNSCRAMBLED_DATA_OUT[34]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[35] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0140_out),
        .Q(UNSCRAMBLED_DATA_OUT[35]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[36] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0144_out),
        .Q(UNSCRAMBLED_DATA_OUT[36]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[37] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0148_out),
        .Q(UNSCRAMBLED_DATA_OUT[37]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[38] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0152_out),
        .Q(UNSCRAMBLED_DATA_OUT[38]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[39] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0156_out),
        .Q(UNSCRAMBLED_DATA_OUT[39]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i012_out),
        .Q(UNSCRAMBLED_DATA_OUT[3]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[40] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0160_out),
        .Q(UNSCRAMBLED_DATA_OUT[40]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[41] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0164_out),
        .Q(UNSCRAMBLED_DATA_OUT[41]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[42] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0168_out),
        .Q(UNSCRAMBLED_DATA_OUT[42]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[43] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0172_out),
        .Q(UNSCRAMBLED_DATA_OUT[43]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[44] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0176_out),
        .Q(UNSCRAMBLED_DATA_OUT[44]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[45] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0180_out),
        .Q(UNSCRAMBLED_DATA_OUT[45]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[46] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0184_out),
        .Q(UNSCRAMBLED_DATA_OUT[46]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[47] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0188_out),
        .Q(UNSCRAMBLED_DATA_OUT[47]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[48] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0192_out),
        .Q(UNSCRAMBLED_DATA_OUT[48]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[49] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0196_out),
        .Q(UNSCRAMBLED_DATA_OUT[49]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i016_out),
        .Q(UNSCRAMBLED_DATA_OUT[4]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[50] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0200_out),
        .Q(UNSCRAMBLED_DATA_OUT[50]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[51] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0204_out),
        .Q(UNSCRAMBLED_DATA_OUT[51]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[52] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0208_out),
        .Q(UNSCRAMBLED_DATA_OUT[52]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[53] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0212_out),
        .Q(UNSCRAMBLED_DATA_OUT[53]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[54] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0216_out),
        .Q(UNSCRAMBLED_DATA_OUT[54]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[55] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0220_out),
        .Q(UNSCRAMBLED_DATA_OUT[55]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[56] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0224_out),
        .Q(UNSCRAMBLED_DATA_OUT[56]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[57] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0228_out),
        .Q(UNSCRAMBLED_DATA_OUT[57]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[58] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0232_out),
        .Q(UNSCRAMBLED_DATA_OUT[58]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[59] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0236_out),
        .Q(UNSCRAMBLED_DATA_OUT[59]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i020_out),
        .Q(UNSCRAMBLED_DATA_OUT[5]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[60] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0240_out),
        .Q(UNSCRAMBLED_DATA_OUT[60]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[61] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0244_out),
        .Q(UNSCRAMBLED_DATA_OUT[61]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[62] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0248_out),
        .Q(UNSCRAMBLED_DATA_OUT[62]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[63] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0252_out),
        .Q(UNSCRAMBLED_DATA_OUT[63]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i024_out),
        .Q(UNSCRAMBLED_DATA_OUT[6]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i028_out),
        .Q(UNSCRAMBLED_DATA_OUT[7]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i032_out),
        .Q(UNSCRAMBLED_DATA_OUT[8]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i036_out),
        .Q(UNSCRAMBLED_DATA_OUT[9]),
        .R(\descrambler[57]_i_1_n_0 ));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_DESCRAMBLER_64B66B" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_DESCRAMBLER_64B66B_28
   (CB_detect,
    \unscrambled_data_i_reg[59]_0 ,
    CC_detect_pulse_i,
    p_14_in,
    UNSCRAMBLED_DATA_OUT,
    \unscrambled_data_i_reg[51]_0 ,
    \unscrambled_data_i_reg[29]_0 ,
    \unscrambled_data_i_reg[59]_1 ,
    CB_detect0,
    \unscrambled_data_i_reg[47]_0 ,
    \unscrambled_data_i_reg[47]_1 ,
    Q,
    rxdatavalid_to_fifo_lane1_i,
    CB_detect_dlyd0p5,
    \pol_state_reg[1] ,
    CC_detect_dlyd1,
    \pol_state[3]_i_6__0_0 ,
    in0,
    E,
    \unscrambled_data_i_reg[63]_0 ,
    gtwiz_userclk_rx_usrclk_out);
  output CB_detect;
  output \unscrambled_data_i_reg[59]_0 ;
  output CC_detect_pulse_i;
  output p_14_in;
  output [63:0]UNSCRAMBLED_DATA_OUT;
  output \unscrambled_data_i_reg[51]_0 ;
  output \unscrambled_data_i_reg[29]_0 ;
  output \unscrambled_data_i_reg[59]_1 ;
  output CB_detect0;
  output \unscrambled_data_i_reg[47]_0 ;
  output \unscrambled_data_i_reg[47]_1 ;
  input [1:0]Q;
  input rxdatavalid_to_fifo_lane1_i;
  input CB_detect_dlyd0p5;
  input \pol_state_reg[1] ;
  input CC_detect_dlyd1;
  input \pol_state[3]_i_6__0_0 ;
  input in0;
  input [0:0]E;
  input [63:0]\unscrambled_data_i_reg[63]_0 ;
  input gtwiz_userclk_rx_usrclk_out;

  wire CB_detect;
  wire CB_detect0;
  wire CB_detect_dlyd0p5;
  wire CB_detect_dlyd0p5_i_2_n_0;
  wire CB_detect_dlyd0p5_i_3_n_0;
  wire CB_detect_dlyd0p5_i_4_n_0;
  wire CC_detect_dlyd1;
  wire CC_detect_dlyd1_i_2__0_n_0;
  wire CC_detect_dlyd1_i_3__0_n_0;
  wire CC_detect_dlyd1_i_4__0_n_0;
  wire CC_detect_dlyd1_i_5__0_n_0;
  wire CC_detect_pulse_i;
  wire [0:0]E;
  wire [1:0]Q;
  wire [63:0]UNSCRAMBLED_DATA_OUT;
  wire \descrambler[57]_i_1__0_n_0 ;
  wire \descrambler_reg_n_0_[39] ;
  wire \descrambler_reg_n_0_[40] ;
  wire \descrambler_reg_n_0_[41] ;
  wire \descrambler_reg_n_0_[42] ;
  wire \descrambler_reg_n_0_[43] ;
  wire \descrambler_reg_n_0_[44] ;
  wire \descrambler_reg_n_0_[45] ;
  wire \descrambler_reg_n_0_[46] ;
  wire \descrambler_reg_n_0_[47] ;
  wire \descrambler_reg_n_0_[48] ;
  wire \descrambler_reg_n_0_[49] ;
  wire \descrambler_reg_n_0_[50] ;
  wire \descrambler_reg_n_0_[51] ;
  wire \descrambler_reg_n_0_[52] ;
  wire \descrambler_reg_n_0_[53] ;
  wire \descrambler_reg_n_0_[54] ;
  wire \descrambler_reg_n_0_[55] ;
  wire \descrambler_reg_n_0_[56] ;
  wire \descrambler_reg_n_0_[57] ;
  wire gtwiz_userclk_rx_usrclk_out;
  wire in0;
  wire p_101_in;
  wire p_105_in;
  wire p_109_in;
  wire p_113_in;
  wire p_117_in;
  wire p_121_in;
  wire p_125_in;
  wire p_129_in;
  wire p_133_in;
  wire p_137_in;
  wire p_141_in;
  wire p_145_in;
  wire p_149_in;
  wire p_14_in;
  wire p_153_in;
  wire p_157_in;
  wire p_161_in;
  wire p_165_in;
  wire p_169_in;
  wire p_173_in;
  wire p_177_in;
  wire p_181_in;
  wire p_185_in;
  wire p_189_in;
  wire p_193_in;
  wire p_197_in;
  wire p_201_in;
  wire p_205_in;
  wire p_209_in;
  wire p_213_in;
  wire p_217_in;
  wire p_221_in;
  wire p_225_in;
  wire p_229_in;
  wire p_233_in;
  wire p_237_in;
  wire p_241_in;
  wire p_245_in;
  wire p_249_in;
  wire p_97_in;
  wire \pol_state[0]_i_7_n_0 ;
  wire \pol_state[0]_i_8_n_0 ;
  wire \pol_state[3]_i_10__0_n_0 ;
  wire \pol_state[3]_i_11__0_n_0 ;
  wire \pol_state[3]_i_14__0_n_0 ;
  wire \pol_state[3]_i_15__0_n_0 ;
  wire \pol_state[3]_i_16__0_n_0 ;
  wire \pol_state[3]_i_17__0_n_0 ;
  wire \pol_state[3]_i_18__0_n_0 ;
  wire \pol_state[3]_i_19__0_n_0 ;
  wire \pol_state[3]_i_20__0_n_0 ;
  wire \pol_state[3]_i_21__0_n_0 ;
  wire \pol_state[3]_i_22__0_n_0 ;
  wire \pol_state[3]_i_23__2_n_0 ;
  wire \pol_state[3]_i_24__0_n_0 ;
  wire \pol_state[3]_i_25__0_n_0 ;
  wire \pol_state[3]_i_26__0_n_0 ;
  wire \pol_state[3]_i_27__0_n_0 ;
  wire \pol_state[3]_i_28__1_n_0 ;
  wire \pol_state[3]_i_29__0_n_0 ;
  wire \pol_state[3]_i_30__0_n_0 ;
  wire \pol_state[3]_i_31__0_n_0 ;
  wire \pol_state[3]_i_32__0_n_0 ;
  wire \pol_state[3]_i_33__0_n_0 ;
  wire \pol_state[3]_i_34__0_n_0 ;
  wire \pol_state[3]_i_35__0_n_0 ;
  wire \pol_state[3]_i_36__0_n_0 ;
  wire \pol_state[3]_i_37__0_n_0 ;
  wire \pol_state[3]_i_38__0_n_0 ;
  wire \pol_state[3]_i_39__0_n_0 ;
  wire \pol_state[3]_i_40__0_n_0 ;
  wire \pol_state[3]_i_41__0_n_0 ;
  wire \pol_state[3]_i_6__0_0 ;
  wire \pol_state[3]_i_7__0_n_0 ;
  wire \pol_state[3]_i_8__0_n_0 ;
  wire \pol_state[3]_i_9__0_n_0 ;
  wire \pol_state_reg[1] ;
  wire rxdatavalid_to_fifo_lane1_i;
  wire unscrambled_data_i0;
  wire unscrambled_data_i0100_out;
  wire unscrambled_data_i0104_out;
  wire unscrambled_data_i0108_out;
  wire unscrambled_data_i0112_out;
  wire unscrambled_data_i0116_out;
  wire unscrambled_data_i0120_out;
  wire unscrambled_data_i0124_out;
  wire unscrambled_data_i0128_out;
  wire unscrambled_data_i012_out;
  wire unscrambled_data_i0132_out;
  wire unscrambled_data_i0136_out;
  wire unscrambled_data_i0140_out;
  wire unscrambled_data_i0144_out;
  wire unscrambled_data_i0148_out;
  wire unscrambled_data_i0152_out;
  wire unscrambled_data_i0156_out;
  wire unscrambled_data_i0160_out;
  wire unscrambled_data_i0164_out;
  wire unscrambled_data_i0168_out;
  wire unscrambled_data_i016_out;
  wire unscrambled_data_i0172_out;
  wire unscrambled_data_i0176_out;
  wire unscrambled_data_i0180_out;
  wire unscrambled_data_i0184_out;
  wire unscrambled_data_i0188_out;
  wire unscrambled_data_i0192_out;
  wire unscrambled_data_i0196_out;
  wire unscrambled_data_i0200_out;
  wire unscrambled_data_i0204_out;
  wire unscrambled_data_i0208_out;
  wire unscrambled_data_i020_out;
  wire unscrambled_data_i0212_out;
  wire unscrambled_data_i0216_out;
  wire unscrambled_data_i0220_out;
  wire unscrambled_data_i0224_out;
  wire unscrambled_data_i0228_out;
  wire unscrambled_data_i0232_out;
  wire unscrambled_data_i0236_out;
  wire unscrambled_data_i0240_out;
  wire unscrambled_data_i0244_out;
  wire unscrambled_data_i0248_out;
  wire unscrambled_data_i024_out;
  wire unscrambled_data_i0252_out;
  wire unscrambled_data_i028_out;
  wire unscrambled_data_i032_out;
  wire unscrambled_data_i036_out;
  wire unscrambled_data_i040_out;
  wire unscrambled_data_i044_out;
  wire unscrambled_data_i048_out;
  wire unscrambled_data_i04_out;
  wire unscrambled_data_i052_out;
  wire unscrambled_data_i056_out;
  wire unscrambled_data_i060_out;
  wire unscrambled_data_i064_out;
  wire unscrambled_data_i068_out;
  wire unscrambled_data_i072_out;
  wire unscrambled_data_i076_out;
  wire unscrambled_data_i080_out;
  wire unscrambled_data_i084_out;
  wire unscrambled_data_i088_out;
  wire unscrambled_data_i08_out;
  wire unscrambled_data_i092_out;
  wire unscrambled_data_i096_out;
  wire \unscrambled_data_i_reg[29]_0 ;
  wire \unscrambled_data_i_reg[47]_0 ;
  wire \unscrambled_data_i_reg[47]_1 ;
  wire \unscrambled_data_i_reg[51]_0 ;
  wire \unscrambled_data_i_reg[59]_0 ;
  wire \unscrambled_data_i_reg[59]_1 ;
  wire [63:0]\unscrambled_data_i_reg[63]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    CB_detect_dlyd0p5_i_1__0
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(rxdatavalid_to_fifo_lane1_i),
        .I3(CB_detect_dlyd0p5_i_2_n_0),
        .O(CB_detect0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFBFF)) 
    CB_detect_dlyd0p5_i_2
       (.I0(CB_detect_dlyd0p5_i_3_n_0),
        .I1(UNSCRAMBLED_DATA_OUT[59]),
        .I2(UNSCRAMBLED_DATA_OUT[51]),
        .I3(UNSCRAMBLED_DATA_OUT[54]),
        .I4(CC_detect_dlyd1_i_4__0_n_0),
        .I5(CB_detect_dlyd0p5_i_4_n_0),
        .O(CB_detect_dlyd0p5_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFBFFFFF)) 
    CB_detect_dlyd0p5_i_3
       (.I0(UNSCRAMBLED_DATA_OUT[55]),
        .I1(UNSCRAMBLED_DATA_OUT[60]),
        .I2(UNSCRAMBLED_DATA_OUT[62]),
        .I3(UNSCRAMBLED_DATA_OUT[53]),
        .I4(UNSCRAMBLED_DATA_OUT[61]),
        .O(CB_detect_dlyd0p5_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    CB_detect_dlyd0p5_i_4
       (.I0(UNSCRAMBLED_DATA_OUT[48]),
        .I1(UNSCRAMBLED_DATA_OUT[49]),
        .I2(UNSCRAMBLED_DATA_OUT[52]),
        .I3(UNSCRAMBLED_DATA_OUT[63]),
        .O(CB_detect_dlyd0p5_i_4_n_0));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    CC_detect_dlyd1_i_1__0
       (.I0(CC_detect_dlyd1_i_2__0_n_0),
        .I1(CC_detect_dlyd1_i_3__0_n_0),
        .I2(UNSCRAMBLED_DATA_OUT[61]),
        .I3(UNSCRAMBLED_DATA_OUT[53]),
        .I4(UNSCRAMBLED_DATA_OUT[62]),
        .I5(UNSCRAMBLED_DATA_OUT[60]),
        .O(p_14_in));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    CC_detect_dlyd1_i_2__0
       (.I0(CC_detect_dlyd1_i_4__0_n_0),
        .I1(UNSCRAMBLED_DATA_OUT[63]),
        .I2(UNSCRAMBLED_DATA_OUT[52]),
        .I3(UNSCRAMBLED_DATA_OUT[49]),
        .I4(UNSCRAMBLED_DATA_OUT[48]),
        .O(CC_detect_dlyd1_i_2__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBFFFFF)) 
    CC_detect_dlyd1_i_3__0
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(rxdatavalid_to_fifo_lane1_i),
        .I3(UNSCRAMBLED_DATA_OUT[54]),
        .I4(UNSCRAMBLED_DATA_OUT[55]),
        .I5(CC_detect_dlyd1_i_5__0_n_0),
        .O(CC_detect_dlyd1_i_3__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    CC_detect_dlyd1_i_4__0
       (.I0(UNSCRAMBLED_DATA_OUT[50]),
        .I1(UNSCRAMBLED_DATA_OUT[56]),
        .I2(UNSCRAMBLED_DATA_OUT[58]),
        .I3(UNSCRAMBLED_DATA_OUT[57]),
        .O(CC_detect_dlyd1_i_4__0_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    CC_detect_dlyd1_i_5__0
       (.I0(UNSCRAMBLED_DATA_OUT[51]),
        .I1(UNSCRAMBLED_DATA_OUT[59]),
        .O(CC_detect_dlyd1_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    CC_detect_pulse_r_i_1__0
       (.I0(p_14_in),
        .I1(CC_detect_dlyd1),
        .O(CC_detect_pulse_i));
  LUT1 #(
    .INIT(2'h1)) 
    \descrambler[57]_i_1__0 
       (.I0(in0),
        .O(\descrambler[57]_i_1__0_n_0 ));
  FDRE \descrambler_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [0]),
        .Q(p_97_in),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \descrambler_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [10]),
        .Q(p_137_in),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDSE \descrambler_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [11]),
        .Q(p_141_in),
        .S(\descrambler[57]_i_1__0_n_0 ));
  FDRE \descrambler_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [12]),
        .Q(p_145_in),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDSE \descrambler_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [13]),
        .Q(p_149_in),
        .S(\descrambler[57]_i_1__0_n_0 ));
  FDRE \descrambler_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [14]),
        .Q(p_153_in),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDSE \descrambler_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [15]),
        .Q(p_157_in),
        .S(\descrambler[57]_i_1__0_n_0 ));
  FDRE \descrambler_reg[16] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [16]),
        .Q(p_161_in),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDSE \descrambler_reg[17] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [17]),
        .Q(p_165_in),
        .S(\descrambler[57]_i_1__0_n_0 ));
  FDRE \descrambler_reg[18] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [18]),
        .Q(p_169_in),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDSE \descrambler_reg[19] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [19]),
        .Q(p_173_in),
        .S(\descrambler[57]_i_1__0_n_0 ));
  FDSE \descrambler_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [1]),
        .Q(p_101_in),
        .S(\descrambler[57]_i_1__0_n_0 ));
  FDRE \descrambler_reg[20] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [20]),
        .Q(p_177_in),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDSE \descrambler_reg[21] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [21]),
        .Q(p_181_in),
        .S(\descrambler[57]_i_1__0_n_0 ));
  FDRE \descrambler_reg[22] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [22]),
        .Q(p_185_in),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDSE \descrambler_reg[23] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [23]),
        .Q(p_189_in),
        .S(\descrambler[57]_i_1__0_n_0 ));
  FDRE \descrambler_reg[24] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [24]),
        .Q(p_193_in),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDSE \descrambler_reg[25] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [25]),
        .Q(p_197_in),
        .S(\descrambler[57]_i_1__0_n_0 ));
  FDRE \descrambler_reg[26] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [26]),
        .Q(p_201_in),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDSE \descrambler_reg[27] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [27]),
        .Q(p_205_in),
        .S(\descrambler[57]_i_1__0_n_0 ));
  FDRE \descrambler_reg[28] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [28]),
        .Q(p_209_in),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDSE \descrambler_reg[29] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [29]),
        .Q(p_213_in),
        .S(\descrambler[57]_i_1__0_n_0 ));
  FDRE \descrambler_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [2]),
        .Q(p_105_in),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \descrambler_reg[30] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [30]),
        .Q(p_217_in),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDSE \descrambler_reg[31] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [31]),
        .Q(p_221_in),
        .S(\descrambler[57]_i_1__0_n_0 ));
  FDRE \descrambler_reg[32] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [32]),
        .Q(p_225_in),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDSE \descrambler_reg[33] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [33]),
        .Q(p_229_in),
        .S(\descrambler[57]_i_1__0_n_0 ));
  FDRE \descrambler_reg[34] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [34]),
        .Q(p_233_in),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDSE \descrambler_reg[35] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [35]),
        .Q(p_237_in),
        .S(\descrambler[57]_i_1__0_n_0 ));
  FDRE \descrambler_reg[36] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [36]),
        .Q(p_241_in),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDSE \descrambler_reg[37] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [37]),
        .Q(p_245_in),
        .S(\descrambler[57]_i_1__0_n_0 ));
  FDRE \descrambler_reg[38] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [38]),
        .Q(p_249_in),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDSE \descrambler_reg[39] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [39]),
        .Q(\descrambler_reg_n_0_[39] ),
        .S(\descrambler[57]_i_1__0_n_0 ));
  FDSE \descrambler_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [3]),
        .Q(p_109_in),
        .S(\descrambler[57]_i_1__0_n_0 ));
  FDRE \descrambler_reg[40] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [40]),
        .Q(\descrambler_reg_n_0_[40] ),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDSE \descrambler_reg[41] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [41]),
        .Q(\descrambler_reg_n_0_[41] ),
        .S(\descrambler[57]_i_1__0_n_0 ));
  FDRE \descrambler_reg[42] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [42]),
        .Q(\descrambler_reg_n_0_[42] ),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDSE \descrambler_reg[43] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [43]),
        .Q(\descrambler_reg_n_0_[43] ),
        .S(\descrambler[57]_i_1__0_n_0 ));
  FDRE \descrambler_reg[44] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [44]),
        .Q(\descrambler_reg_n_0_[44] ),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDSE \descrambler_reg[45] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [45]),
        .Q(\descrambler_reg_n_0_[45] ),
        .S(\descrambler[57]_i_1__0_n_0 ));
  FDRE \descrambler_reg[46] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [46]),
        .Q(\descrambler_reg_n_0_[46] ),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDSE \descrambler_reg[47] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [47]),
        .Q(\descrambler_reg_n_0_[47] ),
        .S(\descrambler[57]_i_1__0_n_0 ));
  FDRE \descrambler_reg[48] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [48]),
        .Q(\descrambler_reg_n_0_[48] ),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDSE \descrambler_reg[49] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [49]),
        .Q(\descrambler_reg_n_0_[49] ),
        .S(\descrambler[57]_i_1__0_n_0 ));
  FDRE \descrambler_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [4]),
        .Q(p_113_in),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \descrambler_reg[50] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [50]),
        .Q(\descrambler_reg_n_0_[50] ),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDSE \descrambler_reg[51] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [51]),
        .Q(\descrambler_reg_n_0_[51] ),
        .S(\descrambler[57]_i_1__0_n_0 ));
  FDRE \descrambler_reg[52] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [52]),
        .Q(\descrambler_reg_n_0_[52] ),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDSE \descrambler_reg[53] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [53]),
        .Q(\descrambler_reg_n_0_[53] ),
        .S(\descrambler[57]_i_1__0_n_0 ));
  FDRE \descrambler_reg[54] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [54]),
        .Q(\descrambler_reg_n_0_[54] ),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDSE \descrambler_reg[55] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [55]),
        .Q(\descrambler_reg_n_0_[55] ),
        .S(\descrambler[57]_i_1__0_n_0 ));
  FDRE \descrambler_reg[56] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [56]),
        .Q(\descrambler_reg_n_0_[56] ),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDSE \descrambler_reg[57] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [57]),
        .Q(\descrambler_reg_n_0_[57] ),
        .S(\descrambler[57]_i_1__0_n_0 ));
  FDSE \descrambler_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [5]),
        .Q(p_117_in),
        .S(\descrambler[57]_i_1__0_n_0 ));
  FDRE \descrambler_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [6]),
        .Q(p_121_in),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDSE \descrambler_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [7]),
        .Q(p_125_in),
        .S(\descrambler[57]_i_1__0_n_0 ));
  FDRE \descrambler_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [8]),
        .Q(p_129_in),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDSE \descrambler_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [9]),
        .Q(p_133_in),
        .S(\descrambler[57]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'hFFFF0040)) 
    \fifo_din_i_reg[70]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(rxdatavalid_to_fifo_lane1_i),
        .I3(CB_detect_dlyd0p5_i_2_n_0),
        .I4(CB_detect_dlyd0p5),
        .O(CB_detect));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFC)) 
    \pol_state[0]_i_6 
       (.I0(\pol_state[0]_i_7_n_0 ),
        .I1(\pol_state[3]_i_10__0_n_0 ),
        .I2(\pol_state[3]_i_9__0_n_0 ),
        .I3(\pol_state[3]_i_8__0_n_0 ),
        .I4(\pol_state[3]_i_7__0_n_0 ),
        .I5(CB_detect_dlyd0p5_i_2_n_0),
        .O(\unscrambled_data_i_reg[51]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    \pol_state[0]_i_7 
       (.I0(CB_detect_dlyd0p5_i_3_n_0),
        .I1(UNSCRAMBLED_DATA_OUT[51]),
        .I2(UNSCRAMBLED_DATA_OUT[59]),
        .I3(UNSCRAMBLED_DATA_OUT[63]),
        .I4(\pol_state[0]_i_8_n_0 ),
        .I5(CC_detect_dlyd1_i_4__0_n_0),
        .O(\pol_state[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \pol_state[0]_i_8 
       (.I0(UNSCRAMBLED_DATA_OUT[48]),
        .I1(UNSCRAMBLED_DATA_OUT[49]),
        .I2(UNSCRAMBLED_DATA_OUT[52]),
        .I3(UNSCRAMBLED_DATA_OUT[54]),
        .O(\pol_state[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFE)) 
    \pol_state[1]_i_4__2 
       (.I0(CB_detect_dlyd0p5_i_2_n_0),
        .I1(\pol_state[3]_i_7__0_n_0 ),
        .I2(\pol_state[3]_i_8__0_n_0 ),
        .I3(\pol_state[3]_i_9__0_n_0 ),
        .I4(\pol_state[3]_i_10__0_n_0 ),
        .I5(\pol_state_reg[1] ),
        .O(\unscrambled_data_i_reg[59]_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \pol_state[3]_i_10__0 
       (.I0(\pol_state[3]_i_24__0_n_0 ),
        .I1(\pol_state[3]_i_25__0_n_0 ),
        .I2(\pol_state[3]_i_26__0_n_0 ),
        .I3(\pol_state[3]_i_27__0_n_0 ),
        .I4(\pol_state[3]_i_28__1_n_0 ),
        .O(\pol_state[3]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \pol_state[3]_i_11__0 
       (.I0(CC_detect_dlyd1_i_4__0_n_0),
        .I1(UNSCRAMBLED_DATA_OUT[48]),
        .I2(UNSCRAMBLED_DATA_OUT[49]),
        .I3(\pol_state[3]_i_29__0_n_0 ),
        .I4(UNSCRAMBLED_DATA_OUT[63]),
        .I5(CC_detect_dlyd1_i_5__0_n_0),
        .O(\pol_state[3]_i_11__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \pol_state[3]_i_12__0 
       (.I0(\pol_state[3]_i_14__0_n_0 ),
        .I1(\pol_state[3]_i_15__0_n_0 ),
        .I2(\pol_state[3]_i_16__0_n_0 ),
        .I3(\pol_state[3]_i_17__0_n_0 ),
        .I4(\pol_state[3]_i_18__0_n_0 ),
        .I5(\pol_state[3]_i_30__0_n_0 ),
        .O(\unscrambled_data_i_reg[47]_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \pol_state[3]_i_13 
       (.I0(CB_detect_dlyd0p5_i_2_n_0),
        .I1(\pol_state[3]_i_7__0_n_0 ),
        .I2(\pol_state[3]_i_8__0_n_0 ),
        .I3(\pol_state[3]_i_9__0_n_0 ),
        .I4(\pol_state[3]_i_10__0_n_0 ),
        .O(\unscrambled_data_i_reg[59]_1 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \pol_state[3]_i_14__0 
       (.I0(\pol_state[3]_i_31__0_n_0 ),
        .I1(\pol_state[3]_i_32__0_n_0 ),
        .I2(\pol_state[3]_i_33__0_n_0 ),
        .I3(\pol_state[3]_i_34__0_n_0 ),
        .O(\pol_state[3]_i_14__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \pol_state[3]_i_15__0 
       (.I0(UNSCRAMBLED_DATA_OUT[47]),
        .I1(UNSCRAMBLED_DATA_OUT[44]),
        .I2(UNSCRAMBLED_DATA_OUT[2]),
        .I3(UNSCRAMBLED_DATA_OUT[1]),
        .I4(\pol_state[3]_i_35__0_n_0 ),
        .O(\pol_state[3]_i_15__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \pol_state[3]_i_16__0 
       (.I0(UNSCRAMBLED_DATA_OUT[29]),
        .I1(UNSCRAMBLED_DATA_OUT[28]),
        .I2(UNSCRAMBLED_DATA_OUT[19]),
        .I3(UNSCRAMBLED_DATA_OUT[4]),
        .I4(\pol_state[3]_i_36__0_n_0 ),
        .O(\pol_state[3]_i_16__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \pol_state[3]_i_17__0 
       (.I0(UNSCRAMBLED_DATA_OUT[16]),
        .I1(UNSCRAMBLED_DATA_OUT[7]),
        .I2(UNSCRAMBLED_DATA_OUT[17]),
        .I3(UNSCRAMBLED_DATA_OUT[6]),
        .I4(\pol_state[3]_i_37__0_n_0 ),
        .O(\pol_state[3]_i_17__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \pol_state[3]_i_18__0 
       (.I0(UNSCRAMBLED_DATA_OUT[38]),
        .I1(UNSCRAMBLED_DATA_OUT[37]),
        .I2(UNSCRAMBLED_DATA_OUT[39]),
        .I3(UNSCRAMBLED_DATA_OUT[36]),
        .I4(\pol_state[3]_i_38__0_n_0 ),
        .O(\pol_state[3]_i_18__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \pol_state[3]_i_19__0 
       (.I0(UNSCRAMBLED_DATA_OUT[52]),
        .I1(UNSCRAMBLED_DATA_OUT[54]),
        .I2(\pol_state[3]_i_39__0_n_0 ),
        .I3(\pol_state[3]_i_40__0_n_0 ),
        .I4(\pol_state[3]_i_41__0_n_0 ),
        .I5(\pol_state[3]_i_6__0_0 ),
        .O(\pol_state[3]_i_19__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_20__0 
       (.I0(UNSCRAMBLED_DATA_OUT[10]),
        .I1(UNSCRAMBLED_DATA_OUT[18]),
        .I2(UNSCRAMBLED_DATA_OUT[11]),
        .I3(UNSCRAMBLED_DATA_OUT[41]),
        .O(\pol_state[3]_i_20__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_21__0 
       (.I0(UNSCRAMBLED_DATA_OUT[12]),
        .I1(UNSCRAMBLED_DATA_OUT[40]),
        .I2(UNSCRAMBLED_DATA_OUT[15]),
        .I3(UNSCRAMBLED_DATA_OUT[32]),
        .O(\pol_state[3]_i_21__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_22__0 
       (.I0(UNSCRAMBLED_DATA_OUT[1]),
        .I1(UNSCRAMBLED_DATA_OUT[3]),
        .I2(UNSCRAMBLED_DATA_OUT[2]),
        .I3(UNSCRAMBLED_DATA_OUT[44]),
        .O(\pol_state[3]_i_22__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_23__2 
       (.I0(UNSCRAMBLED_DATA_OUT[16]),
        .I1(UNSCRAMBLED_DATA_OUT[19]),
        .I2(UNSCRAMBLED_DATA_OUT[36]),
        .I3(UNSCRAMBLED_DATA_OUT[37]),
        .O(\pol_state[3]_i_23__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \pol_state[3]_i_24__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(UNSCRAMBLED_DATA_OUT[6]),
        .I3(UNSCRAMBLED_DATA_OUT[5]),
        .I4(UNSCRAMBLED_DATA_OUT[7]),
        .I5(UNSCRAMBLED_DATA_OUT[4]),
        .O(\pol_state[3]_i_24__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_25__0 
       (.I0(UNSCRAMBLED_DATA_OUT[28]),
        .I1(UNSCRAMBLED_DATA_OUT[35]),
        .I2(UNSCRAMBLED_DATA_OUT[30]),
        .I3(UNSCRAMBLED_DATA_OUT[31]),
        .O(\pol_state[3]_i_25__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_26__0 
       (.I0(UNSCRAMBLED_DATA_OUT[22]),
        .I1(UNSCRAMBLED_DATA_OUT[23]),
        .I2(UNSCRAMBLED_DATA_OUT[13]),
        .I3(UNSCRAMBLED_DATA_OUT[14]),
        .O(\pol_state[3]_i_26__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_27__0 
       (.I0(UNSCRAMBLED_DATA_OUT[20]),
        .I1(UNSCRAMBLED_DATA_OUT[42]),
        .I2(UNSCRAMBLED_DATA_OUT[21]),
        .I3(UNSCRAMBLED_DATA_OUT[43]),
        .O(\pol_state[3]_i_27__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_28__1 
       (.I0(UNSCRAMBLED_DATA_OUT[24]),
        .I1(UNSCRAMBLED_DATA_OUT[27]),
        .I2(UNSCRAMBLED_DATA_OUT[25]),
        .I3(UNSCRAMBLED_DATA_OUT[26]),
        .O(\pol_state[3]_i_28__1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \pol_state[3]_i_29__0 
       (.I0(UNSCRAMBLED_DATA_OUT[54]),
        .I1(UNSCRAMBLED_DATA_OUT[52]),
        .O(\pol_state[3]_i_29__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \pol_state[3]_i_30__0 
       (.I0(\pol_state[3]_i_41__0_n_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\pol_state[3]_i_29__0_n_0 ),
        .I4(\pol_state[3]_i_39__0_n_0 ),
        .I5(\pol_state[3]_i_40__0_n_0 ),
        .O(\pol_state[3]_i_30__0_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_31__0 
       (.I0(UNSCRAMBLED_DATA_OUT[41]),
        .I1(UNSCRAMBLED_DATA_OUT[42]),
        .I2(UNSCRAMBLED_DATA_OUT[45]),
        .I3(UNSCRAMBLED_DATA_OUT[46]),
        .O(\pol_state[3]_i_31__0_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \pol_state[3]_i_32__0 
       (.I0(UNSCRAMBLED_DATA_OUT[40]),
        .I1(UNSCRAMBLED_DATA_OUT[43]),
        .I2(UNSCRAMBLED_DATA_OUT[8]),
        .I3(UNSCRAMBLED_DATA_OUT[11]),
        .O(\pol_state[3]_i_32__0_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_33__0 
       (.I0(UNSCRAMBLED_DATA_OUT[9]),
        .I1(UNSCRAMBLED_DATA_OUT[10]),
        .I2(UNSCRAMBLED_DATA_OUT[20]),
        .I3(UNSCRAMBLED_DATA_OUT[21]),
        .O(\pol_state[3]_i_33__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_34__0 
       (.I0(UNSCRAMBLED_DATA_OUT[13]),
        .I1(UNSCRAMBLED_DATA_OUT[23]),
        .I2(UNSCRAMBLED_DATA_OUT[12]),
        .I3(UNSCRAMBLED_DATA_OUT[22]),
        .O(\pol_state[3]_i_34__0_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_35__0 
       (.I0(UNSCRAMBLED_DATA_OUT[5]),
        .I1(UNSCRAMBLED_DATA_OUT[18]),
        .I2(UNSCRAMBLED_DATA_OUT[0]),
        .I3(UNSCRAMBLED_DATA_OUT[3]),
        .O(\pol_state[3]_i_35__0_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_36__0 
       (.I0(UNSCRAMBLED_DATA_OUT[15]),
        .I1(UNSCRAMBLED_DATA_OUT[30]),
        .I2(UNSCRAMBLED_DATA_OUT[14]),
        .I3(UNSCRAMBLED_DATA_OUT[31]),
        .O(\pol_state[3]_i_36__0_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_37__0 
       (.I0(UNSCRAMBLED_DATA_OUT[32]),
        .I1(UNSCRAMBLED_DATA_OUT[35]),
        .I2(UNSCRAMBLED_DATA_OUT[33]),
        .I3(UNSCRAMBLED_DATA_OUT[34]),
        .O(\pol_state[3]_i_37__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_38__0 
       (.I0(UNSCRAMBLED_DATA_OUT[24]),
        .I1(UNSCRAMBLED_DATA_OUT[27]),
        .I2(UNSCRAMBLED_DATA_OUT[25]),
        .I3(UNSCRAMBLED_DATA_OUT[26]),
        .O(\pol_state[3]_i_38__0_n_0 ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \pol_state[3]_i_39__0 
       (.I0(UNSCRAMBLED_DATA_OUT[63]),
        .I1(UNSCRAMBLED_DATA_OUT[49]),
        .I2(UNSCRAMBLED_DATA_OUT[51]),
        .I3(UNSCRAMBLED_DATA_OUT[59]),
        .O(\pol_state[3]_i_39__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_40__0 
       (.I0(UNSCRAMBLED_DATA_OUT[57]),
        .I1(UNSCRAMBLED_DATA_OUT[56]),
        .I2(UNSCRAMBLED_DATA_OUT[48]),
        .I3(UNSCRAMBLED_DATA_OUT[50]),
        .O(\pol_state[3]_i_40__0_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFFFFFFFFFF)) 
    \pol_state[3]_i_41__0 
       (.I0(UNSCRAMBLED_DATA_OUT[60]),
        .I1(UNSCRAMBLED_DATA_OUT[61]),
        .I2(UNSCRAMBLED_DATA_OUT[62]),
        .I3(UNSCRAMBLED_DATA_OUT[58]),
        .I4(UNSCRAMBLED_DATA_OUT[53]),
        .I5(UNSCRAMBLED_DATA_OUT[55]),
        .O(\pol_state[3]_i_41__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \pol_state[3]_i_4__0 
       (.I0(\pol_state[3]_i_7__0_n_0 ),
        .I1(\pol_state[3]_i_8__0_n_0 ),
        .I2(\pol_state[3]_i_9__0_n_0 ),
        .I3(\pol_state[3]_i_10__0_n_0 ),
        .I4(\pol_state[3]_i_11__0_n_0 ),
        .I5(CB_detect_dlyd0p5_i_3_n_0),
        .O(\unscrambled_data_i_reg[29]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \pol_state[3]_i_6__0 
       (.I0(\pol_state[3]_i_14__0_n_0 ),
        .I1(\pol_state[3]_i_15__0_n_0 ),
        .I2(\pol_state[3]_i_16__0_n_0 ),
        .I3(\pol_state[3]_i_17__0_n_0 ),
        .I4(\pol_state[3]_i_18__0_n_0 ),
        .I5(\pol_state[3]_i_19__0_n_0 ),
        .O(\unscrambled_data_i_reg[47]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \pol_state[3]_i_7__0 
       (.I0(UNSCRAMBLED_DATA_OUT[29]),
        .I1(UNSCRAMBLED_DATA_OUT[17]),
        .I2(UNSCRAMBLED_DATA_OUT[34]),
        .I3(UNSCRAMBLED_DATA_OUT[33]),
        .I4(\pol_state[3]_i_20__0_n_0 ),
        .I5(\pol_state[3]_i_21__0_n_0 ),
        .O(\pol_state[3]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \pol_state[3]_i_8__0 
       (.I0(UNSCRAMBLED_DATA_OUT[46]),
        .I1(UNSCRAMBLED_DATA_OUT[8]),
        .I2(UNSCRAMBLED_DATA_OUT[47]),
        .I3(UNSCRAMBLED_DATA_OUT[45]),
        .I4(\pol_state[3]_i_22__0_n_0 ),
        .O(\pol_state[3]_i_8__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \pol_state[3]_i_9__0 
       (.I0(UNSCRAMBLED_DATA_OUT[9]),
        .I1(UNSCRAMBLED_DATA_OUT[0]),
        .I2(UNSCRAMBLED_DATA_OUT[39]),
        .I3(UNSCRAMBLED_DATA_OUT[38]),
        .I4(\pol_state[3]_i_23__2_n_0 ),
        .O(\pol_state[3]_i_9__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[0]_i_1__0 
       (.I0(\unscrambled_data_i_reg[63]_0 [39]),
        .I1(\unscrambled_data_i_reg[63]_0 [0]),
        .I2(\unscrambled_data_i_reg[63]_0 [58]),
        .O(unscrambled_data_i0));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[10]_i_1__0 
       (.I0(\unscrambled_data_i_reg[63]_0 [49]),
        .I1(\unscrambled_data_i_reg[63]_0 [10]),
        .I2(p_113_in),
        .O(unscrambled_data_i040_out));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[11]_i_1__0 
       (.I0(\unscrambled_data_i_reg[63]_0 [50]),
        .I1(\unscrambled_data_i_reg[63]_0 [11]),
        .I2(p_117_in),
        .O(unscrambled_data_i044_out));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[12]_i_1__0 
       (.I0(\unscrambled_data_i_reg[63]_0 [51]),
        .I1(\unscrambled_data_i_reg[63]_0 [12]),
        .I2(p_121_in),
        .O(unscrambled_data_i048_out));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[13]_i_1__0 
       (.I0(\unscrambled_data_i_reg[63]_0 [52]),
        .I1(\unscrambled_data_i_reg[63]_0 [13]),
        .I2(p_125_in),
        .O(unscrambled_data_i052_out));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[14]_i_1__0 
       (.I0(\unscrambled_data_i_reg[63]_0 [53]),
        .I1(\unscrambled_data_i_reg[63]_0 [14]),
        .I2(p_129_in),
        .O(unscrambled_data_i056_out));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[15]_i_1__0 
       (.I0(\unscrambled_data_i_reg[63]_0 [54]),
        .I1(\unscrambled_data_i_reg[63]_0 [15]),
        .I2(p_133_in),
        .O(unscrambled_data_i060_out));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[16]_i_1__0 
       (.I0(\unscrambled_data_i_reg[63]_0 [55]),
        .I1(\unscrambled_data_i_reg[63]_0 [16]),
        .I2(p_137_in),
        .O(unscrambled_data_i064_out));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[17]_i_1__0 
       (.I0(\unscrambled_data_i_reg[63]_0 [56]),
        .I1(\unscrambled_data_i_reg[63]_0 [17]),
        .I2(p_141_in),
        .O(unscrambled_data_i068_out));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[18]_i_1__0 
       (.I0(\unscrambled_data_i_reg[63]_0 [57]),
        .I1(\unscrambled_data_i_reg[63]_0 [18]),
        .I2(p_145_in),
        .O(unscrambled_data_i072_out));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[19]_i_1__0 
       (.I0(\unscrambled_data_i_reg[63]_0 [58]),
        .I1(\unscrambled_data_i_reg[63]_0 [19]),
        .I2(p_149_in),
        .O(unscrambled_data_i076_out));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[1]_i_1__0 
       (.I0(\unscrambled_data_i_reg[63]_0 [40]),
        .I1(\unscrambled_data_i_reg[63]_0 [1]),
        .I2(\unscrambled_data_i_reg[63]_0 [59]),
        .O(unscrambled_data_i04_out));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[20]_i_1__0 
       (.I0(\unscrambled_data_i_reg[63]_0 [59]),
        .I1(\unscrambled_data_i_reg[63]_0 [20]),
        .I2(p_153_in),
        .O(unscrambled_data_i080_out));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[21]_i_1__0 
       (.I0(\unscrambled_data_i_reg[63]_0 [60]),
        .I1(\unscrambled_data_i_reg[63]_0 [21]),
        .I2(p_157_in),
        .O(unscrambled_data_i084_out));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[22]_i_1__0 
       (.I0(\unscrambled_data_i_reg[63]_0 [61]),
        .I1(\unscrambled_data_i_reg[63]_0 [22]),
        .I2(p_161_in),
        .O(unscrambled_data_i088_out));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[23]_i_1__0 
       (.I0(\unscrambled_data_i_reg[63]_0 [62]),
        .I1(\unscrambled_data_i_reg[63]_0 [23]),
        .I2(p_165_in),
        .O(unscrambled_data_i092_out));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[24]_i_1__0 
       (.I0(\unscrambled_data_i_reg[63]_0 [63]),
        .I1(\unscrambled_data_i_reg[63]_0 [24]),
        .I2(p_169_in),
        .O(unscrambled_data_i096_out));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[25]_i_1__0 
       (.I0(p_97_in),
        .I1(\unscrambled_data_i_reg[63]_0 [25]),
        .I2(p_173_in),
        .O(unscrambled_data_i0100_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[26]_i_1__0 
       (.I0(p_101_in),
        .I1(\unscrambled_data_i_reg[63]_0 [26]),
        .I2(p_177_in),
        .O(unscrambled_data_i0104_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[27]_i_1__0 
       (.I0(p_105_in),
        .I1(\unscrambled_data_i_reg[63]_0 [27]),
        .I2(p_181_in),
        .O(unscrambled_data_i0108_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[28]_i_1__0 
       (.I0(p_109_in),
        .I1(\unscrambled_data_i_reg[63]_0 [28]),
        .I2(p_185_in),
        .O(unscrambled_data_i0112_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[29]_i_1__0 
       (.I0(p_113_in),
        .I1(\unscrambled_data_i_reg[63]_0 [29]),
        .I2(p_189_in),
        .O(unscrambled_data_i0116_out));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[2]_i_1__0 
       (.I0(\unscrambled_data_i_reg[63]_0 [41]),
        .I1(\unscrambled_data_i_reg[63]_0 [2]),
        .I2(\unscrambled_data_i_reg[63]_0 [60]),
        .O(unscrambled_data_i08_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[30]_i_1__0 
       (.I0(p_117_in),
        .I1(\unscrambled_data_i_reg[63]_0 [30]),
        .I2(p_193_in),
        .O(unscrambled_data_i0120_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[31]_i_1__0 
       (.I0(p_121_in),
        .I1(\unscrambled_data_i_reg[63]_0 [31]),
        .I2(p_197_in),
        .O(unscrambled_data_i0124_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[32]_i_1__0 
       (.I0(p_125_in),
        .I1(\unscrambled_data_i_reg[63]_0 [32]),
        .I2(p_201_in),
        .O(unscrambled_data_i0128_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[33]_i_1__0 
       (.I0(p_129_in),
        .I1(\unscrambled_data_i_reg[63]_0 [33]),
        .I2(p_205_in),
        .O(unscrambled_data_i0132_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[34]_i_1__0 
       (.I0(p_133_in),
        .I1(\unscrambled_data_i_reg[63]_0 [34]),
        .I2(p_209_in),
        .O(unscrambled_data_i0136_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[35]_i_1__0 
       (.I0(p_137_in),
        .I1(\unscrambled_data_i_reg[63]_0 [35]),
        .I2(p_213_in),
        .O(unscrambled_data_i0140_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[36]_i_1__0 
       (.I0(p_141_in),
        .I1(\unscrambled_data_i_reg[63]_0 [36]),
        .I2(p_217_in),
        .O(unscrambled_data_i0144_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[37]_i_1__0 
       (.I0(p_145_in),
        .I1(\unscrambled_data_i_reg[63]_0 [37]),
        .I2(p_221_in),
        .O(unscrambled_data_i0148_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[38]_i_1__0 
       (.I0(p_149_in),
        .I1(\unscrambled_data_i_reg[63]_0 [38]),
        .I2(p_225_in),
        .O(unscrambled_data_i0152_out));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[39]_i_1__0 
       (.I0(p_153_in),
        .I1(\unscrambled_data_i_reg[63]_0 [39]),
        .I2(p_229_in),
        .O(unscrambled_data_i0156_out));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[3]_i_1__0 
       (.I0(\unscrambled_data_i_reg[63]_0 [42]),
        .I1(\unscrambled_data_i_reg[63]_0 [3]),
        .I2(\unscrambled_data_i_reg[63]_0 [61]),
        .O(unscrambled_data_i012_out));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[40]_i_1__0 
       (.I0(p_157_in),
        .I1(\unscrambled_data_i_reg[63]_0 [40]),
        .I2(p_233_in),
        .O(unscrambled_data_i0160_out));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[41]_i_1__0 
       (.I0(p_161_in),
        .I1(\unscrambled_data_i_reg[63]_0 [41]),
        .I2(p_237_in),
        .O(unscrambled_data_i0164_out));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[42]_i_1__0 
       (.I0(p_165_in),
        .I1(\unscrambled_data_i_reg[63]_0 [42]),
        .I2(p_241_in),
        .O(unscrambled_data_i0168_out));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[43]_i_1__0 
       (.I0(p_169_in),
        .I1(\unscrambled_data_i_reg[63]_0 [43]),
        .I2(p_245_in),
        .O(unscrambled_data_i0172_out));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[44]_i_1__0 
       (.I0(p_173_in),
        .I1(\unscrambled_data_i_reg[63]_0 [44]),
        .I2(p_249_in),
        .O(unscrambled_data_i0176_out));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[45]_i_1__0 
       (.I0(p_177_in),
        .I1(\unscrambled_data_i_reg[63]_0 [45]),
        .I2(\descrambler_reg_n_0_[39] ),
        .O(unscrambled_data_i0180_out));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[46]_i_1__0 
       (.I0(p_181_in),
        .I1(\unscrambled_data_i_reg[63]_0 [46]),
        .I2(\descrambler_reg_n_0_[40] ),
        .O(unscrambled_data_i0184_out));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[47]_i_1__0 
       (.I0(p_185_in),
        .I1(\unscrambled_data_i_reg[63]_0 [47]),
        .I2(\descrambler_reg_n_0_[41] ),
        .O(unscrambled_data_i0188_out));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[48]_i_1__0 
       (.I0(p_189_in),
        .I1(\unscrambled_data_i_reg[63]_0 [48]),
        .I2(\descrambler_reg_n_0_[42] ),
        .O(unscrambled_data_i0192_out));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[49]_i_1__0 
       (.I0(p_193_in),
        .I1(\unscrambled_data_i_reg[63]_0 [49]),
        .I2(\descrambler_reg_n_0_[43] ),
        .O(unscrambled_data_i0196_out));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[4]_i_1__0 
       (.I0(\unscrambled_data_i_reg[63]_0 [43]),
        .I1(\unscrambled_data_i_reg[63]_0 [4]),
        .I2(\unscrambled_data_i_reg[63]_0 [62]),
        .O(unscrambled_data_i016_out));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[50]_i_1__0 
       (.I0(p_197_in),
        .I1(\unscrambled_data_i_reg[63]_0 [50]),
        .I2(\descrambler_reg_n_0_[44] ),
        .O(unscrambled_data_i0200_out));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[51]_i_1__0 
       (.I0(p_201_in),
        .I1(\unscrambled_data_i_reg[63]_0 [51]),
        .I2(\descrambler_reg_n_0_[45] ),
        .O(unscrambled_data_i0204_out));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[52]_i_1__0 
       (.I0(p_205_in),
        .I1(\unscrambled_data_i_reg[63]_0 [52]),
        .I2(\descrambler_reg_n_0_[46] ),
        .O(unscrambled_data_i0208_out));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[53]_i_1__0 
       (.I0(p_209_in),
        .I1(\unscrambled_data_i_reg[63]_0 [53]),
        .I2(\descrambler_reg_n_0_[47] ),
        .O(unscrambled_data_i0212_out));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[54]_i_1__0 
       (.I0(p_213_in),
        .I1(\unscrambled_data_i_reg[63]_0 [54]),
        .I2(\descrambler_reg_n_0_[48] ),
        .O(unscrambled_data_i0216_out));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[55]_i_1__0 
       (.I0(p_217_in),
        .I1(\unscrambled_data_i_reg[63]_0 [55]),
        .I2(\descrambler_reg_n_0_[49] ),
        .O(unscrambled_data_i0220_out));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[56]_i_1__0 
       (.I0(p_221_in),
        .I1(\unscrambled_data_i_reg[63]_0 [56]),
        .I2(\descrambler_reg_n_0_[50] ),
        .O(unscrambled_data_i0224_out));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[57]_i_1__0 
       (.I0(p_225_in),
        .I1(\unscrambled_data_i_reg[63]_0 [57]),
        .I2(\descrambler_reg_n_0_[51] ),
        .O(unscrambled_data_i0228_out));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[58]_i_1__0 
       (.I0(p_229_in),
        .I1(\unscrambled_data_i_reg[63]_0 [58]),
        .I2(\descrambler_reg_n_0_[52] ),
        .O(unscrambled_data_i0232_out));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[59]_i_1__0 
       (.I0(p_233_in),
        .I1(\unscrambled_data_i_reg[63]_0 [59]),
        .I2(\descrambler_reg_n_0_[53] ),
        .O(unscrambled_data_i0236_out));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[5]_i_1__0 
       (.I0(\unscrambled_data_i_reg[63]_0 [44]),
        .I1(\unscrambled_data_i_reg[63]_0 [5]),
        .I2(\unscrambled_data_i_reg[63]_0 [63]),
        .O(unscrambled_data_i020_out));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[60]_i_1__0 
       (.I0(p_237_in),
        .I1(\unscrambled_data_i_reg[63]_0 [60]),
        .I2(\descrambler_reg_n_0_[54] ),
        .O(unscrambled_data_i0240_out));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[61]_i_1__0 
       (.I0(p_241_in),
        .I1(\unscrambled_data_i_reg[63]_0 [61]),
        .I2(\descrambler_reg_n_0_[55] ),
        .O(unscrambled_data_i0244_out));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[62]_i_1__0 
       (.I0(p_245_in),
        .I1(\unscrambled_data_i_reg[63]_0 [62]),
        .I2(\descrambler_reg_n_0_[56] ),
        .O(unscrambled_data_i0248_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[63]_i_1__0 
       (.I0(p_249_in),
        .I1(\unscrambled_data_i_reg[63]_0 [63]),
        .I2(\descrambler_reg_n_0_[57] ),
        .O(unscrambled_data_i0252_out));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[6]_i_1__0 
       (.I0(\unscrambled_data_i_reg[63]_0 [45]),
        .I1(\unscrambled_data_i_reg[63]_0 [6]),
        .I2(p_97_in),
        .O(unscrambled_data_i024_out));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[7]_i_1__0 
       (.I0(\unscrambled_data_i_reg[63]_0 [46]),
        .I1(\unscrambled_data_i_reg[63]_0 [7]),
        .I2(p_101_in),
        .O(unscrambled_data_i028_out));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[8]_i_1__0 
       (.I0(\unscrambled_data_i_reg[63]_0 [47]),
        .I1(\unscrambled_data_i_reg[63]_0 [8]),
        .I2(p_105_in),
        .O(unscrambled_data_i032_out));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[9]_i_1__0 
       (.I0(\unscrambled_data_i_reg[63]_0 [48]),
        .I1(\unscrambled_data_i_reg[63]_0 [9]),
        .I2(p_109_in),
        .O(unscrambled_data_i036_out));
  FDRE \unscrambled_data_i_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0),
        .Q(UNSCRAMBLED_DATA_OUT[0]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i040_out),
        .Q(UNSCRAMBLED_DATA_OUT[10]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i044_out),
        .Q(UNSCRAMBLED_DATA_OUT[11]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i048_out),
        .Q(UNSCRAMBLED_DATA_OUT[12]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i052_out),
        .Q(UNSCRAMBLED_DATA_OUT[13]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i056_out),
        .Q(UNSCRAMBLED_DATA_OUT[14]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i060_out),
        .Q(UNSCRAMBLED_DATA_OUT[15]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[16] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i064_out),
        .Q(UNSCRAMBLED_DATA_OUT[16]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[17] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i068_out),
        .Q(UNSCRAMBLED_DATA_OUT[17]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[18] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i072_out),
        .Q(UNSCRAMBLED_DATA_OUT[18]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[19] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i076_out),
        .Q(UNSCRAMBLED_DATA_OUT[19]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i04_out),
        .Q(UNSCRAMBLED_DATA_OUT[1]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[20] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i080_out),
        .Q(UNSCRAMBLED_DATA_OUT[20]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[21] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i084_out),
        .Q(UNSCRAMBLED_DATA_OUT[21]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[22] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i088_out),
        .Q(UNSCRAMBLED_DATA_OUT[22]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[23] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i092_out),
        .Q(UNSCRAMBLED_DATA_OUT[23]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[24] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i096_out),
        .Q(UNSCRAMBLED_DATA_OUT[24]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[25] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0100_out),
        .Q(UNSCRAMBLED_DATA_OUT[25]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[26] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0104_out),
        .Q(UNSCRAMBLED_DATA_OUT[26]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[27] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0108_out),
        .Q(UNSCRAMBLED_DATA_OUT[27]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[28] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0112_out),
        .Q(UNSCRAMBLED_DATA_OUT[28]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[29] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0116_out),
        .Q(UNSCRAMBLED_DATA_OUT[29]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i08_out),
        .Q(UNSCRAMBLED_DATA_OUT[2]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[30] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0120_out),
        .Q(UNSCRAMBLED_DATA_OUT[30]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[31] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0124_out),
        .Q(UNSCRAMBLED_DATA_OUT[31]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[32] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0128_out),
        .Q(UNSCRAMBLED_DATA_OUT[32]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[33] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0132_out),
        .Q(UNSCRAMBLED_DATA_OUT[33]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[34] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0136_out),
        .Q(UNSCRAMBLED_DATA_OUT[34]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[35] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0140_out),
        .Q(UNSCRAMBLED_DATA_OUT[35]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[36] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0144_out),
        .Q(UNSCRAMBLED_DATA_OUT[36]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[37] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0148_out),
        .Q(UNSCRAMBLED_DATA_OUT[37]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[38] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0152_out),
        .Q(UNSCRAMBLED_DATA_OUT[38]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[39] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0156_out),
        .Q(UNSCRAMBLED_DATA_OUT[39]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i012_out),
        .Q(UNSCRAMBLED_DATA_OUT[3]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[40] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0160_out),
        .Q(UNSCRAMBLED_DATA_OUT[40]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[41] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0164_out),
        .Q(UNSCRAMBLED_DATA_OUT[41]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[42] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0168_out),
        .Q(UNSCRAMBLED_DATA_OUT[42]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[43] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0172_out),
        .Q(UNSCRAMBLED_DATA_OUT[43]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[44] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0176_out),
        .Q(UNSCRAMBLED_DATA_OUT[44]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[45] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0180_out),
        .Q(UNSCRAMBLED_DATA_OUT[45]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[46] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0184_out),
        .Q(UNSCRAMBLED_DATA_OUT[46]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[47] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0188_out),
        .Q(UNSCRAMBLED_DATA_OUT[47]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[48] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0192_out),
        .Q(UNSCRAMBLED_DATA_OUT[48]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[49] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0196_out),
        .Q(UNSCRAMBLED_DATA_OUT[49]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i016_out),
        .Q(UNSCRAMBLED_DATA_OUT[4]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[50] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0200_out),
        .Q(UNSCRAMBLED_DATA_OUT[50]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[51] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0204_out),
        .Q(UNSCRAMBLED_DATA_OUT[51]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[52] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0208_out),
        .Q(UNSCRAMBLED_DATA_OUT[52]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[53] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0212_out),
        .Q(UNSCRAMBLED_DATA_OUT[53]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[54] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0216_out),
        .Q(UNSCRAMBLED_DATA_OUT[54]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[55] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0220_out),
        .Q(UNSCRAMBLED_DATA_OUT[55]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[56] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0224_out),
        .Q(UNSCRAMBLED_DATA_OUT[56]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[57] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0228_out),
        .Q(UNSCRAMBLED_DATA_OUT[57]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[58] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0232_out),
        .Q(UNSCRAMBLED_DATA_OUT[58]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[59] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0236_out),
        .Q(UNSCRAMBLED_DATA_OUT[59]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i020_out),
        .Q(UNSCRAMBLED_DATA_OUT[5]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[60] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0240_out),
        .Q(UNSCRAMBLED_DATA_OUT[60]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[61] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0244_out),
        .Q(UNSCRAMBLED_DATA_OUT[61]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[62] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0248_out),
        .Q(UNSCRAMBLED_DATA_OUT[62]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[63] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0252_out),
        .Q(UNSCRAMBLED_DATA_OUT[63]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i024_out),
        .Q(UNSCRAMBLED_DATA_OUT[6]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i028_out),
        .Q(UNSCRAMBLED_DATA_OUT[7]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i032_out),
        .Q(UNSCRAMBLED_DATA_OUT[8]),
        .R(\descrambler[57]_i_1__0_n_0 ));
  FDRE \unscrambled_data_i_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i036_out),
        .Q(UNSCRAMBLED_DATA_OUT[9]),
        .R(\descrambler[57]_i_1__0_n_0 ));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_DESCRAMBLER_64B66B" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_DESCRAMBLER_64B66B_29
   (CB_detect,
    CC_detect_pulse_i,
    p_17_in,
    UNSCRAMBLED_DATA_OUT,
    \unscrambled_data_i_reg[51]_0 ,
    \unscrambled_data_i_reg[18]_0 ,
    \unscrambled_data_i_reg[59]_0 ,
    CB_detect0,
    \unscrambled_data_i_reg[41]_0 ,
    \unscrambled_data_i_reg[41]_1 ,
    Q,
    rxdatavalid_to_fifo_lane2_i,
    CB_detect_dlyd0p5,
    CC_detect_dlyd1,
    in0,
    E,
    \unscrambled_data_i_reg[63]_0 ,
    gtwiz_userclk_rx_usrclk_out);
  output CB_detect;
  output CC_detect_pulse_i;
  output p_17_in;
  output [63:0]UNSCRAMBLED_DATA_OUT;
  output \unscrambled_data_i_reg[51]_0 ;
  output \unscrambled_data_i_reg[18]_0 ;
  output \unscrambled_data_i_reg[59]_0 ;
  output CB_detect0;
  output \unscrambled_data_i_reg[41]_0 ;
  output \unscrambled_data_i_reg[41]_1 ;
  input [1:0]Q;
  input rxdatavalid_to_fifo_lane2_i;
  input CB_detect_dlyd0p5;
  input CC_detect_dlyd1;
  input in0;
  input [0:0]E;
  input [63:0]\unscrambled_data_i_reg[63]_0 ;
  input gtwiz_userclk_rx_usrclk_out;

  wire CB_detect;
  wire CB_detect0;
  wire CB_detect_dlyd0p5;
  wire CB_detect_dlyd0p5_i_2__0_n_0;
  wire CB_detect_dlyd0p5_i_3__0_n_0;
  wire CB_detect_dlyd0p5_i_4__0_n_0;
  wire CC_detect_dlyd1;
  wire CC_detect_dlyd1_i_2__1_n_0;
  wire CC_detect_dlyd1_i_3__1_n_0;
  wire CC_detect_dlyd1_i_4__1_n_0;
  wire CC_detect_dlyd1_i_5__1_n_0;
  wire CC_detect_pulse_i;
  wire [0:0]E;
  wire [1:0]Q;
  wire [63:0]UNSCRAMBLED_DATA_OUT;
  wire \descrambler[57]_i_1__1_n_0 ;
  wire \descrambler_reg_n_0_[39] ;
  wire \descrambler_reg_n_0_[40] ;
  wire \descrambler_reg_n_0_[41] ;
  wire \descrambler_reg_n_0_[42] ;
  wire \descrambler_reg_n_0_[43] ;
  wire \descrambler_reg_n_0_[44] ;
  wire \descrambler_reg_n_0_[45] ;
  wire \descrambler_reg_n_0_[46] ;
  wire \descrambler_reg_n_0_[47] ;
  wire \descrambler_reg_n_0_[48] ;
  wire \descrambler_reg_n_0_[49] ;
  wire \descrambler_reg_n_0_[50] ;
  wire \descrambler_reg_n_0_[51] ;
  wire \descrambler_reg_n_0_[52] ;
  wire \descrambler_reg_n_0_[53] ;
  wire \descrambler_reg_n_0_[54] ;
  wire \descrambler_reg_n_0_[55] ;
  wire \descrambler_reg_n_0_[56] ;
  wire \descrambler_reg_n_0_[57] ;
  wire gtwiz_userclk_rx_usrclk_out;
  wire in0;
  wire p_101_in;
  wire p_105_in;
  wire p_109_in;
  wire p_113_in;
  wire p_117_in;
  wire p_121_in;
  wire p_125_in;
  wire p_129_in;
  wire p_133_in;
  wire p_137_in;
  wire p_141_in;
  wire p_145_in;
  wire p_149_in;
  wire p_153_in;
  wire p_157_in;
  wire p_161_in;
  wire p_165_in;
  wire p_169_in;
  wire p_173_in;
  wire p_177_in;
  wire p_17_in;
  wire p_181_in;
  wire p_185_in;
  wire p_189_in;
  wire p_193_in;
  wire p_197_in;
  wire p_201_in;
  wire p_205_in;
  wire p_209_in;
  wire p_213_in;
  wire p_217_in;
  wire p_221_in;
  wire p_225_in;
  wire p_229_in;
  wire p_233_in;
  wire p_237_in;
  wire p_241_in;
  wire p_245_in;
  wire p_249_in;
  wire p_97_in;
  wire \pol_state[0]_i_7__0_n_0 ;
  wire \pol_state[0]_i_8__0_n_0 ;
  wire \pol_state[3]_i_10__1_n_0 ;
  wire \pol_state[3]_i_11__1_n_0 ;
  wire \pol_state[3]_i_13__1_n_0 ;
  wire \pol_state[3]_i_14__1_n_0 ;
  wire \pol_state[3]_i_15__1_n_0 ;
  wire \pol_state[3]_i_16__1_n_0 ;
  wire \pol_state[3]_i_17__1_n_0 ;
  wire \pol_state[3]_i_18__1_n_0 ;
  wire \pol_state[3]_i_19__1_n_0 ;
  wire \pol_state[3]_i_20__1_n_0 ;
  wire \pol_state[3]_i_21__1_n_0 ;
  wire \pol_state[3]_i_22__1_n_0 ;
  wire \pol_state[3]_i_23_n_0 ;
  wire \pol_state[3]_i_24__1_n_0 ;
  wire \pol_state[3]_i_25__1_n_0 ;
  wire \pol_state[3]_i_26__1_n_0 ;
  wire \pol_state[3]_i_27__1_n_0 ;
  wire \pol_state[3]_i_28__2_n_0 ;
  wire \pol_state[3]_i_29__1_n_0 ;
  wire \pol_state[3]_i_30__1_n_0 ;
  wire \pol_state[3]_i_31__1_n_0 ;
  wire \pol_state[3]_i_32__1_n_0 ;
  wire \pol_state[3]_i_33__1_n_0 ;
  wire \pol_state[3]_i_34__1_n_0 ;
  wire \pol_state[3]_i_35__1_n_0 ;
  wire \pol_state[3]_i_36__1_n_0 ;
  wire \pol_state[3]_i_37__1_n_0 ;
  wire \pol_state[3]_i_38__1_n_0 ;
  wire \pol_state[3]_i_39__1_n_0 ;
  wire \pol_state[3]_i_40__1_n_0 ;
  wire \pol_state[3]_i_41__1_n_0 ;
  wire \pol_state[3]_i_7__1_n_0 ;
  wire \pol_state[3]_i_8__1_n_0 ;
  wire \pol_state[3]_i_9__1_n_0 ;
  wire rxdatavalid_to_fifo_lane2_i;
  wire unscrambled_data_i0;
  wire unscrambled_data_i0100_out;
  wire unscrambled_data_i0104_out;
  wire unscrambled_data_i0108_out;
  wire unscrambled_data_i0112_out;
  wire unscrambled_data_i0116_out;
  wire unscrambled_data_i0120_out;
  wire unscrambled_data_i0124_out;
  wire unscrambled_data_i0128_out;
  wire unscrambled_data_i012_out;
  wire unscrambled_data_i0132_out;
  wire unscrambled_data_i0136_out;
  wire unscrambled_data_i0140_out;
  wire unscrambled_data_i0144_out;
  wire unscrambled_data_i0148_out;
  wire unscrambled_data_i0152_out;
  wire unscrambled_data_i0156_out;
  wire unscrambled_data_i0160_out;
  wire unscrambled_data_i0164_out;
  wire unscrambled_data_i0168_out;
  wire unscrambled_data_i016_out;
  wire unscrambled_data_i0172_out;
  wire unscrambled_data_i0176_out;
  wire unscrambled_data_i0180_out;
  wire unscrambled_data_i0184_out;
  wire unscrambled_data_i0188_out;
  wire unscrambled_data_i0192_out;
  wire unscrambled_data_i0196_out;
  wire unscrambled_data_i0200_out;
  wire unscrambled_data_i0204_out;
  wire unscrambled_data_i0208_out;
  wire unscrambled_data_i020_out;
  wire unscrambled_data_i0212_out;
  wire unscrambled_data_i0216_out;
  wire unscrambled_data_i0220_out;
  wire unscrambled_data_i0224_out;
  wire unscrambled_data_i0228_out;
  wire unscrambled_data_i0232_out;
  wire unscrambled_data_i0236_out;
  wire unscrambled_data_i0240_out;
  wire unscrambled_data_i0244_out;
  wire unscrambled_data_i0248_out;
  wire unscrambled_data_i024_out;
  wire unscrambled_data_i0252_out;
  wire unscrambled_data_i028_out;
  wire unscrambled_data_i032_out;
  wire unscrambled_data_i036_out;
  wire unscrambled_data_i040_out;
  wire unscrambled_data_i044_out;
  wire unscrambled_data_i048_out;
  wire unscrambled_data_i04_out;
  wire unscrambled_data_i052_out;
  wire unscrambled_data_i056_out;
  wire unscrambled_data_i060_out;
  wire unscrambled_data_i064_out;
  wire unscrambled_data_i068_out;
  wire unscrambled_data_i072_out;
  wire unscrambled_data_i076_out;
  wire unscrambled_data_i080_out;
  wire unscrambled_data_i084_out;
  wire unscrambled_data_i088_out;
  wire unscrambled_data_i08_out;
  wire unscrambled_data_i092_out;
  wire unscrambled_data_i096_out;
  wire \unscrambled_data_i_reg[18]_0 ;
  wire \unscrambled_data_i_reg[41]_0 ;
  wire \unscrambled_data_i_reg[41]_1 ;
  wire \unscrambled_data_i_reg[51]_0 ;
  wire \unscrambled_data_i_reg[59]_0 ;
  wire [63:0]\unscrambled_data_i_reg[63]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    CB_detect_dlyd0p5_i_1__1
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(rxdatavalid_to_fifo_lane2_i),
        .I3(CB_detect_dlyd0p5_i_2__0_n_0),
        .O(CB_detect0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFBFF)) 
    CB_detect_dlyd0p5_i_2__0
       (.I0(CB_detect_dlyd0p5_i_3__0_n_0),
        .I1(UNSCRAMBLED_DATA_OUT[59]),
        .I2(UNSCRAMBLED_DATA_OUT[51]),
        .I3(UNSCRAMBLED_DATA_OUT[54]),
        .I4(CC_detect_dlyd1_i_4__1_n_0),
        .I5(CB_detect_dlyd0p5_i_4__0_n_0),
        .O(CB_detect_dlyd0p5_i_2__0_n_0));
  LUT5 #(
    .INIT(32'hFFBFFFFF)) 
    CB_detect_dlyd0p5_i_3__0
       (.I0(UNSCRAMBLED_DATA_OUT[55]),
        .I1(UNSCRAMBLED_DATA_OUT[60]),
        .I2(UNSCRAMBLED_DATA_OUT[62]),
        .I3(UNSCRAMBLED_DATA_OUT[53]),
        .I4(UNSCRAMBLED_DATA_OUT[61]),
        .O(CB_detect_dlyd0p5_i_3__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    CB_detect_dlyd0p5_i_4__0
       (.I0(UNSCRAMBLED_DATA_OUT[48]),
        .I1(UNSCRAMBLED_DATA_OUT[49]),
        .I2(UNSCRAMBLED_DATA_OUT[52]),
        .I3(UNSCRAMBLED_DATA_OUT[63]),
        .O(CB_detect_dlyd0p5_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    CC_detect_dlyd1_i_1__1
       (.I0(CC_detect_dlyd1_i_2__1_n_0),
        .I1(CC_detect_dlyd1_i_3__1_n_0),
        .I2(UNSCRAMBLED_DATA_OUT[61]),
        .I3(UNSCRAMBLED_DATA_OUT[53]),
        .I4(UNSCRAMBLED_DATA_OUT[62]),
        .I5(UNSCRAMBLED_DATA_OUT[60]),
        .O(p_17_in));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    CC_detect_dlyd1_i_2__1
       (.I0(CC_detect_dlyd1_i_4__1_n_0),
        .I1(UNSCRAMBLED_DATA_OUT[63]),
        .I2(UNSCRAMBLED_DATA_OUT[52]),
        .I3(UNSCRAMBLED_DATA_OUT[49]),
        .I4(UNSCRAMBLED_DATA_OUT[48]),
        .O(CC_detect_dlyd1_i_2__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBFFFFF)) 
    CC_detect_dlyd1_i_3__1
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(rxdatavalid_to_fifo_lane2_i),
        .I3(UNSCRAMBLED_DATA_OUT[54]),
        .I4(UNSCRAMBLED_DATA_OUT[55]),
        .I5(CC_detect_dlyd1_i_5__1_n_0),
        .O(CC_detect_dlyd1_i_3__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    CC_detect_dlyd1_i_4__1
       (.I0(UNSCRAMBLED_DATA_OUT[50]),
        .I1(UNSCRAMBLED_DATA_OUT[56]),
        .I2(UNSCRAMBLED_DATA_OUT[58]),
        .I3(UNSCRAMBLED_DATA_OUT[57]),
        .O(CC_detect_dlyd1_i_4__1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    CC_detect_dlyd1_i_5__1
       (.I0(UNSCRAMBLED_DATA_OUT[51]),
        .I1(UNSCRAMBLED_DATA_OUT[59]),
        .O(CC_detect_dlyd1_i_5__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    CC_detect_pulse_r_i_1__1
       (.I0(p_17_in),
        .I1(CC_detect_dlyd1),
        .O(CC_detect_pulse_i));
  LUT1 #(
    .INIT(2'h1)) 
    \descrambler[57]_i_1__1 
       (.I0(in0),
        .O(\descrambler[57]_i_1__1_n_0 ));
  FDRE \descrambler_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [0]),
        .Q(p_97_in),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \descrambler_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [10]),
        .Q(p_137_in),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDSE \descrambler_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [11]),
        .Q(p_141_in),
        .S(\descrambler[57]_i_1__1_n_0 ));
  FDRE \descrambler_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [12]),
        .Q(p_145_in),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDSE \descrambler_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [13]),
        .Q(p_149_in),
        .S(\descrambler[57]_i_1__1_n_0 ));
  FDRE \descrambler_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [14]),
        .Q(p_153_in),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDSE \descrambler_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [15]),
        .Q(p_157_in),
        .S(\descrambler[57]_i_1__1_n_0 ));
  FDRE \descrambler_reg[16] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [16]),
        .Q(p_161_in),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDSE \descrambler_reg[17] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [17]),
        .Q(p_165_in),
        .S(\descrambler[57]_i_1__1_n_0 ));
  FDRE \descrambler_reg[18] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [18]),
        .Q(p_169_in),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDSE \descrambler_reg[19] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [19]),
        .Q(p_173_in),
        .S(\descrambler[57]_i_1__1_n_0 ));
  FDSE \descrambler_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [1]),
        .Q(p_101_in),
        .S(\descrambler[57]_i_1__1_n_0 ));
  FDRE \descrambler_reg[20] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [20]),
        .Q(p_177_in),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDSE \descrambler_reg[21] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [21]),
        .Q(p_181_in),
        .S(\descrambler[57]_i_1__1_n_0 ));
  FDRE \descrambler_reg[22] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [22]),
        .Q(p_185_in),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDSE \descrambler_reg[23] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [23]),
        .Q(p_189_in),
        .S(\descrambler[57]_i_1__1_n_0 ));
  FDRE \descrambler_reg[24] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [24]),
        .Q(p_193_in),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDSE \descrambler_reg[25] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [25]),
        .Q(p_197_in),
        .S(\descrambler[57]_i_1__1_n_0 ));
  FDRE \descrambler_reg[26] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [26]),
        .Q(p_201_in),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDSE \descrambler_reg[27] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [27]),
        .Q(p_205_in),
        .S(\descrambler[57]_i_1__1_n_0 ));
  FDRE \descrambler_reg[28] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [28]),
        .Q(p_209_in),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDSE \descrambler_reg[29] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [29]),
        .Q(p_213_in),
        .S(\descrambler[57]_i_1__1_n_0 ));
  FDRE \descrambler_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [2]),
        .Q(p_105_in),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \descrambler_reg[30] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [30]),
        .Q(p_217_in),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDSE \descrambler_reg[31] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [31]),
        .Q(p_221_in),
        .S(\descrambler[57]_i_1__1_n_0 ));
  FDRE \descrambler_reg[32] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [32]),
        .Q(p_225_in),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDSE \descrambler_reg[33] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [33]),
        .Q(p_229_in),
        .S(\descrambler[57]_i_1__1_n_0 ));
  FDRE \descrambler_reg[34] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [34]),
        .Q(p_233_in),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDSE \descrambler_reg[35] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [35]),
        .Q(p_237_in),
        .S(\descrambler[57]_i_1__1_n_0 ));
  FDRE \descrambler_reg[36] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [36]),
        .Q(p_241_in),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDSE \descrambler_reg[37] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [37]),
        .Q(p_245_in),
        .S(\descrambler[57]_i_1__1_n_0 ));
  FDRE \descrambler_reg[38] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [38]),
        .Q(p_249_in),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDSE \descrambler_reg[39] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [39]),
        .Q(\descrambler_reg_n_0_[39] ),
        .S(\descrambler[57]_i_1__1_n_0 ));
  FDSE \descrambler_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [3]),
        .Q(p_109_in),
        .S(\descrambler[57]_i_1__1_n_0 ));
  FDRE \descrambler_reg[40] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [40]),
        .Q(\descrambler_reg_n_0_[40] ),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDSE \descrambler_reg[41] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [41]),
        .Q(\descrambler_reg_n_0_[41] ),
        .S(\descrambler[57]_i_1__1_n_0 ));
  FDRE \descrambler_reg[42] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [42]),
        .Q(\descrambler_reg_n_0_[42] ),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDSE \descrambler_reg[43] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [43]),
        .Q(\descrambler_reg_n_0_[43] ),
        .S(\descrambler[57]_i_1__1_n_0 ));
  FDRE \descrambler_reg[44] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [44]),
        .Q(\descrambler_reg_n_0_[44] ),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDSE \descrambler_reg[45] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [45]),
        .Q(\descrambler_reg_n_0_[45] ),
        .S(\descrambler[57]_i_1__1_n_0 ));
  FDRE \descrambler_reg[46] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [46]),
        .Q(\descrambler_reg_n_0_[46] ),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDSE \descrambler_reg[47] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [47]),
        .Q(\descrambler_reg_n_0_[47] ),
        .S(\descrambler[57]_i_1__1_n_0 ));
  FDRE \descrambler_reg[48] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [48]),
        .Q(\descrambler_reg_n_0_[48] ),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDSE \descrambler_reg[49] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [49]),
        .Q(\descrambler_reg_n_0_[49] ),
        .S(\descrambler[57]_i_1__1_n_0 ));
  FDRE \descrambler_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [4]),
        .Q(p_113_in),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \descrambler_reg[50] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [50]),
        .Q(\descrambler_reg_n_0_[50] ),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDSE \descrambler_reg[51] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [51]),
        .Q(\descrambler_reg_n_0_[51] ),
        .S(\descrambler[57]_i_1__1_n_0 ));
  FDRE \descrambler_reg[52] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [52]),
        .Q(\descrambler_reg_n_0_[52] ),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDSE \descrambler_reg[53] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [53]),
        .Q(\descrambler_reg_n_0_[53] ),
        .S(\descrambler[57]_i_1__1_n_0 ));
  FDRE \descrambler_reg[54] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [54]),
        .Q(\descrambler_reg_n_0_[54] ),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDSE \descrambler_reg[55] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [55]),
        .Q(\descrambler_reg_n_0_[55] ),
        .S(\descrambler[57]_i_1__1_n_0 ));
  FDRE \descrambler_reg[56] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [56]),
        .Q(\descrambler_reg_n_0_[56] ),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDSE \descrambler_reg[57] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [57]),
        .Q(\descrambler_reg_n_0_[57] ),
        .S(\descrambler[57]_i_1__1_n_0 ));
  FDSE \descrambler_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [5]),
        .Q(p_117_in),
        .S(\descrambler[57]_i_1__1_n_0 ));
  FDRE \descrambler_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [6]),
        .Q(p_121_in),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDSE \descrambler_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [7]),
        .Q(p_125_in),
        .S(\descrambler[57]_i_1__1_n_0 ));
  FDRE \descrambler_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [8]),
        .Q(p_129_in),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDSE \descrambler_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [9]),
        .Q(p_133_in),
        .S(\descrambler[57]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'hFFFF0040)) 
    \fifo_din_i_reg[70]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(rxdatavalid_to_fifo_lane2_i),
        .I3(CB_detect_dlyd0p5_i_2__0_n_0),
        .I4(CB_detect_dlyd0p5),
        .O(CB_detect));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFC)) 
    \pol_state[0]_i_6__0 
       (.I0(\pol_state[0]_i_7__0_n_0 ),
        .I1(\pol_state[3]_i_10__1_n_0 ),
        .I2(\pol_state[3]_i_9__1_n_0 ),
        .I3(\pol_state[3]_i_8__1_n_0 ),
        .I4(\pol_state[3]_i_7__1_n_0 ),
        .I5(CB_detect_dlyd0p5_i_2__0_n_0),
        .O(\unscrambled_data_i_reg[51]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    \pol_state[0]_i_7__0 
       (.I0(CB_detect_dlyd0p5_i_3__0_n_0),
        .I1(UNSCRAMBLED_DATA_OUT[51]),
        .I2(UNSCRAMBLED_DATA_OUT[59]),
        .I3(UNSCRAMBLED_DATA_OUT[63]),
        .I4(\pol_state[0]_i_8__0_n_0 ),
        .I5(CC_detect_dlyd1_i_4__1_n_0),
        .O(\pol_state[0]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \pol_state[0]_i_8__0 
       (.I0(UNSCRAMBLED_DATA_OUT[48]),
        .I1(UNSCRAMBLED_DATA_OUT[49]),
        .I2(UNSCRAMBLED_DATA_OUT[52]),
        .I3(UNSCRAMBLED_DATA_OUT[54]),
        .O(\pol_state[0]_i_8__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \pol_state[1]_i_4__0 
       (.I0(CB_detect_dlyd0p5_i_2__0_n_0),
        .I1(\pol_state[3]_i_7__1_n_0 ),
        .I2(\pol_state[3]_i_8__1_n_0 ),
        .I3(\pol_state[3]_i_9__1_n_0 ),
        .I4(\pol_state[3]_i_10__1_n_0 ),
        .O(\unscrambled_data_i_reg[59]_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \pol_state[3]_i_10__1 
       (.I0(\pol_state[3]_i_23_n_0 ),
        .I1(\pol_state[3]_i_24__1_n_0 ),
        .I2(\pol_state[3]_i_25__1_n_0 ),
        .I3(\pol_state[3]_i_26__1_n_0 ),
        .I4(\pol_state[3]_i_27__1_n_0 ),
        .O(\pol_state[3]_i_10__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \pol_state[3]_i_11__1 
       (.I0(CC_detect_dlyd1_i_4__1_n_0),
        .I1(UNSCRAMBLED_DATA_OUT[48]),
        .I2(UNSCRAMBLED_DATA_OUT[49]),
        .I3(\pol_state[3]_i_28__2_n_0 ),
        .I4(UNSCRAMBLED_DATA_OUT[63]),
        .I5(CC_detect_dlyd1_i_5__1_n_0),
        .O(\pol_state[3]_i_11__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \pol_state[3]_i_12__1 
       (.I0(\pol_state[3]_i_13__1_n_0 ),
        .I1(\pol_state[3]_i_14__1_n_0 ),
        .I2(\pol_state[3]_i_15__1_n_0 ),
        .I3(\pol_state[3]_i_16__1_n_0 ),
        .I4(\pol_state[3]_i_29__1_n_0 ),
        .I5(\pol_state[3]_i_18__1_n_0 ),
        .O(\unscrambled_data_i_reg[41]_1 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_13__1 
       (.I0(\pol_state[3]_i_30__1_n_0 ),
        .I1(\pol_state[3]_i_31__1_n_0 ),
        .I2(\pol_state[3]_i_32__1_n_0 ),
        .I3(\pol_state[3]_i_33__1_n_0 ),
        .O(\pol_state[3]_i_13__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_14__1 
       (.I0(\pol_state[3]_i_34__1_n_0 ),
        .I1(\pol_state[3]_i_35__1_n_0 ),
        .I2(\pol_state[3]_i_36__1_n_0 ),
        .I3(\pol_state[3]_i_37__1_n_0 ),
        .O(\pol_state[3]_i_14__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \pol_state[3]_i_15__1 
       (.I0(UNSCRAMBLED_DATA_OUT[41]),
        .I1(UNSCRAMBLED_DATA_OUT[8]),
        .I2(UNSCRAMBLED_DATA_OUT[28]),
        .I3(UNSCRAMBLED_DATA_OUT[11]),
        .I4(\pol_state[3]_i_38__1_n_0 ),
        .O(\pol_state[3]_i_15__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \pol_state[3]_i_16__1 
       (.I0(UNSCRAMBLED_DATA_OUT[22]),
        .I1(UNSCRAMBLED_DATA_OUT[12]),
        .I2(UNSCRAMBLED_DATA_OUT[23]),
        .I3(UNSCRAMBLED_DATA_OUT[13]),
        .I4(\pol_state[3]_i_39__1_n_0 ),
        .O(\pol_state[3]_i_16__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFFFFFFF)) 
    \pol_state[3]_i_17__1 
       (.I0(UNSCRAMBLED_DATA_OUT[62]),
        .I1(Q[1]),
        .I2(UNSCRAMBLED_DATA_OUT[53]),
        .I3(Q[0]),
        .I4(UNSCRAMBLED_DATA_OUT[54]),
        .I5(UNSCRAMBLED_DATA_OUT[52]),
        .O(\pol_state[3]_i_17__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF7FF)) 
    \pol_state[3]_i_18__1 
       (.I0(UNSCRAMBLED_DATA_OUT[49]),
        .I1(UNSCRAMBLED_DATA_OUT[51]),
        .I2(UNSCRAMBLED_DATA_OUT[59]),
        .I3(UNSCRAMBLED_DATA_OUT[63]),
        .I4(\pol_state[3]_i_40__1_n_0 ),
        .I5(\pol_state[3]_i_41__1_n_0 ),
        .O(\pol_state[3]_i_18__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_19__1 
       (.I0(UNSCRAMBLED_DATA_OUT[2]),
        .I1(UNSCRAMBLED_DATA_OUT[15]),
        .I2(UNSCRAMBLED_DATA_OUT[11]),
        .I3(UNSCRAMBLED_DATA_OUT[33]),
        .O(\pol_state[3]_i_19__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_20__1 
       (.I0(UNSCRAMBLED_DATA_OUT[5]),
        .I1(UNSCRAMBLED_DATA_OUT[32]),
        .I2(UNSCRAMBLED_DATA_OUT[0]),
        .I3(UNSCRAMBLED_DATA_OUT[28]),
        .O(\pol_state[3]_i_20__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_21__1 
       (.I0(UNSCRAMBLED_DATA_OUT[45]),
        .I1(UNSCRAMBLED_DATA_OUT[47]),
        .I2(UNSCRAMBLED_DATA_OUT[8]),
        .I3(UNSCRAMBLED_DATA_OUT[46]),
        .O(\pol_state[3]_i_21__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_22__1 
       (.I0(UNSCRAMBLED_DATA_OUT[4]),
        .I1(UNSCRAMBLED_DATA_OUT[29]),
        .I2(UNSCRAMBLED_DATA_OUT[24]),
        .I3(UNSCRAMBLED_DATA_OUT[26]),
        .O(\pol_state[3]_i_22__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \pol_state[3]_i_23 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(UNSCRAMBLED_DATA_OUT[40]),
        .I3(UNSCRAMBLED_DATA_OUT[39]),
        .I4(UNSCRAMBLED_DATA_OUT[41]),
        .I5(UNSCRAMBLED_DATA_OUT[38]),
        .O(\pol_state[3]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_24__1 
       (.I0(UNSCRAMBLED_DATA_OUT[7]),
        .I1(UNSCRAMBLED_DATA_OUT[30]),
        .I2(UNSCRAMBLED_DATA_OUT[25]),
        .I3(UNSCRAMBLED_DATA_OUT[27]),
        .O(\pol_state[3]_i_24__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_25__1 
       (.I0(UNSCRAMBLED_DATA_OUT[22]),
        .I1(UNSCRAMBLED_DATA_OUT[23]),
        .I2(UNSCRAMBLED_DATA_OUT[6]),
        .I3(UNSCRAMBLED_DATA_OUT[31]),
        .O(\pol_state[3]_i_25__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_26__1 
       (.I0(UNSCRAMBLED_DATA_OUT[12]),
        .I1(UNSCRAMBLED_DATA_OUT[13]),
        .I2(UNSCRAMBLED_DATA_OUT[20]),
        .I3(UNSCRAMBLED_DATA_OUT[21]),
        .O(\pol_state[3]_i_26__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_27__1 
       (.I0(UNSCRAMBLED_DATA_OUT[34]),
        .I1(UNSCRAMBLED_DATA_OUT[43]),
        .I2(UNSCRAMBLED_DATA_OUT[35]),
        .I3(UNSCRAMBLED_DATA_OUT[42]),
        .O(\pol_state[3]_i_27__1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \pol_state[3]_i_28__2 
       (.I0(UNSCRAMBLED_DATA_OUT[54]),
        .I1(UNSCRAMBLED_DATA_OUT[52]),
        .O(\pol_state[3]_i_28__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFFFFFFF)) 
    \pol_state[3]_i_29__1 
       (.I0(UNSCRAMBLED_DATA_OUT[62]),
        .I1(Q[1]),
        .I2(UNSCRAMBLED_DATA_OUT[53]),
        .I3(Q[0]),
        .I4(UNSCRAMBLED_DATA_OUT[52]),
        .I5(UNSCRAMBLED_DATA_OUT[54]),
        .O(\pol_state[3]_i_29__1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_30__1 
       (.I0(UNSCRAMBLED_DATA_OUT[15]),
        .I1(UNSCRAMBLED_DATA_OUT[43]),
        .I2(UNSCRAMBLED_DATA_OUT[14]),
        .I3(UNSCRAMBLED_DATA_OUT[44]),
        .O(\pol_state[3]_i_30__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_31__1 
       (.I0(UNSCRAMBLED_DATA_OUT[45]),
        .I1(UNSCRAMBLED_DATA_OUT[47]),
        .I2(UNSCRAMBLED_DATA_OUT[32]),
        .I3(UNSCRAMBLED_DATA_OUT[46]),
        .O(\pol_state[3]_i_31__1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_32__1 
       (.I0(UNSCRAMBLED_DATA_OUT[35]),
        .I1(UNSCRAMBLED_DATA_OUT[40]),
        .I2(UNSCRAMBLED_DATA_OUT[4]),
        .I3(UNSCRAMBLED_DATA_OUT[39]),
        .O(\pol_state[3]_i_32__1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_33__1 
       (.I0(UNSCRAMBLED_DATA_OUT[5]),
        .I1(UNSCRAMBLED_DATA_OUT[38]),
        .I2(UNSCRAMBLED_DATA_OUT[20]),
        .I3(UNSCRAMBLED_DATA_OUT[27]),
        .O(\pol_state[3]_i_33__1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_34__1 
       (.I0(UNSCRAMBLED_DATA_OUT[6]),
        .I1(UNSCRAMBLED_DATA_OUT[37]),
        .I2(UNSCRAMBLED_DATA_OUT[7]),
        .I3(UNSCRAMBLED_DATA_OUT[36]),
        .O(\pol_state[3]_i_34__1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_35__1 
       (.I0(UNSCRAMBLED_DATA_OUT[0]),
        .I1(UNSCRAMBLED_DATA_OUT[25]),
        .I2(UNSCRAMBLED_DATA_OUT[1]),
        .I3(UNSCRAMBLED_DATA_OUT[24]),
        .O(\pol_state[3]_i_35__1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_36__1 
       (.I0(UNSCRAMBLED_DATA_OUT[16]),
        .I1(UNSCRAMBLED_DATA_OUT[19]),
        .I2(UNSCRAMBLED_DATA_OUT[17]),
        .I3(UNSCRAMBLED_DATA_OUT[18]),
        .O(\pol_state[3]_i_36__1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_37__1 
       (.I0(UNSCRAMBLED_DATA_OUT[30]),
        .I1(UNSCRAMBLED_DATA_OUT[42]),
        .I2(UNSCRAMBLED_DATA_OUT[31]),
        .I3(UNSCRAMBLED_DATA_OUT[33]),
        .O(\pol_state[3]_i_37__1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_38__1 
       (.I0(UNSCRAMBLED_DATA_OUT[21]),
        .I1(UNSCRAMBLED_DATA_OUT[26]),
        .I2(UNSCRAMBLED_DATA_OUT[10]),
        .I3(UNSCRAMBLED_DATA_OUT[29]),
        .O(\pol_state[3]_i_38__1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_39__1 
       (.I0(UNSCRAMBLED_DATA_OUT[9]),
        .I1(UNSCRAMBLED_DATA_OUT[34]),
        .I2(UNSCRAMBLED_DATA_OUT[2]),
        .I3(UNSCRAMBLED_DATA_OUT[3]),
        .O(\pol_state[3]_i_39__1_n_0 ));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \pol_state[3]_i_40__1 
       (.I0(UNSCRAMBLED_DATA_OUT[60]),
        .I1(UNSCRAMBLED_DATA_OUT[61]),
        .I2(UNSCRAMBLED_DATA_OUT[55]),
        .I3(UNSCRAMBLED_DATA_OUT[48]),
        .O(\pol_state[3]_i_40__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_41__1 
       (.I0(UNSCRAMBLED_DATA_OUT[58]),
        .I1(UNSCRAMBLED_DATA_OUT[57]),
        .I2(UNSCRAMBLED_DATA_OUT[50]),
        .I3(UNSCRAMBLED_DATA_OUT[56]),
        .O(\pol_state[3]_i_41__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \pol_state[3]_i_4__1 
       (.I0(\pol_state[3]_i_7__1_n_0 ),
        .I1(\pol_state[3]_i_8__1_n_0 ),
        .I2(\pol_state[3]_i_9__1_n_0 ),
        .I3(\pol_state[3]_i_10__1_n_0 ),
        .I4(\pol_state[3]_i_11__1_n_0 ),
        .I5(CB_detect_dlyd0p5_i_3__0_n_0),
        .O(\unscrambled_data_i_reg[18]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \pol_state[3]_i_6__1 
       (.I0(\pol_state[3]_i_13__1_n_0 ),
        .I1(\pol_state[3]_i_14__1_n_0 ),
        .I2(\pol_state[3]_i_15__1_n_0 ),
        .I3(\pol_state[3]_i_16__1_n_0 ),
        .I4(\pol_state[3]_i_17__1_n_0 ),
        .I5(\pol_state[3]_i_18__1_n_0 ),
        .O(\unscrambled_data_i_reg[41]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \pol_state[3]_i_7__1 
       (.I0(UNSCRAMBLED_DATA_OUT[18]),
        .I1(UNSCRAMBLED_DATA_OUT[1]),
        .I2(UNSCRAMBLED_DATA_OUT[19]),
        .I3(UNSCRAMBLED_DATA_OUT[3]),
        .I4(\pol_state[3]_i_19__1_n_0 ),
        .I5(\pol_state[3]_i_20__1_n_0 ),
        .O(\pol_state[3]_i_7__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \pol_state[3]_i_8__1 
       (.I0(UNSCRAMBLED_DATA_OUT[16]),
        .I1(UNSCRAMBLED_DATA_OUT[10]),
        .I2(UNSCRAMBLED_DATA_OUT[17]),
        .I3(UNSCRAMBLED_DATA_OUT[9]),
        .I4(\pol_state[3]_i_21__1_n_0 ),
        .O(\pol_state[3]_i_8__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \pol_state[3]_i_9__1 
       (.I0(UNSCRAMBLED_DATA_OUT[44]),
        .I1(UNSCRAMBLED_DATA_OUT[14]),
        .I2(UNSCRAMBLED_DATA_OUT[37]),
        .I3(UNSCRAMBLED_DATA_OUT[36]),
        .I4(\pol_state[3]_i_22__1_n_0 ),
        .O(\pol_state[3]_i_9__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[0]_i_1__1 
       (.I0(\unscrambled_data_i_reg[63]_0 [39]),
        .I1(\unscrambled_data_i_reg[63]_0 [0]),
        .I2(\unscrambled_data_i_reg[63]_0 [58]),
        .O(unscrambled_data_i0));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[10]_i_1__1 
       (.I0(\unscrambled_data_i_reg[63]_0 [49]),
        .I1(\unscrambled_data_i_reg[63]_0 [10]),
        .I2(p_113_in),
        .O(unscrambled_data_i040_out));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[11]_i_1__1 
       (.I0(\unscrambled_data_i_reg[63]_0 [50]),
        .I1(\unscrambled_data_i_reg[63]_0 [11]),
        .I2(p_117_in),
        .O(unscrambled_data_i044_out));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[12]_i_1__1 
       (.I0(\unscrambled_data_i_reg[63]_0 [51]),
        .I1(\unscrambled_data_i_reg[63]_0 [12]),
        .I2(p_121_in),
        .O(unscrambled_data_i048_out));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[13]_i_1__1 
       (.I0(\unscrambled_data_i_reg[63]_0 [52]),
        .I1(\unscrambled_data_i_reg[63]_0 [13]),
        .I2(p_125_in),
        .O(unscrambled_data_i052_out));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[14]_i_1__1 
       (.I0(\unscrambled_data_i_reg[63]_0 [53]),
        .I1(\unscrambled_data_i_reg[63]_0 [14]),
        .I2(p_129_in),
        .O(unscrambled_data_i056_out));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[15]_i_1__1 
       (.I0(\unscrambled_data_i_reg[63]_0 [54]),
        .I1(\unscrambled_data_i_reg[63]_0 [15]),
        .I2(p_133_in),
        .O(unscrambled_data_i060_out));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[16]_i_1__1 
       (.I0(\unscrambled_data_i_reg[63]_0 [55]),
        .I1(\unscrambled_data_i_reg[63]_0 [16]),
        .I2(p_137_in),
        .O(unscrambled_data_i064_out));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[17]_i_1__1 
       (.I0(\unscrambled_data_i_reg[63]_0 [56]),
        .I1(\unscrambled_data_i_reg[63]_0 [17]),
        .I2(p_141_in),
        .O(unscrambled_data_i068_out));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[18]_i_1__1 
       (.I0(\unscrambled_data_i_reg[63]_0 [57]),
        .I1(\unscrambled_data_i_reg[63]_0 [18]),
        .I2(p_145_in),
        .O(unscrambled_data_i072_out));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[19]_i_1__1 
       (.I0(\unscrambled_data_i_reg[63]_0 [58]),
        .I1(\unscrambled_data_i_reg[63]_0 [19]),
        .I2(p_149_in),
        .O(unscrambled_data_i076_out));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[1]_i_1__1 
       (.I0(\unscrambled_data_i_reg[63]_0 [40]),
        .I1(\unscrambled_data_i_reg[63]_0 [1]),
        .I2(\unscrambled_data_i_reg[63]_0 [59]),
        .O(unscrambled_data_i04_out));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[20]_i_1__1 
       (.I0(\unscrambled_data_i_reg[63]_0 [59]),
        .I1(\unscrambled_data_i_reg[63]_0 [20]),
        .I2(p_153_in),
        .O(unscrambled_data_i080_out));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[21]_i_1__1 
       (.I0(\unscrambled_data_i_reg[63]_0 [60]),
        .I1(\unscrambled_data_i_reg[63]_0 [21]),
        .I2(p_157_in),
        .O(unscrambled_data_i084_out));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[22]_i_1__1 
       (.I0(\unscrambled_data_i_reg[63]_0 [61]),
        .I1(\unscrambled_data_i_reg[63]_0 [22]),
        .I2(p_161_in),
        .O(unscrambled_data_i088_out));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[23]_i_1__1 
       (.I0(\unscrambled_data_i_reg[63]_0 [62]),
        .I1(\unscrambled_data_i_reg[63]_0 [23]),
        .I2(p_165_in),
        .O(unscrambled_data_i092_out));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[24]_i_1__1 
       (.I0(\unscrambled_data_i_reg[63]_0 [63]),
        .I1(\unscrambled_data_i_reg[63]_0 [24]),
        .I2(p_169_in),
        .O(unscrambled_data_i096_out));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[25]_i_1__1 
       (.I0(p_97_in),
        .I1(\unscrambled_data_i_reg[63]_0 [25]),
        .I2(p_173_in),
        .O(unscrambled_data_i0100_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[26]_i_1__1 
       (.I0(p_101_in),
        .I1(\unscrambled_data_i_reg[63]_0 [26]),
        .I2(p_177_in),
        .O(unscrambled_data_i0104_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[27]_i_1__1 
       (.I0(p_105_in),
        .I1(\unscrambled_data_i_reg[63]_0 [27]),
        .I2(p_181_in),
        .O(unscrambled_data_i0108_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[28]_i_1__1 
       (.I0(p_109_in),
        .I1(\unscrambled_data_i_reg[63]_0 [28]),
        .I2(p_185_in),
        .O(unscrambled_data_i0112_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[29]_i_1__1 
       (.I0(p_113_in),
        .I1(\unscrambled_data_i_reg[63]_0 [29]),
        .I2(p_189_in),
        .O(unscrambled_data_i0116_out));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[2]_i_1__1 
       (.I0(\unscrambled_data_i_reg[63]_0 [41]),
        .I1(\unscrambled_data_i_reg[63]_0 [2]),
        .I2(\unscrambled_data_i_reg[63]_0 [60]),
        .O(unscrambled_data_i08_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[30]_i_1__1 
       (.I0(p_117_in),
        .I1(\unscrambled_data_i_reg[63]_0 [30]),
        .I2(p_193_in),
        .O(unscrambled_data_i0120_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[31]_i_1__1 
       (.I0(p_121_in),
        .I1(\unscrambled_data_i_reg[63]_0 [31]),
        .I2(p_197_in),
        .O(unscrambled_data_i0124_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[32]_i_1__1 
       (.I0(p_125_in),
        .I1(\unscrambled_data_i_reg[63]_0 [32]),
        .I2(p_201_in),
        .O(unscrambled_data_i0128_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[33]_i_1__1 
       (.I0(p_129_in),
        .I1(\unscrambled_data_i_reg[63]_0 [33]),
        .I2(p_205_in),
        .O(unscrambled_data_i0132_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[34]_i_1__1 
       (.I0(p_133_in),
        .I1(\unscrambled_data_i_reg[63]_0 [34]),
        .I2(p_209_in),
        .O(unscrambled_data_i0136_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[35]_i_1__1 
       (.I0(p_137_in),
        .I1(\unscrambled_data_i_reg[63]_0 [35]),
        .I2(p_213_in),
        .O(unscrambled_data_i0140_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[36]_i_1__1 
       (.I0(p_141_in),
        .I1(\unscrambled_data_i_reg[63]_0 [36]),
        .I2(p_217_in),
        .O(unscrambled_data_i0144_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[37]_i_1__1 
       (.I0(p_145_in),
        .I1(\unscrambled_data_i_reg[63]_0 [37]),
        .I2(p_221_in),
        .O(unscrambled_data_i0148_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[38]_i_1__1 
       (.I0(p_149_in),
        .I1(\unscrambled_data_i_reg[63]_0 [38]),
        .I2(p_225_in),
        .O(unscrambled_data_i0152_out));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[39]_i_1__1 
       (.I0(p_153_in),
        .I1(\unscrambled_data_i_reg[63]_0 [39]),
        .I2(p_229_in),
        .O(unscrambled_data_i0156_out));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[3]_i_1__1 
       (.I0(\unscrambled_data_i_reg[63]_0 [42]),
        .I1(\unscrambled_data_i_reg[63]_0 [3]),
        .I2(\unscrambled_data_i_reg[63]_0 [61]),
        .O(unscrambled_data_i012_out));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[40]_i_1__1 
       (.I0(p_157_in),
        .I1(\unscrambled_data_i_reg[63]_0 [40]),
        .I2(p_233_in),
        .O(unscrambled_data_i0160_out));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[41]_i_1__1 
       (.I0(p_161_in),
        .I1(\unscrambled_data_i_reg[63]_0 [41]),
        .I2(p_237_in),
        .O(unscrambled_data_i0164_out));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[42]_i_1__1 
       (.I0(p_165_in),
        .I1(\unscrambled_data_i_reg[63]_0 [42]),
        .I2(p_241_in),
        .O(unscrambled_data_i0168_out));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[43]_i_1__1 
       (.I0(p_169_in),
        .I1(\unscrambled_data_i_reg[63]_0 [43]),
        .I2(p_245_in),
        .O(unscrambled_data_i0172_out));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[44]_i_1__1 
       (.I0(p_173_in),
        .I1(\unscrambled_data_i_reg[63]_0 [44]),
        .I2(p_249_in),
        .O(unscrambled_data_i0176_out));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[45]_i_1__1 
       (.I0(p_177_in),
        .I1(\unscrambled_data_i_reg[63]_0 [45]),
        .I2(\descrambler_reg_n_0_[39] ),
        .O(unscrambled_data_i0180_out));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[46]_i_1__1 
       (.I0(p_181_in),
        .I1(\unscrambled_data_i_reg[63]_0 [46]),
        .I2(\descrambler_reg_n_0_[40] ),
        .O(unscrambled_data_i0184_out));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[47]_i_1__1 
       (.I0(p_185_in),
        .I1(\unscrambled_data_i_reg[63]_0 [47]),
        .I2(\descrambler_reg_n_0_[41] ),
        .O(unscrambled_data_i0188_out));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[48]_i_1__1 
       (.I0(p_189_in),
        .I1(\unscrambled_data_i_reg[63]_0 [48]),
        .I2(\descrambler_reg_n_0_[42] ),
        .O(unscrambled_data_i0192_out));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[49]_i_1__1 
       (.I0(p_193_in),
        .I1(\unscrambled_data_i_reg[63]_0 [49]),
        .I2(\descrambler_reg_n_0_[43] ),
        .O(unscrambled_data_i0196_out));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[4]_i_1__1 
       (.I0(\unscrambled_data_i_reg[63]_0 [43]),
        .I1(\unscrambled_data_i_reg[63]_0 [4]),
        .I2(\unscrambled_data_i_reg[63]_0 [62]),
        .O(unscrambled_data_i016_out));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[50]_i_1__1 
       (.I0(p_197_in),
        .I1(\unscrambled_data_i_reg[63]_0 [50]),
        .I2(\descrambler_reg_n_0_[44] ),
        .O(unscrambled_data_i0200_out));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[51]_i_1__1 
       (.I0(p_201_in),
        .I1(\unscrambled_data_i_reg[63]_0 [51]),
        .I2(\descrambler_reg_n_0_[45] ),
        .O(unscrambled_data_i0204_out));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[52]_i_1__1 
       (.I0(p_205_in),
        .I1(\unscrambled_data_i_reg[63]_0 [52]),
        .I2(\descrambler_reg_n_0_[46] ),
        .O(unscrambled_data_i0208_out));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[53]_i_1__1 
       (.I0(p_209_in),
        .I1(\unscrambled_data_i_reg[63]_0 [53]),
        .I2(\descrambler_reg_n_0_[47] ),
        .O(unscrambled_data_i0212_out));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[54]_i_1__1 
       (.I0(p_213_in),
        .I1(\unscrambled_data_i_reg[63]_0 [54]),
        .I2(\descrambler_reg_n_0_[48] ),
        .O(unscrambled_data_i0216_out));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[55]_i_1__1 
       (.I0(p_217_in),
        .I1(\unscrambled_data_i_reg[63]_0 [55]),
        .I2(\descrambler_reg_n_0_[49] ),
        .O(unscrambled_data_i0220_out));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[56]_i_1__1 
       (.I0(p_221_in),
        .I1(\unscrambled_data_i_reg[63]_0 [56]),
        .I2(\descrambler_reg_n_0_[50] ),
        .O(unscrambled_data_i0224_out));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[57]_i_1__1 
       (.I0(p_225_in),
        .I1(\unscrambled_data_i_reg[63]_0 [57]),
        .I2(\descrambler_reg_n_0_[51] ),
        .O(unscrambled_data_i0228_out));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[58]_i_1__1 
       (.I0(p_229_in),
        .I1(\unscrambled_data_i_reg[63]_0 [58]),
        .I2(\descrambler_reg_n_0_[52] ),
        .O(unscrambled_data_i0232_out));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[59]_i_1__1 
       (.I0(p_233_in),
        .I1(\unscrambled_data_i_reg[63]_0 [59]),
        .I2(\descrambler_reg_n_0_[53] ),
        .O(unscrambled_data_i0236_out));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[5]_i_1__1 
       (.I0(\unscrambled_data_i_reg[63]_0 [44]),
        .I1(\unscrambled_data_i_reg[63]_0 [5]),
        .I2(\unscrambled_data_i_reg[63]_0 [63]),
        .O(unscrambled_data_i020_out));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[60]_i_1__1 
       (.I0(p_237_in),
        .I1(\unscrambled_data_i_reg[63]_0 [60]),
        .I2(\descrambler_reg_n_0_[54] ),
        .O(unscrambled_data_i0240_out));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[61]_i_1__1 
       (.I0(p_241_in),
        .I1(\unscrambled_data_i_reg[63]_0 [61]),
        .I2(\descrambler_reg_n_0_[55] ),
        .O(unscrambled_data_i0244_out));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[62]_i_1__1 
       (.I0(p_245_in),
        .I1(\unscrambled_data_i_reg[63]_0 [62]),
        .I2(\descrambler_reg_n_0_[56] ),
        .O(unscrambled_data_i0248_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[63]_i_1__1 
       (.I0(p_249_in),
        .I1(\unscrambled_data_i_reg[63]_0 [63]),
        .I2(\descrambler_reg_n_0_[57] ),
        .O(unscrambled_data_i0252_out));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[6]_i_1__1 
       (.I0(\unscrambled_data_i_reg[63]_0 [45]),
        .I1(\unscrambled_data_i_reg[63]_0 [6]),
        .I2(p_97_in),
        .O(unscrambled_data_i024_out));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[7]_i_1__1 
       (.I0(\unscrambled_data_i_reg[63]_0 [46]),
        .I1(\unscrambled_data_i_reg[63]_0 [7]),
        .I2(p_101_in),
        .O(unscrambled_data_i028_out));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[8]_i_1__1 
       (.I0(\unscrambled_data_i_reg[63]_0 [47]),
        .I1(\unscrambled_data_i_reg[63]_0 [8]),
        .I2(p_105_in),
        .O(unscrambled_data_i032_out));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[9]_i_1__1 
       (.I0(\unscrambled_data_i_reg[63]_0 [48]),
        .I1(\unscrambled_data_i_reg[63]_0 [9]),
        .I2(p_109_in),
        .O(unscrambled_data_i036_out));
  FDRE \unscrambled_data_i_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0),
        .Q(UNSCRAMBLED_DATA_OUT[0]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i040_out),
        .Q(UNSCRAMBLED_DATA_OUT[10]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i044_out),
        .Q(UNSCRAMBLED_DATA_OUT[11]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i048_out),
        .Q(UNSCRAMBLED_DATA_OUT[12]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i052_out),
        .Q(UNSCRAMBLED_DATA_OUT[13]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i056_out),
        .Q(UNSCRAMBLED_DATA_OUT[14]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i060_out),
        .Q(UNSCRAMBLED_DATA_OUT[15]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[16] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i064_out),
        .Q(UNSCRAMBLED_DATA_OUT[16]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[17] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i068_out),
        .Q(UNSCRAMBLED_DATA_OUT[17]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[18] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i072_out),
        .Q(UNSCRAMBLED_DATA_OUT[18]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[19] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i076_out),
        .Q(UNSCRAMBLED_DATA_OUT[19]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i04_out),
        .Q(UNSCRAMBLED_DATA_OUT[1]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[20] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i080_out),
        .Q(UNSCRAMBLED_DATA_OUT[20]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[21] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i084_out),
        .Q(UNSCRAMBLED_DATA_OUT[21]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[22] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i088_out),
        .Q(UNSCRAMBLED_DATA_OUT[22]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[23] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i092_out),
        .Q(UNSCRAMBLED_DATA_OUT[23]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[24] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i096_out),
        .Q(UNSCRAMBLED_DATA_OUT[24]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[25] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0100_out),
        .Q(UNSCRAMBLED_DATA_OUT[25]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[26] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0104_out),
        .Q(UNSCRAMBLED_DATA_OUT[26]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[27] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0108_out),
        .Q(UNSCRAMBLED_DATA_OUT[27]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[28] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0112_out),
        .Q(UNSCRAMBLED_DATA_OUT[28]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[29] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0116_out),
        .Q(UNSCRAMBLED_DATA_OUT[29]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i08_out),
        .Q(UNSCRAMBLED_DATA_OUT[2]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[30] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0120_out),
        .Q(UNSCRAMBLED_DATA_OUT[30]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[31] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0124_out),
        .Q(UNSCRAMBLED_DATA_OUT[31]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[32] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0128_out),
        .Q(UNSCRAMBLED_DATA_OUT[32]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[33] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0132_out),
        .Q(UNSCRAMBLED_DATA_OUT[33]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[34] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0136_out),
        .Q(UNSCRAMBLED_DATA_OUT[34]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[35] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0140_out),
        .Q(UNSCRAMBLED_DATA_OUT[35]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[36] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0144_out),
        .Q(UNSCRAMBLED_DATA_OUT[36]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[37] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0148_out),
        .Q(UNSCRAMBLED_DATA_OUT[37]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[38] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0152_out),
        .Q(UNSCRAMBLED_DATA_OUT[38]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[39] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0156_out),
        .Q(UNSCRAMBLED_DATA_OUT[39]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i012_out),
        .Q(UNSCRAMBLED_DATA_OUT[3]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[40] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0160_out),
        .Q(UNSCRAMBLED_DATA_OUT[40]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[41] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0164_out),
        .Q(UNSCRAMBLED_DATA_OUT[41]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[42] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0168_out),
        .Q(UNSCRAMBLED_DATA_OUT[42]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[43] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0172_out),
        .Q(UNSCRAMBLED_DATA_OUT[43]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[44] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0176_out),
        .Q(UNSCRAMBLED_DATA_OUT[44]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[45] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0180_out),
        .Q(UNSCRAMBLED_DATA_OUT[45]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[46] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0184_out),
        .Q(UNSCRAMBLED_DATA_OUT[46]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[47] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0188_out),
        .Q(UNSCRAMBLED_DATA_OUT[47]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[48] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0192_out),
        .Q(UNSCRAMBLED_DATA_OUT[48]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[49] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0196_out),
        .Q(UNSCRAMBLED_DATA_OUT[49]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i016_out),
        .Q(UNSCRAMBLED_DATA_OUT[4]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[50] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0200_out),
        .Q(UNSCRAMBLED_DATA_OUT[50]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[51] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0204_out),
        .Q(UNSCRAMBLED_DATA_OUT[51]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[52] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0208_out),
        .Q(UNSCRAMBLED_DATA_OUT[52]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[53] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0212_out),
        .Q(UNSCRAMBLED_DATA_OUT[53]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[54] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0216_out),
        .Q(UNSCRAMBLED_DATA_OUT[54]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[55] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0220_out),
        .Q(UNSCRAMBLED_DATA_OUT[55]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[56] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0224_out),
        .Q(UNSCRAMBLED_DATA_OUT[56]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[57] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0228_out),
        .Q(UNSCRAMBLED_DATA_OUT[57]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[58] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0232_out),
        .Q(UNSCRAMBLED_DATA_OUT[58]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[59] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0236_out),
        .Q(UNSCRAMBLED_DATA_OUT[59]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i020_out),
        .Q(UNSCRAMBLED_DATA_OUT[5]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[60] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0240_out),
        .Q(UNSCRAMBLED_DATA_OUT[60]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[61] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0244_out),
        .Q(UNSCRAMBLED_DATA_OUT[61]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[62] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0248_out),
        .Q(UNSCRAMBLED_DATA_OUT[62]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[63] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0252_out),
        .Q(UNSCRAMBLED_DATA_OUT[63]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i024_out),
        .Q(UNSCRAMBLED_DATA_OUT[6]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i028_out),
        .Q(UNSCRAMBLED_DATA_OUT[7]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i032_out),
        .Q(UNSCRAMBLED_DATA_OUT[8]),
        .R(\descrambler[57]_i_1__1_n_0 ));
  FDRE \unscrambled_data_i_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i036_out),
        .Q(UNSCRAMBLED_DATA_OUT[9]),
        .R(\descrambler[57]_i_1__1_n_0 ));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_DESCRAMBLER_64B66B" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_DESCRAMBLER_64B66B_30
   (CC_detect_pulse_i,
    p_14_in,
    UNSCRAMBLED_DATA_OUT,
    cur_polarity_reg,
    \unscrambled_data_i_reg[47]_0 ,
    \unscrambled_data_i_reg[32]_0 ,
    \unscrambled_data_i_reg[60]_0 ,
    \unscrambled_data_i_reg[54]_0 ,
    CB_detect0,
    \unscrambled_data_i_reg[47]_1 ,
    CC_detect_dlyd1,
    D,
    \pol_state_reg[0] ,
    \pol_state_reg[0]_0 ,
    \pol_state_reg[0]_1 ,
    CB_detect_dlyd0p5_reg,
    \pol_state[3]_i_6__2_0 ,
    in0,
    E,
    Q,
    gtwiz_userclk_rx_usrclk_out);
  output CC_detect_pulse_i;
  output p_14_in;
  output [63:0]UNSCRAMBLED_DATA_OUT;
  output cur_polarity_reg;
  output \unscrambled_data_i_reg[47]_0 ;
  output \unscrambled_data_i_reg[32]_0 ;
  output \unscrambled_data_i_reg[60]_0 ;
  output \unscrambled_data_i_reg[54]_0 ;
  output CB_detect0;
  output \unscrambled_data_i_reg[47]_1 ;
  input CC_detect_dlyd1;
  input [2:0]D;
  input \pol_state_reg[0] ;
  input \pol_state_reg[0]_0 ;
  input \pol_state_reg[0]_1 ;
  input CB_detect_dlyd0p5_reg;
  input \pol_state[3]_i_6__2_0 ;
  input in0;
  input [0:0]E;
  input [63:0]Q;
  input gtwiz_userclk_rx_usrclk_out;

  wire CB_detect0;
  wire CB_detect_dlyd0p5_i_3__1_n_0;
  wire CB_detect_dlyd0p5_reg;
  wire CC_detect_dlyd1;
  wire CC_detect_dlyd1_i_2__2_n_0;
  wire CC_detect_dlyd1_i_3__2_n_0;
  wire CC_detect_dlyd1_i_4__2_n_0;
  wire CC_detect_pulse_i;
  wire [2:0]D;
  wire [0:0]E;
  wire [63:0]Q;
  wire [63:0]UNSCRAMBLED_DATA_OUT;
  wire cur_polarity_reg;
  wire \descrambler[57]_i_1__2_n_0 ;
  wire \descrambler_reg_n_0_[39] ;
  wire \descrambler_reg_n_0_[40] ;
  wire \descrambler_reg_n_0_[41] ;
  wire \descrambler_reg_n_0_[42] ;
  wire \descrambler_reg_n_0_[43] ;
  wire \descrambler_reg_n_0_[44] ;
  wire \descrambler_reg_n_0_[45] ;
  wire \descrambler_reg_n_0_[46] ;
  wire \descrambler_reg_n_0_[47] ;
  wire \descrambler_reg_n_0_[48] ;
  wire \descrambler_reg_n_0_[49] ;
  wire \descrambler_reg_n_0_[50] ;
  wire \descrambler_reg_n_0_[51] ;
  wire \descrambler_reg_n_0_[52] ;
  wire \descrambler_reg_n_0_[53] ;
  wire \descrambler_reg_n_0_[54] ;
  wire \descrambler_reg_n_0_[55] ;
  wire \descrambler_reg_n_0_[56] ;
  wire \descrambler_reg_n_0_[57] ;
  wire gtwiz_userclk_rx_usrclk_out;
  wire in0;
  wire p_101_in;
  wire p_105_in;
  wire p_109_in;
  wire p_113_in;
  wire p_117_in;
  wire p_121_in;
  wire p_125_in;
  wire p_129_in;
  wire p_133_in;
  wire p_137_in;
  wire p_141_in;
  wire p_145_in;
  wire p_149_in;
  wire p_14_in;
  wire p_153_in;
  wire p_157_in;
  wire p_161_in;
  wire p_165_in;
  wire p_169_in;
  wire p_173_in;
  wire p_177_in;
  wire p_181_in;
  wire p_185_in;
  wire p_189_in;
  wire p_193_in;
  wire p_197_in;
  wire p_201_in;
  wire p_205_in;
  wire p_209_in;
  wire p_213_in;
  wire p_217_in;
  wire p_221_in;
  wire p_225_in;
  wire p_229_in;
  wire p_233_in;
  wire p_237_in;
  wire p_241_in;
  wire p_245_in;
  wire p_249_in;
  wire p_97_in;
  wire \pol_state[0]_i_10_n_0 ;
  wire \pol_state[0]_i_7__1_n_0 ;
  wire \pol_state[0]_i_8__1_n_0 ;
  wire \pol_state[0]_i_9_n_0 ;
  wire \pol_state[1]_i_6__0_n_0 ;
  wire \pol_state[1]_i_7__0_n_0 ;
  wire \pol_state[3]_i_10__2_n_0 ;
  wire \pol_state[3]_i_11__2_n_0 ;
  wire \pol_state[3]_i_13__2_n_0 ;
  wire \pol_state[3]_i_14__2_n_0 ;
  wire \pol_state[3]_i_15__2_n_0 ;
  wire \pol_state[3]_i_16__2_n_0 ;
  wire \pol_state[3]_i_17__2_n_0 ;
  wire \pol_state[3]_i_18__2_n_0 ;
  wire \pol_state[3]_i_19__2_n_0 ;
  wire \pol_state[3]_i_20__2_n_0 ;
  wire \pol_state[3]_i_21__2_n_0 ;
  wire \pol_state[3]_i_22__2_n_0 ;
  wire \pol_state[3]_i_23__0_n_0 ;
  wire \pol_state[3]_i_24__2_n_0 ;
  wire \pol_state[3]_i_25__2_n_0 ;
  wire \pol_state[3]_i_26__2_n_0 ;
  wire \pol_state[3]_i_27__2_n_0 ;
  wire \pol_state[3]_i_28_n_0 ;
  wire \pol_state[3]_i_29__2_n_0 ;
  wire \pol_state[3]_i_30__2_n_0 ;
  wire \pol_state[3]_i_31__2_n_0 ;
  wire \pol_state[3]_i_32__2_n_0 ;
  wire \pol_state[3]_i_33__2_n_0 ;
  wire \pol_state[3]_i_34__2_n_0 ;
  wire \pol_state[3]_i_35__2_n_0 ;
  wire \pol_state[3]_i_36__2_n_0 ;
  wire \pol_state[3]_i_37__2_n_0 ;
  wire \pol_state[3]_i_38__2_n_0 ;
  wire \pol_state[3]_i_39__2_n_0 ;
  wire \pol_state[3]_i_41__2_n_0 ;
  wire \pol_state[3]_i_42__1_n_0 ;
  wire \pol_state[3]_i_43_n_0 ;
  wire \pol_state[3]_i_44_n_0 ;
  wire \pol_state[3]_i_45_n_0 ;
  wire \pol_state[3]_i_6__2_0 ;
  wire \pol_state[3]_i_7__2_n_0 ;
  wire \pol_state[3]_i_8__2_n_0 ;
  wire \pol_state[3]_i_9__2_n_0 ;
  wire \pol_state_reg[0] ;
  wire \pol_state_reg[0]_0 ;
  wire \pol_state_reg[0]_1 ;
  wire unscrambled_data_i0;
  wire unscrambled_data_i0100_out;
  wire unscrambled_data_i0104_out;
  wire unscrambled_data_i0108_out;
  wire unscrambled_data_i0112_out;
  wire unscrambled_data_i0116_out;
  wire unscrambled_data_i0120_out;
  wire unscrambled_data_i0124_out;
  wire unscrambled_data_i0128_out;
  wire unscrambled_data_i012_out;
  wire unscrambled_data_i0132_out;
  wire unscrambled_data_i0136_out;
  wire unscrambled_data_i0140_out;
  wire unscrambled_data_i0144_out;
  wire unscrambled_data_i0148_out;
  wire unscrambled_data_i0152_out;
  wire unscrambled_data_i0156_out;
  wire unscrambled_data_i0160_out;
  wire unscrambled_data_i0164_out;
  wire unscrambled_data_i0168_out;
  wire unscrambled_data_i016_out;
  wire unscrambled_data_i0172_out;
  wire unscrambled_data_i0176_out;
  wire unscrambled_data_i0180_out;
  wire unscrambled_data_i0184_out;
  wire unscrambled_data_i0188_out;
  wire unscrambled_data_i0192_out;
  wire unscrambled_data_i0196_out;
  wire unscrambled_data_i0200_out;
  wire unscrambled_data_i0204_out;
  wire unscrambled_data_i0208_out;
  wire unscrambled_data_i020_out;
  wire unscrambled_data_i0212_out;
  wire unscrambled_data_i0216_out;
  wire unscrambled_data_i0220_out;
  wire unscrambled_data_i0224_out;
  wire unscrambled_data_i0228_out;
  wire unscrambled_data_i0232_out;
  wire unscrambled_data_i0236_out;
  wire unscrambled_data_i0240_out;
  wire unscrambled_data_i0244_out;
  wire unscrambled_data_i0248_out;
  wire unscrambled_data_i024_out;
  wire unscrambled_data_i0252_out;
  wire unscrambled_data_i028_out;
  wire unscrambled_data_i032_out;
  wire unscrambled_data_i036_out;
  wire unscrambled_data_i040_out;
  wire unscrambled_data_i044_out;
  wire unscrambled_data_i048_out;
  wire unscrambled_data_i04_out;
  wire unscrambled_data_i052_out;
  wire unscrambled_data_i056_out;
  wire unscrambled_data_i060_out;
  wire unscrambled_data_i064_out;
  wire unscrambled_data_i068_out;
  wire unscrambled_data_i072_out;
  wire unscrambled_data_i076_out;
  wire unscrambled_data_i080_out;
  wire unscrambled_data_i084_out;
  wire unscrambled_data_i088_out;
  wire unscrambled_data_i08_out;
  wire unscrambled_data_i092_out;
  wire unscrambled_data_i096_out;
  wire \unscrambled_data_i_reg[32]_0 ;
  wire \unscrambled_data_i_reg[47]_0 ;
  wire \unscrambled_data_i_reg[47]_1 ;
  wire \unscrambled_data_i_reg[54]_0 ;
  wire \unscrambled_data_i_reg[60]_0 ;

  LUT6 #(
    .INIT(64'h0000000000000020)) 
    CB_detect_dlyd0p5_i_1__2
       (.I0(CB_detect_dlyd0p5_reg),
        .I1(CB_detect_dlyd0p5_i_3__1_n_0),
        .I2(UNSCRAMBLED_DATA_OUT[54]),
        .I3(UNSCRAMBLED_DATA_OUT[51]),
        .I4(UNSCRAMBLED_DATA_OUT[55]),
        .I5(CC_detect_dlyd1_i_2__2_n_0),
        .O(CB_detect0));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    CB_detect_dlyd0p5_i_3__1
       (.I0(UNSCRAMBLED_DATA_OUT[52]),
        .I1(UNSCRAMBLED_DATA_OUT[49]),
        .I2(UNSCRAMBLED_DATA_OUT[63]),
        .I3(UNSCRAMBLED_DATA_OUT[48]),
        .O(CB_detect_dlyd0p5_i_3__1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    CC_detect_dlyd1_i_1__2
       (.I0(CC_detect_dlyd1_i_2__2_n_0),
        .I1(CC_detect_dlyd1_i_3__2_n_0),
        .I2(UNSCRAMBLED_DATA_OUT[52]),
        .I3(UNSCRAMBLED_DATA_OUT[49]),
        .I4(UNSCRAMBLED_DATA_OUT[63]),
        .I5(UNSCRAMBLED_DATA_OUT[48]),
        .O(p_14_in));
  LUT4 #(
    .INIT(16'hFF7F)) 
    CC_detect_dlyd1_i_2__2
       (.I0(UNSCRAMBLED_DATA_OUT[61]),
        .I1(UNSCRAMBLED_DATA_OUT[62]),
        .I2(UNSCRAMBLED_DATA_OUT[60]),
        .I3(CC_detect_dlyd1_i_4__2_n_0),
        .O(CC_detect_dlyd1_i_2__2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBFFFFF)) 
    CC_detect_dlyd1_i_3__2
       (.I0(D[0]),
        .I1(D[1]),
        .I2(D[2]),
        .I3(UNSCRAMBLED_DATA_OUT[54]),
        .I4(UNSCRAMBLED_DATA_OUT[55]),
        .I5(UNSCRAMBLED_DATA_OUT[51]),
        .O(CC_detect_dlyd1_i_3__2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    CC_detect_dlyd1_i_4__2
       (.I0(UNSCRAMBLED_DATA_OUT[59]),
        .I1(UNSCRAMBLED_DATA_OUT[50]),
        .I2(UNSCRAMBLED_DATA_OUT[53]),
        .I3(UNSCRAMBLED_DATA_OUT[56]),
        .I4(UNSCRAMBLED_DATA_OUT[57]),
        .I5(UNSCRAMBLED_DATA_OUT[58]),
        .O(CC_detect_dlyd1_i_4__2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    CC_detect_pulse_r_i_1__2
       (.I0(p_14_in),
        .I1(CC_detect_dlyd1),
        .O(CC_detect_pulse_i));
  LUT1 #(
    .INIT(2'h1)) 
    \descrambler[57]_i_1__2 
       (.I0(in0),
        .O(\descrambler[57]_i_1__2_n_0 ));
  FDRE \descrambler_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[0]),
        .Q(p_97_in),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDRE \descrambler_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[10]),
        .Q(p_137_in),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDSE \descrambler_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[11]),
        .Q(p_141_in),
        .S(\descrambler[57]_i_1__2_n_0 ));
  FDRE \descrambler_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[12]),
        .Q(p_145_in),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDSE \descrambler_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[13]),
        .Q(p_149_in),
        .S(\descrambler[57]_i_1__2_n_0 ));
  FDRE \descrambler_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[14]),
        .Q(p_153_in),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDSE \descrambler_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[15]),
        .Q(p_157_in),
        .S(\descrambler[57]_i_1__2_n_0 ));
  FDRE \descrambler_reg[16] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[16]),
        .Q(p_161_in),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDSE \descrambler_reg[17] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[17]),
        .Q(p_165_in),
        .S(\descrambler[57]_i_1__2_n_0 ));
  FDRE \descrambler_reg[18] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[18]),
        .Q(p_169_in),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDSE \descrambler_reg[19] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[19]),
        .Q(p_173_in),
        .S(\descrambler[57]_i_1__2_n_0 ));
  FDSE \descrambler_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[1]),
        .Q(p_101_in),
        .S(\descrambler[57]_i_1__2_n_0 ));
  FDRE \descrambler_reg[20] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[20]),
        .Q(p_177_in),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDSE \descrambler_reg[21] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[21]),
        .Q(p_181_in),
        .S(\descrambler[57]_i_1__2_n_0 ));
  FDRE \descrambler_reg[22] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[22]),
        .Q(p_185_in),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDSE \descrambler_reg[23] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[23]),
        .Q(p_189_in),
        .S(\descrambler[57]_i_1__2_n_0 ));
  FDRE \descrambler_reg[24] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[24]),
        .Q(p_193_in),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDSE \descrambler_reg[25] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[25]),
        .Q(p_197_in),
        .S(\descrambler[57]_i_1__2_n_0 ));
  FDRE \descrambler_reg[26] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[26]),
        .Q(p_201_in),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDSE \descrambler_reg[27] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[27]),
        .Q(p_205_in),
        .S(\descrambler[57]_i_1__2_n_0 ));
  FDRE \descrambler_reg[28] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[28]),
        .Q(p_209_in),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDSE \descrambler_reg[29] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[29]),
        .Q(p_213_in),
        .S(\descrambler[57]_i_1__2_n_0 ));
  FDRE \descrambler_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[2]),
        .Q(p_105_in),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDRE \descrambler_reg[30] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[30]),
        .Q(p_217_in),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDSE \descrambler_reg[31] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[31]),
        .Q(p_221_in),
        .S(\descrambler[57]_i_1__2_n_0 ));
  FDRE \descrambler_reg[32] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[32]),
        .Q(p_225_in),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDSE \descrambler_reg[33] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[33]),
        .Q(p_229_in),
        .S(\descrambler[57]_i_1__2_n_0 ));
  FDRE \descrambler_reg[34] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[34]),
        .Q(p_233_in),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDSE \descrambler_reg[35] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[35]),
        .Q(p_237_in),
        .S(\descrambler[57]_i_1__2_n_0 ));
  FDRE \descrambler_reg[36] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[36]),
        .Q(p_241_in),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDSE \descrambler_reg[37] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[37]),
        .Q(p_245_in),
        .S(\descrambler[57]_i_1__2_n_0 ));
  FDRE \descrambler_reg[38] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[38]),
        .Q(p_249_in),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDSE \descrambler_reg[39] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[39]),
        .Q(\descrambler_reg_n_0_[39] ),
        .S(\descrambler[57]_i_1__2_n_0 ));
  FDSE \descrambler_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[3]),
        .Q(p_109_in),
        .S(\descrambler[57]_i_1__2_n_0 ));
  FDRE \descrambler_reg[40] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[40]),
        .Q(\descrambler_reg_n_0_[40] ),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDSE \descrambler_reg[41] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[41]),
        .Q(\descrambler_reg_n_0_[41] ),
        .S(\descrambler[57]_i_1__2_n_0 ));
  FDRE \descrambler_reg[42] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[42]),
        .Q(\descrambler_reg_n_0_[42] ),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDSE \descrambler_reg[43] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[43]),
        .Q(\descrambler_reg_n_0_[43] ),
        .S(\descrambler[57]_i_1__2_n_0 ));
  FDRE \descrambler_reg[44] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[44]),
        .Q(\descrambler_reg_n_0_[44] ),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDSE \descrambler_reg[45] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[45]),
        .Q(\descrambler_reg_n_0_[45] ),
        .S(\descrambler[57]_i_1__2_n_0 ));
  FDRE \descrambler_reg[46] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[46]),
        .Q(\descrambler_reg_n_0_[46] ),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDSE \descrambler_reg[47] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[47]),
        .Q(\descrambler_reg_n_0_[47] ),
        .S(\descrambler[57]_i_1__2_n_0 ));
  FDRE \descrambler_reg[48] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[48]),
        .Q(\descrambler_reg_n_0_[48] ),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDSE \descrambler_reg[49] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[49]),
        .Q(\descrambler_reg_n_0_[49] ),
        .S(\descrambler[57]_i_1__2_n_0 ));
  FDRE \descrambler_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[4]),
        .Q(p_113_in),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDRE \descrambler_reg[50] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[50]),
        .Q(\descrambler_reg_n_0_[50] ),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDSE \descrambler_reg[51] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[51]),
        .Q(\descrambler_reg_n_0_[51] ),
        .S(\descrambler[57]_i_1__2_n_0 ));
  FDRE \descrambler_reg[52] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[52]),
        .Q(\descrambler_reg_n_0_[52] ),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDSE \descrambler_reg[53] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[53]),
        .Q(\descrambler_reg_n_0_[53] ),
        .S(\descrambler[57]_i_1__2_n_0 ));
  FDRE \descrambler_reg[54] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[54]),
        .Q(\descrambler_reg_n_0_[54] ),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDSE \descrambler_reg[55] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[55]),
        .Q(\descrambler_reg_n_0_[55] ),
        .S(\descrambler[57]_i_1__2_n_0 ));
  FDRE \descrambler_reg[56] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[56]),
        .Q(\descrambler_reg_n_0_[56] ),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDSE \descrambler_reg[57] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[57]),
        .Q(\descrambler_reg_n_0_[57] ),
        .S(\descrambler[57]_i_1__2_n_0 ));
  FDSE \descrambler_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[5]),
        .Q(p_117_in),
        .S(\descrambler[57]_i_1__2_n_0 ));
  FDRE \descrambler_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[6]),
        .Q(p_121_in),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDSE \descrambler_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[7]),
        .Q(p_125_in),
        .S(\descrambler[57]_i_1__2_n_0 ));
  FDRE \descrambler_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[8]),
        .Q(p_129_in),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDSE \descrambler_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[9]),
        .Q(p_133_in),
        .S(\descrambler[57]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[0]_i_10 
       (.I0(UNSCRAMBLED_DATA_OUT[45]),
        .I1(UNSCRAMBLED_DATA_OUT[47]),
        .I2(UNSCRAMBLED_DATA_OUT[8]),
        .I3(UNSCRAMBLED_DATA_OUT[46]),
        .O(\pol_state[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBB0BBBB)) 
    \pol_state[0]_i_3__0 
       (.I0(\unscrambled_data_i_reg[47]_0 ),
        .I1(\pol_state_reg[0] ),
        .I2(\pol_state_reg[0]_0 ),
        .I3(\pol_state_reg[0]_1 ),
        .I4(\unscrambled_data_i_reg[32]_0 ),
        .I5(\unscrambled_data_i_reg[60]_0 ),
        .O(cur_polarity_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFC)) 
    \pol_state[0]_i_6__1 
       (.I0(\pol_state[3]_i_11__2_n_0 ),
        .I1(\pol_state[3]_i_10__2_n_0 ),
        .I2(\pol_state[0]_i_7__1_n_0 ),
        .I3(\pol_state[3]_i_7__2_n_0 ),
        .I4(CC_detect_dlyd1_i_2__2_n_0),
        .I5(\pol_state[0]_i_8__1_n_0 ),
        .O(\unscrambled_data_i_reg[54]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[0]_i_7__1 
       (.I0(\pol_state[3]_i_22__2_n_0 ),
        .I1(\pol_state[0]_i_9_n_0 ),
        .I2(\pol_state[3]_i_21__2_n_0 ),
        .I3(\pol_state[0]_i_10_n_0 ),
        .O(\pol_state[0]_i_7__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFB)) 
    \pol_state[0]_i_8__1 
       (.I0(CB_detect_dlyd0p5_i_3__1_n_0),
        .I1(UNSCRAMBLED_DATA_OUT[54]),
        .I2(UNSCRAMBLED_DATA_OUT[51]),
        .I3(UNSCRAMBLED_DATA_OUT[55]),
        .O(\pol_state[0]_i_8__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[0]_i_9 
       (.I0(UNSCRAMBLED_DATA_OUT[38]),
        .I1(UNSCRAMBLED_DATA_OUT[39]),
        .I2(UNSCRAMBLED_DATA_OUT[0]),
        .I3(UNSCRAMBLED_DATA_OUT[9]),
        .O(\pol_state[0]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \pol_state[1]_i_4__1 
       (.I0(\pol_state[1]_i_6__0_n_0 ),
        .I1(\pol_state[3]_i_7__2_n_0 ),
        .I2(\pol_state[3]_i_8__2_n_0 ),
        .I3(\pol_state[3]_i_9__2_n_0 ),
        .I4(\pol_state[3]_i_10__2_n_0 ),
        .O(\unscrambled_data_i_reg[60]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBFFF)) 
    \pol_state[1]_i_6__0 
       (.I0(CC_detect_dlyd1_i_4__2_n_0),
        .I1(UNSCRAMBLED_DATA_OUT[60]),
        .I2(UNSCRAMBLED_DATA_OUT[62]),
        .I3(UNSCRAMBLED_DATA_OUT[61]),
        .I4(\pol_state[1]_i_7__0_n_0 ),
        .I5(CB_detect_dlyd0p5_i_3__1_n_0),
        .O(\pol_state[1]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \pol_state[1]_i_7__0 
       (.I0(UNSCRAMBLED_DATA_OUT[55]),
        .I1(UNSCRAMBLED_DATA_OUT[51]),
        .I2(UNSCRAMBLED_DATA_OUT[54]),
        .O(\pol_state[1]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \pol_state[3]_i_10__2 
       (.I0(\pol_state[3]_i_23__0_n_0 ),
        .I1(\pol_state[3]_i_24__2_n_0 ),
        .I2(\pol_state[3]_i_25__2_n_0 ),
        .I3(\pol_state[3]_i_26__2_n_0 ),
        .I4(\pol_state[3]_i_27__2_n_0 ),
        .O(\pol_state[3]_i_10__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \pol_state[3]_i_11__2 
       (.I0(\pol_state[3]_i_28_n_0 ),
        .I1(UNSCRAMBLED_DATA_OUT[54]),
        .I2(UNSCRAMBLED_DATA_OUT[52]),
        .I3(UNSCRAMBLED_DATA_OUT[51]),
        .I4(UNSCRAMBLED_DATA_OUT[55]),
        .O(\pol_state[3]_i_11__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \pol_state[3]_i_12__2 
       (.I0(\pol_state[3]_i_13__2_n_0 ),
        .I1(\pol_state[3]_i_14__2_n_0 ),
        .I2(\pol_state[3]_i_15__2_n_0 ),
        .I3(\pol_state[3]_i_29__2_n_0 ),
        .I4(\pol_state[3]_i_30__2_n_0 ),
        .I5(\pol_state[3]_i_31__2_n_0 ),
        .O(\unscrambled_data_i_reg[47]_1 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \pol_state[3]_i_13__2 
       (.I0(\pol_state[3]_i_32__2_n_0 ),
        .I1(\pol_state[3]_i_33__2_n_0 ),
        .I2(\pol_state[3]_i_34__2_n_0 ),
        .I3(\pol_state[3]_i_35__2_n_0 ),
        .O(\pol_state[3]_i_13__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \pol_state[3]_i_14__2 
       (.I0(UNSCRAMBLED_DATA_OUT[47]),
        .I1(UNSCRAMBLED_DATA_OUT[44]),
        .I2(UNSCRAMBLED_DATA_OUT[2]),
        .I3(UNSCRAMBLED_DATA_OUT[1]),
        .I4(\pol_state[3]_i_36__2_n_0 ),
        .O(\pol_state[3]_i_14__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \pol_state[3]_i_15__2 
       (.I0(UNSCRAMBLED_DATA_OUT[11]),
        .I1(UNSCRAMBLED_DATA_OUT[10]),
        .I2(UNSCRAMBLED_DATA_OUT[9]),
        .I3(UNSCRAMBLED_DATA_OUT[6]),
        .I4(\pol_state[3]_i_37__2_n_0 ),
        .O(\pol_state[3]_i_15__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \pol_state[3]_i_16__2 
       (.I0(UNSCRAMBLED_DATA_OUT[30]),
        .I1(UNSCRAMBLED_DATA_OUT[17]),
        .I2(UNSCRAMBLED_DATA_OUT[31]),
        .I3(UNSCRAMBLED_DATA_OUT[16]),
        .I4(\pol_state[3]_i_38__2_n_0 ),
        .O(\pol_state[3]_i_16__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \pol_state[3]_i_17__2 
       (.I0(UNSCRAMBLED_DATA_OUT[38]),
        .I1(UNSCRAMBLED_DATA_OUT[37]),
        .I2(UNSCRAMBLED_DATA_OUT[39]),
        .I3(UNSCRAMBLED_DATA_OUT[36]),
        .I4(\pol_state[3]_i_39__2_n_0 ),
        .O(\pol_state[3]_i_17__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    \pol_state[3]_i_18__2 
       (.I0(\pol_state[3]_i_6__2_0 ),
        .I1(\pol_state[3]_i_41__2_n_0 ),
        .I2(UNSCRAMBLED_DATA_OUT[54]),
        .I3(UNSCRAMBLED_DATA_OUT[52]),
        .I4(\pol_state[3]_i_42__1_n_0 ),
        .I5(\pol_state[3]_i_43_n_0 ),
        .O(\pol_state[3]_i_18__2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_19__2 
       (.I0(UNSCRAMBLED_DATA_OUT[10]),
        .I1(UNSCRAMBLED_DATA_OUT[14]),
        .I2(UNSCRAMBLED_DATA_OUT[11]),
        .I3(UNSCRAMBLED_DATA_OUT[41]),
        .O(\pol_state[3]_i_19__2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_20__2 
       (.I0(UNSCRAMBLED_DATA_OUT[17]),
        .I1(UNSCRAMBLED_DATA_OUT[40]),
        .I2(UNSCRAMBLED_DATA_OUT[12]),
        .I3(UNSCRAMBLED_DATA_OUT[18]),
        .O(\pol_state[3]_i_20__2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_21__2 
       (.I0(UNSCRAMBLED_DATA_OUT[1]),
        .I1(UNSCRAMBLED_DATA_OUT[3]),
        .I2(UNSCRAMBLED_DATA_OUT[2]),
        .I3(UNSCRAMBLED_DATA_OUT[44]),
        .O(\pol_state[3]_i_21__2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_22__2 
       (.I0(UNSCRAMBLED_DATA_OUT[16]),
        .I1(UNSCRAMBLED_DATA_OUT[19]),
        .I2(UNSCRAMBLED_DATA_OUT[36]),
        .I3(UNSCRAMBLED_DATA_OUT[37]),
        .O(\pol_state[3]_i_22__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \pol_state[3]_i_23__0 
       (.I0(D[1]),
        .I1(D[0]),
        .I2(UNSCRAMBLED_DATA_OUT[6]),
        .I3(UNSCRAMBLED_DATA_OUT[5]),
        .I4(UNSCRAMBLED_DATA_OUT[7]),
        .I5(UNSCRAMBLED_DATA_OUT[4]),
        .O(\pol_state[3]_i_23__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_24__2 
       (.I0(UNSCRAMBLED_DATA_OUT[29]),
        .I1(UNSCRAMBLED_DATA_OUT[34]),
        .I2(UNSCRAMBLED_DATA_OUT[30]),
        .I3(UNSCRAMBLED_DATA_OUT[31]),
        .O(\pol_state[3]_i_24__2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_25__2 
       (.I0(UNSCRAMBLED_DATA_OUT[22]),
        .I1(UNSCRAMBLED_DATA_OUT[23]),
        .I2(UNSCRAMBLED_DATA_OUT[28]),
        .I3(UNSCRAMBLED_DATA_OUT[35]),
        .O(\pol_state[3]_i_25__2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_26__2 
       (.I0(UNSCRAMBLED_DATA_OUT[20]),
        .I1(UNSCRAMBLED_DATA_OUT[42]),
        .I2(UNSCRAMBLED_DATA_OUT[21]),
        .I3(UNSCRAMBLED_DATA_OUT[43]),
        .O(\pol_state[3]_i_26__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_27__2 
       (.I0(UNSCRAMBLED_DATA_OUT[24]),
        .I1(UNSCRAMBLED_DATA_OUT[27]),
        .I2(UNSCRAMBLED_DATA_OUT[25]),
        .I3(UNSCRAMBLED_DATA_OUT[26]),
        .O(\pol_state[3]_i_27__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \pol_state[3]_i_28 
       (.I0(UNSCRAMBLED_DATA_OUT[48]),
        .I1(UNSCRAMBLED_DATA_OUT[63]),
        .I2(UNSCRAMBLED_DATA_OUT[49]),
        .O(\pol_state[3]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_29__2 
       (.I0(\pol_state[3]_i_39__2_n_0 ),
        .I1(\pol_state[3]_i_44_n_0 ),
        .I2(\pol_state[3]_i_38__2_n_0 ),
        .I3(\pol_state[3]_i_45_n_0 ),
        .O(\pol_state[3]_i_29__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEFFFFF)) 
    \pol_state[3]_i_30__2 
       (.I0(\pol_state[3]_i_41__2_n_0 ),
        .I1(UNSCRAMBLED_DATA_OUT[54]),
        .I2(UNSCRAMBLED_DATA_OUT[52]),
        .I3(D[1]),
        .I4(D[0]),
        .O(\pol_state[3]_i_30__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \pol_state[3]_i_31__2 
       (.I0(UNSCRAMBLED_DATA_OUT[50]),
        .I1(UNSCRAMBLED_DATA_OUT[63]),
        .I2(UNSCRAMBLED_DATA_OUT[56]),
        .I3(UNSCRAMBLED_DATA_OUT[51]),
        .I4(\pol_state[3]_i_43_n_0 ),
        .O(\pol_state[3]_i_31__2_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_32__2 
       (.I0(UNSCRAMBLED_DATA_OUT[40]),
        .I1(UNSCRAMBLED_DATA_OUT[43]),
        .I2(UNSCRAMBLED_DATA_OUT[45]),
        .I3(UNSCRAMBLED_DATA_OUT[46]),
        .O(\pol_state[3]_i_32__2_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \pol_state[3]_i_33__2 
       (.I0(UNSCRAMBLED_DATA_OUT[41]),
        .I1(UNSCRAMBLED_DATA_OUT[42]),
        .I2(UNSCRAMBLED_DATA_OUT[18]),
        .I3(UNSCRAMBLED_DATA_OUT[29]),
        .O(\pol_state[3]_i_33__2_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_34__2 
       (.I0(UNSCRAMBLED_DATA_OUT[19]),
        .I1(UNSCRAMBLED_DATA_OUT[28]),
        .I2(UNSCRAMBLED_DATA_OUT[20]),
        .I3(UNSCRAMBLED_DATA_OUT[21]),
        .O(\pol_state[3]_i_34__2_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_35__2 
       (.I0(UNSCRAMBLED_DATA_OUT[13]),
        .I1(UNSCRAMBLED_DATA_OUT[23]),
        .I2(UNSCRAMBLED_DATA_OUT[12]),
        .I3(UNSCRAMBLED_DATA_OUT[22]),
        .O(\pol_state[3]_i_35__2_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_36__2 
       (.I0(UNSCRAMBLED_DATA_OUT[7]),
        .I1(UNSCRAMBLED_DATA_OUT[8]),
        .I2(UNSCRAMBLED_DATA_OUT[0]),
        .I3(UNSCRAMBLED_DATA_OUT[3]),
        .O(\pol_state[3]_i_36__2_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_37__2 
       (.I0(UNSCRAMBLED_DATA_OUT[5]),
        .I1(UNSCRAMBLED_DATA_OUT[14]),
        .I2(UNSCRAMBLED_DATA_OUT[4]),
        .I3(UNSCRAMBLED_DATA_OUT[15]),
        .O(\pol_state[3]_i_37__2_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_38__2 
       (.I0(UNSCRAMBLED_DATA_OUT[32]),
        .I1(UNSCRAMBLED_DATA_OUT[35]),
        .I2(UNSCRAMBLED_DATA_OUT[33]),
        .I3(UNSCRAMBLED_DATA_OUT[34]),
        .O(\pol_state[3]_i_38__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_39__2 
       (.I0(UNSCRAMBLED_DATA_OUT[24]),
        .I1(UNSCRAMBLED_DATA_OUT[27]),
        .I2(UNSCRAMBLED_DATA_OUT[25]),
        .I3(UNSCRAMBLED_DATA_OUT[26]),
        .O(\pol_state[3]_i_39__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFDFFFFFFFFFF)) 
    \pol_state[3]_i_41__2 
       (.I0(UNSCRAMBLED_DATA_OUT[58]),
        .I1(UNSCRAMBLED_DATA_OUT[60]),
        .I2(UNSCRAMBLED_DATA_OUT[62]),
        .I3(UNSCRAMBLED_DATA_OUT[53]),
        .I4(UNSCRAMBLED_DATA_OUT[61]),
        .I5(UNSCRAMBLED_DATA_OUT[55]),
        .O(\pol_state[3]_i_41__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_42__1 
       (.I0(UNSCRAMBLED_DATA_OUT[51]),
        .I1(UNSCRAMBLED_DATA_OUT[56]),
        .I2(UNSCRAMBLED_DATA_OUT[63]),
        .I3(UNSCRAMBLED_DATA_OUT[50]),
        .O(\pol_state[3]_i_42__1_n_0 ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \pol_state[3]_i_43 
       (.I0(UNSCRAMBLED_DATA_OUT[49]),
        .I1(UNSCRAMBLED_DATA_OUT[57]),
        .I2(UNSCRAMBLED_DATA_OUT[48]),
        .I3(UNSCRAMBLED_DATA_OUT[59]),
        .O(\pol_state[3]_i_43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_44 
       (.I0(UNSCRAMBLED_DATA_OUT[36]),
        .I1(UNSCRAMBLED_DATA_OUT[39]),
        .I2(UNSCRAMBLED_DATA_OUT[37]),
        .I3(UNSCRAMBLED_DATA_OUT[38]),
        .O(\pol_state[3]_i_44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_45 
       (.I0(UNSCRAMBLED_DATA_OUT[16]),
        .I1(UNSCRAMBLED_DATA_OUT[31]),
        .I2(UNSCRAMBLED_DATA_OUT[17]),
        .I3(UNSCRAMBLED_DATA_OUT[30]),
        .O(\pol_state[3]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \pol_state[3]_i_4__2 
       (.I0(\pol_state[3]_i_7__2_n_0 ),
        .I1(\pol_state[3]_i_8__2_n_0 ),
        .I2(\pol_state[3]_i_9__2_n_0 ),
        .I3(\pol_state[3]_i_10__2_n_0 ),
        .I4(\pol_state[3]_i_11__2_n_0 ),
        .I5(CC_detect_dlyd1_i_2__2_n_0),
        .O(\unscrambled_data_i_reg[32]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \pol_state[3]_i_6__2 
       (.I0(\pol_state[3]_i_13__2_n_0 ),
        .I1(\pol_state[3]_i_14__2_n_0 ),
        .I2(\pol_state[3]_i_15__2_n_0 ),
        .I3(\pol_state[3]_i_16__2_n_0 ),
        .I4(\pol_state[3]_i_17__2_n_0 ),
        .I5(\pol_state[3]_i_18__2_n_0 ),
        .O(\unscrambled_data_i_reg[47]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \pol_state[3]_i_7__2 
       (.I0(UNSCRAMBLED_DATA_OUT[32]),
        .I1(UNSCRAMBLED_DATA_OUT[13]),
        .I2(UNSCRAMBLED_DATA_OUT[33]),
        .I3(UNSCRAMBLED_DATA_OUT[15]),
        .I4(\pol_state[3]_i_19__2_n_0 ),
        .I5(\pol_state[3]_i_20__2_n_0 ),
        .O(\pol_state[3]_i_7__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \pol_state[3]_i_8__2 
       (.I0(UNSCRAMBLED_DATA_OUT[46]),
        .I1(UNSCRAMBLED_DATA_OUT[8]),
        .I2(UNSCRAMBLED_DATA_OUT[47]),
        .I3(UNSCRAMBLED_DATA_OUT[45]),
        .I4(\pol_state[3]_i_21__2_n_0 ),
        .O(\pol_state[3]_i_8__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \pol_state[3]_i_9__2 
       (.I0(UNSCRAMBLED_DATA_OUT[9]),
        .I1(UNSCRAMBLED_DATA_OUT[0]),
        .I2(UNSCRAMBLED_DATA_OUT[39]),
        .I3(UNSCRAMBLED_DATA_OUT[38]),
        .I4(\pol_state[3]_i_22__2_n_0 ),
        .O(\pol_state[3]_i_9__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[0]_i_1__2 
       (.I0(Q[39]),
        .I1(Q[0]),
        .I2(Q[58]),
        .O(unscrambled_data_i0));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[10]_i_1__2 
       (.I0(Q[49]),
        .I1(Q[10]),
        .I2(p_113_in),
        .O(unscrambled_data_i040_out));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[11]_i_1__2 
       (.I0(Q[50]),
        .I1(Q[11]),
        .I2(p_117_in),
        .O(unscrambled_data_i044_out));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[12]_i_1__2 
       (.I0(Q[51]),
        .I1(Q[12]),
        .I2(p_121_in),
        .O(unscrambled_data_i048_out));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[13]_i_1__2 
       (.I0(Q[52]),
        .I1(Q[13]),
        .I2(p_125_in),
        .O(unscrambled_data_i052_out));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[14]_i_1__2 
       (.I0(Q[53]),
        .I1(Q[14]),
        .I2(p_129_in),
        .O(unscrambled_data_i056_out));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[15]_i_1__2 
       (.I0(Q[54]),
        .I1(Q[15]),
        .I2(p_133_in),
        .O(unscrambled_data_i060_out));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[16]_i_1__2 
       (.I0(Q[55]),
        .I1(Q[16]),
        .I2(p_137_in),
        .O(unscrambled_data_i064_out));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[17]_i_1__2 
       (.I0(Q[56]),
        .I1(Q[17]),
        .I2(p_141_in),
        .O(unscrambled_data_i068_out));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[18]_i_1__2 
       (.I0(Q[57]),
        .I1(Q[18]),
        .I2(p_145_in),
        .O(unscrambled_data_i072_out));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[19]_i_1__2 
       (.I0(Q[58]),
        .I1(Q[19]),
        .I2(p_149_in),
        .O(unscrambled_data_i076_out));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[1]_i_1__2 
       (.I0(Q[40]),
        .I1(Q[1]),
        .I2(Q[59]),
        .O(unscrambled_data_i04_out));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[20]_i_1__2 
       (.I0(Q[59]),
        .I1(Q[20]),
        .I2(p_153_in),
        .O(unscrambled_data_i080_out));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[21]_i_1__2 
       (.I0(Q[60]),
        .I1(Q[21]),
        .I2(p_157_in),
        .O(unscrambled_data_i084_out));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[22]_i_1__2 
       (.I0(Q[61]),
        .I1(Q[22]),
        .I2(p_161_in),
        .O(unscrambled_data_i088_out));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[23]_i_1__2 
       (.I0(Q[62]),
        .I1(Q[23]),
        .I2(p_165_in),
        .O(unscrambled_data_i092_out));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[24]_i_1__2 
       (.I0(Q[63]),
        .I1(Q[24]),
        .I2(p_169_in),
        .O(unscrambled_data_i096_out));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[25]_i_1__2 
       (.I0(p_97_in),
        .I1(Q[25]),
        .I2(p_173_in),
        .O(unscrambled_data_i0100_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[26]_i_1__2 
       (.I0(p_101_in),
        .I1(Q[26]),
        .I2(p_177_in),
        .O(unscrambled_data_i0104_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[27]_i_1__2 
       (.I0(p_105_in),
        .I1(Q[27]),
        .I2(p_181_in),
        .O(unscrambled_data_i0108_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[28]_i_1__2 
       (.I0(p_109_in),
        .I1(Q[28]),
        .I2(p_185_in),
        .O(unscrambled_data_i0112_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[29]_i_1__2 
       (.I0(p_113_in),
        .I1(Q[29]),
        .I2(p_189_in),
        .O(unscrambled_data_i0116_out));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[2]_i_1__2 
       (.I0(Q[41]),
        .I1(Q[2]),
        .I2(Q[60]),
        .O(unscrambled_data_i08_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[30]_i_1__2 
       (.I0(p_117_in),
        .I1(Q[30]),
        .I2(p_193_in),
        .O(unscrambled_data_i0120_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[31]_i_1__2 
       (.I0(p_121_in),
        .I1(Q[31]),
        .I2(p_197_in),
        .O(unscrambled_data_i0124_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[32]_i_1__2 
       (.I0(p_125_in),
        .I1(Q[32]),
        .I2(p_201_in),
        .O(unscrambled_data_i0128_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[33]_i_1__2 
       (.I0(p_129_in),
        .I1(Q[33]),
        .I2(p_205_in),
        .O(unscrambled_data_i0132_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[34]_i_1__2 
       (.I0(p_133_in),
        .I1(Q[34]),
        .I2(p_209_in),
        .O(unscrambled_data_i0136_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[35]_i_1__2 
       (.I0(p_137_in),
        .I1(Q[35]),
        .I2(p_213_in),
        .O(unscrambled_data_i0140_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[36]_i_1__2 
       (.I0(p_141_in),
        .I1(Q[36]),
        .I2(p_217_in),
        .O(unscrambled_data_i0144_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[37]_i_1__2 
       (.I0(p_145_in),
        .I1(Q[37]),
        .I2(p_221_in),
        .O(unscrambled_data_i0148_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[38]_i_1__2 
       (.I0(p_149_in),
        .I1(Q[38]),
        .I2(p_225_in),
        .O(unscrambled_data_i0152_out));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[39]_i_1__2 
       (.I0(p_153_in),
        .I1(Q[39]),
        .I2(p_229_in),
        .O(unscrambled_data_i0156_out));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[3]_i_1__2 
       (.I0(Q[42]),
        .I1(Q[3]),
        .I2(Q[61]),
        .O(unscrambled_data_i012_out));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[40]_i_1__2 
       (.I0(p_157_in),
        .I1(Q[40]),
        .I2(p_233_in),
        .O(unscrambled_data_i0160_out));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[41]_i_1__2 
       (.I0(p_161_in),
        .I1(Q[41]),
        .I2(p_237_in),
        .O(unscrambled_data_i0164_out));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[42]_i_1__2 
       (.I0(p_165_in),
        .I1(Q[42]),
        .I2(p_241_in),
        .O(unscrambled_data_i0168_out));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[43]_i_1__2 
       (.I0(p_169_in),
        .I1(Q[43]),
        .I2(p_245_in),
        .O(unscrambled_data_i0172_out));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[44]_i_1__2 
       (.I0(p_173_in),
        .I1(Q[44]),
        .I2(p_249_in),
        .O(unscrambled_data_i0176_out));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[45]_i_1__2 
       (.I0(p_177_in),
        .I1(Q[45]),
        .I2(\descrambler_reg_n_0_[39] ),
        .O(unscrambled_data_i0180_out));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[46]_i_1__2 
       (.I0(p_181_in),
        .I1(Q[46]),
        .I2(\descrambler_reg_n_0_[40] ),
        .O(unscrambled_data_i0184_out));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[47]_i_1__2 
       (.I0(p_185_in),
        .I1(Q[47]),
        .I2(\descrambler_reg_n_0_[41] ),
        .O(unscrambled_data_i0188_out));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[48]_i_1__2 
       (.I0(p_189_in),
        .I1(Q[48]),
        .I2(\descrambler_reg_n_0_[42] ),
        .O(unscrambled_data_i0192_out));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[49]_i_1__2 
       (.I0(p_193_in),
        .I1(Q[49]),
        .I2(\descrambler_reg_n_0_[43] ),
        .O(unscrambled_data_i0196_out));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[4]_i_1__2 
       (.I0(Q[43]),
        .I1(Q[4]),
        .I2(Q[62]),
        .O(unscrambled_data_i016_out));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[50]_i_1__2 
       (.I0(p_197_in),
        .I1(Q[50]),
        .I2(\descrambler_reg_n_0_[44] ),
        .O(unscrambled_data_i0200_out));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[51]_i_1__2 
       (.I0(p_201_in),
        .I1(Q[51]),
        .I2(\descrambler_reg_n_0_[45] ),
        .O(unscrambled_data_i0204_out));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[52]_i_1__2 
       (.I0(p_205_in),
        .I1(Q[52]),
        .I2(\descrambler_reg_n_0_[46] ),
        .O(unscrambled_data_i0208_out));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[53]_i_1__2 
       (.I0(p_209_in),
        .I1(Q[53]),
        .I2(\descrambler_reg_n_0_[47] ),
        .O(unscrambled_data_i0212_out));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[54]_i_1__2 
       (.I0(p_213_in),
        .I1(Q[54]),
        .I2(\descrambler_reg_n_0_[48] ),
        .O(unscrambled_data_i0216_out));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[55]_i_1__2 
       (.I0(p_217_in),
        .I1(Q[55]),
        .I2(\descrambler_reg_n_0_[49] ),
        .O(unscrambled_data_i0220_out));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[56]_i_1__2 
       (.I0(p_221_in),
        .I1(Q[56]),
        .I2(\descrambler_reg_n_0_[50] ),
        .O(unscrambled_data_i0224_out));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[57]_i_1__2 
       (.I0(p_225_in),
        .I1(Q[57]),
        .I2(\descrambler_reg_n_0_[51] ),
        .O(unscrambled_data_i0228_out));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[58]_i_1__2 
       (.I0(p_229_in),
        .I1(Q[58]),
        .I2(\descrambler_reg_n_0_[52] ),
        .O(unscrambled_data_i0232_out));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[59]_i_1__2 
       (.I0(p_233_in),
        .I1(Q[59]),
        .I2(\descrambler_reg_n_0_[53] ),
        .O(unscrambled_data_i0236_out));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[5]_i_1__2 
       (.I0(Q[44]),
        .I1(Q[5]),
        .I2(Q[63]),
        .O(unscrambled_data_i020_out));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[60]_i_1__2 
       (.I0(p_237_in),
        .I1(Q[60]),
        .I2(\descrambler_reg_n_0_[54] ),
        .O(unscrambled_data_i0240_out));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[61]_i_1__2 
       (.I0(p_241_in),
        .I1(Q[61]),
        .I2(\descrambler_reg_n_0_[55] ),
        .O(unscrambled_data_i0244_out));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[62]_i_1__2 
       (.I0(p_245_in),
        .I1(Q[62]),
        .I2(\descrambler_reg_n_0_[56] ),
        .O(unscrambled_data_i0248_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[63]_i_1__2 
       (.I0(p_249_in),
        .I1(Q[63]),
        .I2(\descrambler_reg_n_0_[57] ),
        .O(unscrambled_data_i0252_out));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[6]_i_1__2 
       (.I0(Q[45]),
        .I1(Q[6]),
        .I2(p_97_in),
        .O(unscrambled_data_i024_out));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[7]_i_1__2 
       (.I0(Q[46]),
        .I1(Q[7]),
        .I2(p_101_in),
        .O(unscrambled_data_i028_out));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[8]_i_1__2 
       (.I0(Q[47]),
        .I1(Q[8]),
        .I2(p_105_in),
        .O(unscrambled_data_i032_out));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[9]_i_1__2 
       (.I0(Q[48]),
        .I1(Q[9]),
        .I2(p_109_in),
        .O(unscrambled_data_i036_out));
  FDRE \unscrambled_data_i_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0),
        .Q(UNSCRAMBLED_DATA_OUT[0]),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDRE \unscrambled_data_i_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i040_out),
        .Q(UNSCRAMBLED_DATA_OUT[10]),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDRE \unscrambled_data_i_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i044_out),
        .Q(UNSCRAMBLED_DATA_OUT[11]),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDRE \unscrambled_data_i_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i048_out),
        .Q(UNSCRAMBLED_DATA_OUT[12]),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDRE \unscrambled_data_i_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i052_out),
        .Q(UNSCRAMBLED_DATA_OUT[13]),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDRE \unscrambled_data_i_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i056_out),
        .Q(UNSCRAMBLED_DATA_OUT[14]),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDRE \unscrambled_data_i_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i060_out),
        .Q(UNSCRAMBLED_DATA_OUT[15]),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDRE \unscrambled_data_i_reg[16] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i064_out),
        .Q(UNSCRAMBLED_DATA_OUT[16]),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDRE \unscrambled_data_i_reg[17] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i068_out),
        .Q(UNSCRAMBLED_DATA_OUT[17]),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDRE \unscrambled_data_i_reg[18] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i072_out),
        .Q(UNSCRAMBLED_DATA_OUT[18]),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDRE \unscrambled_data_i_reg[19] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i076_out),
        .Q(UNSCRAMBLED_DATA_OUT[19]),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDRE \unscrambled_data_i_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i04_out),
        .Q(UNSCRAMBLED_DATA_OUT[1]),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDRE \unscrambled_data_i_reg[20] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i080_out),
        .Q(UNSCRAMBLED_DATA_OUT[20]),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDRE \unscrambled_data_i_reg[21] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i084_out),
        .Q(UNSCRAMBLED_DATA_OUT[21]),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDRE \unscrambled_data_i_reg[22] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i088_out),
        .Q(UNSCRAMBLED_DATA_OUT[22]),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDRE \unscrambled_data_i_reg[23] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i092_out),
        .Q(UNSCRAMBLED_DATA_OUT[23]),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDRE \unscrambled_data_i_reg[24] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i096_out),
        .Q(UNSCRAMBLED_DATA_OUT[24]),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDRE \unscrambled_data_i_reg[25] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0100_out),
        .Q(UNSCRAMBLED_DATA_OUT[25]),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDRE \unscrambled_data_i_reg[26] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0104_out),
        .Q(UNSCRAMBLED_DATA_OUT[26]),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDRE \unscrambled_data_i_reg[27] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0108_out),
        .Q(UNSCRAMBLED_DATA_OUT[27]),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDRE \unscrambled_data_i_reg[28] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0112_out),
        .Q(UNSCRAMBLED_DATA_OUT[28]),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDRE \unscrambled_data_i_reg[29] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0116_out),
        .Q(UNSCRAMBLED_DATA_OUT[29]),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDRE \unscrambled_data_i_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i08_out),
        .Q(UNSCRAMBLED_DATA_OUT[2]),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDRE \unscrambled_data_i_reg[30] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0120_out),
        .Q(UNSCRAMBLED_DATA_OUT[30]),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDRE \unscrambled_data_i_reg[31] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0124_out),
        .Q(UNSCRAMBLED_DATA_OUT[31]),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDRE \unscrambled_data_i_reg[32] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0128_out),
        .Q(UNSCRAMBLED_DATA_OUT[32]),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDRE \unscrambled_data_i_reg[33] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0132_out),
        .Q(UNSCRAMBLED_DATA_OUT[33]),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDRE \unscrambled_data_i_reg[34] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0136_out),
        .Q(UNSCRAMBLED_DATA_OUT[34]),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDRE \unscrambled_data_i_reg[35] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0140_out),
        .Q(UNSCRAMBLED_DATA_OUT[35]),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDRE \unscrambled_data_i_reg[36] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0144_out),
        .Q(UNSCRAMBLED_DATA_OUT[36]),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDRE \unscrambled_data_i_reg[37] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0148_out),
        .Q(UNSCRAMBLED_DATA_OUT[37]),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDRE \unscrambled_data_i_reg[38] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0152_out),
        .Q(UNSCRAMBLED_DATA_OUT[38]),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDRE \unscrambled_data_i_reg[39] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0156_out),
        .Q(UNSCRAMBLED_DATA_OUT[39]),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDRE \unscrambled_data_i_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i012_out),
        .Q(UNSCRAMBLED_DATA_OUT[3]),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDRE \unscrambled_data_i_reg[40] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0160_out),
        .Q(UNSCRAMBLED_DATA_OUT[40]),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDRE \unscrambled_data_i_reg[41] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0164_out),
        .Q(UNSCRAMBLED_DATA_OUT[41]),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDRE \unscrambled_data_i_reg[42] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0168_out),
        .Q(UNSCRAMBLED_DATA_OUT[42]),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDRE \unscrambled_data_i_reg[43] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0172_out),
        .Q(UNSCRAMBLED_DATA_OUT[43]),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDRE \unscrambled_data_i_reg[44] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0176_out),
        .Q(UNSCRAMBLED_DATA_OUT[44]),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDRE \unscrambled_data_i_reg[45] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0180_out),
        .Q(UNSCRAMBLED_DATA_OUT[45]),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDRE \unscrambled_data_i_reg[46] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0184_out),
        .Q(UNSCRAMBLED_DATA_OUT[46]),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDRE \unscrambled_data_i_reg[47] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0188_out),
        .Q(UNSCRAMBLED_DATA_OUT[47]),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDRE \unscrambled_data_i_reg[48] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0192_out),
        .Q(UNSCRAMBLED_DATA_OUT[48]),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDRE \unscrambled_data_i_reg[49] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0196_out),
        .Q(UNSCRAMBLED_DATA_OUT[49]),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDRE \unscrambled_data_i_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i016_out),
        .Q(UNSCRAMBLED_DATA_OUT[4]),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDRE \unscrambled_data_i_reg[50] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0200_out),
        .Q(UNSCRAMBLED_DATA_OUT[50]),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDRE \unscrambled_data_i_reg[51] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0204_out),
        .Q(UNSCRAMBLED_DATA_OUT[51]),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDRE \unscrambled_data_i_reg[52] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0208_out),
        .Q(UNSCRAMBLED_DATA_OUT[52]),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDRE \unscrambled_data_i_reg[53] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0212_out),
        .Q(UNSCRAMBLED_DATA_OUT[53]),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDRE \unscrambled_data_i_reg[54] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0216_out),
        .Q(UNSCRAMBLED_DATA_OUT[54]),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDRE \unscrambled_data_i_reg[55] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0220_out),
        .Q(UNSCRAMBLED_DATA_OUT[55]),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDRE \unscrambled_data_i_reg[56] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0224_out),
        .Q(UNSCRAMBLED_DATA_OUT[56]),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDRE \unscrambled_data_i_reg[57] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0228_out),
        .Q(UNSCRAMBLED_DATA_OUT[57]),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDRE \unscrambled_data_i_reg[58] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0232_out),
        .Q(UNSCRAMBLED_DATA_OUT[58]),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDRE \unscrambled_data_i_reg[59] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0236_out),
        .Q(UNSCRAMBLED_DATA_OUT[59]),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDRE \unscrambled_data_i_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i020_out),
        .Q(UNSCRAMBLED_DATA_OUT[5]),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDRE \unscrambled_data_i_reg[60] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0240_out),
        .Q(UNSCRAMBLED_DATA_OUT[60]),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDRE \unscrambled_data_i_reg[61] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0244_out),
        .Q(UNSCRAMBLED_DATA_OUT[61]),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDRE \unscrambled_data_i_reg[62] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0248_out),
        .Q(UNSCRAMBLED_DATA_OUT[62]),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDRE \unscrambled_data_i_reg[63] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0252_out),
        .Q(UNSCRAMBLED_DATA_OUT[63]),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDRE \unscrambled_data_i_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i024_out),
        .Q(UNSCRAMBLED_DATA_OUT[6]),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDRE \unscrambled_data_i_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i028_out),
        .Q(UNSCRAMBLED_DATA_OUT[7]),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDRE \unscrambled_data_i_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i032_out),
        .Q(UNSCRAMBLED_DATA_OUT[8]),
        .R(\descrambler[57]_i_1__2_n_0 ));
  FDRE \unscrambled_data_i_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i036_out),
        .Q(UNSCRAMBLED_DATA_OUT[9]),
        .R(\descrambler[57]_i_1__2_n_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_MULTI_GT
   (gtwiz_userclk_rx_usrclk_out,
    gtwiz_reset_tx_done_out,
    gtwiz_reset_rx_done_out,
    gt_to_common_qpllreset_out,
    gtwiz_userdata_rx_out,
    drpdo_out,
    drprdy_out,
    gt_powergood,
    rxbufstatus_out,
    rxdatavalid_out,
    rxheader_out,
    rxheadervalid_out,
    tx_out_clk,
    init_clk_0,
    new_gtx_rx_pcsreset_comb0,
    rst_in_out_reg,
    out,
    i_in_meta_reg,
    drpaddr_in,
    init_clk,
    drpdi_in,
    drpen_in,
    drpwe_in,
    gt_refclk1_out,
    rxn,
    rxp,
    gt_qpllclk_quad1_out,
    gt_qpllrefclk_quad1_out,
    gt_rxcdrovrden_in,
    rxgearboxslip_in,
    rxpolarity_in,
    fsm_resetdone_to_rxreset_in,
    fsm_resetdone_to_new_gtx_rx_comb,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3);
  output gtwiz_userclk_rx_usrclk_out;
  output [0:0]gtwiz_reset_tx_done_out;
  output [0:0]gtwiz_reset_rx_done_out;
  output gt_to_common_qpllreset_out;
  output [255:0]gtwiz_userdata_rx_out;
  output [63:0]drpdo_out;
  output [3:0]drprdy_out;
  output [3:0]gt_powergood;
  output [3:0]rxbufstatus_out;
  output [3:0]rxdatavalid_out;
  output [7:0]rxheader_out;
  output [3:0]rxheadervalid_out;
  output tx_out_clk;
  output init_clk_0;
  output new_gtx_rx_pcsreset_comb0;
  input rst_in_out_reg;
  input out;
  input i_in_meta_reg;
  input [39:0]drpaddr_in;
  input init_clk;
  input [63:0]drpdi_in;
  input [3:0]drpen_in;
  input [3:0]drpwe_in;
  input gt_refclk1_out;
  input [0:3]rxn;
  input [0:3]rxp;
  input gt_qpllclk_quad1_out;
  input gt_qpllrefclk_quad1_out;
  input gt_rxcdrovrden_in;
  input [3:0]rxgearboxslip_in;
  input [3:0]rxpolarity_in;
  input fsm_resetdone_to_rxreset_in;
  input fsm_resetdone_to_new_gtx_rx_comb;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;

  wire aurora_64b66b_rx_0_gt_i_n_461;
  wire aurora_64b66b_rx_0_gt_i_n_464;
  wire aurora_64b66b_rx_0_gt_i_n_465;
  wire aurora_64b66b_rx_0_gt_i_n_466;
  wire aurora_64b66b_rx_0_gt_i_n_467;
  wire [39:0]drpaddr_in;
  wire [63:0]drpdi_in;
  wire [63:0]drpdo_out;
  wire [3:0]drpen_in;
  wire [3:0]drprdy_out;
  wire [3:0]drpwe_in;
  wire fsm_resetdone_to_new_gtx_rx_comb;
  wire fsm_resetdone_to_rxreset_in;
  wire [3:0]gt_powergood;
  wire gt_qpllclk_quad1_out;
  wire gt_qpllrefclk_quad1_out;
  wire gt_refclk1_out;
  wire gt_rxcdrovrden_in;
  wire gt_to_common_qpllreset_out;
  wire [0:0]gtwiz_reset_rx_done_out;
  wire [0:0]gtwiz_reset_tx_done_out;
  wire gtwiz_userclk_rx_active_in;
  wire gtwiz_userclk_rx_active_out;
  wire gtwiz_userclk_rx_reset_in_r;
  wire gtwiz_userclk_rx_reset_in_r_i_1_n_0;
  wire gtwiz_userclk_rx_usrclk_out;
  wire [255:0]gtwiz_userdata_rx_out;
  wire gtx_rx_pcsreset_comb;
  wire i_in_meta_reg;
  wire init_clk;
  wire init_clk_0;
  wire \^lopt ;
  wire \^lopt_1 ;
  wire \^lopt_2 ;
  wire \^lopt_3 ;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire new_gtx_rx_pcsreset_comb0;
  wire out;
  wire [7:0]p_0_in__27;
  wire rst_in_out_reg;
  wire [3:0]rxbufstatus_out;
  wire [3:0]rxdatavalid_out;
  wire [3:0]rxgearboxslip_in;
  wire [7:0]rxheader_out;
  wire [3:0]rxheadervalid_out;
  wire [0:3]rxn;
  wire [0:3]rxp;
  wire [3:0]rxpolarity_in;
  wire tx_out_clk;
  wire [3:0]txpmaresetdone_out;
  wire ultrascale_rx_userclk_n_1;
  wire \usrclk_rx_active_in_extend_cntr[7]_i_3_n_0 ;
  wire \usrclk_rx_active_in_extend_cntr[7]_i_4_n_0 ;
  wire \usrclk_rx_active_in_extend_cntr_reg_n_0_[0] ;
  wire \usrclk_rx_active_in_extend_cntr_reg_n_0_[1] ;
  wire \usrclk_rx_active_in_extend_cntr_reg_n_0_[2] ;
  wire \usrclk_rx_active_in_extend_cntr_reg_n_0_[3] ;
  wire \usrclk_rx_active_in_extend_cntr_reg_n_0_[4] ;
  wire \usrclk_rx_active_in_extend_cntr_reg_n_0_[5] ;
  wire \usrclk_rx_active_in_extend_cntr_reg_n_0_[6] ;
  wire [63:0]NLW_aurora_64b66b_rx_0_gt_i_dmonitorout_out_UNCONNECTED;
  wire [3:0]NLW_aurora_64b66b_rx_0_gt_i_eyescandataerror_out_UNCONNECTED;
  wire [0:0]NLW_aurora_64b66b_rx_0_gt_i_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED;
  wire [3:0]NLW_aurora_64b66b_rx_0_gt_i_gtytxn_out_UNCONNECTED;
  wire [3:0]NLW_aurora_64b66b_rx_0_gt_i_gtytxp_out_UNCONNECTED;
  wire [10:0]NLW_aurora_64b66b_rx_0_gt_i_rxbufstatus_out_UNCONNECTED;
  wire [7:1]NLW_aurora_64b66b_rx_0_gt_i_rxdatavalid_out_UNCONNECTED;
  wire [23:2]NLW_aurora_64b66b_rx_0_gt_i_rxheader_out_UNCONNECTED;
  wire [7:1]NLW_aurora_64b66b_rx_0_gt_i_rxheadervalid_out_UNCONNECTED;
  wire [3:0]NLW_aurora_64b66b_rx_0_gt_i_rxoutclk_out_UNCONNECTED;
  wire [3:0]NLW_aurora_64b66b_rx_0_gt_i_rxprbserr_out_UNCONNECTED;
  wire [3:0]NLW_aurora_64b66b_rx_0_gt_i_rxresetdone_out_UNCONNECTED;
  wire [7:0]NLW_aurora_64b66b_rx_0_gt_i_rxstartofseq_out_UNCONNECTED;
  wire [7:0]NLW_aurora_64b66b_rx_0_gt_i_txbufstatus_out_UNCONNECTED;
  wire [3:0]NLW_aurora_64b66b_rx_0_gt_i_txoutclk_out_UNCONNECTED;
  wire [3:0]NLW_aurora_64b66b_rx_0_gt_i_txoutclkfabric_out_UNCONNECTED;
  wire [3:0]NLW_aurora_64b66b_rx_0_gt_i_txoutclkpcs_out_UNCONNECTED;
  wire [3:0]NLW_aurora_64b66b_rx_0_gt_i_txresetdone_out_UNCONNECTED;

  assign \^lopt_3  = lopt;
  assign lopt_2 = lopt_5;
  assign lopt_3 = lopt_6;
  assign lopt_4 = lopt_1;
  (* CHECK_LICENSE_TYPE = "aurora_64b66b_rx_0_gt,aurora_64b66b_rx_0_gt_gtwizard_top,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "aurora_64b66b_rx_0_gt_gtwizard_top,Vivado 2020.2" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_gt aurora_64b66b_rx_0_gt_i
       (.dmonitorout_out(NLW_aurora_64b66b_rx_0_gt_i_dmonitorout_out_UNCONNECTED[63:0]),
        .drpaddr_in(drpaddr_in),
        .drpclk_in({1'b0,init_clk,1'b0,1'b0}),
        .drpdi_in(drpdi_in),
        .drpdo_out(drpdo_out),
        .drpen_in(drpen_in),
        .drprdy_out(drprdy_out),
        .drpwe_in(drpwe_in),
        .eyescandataerror_out(NLW_aurora_64b66b_rx_0_gt_i_eyescandataerror_out_UNCONNECTED[3:0]),
        .eyescanreset_in({1'b0,1'b0,1'b0,1'b0}),
        .eyescantrigger_in({1'b0,1'b0,1'b0,1'b0}),
        .gtpowergood_out(gt_powergood),
        .gtrefclk0_in({1'b0,gt_refclk1_out,1'b0,1'b0}),
        .gtwiz_reset_all_in(1'b0),
        .gtwiz_reset_clk_freerun_in(1'b0),
        .gtwiz_reset_qpll0lock_in(i_in_meta_reg),
        .gtwiz_reset_qpll0reset_out(gt_to_common_qpllreset_out),
        .gtwiz_reset_rx_cdr_stable_out(NLW_aurora_64b66b_rx_0_gt_i_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED[0]),
        .gtwiz_reset_rx_datapath_in(out),
        .gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_out),
        .gtwiz_reset_rx_pll_and_datapath_in(rst_in_out_reg),
        .gtwiz_reset_tx_datapath_in(1'b0),
        .gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_out),
        .gtwiz_reset_tx_pll_and_datapath_in(1'b0),
        .gtwiz_userclk_rx_active_in(gtwiz_userclk_rx_active_in),
        .gtwiz_userclk_tx_active_in(1'b0),
        .gtwiz_userdata_rx_out(gtwiz_userdata_rx_out),
        .gtwiz_userdata_tx_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtyrxn_in({rxn[3],rxn[2],rxn[1],rxn[0]}),
        .gtyrxp_in({rxp[3],rxp[2],rxp[1],rxp[0]}),
        .gtytxn_out(NLW_aurora_64b66b_rx_0_gt_i_gtytxn_out_UNCONNECTED[3:0]),
        .gtytxp_out(NLW_aurora_64b66b_rx_0_gt_i_gtytxp_out_UNCONNECTED[3:0]),
        .loopback_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .lopt(\^lopt ),
        .lopt_1(gtwiz_userclk_rx_reset_in_r),
        .lopt_2(\^lopt_1 ),
        .lopt_3(\^lopt_2 ),
        .lopt_4(\^lopt_3 ),
        .lopt_5(lopt_4),
        .lopt_6(lopt_5),
        .lopt_7(lopt_6),
        .pcsrsvdin_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpll0clk_in({1'b0,gt_qpllclk_quad1_out,1'b0,1'b0}),
        .qpll0refclk_in({1'b0,gt_qpllrefclk_quad1_out,1'b0,1'b0}),
        .qpll1clk_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll1refclk_in({1'b0,1'b0,1'b0,1'b0}),
        .rxbufreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxbufstatus_out({rxbufstatus_out[3],NLW_aurora_64b66b_rx_0_gt_i_rxbufstatus_out_UNCONNECTED[10:9],rxbufstatus_out[2],NLW_aurora_64b66b_rx_0_gt_i_rxbufstatus_out_UNCONNECTED[7:6],rxbufstatus_out[1],NLW_aurora_64b66b_rx_0_gt_i_rxbufstatus_out_UNCONNECTED[4:3],rxbufstatus_out[0],NLW_aurora_64b66b_rx_0_gt_i_rxbufstatus_out_UNCONNECTED[1:0]}),
        .rxcdrhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxcdrovrden_in({1'b0,gt_rxcdrovrden_in,1'b0,1'b0}),
        .rxdatavalid_out({NLW_aurora_64b66b_rx_0_gt_i_rxdatavalid_out_UNCONNECTED[7],rxdatavalid_out[3],NLW_aurora_64b66b_rx_0_gt_i_rxdatavalid_out_UNCONNECTED[5],rxdatavalid_out[2],NLW_aurora_64b66b_rx_0_gt_i_rxdatavalid_out_UNCONNECTED[3],rxdatavalid_out[1],NLW_aurora_64b66b_rx_0_gt_i_rxdatavalid_out_UNCONNECTED[1],rxdatavalid_out[0]}),
        .rxdfelpmreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxgearboxslip_in(rxgearboxslip_in),
        .rxheader_out({NLW_aurora_64b66b_rx_0_gt_i_rxheader_out_UNCONNECTED[23:20],rxheader_out[7:6],NLW_aurora_64b66b_rx_0_gt_i_rxheader_out_UNCONNECTED[17:14],rxheader_out[5:4],NLW_aurora_64b66b_rx_0_gt_i_rxheader_out_UNCONNECTED[11:8],rxheader_out[3:2],NLW_aurora_64b66b_rx_0_gt_i_rxheader_out_UNCONNECTED[5:2],rxheader_out[1:0]}),
        .rxheadervalid_out({NLW_aurora_64b66b_rx_0_gt_i_rxheadervalid_out_UNCONNECTED[7],rxheadervalid_out[3],NLW_aurora_64b66b_rx_0_gt_i_rxheadervalid_out_UNCONNECTED[5],rxheadervalid_out[2],NLW_aurora_64b66b_rx_0_gt_i_rxheadervalid_out_UNCONNECTED[3],rxheadervalid_out[1],NLW_aurora_64b66b_rx_0_gt_i_rxheadervalid_out_UNCONNECTED[1],rxheadervalid_out[0]}),
        .rxlpmen_in({1'b0,1'b0,1'b0,1'b0}),
        .rxoutclk_out({NLW_aurora_64b66b_rx_0_gt_i_rxoutclk_out_UNCONNECTED[3],aurora_64b66b_rx_0_gt_i_n_461,NLW_aurora_64b66b_rx_0_gt_i_rxoutclk_out_UNCONNECTED[1:0]}),
        .rxpcsreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxpmareset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxpmaresetdone_out({aurora_64b66b_rx_0_gt_i_n_464,aurora_64b66b_rx_0_gt_i_n_465,aurora_64b66b_rx_0_gt_i_n_466,aurora_64b66b_rx_0_gt_i_n_467}),
        .rxpolarity_in(rxpolarity_in),
        .rxprbscntreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxprbserr_out(NLW_aurora_64b66b_rx_0_gt_i_rxprbserr_out_UNCONNECTED[3:0]),
        .rxprbssel_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxresetdone_out(NLW_aurora_64b66b_rx_0_gt_i_rxresetdone_out_UNCONNECTED[3:0]),
        .rxstartofseq_out(NLW_aurora_64b66b_rx_0_gt_i_rxstartofseq_out_UNCONNECTED[7:0]),
        .rxusrclk2_in({1'b0,ultrascale_rx_userclk_n_1,1'b0,1'b0}),
        .rxusrclk_in({1'b0,gtwiz_userclk_rx_usrclk_out,1'b0,1'b0}),
        .txbufstatus_out(NLW_aurora_64b66b_rx_0_gt_i_txbufstatus_out_UNCONNECTED[7:0]),
        .txdiffctrl_in({1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0}),
        .txheader_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txinhibit_in({1'b0,1'b0,1'b0,1'b0}),
        .txoutclk_out({NLW_aurora_64b66b_rx_0_gt_i_txoutclk_out_UNCONNECTED[3],tx_out_clk,NLW_aurora_64b66b_rx_0_gt_i_txoutclk_out_UNCONNECTED[1:0]}),
        .txoutclkfabric_out(NLW_aurora_64b66b_rx_0_gt_i_txoutclkfabric_out_UNCONNECTED[3:0]),
        .txoutclkpcs_out(NLW_aurora_64b66b_rx_0_gt_i_txoutclkpcs_out_UNCONNECTED[3:0]),
        .txpcsreset_in({1'b0,1'b0,1'b0,1'b0}),
        .txpmareset_in({1'b0,1'b0,1'b0,1'b0}),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txpolarity_in({1'b0,1'b0,1'b0,1'b0}),
        .txpostcursor_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txprbsforceerr_in({1'b0,1'b0,1'b0,1'b0}),
        .txprbssel_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txprecursor_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txresetdone_out(NLW_aurora_64b66b_rx_0_gt_i_txresetdone_out_UNCONNECTED[3:0]),
        .txsequence_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txusrclk2_in({1'b0,1'b0,1'b0,1'b0}),
        .txusrclk_in({1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst_i_1 
       (.I0(txpmaresetdone_out[1]),
        .I1(txpmaresetdone_out[0]),
        .I2(txpmaresetdone_out[3]),
        .I3(txpmaresetdone_out[2]),
        .O(init_clk_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    gtwiz_userclk_rx_reset_in_r_i_1
       (.I0(aurora_64b66b_rx_0_gt_i_n_466),
        .I1(aurora_64b66b_rx_0_gt_i_n_467),
        .I2(aurora_64b66b_rx_0_gt_i_n_464),
        .I3(aurora_64b66b_rx_0_gt_i_n_465),
        .O(gtwiz_userclk_rx_reset_in_r_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_userclk_rx_reset_in_r_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(gtwiz_userclk_rx_reset_in_r_i_1_n_0),
        .Q(gtwiz_userclk_rx_reset_in_r),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hDF)) 
    new_gtx_rx_pcsreset_comb_i_1
       (.I0(gtwiz_userclk_rx_active_in),
        .I1(fsm_resetdone_to_rxreset_in),
        .I2(fsm_resetdone_to_new_gtx_rx_comb),
        .O(new_gtx_rx_pcsreset_comb0));
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* P_CONTENTS = "0" *) 
  (* P_FREQ_RATIO_SOURCE_TO_USRCLK = "1" *) 
  (* P_FREQ_RATIO_USRCLK_TO_USRCLK2 = "1" *) 
  (* P_USRCLK2_DIV = "3'b000" *) 
  (* P_USRCLK2_INT_DIV = "0" *) 
  (* P_USRCLK_DIV = "3'b000" *) 
  (* P_USRCLK_INT_DIV = "0" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_ultrascale_rx_userclk ultrascale_rx_userclk
       (.gtwiz_reset_clk_freerun_in(1'b0),
        .gtwiz_userclk_rx_active_out(gtwiz_userclk_rx_active_out),
        .gtwiz_userclk_rx_reset_in(gtwiz_userclk_rx_reset_in_r),
        .gtwiz_userclk_rx_srcclk_in(aurora_64b66b_rx_0_gt_i_n_461),
        .gtwiz_userclk_rx_usrclk2_out(ultrascale_rx_userclk_n_1),
        .gtwiz_userclk_rx_usrclk_out(gtwiz_userclk_rx_usrclk_out),
        .lopt(\^lopt ),
        .lopt_1(\^lopt_1 ),
        .lopt_2(\^lopt_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \usrclk_rx_active_in_extend_cntr[0]_i_1 
       (.I0(\usrclk_rx_active_in_extend_cntr_reg_n_0_[0] ),
        .O(p_0_in__27[0]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \usrclk_rx_active_in_extend_cntr[1]_i_1 
       (.I0(\usrclk_rx_active_in_extend_cntr_reg_n_0_[0] ),
        .I1(\usrclk_rx_active_in_extend_cntr_reg_n_0_[1] ),
        .O(p_0_in__27[1]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \usrclk_rx_active_in_extend_cntr[2]_i_1 
       (.I0(\usrclk_rx_active_in_extend_cntr_reg_n_0_[0] ),
        .I1(\usrclk_rx_active_in_extend_cntr_reg_n_0_[1] ),
        .I2(\usrclk_rx_active_in_extend_cntr_reg_n_0_[2] ),
        .O(p_0_in__27[2]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \usrclk_rx_active_in_extend_cntr[3]_i_1 
       (.I0(\usrclk_rx_active_in_extend_cntr_reg_n_0_[1] ),
        .I1(\usrclk_rx_active_in_extend_cntr_reg_n_0_[0] ),
        .I2(\usrclk_rx_active_in_extend_cntr_reg_n_0_[2] ),
        .I3(\usrclk_rx_active_in_extend_cntr_reg_n_0_[3] ),
        .O(p_0_in__27[3]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \usrclk_rx_active_in_extend_cntr[4]_i_1 
       (.I0(\usrclk_rx_active_in_extend_cntr_reg_n_0_[2] ),
        .I1(\usrclk_rx_active_in_extend_cntr_reg_n_0_[0] ),
        .I2(\usrclk_rx_active_in_extend_cntr_reg_n_0_[1] ),
        .I3(\usrclk_rx_active_in_extend_cntr_reg_n_0_[3] ),
        .I4(\usrclk_rx_active_in_extend_cntr_reg_n_0_[4] ),
        .O(p_0_in__27[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \usrclk_rx_active_in_extend_cntr[5]_i_1 
       (.I0(\usrclk_rx_active_in_extend_cntr_reg_n_0_[3] ),
        .I1(\usrclk_rx_active_in_extend_cntr_reg_n_0_[1] ),
        .I2(\usrclk_rx_active_in_extend_cntr_reg_n_0_[0] ),
        .I3(\usrclk_rx_active_in_extend_cntr_reg_n_0_[2] ),
        .I4(\usrclk_rx_active_in_extend_cntr_reg_n_0_[4] ),
        .I5(\usrclk_rx_active_in_extend_cntr_reg_n_0_[5] ),
        .O(p_0_in__27[5]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \usrclk_rx_active_in_extend_cntr[6]_i_1 
       (.I0(\usrclk_rx_active_in_extend_cntr[7]_i_4_n_0 ),
        .I1(\usrclk_rx_active_in_extend_cntr_reg_n_0_[6] ),
        .O(p_0_in__27[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \usrclk_rx_active_in_extend_cntr[7]_i_1 
       (.I0(gtwiz_userclk_rx_active_in),
        .O(gtx_rx_pcsreset_comb));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \usrclk_rx_active_in_extend_cntr[7]_i_2 
       (.I0(\usrclk_rx_active_in_extend_cntr[7]_i_4_n_0 ),
        .I1(\usrclk_rx_active_in_extend_cntr_reg_n_0_[6] ),
        .O(p_0_in__27[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \usrclk_rx_active_in_extend_cntr[7]_i_3 
       (.I0(gtwiz_userclk_rx_active_out),
        .O(\usrclk_rx_active_in_extend_cntr[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \usrclk_rx_active_in_extend_cntr[7]_i_4 
       (.I0(\usrclk_rx_active_in_extend_cntr_reg_n_0_[5] ),
        .I1(\usrclk_rx_active_in_extend_cntr_reg_n_0_[3] ),
        .I2(\usrclk_rx_active_in_extend_cntr_reg_n_0_[1] ),
        .I3(\usrclk_rx_active_in_extend_cntr_reg_n_0_[0] ),
        .I4(\usrclk_rx_active_in_extend_cntr_reg_n_0_[2] ),
        .I5(\usrclk_rx_active_in_extend_cntr_reg_n_0_[4] ),
        .O(\usrclk_rx_active_in_extend_cntr[7]_i_4_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \usrclk_rx_active_in_extend_cntr_reg[0] 
       (.C(ultrascale_rx_userclk_n_1),
        .CE(gtx_rx_pcsreset_comb),
        .CLR(\usrclk_rx_active_in_extend_cntr[7]_i_3_n_0 ),
        .D(p_0_in__27[0]),
        .Q(\usrclk_rx_active_in_extend_cntr_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \usrclk_rx_active_in_extend_cntr_reg[1] 
       (.C(ultrascale_rx_userclk_n_1),
        .CE(gtx_rx_pcsreset_comb),
        .CLR(\usrclk_rx_active_in_extend_cntr[7]_i_3_n_0 ),
        .D(p_0_in__27[1]),
        .Q(\usrclk_rx_active_in_extend_cntr_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \usrclk_rx_active_in_extend_cntr_reg[2] 
       (.C(ultrascale_rx_userclk_n_1),
        .CE(gtx_rx_pcsreset_comb),
        .CLR(\usrclk_rx_active_in_extend_cntr[7]_i_3_n_0 ),
        .D(p_0_in__27[2]),
        .Q(\usrclk_rx_active_in_extend_cntr_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \usrclk_rx_active_in_extend_cntr_reg[3] 
       (.C(ultrascale_rx_userclk_n_1),
        .CE(gtx_rx_pcsreset_comb),
        .CLR(\usrclk_rx_active_in_extend_cntr[7]_i_3_n_0 ),
        .D(p_0_in__27[3]),
        .Q(\usrclk_rx_active_in_extend_cntr_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \usrclk_rx_active_in_extend_cntr_reg[4] 
       (.C(ultrascale_rx_userclk_n_1),
        .CE(gtx_rx_pcsreset_comb),
        .CLR(\usrclk_rx_active_in_extend_cntr[7]_i_3_n_0 ),
        .D(p_0_in__27[4]),
        .Q(\usrclk_rx_active_in_extend_cntr_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \usrclk_rx_active_in_extend_cntr_reg[5] 
       (.C(ultrascale_rx_userclk_n_1),
        .CE(gtx_rx_pcsreset_comb),
        .CLR(\usrclk_rx_active_in_extend_cntr[7]_i_3_n_0 ),
        .D(p_0_in__27[5]),
        .Q(\usrclk_rx_active_in_extend_cntr_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \usrclk_rx_active_in_extend_cntr_reg[6] 
       (.C(ultrascale_rx_userclk_n_1),
        .CE(gtx_rx_pcsreset_comb),
        .CLR(\usrclk_rx_active_in_extend_cntr[7]_i_3_n_0 ),
        .D(p_0_in__27[6]),
        .Q(\usrclk_rx_active_in_extend_cntr_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \usrclk_rx_active_in_extend_cntr_reg[7] 
       (.C(ultrascale_rx_userclk_n_1),
        .CE(gtx_rx_pcsreset_comb),
        .CLR(\usrclk_rx_active_in_extend_cntr[7]_i_3_n_0 ),
        .D(p_0_in__27[7]),
        .Q(gtwiz_userclk_rx_active_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_POLARITY_CHECK
   (HLD_POLARITY,
    Q,
    \pol_count_reg[4]_0 ,
    cur_polarity_reg_0,
    p_0_in__0,
    gtwiz_userclk_rx_usrclk_out,
    \pol_state_reg[1]_0 ,
    \pol_state_reg[0]_0 ,
    \pol_state_reg[3]_0 ,
    \pol_state_reg[2]_0 ,
    \pol_state_reg[1]_1 ,
    \pol_state_reg[1]_2 ,
    out,
    E);
  output [0:0]HLD_POLARITY;
  output [0:0]Q;
  output \pol_count_reg[4]_0 ;
  output cur_polarity_reg_0;
  input p_0_in__0;
  input gtwiz_userclk_rx_usrclk_out;
  input \pol_state_reg[1]_0 ;
  input \pol_state_reg[0]_0 ;
  input \pol_state_reg[3]_0 ;
  input \pol_state_reg[2]_0 ;
  input \pol_state_reg[1]_1 ;
  input \pol_state_reg[1]_2 ;
  input out;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]HLD_POLARITY;
  wire HLD_POLARITY_OUT0;
  wire HLD_POLARITY_OUT_i_2_n_0;
  wire [0:0]Q;
  wire cur_polarity_i_1_n_0;
  wire cur_polarity_reg_0;
  wire gtwiz_userclk_rx_usrclk_out;
  wire idl_count0;
  wire \idl_count[5]_i_1_n_0 ;
  wire \idl_count[5]_i_4_n_0 ;
  wire idl_count_i;
  wire idl_count_r;
  wire \idl_count_r[0]_i_2_n_0 ;
  wire [5:0]idl_count_reg;
  wire inv_idl_count0;
  wire \inv_idl_count[5]_i_1_n_0 ;
  wire \inv_idl_count[5]_i_4_n_0 ;
  wire inv_idl_count_i;
  wire inv_idl_count_r;
  wire [5:0]inv_idl_count_reg;
  wire \inv_pol_count[0]_i_1_n_0 ;
  wire \inv_pol_count[1]_i_1_n_0 ;
  wire \inv_pol_count[2]_i_1_n_0 ;
  wire \inv_pol_count[3]_i_1_n_0 ;
  wire \inv_pol_count[4]_i_1_n_0 ;
  wire \inv_pol_count[5]_i_1_n_0 ;
  wire \inv_pol_count[6]_i_1_n_0 ;
  wire \inv_pol_count[7]_i_1_n_0 ;
  wire \inv_pol_count[7]_i_3_n_0 ;
  wire \inv_pol_count[7]_i_4_n_0 ;
  wire \inv_pol_count[7]_i_5__1_n_0 ;
  wire \inv_pol_count[7]_i_6_n_0 ;
  wire \inv_pol_count[7]_i_7_n_0 ;
  wire \inv_pol_count[7]_i_8_n_0 ;
  wire inv_pol_count__0;
  wire \inv_pol_count_reg_n_0_[0] ;
  wire \inv_pol_count_reg_n_0_[1] ;
  wire \inv_pol_count_reg_n_0_[2] ;
  wire \inv_pol_count_reg_n_0_[3] ;
  wire \inv_pol_count_reg_n_0_[4] ;
  wire \inv_pol_count_reg_n_0_[5] ;
  wire \inv_pol_count_reg_n_0_[6] ;
  wire \inv_pol_count_reg_n_0_[7] ;
  wire \nxt_pol_state_inferred__8/i__n_0 ;
  wire out;
  wire [4:0]p_0_in;
  wire p_0_in__0;
  wire [5:0]p_0_in__17;
  wire [5:0]p_0_in__18;
  wire \pol_count[0]_i_1_n_0 ;
  wire \pol_count[1]_i_1_n_0 ;
  wire \pol_count[2]_i_1_n_0 ;
  wire \pol_count[3]_i_1_n_0 ;
  wire \pol_count[4]_i_1_n_0 ;
  wire \pol_count[5]_i_1_n_0 ;
  wire \pol_count[6]_i_1_n_0 ;
  wire \pol_count[7]_i_1_n_0 ;
  wire \pol_count[7]_i_3_n_0 ;
  wire \pol_count[7]_i_4_n_0 ;
  wire \pol_count[7]_i_5_n_0 ;
  wire pol_count__0;
  wire pol_count_r2;
  wire pol_count_r3;
  wire pol_count_r4;
  wire \pol_count_r[0]_i_1_n_0 ;
  wire \pol_count_r[0]_i_2_n_0 ;
  wire \pol_count_r_reg_n_0_[0] ;
  wire \pol_count_reg[4]_0 ;
  wire \pol_count_reg_n_0_[0] ;
  wire \pol_count_reg_n_0_[1] ;
  wire \pol_count_reg_n_0_[2] ;
  wire \pol_count_reg_n_0_[3] ;
  wire \pol_count_reg_n_0_[4] ;
  wire \pol_count_reg_n_0_[5] ;
  wire \pol_count_reg_n_0_[6] ;
  wire \pol_count_reg_n_0_[7] ;
  wire [4:1]pol_state;
  wire \pol_state[0]_i_3__1_n_0 ;
  wire \pol_state[0]_i_4__1_n_0 ;
  wire \pol_state[0]_i_5_n_0 ;
  wire \pol_state[1]_i_2_n_0 ;
  wire \pol_state[1]_i_3__0_n_0 ;
  wire \pol_state[2]_i_2_n_0 ;
  wire \pol_state[2]_i_3_n_0 ;
  wire \pol_state[3]_i_2_n_0 ;
  wire \pol_state[3]_i_3_n_0 ;
  wire \pol_state[3]_i_5_n_0 ;
  wire \pol_state[4]_i_2_n_0 ;
  wire \pol_state_reg[0]_0 ;
  wire \pol_state_reg[1]_0 ;
  wire \pol_state_reg[1]_1 ;
  wire \pol_state_reg[1]_2 ;
  wire \pol_state_reg[2]_0 ;
  wire \pol_state_reg[3]_0 ;
  wire reset_r;

  LUT5 #(
    .INIT(32'h00000002)) 
    HLD_POLARITY_OUT_i_1
       (.I0(HLD_POLARITY_OUT_i_2_n_0),
        .I1(pol_count_r4),
        .I2(\pol_count_r_reg_n_0_[0] ),
        .I3(pol_count_r2),
        .I4(pol_count_r3),
        .O(HLD_POLARITY_OUT0));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    HLD_POLARITY_OUT_i_2
       (.I0(pol_state[1]),
        .I1(Q),
        .I2(pol_state[4]),
        .I3(pol_state[2]),
        .I4(pol_state[3]),
        .O(HLD_POLARITY_OUT_i_2_n_0));
  (* shift_extract = "{no}" *) 
  FDRE HLD_POLARITY_OUT_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(HLD_POLARITY_OUT0),
        .Q(HLD_POLARITY),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    cur_polarity_i_1
       (.I0(\inv_pol_count[7]_i_4_n_0 ),
        .I1(cur_polarity_reg_0),
        .O(cur_polarity_i_1_n_0));
  FDRE cur_polarity_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(cur_polarity_i_1_n_0),
        .Q(cur_polarity_reg_0),
        .R(reset_r));
  LUT1 #(
    .INIT(2'h1)) 
    \idl_count[0]_i_1 
       (.I0(idl_count_reg[0]),
        .O(p_0_in__18[0]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \idl_count[1]_i_1 
       (.I0(idl_count_reg[0]),
        .I1(idl_count_reg[1]),
        .O(p_0_in__18[1]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \idl_count[2]_i_1 
       (.I0(idl_count_reg[2]),
        .I1(idl_count_reg[1]),
        .I2(idl_count_reg[0]),
        .O(p_0_in__18[2]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \idl_count[3]_i_1 
       (.I0(idl_count_reg[3]),
        .I1(idl_count_reg[0]),
        .I2(idl_count_reg[1]),
        .I3(idl_count_reg[2]),
        .O(p_0_in__18[3]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \idl_count[4]_i_1 
       (.I0(idl_count_reg[4]),
        .I1(idl_count_reg[2]),
        .I2(idl_count_reg[1]),
        .I3(idl_count_reg[0]),
        .I4(idl_count_reg[3]),
        .O(p_0_in__18[4]));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \idl_count[5]_i_1 
       (.I0(\idl_count[5]_i_4_n_0 ),
        .I1(reset_r),
        .I2(\idl_count_r[0]_i_2_n_0 ),
        .I3(\pol_count[7]_i_4_n_0 ),
        .O(\idl_count[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \idl_count[5]_i_2 
       (.I0(pol_state[3]),
        .I1(pol_state[2]),
        .I2(pol_state[4]),
        .I3(pol_state[1]),
        .I4(Q),
        .I5(\pol_state_reg[2]_0 ),
        .O(idl_count0));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \idl_count[5]_i_3 
       (.I0(idl_count_reg[5]),
        .I1(idl_count_reg[3]),
        .I2(idl_count_reg[0]),
        .I3(idl_count_reg[1]),
        .I4(idl_count_reg[2]),
        .I5(idl_count_reg[4]),
        .O(p_0_in__18[5]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \idl_count[5]_i_4 
       (.I0(idl_count_reg[3]),
        .I1(idl_count_reg[0]),
        .I2(idl_count_reg[1]),
        .I3(idl_count_reg[2]),
        .O(\idl_count[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \idl_count_r[0]_i_1 
       (.I0(idl_count_reg[3]),
        .I1(idl_count_reg[2]),
        .I2(idl_count_reg[1]),
        .I3(idl_count_reg[0]),
        .I4(\idl_count_r[0]_i_2_n_0 ),
        .O(idl_count_i));
  LUT2 #(
    .INIT(4'hE)) 
    \idl_count_r[0]_i_2 
       (.I0(idl_count_reg[4]),
        .I1(idl_count_reg[5]),
        .O(\idl_count_r[0]_i_2_n_0 ));
  FDRE \idl_count_r_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(idl_count_i),
        .Q(idl_count_r),
        .R(reset_r));
  FDRE \idl_count_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(idl_count0),
        .D(p_0_in__18[0]),
        .Q(idl_count_reg[0]),
        .R(\idl_count[5]_i_1_n_0 ));
  FDRE \idl_count_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(idl_count0),
        .D(p_0_in__18[1]),
        .Q(idl_count_reg[1]),
        .R(\idl_count[5]_i_1_n_0 ));
  FDRE \idl_count_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(idl_count0),
        .D(p_0_in__18[2]),
        .Q(idl_count_reg[2]),
        .R(\idl_count[5]_i_1_n_0 ));
  FDRE \idl_count_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(idl_count0),
        .D(p_0_in__18[3]),
        .Q(idl_count_reg[3]),
        .R(\idl_count[5]_i_1_n_0 ));
  FDRE \idl_count_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(idl_count0),
        .D(p_0_in__18[4]),
        .Q(idl_count_reg[4]),
        .R(\idl_count[5]_i_1_n_0 ));
  FDRE \idl_count_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(idl_count0),
        .D(p_0_in__18[5]),
        .Q(idl_count_reg[5]),
        .R(\idl_count[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \inv_idl_count[0]_i_1 
       (.I0(inv_idl_count_reg[0]),
        .O(p_0_in__17[0]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \inv_idl_count[1]_i_1 
       (.I0(inv_idl_count_reg[0]),
        .I1(inv_idl_count_reg[1]),
        .O(p_0_in__17[1]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \inv_idl_count[2]_i_1 
       (.I0(inv_idl_count_reg[2]),
        .I1(inv_idl_count_reg[1]),
        .I2(inv_idl_count_reg[0]),
        .O(p_0_in__17[2]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \inv_idl_count[3]_i_1 
       (.I0(inv_idl_count_reg[3]),
        .I1(inv_idl_count_reg[0]),
        .I2(inv_idl_count_reg[1]),
        .I3(inv_idl_count_reg[2]),
        .O(p_0_in__17[3]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \inv_idl_count[4]_i_1 
       (.I0(inv_idl_count_reg[4]),
        .I1(inv_idl_count_reg[2]),
        .I2(inv_idl_count_reg[1]),
        .I3(inv_idl_count_reg[0]),
        .I4(inv_idl_count_reg[3]),
        .O(p_0_in__17[4]));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \inv_idl_count[5]_i_1 
       (.I0(inv_idl_count_reg[4]),
        .I1(inv_idl_count_reg[5]),
        .I2(\inv_idl_count[5]_i_4_n_0 ),
        .I3(reset_r),
        .I4(\inv_pol_count[7]_i_6_n_0 ),
        .O(\inv_idl_count[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \inv_idl_count[5]_i_2 
       (.I0(pol_state[2]),
        .I1(pol_state[3]),
        .I2(pol_state[4]),
        .I3(pol_state[1]),
        .I4(Q),
        .I5(\pol_state_reg[3]_0 ),
        .O(inv_idl_count0));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \inv_idl_count[5]_i_3 
       (.I0(inv_idl_count_reg[5]),
        .I1(inv_idl_count_reg[3]),
        .I2(inv_idl_count_reg[0]),
        .I3(inv_idl_count_reg[1]),
        .I4(inv_idl_count_reg[2]),
        .I5(inv_idl_count_reg[4]),
        .O(p_0_in__17[5]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \inv_idl_count[5]_i_4 
       (.I0(inv_idl_count_reg[3]),
        .I1(inv_idl_count_reg[0]),
        .I2(inv_idl_count_reg[1]),
        .I3(inv_idl_count_reg[2]),
        .O(\inv_idl_count[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \inv_idl_count_r[0]_i_1 
       (.I0(inv_idl_count_reg[4]),
        .I1(inv_idl_count_reg[5]),
        .I2(inv_idl_count_reg[3]),
        .I3(inv_idl_count_reg[2]),
        .I4(inv_idl_count_reg[1]),
        .I5(inv_idl_count_reg[0]),
        .O(inv_idl_count_i));
  FDRE \inv_idl_count_r_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(inv_idl_count_i),
        .Q(inv_idl_count_r),
        .R(reset_r));
  FDRE \inv_idl_count_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_idl_count0),
        .D(p_0_in__17[0]),
        .Q(inv_idl_count_reg[0]),
        .R(\inv_idl_count[5]_i_1_n_0 ));
  FDRE \inv_idl_count_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_idl_count0),
        .D(p_0_in__17[1]),
        .Q(inv_idl_count_reg[1]),
        .R(\inv_idl_count[5]_i_1_n_0 ));
  FDRE \inv_idl_count_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_idl_count0),
        .D(p_0_in__17[2]),
        .Q(inv_idl_count_reg[2]),
        .R(\inv_idl_count[5]_i_1_n_0 ));
  FDRE \inv_idl_count_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_idl_count0),
        .D(p_0_in__17[3]),
        .Q(inv_idl_count_reg[3]),
        .R(\inv_idl_count[5]_i_1_n_0 ));
  FDRE \inv_idl_count_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_idl_count0),
        .D(p_0_in__17[4]),
        .Q(inv_idl_count_reg[4]),
        .R(\inv_idl_count[5]_i_1_n_0 ));
  FDRE \inv_idl_count_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_idl_count0),
        .D(p_0_in__17[5]),
        .Q(inv_idl_count_reg[5]),
        .R(\inv_idl_count[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \inv_pol_count[0]_i_1 
       (.I0(\inv_pol_count_reg_n_0_[0] ),
        .I1(\inv_pol_count[7]_i_4_n_0 ),
        .O(\inv_pol_count[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \inv_pol_count[1]_i_1 
       (.I0(\inv_pol_count_reg_n_0_[0] ),
        .I1(\inv_pol_count_reg_n_0_[1] ),
        .O(\inv_pol_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \inv_pol_count[2]_i_1 
       (.I0(\inv_pol_count_reg_n_0_[0] ),
        .I1(\inv_pol_count_reg_n_0_[1] ),
        .I2(\inv_pol_count_reg_n_0_[2] ),
        .I3(\inv_pol_count[7]_i_4_n_0 ),
        .O(\inv_pol_count[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \inv_pol_count[3]_i_1 
       (.I0(\inv_pol_count_reg_n_0_[3] ),
        .I1(\inv_pol_count_reg_n_0_[0] ),
        .I2(\inv_pol_count_reg_n_0_[1] ),
        .I3(\inv_pol_count_reg_n_0_[2] ),
        .O(\inv_pol_count[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \inv_pol_count[4]_i_1 
       (.I0(\inv_pol_count_reg_n_0_[4] ),
        .I1(\inv_pol_count_reg_n_0_[2] ),
        .I2(\inv_pol_count_reg_n_0_[1] ),
        .I3(\inv_pol_count_reg_n_0_[0] ),
        .I4(\inv_pol_count_reg_n_0_[3] ),
        .O(\inv_pol_count[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \inv_pol_count[5]_i_1 
       (.I0(\inv_pol_count_reg_n_0_[5] ),
        .I1(\inv_pol_count_reg_n_0_[3] ),
        .I2(\inv_pol_count_reg_n_0_[0] ),
        .I3(\inv_pol_count_reg_n_0_[1] ),
        .I4(\inv_pol_count_reg_n_0_[2] ),
        .I5(\inv_pol_count_reg_n_0_[4] ),
        .O(\inv_pol_count[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \inv_pol_count[6]_i_1 
       (.I0(\inv_pol_count_reg_n_0_[6] ),
        .I1(\inv_pol_count[7]_i_7_n_0 ),
        .O(\inv_pol_count[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAABA)) 
    \inv_pol_count[7]_i_1 
       (.I0(reset_r),
        .I1(pol_state[3]),
        .I2(pol_state[2]),
        .I3(pol_state[4]),
        .I4(pol_state[1]),
        .I5(Q),
        .O(\inv_pol_count[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hABAA)) 
    \inv_pol_count[7]_i_2 
       (.I0(\inv_pol_count[7]_i_4_n_0 ),
        .I1(\inv_pol_count[7]_i_5__1_n_0 ),
        .I2(inv_idl_count_r),
        .I3(\inv_pol_count[7]_i_6_n_0 ),
        .O(inv_pol_count__0));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \inv_pol_count[7]_i_3 
       (.I0(\inv_pol_count_reg_n_0_[7] ),
        .I1(\inv_pol_count[7]_i_7_n_0 ),
        .I2(\inv_pol_count_reg_n_0_[6] ),
        .O(\inv_pol_count[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \inv_pol_count[7]_i_4 
       (.I0(\inv_pol_count_reg_n_0_[7] ),
        .I1(\inv_pol_count_reg_n_0_[6] ),
        .I2(\inv_pol_count_reg_n_0_[3] ),
        .I3(\inv_pol_count_reg_n_0_[4] ),
        .I4(\inv_pol_count[7]_i_8_n_0 ),
        .O(\inv_pol_count[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFFFFFFFFFF)) 
    \inv_pol_count[7]_i_5__1 
       (.I0(inv_idl_count_reg[4]),
        .I1(inv_idl_count_reg[5]),
        .I2(inv_idl_count_reg[0]),
        .I3(inv_idl_count_reg[1]),
        .I4(inv_idl_count_reg[2]),
        .I5(inv_idl_count_reg[3]),
        .O(\inv_pol_count[7]_i_5__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    \inv_pol_count[7]_i_6 
       (.I0(Q),
        .I1(pol_state[1]),
        .I2(pol_state[4]),
        .I3(pol_state[3]),
        .I4(pol_state[2]),
        .O(\inv_pol_count[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \inv_pol_count[7]_i_7 
       (.I0(\inv_pol_count_reg_n_0_[5] ),
        .I1(\inv_pol_count_reg_n_0_[3] ),
        .I2(\inv_pol_count_reg_n_0_[0] ),
        .I3(\inv_pol_count_reg_n_0_[1] ),
        .I4(\inv_pol_count_reg_n_0_[2] ),
        .I5(\inv_pol_count_reg_n_0_[4] ),
        .O(\inv_pol_count[7]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \inv_pol_count[7]_i_8 
       (.I0(\inv_pol_count_reg_n_0_[1] ),
        .I1(\inv_pol_count_reg_n_0_[0] ),
        .I2(\inv_pol_count_reg_n_0_[2] ),
        .I3(\inv_pol_count_reg_n_0_[5] ),
        .O(\inv_pol_count[7]_i_8_n_0 ));
  FDRE \inv_pol_count_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[0]_i_1_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[0] ),
        .R(\inv_pol_count[7]_i_1_n_0 ));
  FDRE \inv_pol_count_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[1]_i_1_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[1] ),
        .R(\inv_pol_count[7]_i_1_n_0 ));
  FDRE \inv_pol_count_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[2]_i_1_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[2] ),
        .R(\inv_pol_count[7]_i_1_n_0 ));
  FDRE \inv_pol_count_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[3]_i_1_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[3] ),
        .R(\inv_pol_count[7]_i_1_n_0 ));
  FDRE \inv_pol_count_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[4]_i_1_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[4] ),
        .R(\inv_pol_count[7]_i_1_n_0 ));
  FDRE \inv_pol_count_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[5]_i_1_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[5] ),
        .R(\inv_pol_count[7]_i_1_n_0 ));
  FDRE \inv_pol_count_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[6]_i_1_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[6] ),
        .R(\inv_pol_count[7]_i_1_n_0 ));
  FDRE \inv_pol_count_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[7]_i_3_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[7] ),
        .R(\inv_pol_count[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT5 #(
    .INIT(32'h00010116)) 
    \nxt_pol_state_inferred__8/i_ 
       (.I0(Q),
        .I1(pol_state[1]),
        .I2(pol_state[2]),
        .I3(pol_state[3]),
        .I4(pol_state[4]),
        .O(\nxt_pol_state_inferred__8/i__n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \pol_count[0]_i_1 
       (.I0(\pol_count_reg_n_0_[0] ),
        .I1(\pol_count_r[0]_i_1_n_0 ),
        .O(\pol_count[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \pol_count[1]_i_1 
       (.I0(\pol_count_reg_n_0_[1] ),
        .I1(\pol_count_reg_n_0_[0] ),
        .O(\pol_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \pol_count[2]_i_1 
       (.I0(\pol_count_reg_n_0_[1] ),
        .I1(\pol_count_reg_n_0_[0] ),
        .I2(\pol_count_reg_n_0_[2] ),
        .I3(\pol_count_r[0]_i_1_n_0 ),
        .O(\pol_count[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \pol_count[3]_i_1 
       (.I0(\pol_count_reg_n_0_[3] ),
        .I1(\pol_count_reg_n_0_[1] ),
        .I2(\pol_count_reg_n_0_[0] ),
        .I3(\pol_count_reg_n_0_[2] ),
        .O(\pol_count[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \pol_count[4]_i_1 
       (.I0(\pol_count_reg_n_0_[4] ),
        .I1(\pol_count_reg_n_0_[2] ),
        .I2(\pol_count_reg_n_0_[0] ),
        .I3(\pol_count_reg_n_0_[1] ),
        .I4(\pol_count_reg_n_0_[3] ),
        .O(\pol_count[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \pol_count[5]_i_1 
       (.I0(\pol_count_reg_n_0_[5] ),
        .I1(\pol_count_reg_n_0_[3] ),
        .I2(\pol_count_reg_n_0_[1] ),
        .I3(\pol_count_reg_n_0_[0] ),
        .I4(\pol_count_reg_n_0_[2] ),
        .I5(\pol_count_reg_n_0_[4] ),
        .O(\pol_count[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \pol_count[6]_i_1 
       (.I0(\pol_count_reg_n_0_[6] ),
        .I1(\pol_count[7]_i_5_n_0 ),
        .O(\pol_count[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAABA)) 
    \pol_count[7]_i_1 
       (.I0(reset_r),
        .I1(pol_state[2]),
        .I2(pol_state[3]),
        .I3(pol_state[4]),
        .I4(pol_state[1]),
        .I5(Q),
        .O(\pol_count[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \pol_count[7]_i_2 
       (.I0(\pol_count_r[0]_i_1_n_0 ),
        .I1(\pol_state[2]_i_2_n_0 ),
        .I2(\pol_count[7]_i_4_n_0 ),
        .O(pol_count__0));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \pol_count[7]_i_3 
       (.I0(\pol_count_reg_n_0_[7] ),
        .I1(\pol_count[7]_i_5_n_0 ),
        .I2(\pol_count_reg_n_0_[6] ),
        .O(\pol_count[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    \pol_count[7]_i_4 
       (.I0(Q),
        .I1(pol_state[1]),
        .I2(pol_state[4]),
        .I3(pol_state[2]),
        .I4(pol_state[3]),
        .O(\pol_count[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \pol_count[7]_i_5 
       (.I0(\pol_count_reg_n_0_[5] ),
        .I1(\pol_count_reg_n_0_[3] ),
        .I2(\pol_count_reg_n_0_[1] ),
        .I3(\pol_count_reg_n_0_[0] ),
        .I4(\pol_count_reg_n_0_[2] ),
        .I5(\pol_count_reg_n_0_[4] ),
        .O(\pol_count[7]_i_5_n_0 ));
  FDRE \pol_count_r2_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\pol_count_r_reg_n_0_[0] ),
        .Q(pol_count_r2),
        .R(reset_r));
  FDRE \pol_count_r3_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(pol_count_r2),
        .Q(pol_count_r3),
        .R(reset_r));
  FDRE \pol_count_r4_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(pol_count_r3),
        .Q(pol_count_r4),
        .R(reset_r));
  LUT5 #(
    .INIT(32'h00000001)) 
    \pol_count_r[0]_i_1 
       (.I0(\pol_count_reg_n_0_[4] ),
        .I1(\pol_count_reg_n_0_[7] ),
        .I2(\pol_count_reg_n_0_[3] ),
        .I3(\pol_count_reg_n_0_[5] ),
        .I4(\pol_count_r[0]_i_2_n_0 ),
        .O(\pol_count_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \pol_count_r[0]_i_2 
       (.I0(\pol_count_reg_n_0_[2] ),
        .I1(\pol_count_reg_n_0_[6] ),
        .I2(\pol_count_reg_n_0_[0] ),
        .I3(\pol_count_reg_n_0_[1] ),
        .O(\pol_count_r[0]_i_2_n_0 ));
  FDRE \pol_count_r_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\pol_count_r[0]_i_1_n_0 ),
        .Q(\pol_count_r_reg_n_0_[0] ),
        .R(reset_r));
  FDRE \pol_count_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[0]_i_1_n_0 ),
        .Q(\pol_count_reg_n_0_[0] ),
        .R(\pol_count[7]_i_1_n_0 ));
  FDRE \pol_count_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[1]_i_1_n_0 ),
        .Q(\pol_count_reg_n_0_[1] ),
        .R(\pol_count[7]_i_1_n_0 ));
  FDRE \pol_count_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[2]_i_1_n_0 ),
        .Q(\pol_count_reg_n_0_[2] ),
        .R(\pol_count[7]_i_1_n_0 ));
  FDRE \pol_count_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[3]_i_1_n_0 ),
        .Q(\pol_count_reg_n_0_[3] ),
        .R(\pol_count[7]_i_1_n_0 ));
  FDRE \pol_count_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[4]_i_1_n_0 ),
        .Q(\pol_count_reg_n_0_[4] ),
        .R(\pol_count[7]_i_1_n_0 ));
  FDRE \pol_count_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[5]_i_1_n_0 ),
        .Q(\pol_count_reg_n_0_[5] ),
        .R(\pol_count[7]_i_1_n_0 ));
  FDRE \pol_count_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[6]_i_1_n_0 ),
        .Q(\pol_count_reg_n_0_[6] ),
        .R(\pol_count[7]_i_1_n_0 ));
  FDRE \pol_count_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[7]_i_3_n_0 ),
        .Q(\pol_count_reg_n_0_[7] ),
        .R(\pol_count[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA8AAAAAAA8AAA8AA)) 
    \pol_state[0]_i_1 
       (.I0(\nxt_pol_state_inferred__8/i__n_0 ),
        .I1(\pol_state_reg[0]_0 ),
        .I2(\pol_state[0]_i_3__1_n_0 ),
        .I3(\pol_state[0]_i_4__1_n_0 ),
        .I4(\pol_state[0]_i_5_n_0 ),
        .I5(pol_state[2]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT5 #(
    .INIT(32'h20AA2000)) 
    \pol_state[0]_i_3__1 
       (.I0(pol_state[3]),
        .I1(\pol_state[3]_i_3_n_0 ),
        .I2(\pol_state_reg[1]_1 ),
        .I3(\pol_state_reg[3]_0 ),
        .I4(cur_polarity_reg_0),
        .O(\pol_state[0]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \pol_state[0]_i_4__1 
       (.I0(pol_state[4]),
        .I1(out),
        .I2(Q),
        .O(\pol_state[0]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDDDDDDD0DDDD)) 
    \pol_state[0]_i_5 
       (.I0(cur_polarity_reg_0),
        .I1(\pol_state_reg[3]_0 ),
        .I2(\pol_count_r[0]_i_1_n_0 ),
        .I3(\pol_state[2]_i_2_n_0 ),
        .I4(\pol_state_reg[2]_0 ),
        .I5(\pol_state_reg[1]_0 ),
        .O(\pol_state[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \pol_state[0]_i_6__2 
       (.I0(\pol_count_reg_n_0_[4] ),
        .I1(\pol_count_reg_n_0_[7] ),
        .I2(\pol_count_reg_n_0_[3] ),
        .I3(\pol_count_reg_n_0_[5] ),
        .I4(\pol_count_r[0]_i_2_n_0 ),
        .I5(pol_state[1]),
        .O(\pol_count_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hA8AAA8AAA8AAA8A8)) 
    \pol_state[1]_i_1 
       (.I0(\nxt_pol_state_inferred__8/i__n_0 ),
        .I1(\pol_state[1]_i_2_n_0 ),
        .I2(\pol_state[1]_i_3__0_n_0 ),
        .I3(\pol_state[2]_i_3_n_0 ),
        .I4(\pol_state_reg[1]_0 ),
        .I5(\pol_state[2]_i_2_n_0 ),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'h00008B00)) 
    \pol_state[1]_i_2 
       (.I0(\pol_state_reg[1]_0 ),
        .I1(\pol_state_reg[1]_1 ),
        .I2(cur_polarity_reg_0),
        .I3(pol_state[1]),
        .I4(\pol_count_r[0]_i_1_n_0 ),
        .O(\pol_state[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFBAAAAAAFBAAFBAA)) 
    \pol_state[1]_i_3__0 
       (.I0(\pol_state_reg[1]_2 ),
        .I1(\pol_state_reg[1]_1 ),
        .I2(\pol_state[3]_i_3_n_0 ),
        .I3(pol_state[3]),
        .I4(\pol_state_reg[3]_0 ),
        .I5(cur_polarity_reg_0),
        .O(\pol_state[1]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h0000F100)) 
    \pol_state[2]_i_1 
       (.I0(\pol_state[2]_i_2_n_0 ),
        .I1(\pol_state[2]_i_3_n_0 ),
        .I2(\pol_state[3]_i_5_n_0 ),
        .I3(\nxt_pol_state_inferred__8/i__n_0 ),
        .I4(\pol_state_reg[2]_0 ),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \pol_state[2]_i_2 
       (.I0(idl_count_r),
        .I1(idl_count_reg[3]),
        .I2(idl_count_reg[2]),
        .I3(idl_count_reg[1]),
        .I4(idl_count_reg[0]),
        .I5(\idl_count_r[0]_i_2_n_0 ),
        .O(\pol_state[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'hBAFF)) 
    \pol_state[2]_i_3 
       (.I0(\pol_count_r[0]_i_1_n_0 ),
        .I1(\pol_state_reg[3]_0 ),
        .I2(cur_polarity_reg_0),
        .I3(pol_state[2]),
        .O(\pol_state[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F2220000)) 
    \pol_state[3]_i_1 
       (.I0(\pol_state[3]_i_2_n_0 ),
        .I1(\pol_state[3]_i_3_n_0 ),
        .I2(\pol_state_reg[2]_0 ),
        .I3(\pol_state[3]_i_5_n_0 ),
        .I4(\nxt_pol_state_inferred__8/i__n_0 ),
        .I5(\pol_state_reg[3]_0 ),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \pol_state[3]_i_2 
       (.I0(pol_state[3]),
        .I1(\pol_state_reg[3]_0 ),
        .I2(cur_polarity_reg_0),
        .O(\pol_state[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hAB)) 
    \pol_state[3]_i_3 
       (.I0(\inv_pol_count[7]_i_4_n_0 ),
        .I1(\inv_pol_count[7]_i_5__1_n_0 ),
        .I2(inv_idl_count_r),
        .O(\pol_state[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \pol_state[3]_i_5 
       (.I0(\pol_count_r[0]_i_1_n_0 ),
        .I1(pol_state[1]),
        .I2(\pol_state_reg[1]_1 ),
        .I3(\pol_state_reg[1]_0 ),
        .O(\pol_state[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hD0FFD0FFFFFFD0FF)) 
    \pol_state[4]_i_1 
       (.I0(\pol_state[4]_i_2_n_0 ),
        .I1(pol_state[1]),
        .I2(\pol_count_r[0]_i_1_n_0 ),
        .I3(\nxt_pol_state_inferred__8/i__n_0 ),
        .I4(pol_state[4]),
        .I5(out),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'h5D)) 
    \pol_state[4]_i_2 
       (.I0(pol_state[2]),
        .I1(cur_polarity_reg_0),
        .I2(\pol_state_reg[3]_0 ),
        .O(\pol_state[4]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "IDLE_ST:00100,INV_IDLE_ST:01000,CB_ST:00010,NO_POL_ST:10000,NO_CB_ST:00001" *) 
  FDRE \pol_state_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(p_0_in[0]),
        .Q(Q),
        .R(reset_r));
  (* FSM_ENCODED_STATES = "IDLE_ST:00100,INV_IDLE_ST:01000,CB_ST:00010,NO_POL_ST:10000,NO_CB_ST:00001" *) 
  FDRE \pol_state_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(p_0_in[1]),
        .Q(pol_state[1]),
        .R(reset_r));
  (* FSM_ENCODED_STATES = "IDLE_ST:00100,INV_IDLE_ST:01000,CB_ST:00010,NO_POL_ST:10000,NO_CB_ST:00001" *) 
  FDRE \pol_state_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(p_0_in[2]),
        .Q(pol_state[2]),
        .R(reset_r));
  (* FSM_ENCODED_STATES = "IDLE_ST:00100,INV_IDLE_ST:01000,CB_ST:00010,NO_POL_ST:10000,NO_CB_ST:00001" *) 
  FDRE \pol_state_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(p_0_in[3]),
        .Q(pol_state[3]),
        .R(reset_r));
  (* FSM_ENCODED_STATES = "IDLE_ST:00100,INV_IDLE_ST:01000,CB_ST:00010,NO_POL_ST:10000,NO_CB_ST:00001" *) 
  FDSE \pol_state_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(p_0_in[4]),
        .Q(pol_state[4]),
        .S(reset_r));
  FDRE reset_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_0_in__0),
        .Q(reset_r),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_POLARITY_CHECK" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_POLARITY_CHECK_31
   (HLD_POLARITY,
    \idl_count_r_reg[0]_0 ,
    cur_polarity_reg_0,
    \rxheader_to_fifo_lane1_i_reg[1] ,
    p_0_in__0,
    gtwiz_userclk_rx_usrclk_out,
    \pol_state_reg[0]_0 ,
    \pol_state_reg[2]_0 ,
    \pol_state_reg[0]_1 ,
    \pol_state_reg[3]_0 ,
    \pol_state_reg[1]_0 ,
    out,
    \pol_state_reg[1]_1 ,
    Q,
    E);
  output [0:0]HLD_POLARITY;
  output \idl_count_r_reg[0]_0 ;
  output cur_polarity_reg_0;
  output \rxheader_to_fifo_lane1_i_reg[1] ;
  input p_0_in__0;
  input gtwiz_userclk_rx_usrclk_out;
  input \pol_state_reg[0]_0 ;
  input \pol_state_reg[2]_0 ;
  input \pol_state_reg[0]_1 ;
  input \pol_state_reg[3]_0 ;
  input \pol_state_reg[1]_0 ;
  input out;
  input \pol_state_reg[1]_1 ;
  input [1:0]Q;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]HLD_POLARITY;
  wire HLD_POLARITY_OUT0;
  wire HLD_POLARITY_OUT_i_2__0_n_0;
  wire [1:0]Q;
  wire cur_polarity_i_1__0_n_0;
  wire cur_polarity_reg_0;
  wire gtwiz_userclk_rx_usrclk_out;
  wire idl_count0;
  wire \idl_count[5]_i_1__0_n_0 ;
  wire \idl_count[5]_i_4__0_n_0 ;
  wire idl_count_i;
  wire idl_count_r;
  wire \idl_count_r[0]_i_2__0_n_0 ;
  wire \idl_count_r_reg[0]_0 ;
  wire [5:0]idl_count_reg;
  wire inv_idl_count0;
  wire \inv_idl_count[5]_i_1__0_n_0 ;
  wire \inv_idl_count[5]_i_4__0_n_0 ;
  wire inv_idl_count_i;
  wire inv_idl_count_r;
  wire [5:0]inv_idl_count_reg;
  wire \inv_pol_count[0]_i_1__0_n_0 ;
  wire \inv_pol_count[1]_i_1__0_n_0 ;
  wire \inv_pol_count[2]_i_1__0_n_0 ;
  wire \inv_pol_count[3]_i_1__0_n_0 ;
  wire \inv_pol_count[4]_i_1__0_n_0 ;
  wire \inv_pol_count[5]_i_1__0_n_0 ;
  wire \inv_pol_count[6]_i_1__0_n_0 ;
  wire \inv_pol_count[7]_i_1__0_n_0 ;
  wire \inv_pol_count[7]_i_3__0_n_0 ;
  wire \inv_pol_count[7]_i_4__1_n_0 ;
  wire \inv_pol_count[7]_i_5_n_0 ;
  wire \inv_pol_count[7]_i_6__0_n_0 ;
  wire \inv_pol_count[7]_i_7__0_n_0 ;
  wire \inv_pol_count[7]_i_8__0_n_0 ;
  wire inv_pol_count__0;
  wire \inv_pol_count_reg_n_0_[0] ;
  wire \inv_pol_count_reg_n_0_[1] ;
  wire \inv_pol_count_reg_n_0_[2] ;
  wire \inv_pol_count_reg_n_0_[3] ;
  wire \inv_pol_count_reg_n_0_[4] ;
  wire \inv_pol_count_reg_n_0_[5] ;
  wire \inv_pol_count_reg_n_0_[6] ;
  wire \inv_pol_count_reg_n_0_[7] ;
  wire \nxt_pol_state_inferred__8/i__n_0 ;
  wire out;
  wire [4:0]p_0_in;
  wire p_0_in__0;
  wire [5:0]p_0_in__19;
  wire [5:0]p_0_in__20;
  wire \pol_count[0]_i_1__0_n_0 ;
  wire \pol_count[1]_i_1__0_n_0 ;
  wire \pol_count[2]_i_1__0_n_0 ;
  wire \pol_count[3]_i_1__0_n_0 ;
  wire \pol_count[4]_i_1__0_n_0 ;
  wire \pol_count[5]_i_1__0_n_0 ;
  wire \pol_count[6]_i_1__0_n_0 ;
  wire \pol_count[7]_i_1__0_n_0 ;
  wire \pol_count[7]_i_3__0_n_0 ;
  wire \pol_count[7]_i_4__0_n_0 ;
  wire \pol_count[7]_i_5__0_n_0 ;
  wire pol_count__0;
  wire pol_count_r2;
  wire pol_count_r3;
  wire pol_count_r4;
  wire \pol_count_r[0]_i_1__0_n_0 ;
  wire \pol_count_r[0]_i_2__0_n_0 ;
  wire \pol_count_r_reg_n_0_[0] ;
  wire \pol_count_reg_n_0_[0] ;
  wire \pol_count_reg_n_0_[1] ;
  wire \pol_count_reg_n_0_[2] ;
  wire \pol_count_reg_n_0_[3] ;
  wire \pol_count_reg_n_0_[4] ;
  wire \pol_count_reg_n_0_[5] ;
  wire \pol_count_reg_n_0_[6] ;
  wire \pol_count_reg_n_0_[7] ;
  wire [4:0]pol_state;
  wire \pol_state[0]_i_2__1_n_0 ;
  wire \pol_state[0]_i_3_n_0 ;
  wire \pol_state[0]_i_4_n_0 ;
  wire \pol_state[0]_i_5__1_n_0 ;
  wire \pol_state[1]_i_2__2_n_0 ;
  wire \pol_state[1]_i_3_n_0 ;
  wire \pol_state[1]_i_5__2_n_0 ;
  wire \pol_state[2]_i_3__0_n_0 ;
  wire \pol_state[3]_i_2__0_n_0 ;
  wire \pol_state[3]_i_3__0_n_0 ;
  wire \pol_state[3]_i_5__0_n_0 ;
  wire \pol_state[4]_i_2__0_n_0 ;
  wire \pol_state_reg[0]_0 ;
  wire \pol_state_reg[0]_1 ;
  wire \pol_state_reg[1]_0 ;
  wire \pol_state_reg[1]_1 ;
  wire \pol_state_reg[2]_0 ;
  wire \pol_state_reg[3]_0 ;
  wire reset_r;
  wire \rxheader_to_fifo_lane1_i_reg[1] ;

  LUT5 #(
    .INIT(32'h00000002)) 
    HLD_POLARITY_OUT_i_1__0
       (.I0(HLD_POLARITY_OUT_i_2__0_n_0),
        .I1(pol_count_r4),
        .I2(\pol_count_r_reg_n_0_[0] ),
        .I3(pol_count_r2),
        .I4(pol_count_r3),
        .O(HLD_POLARITY_OUT0));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    HLD_POLARITY_OUT_i_2__0
       (.I0(pol_state[1]),
        .I1(pol_state[0]),
        .I2(pol_state[4]),
        .I3(pol_state[2]),
        .I4(pol_state[3]),
        .O(HLD_POLARITY_OUT_i_2__0_n_0));
  (* shift_extract = "{no}" *) 
  FDRE HLD_POLARITY_OUT_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(HLD_POLARITY_OUT0),
        .Q(HLD_POLARITY),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    cur_polarity_i_1__0
       (.I0(\inv_pol_count[7]_i_5_n_0 ),
        .I1(cur_polarity_reg_0),
        .O(cur_polarity_i_1__0_n_0));
  FDRE cur_polarity_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(cur_polarity_i_1__0_n_0),
        .Q(cur_polarity_reg_0),
        .R(reset_r));
  LUT1 #(
    .INIT(2'h1)) 
    \idl_count[0]_i_1__0 
       (.I0(idl_count_reg[0]),
        .O(p_0_in__20[0]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \idl_count[1]_i_1__0 
       (.I0(idl_count_reg[0]),
        .I1(idl_count_reg[1]),
        .O(p_0_in__20[1]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \idl_count[2]_i_1__0 
       (.I0(idl_count_reg[2]),
        .I1(idl_count_reg[1]),
        .I2(idl_count_reg[0]),
        .O(p_0_in__20[2]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \idl_count[3]_i_1__0 
       (.I0(idl_count_reg[3]),
        .I1(idl_count_reg[0]),
        .I2(idl_count_reg[1]),
        .I3(idl_count_reg[2]),
        .O(p_0_in__20[3]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \idl_count[4]_i_1__0 
       (.I0(idl_count_reg[4]),
        .I1(idl_count_reg[2]),
        .I2(idl_count_reg[1]),
        .I3(idl_count_reg[0]),
        .I4(idl_count_reg[3]),
        .O(p_0_in__20[4]));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \idl_count[5]_i_1__0 
       (.I0(\idl_count[5]_i_4__0_n_0 ),
        .I1(reset_r),
        .I2(\idl_count_r[0]_i_2__0_n_0 ),
        .I3(\pol_count[7]_i_4__0_n_0 ),
        .O(\idl_count[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \idl_count[5]_i_2__0 
       (.I0(pol_state[3]),
        .I1(pol_state[2]),
        .I2(pol_state[4]),
        .I3(pol_state[1]),
        .I4(pol_state[0]),
        .I5(\pol_state_reg[2]_0 ),
        .O(idl_count0));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \idl_count[5]_i_3__0 
       (.I0(idl_count_reg[5]),
        .I1(idl_count_reg[3]),
        .I2(idl_count_reg[0]),
        .I3(idl_count_reg[1]),
        .I4(idl_count_reg[2]),
        .I5(idl_count_reg[4]),
        .O(p_0_in__20[5]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \idl_count[5]_i_4__0 
       (.I0(idl_count_reg[3]),
        .I1(idl_count_reg[0]),
        .I2(idl_count_reg[1]),
        .I3(idl_count_reg[2]),
        .O(\idl_count[5]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \idl_count_r[0]_i_1__0 
       (.I0(idl_count_reg[3]),
        .I1(idl_count_reg[2]),
        .I2(idl_count_reg[1]),
        .I3(idl_count_reg[0]),
        .I4(\idl_count_r[0]_i_2__0_n_0 ),
        .O(idl_count_i));
  LUT2 #(
    .INIT(4'hE)) 
    \idl_count_r[0]_i_2__0 
       (.I0(idl_count_reg[4]),
        .I1(idl_count_reg[5]),
        .O(\idl_count_r[0]_i_2__0_n_0 ));
  FDRE \idl_count_r_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(idl_count_i),
        .Q(idl_count_r),
        .R(reset_r));
  FDRE \idl_count_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(idl_count0),
        .D(p_0_in__20[0]),
        .Q(idl_count_reg[0]),
        .R(\idl_count[5]_i_1__0_n_0 ));
  FDRE \idl_count_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(idl_count0),
        .D(p_0_in__20[1]),
        .Q(idl_count_reg[1]),
        .R(\idl_count[5]_i_1__0_n_0 ));
  FDRE \idl_count_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(idl_count0),
        .D(p_0_in__20[2]),
        .Q(idl_count_reg[2]),
        .R(\idl_count[5]_i_1__0_n_0 ));
  FDRE \idl_count_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(idl_count0),
        .D(p_0_in__20[3]),
        .Q(idl_count_reg[3]),
        .R(\idl_count[5]_i_1__0_n_0 ));
  FDRE \idl_count_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(idl_count0),
        .D(p_0_in__20[4]),
        .Q(idl_count_reg[4]),
        .R(\idl_count[5]_i_1__0_n_0 ));
  FDRE \idl_count_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(idl_count0),
        .D(p_0_in__20[5]),
        .Q(idl_count_reg[5]),
        .R(\idl_count[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \inv_idl_count[0]_i_1__0 
       (.I0(inv_idl_count_reg[0]),
        .O(p_0_in__19[0]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \inv_idl_count[1]_i_1__0 
       (.I0(inv_idl_count_reg[0]),
        .I1(inv_idl_count_reg[1]),
        .O(p_0_in__19[1]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \inv_idl_count[2]_i_1__0 
       (.I0(inv_idl_count_reg[2]),
        .I1(inv_idl_count_reg[1]),
        .I2(inv_idl_count_reg[0]),
        .O(p_0_in__19[2]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \inv_idl_count[3]_i_1__0 
       (.I0(inv_idl_count_reg[3]),
        .I1(inv_idl_count_reg[0]),
        .I2(inv_idl_count_reg[1]),
        .I3(inv_idl_count_reg[2]),
        .O(p_0_in__19[3]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \inv_idl_count[4]_i_1__0 
       (.I0(inv_idl_count_reg[4]),
        .I1(inv_idl_count_reg[2]),
        .I2(inv_idl_count_reg[1]),
        .I3(inv_idl_count_reg[0]),
        .I4(inv_idl_count_reg[3]),
        .O(p_0_in__19[4]));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \inv_idl_count[5]_i_1__0 
       (.I0(inv_idl_count_reg[4]),
        .I1(inv_idl_count_reg[5]),
        .I2(\inv_idl_count[5]_i_4__0_n_0 ),
        .I3(reset_r),
        .I4(\inv_pol_count[7]_i_6__0_n_0 ),
        .O(\inv_idl_count[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \inv_idl_count[5]_i_2__0 
       (.I0(pol_state[2]),
        .I1(pol_state[3]),
        .I2(pol_state[4]),
        .I3(pol_state[1]),
        .I4(pol_state[0]),
        .I5(\pol_state_reg[3]_0 ),
        .O(inv_idl_count0));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \inv_idl_count[5]_i_3__0 
       (.I0(inv_idl_count_reg[5]),
        .I1(inv_idl_count_reg[3]),
        .I2(inv_idl_count_reg[0]),
        .I3(inv_idl_count_reg[1]),
        .I4(inv_idl_count_reg[2]),
        .I5(inv_idl_count_reg[4]),
        .O(p_0_in__19[5]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \inv_idl_count[5]_i_4__0 
       (.I0(inv_idl_count_reg[3]),
        .I1(inv_idl_count_reg[0]),
        .I2(inv_idl_count_reg[1]),
        .I3(inv_idl_count_reg[2]),
        .O(\inv_idl_count[5]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \inv_idl_count_r[0]_i_1__0 
       (.I0(inv_idl_count_reg[4]),
        .I1(inv_idl_count_reg[5]),
        .I2(inv_idl_count_reg[3]),
        .I3(inv_idl_count_reg[2]),
        .I4(inv_idl_count_reg[1]),
        .I5(inv_idl_count_reg[0]),
        .O(inv_idl_count_i));
  FDRE \inv_idl_count_r_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(inv_idl_count_i),
        .Q(inv_idl_count_r),
        .R(reset_r));
  FDRE \inv_idl_count_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_idl_count0),
        .D(p_0_in__19[0]),
        .Q(inv_idl_count_reg[0]),
        .R(\inv_idl_count[5]_i_1__0_n_0 ));
  FDRE \inv_idl_count_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_idl_count0),
        .D(p_0_in__19[1]),
        .Q(inv_idl_count_reg[1]),
        .R(\inv_idl_count[5]_i_1__0_n_0 ));
  FDRE \inv_idl_count_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_idl_count0),
        .D(p_0_in__19[2]),
        .Q(inv_idl_count_reg[2]),
        .R(\inv_idl_count[5]_i_1__0_n_0 ));
  FDRE \inv_idl_count_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_idl_count0),
        .D(p_0_in__19[3]),
        .Q(inv_idl_count_reg[3]),
        .R(\inv_idl_count[5]_i_1__0_n_0 ));
  FDRE \inv_idl_count_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_idl_count0),
        .D(p_0_in__19[4]),
        .Q(inv_idl_count_reg[4]),
        .R(\inv_idl_count[5]_i_1__0_n_0 ));
  FDRE \inv_idl_count_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_idl_count0),
        .D(p_0_in__19[5]),
        .Q(inv_idl_count_reg[5]),
        .R(\inv_idl_count[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \inv_pol_count[0]_i_1__0 
       (.I0(\inv_pol_count_reg_n_0_[0] ),
        .I1(\inv_pol_count[7]_i_5_n_0 ),
        .O(\inv_pol_count[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \inv_pol_count[1]_i_1__0 
       (.I0(\inv_pol_count_reg_n_0_[0] ),
        .I1(\inv_pol_count_reg_n_0_[1] ),
        .O(\inv_pol_count[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \inv_pol_count[2]_i_1__0 
       (.I0(\inv_pol_count_reg_n_0_[0] ),
        .I1(\inv_pol_count_reg_n_0_[1] ),
        .I2(\inv_pol_count_reg_n_0_[2] ),
        .I3(\inv_pol_count[7]_i_5_n_0 ),
        .O(\inv_pol_count[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \inv_pol_count[3]_i_1__0 
       (.I0(\inv_pol_count_reg_n_0_[3] ),
        .I1(\inv_pol_count_reg_n_0_[0] ),
        .I2(\inv_pol_count_reg_n_0_[1] ),
        .I3(\inv_pol_count_reg_n_0_[2] ),
        .O(\inv_pol_count[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \inv_pol_count[4]_i_1__0 
       (.I0(\inv_pol_count_reg_n_0_[4] ),
        .I1(\inv_pol_count_reg_n_0_[2] ),
        .I2(\inv_pol_count_reg_n_0_[1] ),
        .I3(\inv_pol_count_reg_n_0_[0] ),
        .I4(\inv_pol_count_reg_n_0_[3] ),
        .O(\inv_pol_count[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \inv_pol_count[5]_i_1__0 
       (.I0(\inv_pol_count_reg_n_0_[5] ),
        .I1(\inv_pol_count_reg_n_0_[3] ),
        .I2(\inv_pol_count_reg_n_0_[0] ),
        .I3(\inv_pol_count_reg_n_0_[1] ),
        .I4(\inv_pol_count_reg_n_0_[2] ),
        .I5(\inv_pol_count_reg_n_0_[4] ),
        .O(\inv_pol_count[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \inv_pol_count[6]_i_1__0 
       (.I0(\inv_pol_count_reg_n_0_[6] ),
        .I1(\inv_pol_count[7]_i_7__0_n_0 ),
        .O(\inv_pol_count[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAABA)) 
    \inv_pol_count[7]_i_1__0 
       (.I0(reset_r),
        .I1(pol_state[3]),
        .I2(pol_state[2]),
        .I3(pol_state[4]),
        .I4(pol_state[1]),
        .I5(pol_state[0]),
        .O(\inv_pol_count[7]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF1F0)) 
    \inv_pol_count[7]_i_2__0 
       (.I0(\inv_pol_count[7]_i_4__1_n_0 ),
        .I1(inv_idl_count_r),
        .I2(\inv_pol_count[7]_i_5_n_0 ),
        .I3(\inv_pol_count[7]_i_6__0_n_0 ),
        .O(inv_pol_count__0));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \inv_pol_count[7]_i_3__0 
       (.I0(\inv_pol_count_reg_n_0_[7] ),
        .I1(\inv_pol_count[7]_i_7__0_n_0 ),
        .I2(\inv_pol_count_reg_n_0_[6] ),
        .O(\inv_pol_count[7]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFFFFFFFFFF)) 
    \inv_pol_count[7]_i_4__1 
       (.I0(inv_idl_count_reg[4]),
        .I1(inv_idl_count_reg[5]),
        .I2(inv_idl_count_reg[0]),
        .I3(inv_idl_count_reg[1]),
        .I4(inv_idl_count_reg[2]),
        .I5(inv_idl_count_reg[3]),
        .O(\inv_pol_count[7]_i_4__1_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \inv_pol_count[7]_i_5 
       (.I0(\inv_pol_count_reg_n_0_[7] ),
        .I1(\inv_pol_count_reg_n_0_[6] ),
        .I2(\inv_pol_count_reg_n_0_[3] ),
        .I3(\inv_pol_count_reg_n_0_[4] ),
        .I4(\inv_pol_count[7]_i_8__0_n_0 ),
        .O(\inv_pol_count[7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    \inv_pol_count[7]_i_6__0 
       (.I0(pol_state[0]),
        .I1(pol_state[1]),
        .I2(pol_state[4]),
        .I3(pol_state[3]),
        .I4(pol_state[2]),
        .O(\inv_pol_count[7]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \inv_pol_count[7]_i_7__0 
       (.I0(\inv_pol_count_reg_n_0_[5] ),
        .I1(\inv_pol_count_reg_n_0_[3] ),
        .I2(\inv_pol_count_reg_n_0_[0] ),
        .I3(\inv_pol_count_reg_n_0_[1] ),
        .I4(\inv_pol_count_reg_n_0_[2] ),
        .I5(\inv_pol_count_reg_n_0_[4] ),
        .O(\inv_pol_count[7]_i_7__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \inv_pol_count[7]_i_8__0 
       (.I0(\inv_pol_count_reg_n_0_[1] ),
        .I1(\inv_pol_count_reg_n_0_[0] ),
        .I2(\inv_pol_count_reg_n_0_[2] ),
        .I3(\inv_pol_count_reg_n_0_[5] ),
        .O(\inv_pol_count[7]_i_8__0_n_0 ));
  FDRE \inv_pol_count_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[0]_i_1__0_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[0] ),
        .R(\inv_pol_count[7]_i_1__0_n_0 ));
  FDRE \inv_pol_count_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[1]_i_1__0_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[1] ),
        .R(\inv_pol_count[7]_i_1__0_n_0 ));
  FDRE \inv_pol_count_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[2]_i_1__0_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[2] ),
        .R(\inv_pol_count[7]_i_1__0_n_0 ));
  FDRE \inv_pol_count_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[3]_i_1__0_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[3] ),
        .R(\inv_pol_count[7]_i_1__0_n_0 ));
  FDRE \inv_pol_count_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[4]_i_1__0_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[4] ),
        .R(\inv_pol_count[7]_i_1__0_n_0 ));
  FDRE \inv_pol_count_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[5]_i_1__0_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[5] ),
        .R(\inv_pol_count[7]_i_1__0_n_0 ));
  FDRE \inv_pol_count_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[6]_i_1__0_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[6] ),
        .R(\inv_pol_count[7]_i_1__0_n_0 ));
  FDRE \inv_pol_count_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[7]_i_3__0_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[7] ),
        .R(\inv_pol_count[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT5 #(
    .INIT(32'h00010116)) 
    \nxt_pol_state_inferred__8/i_ 
       (.I0(pol_state[0]),
        .I1(pol_state[1]),
        .I2(pol_state[2]),
        .I3(pol_state[3]),
        .I4(pol_state[4]),
        .O(\nxt_pol_state_inferred__8/i__n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \pol_count[0]_i_1__0 
       (.I0(\pol_count_reg_n_0_[0] ),
        .I1(\pol_count_r[0]_i_1__0_n_0 ),
        .O(\pol_count[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \pol_count[1]_i_1__0 
       (.I0(\pol_count_reg_n_0_[1] ),
        .I1(\pol_count_reg_n_0_[0] ),
        .O(\pol_count[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \pol_count[2]_i_1__0 
       (.I0(\pol_count_reg_n_0_[1] ),
        .I1(\pol_count_reg_n_0_[0] ),
        .I2(\pol_count_reg_n_0_[2] ),
        .I3(\pol_count_r[0]_i_1__0_n_0 ),
        .O(\pol_count[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \pol_count[3]_i_1__0 
       (.I0(\pol_count_reg_n_0_[3] ),
        .I1(\pol_count_reg_n_0_[1] ),
        .I2(\pol_count_reg_n_0_[0] ),
        .I3(\pol_count_reg_n_0_[2] ),
        .O(\pol_count[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \pol_count[4]_i_1__0 
       (.I0(\pol_count_reg_n_0_[4] ),
        .I1(\pol_count_reg_n_0_[2] ),
        .I2(\pol_count_reg_n_0_[0] ),
        .I3(\pol_count_reg_n_0_[1] ),
        .I4(\pol_count_reg_n_0_[3] ),
        .O(\pol_count[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \pol_count[5]_i_1__0 
       (.I0(\pol_count_reg_n_0_[5] ),
        .I1(\pol_count_reg_n_0_[3] ),
        .I2(\pol_count_reg_n_0_[1] ),
        .I3(\pol_count_reg_n_0_[0] ),
        .I4(\pol_count_reg_n_0_[2] ),
        .I5(\pol_count_reg_n_0_[4] ),
        .O(\pol_count[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \pol_count[6]_i_1__0 
       (.I0(\pol_count_reg_n_0_[6] ),
        .I1(\pol_count[7]_i_5__0_n_0 ),
        .O(\pol_count[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAABA)) 
    \pol_count[7]_i_1__0 
       (.I0(reset_r),
        .I1(pol_state[2]),
        .I2(pol_state[3]),
        .I3(pol_state[4]),
        .I4(pol_state[1]),
        .I5(pol_state[0]),
        .O(\pol_count[7]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \pol_count[7]_i_2__0 
       (.I0(\pol_count_r[0]_i_1__0_n_0 ),
        .I1(\idl_count_r_reg[0]_0 ),
        .I2(\pol_count[7]_i_4__0_n_0 ),
        .O(pol_count__0));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \pol_count[7]_i_3__0 
       (.I0(\pol_count_reg_n_0_[7] ),
        .I1(\pol_count[7]_i_5__0_n_0 ),
        .I2(\pol_count_reg_n_0_[6] ),
        .O(\pol_count[7]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    \pol_count[7]_i_4__0 
       (.I0(pol_state[0]),
        .I1(pol_state[1]),
        .I2(pol_state[4]),
        .I3(pol_state[2]),
        .I4(pol_state[3]),
        .O(\pol_count[7]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \pol_count[7]_i_5__0 
       (.I0(\pol_count_reg_n_0_[5] ),
        .I1(\pol_count_reg_n_0_[3] ),
        .I2(\pol_count_reg_n_0_[1] ),
        .I3(\pol_count_reg_n_0_[0] ),
        .I4(\pol_count_reg_n_0_[2] ),
        .I5(\pol_count_reg_n_0_[4] ),
        .O(\pol_count[7]_i_5__0_n_0 ));
  FDRE \pol_count_r2_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\pol_count_r_reg_n_0_[0] ),
        .Q(pol_count_r2),
        .R(reset_r));
  FDRE \pol_count_r3_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(pol_count_r2),
        .Q(pol_count_r3),
        .R(reset_r));
  FDRE \pol_count_r4_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(pol_count_r3),
        .Q(pol_count_r4),
        .R(reset_r));
  LUT5 #(
    .INIT(32'h00000001)) 
    \pol_count_r[0]_i_1__0 
       (.I0(\pol_count_reg_n_0_[4] ),
        .I1(\pol_count_reg_n_0_[7] ),
        .I2(\pol_count_reg_n_0_[3] ),
        .I3(\pol_count_reg_n_0_[5] ),
        .I4(\pol_count_r[0]_i_2__0_n_0 ),
        .O(\pol_count_r[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \pol_count_r[0]_i_2__0 
       (.I0(\pol_count_reg_n_0_[2] ),
        .I1(\pol_count_reg_n_0_[6] ),
        .I2(\pol_count_reg_n_0_[0] ),
        .I3(\pol_count_reg_n_0_[1] ),
        .O(\pol_count_r[0]_i_2__0_n_0 ));
  FDRE \pol_count_r_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\pol_count_r[0]_i_1__0_n_0 ),
        .Q(\pol_count_r_reg_n_0_[0] ),
        .R(reset_r));
  FDRE \pol_count_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[0]_i_1__0_n_0 ),
        .Q(\pol_count_reg_n_0_[0] ),
        .R(\pol_count[7]_i_1__0_n_0 ));
  FDRE \pol_count_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[1]_i_1__0_n_0 ),
        .Q(\pol_count_reg_n_0_[1] ),
        .R(\pol_count[7]_i_1__0_n_0 ));
  FDRE \pol_count_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[2]_i_1__0_n_0 ),
        .Q(\pol_count_reg_n_0_[2] ),
        .R(\pol_count[7]_i_1__0_n_0 ));
  FDRE \pol_count_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[3]_i_1__0_n_0 ),
        .Q(\pol_count_reg_n_0_[3] ),
        .R(\pol_count[7]_i_1__0_n_0 ));
  FDRE \pol_count_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[4]_i_1__0_n_0 ),
        .Q(\pol_count_reg_n_0_[4] ),
        .R(\pol_count[7]_i_1__0_n_0 ));
  FDRE \pol_count_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[5]_i_1__0_n_0 ),
        .Q(\pol_count_reg_n_0_[5] ),
        .R(\pol_count[7]_i_1__0_n_0 ));
  FDRE \pol_count_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[6]_i_1__0_n_0 ),
        .Q(\pol_count_reg_n_0_[6] ),
        .R(\pol_count[7]_i_1__0_n_0 ));
  FDRE \pol_count_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[7]_i_3__0_n_0 ),
        .Q(\pol_count_reg_n_0_[7] ),
        .R(\pol_count[7]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA8AA)) 
    \pol_state[0]_i_1__0 
       (.I0(\nxt_pol_state_inferred__8/i__n_0 ),
        .I1(\pol_state[0]_i_2__1_n_0 ),
        .I2(\pol_state[0]_i_3_n_0 ),
        .I3(\pol_state[0]_i_4_n_0 ),
        .I4(\pol_state[0]_i_5__1_n_0 ),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT5 #(
    .INIT(32'h20AA2000)) 
    \pol_state[0]_i_2__1 
       (.I0(pol_state[3]),
        .I1(\pol_state[3]_i_3__0_n_0 ),
        .I2(\pol_state_reg[0]_0 ),
        .I3(\pol_state_reg[3]_0 ),
        .I4(cur_polarity_reg_0),
        .O(\pol_state[0]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h00080008AAAA0008)) 
    \pol_state[0]_i_3 
       (.I0(pol_state[2]),
        .I1(\pol_state_reg[0]_1 ),
        .I2(\idl_count_r_reg[0]_0 ),
        .I3(\pol_count_r[0]_i_1__0_n_0 ),
        .I4(cur_polarity_reg_0),
        .I5(\pol_state_reg[3]_0 ),
        .O(\pol_state[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hDFDDFFDDDFFFFFFF)) 
    \pol_state[0]_i_4 
       (.I0(pol_state[1]),
        .I1(\pol_count_r[0]_i_1__0_n_0 ),
        .I2(\pol_state_reg[0]_1 ),
        .I3(\pol_state_reg[0]_0 ),
        .I4(\pol_state_reg[3]_0 ),
        .I5(cur_polarity_reg_0),
        .O(\pol_state[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \pol_state[0]_i_5__1 
       (.I0(pol_state[4]),
        .I1(out),
        .I2(pol_state[0]),
        .O(\pol_state[0]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hAA20AA20AA20AAAA)) 
    \pol_state[1]_i_1__0 
       (.I0(\nxt_pol_state_inferred__8/i__n_0 ),
        .I1(\pol_state[1]_i_2__2_n_0 ),
        .I2(\pol_state[3]_i_2__0_n_0 ),
        .I3(\pol_state[1]_i_3_n_0 ),
        .I4(\pol_state[2]_i_3__0_n_0 ),
        .I5(\pol_state_reg[1]_0 ),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'h0E00)) 
    \pol_state[1]_i_2__2 
       (.I0(\inv_pol_count[7]_i_4__1_n_0 ),
        .I1(inv_idl_count_r),
        .I2(\inv_pol_count[7]_i_5_n_0 ),
        .I3(\pol_state_reg[0]_0 ),
        .O(\pol_state[1]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h8F8F888F8888888F)) 
    \pol_state[1]_i_3 
       (.I0(pol_state[0]),
        .I1(out),
        .I2(\pol_state[1]_i_5__2_n_0 ),
        .I3(cur_polarity_reg_0),
        .I4(\pol_state_reg[0]_0 ),
        .I5(\pol_state_reg[1]_1 ),
        .O(\pol_state[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFF)) 
    \pol_state[1]_i_5__2 
       (.I0(\pol_count_reg_n_0_[4] ),
        .I1(\pol_count_reg_n_0_[7] ),
        .I2(\pol_count_reg_n_0_[3] ),
        .I3(\pol_count_reg_n_0_[5] ),
        .I4(\pol_count_r[0]_i_2__0_n_0 ),
        .I5(pol_state[1]),
        .O(\pol_state[1]_i_5__2_n_0 ));
  LUT5 #(
    .INIT(32'h0000F100)) 
    \pol_state[2]_i_1__0 
       (.I0(\idl_count_r_reg[0]_0 ),
        .I1(\pol_state[2]_i_3__0_n_0 ),
        .I2(\pol_state[3]_i_5__0_n_0 ),
        .I3(\nxt_pol_state_inferred__8/i__n_0 ),
        .I4(\pol_state_reg[2]_0 ),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \pol_state[2]_i_2__0 
       (.I0(idl_count_r),
        .I1(idl_count_reg[3]),
        .I2(idl_count_reg[2]),
        .I3(idl_count_reg[1]),
        .I4(idl_count_reg[0]),
        .I5(\idl_count_r[0]_i_2__0_n_0 ),
        .O(\idl_count_r_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'hBAFF)) 
    \pol_state[2]_i_3__0 
       (.I0(\pol_count_r[0]_i_1__0_n_0 ),
        .I1(\pol_state_reg[3]_0 ),
        .I2(cur_polarity_reg_0),
        .I3(pol_state[2]),
        .O(\pol_state[2]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F2220000)) 
    \pol_state[3]_i_1__0 
       (.I0(\pol_state[3]_i_2__0_n_0 ),
        .I1(\pol_state[3]_i_3__0_n_0 ),
        .I2(\pol_state_reg[2]_0 ),
        .I3(\pol_state[3]_i_5__0_n_0 ),
        .I4(\nxt_pol_state_inferred__8/i__n_0 ),
        .I5(\pol_state_reg[3]_0 ),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \pol_state[3]_i_2__0 
       (.I0(pol_state[3]),
        .I1(\pol_state_reg[3]_0 ),
        .I2(cur_polarity_reg_0),
        .O(\pol_state[3]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hF1)) 
    \pol_state[3]_i_3__0 
       (.I0(\inv_pol_count[7]_i_4__1_n_0 ),
        .I1(inv_idl_count_r),
        .I2(\inv_pol_count[7]_i_5_n_0 ),
        .O(\pol_state[3]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \pol_state[3]_i_42__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\rxheader_to_fifo_lane1_i_reg[1] ));
  LUT4 #(
    .INIT(16'h0020)) 
    \pol_state[3]_i_5__0 
       (.I0(pol_state[1]),
        .I1(\pol_count_r[0]_i_1__0_n_0 ),
        .I2(\pol_state_reg[0]_0 ),
        .I3(\pol_state_reg[1]_1 ),
        .O(\pol_state[3]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hD0FFD0FFFFFFD0FF)) 
    \pol_state[4]_i_1__0 
       (.I0(\pol_state[4]_i_2__0_n_0 ),
        .I1(pol_state[1]),
        .I2(\pol_count_r[0]_i_1__0_n_0 ),
        .I3(\nxt_pol_state_inferred__8/i__n_0 ),
        .I4(pol_state[4]),
        .I5(out),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'h5D)) 
    \pol_state[4]_i_2__0 
       (.I0(pol_state[2]),
        .I1(cur_polarity_reg_0),
        .I2(\pol_state_reg[3]_0 ),
        .O(\pol_state[4]_i_2__0_n_0 ));
  (* FSM_ENCODED_STATES = "IDLE_ST:00100,INV_IDLE_ST:01000,CB_ST:00010,NO_POL_ST:10000,NO_CB_ST:00001" *) 
  FDRE \pol_state_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(p_0_in[0]),
        .Q(pol_state[0]),
        .R(reset_r));
  (* FSM_ENCODED_STATES = "IDLE_ST:00100,INV_IDLE_ST:01000,CB_ST:00010,NO_POL_ST:10000,NO_CB_ST:00001" *) 
  FDRE \pol_state_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(p_0_in[1]),
        .Q(pol_state[1]),
        .R(reset_r));
  (* FSM_ENCODED_STATES = "IDLE_ST:00100,INV_IDLE_ST:01000,CB_ST:00010,NO_POL_ST:10000,NO_CB_ST:00001" *) 
  FDRE \pol_state_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(p_0_in[2]),
        .Q(pol_state[2]),
        .R(reset_r));
  (* FSM_ENCODED_STATES = "IDLE_ST:00100,INV_IDLE_ST:01000,CB_ST:00010,NO_POL_ST:10000,NO_CB_ST:00001" *) 
  FDRE \pol_state_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(p_0_in[3]),
        .Q(pol_state[3]),
        .R(reset_r));
  (* FSM_ENCODED_STATES = "IDLE_ST:00100,INV_IDLE_ST:01000,CB_ST:00010,NO_POL_ST:10000,NO_CB_ST:00001" *) 
  FDSE \pol_state_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(p_0_in[4]),
        .Q(pol_state[4]),
        .S(reset_r));
  FDRE reset_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_0_in__0),
        .Q(reset_r),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_POLARITY_CHECK" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_POLARITY_CHECK_32
   (HLD_POLARITY,
    Q,
    cur_polarity_reg_0,
    reset_r_reg_0,
    gtwiz_userclk_rx_usrclk_out,
    \pol_state_reg[2]_0 ,
    \pol_state_reg[0]_0 ,
    \pol_state_reg[3]_0 ,
    \pol_state_reg[0]_1 ,
    \pol_state_reg[1]_0 ,
    \pol_state_reg[1]_1 ,
    out,
    E);
  output [0:0]HLD_POLARITY;
  output [0:0]Q;
  output cur_polarity_reg_0;
  input reset_r_reg_0;
  input gtwiz_userclk_rx_usrclk_out;
  input \pol_state_reg[2]_0 ;
  input \pol_state_reg[0]_0 ;
  input \pol_state_reg[3]_0 ;
  input \pol_state_reg[0]_1 ;
  input \pol_state_reg[1]_0 ;
  input \pol_state_reg[1]_1 ;
  input out;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]HLD_POLARITY;
  wire HLD_POLARITY_OUT0;
  wire HLD_POLARITY_OUT_i_2__1_n_0;
  wire [0:0]Q;
  wire cur_polarity_i_1__1_n_0;
  wire cur_polarity_reg_0;
  wire gtwiz_userclk_rx_usrclk_out;
  wire idl_count0;
  wire \idl_count[5]_i_1__1_n_0 ;
  wire \idl_count[5]_i_4__1_n_0 ;
  wire idl_count_i;
  wire idl_count_r;
  wire \idl_count_r[0]_i_2__1_n_0 ;
  wire [5:0]idl_count_reg;
  wire inv_idl_count0;
  wire \inv_idl_count[5]_i_1__1_n_0 ;
  wire \inv_idl_count[5]_i_4__1_n_0 ;
  wire inv_idl_count_i;
  wire inv_idl_count_r;
  wire [5:0]inv_idl_count_reg;
  wire \inv_pol_count[0]_i_1__1_n_0 ;
  wire \inv_pol_count[1]_i_1__1_n_0 ;
  wire \inv_pol_count[2]_i_1__1_n_0 ;
  wire \inv_pol_count[3]_i_1__1_n_0 ;
  wire \inv_pol_count[4]_i_1__1_n_0 ;
  wire \inv_pol_count[5]_i_1__1_n_0 ;
  wire \inv_pol_count[6]_i_1__1_n_0 ;
  wire \inv_pol_count[7]_i_1__1_n_0 ;
  wire \inv_pol_count[7]_i_3__1_n_0 ;
  wire \inv_pol_count[7]_i_4__2_n_0 ;
  wire \inv_pol_count[7]_i_5__0_n_0 ;
  wire \inv_pol_count[7]_i_6__1_n_0 ;
  wire \inv_pol_count[7]_i_7__1_n_0 ;
  wire \inv_pol_count[7]_i_8__1_n_0 ;
  wire inv_pol_count__0;
  wire \inv_pol_count_reg_n_0_[0] ;
  wire \inv_pol_count_reg_n_0_[1] ;
  wire \inv_pol_count_reg_n_0_[2] ;
  wire \inv_pol_count_reg_n_0_[3] ;
  wire \inv_pol_count_reg_n_0_[4] ;
  wire \inv_pol_count_reg_n_0_[5] ;
  wire \inv_pol_count_reg_n_0_[6] ;
  wire \inv_pol_count_reg_n_0_[7] ;
  wire \nxt_pol_state_inferred__8/i__n_0 ;
  wire out;
  wire [4:0]p_0_in;
  wire [5:0]p_0_in__21;
  wire [5:0]p_0_in__22;
  wire \pol_count[0]_i_1__1_n_0 ;
  wire \pol_count[1]_i_1__1_n_0 ;
  wire \pol_count[2]_i_1__1_n_0 ;
  wire \pol_count[3]_i_1__1_n_0 ;
  wire \pol_count[4]_i_1__1_n_0 ;
  wire \pol_count[5]_i_1__1_n_0 ;
  wire \pol_count[6]_i_1__1_n_0 ;
  wire \pol_count[7]_i_1__1_n_0 ;
  wire \pol_count[7]_i_3__1_n_0 ;
  wire \pol_count[7]_i_4__1_n_0 ;
  wire \pol_count[7]_i_5__1_n_0 ;
  wire pol_count__0;
  wire pol_count_r2;
  wire pol_count_r3;
  wire pol_count_r4;
  wire \pol_count_r[0]_i_1__1_n_0 ;
  wire \pol_count_r[0]_i_2__1_n_0 ;
  wire \pol_count_r_reg_n_0_[0] ;
  wire \pol_count_reg_n_0_[0] ;
  wire \pol_count_reg_n_0_[1] ;
  wire \pol_count_reg_n_0_[2] ;
  wire \pol_count_reg_n_0_[3] ;
  wire \pol_count_reg_n_0_[4] ;
  wire \pol_count_reg_n_0_[5] ;
  wire \pol_count_reg_n_0_[6] ;
  wire \pol_count_reg_n_0_[7] ;
  wire [4:1]pol_state;
  wire \pol_state[0]_i_2__0_n_0 ;
  wire \pol_state[0]_i_3__2_n_0 ;
  wire \pol_state[0]_i_4__2_n_0 ;
  wire \pol_state[0]_i_5__0_n_0 ;
  wire \pol_state[1]_i_2__0_n_0 ;
  wire \pol_state[1]_i_3__1_n_0 ;
  wire \pol_state[2]_i_2__1_n_0 ;
  wire \pol_state[2]_i_3__1_n_0 ;
  wire \pol_state[3]_i_2__1_n_0 ;
  wire \pol_state[3]_i_3__1_n_0 ;
  wire \pol_state[3]_i_5__1_n_0 ;
  wire \pol_state[4]_i_2__1_n_0 ;
  wire \pol_state_reg[0]_0 ;
  wire \pol_state_reg[0]_1 ;
  wire \pol_state_reg[1]_0 ;
  wire \pol_state_reg[1]_1 ;
  wire \pol_state_reg[2]_0 ;
  wire \pol_state_reg[3]_0 ;
  wire reset_r;
  wire reset_r_reg_0;

  LUT5 #(
    .INIT(32'h00000002)) 
    HLD_POLARITY_OUT_i_1__1
       (.I0(HLD_POLARITY_OUT_i_2__1_n_0),
        .I1(pol_count_r4),
        .I2(\pol_count_r_reg_n_0_[0] ),
        .I3(pol_count_r2),
        .I4(pol_count_r3),
        .O(HLD_POLARITY_OUT0));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    HLD_POLARITY_OUT_i_2__1
       (.I0(pol_state[1]),
        .I1(Q),
        .I2(pol_state[4]),
        .I3(pol_state[2]),
        .I4(pol_state[3]),
        .O(HLD_POLARITY_OUT_i_2__1_n_0));
  (* shift_extract = "{no}" *) 
  FDRE HLD_POLARITY_OUT_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(HLD_POLARITY_OUT0),
        .Q(HLD_POLARITY),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    cur_polarity_i_1__1
       (.I0(\inv_pol_count[7]_i_5__0_n_0 ),
        .I1(cur_polarity_reg_0),
        .O(cur_polarity_i_1__1_n_0));
  FDRE cur_polarity_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(cur_polarity_i_1__1_n_0),
        .Q(cur_polarity_reg_0),
        .R(reset_r));
  LUT1 #(
    .INIT(2'h1)) 
    \idl_count[0]_i_1__1 
       (.I0(idl_count_reg[0]),
        .O(p_0_in__22[0]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \idl_count[1]_i_1__1 
       (.I0(idl_count_reg[0]),
        .I1(idl_count_reg[1]),
        .O(p_0_in__22[1]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \idl_count[2]_i_1__1 
       (.I0(idl_count_reg[2]),
        .I1(idl_count_reg[1]),
        .I2(idl_count_reg[0]),
        .O(p_0_in__22[2]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \idl_count[3]_i_1__1 
       (.I0(idl_count_reg[3]),
        .I1(idl_count_reg[0]),
        .I2(idl_count_reg[1]),
        .I3(idl_count_reg[2]),
        .O(p_0_in__22[3]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \idl_count[4]_i_1__1 
       (.I0(idl_count_reg[4]),
        .I1(idl_count_reg[2]),
        .I2(idl_count_reg[1]),
        .I3(idl_count_reg[0]),
        .I4(idl_count_reg[3]),
        .O(p_0_in__22[4]));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \idl_count[5]_i_1__1 
       (.I0(\idl_count[5]_i_4__1_n_0 ),
        .I1(reset_r),
        .I2(\idl_count_r[0]_i_2__1_n_0 ),
        .I3(\pol_count[7]_i_4__1_n_0 ),
        .O(\idl_count[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \idl_count[5]_i_2__1 
       (.I0(pol_state[3]),
        .I1(pol_state[2]),
        .I2(pol_state[4]),
        .I3(pol_state[1]),
        .I4(Q),
        .I5(\pol_state_reg[2]_0 ),
        .O(idl_count0));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \idl_count[5]_i_3__1 
       (.I0(idl_count_reg[5]),
        .I1(idl_count_reg[3]),
        .I2(idl_count_reg[0]),
        .I3(idl_count_reg[1]),
        .I4(idl_count_reg[2]),
        .I5(idl_count_reg[4]),
        .O(p_0_in__22[5]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \idl_count[5]_i_4__1 
       (.I0(idl_count_reg[3]),
        .I1(idl_count_reg[0]),
        .I2(idl_count_reg[1]),
        .I3(idl_count_reg[2]),
        .O(\idl_count[5]_i_4__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \idl_count_r[0]_i_1__1 
       (.I0(idl_count_reg[3]),
        .I1(idl_count_reg[2]),
        .I2(idl_count_reg[1]),
        .I3(idl_count_reg[0]),
        .I4(\idl_count_r[0]_i_2__1_n_0 ),
        .O(idl_count_i));
  LUT2 #(
    .INIT(4'hE)) 
    \idl_count_r[0]_i_2__1 
       (.I0(idl_count_reg[4]),
        .I1(idl_count_reg[5]),
        .O(\idl_count_r[0]_i_2__1_n_0 ));
  FDRE \idl_count_r_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(idl_count_i),
        .Q(idl_count_r),
        .R(reset_r));
  FDRE \idl_count_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(idl_count0),
        .D(p_0_in__22[0]),
        .Q(idl_count_reg[0]),
        .R(\idl_count[5]_i_1__1_n_0 ));
  FDRE \idl_count_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(idl_count0),
        .D(p_0_in__22[1]),
        .Q(idl_count_reg[1]),
        .R(\idl_count[5]_i_1__1_n_0 ));
  FDRE \idl_count_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(idl_count0),
        .D(p_0_in__22[2]),
        .Q(idl_count_reg[2]),
        .R(\idl_count[5]_i_1__1_n_0 ));
  FDRE \idl_count_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(idl_count0),
        .D(p_0_in__22[3]),
        .Q(idl_count_reg[3]),
        .R(\idl_count[5]_i_1__1_n_0 ));
  FDRE \idl_count_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(idl_count0),
        .D(p_0_in__22[4]),
        .Q(idl_count_reg[4]),
        .R(\idl_count[5]_i_1__1_n_0 ));
  FDRE \idl_count_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(idl_count0),
        .D(p_0_in__22[5]),
        .Q(idl_count_reg[5]),
        .R(\idl_count[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \inv_idl_count[0]_i_1__1 
       (.I0(inv_idl_count_reg[0]),
        .O(p_0_in__21[0]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \inv_idl_count[1]_i_1__1 
       (.I0(inv_idl_count_reg[0]),
        .I1(inv_idl_count_reg[1]),
        .O(p_0_in__21[1]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \inv_idl_count[2]_i_1__1 
       (.I0(inv_idl_count_reg[2]),
        .I1(inv_idl_count_reg[1]),
        .I2(inv_idl_count_reg[0]),
        .O(p_0_in__21[2]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \inv_idl_count[3]_i_1__1 
       (.I0(inv_idl_count_reg[3]),
        .I1(inv_idl_count_reg[0]),
        .I2(inv_idl_count_reg[1]),
        .I3(inv_idl_count_reg[2]),
        .O(p_0_in__21[3]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \inv_idl_count[4]_i_1__1 
       (.I0(inv_idl_count_reg[4]),
        .I1(inv_idl_count_reg[2]),
        .I2(inv_idl_count_reg[1]),
        .I3(inv_idl_count_reg[0]),
        .I4(inv_idl_count_reg[3]),
        .O(p_0_in__21[4]));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \inv_idl_count[5]_i_1__1 
       (.I0(inv_idl_count_reg[4]),
        .I1(inv_idl_count_reg[5]),
        .I2(\inv_idl_count[5]_i_4__1_n_0 ),
        .I3(reset_r),
        .I4(\inv_pol_count[7]_i_6__1_n_0 ),
        .O(\inv_idl_count[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \inv_idl_count[5]_i_2__1 
       (.I0(pol_state[2]),
        .I1(pol_state[3]),
        .I2(pol_state[4]),
        .I3(pol_state[1]),
        .I4(Q),
        .I5(\pol_state_reg[3]_0 ),
        .O(inv_idl_count0));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \inv_idl_count[5]_i_3__1 
       (.I0(inv_idl_count_reg[5]),
        .I1(inv_idl_count_reg[3]),
        .I2(inv_idl_count_reg[0]),
        .I3(inv_idl_count_reg[1]),
        .I4(inv_idl_count_reg[2]),
        .I5(inv_idl_count_reg[4]),
        .O(p_0_in__21[5]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \inv_idl_count[5]_i_4__1 
       (.I0(inv_idl_count_reg[3]),
        .I1(inv_idl_count_reg[0]),
        .I2(inv_idl_count_reg[1]),
        .I3(inv_idl_count_reg[2]),
        .O(\inv_idl_count[5]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \inv_idl_count_r[0]_i_1__1 
       (.I0(inv_idl_count_reg[4]),
        .I1(inv_idl_count_reg[5]),
        .I2(inv_idl_count_reg[3]),
        .I3(inv_idl_count_reg[2]),
        .I4(inv_idl_count_reg[1]),
        .I5(inv_idl_count_reg[0]),
        .O(inv_idl_count_i));
  FDRE \inv_idl_count_r_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(inv_idl_count_i),
        .Q(inv_idl_count_r),
        .R(reset_r));
  FDRE \inv_idl_count_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_idl_count0),
        .D(p_0_in__21[0]),
        .Q(inv_idl_count_reg[0]),
        .R(\inv_idl_count[5]_i_1__1_n_0 ));
  FDRE \inv_idl_count_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_idl_count0),
        .D(p_0_in__21[1]),
        .Q(inv_idl_count_reg[1]),
        .R(\inv_idl_count[5]_i_1__1_n_0 ));
  FDRE \inv_idl_count_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_idl_count0),
        .D(p_0_in__21[2]),
        .Q(inv_idl_count_reg[2]),
        .R(\inv_idl_count[5]_i_1__1_n_0 ));
  FDRE \inv_idl_count_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_idl_count0),
        .D(p_0_in__21[3]),
        .Q(inv_idl_count_reg[3]),
        .R(\inv_idl_count[5]_i_1__1_n_0 ));
  FDRE \inv_idl_count_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_idl_count0),
        .D(p_0_in__21[4]),
        .Q(inv_idl_count_reg[4]),
        .R(\inv_idl_count[5]_i_1__1_n_0 ));
  FDRE \inv_idl_count_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_idl_count0),
        .D(p_0_in__21[5]),
        .Q(inv_idl_count_reg[5]),
        .R(\inv_idl_count[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \inv_pol_count[0]_i_1__1 
       (.I0(\inv_pol_count_reg_n_0_[0] ),
        .I1(\inv_pol_count[7]_i_5__0_n_0 ),
        .O(\inv_pol_count[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \inv_pol_count[1]_i_1__1 
       (.I0(\inv_pol_count_reg_n_0_[0] ),
        .I1(\inv_pol_count_reg_n_0_[1] ),
        .O(\inv_pol_count[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \inv_pol_count[2]_i_1__1 
       (.I0(\inv_pol_count_reg_n_0_[0] ),
        .I1(\inv_pol_count_reg_n_0_[1] ),
        .I2(\inv_pol_count_reg_n_0_[2] ),
        .I3(\inv_pol_count[7]_i_5__0_n_0 ),
        .O(\inv_pol_count[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \inv_pol_count[3]_i_1__1 
       (.I0(\inv_pol_count_reg_n_0_[3] ),
        .I1(\inv_pol_count_reg_n_0_[0] ),
        .I2(\inv_pol_count_reg_n_0_[1] ),
        .I3(\inv_pol_count_reg_n_0_[2] ),
        .O(\inv_pol_count[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \inv_pol_count[4]_i_1__1 
       (.I0(\inv_pol_count_reg_n_0_[4] ),
        .I1(\inv_pol_count_reg_n_0_[2] ),
        .I2(\inv_pol_count_reg_n_0_[1] ),
        .I3(\inv_pol_count_reg_n_0_[0] ),
        .I4(\inv_pol_count_reg_n_0_[3] ),
        .O(\inv_pol_count[4]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \inv_pol_count[5]_i_1__1 
       (.I0(\inv_pol_count_reg_n_0_[5] ),
        .I1(\inv_pol_count_reg_n_0_[3] ),
        .I2(\inv_pol_count_reg_n_0_[0] ),
        .I3(\inv_pol_count_reg_n_0_[1] ),
        .I4(\inv_pol_count_reg_n_0_[2] ),
        .I5(\inv_pol_count_reg_n_0_[4] ),
        .O(\inv_pol_count[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \inv_pol_count[6]_i_1__1 
       (.I0(\inv_pol_count_reg_n_0_[6] ),
        .I1(\inv_pol_count[7]_i_7__1_n_0 ),
        .O(\inv_pol_count[6]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAABA)) 
    \inv_pol_count[7]_i_1__1 
       (.I0(reset_r),
        .I1(pol_state[3]),
        .I2(pol_state[2]),
        .I3(pol_state[4]),
        .I4(pol_state[1]),
        .I5(Q),
        .O(\inv_pol_count[7]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hF1F0)) 
    \inv_pol_count[7]_i_2__1 
       (.I0(\inv_pol_count[7]_i_4__2_n_0 ),
        .I1(inv_idl_count_r),
        .I2(\inv_pol_count[7]_i_5__0_n_0 ),
        .I3(\inv_pol_count[7]_i_6__1_n_0 ),
        .O(inv_pol_count__0));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \inv_pol_count[7]_i_3__1 
       (.I0(\inv_pol_count_reg_n_0_[7] ),
        .I1(\inv_pol_count[7]_i_7__1_n_0 ),
        .I2(\inv_pol_count_reg_n_0_[6] ),
        .O(\inv_pol_count[7]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFFFFFFFFFF)) 
    \inv_pol_count[7]_i_4__2 
       (.I0(inv_idl_count_reg[4]),
        .I1(inv_idl_count_reg[5]),
        .I2(inv_idl_count_reg[0]),
        .I3(inv_idl_count_reg[1]),
        .I4(inv_idl_count_reg[2]),
        .I5(inv_idl_count_reg[3]),
        .O(\inv_pol_count[7]_i_4__2_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \inv_pol_count[7]_i_5__0 
       (.I0(\inv_pol_count_reg_n_0_[7] ),
        .I1(\inv_pol_count_reg_n_0_[6] ),
        .I2(\inv_pol_count_reg_n_0_[3] ),
        .I3(\inv_pol_count_reg_n_0_[4] ),
        .I4(\inv_pol_count[7]_i_8__1_n_0 ),
        .O(\inv_pol_count[7]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    \inv_pol_count[7]_i_6__1 
       (.I0(Q),
        .I1(pol_state[1]),
        .I2(pol_state[4]),
        .I3(pol_state[3]),
        .I4(pol_state[2]),
        .O(\inv_pol_count[7]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \inv_pol_count[7]_i_7__1 
       (.I0(\inv_pol_count_reg_n_0_[5] ),
        .I1(\inv_pol_count_reg_n_0_[3] ),
        .I2(\inv_pol_count_reg_n_0_[0] ),
        .I3(\inv_pol_count_reg_n_0_[1] ),
        .I4(\inv_pol_count_reg_n_0_[2] ),
        .I5(\inv_pol_count_reg_n_0_[4] ),
        .O(\inv_pol_count[7]_i_7__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \inv_pol_count[7]_i_8__1 
       (.I0(\inv_pol_count_reg_n_0_[1] ),
        .I1(\inv_pol_count_reg_n_0_[0] ),
        .I2(\inv_pol_count_reg_n_0_[2] ),
        .I3(\inv_pol_count_reg_n_0_[5] ),
        .O(\inv_pol_count[7]_i_8__1_n_0 ));
  FDRE \inv_pol_count_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[0]_i_1__1_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[0] ),
        .R(\inv_pol_count[7]_i_1__1_n_0 ));
  FDRE \inv_pol_count_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[1]_i_1__1_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[1] ),
        .R(\inv_pol_count[7]_i_1__1_n_0 ));
  FDRE \inv_pol_count_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[2]_i_1__1_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[2] ),
        .R(\inv_pol_count[7]_i_1__1_n_0 ));
  FDRE \inv_pol_count_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[3]_i_1__1_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[3] ),
        .R(\inv_pol_count[7]_i_1__1_n_0 ));
  FDRE \inv_pol_count_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[4]_i_1__1_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[4] ),
        .R(\inv_pol_count[7]_i_1__1_n_0 ));
  FDRE \inv_pol_count_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[5]_i_1__1_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[5] ),
        .R(\inv_pol_count[7]_i_1__1_n_0 ));
  FDRE \inv_pol_count_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[6]_i_1__1_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[6] ),
        .R(\inv_pol_count[7]_i_1__1_n_0 ));
  FDRE \inv_pol_count_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[7]_i_3__1_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[7] ),
        .R(\inv_pol_count[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT5 #(
    .INIT(32'h00010116)) 
    \nxt_pol_state_inferred__8/i_ 
       (.I0(Q),
        .I1(pol_state[1]),
        .I2(pol_state[2]),
        .I3(pol_state[3]),
        .I4(pol_state[4]),
        .O(\nxt_pol_state_inferred__8/i__n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \pol_count[0]_i_1__1 
       (.I0(\pol_count_reg_n_0_[0] ),
        .I1(\pol_count_r[0]_i_1__1_n_0 ),
        .O(\pol_count[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \pol_count[1]_i_1__1 
       (.I0(\pol_count_reg_n_0_[1] ),
        .I1(\pol_count_reg_n_0_[0] ),
        .O(\pol_count[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \pol_count[2]_i_1__1 
       (.I0(\pol_count_reg_n_0_[1] ),
        .I1(\pol_count_reg_n_0_[0] ),
        .I2(\pol_count_reg_n_0_[2] ),
        .I3(\pol_count_r[0]_i_1__1_n_0 ),
        .O(\pol_count[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \pol_count[3]_i_1__1 
       (.I0(\pol_count_reg_n_0_[3] ),
        .I1(\pol_count_reg_n_0_[1] ),
        .I2(\pol_count_reg_n_0_[0] ),
        .I3(\pol_count_reg_n_0_[2] ),
        .O(\pol_count[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \pol_count[4]_i_1__1 
       (.I0(\pol_count_reg_n_0_[4] ),
        .I1(\pol_count_reg_n_0_[2] ),
        .I2(\pol_count_reg_n_0_[0] ),
        .I3(\pol_count_reg_n_0_[1] ),
        .I4(\pol_count_reg_n_0_[3] ),
        .O(\pol_count[4]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \pol_count[5]_i_1__1 
       (.I0(\pol_count_reg_n_0_[5] ),
        .I1(\pol_count_reg_n_0_[3] ),
        .I2(\pol_count_reg_n_0_[1] ),
        .I3(\pol_count_reg_n_0_[0] ),
        .I4(\pol_count_reg_n_0_[2] ),
        .I5(\pol_count_reg_n_0_[4] ),
        .O(\pol_count[5]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pol_count[6]_i_1__1 
       (.I0(\pol_count_reg_n_0_[6] ),
        .I1(\pol_count[7]_i_5__1_n_0 ),
        .O(\pol_count[6]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAABA)) 
    \pol_count[7]_i_1__1 
       (.I0(reset_r),
        .I1(pol_state[2]),
        .I2(pol_state[3]),
        .I3(pol_state[4]),
        .I4(pol_state[1]),
        .I5(Q),
        .O(\pol_count[7]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \pol_count[7]_i_2__1 
       (.I0(\pol_count_r[0]_i_1__1_n_0 ),
        .I1(\pol_state[2]_i_3__1_n_0 ),
        .I2(\pol_count[7]_i_4__1_n_0 ),
        .O(pol_count__0));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \pol_count[7]_i_3__1 
       (.I0(\pol_count_reg_n_0_[7] ),
        .I1(\pol_count[7]_i_5__1_n_0 ),
        .I2(\pol_count_reg_n_0_[6] ),
        .O(\pol_count[7]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    \pol_count[7]_i_4__1 
       (.I0(Q),
        .I1(pol_state[1]),
        .I2(pol_state[4]),
        .I3(pol_state[2]),
        .I4(pol_state[3]),
        .O(\pol_count[7]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \pol_count[7]_i_5__1 
       (.I0(\pol_count_reg_n_0_[5] ),
        .I1(\pol_count_reg_n_0_[3] ),
        .I2(\pol_count_reg_n_0_[1] ),
        .I3(\pol_count_reg_n_0_[0] ),
        .I4(\pol_count_reg_n_0_[2] ),
        .I5(\pol_count_reg_n_0_[4] ),
        .O(\pol_count[7]_i_5__1_n_0 ));
  FDRE \pol_count_r2_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\pol_count_r_reg_n_0_[0] ),
        .Q(pol_count_r2),
        .R(reset_r));
  FDRE \pol_count_r3_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(pol_count_r2),
        .Q(pol_count_r3),
        .R(reset_r));
  FDRE \pol_count_r4_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(pol_count_r3),
        .Q(pol_count_r4),
        .R(reset_r));
  LUT5 #(
    .INIT(32'h00000004)) 
    \pol_count_r[0]_i_1__1 
       (.I0(\pol_count_reg_n_0_[3] ),
        .I1(\pol_count_reg_n_0_[2] ),
        .I2(\pol_count_reg_n_0_[4] ),
        .I3(\pol_count_reg_n_0_[5] ),
        .I4(\pol_count_r[0]_i_2__1_n_0 ),
        .O(\pol_count_r[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_count_r[0]_i_2__1 
       (.I0(\pol_count_reg_n_0_[6] ),
        .I1(\pol_count_reg_n_0_[7] ),
        .I2(\pol_count_reg_n_0_[0] ),
        .I3(\pol_count_reg_n_0_[1] ),
        .O(\pol_count_r[0]_i_2__1_n_0 ));
  FDRE \pol_count_r_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\pol_count_r[0]_i_1__1_n_0 ),
        .Q(\pol_count_r_reg_n_0_[0] ),
        .R(reset_r));
  FDRE \pol_count_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[0]_i_1__1_n_0 ),
        .Q(\pol_count_reg_n_0_[0] ),
        .R(\pol_count[7]_i_1__1_n_0 ));
  FDRE \pol_count_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[1]_i_1__1_n_0 ),
        .Q(\pol_count_reg_n_0_[1] ),
        .R(\pol_count[7]_i_1__1_n_0 ));
  FDRE \pol_count_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[2]_i_1__1_n_0 ),
        .Q(\pol_count_reg_n_0_[2] ),
        .R(\pol_count[7]_i_1__1_n_0 ));
  FDRE \pol_count_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[3]_i_1__1_n_0 ),
        .Q(\pol_count_reg_n_0_[3] ),
        .R(\pol_count[7]_i_1__1_n_0 ));
  FDRE \pol_count_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[4]_i_1__1_n_0 ),
        .Q(\pol_count_reg_n_0_[4] ),
        .R(\pol_count[7]_i_1__1_n_0 ));
  FDRE \pol_count_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[5]_i_1__1_n_0 ),
        .Q(\pol_count_reg_n_0_[5] ),
        .R(\pol_count[7]_i_1__1_n_0 ));
  FDRE \pol_count_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[6]_i_1__1_n_0 ),
        .Q(\pol_count_reg_n_0_[6] ),
        .R(\pol_count[7]_i_1__1_n_0 ));
  FDRE \pol_count_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[7]_i_3__1_n_0 ),
        .Q(\pol_count_reg_n_0_[7] ),
        .R(\pol_count[7]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA8AA)) 
    \pol_state[0]_i_1__1 
       (.I0(\nxt_pol_state_inferred__8/i__n_0 ),
        .I1(\pol_state[0]_i_2__0_n_0 ),
        .I2(\pol_state[0]_i_3__2_n_0 ),
        .I3(\pol_state[0]_i_4__2_n_0 ),
        .I4(\pol_state[0]_i_5__0_n_0 ),
        .O(p_0_in[0]));
  LUT6 #(
    .INIT(64'h4044004440000000)) 
    \pol_state[0]_i_2__0 
       (.I0(\pol_count_r[0]_i_1__1_n_0 ),
        .I1(pol_state[1]),
        .I2(\pol_state_reg[0]_0 ),
        .I3(\pol_state_reg[0]_1 ),
        .I4(\pol_state_reg[3]_0 ),
        .I5(cur_polarity_reg_0),
        .O(\pol_state[0]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT5 #(
    .INIT(32'h20AA2000)) 
    \pol_state[0]_i_3__2 
       (.I0(pol_state[3]),
        .I1(\pol_state[3]_i_3__1_n_0 ),
        .I2(\pol_state_reg[0]_1 ),
        .I3(\pol_state_reg[3]_0 ),
        .I4(cur_polarity_reg_0),
        .O(\pol_state[0]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \pol_state[0]_i_4__2 
       (.I0(pol_state[4]),
        .I1(out),
        .I2(Q),
        .O(\pol_state[0]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'h0008AAAA00080008)) 
    \pol_state[0]_i_5__0 
       (.I0(pol_state[2]),
        .I1(\pol_state_reg[0]_0 ),
        .I2(\pol_state[2]_i_3__1_n_0 ),
        .I3(\pol_count_r[0]_i_1__1_n_0 ),
        .I4(\pol_state_reg[3]_0 ),
        .I5(cur_polarity_reg_0),
        .O(\pol_state[0]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hA8AAA8AAA8AAA8A8)) 
    \pol_state[1]_i_1__1 
       (.I0(\nxt_pol_state_inferred__8/i__n_0 ),
        .I1(\pol_state[1]_i_2__0_n_0 ),
        .I2(\pol_state[1]_i_3__1_n_0 ),
        .I3(\pol_state[2]_i_2__1_n_0 ),
        .I4(\pol_state[2]_i_3__1_n_0 ),
        .I5(\pol_state_reg[1]_0 ),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'h00008B00)) 
    \pol_state[1]_i_2__0 
       (.I0(\pol_state_reg[1]_0 ),
        .I1(\pol_state_reg[0]_1 ),
        .I2(cur_polarity_reg_0),
        .I3(pol_state[1]),
        .I4(\pol_count_r[0]_i_1__1_n_0 ),
        .O(\pol_state[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFBAAAAAAFBAAFBAA)) 
    \pol_state[1]_i_3__1 
       (.I0(\pol_state_reg[1]_1 ),
        .I1(\pol_state_reg[0]_1 ),
        .I2(\pol_state[3]_i_3__1_n_0 ),
        .I3(pol_state[3]),
        .I4(\pol_state_reg[3]_0 ),
        .I5(cur_polarity_reg_0),
        .O(\pol_state[1]_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'h0000F100)) 
    \pol_state[2]_i_1__1 
       (.I0(\pol_state[2]_i_2__1_n_0 ),
        .I1(\pol_state[2]_i_3__1_n_0 ),
        .I2(\pol_state[3]_i_5__1_n_0 ),
        .I3(\nxt_pol_state_inferred__8/i__n_0 ),
        .I4(\pol_state_reg[2]_0 ),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'hBAFF)) 
    \pol_state[2]_i_2__1 
       (.I0(\pol_count_r[0]_i_1__1_n_0 ),
        .I1(\pol_state_reg[3]_0 ),
        .I2(cur_polarity_reg_0),
        .I3(pol_state[2]),
        .O(\pol_state[2]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \pol_state[2]_i_3__1 
       (.I0(idl_count_r),
        .I1(idl_count_reg[3]),
        .I2(idl_count_reg[2]),
        .I3(idl_count_reg[1]),
        .I4(idl_count_reg[0]),
        .I5(\idl_count_r[0]_i_2__1_n_0 ),
        .O(\pol_state[2]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F2220000)) 
    \pol_state[3]_i_1__1 
       (.I0(\pol_state[3]_i_2__1_n_0 ),
        .I1(\pol_state[3]_i_3__1_n_0 ),
        .I2(\pol_state_reg[2]_0 ),
        .I3(\pol_state[3]_i_5__1_n_0 ),
        .I4(\nxt_pol_state_inferred__8/i__n_0 ),
        .I5(\pol_state_reg[3]_0 ),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \pol_state[3]_i_2__1 
       (.I0(pol_state[3]),
        .I1(\pol_state_reg[3]_0 ),
        .I2(cur_polarity_reg_0),
        .O(\pol_state[3]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'hF1)) 
    \pol_state[3]_i_3__1 
       (.I0(\inv_pol_count[7]_i_4__2_n_0 ),
        .I1(inv_idl_count_r),
        .I2(\inv_pol_count[7]_i_5__0_n_0 ),
        .O(\pol_state[3]_i_3__1_n_0 ));
  LUT4 #(
    .INIT(16'h0040)) 
    \pol_state[3]_i_5__1 
       (.I0(\pol_count_r[0]_i_1__1_n_0 ),
        .I1(pol_state[1]),
        .I2(\pol_state_reg[0]_1 ),
        .I3(\pol_state_reg[1]_0 ),
        .O(\pol_state[3]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hD0FFD0FFFFFFD0FF)) 
    \pol_state[4]_i_1__1 
       (.I0(\pol_state[4]_i_2__1_n_0 ),
        .I1(pol_state[1]),
        .I2(\pol_count_r[0]_i_1__1_n_0 ),
        .I3(\nxt_pol_state_inferred__8/i__n_0 ),
        .I4(pol_state[4]),
        .I5(out),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'h5D)) 
    \pol_state[4]_i_2__1 
       (.I0(pol_state[2]),
        .I1(cur_polarity_reg_0),
        .I2(\pol_state_reg[3]_0 ),
        .O(\pol_state[4]_i_2__1_n_0 ));
  (* FSM_ENCODED_STATES = "IDLE_ST:00100,INV_IDLE_ST:01000,CB_ST:00010,NO_POL_ST:10000,NO_CB_ST:00001" *) 
  FDRE \pol_state_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(p_0_in[0]),
        .Q(Q),
        .R(reset_r));
  (* FSM_ENCODED_STATES = "IDLE_ST:00100,INV_IDLE_ST:01000,CB_ST:00010,NO_POL_ST:10000,NO_CB_ST:00001" *) 
  FDRE \pol_state_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(p_0_in[1]),
        .Q(pol_state[1]),
        .R(reset_r));
  (* FSM_ENCODED_STATES = "IDLE_ST:00100,INV_IDLE_ST:01000,CB_ST:00010,NO_POL_ST:10000,NO_CB_ST:00001" *) 
  FDRE \pol_state_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(p_0_in[2]),
        .Q(pol_state[2]),
        .R(reset_r));
  (* FSM_ENCODED_STATES = "IDLE_ST:00100,INV_IDLE_ST:01000,CB_ST:00010,NO_POL_ST:10000,NO_CB_ST:00001" *) 
  FDRE \pol_state_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(p_0_in[3]),
        .Q(pol_state[3]),
        .R(reset_r));
  (* FSM_ENCODED_STATES = "IDLE_ST:00100,INV_IDLE_ST:01000,CB_ST:00010,NO_POL_ST:10000,NO_CB_ST:00001" *) 
  FDSE \pol_state_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(p_0_in[4]),
        .Q(pol_state[4]),
        .S(reset_r));
  FDRE reset_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(reset_r_reg_0),
        .Q(reset_r),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_POLARITY_CHECK" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_POLARITY_CHECK_33
   (HLD_POLARITY,
    Q,
    \pol_count_reg[3]_0 ,
    \idl_count_r_reg[0]_0 ,
    cur_polarity_reg_0,
    \rxheader_to_fifo_lane3_i_reg[1] ,
    p_0_in__0,
    gtwiz_userclk_rx_usrclk_out,
    \pol_state_reg[1]_0 ,
    \pol_state_reg[0]_0 ,
    \pol_state_reg[0]_1 ,
    \pol_state_reg[0]_2 ,
    \pol_state_reg[3]_0 ,
    \pol_state_reg[2]_0 ,
    \pol_state_reg[1]_1 ,
    out,
    D);
  output [0:0]HLD_POLARITY;
  output [0:0]Q;
  output \pol_count_reg[3]_0 ;
  output \idl_count_r_reg[0]_0 ;
  output cur_polarity_reg_0;
  output \rxheader_to_fifo_lane3_i_reg[1] ;
  input p_0_in__0;
  input gtwiz_userclk_rx_usrclk_out;
  input \pol_state_reg[1]_0 ;
  input \pol_state_reg[0]_0 ;
  input \pol_state_reg[0]_1 ;
  input \pol_state_reg[0]_2 ;
  input \pol_state_reg[3]_0 ;
  input \pol_state_reg[2]_0 ;
  input \pol_state_reg[1]_1 ;
  input out;
  input [2:0]D;

  wire [2:0]D;
  wire [0:0]HLD_POLARITY;
  wire HLD_POLARITY_OUT0;
  wire HLD_POLARITY_OUT_i_2__2_n_0;
  wire [0:0]Q;
  wire cur_polarity_i_1__2_n_0;
  wire cur_polarity_reg_0;
  wire gtwiz_userclk_rx_usrclk_out;
  wire idl_count0;
  wire \idl_count[5]_i_1__2_n_0 ;
  wire \idl_count[5]_i_4__2_n_0 ;
  wire idl_count_i;
  wire idl_count_r;
  wire \idl_count_r[0]_i_2__2_n_0 ;
  wire \idl_count_r_reg[0]_0 ;
  wire [5:0]idl_count_reg;
  wire inv_idl_count0;
  wire \inv_idl_count[5]_i_1__2_n_0 ;
  wire \inv_idl_count[5]_i_4__2_n_0 ;
  wire inv_idl_count_i;
  wire inv_idl_count_r;
  wire [5:0]inv_idl_count_reg;
  wire \inv_pol_count[0]_i_1__2_n_0 ;
  wire \inv_pol_count[1]_i_1__2_n_0 ;
  wire \inv_pol_count[2]_i_1__2_n_0 ;
  wire \inv_pol_count[3]_i_1__2_n_0 ;
  wire \inv_pol_count[4]_i_1__2_n_0 ;
  wire \inv_pol_count[5]_i_1__2_n_0 ;
  wire \inv_pol_count[6]_i_1__2_n_0 ;
  wire \inv_pol_count[7]_i_1__2_n_0 ;
  wire \inv_pol_count[7]_i_3__2_n_0 ;
  wire \inv_pol_count[7]_i_4__0_n_0 ;
  wire \inv_pol_count[7]_i_5__2_n_0 ;
  wire \inv_pol_count[7]_i_6__2_n_0 ;
  wire \inv_pol_count[7]_i_7__2_n_0 ;
  wire \inv_pol_count[7]_i_8__2_n_0 ;
  wire inv_pol_count__0;
  wire \inv_pol_count_reg_n_0_[0] ;
  wire \inv_pol_count_reg_n_0_[1] ;
  wire \inv_pol_count_reg_n_0_[2] ;
  wire \inv_pol_count_reg_n_0_[3] ;
  wire \inv_pol_count_reg_n_0_[4] ;
  wire \inv_pol_count_reg_n_0_[5] ;
  wire \inv_pol_count_reg_n_0_[6] ;
  wire \inv_pol_count_reg_n_0_[7] ;
  wire \nxt_pol_state_inferred__8/i__n_0 ;
  wire out;
  wire [4:0]p_0_in;
  wire p_0_in__0;
  wire [5:0]p_0_in__23;
  wire [5:0]p_0_in__24;
  wire \pol_count[0]_i_1__2_n_0 ;
  wire \pol_count[1]_i_1__2_n_0 ;
  wire \pol_count[2]_i_1__2_n_0 ;
  wire \pol_count[3]_i_1__2_n_0 ;
  wire \pol_count[4]_i_1__2_n_0 ;
  wire \pol_count[5]_i_1__2_n_0 ;
  wire \pol_count[6]_i_1__2_n_0 ;
  wire \pol_count[7]_i_1__2_n_0 ;
  wire \pol_count[7]_i_3__2_n_0 ;
  wire \pol_count[7]_i_4__2_n_0 ;
  wire \pol_count[7]_i_5__2_n_0 ;
  wire pol_count__0;
  wire pol_count_r2;
  wire pol_count_r3;
  wire pol_count_r4;
  wire \pol_count_r[0]_i_2__2_n_0 ;
  wire \pol_count_r_reg_n_0_[0] ;
  wire \pol_count_reg[3]_0 ;
  wire \pol_count_reg_n_0_[0] ;
  wire \pol_count_reg_n_0_[1] ;
  wire \pol_count_reg_n_0_[2] ;
  wire \pol_count_reg_n_0_[3] ;
  wire \pol_count_reg_n_0_[4] ;
  wire \pol_count_reg_n_0_[5] ;
  wire \pol_count_reg_n_0_[6] ;
  wire \pol_count_reg_n_0_[7] ;
  wire [4:1]pol_state;
  wire \pol_state[0]_i_2__2_n_0 ;
  wire \pol_state[0]_i_4__0_n_0 ;
  wire \pol_state[0]_i_5__2_n_0 ;
  wire \pol_state[1]_i_2__1_n_0 ;
  wire \pol_state[1]_i_3__2_n_0 ;
  wire \pol_state[2]_i_3__2_n_0 ;
  wire \pol_state[3]_i_2__2_n_0 ;
  wire \pol_state[3]_i_3__2_n_0 ;
  wire \pol_state[3]_i_5__2_n_0 ;
  wire \pol_state[4]_i_2__2_n_0 ;
  wire \pol_state_reg[0]_0 ;
  wire \pol_state_reg[0]_1 ;
  wire \pol_state_reg[0]_2 ;
  wire \pol_state_reg[1]_0 ;
  wire \pol_state_reg[1]_1 ;
  wire \pol_state_reg[2]_0 ;
  wire \pol_state_reg[3]_0 ;
  wire reset_r;
  wire \rxheader_to_fifo_lane3_i_reg[1] ;

  LUT5 #(
    .INIT(32'h00000002)) 
    HLD_POLARITY_OUT_i_1__2
       (.I0(HLD_POLARITY_OUT_i_2__2_n_0),
        .I1(pol_count_r4),
        .I2(\pol_count_r_reg_n_0_[0] ),
        .I3(pol_count_r2),
        .I4(pol_count_r3),
        .O(HLD_POLARITY_OUT0));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    HLD_POLARITY_OUT_i_2__2
       (.I0(pol_state[1]),
        .I1(Q),
        .I2(pol_state[4]),
        .I3(pol_state[2]),
        .I4(pol_state[3]),
        .O(HLD_POLARITY_OUT_i_2__2_n_0));
  (* shift_extract = "{no}" *) 
  FDRE HLD_POLARITY_OUT_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(HLD_POLARITY_OUT0),
        .Q(HLD_POLARITY),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    cur_polarity_i_1__2
       (.I0(\inv_pol_count[7]_i_4__0_n_0 ),
        .I1(cur_polarity_reg_0),
        .O(cur_polarity_i_1__2_n_0));
  FDRE cur_polarity_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(cur_polarity_i_1__2_n_0),
        .Q(cur_polarity_reg_0),
        .R(reset_r));
  LUT1 #(
    .INIT(2'h1)) 
    \idl_count[0]_i_1__2 
       (.I0(idl_count_reg[0]),
        .O(p_0_in__24[0]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \idl_count[1]_i_1__2 
       (.I0(idl_count_reg[0]),
        .I1(idl_count_reg[1]),
        .O(p_0_in__24[1]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \idl_count[2]_i_1__2 
       (.I0(idl_count_reg[2]),
        .I1(idl_count_reg[1]),
        .I2(idl_count_reg[0]),
        .O(p_0_in__24[2]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \idl_count[3]_i_1__2 
       (.I0(idl_count_reg[3]),
        .I1(idl_count_reg[0]),
        .I2(idl_count_reg[1]),
        .I3(idl_count_reg[2]),
        .O(p_0_in__24[3]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \idl_count[4]_i_1__2 
       (.I0(idl_count_reg[4]),
        .I1(idl_count_reg[2]),
        .I2(idl_count_reg[1]),
        .I3(idl_count_reg[0]),
        .I4(idl_count_reg[3]),
        .O(p_0_in__24[4]));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \idl_count[5]_i_1__2 
       (.I0(\idl_count[5]_i_4__2_n_0 ),
        .I1(reset_r),
        .I2(\idl_count_r[0]_i_2__2_n_0 ),
        .I3(\pol_count[7]_i_4__2_n_0 ),
        .O(\idl_count[5]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \idl_count[5]_i_2__2 
       (.I0(pol_state[3]),
        .I1(pol_state[2]),
        .I2(pol_state[4]),
        .I3(pol_state[1]),
        .I4(Q),
        .I5(\pol_state_reg[2]_0 ),
        .O(idl_count0));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \idl_count[5]_i_3__2 
       (.I0(idl_count_reg[5]),
        .I1(idl_count_reg[3]),
        .I2(idl_count_reg[0]),
        .I3(idl_count_reg[1]),
        .I4(idl_count_reg[2]),
        .I5(idl_count_reg[4]),
        .O(p_0_in__24[5]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \idl_count[5]_i_4__2 
       (.I0(idl_count_reg[3]),
        .I1(idl_count_reg[0]),
        .I2(idl_count_reg[1]),
        .I3(idl_count_reg[2]),
        .O(\idl_count[5]_i_4__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \idl_count_r[0]_i_1__2 
       (.I0(idl_count_reg[3]),
        .I1(idl_count_reg[2]),
        .I2(idl_count_reg[1]),
        .I3(idl_count_reg[0]),
        .I4(\idl_count_r[0]_i_2__2_n_0 ),
        .O(idl_count_i));
  LUT2 #(
    .INIT(4'hE)) 
    \idl_count_r[0]_i_2__2 
       (.I0(idl_count_reg[4]),
        .I1(idl_count_reg[5]),
        .O(\idl_count_r[0]_i_2__2_n_0 ));
  FDRE \idl_count_r_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(idl_count_i),
        .Q(idl_count_r),
        .R(reset_r));
  FDRE \idl_count_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(idl_count0),
        .D(p_0_in__24[0]),
        .Q(idl_count_reg[0]),
        .R(\idl_count[5]_i_1__2_n_0 ));
  FDRE \idl_count_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(idl_count0),
        .D(p_0_in__24[1]),
        .Q(idl_count_reg[1]),
        .R(\idl_count[5]_i_1__2_n_0 ));
  FDRE \idl_count_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(idl_count0),
        .D(p_0_in__24[2]),
        .Q(idl_count_reg[2]),
        .R(\idl_count[5]_i_1__2_n_0 ));
  FDRE \idl_count_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(idl_count0),
        .D(p_0_in__24[3]),
        .Q(idl_count_reg[3]),
        .R(\idl_count[5]_i_1__2_n_0 ));
  FDRE \idl_count_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(idl_count0),
        .D(p_0_in__24[4]),
        .Q(idl_count_reg[4]),
        .R(\idl_count[5]_i_1__2_n_0 ));
  FDRE \idl_count_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(idl_count0),
        .D(p_0_in__24[5]),
        .Q(idl_count_reg[5]),
        .R(\idl_count[5]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \inv_idl_count[0]_i_1__2 
       (.I0(inv_idl_count_reg[0]),
        .O(p_0_in__23[0]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \inv_idl_count[1]_i_1__2 
       (.I0(inv_idl_count_reg[0]),
        .I1(inv_idl_count_reg[1]),
        .O(p_0_in__23[1]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \inv_idl_count[2]_i_1__2 
       (.I0(inv_idl_count_reg[2]),
        .I1(inv_idl_count_reg[1]),
        .I2(inv_idl_count_reg[0]),
        .O(p_0_in__23[2]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \inv_idl_count[3]_i_1__2 
       (.I0(inv_idl_count_reg[3]),
        .I1(inv_idl_count_reg[0]),
        .I2(inv_idl_count_reg[1]),
        .I3(inv_idl_count_reg[2]),
        .O(p_0_in__23[3]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \inv_idl_count[4]_i_1__2 
       (.I0(inv_idl_count_reg[4]),
        .I1(inv_idl_count_reg[2]),
        .I2(inv_idl_count_reg[1]),
        .I3(inv_idl_count_reg[0]),
        .I4(inv_idl_count_reg[3]),
        .O(p_0_in__23[4]));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \inv_idl_count[5]_i_1__2 
       (.I0(inv_idl_count_reg[4]),
        .I1(inv_idl_count_reg[5]),
        .I2(\inv_idl_count[5]_i_4__2_n_0 ),
        .I3(reset_r),
        .I4(\inv_pol_count[7]_i_6__2_n_0 ),
        .O(\inv_idl_count[5]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \inv_idl_count[5]_i_2__2 
       (.I0(pol_state[2]),
        .I1(pol_state[3]),
        .I2(pol_state[4]),
        .I3(pol_state[1]),
        .I4(Q),
        .I5(\pol_state_reg[3]_0 ),
        .O(inv_idl_count0));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \inv_idl_count[5]_i_3__2 
       (.I0(inv_idl_count_reg[5]),
        .I1(inv_idl_count_reg[3]),
        .I2(inv_idl_count_reg[0]),
        .I3(inv_idl_count_reg[1]),
        .I4(inv_idl_count_reg[2]),
        .I5(inv_idl_count_reg[4]),
        .O(p_0_in__23[5]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \inv_idl_count[5]_i_4__2 
       (.I0(inv_idl_count_reg[3]),
        .I1(inv_idl_count_reg[0]),
        .I2(inv_idl_count_reg[1]),
        .I3(inv_idl_count_reg[2]),
        .O(\inv_idl_count[5]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \inv_idl_count_r[0]_i_1__2 
       (.I0(inv_idl_count_reg[4]),
        .I1(inv_idl_count_reg[5]),
        .I2(inv_idl_count_reg[3]),
        .I3(inv_idl_count_reg[2]),
        .I4(inv_idl_count_reg[1]),
        .I5(inv_idl_count_reg[0]),
        .O(inv_idl_count_i));
  FDRE \inv_idl_count_r_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(inv_idl_count_i),
        .Q(inv_idl_count_r),
        .R(reset_r));
  FDRE \inv_idl_count_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_idl_count0),
        .D(p_0_in__23[0]),
        .Q(inv_idl_count_reg[0]),
        .R(\inv_idl_count[5]_i_1__2_n_0 ));
  FDRE \inv_idl_count_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_idl_count0),
        .D(p_0_in__23[1]),
        .Q(inv_idl_count_reg[1]),
        .R(\inv_idl_count[5]_i_1__2_n_0 ));
  FDRE \inv_idl_count_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_idl_count0),
        .D(p_0_in__23[2]),
        .Q(inv_idl_count_reg[2]),
        .R(\inv_idl_count[5]_i_1__2_n_0 ));
  FDRE \inv_idl_count_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_idl_count0),
        .D(p_0_in__23[3]),
        .Q(inv_idl_count_reg[3]),
        .R(\inv_idl_count[5]_i_1__2_n_0 ));
  FDRE \inv_idl_count_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_idl_count0),
        .D(p_0_in__23[4]),
        .Q(inv_idl_count_reg[4]),
        .R(\inv_idl_count[5]_i_1__2_n_0 ));
  FDRE \inv_idl_count_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_idl_count0),
        .D(p_0_in__23[5]),
        .Q(inv_idl_count_reg[5]),
        .R(\inv_idl_count[5]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \inv_pol_count[0]_i_1__2 
       (.I0(\inv_pol_count_reg_n_0_[0] ),
        .I1(\inv_pol_count[7]_i_4__0_n_0 ),
        .O(\inv_pol_count[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \inv_pol_count[1]_i_1__2 
       (.I0(\inv_pol_count_reg_n_0_[0] ),
        .I1(\inv_pol_count_reg_n_0_[1] ),
        .O(\inv_pol_count[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \inv_pol_count[2]_i_1__2 
       (.I0(\inv_pol_count_reg_n_0_[0] ),
        .I1(\inv_pol_count_reg_n_0_[1] ),
        .I2(\inv_pol_count_reg_n_0_[2] ),
        .I3(\inv_pol_count[7]_i_4__0_n_0 ),
        .O(\inv_pol_count[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \inv_pol_count[3]_i_1__2 
       (.I0(\inv_pol_count_reg_n_0_[3] ),
        .I1(\inv_pol_count_reg_n_0_[2] ),
        .I2(\inv_pol_count_reg_n_0_[0] ),
        .I3(\inv_pol_count_reg_n_0_[1] ),
        .O(\inv_pol_count[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \inv_pol_count[4]_i_1__2 
       (.I0(\inv_pol_count_reg_n_0_[4] ),
        .I1(\inv_pol_count_reg_n_0_[1] ),
        .I2(\inv_pol_count_reg_n_0_[0] ),
        .I3(\inv_pol_count_reg_n_0_[2] ),
        .I4(\inv_pol_count_reg_n_0_[3] ),
        .O(\inv_pol_count[4]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \inv_pol_count[5]_i_1__2 
       (.I0(\inv_pol_count_reg_n_0_[5] ),
        .I1(\inv_pol_count_reg_n_0_[3] ),
        .I2(\inv_pol_count_reg_n_0_[2] ),
        .I3(\inv_pol_count_reg_n_0_[0] ),
        .I4(\inv_pol_count_reg_n_0_[1] ),
        .I5(\inv_pol_count_reg_n_0_[4] ),
        .O(\inv_pol_count[5]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \inv_pol_count[6]_i_1__2 
       (.I0(\inv_pol_count_reg_n_0_[6] ),
        .I1(\inv_pol_count[7]_i_7__2_n_0 ),
        .O(\inv_pol_count[6]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAABA)) 
    \inv_pol_count[7]_i_1__2 
       (.I0(reset_r),
        .I1(pol_state[3]),
        .I2(pol_state[2]),
        .I3(pol_state[4]),
        .I4(pol_state[1]),
        .I5(Q),
        .O(\inv_pol_count[7]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hABAA)) 
    \inv_pol_count[7]_i_2__2 
       (.I0(\inv_pol_count[7]_i_4__0_n_0 ),
        .I1(\inv_pol_count[7]_i_5__2_n_0 ),
        .I2(inv_idl_count_r),
        .I3(\inv_pol_count[7]_i_6__2_n_0 ),
        .O(inv_pol_count__0));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \inv_pol_count[7]_i_3__2 
       (.I0(\inv_pol_count_reg_n_0_[7] ),
        .I1(\inv_pol_count[7]_i_7__2_n_0 ),
        .I2(\inv_pol_count_reg_n_0_[6] ),
        .O(\inv_pol_count[7]_i_3__2_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \inv_pol_count[7]_i_4__0 
       (.I0(\inv_pol_count_reg_n_0_[5] ),
        .I1(\inv_pol_count_reg_n_0_[6] ),
        .I2(\inv_pol_count_reg_n_0_[7] ),
        .I3(\inv_pol_count_reg_n_0_[3] ),
        .I4(\inv_pol_count[7]_i_8__2_n_0 ),
        .O(\inv_pol_count[7]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFFFFFFFFFF)) 
    \inv_pol_count[7]_i_5__2 
       (.I0(inv_idl_count_reg[4]),
        .I1(inv_idl_count_reg[5]),
        .I2(inv_idl_count_reg[0]),
        .I3(inv_idl_count_reg[1]),
        .I4(inv_idl_count_reg[2]),
        .I5(inv_idl_count_reg[3]),
        .O(\inv_pol_count[7]_i_5__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    \inv_pol_count[7]_i_6__2 
       (.I0(Q),
        .I1(pol_state[1]),
        .I2(pol_state[4]),
        .I3(pol_state[3]),
        .I4(pol_state[2]),
        .O(\inv_pol_count[7]_i_6__2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \inv_pol_count[7]_i_7__2 
       (.I0(\inv_pol_count_reg_n_0_[5] ),
        .I1(\inv_pol_count_reg_n_0_[3] ),
        .I2(\inv_pol_count_reg_n_0_[2] ),
        .I3(\inv_pol_count_reg_n_0_[0] ),
        .I4(\inv_pol_count_reg_n_0_[1] ),
        .I5(\inv_pol_count_reg_n_0_[4] ),
        .O(\inv_pol_count[7]_i_7__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \inv_pol_count[7]_i_8__2 
       (.I0(\inv_pol_count_reg_n_0_[2] ),
        .I1(\inv_pol_count_reg_n_0_[0] ),
        .I2(\inv_pol_count_reg_n_0_[4] ),
        .I3(\inv_pol_count_reg_n_0_[1] ),
        .O(\inv_pol_count[7]_i_8__2_n_0 ));
  FDRE \inv_pol_count_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[0]_i_1__2_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[0] ),
        .R(\inv_pol_count[7]_i_1__2_n_0 ));
  FDRE \inv_pol_count_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[1]_i_1__2_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[1] ),
        .R(\inv_pol_count[7]_i_1__2_n_0 ));
  FDRE \inv_pol_count_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[2]_i_1__2_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[2] ),
        .R(\inv_pol_count[7]_i_1__2_n_0 ));
  FDRE \inv_pol_count_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[3]_i_1__2_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[3] ),
        .R(\inv_pol_count[7]_i_1__2_n_0 ));
  FDRE \inv_pol_count_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[4]_i_1__2_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[4] ),
        .R(\inv_pol_count[7]_i_1__2_n_0 ));
  FDRE \inv_pol_count_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[5]_i_1__2_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[5] ),
        .R(\inv_pol_count[7]_i_1__2_n_0 ));
  FDRE \inv_pol_count_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[6]_i_1__2_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[6] ),
        .R(\inv_pol_count[7]_i_1__2_n_0 ));
  FDRE \inv_pol_count_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[7]_i_3__2_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[7] ),
        .R(\inv_pol_count[7]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT5 #(
    .INIT(32'h00010116)) 
    \nxt_pol_state_inferred__8/i_ 
       (.I0(Q),
        .I1(pol_state[1]),
        .I2(pol_state[2]),
        .I3(pol_state[3]),
        .I4(pol_state[4]),
        .O(\nxt_pol_state_inferred__8/i__n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \pol_count[0]_i_1__2 
       (.I0(\pol_count_reg_n_0_[0] ),
        .I1(\pol_count_reg[3]_0 ),
        .O(\pol_count[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \pol_count[1]_i_1__2 
       (.I0(\pol_count_reg_n_0_[1] ),
        .I1(\pol_count_reg_n_0_[0] ),
        .O(\pol_count[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \pol_count[2]_i_1__2 
       (.I0(\pol_count_reg_n_0_[1] ),
        .I1(\pol_count_reg_n_0_[0] ),
        .I2(\pol_count_reg_n_0_[2] ),
        .I3(\pol_count_reg[3]_0 ),
        .O(\pol_count[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \pol_count[3]_i_1__2 
       (.I0(\pol_count_reg_n_0_[3] ),
        .I1(\pol_count_reg_n_0_[1] ),
        .I2(\pol_count_reg_n_0_[0] ),
        .I3(\pol_count_reg_n_0_[2] ),
        .O(\pol_count[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \pol_count[4]_i_1__2 
       (.I0(\pol_count_reg_n_0_[4] ),
        .I1(\pol_count_reg_n_0_[2] ),
        .I2(\pol_count_reg_n_0_[0] ),
        .I3(\pol_count_reg_n_0_[1] ),
        .I4(\pol_count_reg_n_0_[3] ),
        .O(\pol_count[4]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \pol_count[5]_i_1__2 
       (.I0(\pol_count_reg_n_0_[5] ),
        .I1(\pol_count_reg_n_0_[3] ),
        .I2(\pol_count_reg_n_0_[1] ),
        .I3(\pol_count_reg_n_0_[0] ),
        .I4(\pol_count_reg_n_0_[2] ),
        .I5(\pol_count_reg_n_0_[4] ),
        .O(\pol_count[5]_i_1__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pol_count[6]_i_1__2 
       (.I0(\pol_count_reg_n_0_[6] ),
        .I1(\pol_count[7]_i_5__2_n_0 ),
        .O(\pol_count[6]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAABA)) 
    \pol_count[7]_i_1__2 
       (.I0(reset_r),
        .I1(pol_state[2]),
        .I2(pol_state[3]),
        .I3(pol_state[4]),
        .I4(pol_state[1]),
        .I5(Q),
        .O(\pol_count[7]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \pol_count[7]_i_2__2 
       (.I0(\pol_count_reg[3]_0 ),
        .I1(\idl_count_r_reg[0]_0 ),
        .I2(\pol_count[7]_i_4__2_n_0 ),
        .O(pol_count__0));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \pol_count[7]_i_3__2 
       (.I0(\pol_count_reg_n_0_[7] ),
        .I1(\pol_count[7]_i_5__2_n_0 ),
        .I2(\pol_count_reg_n_0_[6] ),
        .O(\pol_count[7]_i_3__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    \pol_count[7]_i_4__2 
       (.I0(Q),
        .I1(pol_state[1]),
        .I2(pol_state[4]),
        .I3(pol_state[2]),
        .I4(pol_state[3]),
        .O(\pol_count[7]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \pol_count[7]_i_5__2 
       (.I0(\pol_count_reg_n_0_[5] ),
        .I1(\pol_count_reg_n_0_[3] ),
        .I2(\pol_count_reg_n_0_[1] ),
        .I3(\pol_count_reg_n_0_[0] ),
        .I4(\pol_count_reg_n_0_[2] ),
        .I5(\pol_count_reg_n_0_[4] ),
        .O(\pol_count[7]_i_5__2_n_0 ));
  FDRE \pol_count_r2_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\pol_count_r_reg_n_0_[0] ),
        .Q(pol_count_r2),
        .R(reset_r));
  FDRE \pol_count_r3_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(pol_count_r2),
        .Q(pol_count_r3),
        .R(reset_r));
  FDRE \pol_count_r4_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(pol_count_r3),
        .Q(pol_count_r4),
        .R(reset_r));
  LUT5 #(
    .INIT(32'h00000004)) 
    \pol_count_r[0]_i_1__2 
       (.I0(\pol_count_reg_n_0_[3] ),
        .I1(\pol_count_reg_n_0_[2] ),
        .I2(\pol_count_reg_n_0_[4] ),
        .I3(\pol_count_reg_n_0_[5] ),
        .I4(\pol_count_r[0]_i_2__2_n_0 ),
        .O(\pol_count_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_count_r[0]_i_2__2 
       (.I0(\pol_count_reg_n_0_[6] ),
        .I1(\pol_count_reg_n_0_[7] ),
        .I2(\pol_count_reg_n_0_[0] ),
        .I3(\pol_count_reg_n_0_[1] ),
        .O(\pol_count_r[0]_i_2__2_n_0 ));
  FDRE \pol_count_r_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\pol_count_reg[3]_0 ),
        .Q(\pol_count_r_reg_n_0_[0] ),
        .R(reset_r));
  FDRE \pol_count_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[0]_i_1__2_n_0 ),
        .Q(\pol_count_reg_n_0_[0] ),
        .R(\pol_count[7]_i_1__2_n_0 ));
  FDRE \pol_count_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[1]_i_1__2_n_0 ),
        .Q(\pol_count_reg_n_0_[1] ),
        .R(\pol_count[7]_i_1__2_n_0 ));
  FDRE \pol_count_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[2]_i_1__2_n_0 ),
        .Q(\pol_count_reg_n_0_[2] ),
        .R(\pol_count[7]_i_1__2_n_0 ));
  FDRE \pol_count_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[3]_i_1__2_n_0 ),
        .Q(\pol_count_reg_n_0_[3] ),
        .R(\pol_count[7]_i_1__2_n_0 ));
  FDRE \pol_count_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[4]_i_1__2_n_0 ),
        .Q(\pol_count_reg_n_0_[4] ),
        .R(\pol_count[7]_i_1__2_n_0 ));
  FDRE \pol_count_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[5]_i_1__2_n_0 ),
        .Q(\pol_count_reg_n_0_[5] ),
        .R(\pol_count[7]_i_1__2_n_0 ));
  FDRE \pol_count_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[6]_i_1__2_n_0 ),
        .Q(\pol_count_reg_n_0_[6] ),
        .R(\pol_count[7]_i_1__2_n_0 ));
  FDRE \pol_count_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[7]_i_3__2_n_0 ),
        .Q(\pol_count_reg_n_0_[7] ),
        .R(\pol_count[7]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA8A88AAAA)) 
    \pol_state[0]_i_1__2 
       (.I0(\nxt_pol_state_inferred__8/i__n_0 ),
        .I1(\pol_state[0]_i_2__2_n_0 ),
        .I2(\pol_state_reg[0]_0 ),
        .I3(pol_state[2]),
        .I4(\pol_state[0]_i_4__0_n_0 ),
        .I5(\pol_state[0]_i_5__2_n_0 ),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT5 #(
    .INIT(32'h20AA2000)) 
    \pol_state[0]_i_2__2 
       (.I0(pol_state[3]),
        .I1(\pol_state[3]_i_3__2_n_0 ),
        .I2(\pol_state_reg[0]_2 ),
        .I3(\pol_state_reg[3]_0 ),
        .I4(cur_polarity_reg_0),
        .O(\pol_state[0]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hDFDDFFDDDFFFFFFF)) 
    \pol_state[0]_i_4__0 
       (.I0(pol_state[1]),
        .I1(\pol_count_reg[3]_0 ),
        .I2(\pol_state_reg[0]_1 ),
        .I3(\pol_state_reg[0]_2 ),
        .I4(\pol_state_reg[3]_0 ),
        .I5(cur_polarity_reg_0),
        .O(\pol_state[0]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \pol_state[0]_i_5__2 
       (.I0(pol_state[4]),
        .I1(out),
        .I2(Q),
        .O(\pol_state[0]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'hA8AAA8AAA8AAA8A8)) 
    \pol_state[1]_i_1__2 
       (.I0(\nxt_pol_state_inferred__8/i__n_0 ),
        .I1(\pol_state[1]_i_2__1_n_0 ),
        .I2(\pol_state[1]_i_3__2_n_0 ),
        .I3(\pol_state[2]_i_3__2_n_0 ),
        .I4(\pol_state_reg[1]_0 ),
        .I5(\idl_count_r_reg[0]_0 ),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'h008B0000)) 
    \pol_state[1]_i_2__1 
       (.I0(\pol_state_reg[1]_0 ),
        .I1(\pol_state_reg[0]_2 ),
        .I2(cur_polarity_reg_0),
        .I3(\pol_count_reg[3]_0 ),
        .I4(pol_state[1]),
        .O(\pol_state[1]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFD000D0D0)) 
    \pol_state[1]_i_3__2 
       (.I0(\pol_state_reg[0]_2 ),
        .I1(\pol_state[3]_i_3__2_n_0 ),
        .I2(pol_state[3]),
        .I3(\pol_state_reg[3]_0 ),
        .I4(cur_polarity_reg_0),
        .I5(\pol_state_reg[1]_1 ),
        .O(\pol_state[1]_i_3__2_n_0 ));
  LUT5 #(
    .INIT(32'h0000F100)) 
    \pol_state[2]_i_1__2 
       (.I0(\idl_count_r_reg[0]_0 ),
        .I1(\pol_state[2]_i_3__2_n_0 ),
        .I2(\pol_state[3]_i_5__2_n_0 ),
        .I3(\nxt_pol_state_inferred__8/i__n_0 ),
        .I4(\pol_state_reg[2]_0 ),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \pol_state[2]_i_2__2 
       (.I0(idl_count_r),
        .I1(idl_count_reg[3]),
        .I2(idl_count_reg[2]),
        .I3(idl_count_reg[1]),
        .I4(idl_count_reg[0]),
        .I5(\idl_count_r[0]_i_2__2_n_0 ),
        .O(\idl_count_r_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT4 #(
    .INIT(16'hBAFF)) 
    \pol_state[2]_i_3__2 
       (.I0(\pol_count_reg[3]_0 ),
        .I1(\pol_state_reg[3]_0 ),
        .I2(cur_polarity_reg_0),
        .I3(pol_state[2]),
        .O(\pol_state[2]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F2220000)) 
    \pol_state[3]_i_1__2 
       (.I0(\pol_state[3]_i_2__2_n_0 ),
        .I1(\pol_state[3]_i_3__2_n_0 ),
        .I2(\pol_state_reg[2]_0 ),
        .I3(\pol_state[3]_i_5__2_n_0 ),
        .I4(\nxt_pol_state_inferred__8/i__n_0 ),
        .I5(\pol_state_reg[3]_0 ),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \pol_state[3]_i_2__2 
       (.I0(pol_state[3]),
        .I1(\pol_state_reg[3]_0 ),
        .I2(cur_polarity_reg_0),
        .O(\pol_state[3]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'hAB)) 
    \pol_state[3]_i_3__2 
       (.I0(\inv_pol_count[7]_i_4__0_n_0 ),
        .I1(\inv_pol_count[7]_i_5__2_n_0 ),
        .I2(inv_idl_count_r),
        .O(\pol_state[3]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \pol_state[3]_i_40__2 
       (.I0(D[1]),
        .I1(D[0]),
        .O(\rxheader_to_fifo_lane3_i_reg[1] ));
  LUT4 #(
    .INIT(16'h0020)) 
    \pol_state[3]_i_5__2 
       (.I0(pol_state[1]),
        .I1(\pol_count_reg[3]_0 ),
        .I2(\pol_state_reg[0]_2 ),
        .I3(\pol_state_reg[1]_0 ),
        .O(\pol_state[3]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'hD0FFD0FFFFFFD0FF)) 
    \pol_state[4]_i_1__2 
       (.I0(\pol_state[4]_i_2__2_n_0 ),
        .I1(pol_state[1]),
        .I2(\pol_count_reg[3]_0 ),
        .I3(\nxt_pol_state_inferred__8/i__n_0 ),
        .I4(pol_state[4]),
        .I5(out),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'h5D)) 
    \pol_state[4]_i_2__2 
       (.I0(pol_state[2]),
        .I1(cur_polarity_reg_0),
        .I2(\pol_state_reg[3]_0 ),
        .O(\pol_state[4]_i_2__2_n_0 ));
  (* FSM_ENCODED_STATES = "IDLE_ST:00100,INV_IDLE_ST:01000,CB_ST:00010,NO_POL_ST:10000,NO_CB_ST:00001" *) 
  FDRE \pol_state_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(D[2]),
        .D(p_0_in[0]),
        .Q(Q),
        .R(reset_r));
  (* FSM_ENCODED_STATES = "IDLE_ST:00100,INV_IDLE_ST:01000,CB_ST:00010,NO_POL_ST:10000,NO_CB_ST:00001" *) 
  FDRE \pol_state_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(D[2]),
        .D(p_0_in[1]),
        .Q(pol_state[1]),
        .R(reset_r));
  (* FSM_ENCODED_STATES = "IDLE_ST:00100,INV_IDLE_ST:01000,CB_ST:00010,NO_POL_ST:10000,NO_CB_ST:00001" *) 
  FDRE \pol_state_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(D[2]),
        .D(p_0_in[2]),
        .Q(pol_state[2]),
        .R(reset_r));
  (* FSM_ENCODED_STATES = "IDLE_ST:00100,INV_IDLE_ST:01000,CB_ST:00010,NO_POL_ST:10000,NO_CB_ST:00001" *) 
  FDRE \pol_state_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(D[2]),
        .D(p_0_in[3]),
        .Q(pol_state[3]),
        .R(reset_r));
  (* FSM_ENCODED_STATES = "IDLE_ST:00100,INV_IDLE_ST:01000,CB_ST:00010,NO_POL_ST:10000,NO_CB_ST:00001" *) 
  FDSE \pol_state_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(D[2]),
        .D(p_0_in[4]),
        .Q(pol_state[4]),
        .S(reset_r));
  FDRE reset_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_0_in__0),
        .Q(reset_r),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_RESET_LOGIC
   (RESET,
    ready_r_reg0,
    ready_r_reg0_0,
    ready_r_reg0_1,
    FSM_RESETDONE,
    link_reset_out,
    power_down,
    sysreset_from_support,
    stg5_reg,
    rx_hard_err_i);
  output RESET;
  output ready_r_reg0;
  output ready_r_reg0_0;
  output ready_r_reg0_1;
  input FSM_RESETDONE;
  input link_reset_out;
  input power_down;
  input sysreset_from_support;
  input stg5_reg;
  input [2:0]rx_hard_err_i;

  wire FSM_RESETDONE;
  wire RESET;
  wire SYSTEM_RESET0_n_0;
  wire fsm_resetdone_sync;
  wire link_reset_out;
  wire link_reset_sync;
  wire power_down;
  wire power_down_sync;
  wire ready_r_reg0;
  wire ready_r_reg0_0;
  wire ready_r_reg0_1;
  wire [2:0]rx_hard_err_i;
  wire stg5_reg;
  wire sysreset_from_support;

  LUT4 #(
    .INIT(16'hFFEF)) 
    SYSTEM_RESET0
       (.I0(link_reset_sync),
        .I1(sysreset_from_support),
        .I2(fsm_resetdone_sync),
        .I3(power_down_sync),
        .O(SYSTEM_RESET0_n_0));
  FDRE #(
    .INIT(1'b1)) 
    SYSTEM_RESET_reg
       (.C(stg5_reg),
        .CE(1'b1),
        .D(SYSTEM_RESET0_n_0),
        .Q(RESET),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ready_r_i_1__0
       (.I0(RESET),
        .I1(rx_hard_err_i[2]),
        .O(ready_r_reg0));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ready_r_i_1__1
       (.I0(RESET),
        .I1(rx_hard_err_i[1]),
        .O(ready_r_reg0_0));
  LUT2 #(
    .INIT(4'hE)) 
    ready_r_i_1__2
       (.I0(RESET),
        .I1(rx_hard_err_i[0]),
        .O(ready_r_reg0_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync_21 u_link_rst_sync
       (.link_reset_out(link_reset_out),
        .link_reset_sync(link_reset_sync),
        .stg4_reg_0(stg5_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync_22 u_pd_sync
       (.power_down(power_down),
        .power_down_sync(power_down_sync),
        .stg5_reg_0(stg5_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync_23 u_rst_done_sync
       (.FSM_RESETDONE(FSM_RESETDONE),
        .fsm_resetdone_sync(fsm_resetdone_sync),
        .stg5_reg_0(stg5_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_AURORA_LANE
   (in_polarity_i,
    lane_up_flop_i,
    rx_reset_i_3,
    rx_sep_i,
    rx_sep7_i,
    got_cc_i_3,
    rx_soft_err_i,
    rx_hard_err_i,
    RXPOLARITY_IN,
    CHECK_POLARITY_IN,
    RESET2FC_i,
    rxdatavalid_to_ll_i,
    rx_pe_data_v_i,
    D,
    rx_keep_dec_lane_10,
    rx_keep_dec_lane_20,
    rx_keep_dec_lane_30,
    remote_ready_i,
    HLD_POLARITY,
    polarity_val_i,
    \Shift4Reset2FC_reg[15] ,
    RESET,
    RX_HEADER_0_REG_reg,
    rx_header_1_i_3,
    \RX_DATA_REG_reg[0] ,
    Q,
    RXHEADER_OUT_ERR,
    RX_HARD_ERR_reg,
    RXDATAVALID_IN_REG,
    \raw_data_r_reg[24] ,
    rxdatavalid_to_lanes_i,
    RESET_LANES,
    RXLOSSOFSYNC_OUT);
  output [0:0]in_polarity_i;
  output lane_up_flop_i;
  output rx_reset_i_3;
  output [0:0]rx_sep_i;
  output [0:0]rx_sep7_i;
  output got_cc_i_3;
  output [0:0]rx_soft_err_i;
  output [0:0]rx_hard_err_i;
  output RXPOLARITY_IN;
  output CHECK_POLARITY_IN;
  output RESET2FC_i;
  output [0:0]rxdatavalid_to_ll_i;
  output [0:0]rx_pe_data_v_i;
  output [71:0]D;
  output rx_keep_dec_lane_10;
  output rx_keep_dec_lane_20;
  output rx_keep_dec_lane_30;
  output [0:0]remote_ready_i;
  input [0:0]HLD_POLARITY;
  input [0:0]polarity_val_i;
  input \Shift4Reset2FC_reg[15] ;
  input RESET;
  input RX_HEADER_0_REG_reg;
  input rx_header_1_i_3;
  input \RX_DATA_REG_reg[0] ;
  input [63:0]Q;
  input RXHEADER_OUT_ERR;
  input RX_HARD_ERR_reg;
  input RXDATAVALID_IN_REG;
  input [2:0]\raw_data_r_reg[24] ;
  input rxdatavalid_to_lanes_i;
  input RESET_LANES;
  input RXLOSSOFSYNC_OUT;

  wire CHECK_POLARITY_IN;
  wire [71:0]D;
  wire [0:0]HLD_POLARITY;
  wire [63:0]Q;
  wire RESET;
  wire RESET2FC_i;
  wire RESET_LANES;
  wire RXDATAVALID_IN_REG;
  wire RXHEADER_OUT_ERR;
  wire RXLOSSOFSYNC_OUT;
  wire RXPOLARITY_IN;
  wire \RX_DATA_REG_reg[0] ;
  wire RX_HARD_ERR_reg;
  wire RX_HEADER_0_REG_reg;
  wire \Shift4Reset2FC_reg[15] ;
  wire got_cc_i_3;
  wire illegal_btf_i;
  wire [0:0]in_polarity_i;
  wire lane_up_flop_i;
  wire [0:0]polarity_val_i;
  wire [2:0]\raw_data_r_reg[24] ;
  wire ready_r_reg0;
  wire [0:0]remote_ready_i;
  wire rx_enable_err_detect_i;
  wire [0:0]rx_hard_err_i;
  wire rx_header_1_i_3;
  wire rx_keep_dec_lane_10;
  wire rx_keep_dec_lane_20;
  wire rx_keep_dec_lane_30;
  wire [0:0]rx_pe_data_v_i;
  wire rx_reset_i_3;
  wire [0:0]rx_sep7_i;
  wire [0:0]rx_sep_i;
  wire [0:0]rx_soft_err_i;
  wire rxdatavalid_to_lanes_i;
  wire [0:0]rxdatavalid_to_ll_i;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_ERR_DETECT_16 simplex_rx_err_detect_i
       (.RESET(RESET),
        .RXHEADER_OUT_ERR(RXHEADER_OUT_ERR),
        .RX_HARD_ERR_reg_0(RX_HARD_ERR_reg),
        .RX_SOFT_ERR_reg_0(\Shift4Reset2FC_reg[15] ),
        .illegal_btf_i(illegal_btf_i),
        .ready_r_reg0(ready_r_reg0),
        .rx_enable_err_detect_i(rx_enable_err_detect_i),
        .rx_hard_err_i(rx_hard_err_i),
        .rx_soft_err_i(rx_soft_err_i),
        .rxdatavalid_to_lanes_i(rxdatavalid_to_lanes_i));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_LANE_INIT_SM_17 simplex_rx_lane_init_sm_i
       (.CHECK_POLARITY_IN(CHECK_POLARITY_IN),
        .HLD_POLARITY(HLD_POLARITY),
        .RESET(RESET),
        .RESET_LANES(RESET_LANES),
        .RXLOSSOFSYNC_OUT(RXLOSSOFSYNC_OUT),
        .RXPOLARITY_IN(RXPOLARITY_IN),
        .lane_up_flop_i_0(lane_up_flop_i),
        .polarity_r_reg_0(in_polarity_i),
        .polarity_val_i(polarity_val_i),
        .ready_r_reg0(ready_r_reg0),
        .rst_r_reg_0(rx_reset_i_3),
        .rx_enable_err_detect_i(rx_enable_err_detect_i),
        .s_level_out_d5_reg(\Shift4Reset2FC_reg[15] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SYM_DEC_18 sym_dec_i
       (.D(D),
        .Q(Q),
        .RESET(RESET),
        .RESET2FC_i(RESET2FC_i),
        .RXDATAVALID_IN_REG(RXDATAVALID_IN_REG),
        .\RX_DATA_REG_reg[0]_0 (\RX_DATA_REG_reg[0] ),
        .RX_HEADER_0_REG_reg_0(RX_HEADER_0_REG_reg),
        .RX_SEP7_reg_0(rx_sep7_i),
        .RX_SEP_reg_0(rx_sep_i),
        .\Shift4Reset2FC_reg[15]_0 (\Shift4Reset2FC_reg[15] ),
        .got_cc_i_3(got_cc_i_3),
        .illegal_btf_i(illegal_btf_i),
        .\raw_data_r_reg[24] (\raw_data_r_reg[24] ),
        .remote_ready_det_reg_0(lane_up_flop_i),
        .remote_ready_i(remote_ready_i),
        .rx_header_1_i_3(rx_header_1_i_3),
        .rx_keep_dec_lane_10(rx_keep_dec_lane_10),
        .rx_keep_dec_lane_20(rx_keep_dec_lane_20),
        .rx_keep_dec_lane_30(rx_keep_dec_lane_30),
        .rxdatavalid_to_ll_i(rxdatavalid_to_ll_i),
        .\sync_header_r_reg[1]_0 (rx_pe_data_v_i));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_SIMPLEX_RX_AURORA_LANE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_AURORA_LANE_2
   (in_polarity_i,
    lane_up_flop_i,
    rx_reset_i_2,
    rx_sep_i,
    rx_hard_err_i,
    RXPOLARITY_IN_LANE1,
    CHECK_POLARITY_IN_LANE1,
    RESET2FC_lane1_i,
    RXDATAVALID_IN_REG,
    D,
    \remote_rdy_cntr_reg[1] ,
    E,
    rx_pe_data_v_c,
    \sync_header_r_reg[1] ,
    rx_soft_err0,
    HLD_POLARITY,
    polarity_val_i,
    \rx_na_idles_cntr_reg[4] ,
    RESET,
    ready_r_reg0,
    RX_HEADER_0_REG_reg,
    rx_header_1_i_2,
    \RX_DATA_REG_reg[0] ,
    \RX_DATA_REG_reg[63] ,
    \raw_data_r_reg[0] ,
    RXHEADER_OUT_ERR_LANE1,
    rx_soft_err_reg,
    RX_HARD_ERR_reg,
    rxdatavalid_to_lanes_i,
    rx_keep_dec_lane_10,
    RESET_LANES,
    RXLOSSOFSYNC_OUT_LANE1,
    \raw_data_r_reg[0]_0 ,
    got_cc_i_3,
    rx_pe_data_v_i,
    RX_CHANNEL_UP,
    rxdatavalid_to_ll_i);
  output [0:0]in_polarity_i;
  output lane_up_flop_i;
  output rx_reset_i_2;
  output [0:0]rx_sep_i;
  output [0:0]rx_hard_err_i;
  output RXPOLARITY_IN_LANE1;
  output CHECK_POLARITY_IN_LANE1;
  output RESET2FC_lane1_i;
  output RXDATAVALID_IN_REG;
  output [72:0]D;
  output \remote_rdy_cntr_reg[1] ;
  output [0:0]E;
  output rx_pe_data_v_c;
  output [0:0]\sync_header_r_reg[1] ;
  output rx_soft_err0;
  input [0:0]HLD_POLARITY;
  input [0:0]polarity_val_i;
  input \rx_na_idles_cntr_reg[4] ;
  input RESET;
  input ready_r_reg0;
  input RX_HEADER_0_REG_reg;
  input rx_header_1_i_2;
  input \RX_DATA_REG_reg[0] ;
  input [63:0]\RX_DATA_REG_reg[63] ;
  input [2:0]\raw_data_r_reg[0] ;
  input RXHEADER_OUT_ERR_LANE1;
  input [2:0]rx_soft_err_reg;
  input RX_HARD_ERR_reg;
  input rxdatavalid_to_lanes_i;
  input rx_keep_dec_lane_10;
  input RESET_LANES;
  input RXLOSSOFSYNC_OUT_LANE1;
  input [0:0]\raw_data_r_reg[0]_0 ;
  input got_cc_i_3;
  input [2:0]rx_pe_data_v_i;
  input RX_CHANNEL_UP;
  input [0:0]rxdatavalid_to_ll_i;

  wire CHECK_POLARITY_IN_LANE1;
  wire [72:0]D;
  wire [0:0]E;
  wire [0:0]HLD_POLARITY;
  wire RESET;
  wire RESET2FC_lane1_i;
  wire RESET_LANES;
  wire RXDATAVALID_IN_REG;
  wire RXHEADER_OUT_ERR_LANE1;
  wire RXLOSSOFSYNC_OUT_LANE1;
  wire RXPOLARITY_IN_LANE1;
  wire RX_CHANNEL_UP;
  wire \RX_DATA_REG_reg[0] ;
  wire [63:0]\RX_DATA_REG_reg[63] ;
  wire RX_HARD_ERR_reg;
  wire RX_HEADER_0_REG_reg;
  wire got_cc_i_3;
  wire illegal_btf_i;
  wire [0:0]in_polarity_i;
  wire lane_up_flop_i;
  wire [0:0]polarity_val_i;
  wire [2:0]\raw_data_r_reg[0] ;
  wire [0:0]\raw_data_r_reg[0]_0 ;
  wire ready_r_reg0;
  wire \remote_rdy_cntr_reg[1] ;
  wire rx_enable_err_detect_i;
  wire [0:0]rx_hard_err_i;
  wire rx_header_1_i_2;
  wire rx_keep_dec_lane_10;
  wire \rx_na_idles_cntr_reg[4] ;
  wire rx_pe_data_v_c;
  wire [2:0]rx_pe_data_v_i;
  wire rx_reset_i_2;
  wire [0:0]rx_sep_i;
  wire rx_soft_err0;
  wire [2:0]rx_soft_err_reg;
  wire rxdatavalid_to_lanes_i;
  wire [0:0]rxdatavalid_to_ll_i;
  wire [0:0]\sync_header_r_reg[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_ERR_DETECT_11 simplex_rx_err_detect_i
       (.RXHEADER_OUT_ERR_LANE1(RXHEADER_OUT_ERR_LANE1),
        .RX_CHANNEL_UP(RX_CHANNEL_UP),
        .RX_HARD_ERR_reg_0(RX_HARD_ERR_reg),
        .illegal_btf_i(illegal_btf_i),
        .rx_enable_err_detect_i(rx_enable_err_detect_i),
        .rx_hard_err_i(rx_hard_err_i),
        .rx_header_err_r_reg_0(\rx_na_idles_cntr_reg[4] ),
        .rx_soft_err0(rx_soft_err0),
        .rx_soft_err_reg(rx_soft_err_reg),
        .rxdatavalid_to_lanes_i(rxdatavalid_to_lanes_i));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_LANE_INIT_SM_12 simplex_rx_lane_init_sm_i
       (.CHECK_POLARITY_IN_LANE1(CHECK_POLARITY_IN_LANE1),
        .HLD_POLARITY(HLD_POLARITY),
        .RESET(RESET),
        .RESET_LANES(RESET_LANES),
        .RXLOSSOFSYNC_OUT_LANE1(RXLOSSOFSYNC_OUT_LANE1),
        .RXPOLARITY_IN_LANE1(RXPOLARITY_IN_LANE1),
        .lane_up_flop_i_0(lane_up_flop_i),
        .polarity_r_reg_0(in_polarity_i),
        .polarity_val_i(polarity_val_i),
        .ready_r_reg0(ready_r_reg0),
        .rst_r_reg_0(rx_reset_i_2),
        .rx_enable_err_detect_i(rx_enable_err_detect_i),
        .s_level_out_d6_reg(\rx_na_idles_cntr_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SYM_DEC_13 sym_dec_i
       (.D(D),
        .E(RXDATAVALID_IN_REG),
        .RESET(RESET),
        .RESET2FC_lane1_i(RESET2FC_lane1_i),
        .RX_CC_reg(E),
        .RX_CHANNEL_UP(RX_CHANNEL_UP),
        .\RX_DATA_REG_reg[0]_0 (\RX_DATA_REG_reg[0] ),
        .\RX_DATA_REG_reg[63]_0 (\RX_DATA_REG_reg[63] ),
        .RX_HEADER_0_REG_reg_0(RX_HEADER_0_REG_reg),
        .RX_SEP_reg_0(rx_sep_i),
        .got_cc_i_3(got_cc_i_3),
        .illegal_btf_i(illegal_btf_i),
        .\raw_data_r_reg[0] (\raw_data_r_reg[0]_0 ),
        .\raw_data_r_reg[0]_0 (\raw_data_r_reg[0] ),
        .\remote_rdy_cntr_reg[1]_0 (\remote_rdy_cntr_reg[1] ),
        .remote_ready_det_reg_0(lane_up_flop_i),
        .rx_header_1_i_2(rx_header_1_i_2),
        .rx_keep_dec_lane_10(rx_keep_dec_lane_10),
        .\rx_na_idles_cntr_reg[4]_0 (\rx_na_idles_cntr_reg[4] ),
        .rx_pe_data_v_c(rx_pe_data_v_c),
        .rx_pe_data_v_i(rx_pe_data_v_i),
        .rxdatavalid_to_lanes_i(rxdatavalid_to_lanes_i),
        .rxdatavalid_to_ll_i(rxdatavalid_to_ll_i),
        .\sync_header_r_reg[1]_0 (\sync_header_r_reg[1] ));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_SIMPLEX_RX_AURORA_LANE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_AURORA_LANE_3
   (in_polarity_i,
    lane_up_flop_i,
    rx_reset_i_1,
    rx_sep_i,
    RX_SEP7_reg,
    RX_SOFT_ERR_reg,
    rx_hard_err_i,
    RXPOLARITY_IN_LANE2,
    CHECK_POLARITY_IN_LANE2,
    RESET2FC_lane2_i,
    D,
    \remote_rdy_cntr_reg[1] ,
    reset_lanes_c,
    wait_for_lane_up_r3,
    rx_pe_data_v_i,
    HLD_POLARITY,
    polarity_val_i,
    \Shift4Reset2FC_reg[15] ,
    RESET,
    ready_r_reg0,
    RX_HEADER_0_REG_reg,
    rx_header_1_i_1,
    \RX_DATA_REG_reg[0] ,
    \RX_DATA_REG_reg[63] ,
    RXHEADER_OUT_ERR_LANE2,
    RX_HARD_ERR_reg,
    rx_keep_dec_lane_20,
    RXDATAVALID_IN_REG,
    RESET_LANES,
    RXLOSSOFSYNC_OUT_LANE2,
    reset_lanes_flop_0_i,
    reset_lanes_flop_0_i_0,
    reset_lanes_flop_0_i_1,
    wait_for_lane_up_r,
    rxdatavalid_to_lanes_i,
    rxdatavalid_to_ll_i);
  output [0:0]in_polarity_i;
  output lane_up_flop_i;
  output rx_reset_i_1;
  output [0:0]rx_sep_i;
  output [0:0]RX_SEP7_reg;
  output [0:0]RX_SOFT_ERR_reg;
  output [0:0]rx_hard_err_i;
  output RXPOLARITY_IN_LANE2;
  output CHECK_POLARITY_IN_LANE2;
  output RESET2FC_lane2_i;
  output [71:0]D;
  output \remote_rdy_cntr_reg[1] ;
  output reset_lanes_c;
  output wait_for_lane_up_r3;
  output [0:0]rx_pe_data_v_i;
  input [0:0]HLD_POLARITY;
  input [0:0]polarity_val_i;
  input \Shift4Reset2FC_reg[15] ;
  input RESET;
  input ready_r_reg0;
  input RX_HEADER_0_REG_reg;
  input rx_header_1_i_1;
  input \RX_DATA_REG_reg[0] ;
  input [63:0]\RX_DATA_REG_reg[63] ;
  input RXHEADER_OUT_ERR_LANE2;
  input RX_HARD_ERR_reg;
  input rx_keep_dec_lane_20;
  input RXDATAVALID_IN_REG;
  input RESET_LANES;
  input RXLOSSOFSYNC_OUT_LANE2;
  input reset_lanes_flop_0_i;
  input reset_lanes_flop_0_i_0;
  input reset_lanes_flop_0_i_1;
  input wait_for_lane_up_r;
  input rxdatavalid_to_lanes_i;
  input [0:0]rxdatavalid_to_ll_i;

  wire CHECK_POLARITY_IN_LANE2;
  wire [71:0]D;
  wire [0:0]HLD_POLARITY;
  wire RESET;
  wire RESET2FC_lane2_i;
  wire RESET_LANES;
  wire RXDATAVALID_IN_REG;
  wire RXHEADER_OUT_ERR_LANE2;
  wire RXLOSSOFSYNC_OUT_LANE2;
  wire RXPOLARITY_IN_LANE2;
  wire \RX_DATA_REG_reg[0] ;
  wire [63:0]\RX_DATA_REG_reg[63] ;
  wire RX_HARD_ERR_reg;
  wire RX_HEADER_0_REG_reg;
  wire [0:0]RX_SEP7_reg;
  wire [0:0]RX_SOFT_ERR_reg;
  wire \Shift4Reset2FC_reg[15] ;
  wire illegal_btf_i;
  wire [0:0]in_polarity_i;
  wire lane_up_flop_i;
  wire [0:0]polarity_val_i;
  wire ready_r_reg0;
  wire \remote_rdy_cntr_reg[1] ;
  wire reset_lanes_c;
  wire reset_lanes_flop_0_i;
  wire reset_lanes_flop_0_i_0;
  wire reset_lanes_flop_0_i_1;
  wire rx_enable_err_detect_i;
  wire [0:0]rx_hard_err_i;
  wire rx_header_1_i_1;
  wire rx_keep_dec_lane_20;
  wire [0:0]rx_pe_data_v_i;
  wire rx_reset_i_1;
  wire [0:0]rx_sep_i;
  wire rxdatavalid_to_lanes_i;
  wire [0:0]rxdatavalid_to_ll_i;
  wire wait_for_lane_up_r;
  wire wait_for_lane_up_r3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_ERR_DETECT_6 simplex_rx_err_detect_i
       (.RXHEADER_OUT_ERR_LANE2(RXHEADER_OUT_ERR_LANE2),
        .RX_HARD_ERR_reg_0(RX_HARD_ERR_reg),
        .RX_SOFT_ERR_reg_0(RX_SOFT_ERR_reg),
        .RX_SOFT_ERR_reg_1(\Shift4Reset2FC_reg[15] ),
        .illegal_btf_i(illegal_btf_i),
        .rx_enable_err_detect_i(rx_enable_err_detect_i),
        .rx_hard_err_i(rx_hard_err_i),
        .rxdatavalid_to_lanes_i(rxdatavalid_to_lanes_i));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_LANE_INIT_SM_7 simplex_rx_lane_init_sm_i
       (.CHECK_POLARITY_IN_LANE2(CHECK_POLARITY_IN_LANE2),
        .HLD_POLARITY(HLD_POLARITY),
        .RESET(RESET),
        .RESET_LANES(RESET_LANES),
        .RXLOSSOFSYNC_OUT_LANE2(RXLOSSOFSYNC_OUT_LANE2),
        .RXPOLARITY_IN_LANE2(RXPOLARITY_IN_LANE2),
        .lane_up_flop_i_0(lane_up_flop_i),
        .polarity_r_reg_0(in_polarity_i),
        .polarity_val_i(polarity_val_i),
        .ready_r_reg0(ready_r_reg0),
        .reset_lanes_c(reset_lanes_c),
        .reset_lanes_flop_0_i(reset_lanes_flop_0_i),
        .reset_lanes_flop_0_i_0(reset_lanes_flop_0_i_0),
        .reset_lanes_flop_0_i_1(reset_lanes_flop_0_i_1),
        .rst_r_reg_0(rx_reset_i_1),
        .rx_enable_err_detect_i(rx_enable_err_detect_i),
        .s_level_out_d5_reg(\Shift4Reset2FC_reg[15] ),
        .wait_for_lane_up_r(wait_for_lane_up_r),
        .wait_for_lane_up_r3(wait_for_lane_up_r3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SYM_DEC_8 sym_dec_i
       (.D(D),
        .RESET(RESET),
        .RESET2FC_lane2_i(RESET2FC_lane2_i),
        .RXDATAVALID_IN_REG(RXDATAVALID_IN_REG),
        .\RX_DATA_REG_reg[0]_0 (\RX_DATA_REG_reg[0] ),
        .\RX_DATA_REG_reg[63]_0 (\RX_DATA_REG_reg[63] ),
        .RX_HEADER_0_REG_reg_0(RX_HEADER_0_REG_reg),
        .RX_SEP7_reg_0(RX_SEP7_reg),
        .RX_SEP_reg_0(rx_sep_i),
        .\Shift4Reset2FC_reg[15]_0 (\Shift4Reset2FC_reg[15] ),
        .illegal_btf_i(illegal_btf_i),
        .\remote_rdy_cntr_reg[1]_0 (\remote_rdy_cntr_reg[1] ),
        .remote_ready_det_reg_0(lane_up_flop_i),
        .rx_header_1_i_1(rx_header_1_i_1),
        .rx_keep_dec_lane_20(rx_keep_dec_lane_20),
        .rx_pe_data_v_i(rx_pe_data_v_i),
        .rxdatavalid_to_ll_i(rxdatavalid_to_ll_i));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_SIMPLEX_RX_AURORA_LANE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_AURORA_LANE_4
   (in_polarity_i,
    lane_up_flop_i,
    rx_reset_i_0,
    rx_sep_i,
    RX_SEP7_reg,
    RX_SOFT_ERR_reg,
    rx_hard_err_i,
    RXPOLARITY_IN_LANE3,
    CHECK_POLARITY_IN_LANE3,
    RESET2FC_lane3_i,
    D,
    \remote_rdy_cntr_reg[1] ,
    rx_pe_data_v_i,
    HLD_POLARITY,
    polarity_val_i,
    \rx_na_idles_cntr_reg[4] ,
    RESET,
    ready_r_reg0,
    RX_HEADER_0_REG_reg,
    rx_header_1_i_0,
    \RX_DATA_REG_reg[0] ,
    \RX_DATA_REG_reg[63] ,
    RXHEADER_OUT_ERR_LANE3,
    RX_HARD_ERR_reg,
    rx_keep_dec_lane_30,
    RXDATAVALID_IN_REG,
    RESET_LANES,
    RXLOSSOFSYNC_OUT_LANE3,
    remote_ready_r_reg,
    remote_ready_i,
    remote_ready_r_reg_0,
    rxdatavalid_to_lanes_i,
    rxdatavalid_to_ll_i);
  output [0:0]in_polarity_i;
  output lane_up_flop_i;
  output rx_reset_i_0;
  output [0:0]rx_sep_i;
  output [0:0]RX_SEP7_reg;
  output [0:0]RX_SOFT_ERR_reg;
  output [0:0]rx_hard_err_i;
  output RXPOLARITY_IN_LANE3;
  output CHECK_POLARITY_IN_LANE3;
  output RESET2FC_lane3_i;
  output [71:0]D;
  output \remote_rdy_cntr_reg[1] ;
  output [0:0]rx_pe_data_v_i;
  input [0:0]HLD_POLARITY;
  input [0:0]polarity_val_i;
  input \rx_na_idles_cntr_reg[4] ;
  input RESET;
  input ready_r_reg0;
  input RX_HEADER_0_REG_reg;
  input rx_header_1_i_0;
  input \RX_DATA_REG_reg[0] ;
  input [63:0]\RX_DATA_REG_reg[63] ;
  input RXHEADER_OUT_ERR_LANE3;
  input RX_HARD_ERR_reg;
  input rx_keep_dec_lane_30;
  input RXDATAVALID_IN_REG;
  input RESET_LANES;
  input RXLOSSOFSYNC_OUT_LANE3;
  input remote_ready_r_reg;
  input [0:0]remote_ready_i;
  input remote_ready_r_reg_0;
  input rxdatavalid_to_lanes_i;
  input [0:0]rxdatavalid_to_ll_i;

  wire CHECK_POLARITY_IN_LANE3;
  wire [71:0]D;
  wire [0:0]HLD_POLARITY;
  wire RESET;
  wire RESET2FC_lane3_i;
  wire RESET_LANES;
  wire RXDATAVALID_IN_REG;
  wire RXHEADER_OUT_ERR_LANE3;
  wire RXLOSSOFSYNC_OUT_LANE3;
  wire RXPOLARITY_IN_LANE3;
  wire \RX_DATA_REG_reg[0] ;
  wire [63:0]\RX_DATA_REG_reg[63] ;
  wire RX_HARD_ERR_reg;
  wire RX_HEADER_0_REG_reg;
  wire [0:0]RX_SEP7_reg;
  wire [0:0]RX_SOFT_ERR_reg;
  wire illegal_btf_i;
  wire [0:0]in_polarity_i;
  wire lane_up_flop_i;
  wire [0:0]polarity_val_i;
  wire ready_r_reg0;
  wire \remote_rdy_cntr_reg[1] ;
  wire [0:0]remote_ready_i;
  wire remote_ready_r_reg;
  wire remote_ready_r_reg_0;
  wire rx_enable_err_detect_i;
  wire [0:0]rx_hard_err_i;
  wire rx_header_1_i_0;
  wire rx_keep_dec_lane_30;
  wire \rx_na_idles_cntr_reg[4] ;
  wire [0:0]rx_pe_data_v_i;
  wire rx_reset_i_0;
  wire [0:0]rx_sep_i;
  wire rxdatavalid_to_lanes_i;
  wire [0:0]rxdatavalid_to_ll_i;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_ERR_DETECT simplex_rx_err_detect_i
       (.RXHEADER_OUT_ERR_LANE3(RXHEADER_OUT_ERR_LANE3),
        .RX_HARD_ERR_reg_0(RX_HARD_ERR_reg),
        .RX_SOFT_ERR_reg_0(RX_SOFT_ERR_reg),
        .illegal_btf_i(illegal_btf_i),
        .rx_enable_err_detect_i(rx_enable_err_detect_i),
        .rx_hard_err_i(rx_hard_err_i),
        .rx_header_err_r_reg_0(\rx_na_idles_cntr_reg[4] ),
        .rxdatavalid_to_lanes_i(rxdatavalid_to_lanes_i));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_LANE_INIT_SM simplex_rx_lane_init_sm_i
       (.CHECK_POLARITY_IN_LANE3(CHECK_POLARITY_IN_LANE3),
        .HLD_POLARITY(HLD_POLARITY),
        .RESET(RESET),
        .RESET_LANES(RESET_LANES),
        .RXLOSSOFSYNC_OUT_LANE3(RXLOSSOFSYNC_OUT_LANE3),
        .RXPOLARITY_IN_LANE3(RXPOLARITY_IN_LANE3),
        .lane_up_flop_i_0(lane_up_flop_i),
        .polarity_r_reg_0(in_polarity_i),
        .polarity_val_i(polarity_val_i),
        .ready_r_reg0(ready_r_reg0),
        .rst_r_reg_0(rx_reset_i_0),
        .rx_enable_err_detect_i(rx_enable_err_detect_i),
        .s_level_out_d6_reg(\rx_na_idles_cntr_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SYM_DEC sym_dec_i
       (.D(D),
        .RESET(RESET),
        .RESET2FC_lane3_i(RESET2FC_lane3_i),
        .RXDATAVALID_IN_REG(RXDATAVALID_IN_REG),
        .\RX_DATA_REG_reg[0]_0 (\RX_DATA_REG_reg[0] ),
        .\RX_DATA_REG_reg[63]_0 (\RX_DATA_REG_reg[63] ),
        .RX_HEADER_0_REG_reg_0(RX_HEADER_0_REG_reg),
        .RX_SEP7_reg_0(RX_SEP7_reg),
        .RX_SEP_reg_0(rx_sep_i),
        .illegal_btf_i(illegal_btf_i),
        .\remote_rdy_cntr_reg[1]_0 (\remote_rdy_cntr_reg[1] ),
        .remote_ready_det_reg_0(lane_up_flop_i),
        .remote_ready_i(remote_ready_i),
        .remote_ready_r_reg(remote_ready_r_reg),
        .remote_ready_r_reg_0(remote_ready_r_reg_0),
        .rx_header_1_i_0(rx_header_1_i_0),
        .rx_keep_dec_lane_30(rx_keep_dec_lane_30),
        .\rx_na_idles_cntr_reg[4]_0 (\rx_na_idles_cntr_reg[4] ),
        .rx_pe_data_v_i(rx_pe_data_v_i),
        .rxdatavalid_to_ll_i(rxdatavalid_to_ll_i));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_CHANNEL_ERR_DETECT
   (rx_hard_err,
    rx_hard_err_i,
    RX_CHANNEL_HARD_ERR_reg_0);
  output rx_hard_err;
  input [0:3]rx_hard_err_i;
  input RX_CHANNEL_HARD_ERR_reg_0;

  wire RX_CHANNEL_HARD_ERR_reg_0;
  wire rx_channel_hard_err_c__0;
  wire rx_hard_err;
  wire [0:3]rx_hard_err_i;

  FDRE RX_CHANNEL_HARD_ERR_reg
       (.C(RX_CHANNEL_HARD_ERR_reg_0),
        .CE(1'b1),
        .D(rx_channel_hard_err_c__0),
        .Q(rx_hard_err),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    rx_channel_hard_err_c
       (.I0(rx_hard_err_i[2]),
        .I1(rx_hard_err_i[3]),
        .I2(rx_hard_err_i[0]),
        .I3(rx_hard_err_i[1]),
        .O(rx_channel_hard_err_c__0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_CHANNEL_INIT_SM
   (RESET_LANES,
    EN_CHAN_SYNC,
    CHAN_BOND_RESET,
    RX_CHANNEL_UP,
    wait_for_lane_up_r_reg_0,
    D,
    reset_lanes_c,
    RX_CHANNEL_UP_reg_0,
    ch_bond_done_i,
    RESET,
    remote_ready_r_reg_0,
    wait_for_lane_up_r3,
    rx_lane_up,
    rx_sep_i);
  output RESET_LANES;
  output EN_CHAN_SYNC;
  output CHAN_BOND_RESET;
  output RX_CHANNEL_UP;
  output wait_for_lane_up_r_reg_0;
  output [0:0]D;
  input reset_lanes_c;
  input RX_CHANNEL_UP_reg_0;
  input [0:3]ch_bond_done_i;
  input RESET;
  input remote_ready_r_reg_0;
  input wait_for_lane_up_r3;
  input [0:3]rx_lane_up;
  input [0:3]rx_sep_i;

  wire CHAN_BOND_RESET;
  wire [0:0]D;
  wire EN_CHAN_SYNC;
  wire RESET;
  wire RESET_LANES;
  wire RX_CHANNEL_UP;
  wire RX_CHANNEL_UP_reg_0;
  wire all_ch_bond_done_c__0;
  wire bond_passed_r;
  wire [0:3]ch_bond_done_i;
  wire chan_bond_reset_i;
  (* RTL_KEEP = "true" *) wire [8:0]chan_bond_timeout_val;
  wire [8:0]chan_bond_timer;
  wire \chan_bond_timer[0]_i_1_n_0 ;
  wire \chan_bond_timer[0]_i_2_n_0 ;
  wire \chan_bond_timer[8]_i_3_n_0 ;
  wire [8:8]chan_bond_timer_1;
  wire channel_bond_q;
  wire channel_bond_qq;
  wire channel_bond_r;
  wire next_channel_bond_c;
  wire next_ready_c;
  wire next_wait_for_remote_c;
  wire p_0_in;
  wire [8:1]p_2_in;
  wire ready_r;
  wire remote_ready_r;
  wire remote_ready_r_reg_0;
  wire reset_lanes_c;
  (* RTL_KEEP = "true" *) wire reset_watchdog;
  wire reset_watchdog_i_2_n_0;
  wire reset_watchdog_i_3_n_0;
  wire reset_watchdog_i_4_n_0;
  wire [0:3]rx_lane_up;
  wire [0:3]rx_sep_i;
  wire wait_for_lane_up_r0;
  wire wait_for_lane_up_r3;
  wire wait_for_lane_up_r_i_1_n_0;
  wire wait_for_lane_up_r_reg_0;
  wire wait_for_remote_r;
  wire [0:2]watchdog_count_r;
  wire \watchdog_count_r[0]_i_1_n_0 ;
  wire \watchdog_count_r[0]_i_2_n_0 ;
  wire \watchdog_count_r[1]_i_1_n_0 ;
  wire \watchdog_count_r[2]_i_1_n_0 ;

  LUT3 #(
    .INIT(8'hFE)) 
    CHAN_BOND_RESET_i_1
       (.I0(watchdog_count_r[1]),
        .I1(watchdog_count_r[2]),
        .I2(watchdog_count_r[0]),
        .O(chan_bond_reset_i));
  FDRE CHAN_BOND_RESET_reg
       (.C(RX_CHANNEL_UP_reg_0),
        .CE(1'b1),
        .D(chan_bond_reset_i),
        .Q(CHAN_BOND_RESET),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    RX_CHANNEL_UP_reg
       (.C(RX_CHANNEL_UP_reg_0),
        .CE(1'b1),
        .D(ready_r),
        .Q(RX_CHANNEL_UP),
        .R(RESET));
  LUT4 #(
    .INIT(16'h8000)) 
    all_ch_bond_done_c
       (.I0(ch_bond_done_i[2]),
        .I1(ch_bond_done_i[3]),
        .I2(ch_bond_done_i[0]),
        .I3(ch_bond_done_i[1]),
        .O(all_ch_bond_done_c__0));
  FDRE #(
    .INIT(1'b0)) 
    bond_passed_r_reg
       (.C(RX_CHANNEL_UP_reg_0),
        .CE(1'b1),
        .D(all_ch_bond_done_c__0),
        .Q(bond_passed_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000005D)) 
    \chan_bond_timer[0]_i_1 
       (.I0(chan_bond_timer[0]),
        .I1(channel_bond_qq),
        .I2(channel_bond_q),
        .I3(RESET),
        .I4(\chan_bond_timer[0]_i_2_n_0 ),
        .O(\chan_bond_timer[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFFFFFFF)) 
    \chan_bond_timer[0]_i_2 
       (.I0(bond_passed_r),
        .I1(rx_lane_up[2]),
        .I2(rx_lane_up[3]),
        .I3(rx_lane_up[0]),
        .I4(rx_lane_up[1]),
        .I5(wait_for_lane_up_r_reg_0),
        .O(\chan_bond_timer[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \chan_bond_timer[1]_i_1 
       (.I0(chan_bond_timer[0]),
        .I1(chan_bond_timer[1]),
        .O(p_2_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \chan_bond_timer[2]_i_1 
       (.I0(chan_bond_timer[0]),
        .I1(chan_bond_timer[1]),
        .I2(chan_bond_timer[2]),
        .O(p_2_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \chan_bond_timer[3]_i_1 
       (.I0(chan_bond_timer[1]),
        .I1(chan_bond_timer[0]),
        .I2(chan_bond_timer[2]),
        .I3(chan_bond_timer[3]),
        .O(p_2_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \chan_bond_timer[4]_i_1 
       (.I0(chan_bond_timer[2]),
        .I1(chan_bond_timer[0]),
        .I2(chan_bond_timer[1]),
        .I3(chan_bond_timer[3]),
        .I4(chan_bond_timer[4]),
        .O(p_2_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \chan_bond_timer[5]_i_1 
       (.I0(chan_bond_timer[3]),
        .I1(chan_bond_timer[1]),
        .I2(chan_bond_timer[0]),
        .I3(chan_bond_timer[2]),
        .I4(chan_bond_timer[4]),
        .I5(chan_bond_timer[5]),
        .O(p_2_in[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \chan_bond_timer[6]_i_1 
       (.I0(\chan_bond_timer[8]_i_3_n_0 ),
        .I1(chan_bond_timer[6]),
        .O(p_2_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \chan_bond_timer[7]_i_1 
       (.I0(\chan_bond_timer[8]_i_3_n_0 ),
        .I1(chan_bond_timer[6]),
        .I2(chan_bond_timer[7]),
        .O(p_2_in[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFBFFFB)) 
    \chan_bond_timer[8]_i_1 
       (.I0(wait_for_lane_up_r_reg_0),
        .I1(wait_for_lane_up_r3),
        .I2(bond_passed_r),
        .I3(channel_bond_qq),
        .I4(channel_bond_q),
        .I5(RESET),
        .O(chan_bond_timer_1));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \chan_bond_timer[8]_i_2 
       (.I0(chan_bond_timer[6]),
        .I1(\chan_bond_timer[8]_i_3_n_0 ),
        .I2(chan_bond_timer[7]),
        .I3(chan_bond_timer[8]),
        .O(p_2_in[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \chan_bond_timer[8]_i_3 
       (.I0(chan_bond_timer[5]),
        .I1(chan_bond_timer[3]),
        .I2(chan_bond_timer[1]),
        .I3(chan_bond_timer[0]),
        .I4(chan_bond_timer[2]),
        .I5(chan_bond_timer[4]),
        .O(\chan_bond_timer[8]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \chan_bond_timer_reg[0] 
       (.C(RX_CHANNEL_UP_reg_0),
        .CE(1'b1),
        .D(\chan_bond_timer[0]_i_1_n_0 ),
        .Q(chan_bond_timer[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \chan_bond_timer_reg[1] 
       (.C(RX_CHANNEL_UP_reg_0),
        .CE(1'b1),
        .D(p_2_in[1]),
        .Q(chan_bond_timer[1]),
        .R(chan_bond_timer_1));
  FDRE #(
    .INIT(1'b0)) 
    \chan_bond_timer_reg[2] 
       (.C(RX_CHANNEL_UP_reg_0),
        .CE(1'b1),
        .D(p_2_in[2]),
        .Q(chan_bond_timer[2]),
        .R(chan_bond_timer_1));
  FDRE #(
    .INIT(1'b0)) 
    \chan_bond_timer_reg[3] 
       (.C(RX_CHANNEL_UP_reg_0),
        .CE(1'b1),
        .D(p_2_in[3]),
        .Q(chan_bond_timer[3]),
        .R(chan_bond_timer_1));
  FDRE #(
    .INIT(1'b0)) 
    \chan_bond_timer_reg[4] 
       (.C(RX_CHANNEL_UP_reg_0),
        .CE(1'b1),
        .D(p_2_in[4]),
        .Q(chan_bond_timer[4]),
        .R(chan_bond_timer_1));
  FDRE #(
    .INIT(1'b0)) 
    \chan_bond_timer_reg[5] 
       (.C(RX_CHANNEL_UP_reg_0),
        .CE(1'b1),
        .D(p_2_in[5]),
        .Q(chan_bond_timer[5]),
        .R(chan_bond_timer_1));
  FDRE #(
    .INIT(1'b0)) 
    \chan_bond_timer_reg[6] 
       (.C(RX_CHANNEL_UP_reg_0),
        .CE(1'b1),
        .D(p_2_in[6]),
        .Q(chan_bond_timer[6]),
        .R(chan_bond_timer_1));
  FDRE #(
    .INIT(1'b0)) 
    \chan_bond_timer_reg[7] 
       (.C(RX_CHANNEL_UP_reg_0),
        .CE(1'b1),
        .D(p_2_in[7]),
        .Q(chan_bond_timer[7]),
        .R(chan_bond_timer_1));
  FDRE #(
    .INIT(1'b0)) 
    \chan_bond_timer_reg[8] 
       (.C(RX_CHANNEL_UP_reg_0),
        .CE(1'b1),
        .D(p_2_in[8]),
        .Q(chan_bond_timer[8]),
        .R(chan_bond_timer_1));
  FDRE #(
    .INIT(1'b0)) 
    channel_bond_q_reg
       (.C(RX_CHANNEL_UP_reg_0),
        .CE(1'b1),
        .D(channel_bond_r),
        .Q(channel_bond_q),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    channel_bond_qq_reg
       (.C(RX_CHANNEL_UP_reg_0),
        .CE(1'b1),
        .D(channel_bond_q),
        .Q(channel_bond_qq),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    channel_bond_r_i_1
       (.I0(RESET),
        .I1(wait_for_lane_up_r3),
        .I2(watchdog_count_r[1]),
        .I3(watchdog_count_r[2]),
        .I4(watchdog_count_r[0]),
        .O(wait_for_lane_up_r0));
  LUT2 #(
    .INIT(4'hB)) 
    channel_bond_r_i_2
       (.I0(wait_for_lane_up_r_reg_0),
        .I1(bond_passed_r),
        .O(next_channel_bond_c));
  FDRE #(
    .INIT(1'b0)) 
    channel_bond_r_reg
       (.C(RX_CHANNEL_UP_reg_0),
        .CE(1'b1),
        .D(next_channel_bond_c),
        .Q(channel_bond_r),
        .R(wait_for_lane_up_r0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    en_chan_sync_flop_i
       (.C(RX_CHANNEL_UP_reg_0),
        .CE(1'b1),
        .D(channel_bond_r),
        .Q(EN_CHAN_SYNC),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b1),
        .O(chan_bond_timeout_val[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b1),
        .O(chan_bond_timeout_val[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b1),
        .O(chan_bond_timeout_val[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b1),
        .O(chan_bond_timeout_val[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b1),
        .O(chan_bond_timeout_val[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(chan_bond_timeout_val[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b1),
        .O(chan_bond_timeout_val[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(chan_bond_timeout_val[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(chan_bond_timeout_val[0]));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \raw_data_r[1]_i_1 
       (.I0(RX_CHANNEL_UP),
        .I1(rx_sep_i[1]),
        .I2(rx_sep_i[0]),
        .I3(rx_sep_i[3]),
        .I4(rx_sep_i[2]),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT4 #(
    .INIT(16'hE000)) 
    ready_r_i_1__3
       (.I0(wait_for_remote_r),
        .I1(ready_r),
        .I2(remote_ready_r),
        .I3(bond_passed_r),
        .O(next_ready_c));
  FDRE #(
    .INIT(1'b0)) 
    ready_r_reg
       (.C(RX_CHANNEL_UP_reg_0),
        .CE(1'b1),
        .D(next_ready_c),
        .Q(ready_r),
        .R(wait_for_lane_up_r0));
  FDRE #(
    .INIT(1'b0)) 
    remote_ready_r_reg
       (.C(RX_CHANNEL_UP_reg_0),
        .CE(1'b1),
        .D(remote_ready_r_reg_0),
        .Q(remote_ready_r),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b1)) 
    reset_lanes_flop_0_i
       (.C(RX_CHANNEL_UP_reg_0),
        .CE(1'b1),
        .D(reset_lanes_c),
        .Q(RESET_LANES),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    reset_watchdog_i_1
       (.I0(reset_watchdog_i_2_n_0),
        .I1(reset_watchdog_i_3_n_0),
        .I2(reset_watchdog_i_4_n_0),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    reset_watchdog_i_2
       (.I0(chan_bond_timer[0]),
        .I1(chan_bond_timeout_val[0]),
        .I2(chan_bond_timeout_val[2]),
        .I3(chan_bond_timer[2]),
        .I4(chan_bond_timeout_val[1]),
        .I5(chan_bond_timer[1]),
        .O(reset_watchdog_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    reset_watchdog_i_3
       (.I0(chan_bond_timer[6]),
        .I1(chan_bond_timeout_val[6]),
        .I2(chan_bond_timeout_val[8]),
        .I3(chan_bond_timer[8]),
        .I4(chan_bond_timeout_val[7]),
        .I5(chan_bond_timer[7]),
        .O(reset_watchdog_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    reset_watchdog_i_4
       (.I0(chan_bond_timer[3]),
        .I1(chan_bond_timeout_val[3]),
        .I2(chan_bond_timeout_val[5]),
        .I3(chan_bond_timer[5]),
        .I4(chan_bond_timeout_val[4]),
        .I5(chan_bond_timer[4]),
        .O(reset_watchdog_i_4_n_0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    reset_watchdog_reg
       (.C(RX_CHANNEL_UP_reg_0),
        .CE(1'b1),
        .D(p_0_in),
        .Q(reset_watchdog),
        .R(RESET));
  LUT4 #(
    .INIT(16'hFEFF)) 
    wait_for_lane_up_r_i_1
       (.I0(watchdog_count_r[0]),
        .I1(watchdog_count_r[2]),
        .I2(watchdog_count_r[1]),
        .I3(wait_for_lane_up_r3),
        .O(wait_for_lane_up_r_i_1_n_0));
  FDSE #(
    .INIT(1'b0)) 
    wait_for_lane_up_r_reg
       (.C(RX_CHANNEL_UP_reg_0),
        .CE(1'b1),
        .D(wait_for_lane_up_r_i_1_n_0),
        .Q(wait_for_lane_up_r_reg_0),
        .S(RESET));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT5 #(
    .INIT(32'hB0B0B0A0)) 
    wait_for_remote_r_i_1
       (.I0(channel_bond_r),
        .I1(remote_ready_r),
        .I2(bond_passed_r),
        .I3(wait_for_remote_r),
        .I4(ready_r),
        .O(next_wait_for_remote_c));
  FDRE #(
    .INIT(1'b0)) 
    wait_for_remote_r_reg
       (.C(RX_CHANNEL_UP_reg_0),
        .CE(1'b1),
        .D(next_wait_for_remote_c),
        .Q(wait_for_remote_r),
        .R(wait_for_lane_up_r0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \watchdog_count_r[0]_i_1 
       (.I0(watchdog_count_r[0]),
        .I1(watchdog_count_r[2]),
        .I2(watchdog_count_r[1]),
        .I3(reset_watchdog),
        .O(\watchdog_count_r[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEEEB)) 
    \watchdog_count_r[0]_i_2 
       (.I0(reset_watchdog),
        .I1(watchdog_count_r[0]),
        .I2(watchdog_count_r[2]),
        .I3(watchdog_count_r[1]),
        .O(\watchdog_count_r[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hEB)) 
    \watchdog_count_r[1]_i_1 
       (.I0(reset_watchdog),
        .I1(watchdog_count_r[1]),
        .I2(watchdog_count_r[2]),
        .O(\watchdog_count_r[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \watchdog_count_r[2]_i_1 
       (.I0(reset_watchdog),
        .I1(watchdog_count_r[2]),
        .O(\watchdog_count_r[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \watchdog_count_r_reg[0] 
       (.C(RX_CHANNEL_UP_reg_0),
        .CE(\watchdog_count_r[0]_i_1_n_0 ),
        .D(\watchdog_count_r[0]_i_2_n_0 ),
        .Q(watchdog_count_r[0]),
        .R(RESET));
  FDRE #(
    .INIT(1'b0)) 
    \watchdog_count_r_reg[1] 
       (.C(RX_CHANNEL_UP_reg_0),
        .CE(\watchdog_count_r[0]_i_1_n_0 ),
        .D(\watchdog_count_r[1]_i_1_n_0 ),
        .Q(watchdog_count_r[1]),
        .R(RESET));
  FDRE #(
    .INIT(1'b0)) 
    \watchdog_count_r_reg[2] 
       (.C(RX_CHANNEL_UP_reg_0),
        .CE(\watchdog_count_r[0]_i_1_n_0 ),
        .D(\watchdog_count_r[2]_i_1_n_0 ),
        .Q(watchdog_count_r[2]),
        .R(RESET));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_ERR_DETECT
   (RX_SOFT_ERR_reg_0,
    rx_hard_err_i,
    RXHEADER_OUT_ERR_LANE3,
    rx_header_err_r_reg_0,
    RX_HARD_ERR_reg_0,
    rx_enable_err_detect_i,
    illegal_btf_i,
    rxdatavalid_to_lanes_i);
  output [0:0]RX_SOFT_ERR_reg_0;
  output [0:0]rx_hard_err_i;
  input RXHEADER_OUT_ERR_LANE3;
  input rx_header_err_r_reg_0;
  input RX_HARD_ERR_reg_0;
  input rx_enable_err_detect_i;
  input illegal_btf_i;
  input rxdatavalid_to_lanes_i;

  wire RXHEADER_OUT_ERR_LANE3;
  wire RX_HARD_ERR_reg_0;
  wire RX_SOFT_ERR0;
  wire [0:0]RX_SOFT_ERR_reg_0;
  wire illegal_btf_i;
  wire rx_enable_err_detect_i;
  wire [0:0]rx_hard_err_i;
  wire rx_header_err_r;
  wire rx_header_err_r_reg_0;
  wire rxdatavalid_to_lanes_i;

  FDRE RX_HARD_ERR_reg
       (.C(rx_header_err_r_reg_0),
        .CE(1'b1),
        .D(rx_enable_err_detect_i),
        .Q(rx_hard_err_i),
        .R(RX_HARD_ERR_reg_0));
  LUT4 #(
    .INIT(16'hA888)) 
    RX_SOFT_ERR0__2
       (.I0(rx_enable_err_detect_i),
        .I1(rx_header_err_r),
        .I2(illegal_btf_i),
        .I3(rxdatavalid_to_lanes_i),
        .O(RX_SOFT_ERR0));
  FDRE RX_SOFT_ERR_reg
       (.C(rx_header_err_r_reg_0),
        .CE(1'b1),
        .D(RX_SOFT_ERR0),
        .Q(RX_SOFT_ERR_reg_0),
        .R(1'b0));
  FDRE rx_header_err_r_reg
       (.C(rx_header_err_r_reg_0),
        .CE(1'b1),
        .D(RXHEADER_OUT_ERR_LANE3),
        .Q(rx_header_err_r),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_SIMPLEX_RX_ERR_DETECT" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_ERR_DETECT_11
   (rx_hard_err_i,
    rx_soft_err0,
    RXHEADER_OUT_ERR_LANE1,
    rx_header_err_r_reg_0,
    RX_HARD_ERR_reg_0,
    rx_enable_err_detect_i,
    illegal_btf_i,
    rxdatavalid_to_lanes_i,
    rx_soft_err_reg,
    RX_CHANNEL_UP);
  output [0:0]rx_hard_err_i;
  output rx_soft_err0;
  input RXHEADER_OUT_ERR_LANE1;
  input rx_header_err_r_reg_0;
  input RX_HARD_ERR_reg_0;
  input rx_enable_err_detect_i;
  input illegal_btf_i;
  input rxdatavalid_to_lanes_i;
  input [2:0]rx_soft_err_reg;
  input RX_CHANNEL_UP;

  wire RXHEADER_OUT_ERR_LANE1;
  wire RX_CHANNEL_UP;
  wire RX_HARD_ERR_reg_0;
  wire RX_SOFT_ERR0;
  wire illegal_btf_i;
  wire rx_enable_err_detect_i;
  wire [0:0]rx_hard_err_i;
  wire rx_header_err_r;
  wire rx_header_err_r_reg_0;
  wire rx_soft_err0;
  wire [1:1]rx_soft_err_i;
  wire [2:0]rx_soft_err_reg;
  wire rxdatavalid_to_lanes_i;

  FDRE RX_HARD_ERR_reg
       (.C(rx_header_err_r_reg_0),
        .CE(1'b1),
        .D(rx_enable_err_detect_i),
        .Q(rx_hard_err_i),
        .R(RX_HARD_ERR_reg_0));
  LUT4 #(
    .INIT(16'hA888)) 
    RX_SOFT_ERR0__0
       (.I0(rx_enable_err_detect_i),
        .I1(rx_header_err_r),
        .I2(illegal_btf_i),
        .I3(rxdatavalid_to_lanes_i),
        .O(RX_SOFT_ERR0));
  FDRE RX_SOFT_ERR_reg
       (.C(rx_header_err_r_reg_0),
        .CE(1'b1),
        .D(RX_SOFT_ERR0),
        .Q(rx_soft_err_i),
        .R(1'b0));
  FDRE rx_header_err_r_reg
       (.C(rx_header_err_r_reg_0),
        .CE(1'b1),
        .D(RXHEADER_OUT_ERR_LANE1),
        .Q(rx_header_err_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    rx_soft_err_i_1
       (.I0(rx_soft_err_i),
        .I1(rx_soft_err_reg[2]),
        .I2(rx_soft_err_reg[0]),
        .I3(rx_soft_err_reg[1]),
        .I4(RX_CHANNEL_UP),
        .O(rx_soft_err0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_SIMPLEX_RX_ERR_DETECT" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_ERR_DETECT_16
   (rx_soft_err_i,
    rx_hard_err_i,
    ready_r_reg0,
    RXHEADER_OUT_ERR,
    RX_SOFT_ERR_reg_0,
    RX_HARD_ERR_reg_0,
    rx_enable_err_detect_i,
    illegal_btf_i,
    rxdatavalid_to_lanes_i,
    RESET);
  output [0:0]rx_soft_err_i;
  output [0:0]rx_hard_err_i;
  output ready_r_reg0;
  input RXHEADER_OUT_ERR;
  input RX_SOFT_ERR_reg_0;
  input RX_HARD_ERR_reg_0;
  input rx_enable_err_detect_i;
  input illegal_btf_i;
  input rxdatavalid_to_lanes_i;
  input RESET;

  wire RESET;
  wire RXHEADER_OUT_ERR;
  wire RX_HARD_ERR_reg_0;
  wire RX_SOFT_ERR0__0;
  wire RX_SOFT_ERR_reg_0;
  wire illegal_btf_i;
  wire ready_r_reg0;
  wire rx_enable_err_detect_i;
  wire [0:0]rx_hard_err_i;
  wire rx_header_err_r;
  wire [0:0]rx_soft_err_i;
  wire rxdatavalid_to_lanes_i;

  FDRE RX_HARD_ERR_reg
       (.C(RX_SOFT_ERR_reg_0),
        .CE(1'b1),
        .D(rx_enable_err_detect_i),
        .Q(rx_hard_err_i),
        .R(RX_HARD_ERR_reg_0));
  LUT4 #(
    .INIT(16'hA888)) 
    RX_SOFT_ERR0
       (.I0(rx_enable_err_detect_i),
        .I1(rx_header_err_r),
        .I2(illegal_btf_i),
        .I3(rxdatavalid_to_lanes_i),
        .O(RX_SOFT_ERR0__0));
  FDRE RX_SOFT_ERR_reg
       (.C(RX_SOFT_ERR_reg_0),
        .CE(1'b1),
        .D(RX_SOFT_ERR0__0),
        .Q(rx_soft_err_i),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    ready_r_i_1
       (.I0(rx_hard_err_i),
        .I1(RESET),
        .O(ready_r_reg0));
  FDRE rx_header_err_r_reg
       (.C(RX_SOFT_ERR_reg_0),
        .CE(1'b1),
        .D(RXHEADER_OUT_ERR),
        .Q(rx_header_err_r),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_SIMPLEX_RX_ERR_DETECT" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_ERR_DETECT_6
   (RX_SOFT_ERR_reg_0,
    rx_hard_err_i,
    RXHEADER_OUT_ERR_LANE2,
    RX_SOFT_ERR_reg_1,
    RX_HARD_ERR_reg_0,
    rx_enable_err_detect_i,
    illegal_btf_i,
    rxdatavalid_to_lanes_i);
  output [0:0]RX_SOFT_ERR_reg_0;
  output [0:0]rx_hard_err_i;
  input RXHEADER_OUT_ERR_LANE2;
  input RX_SOFT_ERR_reg_1;
  input RX_HARD_ERR_reg_0;
  input rx_enable_err_detect_i;
  input illegal_btf_i;
  input rxdatavalid_to_lanes_i;

  wire RXHEADER_OUT_ERR_LANE2;
  wire RX_HARD_ERR_reg_0;
  wire RX_SOFT_ERR0;
  wire [0:0]RX_SOFT_ERR_reg_0;
  wire RX_SOFT_ERR_reg_1;
  wire illegal_btf_i;
  wire rx_enable_err_detect_i;
  wire [0:0]rx_hard_err_i;
  wire rx_header_err_r;
  wire rxdatavalid_to_lanes_i;

  FDRE RX_HARD_ERR_reg
       (.C(RX_SOFT_ERR_reg_1),
        .CE(1'b1),
        .D(rx_enable_err_detect_i),
        .Q(rx_hard_err_i),
        .R(RX_HARD_ERR_reg_0));
  LUT4 #(
    .INIT(16'hA888)) 
    RX_SOFT_ERR0__1
       (.I0(rx_enable_err_detect_i),
        .I1(rx_header_err_r),
        .I2(illegal_btf_i),
        .I3(rxdatavalid_to_lanes_i),
        .O(RX_SOFT_ERR0));
  FDRE RX_SOFT_ERR_reg
       (.C(RX_SOFT_ERR_reg_1),
        .CE(1'b1),
        .D(RX_SOFT_ERR0),
        .Q(RX_SOFT_ERR_reg_0),
        .R(1'b0));
  FDRE rx_header_err_r_reg
       (.C(RX_SOFT_ERR_reg_1),
        .CE(1'b1),
        .D(RXHEADER_OUT_ERR_LANE2),
        .Q(rx_header_err_r),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_GLOBAL_LOGIC
   (RESET_LANES,
    EN_CHAN_SYNC,
    CHAN_BOND_RESET,
    RX_CHANNEL_UP,
    rx_hard_err,
    wait_for_lane_up_r,
    D,
    reset_lanes_c,
    RX_CHANNEL_UP_reg,
    ch_bond_done_i,
    RESET,
    remote_ready_r_reg,
    rx_hard_err_i,
    wait_for_lane_up_r3,
    rx_lane_up,
    rx_sep_i);
  output RESET_LANES;
  output EN_CHAN_SYNC;
  output CHAN_BOND_RESET;
  output RX_CHANNEL_UP;
  output rx_hard_err;
  output wait_for_lane_up_r;
  output [0:0]D;
  input reset_lanes_c;
  input RX_CHANNEL_UP_reg;
  input [0:3]ch_bond_done_i;
  input RESET;
  input remote_ready_r_reg;
  input [0:3]rx_hard_err_i;
  input wait_for_lane_up_r3;
  input [0:3]rx_lane_up;
  input [0:3]rx_sep_i;

  wire CHAN_BOND_RESET;
  wire [0:0]D;
  wire EN_CHAN_SYNC;
  wire RESET;
  wire RESET_LANES;
  wire RX_CHANNEL_UP;
  wire RX_CHANNEL_UP_reg;
  wire [0:3]ch_bond_done_i;
  wire remote_ready_r_reg;
  wire reset_lanes_c;
  wire rx_hard_err;
  wire [0:3]rx_hard_err_i;
  wire [0:3]rx_lane_up;
  wire [0:3]rx_sep_i;
  wire wait_for_lane_up_r;
  wire wait_for_lane_up_r3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_CHANNEL_ERR_DETECT simplex_rx_channel_err_detect_i
       (.RX_CHANNEL_HARD_ERR_reg_0(RX_CHANNEL_UP_reg),
        .rx_hard_err(rx_hard_err),
        .rx_hard_err_i(rx_hard_err_i));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_CHANNEL_INIT_SM simplex_rx_channel_init_sm_i
       (.CHAN_BOND_RESET(CHAN_BOND_RESET),
        .D(D),
        .EN_CHAN_SYNC(EN_CHAN_SYNC),
        .RESET(RESET),
        .RESET_LANES(RESET_LANES),
        .RX_CHANNEL_UP(RX_CHANNEL_UP),
        .RX_CHANNEL_UP_reg_0(RX_CHANNEL_UP_reg),
        .ch_bond_done_i(ch_bond_done_i),
        .remote_ready_r_reg_0(remote_ready_r_reg),
        .reset_lanes_c(reset_lanes_c),
        .rx_lane_up(rx_lane_up),
        .rx_sep_i(rx_sep_i),
        .wait_for_lane_up_r3(wait_for_lane_up_r3),
        .wait_for_lane_up_r_reg_0(wait_for_lane_up_r));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_LANE_INIT_SM
   (polarity_r_reg_0,
    lane_up_flop_i_0,
    rst_r_reg_0,
    rx_enable_err_detect_i,
    RXPOLARITY_IN_LANE3,
    CHECK_POLARITY_IN_LANE3,
    HLD_POLARITY,
    polarity_val_i,
    s_level_out_d6_reg,
    RESET,
    ready_r_reg0,
    RESET_LANES,
    RXLOSSOFSYNC_OUT_LANE3);
  output polarity_r_reg_0;
  output lane_up_flop_i_0;
  output rst_r_reg_0;
  output rx_enable_err_detect_i;
  output RXPOLARITY_IN_LANE3;
  output CHECK_POLARITY_IN_LANE3;
  input [0:0]HLD_POLARITY;
  input [0:0]polarity_val_i;
  input s_level_out_d6_reg;
  input RESET;
  input ready_r_reg0;
  input RESET_LANES;
  input RXLOSSOFSYNC_OUT_LANE3;

  wire CHECK_POLARITY_IN_LANE3;
  wire [0:0]HLD_POLARITY;
  wire RESET;
  wire RESET_LANES;
  wire RXLOSSOFSYNC_OUT_LANE3;
  wire RXPOLARITY_IN_LANE3;
  wire align_r;
  wire align_r_i_2__2_n_0;
  wire begin_r;
  wire begin_r_i_2__2_n_0;
  wire check_polarity_r_i_1__2_n_0;
  wire count_8d_done_r;
  wire \counter1_r_reg_n_0_[1] ;
  wire \counter1_r_reg_n_0_[2] ;
  wire \counter1_r_reg_n_0_[3] ;
  wire lane_up_flop_i_0;
  wire next_align_c;
  wire next_begin_c;
  wire next_polarity_c;
  wire next_ready_c;
  wire next_rst_c;
  wire [3:0]p_0_in;
  wire polarity_r_reg_0;
  wire [0:0]polarity_val_i;
  wire prev_rx_polarity_r;
  wire prev_rx_polarity_r_i_1__2_n_0;
  wire ready_r;
  wire ready_r_i_4__1_n_0;
  wire ready_r_i_5__1_n_0;
  wire ready_r_reg0;
  wire reset_count_r;
  wire reset_count_r_i_1__2_n_0;
  wire rst_r_i_2__2_n_0;
  wire rst_r_reg_0;
  wire rx_enable_err_detect_i;
  wire rx_polarity_dlyd_i;
  wire s_level_out_d6_reg;
  wire u_cdc_rx_neg_r2_n_0;
  wire NLW_SRLC32E_inst_0_Q31_UNCONNECTED;

  FDRE RX_ENABLE_ERR_DETECT_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(ready_r),
        .Q(rx_enable_err_detect_i),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/simplex_rx_aurora_lane_3_i/simplex_rx_lane_init_sm_i/SRLC32E_inst_0 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SRLC32E_inst_0
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(s_level_out_d6_reg),
        .D(polarity_r_reg_0),
        .Q(rx_polarity_dlyd_i),
        .Q31(NLW_SRLC32E_inst_0_Q31_UNCONNECTED));
  LUT6 #(
    .INIT(64'hAAABAAAAAAAAAAAA)) 
    align_r_i_1__2
       (.I0(align_r_i_2__2_n_0),
        .I1(ready_r_i_4__1_n_0),
        .I2(ready_r),
        .I3(RESET_LANES),
        .I4(RXLOSSOFSYNC_OUT_LANE3),
        .I5(align_r),
        .O(next_align_c));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    align_r_i_2__2
       (.I0(rst_r_i_2__2_n_0),
        .I1(RESET_LANES),
        .I2(count_8d_done_r),
        .I3(polarity_r_reg_0),
        .I4(rst_r_reg_0),
        .I5(begin_r),
        .O(align_r_i_2__2_n_0));
  FDRE align_r_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(next_align_c),
        .Q(align_r),
        .R(ready_r_reg0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE8E8E8)) 
    begin_r_i_1__2
       (.I0(begin_r),
        .I1(rst_r_reg_0),
        .I2(polarity_r_reg_0),
        .I3(align_r),
        .I4(ready_r),
        .I5(begin_r_i_2__2_n_0),
        .O(next_begin_c));
  LUT6 #(
    .INIT(64'hFFAAFFFFFFAAF4A5)) 
    begin_r_i_2__2
       (.I0(align_r),
        .I1(RXLOSSOFSYNC_OUT_LANE3),
        .I2(polarity_r_reg_0),
        .I3(ready_r),
        .I4(ready_r_i_5__1_n_0),
        .I5(RESET_LANES),
        .O(begin_r_i_2__2_n_0));
  FDSE begin_r_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(next_begin_c),
        .Q(begin_r),
        .S(ready_r_reg0));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    check_polarity_r_i_1__2
       (.I0(polarity_r_reg_0),
        .I1(rx_polarity_dlyd_i),
        .I2(CHECK_POLARITY_IN_LANE3),
        .O(check_polarity_r_i_1__2_n_0));
  FDRE check_polarity_r_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(check_polarity_r_i_1__2_n_0),
        .Q(CHECK_POLARITY_IN_LANE3),
        .R(RESET));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \counter1_r[0]_i_1__2 
       (.I0(\counter1_r_reg_n_0_[1] ),
        .I1(\counter1_r_reg_n_0_[3] ),
        .I2(\counter1_r_reg_n_0_[2] ),
        .I3(count_8d_done_r),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \counter1_r[1]_i_1__2 
       (.I0(\counter1_r_reg_n_0_[2] ),
        .I1(\counter1_r_reg_n_0_[3] ),
        .I2(\counter1_r_reg_n_0_[1] ),
        .O(p_0_in[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \counter1_r[2]_i_1__2 
       (.I0(\counter1_r_reg_n_0_[3] ),
        .I1(\counter1_r_reg_n_0_[2] ),
        .O(p_0_in[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \counter1_r[3]_i_1__2 
       (.I0(\counter1_r_reg_n_0_[3] ),
        .O(p_0_in[0]));
  FDRE #(
    .INIT(1'b0)) 
    \counter1_r_reg[0] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(count_8d_done_r),
        .R(reset_count_r));
  FDRE #(
    .INIT(1'b0)) 
    \counter1_r_reg[1] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(\counter1_r_reg_n_0_[1] ),
        .R(reset_count_r));
  FDRE #(
    .INIT(1'b0)) 
    \counter1_r_reg[2] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(\counter1_r_reg_n_0_[2] ),
        .R(reset_count_r));
  FDSE #(
    .INIT(1'b1)) 
    \counter1_r_reg[3] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(\counter1_r_reg_n_0_[3] ),
        .S(reset_count_r));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0)) 
    lane_up_flop_i
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(ready_r),
        .Q(lane_up_flop_i_0),
        .R(RESET));
  FDRE polarity_r_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(next_polarity_c),
        .Q(polarity_r_reg_0),
        .R(ready_r_reg0));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    prev_rx_polarity_r_i_1__2
       (.I0(RXPOLARITY_IN_LANE3),
        .I1(polarity_r_reg_0),
        .I2(rst_r_reg_0),
        .I3(rx_polarity_dlyd_i),
        .I4(prev_rx_polarity_r),
        .O(prev_rx_polarity_r_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    prev_rx_polarity_r_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(prev_rx_polarity_r_i_1__2_n_0),
        .Q(prev_rx_polarity_r),
        .R(RESET));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ready_r_i_4__1
       (.I0(begin_r),
        .I1(rst_r_reg_0),
        .I2(polarity_r_reg_0),
        .O(ready_r_i_4__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ready_r_i_5__1
       (.I0(rst_r_reg_0),
        .I1(begin_r),
        .O(ready_r_i_5__1_n_0));
  FDRE ready_r_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(next_ready_c),
        .Q(ready_r),
        .R(ready_r_reg0));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT1 #(
    .INIT(2'h1)) 
    reset_count_r_i_1__2
       (.I0(rst_r_reg_0),
        .O(reset_count_r_i_1__2_n_0));
  FDSE reset_count_r_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(reset_count_r_i_1__2_n_0),
        .Q(reset_count_r),
        .S(RESET));
  LUT6 #(
    .INIT(64'h0110011000100110)) 
    rst_r_i_1__2
       (.I0(polarity_r_reg_0),
        .I1(rst_r_i_2__2_n_0),
        .I2(begin_r),
        .I3(rst_r_reg_0),
        .I4(count_8d_done_r),
        .I5(RESET_LANES),
        .O(next_rst_c));
  LUT2 #(
    .INIT(4'hE)) 
    rst_r_i_2__2
       (.I0(ready_r),
        .I1(align_r),
        .O(rst_r_i_2__2_n_0));
  FDRE rst_r_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(next_rst_c),
        .Q(rst_r_reg_0),
        .R(ready_r_reg0));
  FDRE #(
    .INIT(1'b0)) 
    rx_polarity_r_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(u_cdc_rx_neg_r2_n_0),
        .Q(RXPOLARITY_IN_LANE3),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync u_cdc_hld_polarity
       (.HLD_POLARITY(HLD_POLARITY),
        .RESET_LANES(RESET_LANES),
        .RXLOSSOFSYNC_OUT_LANE3(RXLOSSOFSYNC_OUT_LANE3),
        .align_r(align_r),
        .next_polarity_c(next_polarity_c),
        .next_ready_c(next_ready_c),
        .polarity_r_reg(ready_r_i_4__1_n_0),
        .polarity_r_reg_0(ready_r_i_5__1_n_0),
        .polarity_r_reg_1(rst_r_i_2__2_n_0),
        .polarity_r_reg_2(polarity_r_reg_0),
        .ready_r(ready_r),
        .rx_polarity_dlyd_i(rx_polarity_dlyd_i),
        .s_level_out_d6_reg_0(s_level_out_d6_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_5 u_cdc_rx_neg_r2
       (.RESET(RESET),
        .RXPOLARITY_IN_LANE3(RXPOLARITY_IN_LANE3),
        .SYSTEM_RESET_reg(u_cdc_rx_neg_r2_n_0),
        .polarity_val_i(polarity_val_i),
        .prev_rx_polarity_r(prev_rx_polarity_r),
        .s_level_out_d6_reg_0(s_level_out_d6_reg));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_SIMPLEX_RX_LANE_INIT_SM" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_LANE_INIT_SM_12
   (polarity_r_reg_0,
    lane_up_flop_i_0,
    rst_r_reg_0,
    rx_enable_err_detect_i,
    RXPOLARITY_IN_LANE1,
    CHECK_POLARITY_IN_LANE1,
    HLD_POLARITY,
    polarity_val_i,
    s_level_out_d6_reg,
    RESET,
    ready_r_reg0,
    RESET_LANES,
    RXLOSSOFSYNC_OUT_LANE1);
  output polarity_r_reg_0;
  output lane_up_flop_i_0;
  output rst_r_reg_0;
  output rx_enable_err_detect_i;
  output RXPOLARITY_IN_LANE1;
  output CHECK_POLARITY_IN_LANE1;
  input [0:0]HLD_POLARITY;
  input [0:0]polarity_val_i;
  input s_level_out_d6_reg;
  input RESET;
  input ready_r_reg0;
  input RESET_LANES;
  input RXLOSSOFSYNC_OUT_LANE1;

  wire CHECK_POLARITY_IN_LANE1;
  wire [0:0]HLD_POLARITY;
  wire RESET;
  wire RESET_LANES;
  wire RXLOSSOFSYNC_OUT_LANE1;
  wire RXPOLARITY_IN_LANE1;
  wire align_r;
  wire align_r_i_2__0_n_0;
  wire begin_r;
  wire begin_r_i_2__0_n_0;
  wire check_polarity_r_i_1__0_n_0;
  wire count_8d_done_r;
  wire \counter1_r_reg_n_0_[1] ;
  wire \counter1_r_reg_n_0_[2] ;
  wire \counter1_r_reg_n_0_[3] ;
  wire lane_up_flop_i_0;
  wire next_align_c;
  wire next_begin_c;
  wire next_polarity_c;
  wire next_ready_c;
  wire next_rst_c;
  wire [3:0]p_0_in;
  wire polarity_r_reg_0;
  wire [0:0]polarity_val_i;
  wire prev_rx_polarity_r;
  wire prev_rx_polarity_r_i_1__0_n_0;
  wire ready_r;
  wire ready_r_i_4_n_0;
  wire ready_r_i_5_n_0;
  wire ready_r_reg0;
  wire reset_count_r;
  wire reset_count_r_i_1__0_n_0;
  wire rst_r_i_2__0_n_0;
  wire rst_r_reg_0;
  wire rx_enable_err_detect_i;
  wire rx_polarity_dlyd_i;
  wire s_level_out_d6_reg;
  wire u_cdc_rx_neg_r2_n_0;
  wire NLW_SRLC32E_inst_0_Q31_UNCONNECTED;

  FDRE RX_ENABLE_ERR_DETECT_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(ready_r),
        .Q(rx_enable_err_detect_i),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/simplex_rx_aurora_lane_1_i/simplex_rx_lane_init_sm_i/SRLC32E_inst_0 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SRLC32E_inst_0
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(s_level_out_d6_reg),
        .D(polarity_r_reg_0),
        .Q(rx_polarity_dlyd_i),
        .Q31(NLW_SRLC32E_inst_0_Q31_UNCONNECTED));
  LUT6 #(
    .INIT(64'hAAABAAAAAAAAAAAA)) 
    align_r_i_1__0
       (.I0(align_r_i_2__0_n_0),
        .I1(ready_r_i_4_n_0),
        .I2(ready_r),
        .I3(RESET_LANES),
        .I4(RXLOSSOFSYNC_OUT_LANE1),
        .I5(align_r),
        .O(next_align_c));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    align_r_i_2__0
       (.I0(rst_r_i_2__0_n_0),
        .I1(RESET_LANES),
        .I2(count_8d_done_r),
        .I3(polarity_r_reg_0),
        .I4(rst_r_reg_0),
        .I5(begin_r),
        .O(align_r_i_2__0_n_0));
  FDRE align_r_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(next_align_c),
        .Q(align_r),
        .R(ready_r_reg0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE8E8E8)) 
    begin_r_i_1__0
       (.I0(begin_r),
        .I1(rst_r_reg_0),
        .I2(polarity_r_reg_0),
        .I3(align_r),
        .I4(ready_r),
        .I5(begin_r_i_2__0_n_0),
        .O(next_begin_c));
  LUT6 #(
    .INIT(64'hFFAAFFFFFFAAF4A5)) 
    begin_r_i_2__0
       (.I0(align_r),
        .I1(RXLOSSOFSYNC_OUT_LANE1),
        .I2(polarity_r_reg_0),
        .I3(ready_r),
        .I4(ready_r_i_5_n_0),
        .I5(RESET_LANES),
        .O(begin_r_i_2__0_n_0));
  FDSE begin_r_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(next_begin_c),
        .Q(begin_r),
        .S(ready_r_reg0));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    check_polarity_r_i_1__0
       (.I0(polarity_r_reg_0),
        .I1(rx_polarity_dlyd_i),
        .I2(CHECK_POLARITY_IN_LANE1),
        .O(check_polarity_r_i_1__0_n_0));
  FDRE check_polarity_r_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(check_polarity_r_i_1__0_n_0),
        .Q(CHECK_POLARITY_IN_LANE1),
        .R(RESET));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \counter1_r[0]_i_1__0 
       (.I0(\counter1_r_reg_n_0_[1] ),
        .I1(\counter1_r_reg_n_0_[3] ),
        .I2(\counter1_r_reg_n_0_[2] ),
        .I3(count_8d_done_r),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \counter1_r[1]_i_1__0 
       (.I0(\counter1_r_reg_n_0_[2] ),
        .I1(\counter1_r_reg_n_0_[3] ),
        .I2(\counter1_r_reg_n_0_[1] ),
        .O(p_0_in[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \counter1_r[2]_i_1__0 
       (.I0(\counter1_r_reg_n_0_[3] ),
        .I1(\counter1_r_reg_n_0_[2] ),
        .O(p_0_in[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \counter1_r[3]_i_1__0 
       (.I0(\counter1_r_reg_n_0_[3] ),
        .O(p_0_in[0]));
  FDRE #(
    .INIT(1'b0)) 
    \counter1_r_reg[0] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(count_8d_done_r),
        .R(reset_count_r));
  FDRE #(
    .INIT(1'b0)) 
    \counter1_r_reg[1] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(\counter1_r_reg_n_0_[1] ),
        .R(reset_count_r));
  FDRE #(
    .INIT(1'b0)) 
    \counter1_r_reg[2] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(\counter1_r_reg_n_0_[2] ),
        .R(reset_count_r));
  FDSE #(
    .INIT(1'b1)) 
    \counter1_r_reg[3] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(\counter1_r_reg_n_0_[3] ),
        .S(reset_count_r));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0)) 
    lane_up_flop_i
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(ready_r),
        .Q(lane_up_flop_i_0),
        .R(RESET));
  FDRE polarity_r_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(next_polarity_c),
        .Q(polarity_r_reg_0),
        .R(ready_r_reg0));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    prev_rx_polarity_r_i_1__0
       (.I0(RXPOLARITY_IN_LANE1),
        .I1(polarity_r_reg_0),
        .I2(rst_r_reg_0),
        .I3(rx_polarity_dlyd_i),
        .I4(prev_rx_polarity_r),
        .O(prev_rx_polarity_r_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    prev_rx_polarity_r_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(prev_rx_polarity_r_i_1__0_n_0),
        .Q(prev_rx_polarity_r),
        .R(RESET));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ready_r_i_4
       (.I0(begin_r),
        .I1(rst_r_reg_0),
        .I2(polarity_r_reg_0),
        .O(ready_r_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ready_r_i_5
       (.I0(rst_r_reg_0),
        .I1(begin_r),
        .O(ready_r_i_5_n_0));
  FDRE ready_r_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(next_ready_c),
        .Q(ready_r),
        .R(ready_r_reg0));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT1 #(
    .INIT(2'h1)) 
    reset_count_r_i_1__0
       (.I0(rst_r_reg_0),
        .O(reset_count_r_i_1__0_n_0));
  FDSE reset_count_r_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(reset_count_r_i_1__0_n_0),
        .Q(reset_count_r),
        .S(RESET));
  LUT6 #(
    .INIT(64'h0110011000100110)) 
    rst_r_i_1__0
       (.I0(polarity_r_reg_0),
        .I1(rst_r_i_2__0_n_0),
        .I2(begin_r),
        .I3(rst_r_reg_0),
        .I4(count_8d_done_r),
        .I5(RESET_LANES),
        .O(next_rst_c));
  LUT2 #(
    .INIT(4'hE)) 
    rst_r_i_2__0
       (.I0(ready_r),
        .I1(align_r),
        .O(rst_r_i_2__0_n_0));
  FDRE rst_r_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(next_rst_c),
        .Q(rst_r_reg_0),
        .R(ready_r_reg0));
  FDRE #(
    .INIT(1'b0)) 
    rx_polarity_r_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(u_cdc_rx_neg_r2_n_0),
        .Q(RXPOLARITY_IN_LANE1),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_14 u_cdc_hld_polarity
       (.HLD_POLARITY(HLD_POLARITY),
        .RESET_LANES(RESET_LANES),
        .RXLOSSOFSYNC_OUT_LANE1(RXLOSSOFSYNC_OUT_LANE1),
        .align_r(align_r),
        .next_polarity_c(next_polarity_c),
        .next_ready_c(next_ready_c),
        .polarity_r_reg(ready_r_i_4_n_0),
        .polarity_r_reg_0(ready_r_i_5_n_0),
        .polarity_r_reg_1(rst_r_i_2__0_n_0),
        .polarity_r_reg_2(polarity_r_reg_0),
        .ready_r(ready_r),
        .rx_polarity_dlyd_i(rx_polarity_dlyd_i),
        .s_level_out_d6_reg_0(s_level_out_d6_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_15 u_cdc_rx_neg_r2
       (.RESET(RESET),
        .RXPOLARITY_IN_LANE1(RXPOLARITY_IN_LANE1),
        .SYSTEM_RESET_reg(u_cdc_rx_neg_r2_n_0),
        .polarity_val_i(polarity_val_i),
        .prev_rx_polarity_r(prev_rx_polarity_r),
        .s_level_out_d6_reg_0(s_level_out_d6_reg));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_SIMPLEX_RX_LANE_INIT_SM" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_LANE_INIT_SM_17
   (polarity_r_reg_0,
    lane_up_flop_i_0,
    rst_r_reg_0,
    rx_enable_err_detect_i,
    RXPOLARITY_IN,
    CHECK_POLARITY_IN,
    HLD_POLARITY,
    polarity_val_i,
    s_level_out_d5_reg,
    RESET,
    ready_r_reg0,
    RESET_LANES,
    RXLOSSOFSYNC_OUT);
  output polarity_r_reg_0;
  output lane_up_flop_i_0;
  output rst_r_reg_0;
  output rx_enable_err_detect_i;
  output RXPOLARITY_IN;
  output CHECK_POLARITY_IN;
  input [0:0]HLD_POLARITY;
  input [0:0]polarity_val_i;
  input s_level_out_d5_reg;
  input RESET;
  input ready_r_reg0;
  input RESET_LANES;
  input RXLOSSOFSYNC_OUT;

  wire CHECK_POLARITY_IN;
  wire [0:0]HLD_POLARITY;
  wire RESET;
  wire RESET_LANES;
  wire RXLOSSOFSYNC_OUT;
  wire RXPOLARITY_IN;
  wire align_r;
  wire align_r_i_2_n_0;
  wire begin_r;
  wire begin_r_i_2_n_0;
  wire begin_r_i_3_n_0;
  wire check_polarity_r_i_1_n_0;
  wire count_8d_done_r;
  wire \counter1_r_reg_n_0_[1] ;
  wire \counter1_r_reg_n_0_[2] ;
  wire \counter1_r_reg_n_0_[3] ;
  wire lane_up_flop_i_0;
  wire next_align_c;
  wire next_begin_c;
  wire next_polarity_c;
  wire next_ready_c;
  wire next_rst_c;
  wire [3:0]p_0_in;
  wire polarity_r_reg_0;
  wire [0:0]polarity_val_i;
  wire prev_rx_polarity_r;
  wire prev_rx_polarity_r_i_1_n_0;
  wire ready_r;
  wire ready_r_reg0;
  wire reset_count_r;
  wire reset_count_r_i_1_n_0;
  wire rst_r_i_2_n_0;
  wire rst_r_reg_0;
  wire rx_enable_err_detect_i;
  wire rx_polarity_dlyd_i;
  wire s_level_out_d5_reg;
  wire u_cdc_rx_neg_r2_n_0;
  wire NLW_SRLC32E_inst_0_Q31_UNCONNECTED;

  FDRE RX_ENABLE_ERR_DETECT_reg
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(ready_r),
        .Q(rx_enable_err_detect_i),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/SRLC32E_inst_0 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SRLC32E_inst_0
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(s_level_out_d5_reg),
        .D(polarity_r_reg_0),
        .Q(rx_polarity_dlyd_i),
        .Q31(NLW_SRLC32E_inst_0_Q31_UNCONNECTED));
  LUT3 #(
    .INIT(8'h01)) 
    align_r_i_1
       (.I0(ready_r),
        .I1(polarity_r_reg_0),
        .I2(align_r_i_2_n_0),
        .O(next_align_c));
  LUT6 #(
    .INIT(64'hFFFFFCFFFFFFF7F7)) 
    align_r_i_2
       (.I0(RXLOSSOFSYNC_OUT),
        .I1(align_r),
        .I2(begin_r),
        .I3(count_8d_done_r),
        .I4(RESET_LANES),
        .I5(rst_r_reg_0),
        .O(align_r_i_2_n_0));
  FDRE align_r_reg
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(next_align_c),
        .Q(align_r),
        .R(ready_r_reg0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFE88)) 
    begin_r_i_1
       (.I0(rst_r_reg_0),
        .I1(begin_r),
        .I2(RESET_LANES),
        .I3(align_r),
        .I4(polarity_r_reg_0),
        .I5(begin_r_i_2_n_0),
        .O(next_begin_c));
  LUT6 #(
    .INIT(64'hFFFFFFFE01010101)) 
    begin_r_i_2
       (.I0(begin_r_i_3_n_0),
        .I1(align_r),
        .I2(polarity_r_reg_0),
        .I3(RESET_LANES),
        .I4(RXLOSSOFSYNC_OUT),
        .I5(ready_r),
        .O(begin_r_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT2 #(
    .INIT(4'hE)) 
    begin_r_i_3
       (.I0(rst_r_reg_0),
        .I1(begin_r),
        .O(begin_r_i_3_n_0));
  FDSE begin_r_reg
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(next_begin_c),
        .Q(begin_r),
        .S(ready_r_reg0));
  LUT3 #(
    .INIT(8'hDC)) 
    check_polarity_r_i_1
       (.I0(rx_polarity_dlyd_i),
        .I1(polarity_r_reg_0),
        .I2(CHECK_POLARITY_IN),
        .O(check_polarity_r_i_1_n_0));
  FDRE check_polarity_r_reg
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(check_polarity_r_i_1_n_0),
        .Q(CHECK_POLARITY_IN),
        .R(RESET));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \counter1_r[0]_i_1 
       (.I0(count_8d_done_r),
        .I1(\counter1_r_reg_n_0_[3] ),
        .I2(\counter1_r_reg_n_0_[2] ),
        .I3(\counter1_r_reg_n_0_[1] ),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \counter1_r[1]_i_1 
       (.I0(\counter1_r_reg_n_0_[1] ),
        .I1(\counter1_r_reg_n_0_[2] ),
        .I2(\counter1_r_reg_n_0_[3] ),
        .O(p_0_in[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \counter1_r[2]_i_1 
       (.I0(\counter1_r_reg_n_0_[3] ),
        .I1(\counter1_r_reg_n_0_[2] ),
        .O(p_0_in[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \counter1_r[3]_i_1 
       (.I0(\counter1_r_reg_n_0_[3] ),
        .O(p_0_in[0]));
  FDRE #(
    .INIT(1'b0)) 
    \counter1_r_reg[0] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(count_8d_done_r),
        .R(reset_count_r));
  FDRE #(
    .INIT(1'b0)) 
    \counter1_r_reg[1] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(\counter1_r_reg_n_0_[1] ),
        .R(reset_count_r));
  FDRE #(
    .INIT(1'b0)) 
    \counter1_r_reg[2] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(\counter1_r_reg_n_0_[2] ),
        .R(reset_count_r));
  FDSE #(
    .INIT(1'b1)) 
    \counter1_r_reg[3] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(\counter1_r_reg_n_0_[3] ),
        .S(reset_count_r));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0)) 
    lane_up_flop_i
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(ready_r),
        .Q(lane_up_flop_i_0),
        .R(RESET));
  FDRE polarity_r_reg
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(next_polarity_c),
        .Q(polarity_r_reg_0),
        .R(ready_r_reg0));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    prev_rx_polarity_r_i_1
       (.I0(RXPOLARITY_IN),
        .I1(rst_r_reg_0),
        .I2(polarity_r_reg_0),
        .I3(rx_polarity_dlyd_i),
        .I4(prev_rx_polarity_r),
        .O(prev_rx_polarity_r_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    prev_rx_polarity_r_reg
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(prev_rx_polarity_r_i_1_n_0),
        .Q(prev_rx_polarity_r),
        .R(RESET));
  FDRE ready_r_reg
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(next_ready_c),
        .Q(ready_r),
        .R(ready_r_reg0));
  LUT1 #(
    .INIT(2'h1)) 
    reset_count_r_i_1
       (.I0(rst_r_reg_0),
        .O(reset_count_r_i_1_n_0));
  FDSE reset_count_r_reg
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(reset_count_r_i_1_n_0),
        .Q(reset_count_r),
        .S(RESET));
  LUT6 #(
    .INIT(64'h000D000D000F0000)) 
    rst_r_i_1
       (.I0(count_8d_done_r),
        .I1(RESET_LANES),
        .I2(rst_r_i_2_n_0),
        .I3(ready_r),
        .I4(begin_r),
        .I5(rst_r_reg_0),
        .O(next_rst_c));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT4 #(
    .INIT(16'hFFF8)) 
    rst_r_i_2
       (.I0(begin_r),
        .I1(rst_r_reg_0),
        .I2(align_r),
        .I3(polarity_r_reg_0),
        .O(rst_r_i_2_n_0));
  FDRE rst_r_reg
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(next_rst_c),
        .Q(rst_r_reg_0),
        .R(ready_r_reg0));
  FDRE #(
    .INIT(1'b0)) 
    rx_polarity_r_reg
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(u_cdc_rx_neg_r2_n_0),
        .Q(RXPOLARITY_IN),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_19 u_cdc_hld_polarity
       (.HLD_POLARITY(HLD_POLARITY),
        .RESET_LANES(RESET_LANES),
        .RXLOSSOFSYNC_OUT(RXLOSSOFSYNC_OUT),
        .align_r(align_r),
        .begin_r(begin_r),
        .next_polarity_c(next_polarity_c),
        .next_ready_c(next_ready_c),
        .polarity_r_reg(rst_r_reg_0),
        .ready_r(ready_r),
        .ready_r_reg(polarity_r_reg_0),
        .rx_polarity_dlyd_i(rx_polarity_dlyd_i),
        .s_level_out_d5_reg_0(s_level_out_d5_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_20 u_cdc_rx_neg_r2
       (.RESET(RESET),
        .RXPOLARITY_IN(RXPOLARITY_IN),
        .polarity_val_i(polarity_val_i),
        .prev_rx_polarity_r(prev_rx_polarity_r),
        .prev_rx_polarity_r_reg(u_cdc_rx_neg_r2_n_0),
        .s_level_out_d5_reg_0(s_level_out_d5_reg));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_SIMPLEX_RX_LANE_INIT_SM" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_LANE_INIT_SM_7
   (polarity_r_reg_0,
    lane_up_flop_i_0,
    rst_r_reg_0,
    rx_enable_err_detect_i,
    RXPOLARITY_IN_LANE2,
    CHECK_POLARITY_IN_LANE2,
    reset_lanes_c,
    wait_for_lane_up_r3,
    HLD_POLARITY,
    polarity_val_i,
    s_level_out_d5_reg,
    RESET,
    ready_r_reg0,
    RESET_LANES,
    RXLOSSOFSYNC_OUT_LANE2,
    reset_lanes_flop_0_i,
    reset_lanes_flop_0_i_0,
    reset_lanes_flop_0_i_1,
    wait_for_lane_up_r);
  output polarity_r_reg_0;
  output lane_up_flop_i_0;
  output rst_r_reg_0;
  output rx_enable_err_detect_i;
  output RXPOLARITY_IN_LANE2;
  output CHECK_POLARITY_IN_LANE2;
  output reset_lanes_c;
  output wait_for_lane_up_r3;
  input [0:0]HLD_POLARITY;
  input [0:0]polarity_val_i;
  input s_level_out_d5_reg;
  input RESET;
  input ready_r_reg0;
  input RESET_LANES;
  input RXLOSSOFSYNC_OUT_LANE2;
  input reset_lanes_flop_0_i;
  input reset_lanes_flop_0_i_0;
  input reset_lanes_flop_0_i_1;
  input wait_for_lane_up_r;

  wire CHECK_POLARITY_IN_LANE2;
  wire [0:0]HLD_POLARITY;
  wire RESET;
  wire RESET_LANES;
  wire RXLOSSOFSYNC_OUT_LANE2;
  wire RXPOLARITY_IN_LANE2;
  wire align_r;
  wire align_r_i_2__1_n_0;
  wire begin_r;
  wire begin_r_i_2__1_n_0;
  wire check_polarity_r_i_1__1_n_0;
  wire count_8d_done_r;
  wire \counter1_r_reg_n_0_[1] ;
  wire \counter1_r_reg_n_0_[2] ;
  wire \counter1_r_reg_n_0_[3] ;
  wire lane_up_flop_i_0;
  wire next_align_c;
  wire next_begin_c;
  wire next_polarity_c;
  wire next_ready_c;
  wire next_rst_c;
  wire [3:0]p_0_in;
  wire polarity_r_reg_0;
  wire [0:0]polarity_val_i;
  wire prev_rx_polarity_r;
  wire prev_rx_polarity_r_i_1__1_n_0;
  wire ready_r;
  wire ready_r_i_4__0_n_0;
  wire ready_r_i_5__0_n_0;
  wire ready_r_reg0;
  wire reset_count_r;
  wire reset_count_r_i_1__1_n_0;
  wire reset_lanes_c;
  wire reset_lanes_flop_0_i;
  wire reset_lanes_flop_0_i_0;
  wire reset_lanes_flop_0_i_1;
  wire rst_r_i_2__1_n_0;
  wire rst_r_reg_0;
  wire rx_enable_err_detect_i;
  wire rx_polarity_dlyd_i;
  wire s_level_out_d5_reg;
  wire u_cdc_rx_neg_r2_n_0;
  wire wait_for_lane_up_r;
  wire wait_for_lane_up_r3;
  wire NLW_SRLC32E_inst_0_Q31_UNCONNECTED;

  FDRE RX_ENABLE_ERR_DETECT_reg
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(ready_r),
        .Q(rx_enable_err_detect_i),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/simplex_rx_aurora_lane_2_i/simplex_rx_lane_init_sm_i/SRLC32E_inst_0 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SRLC32E_inst_0
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(s_level_out_d5_reg),
        .D(polarity_r_reg_0),
        .Q(rx_polarity_dlyd_i),
        .Q31(NLW_SRLC32E_inst_0_Q31_UNCONNECTED));
  LUT6 #(
    .INIT(64'hAAABAAAAAAAAAAAA)) 
    align_r_i_1__1
       (.I0(align_r_i_2__1_n_0),
        .I1(ready_r_i_4__0_n_0),
        .I2(ready_r),
        .I3(RESET_LANES),
        .I4(RXLOSSOFSYNC_OUT_LANE2),
        .I5(align_r),
        .O(next_align_c));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    align_r_i_2__1
       (.I0(rst_r_i_2__1_n_0),
        .I1(RESET_LANES),
        .I2(count_8d_done_r),
        .I3(polarity_r_reg_0),
        .I4(rst_r_reg_0),
        .I5(begin_r),
        .O(align_r_i_2__1_n_0));
  FDRE align_r_reg
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(next_align_c),
        .Q(align_r),
        .R(ready_r_reg0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE8E8E8)) 
    begin_r_i_1__1
       (.I0(begin_r),
        .I1(rst_r_reg_0),
        .I2(polarity_r_reg_0),
        .I3(align_r),
        .I4(ready_r),
        .I5(begin_r_i_2__1_n_0),
        .O(next_begin_c));
  LUT6 #(
    .INIT(64'hFFAAFFFFFFAAF4A5)) 
    begin_r_i_2__1
       (.I0(align_r),
        .I1(RXLOSSOFSYNC_OUT_LANE2),
        .I2(polarity_r_reg_0),
        .I3(ready_r),
        .I4(ready_r_i_5__0_n_0),
        .I5(RESET_LANES),
        .O(begin_r_i_2__1_n_0));
  FDSE begin_r_reg
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(next_begin_c),
        .Q(begin_r),
        .S(ready_r_reg0));
  LUT4 #(
    .INIT(16'h8000)) 
    channel_bond_r_i_3
       (.I0(lane_up_flop_i_0),
        .I1(reset_lanes_flop_0_i),
        .I2(reset_lanes_flop_0_i_0),
        .I3(reset_lanes_flop_0_i_1),
        .O(wait_for_lane_up_r3));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    check_polarity_r_i_1__1
       (.I0(polarity_r_reg_0),
        .I1(rx_polarity_dlyd_i),
        .I2(CHECK_POLARITY_IN_LANE2),
        .O(check_polarity_r_i_1__1_n_0));
  FDRE check_polarity_r_reg
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(check_polarity_r_i_1__1_n_0),
        .Q(CHECK_POLARITY_IN_LANE2),
        .R(RESET));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \counter1_r[0]_i_1__1 
       (.I0(\counter1_r_reg_n_0_[1] ),
        .I1(\counter1_r_reg_n_0_[3] ),
        .I2(\counter1_r_reg_n_0_[2] ),
        .I3(count_8d_done_r),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \counter1_r[1]_i_1__1 
       (.I0(\counter1_r_reg_n_0_[2] ),
        .I1(\counter1_r_reg_n_0_[3] ),
        .I2(\counter1_r_reg_n_0_[1] ),
        .O(p_0_in[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \counter1_r[2]_i_1__1 
       (.I0(\counter1_r_reg_n_0_[3] ),
        .I1(\counter1_r_reg_n_0_[2] ),
        .O(p_0_in[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \counter1_r[3]_i_1__1 
       (.I0(\counter1_r_reg_n_0_[3] ),
        .O(p_0_in[0]));
  FDRE #(
    .INIT(1'b0)) 
    \counter1_r_reg[0] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(count_8d_done_r),
        .R(reset_count_r));
  FDRE #(
    .INIT(1'b0)) 
    \counter1_r_reg[1] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(\counter1_r_reg_n_0_[1] ),
        .R(reset_count_r));
  FDRE #(
    .INIT(1'b0)) 
    \counter1_r_reg[2] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(\counter1_r_reg_n_0_[2] ),
        .R(reset_count_r));
  FDSE #(
    .INIT(1'b1)) 
    \counter1_r_reg[3] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(\counter1_r_reg_n_0_[3] ),
        .S(reset_count_r));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0)) 
    lane_up_flop_i
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(ready_r),
        .Q(lane_up_flop_i_0),
        .R(RESET));
  FDRE polarity_r_reg
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(next_polarity_c),
        .Q(polarity_r_reg_0),
        .R(ready_r_reg0));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    prev_rx_polarity_r_i_1__1
       (.I0(RXPOLARITY_IN_LANE2),
        .I1(polarity_r_reg_0),
        .I2(rst_r_reg_0),
        .I3(rx_polarity_dlyd_i),
        .I4(prev_rx_polarity_r),
        .O(prev_rx_polarity_r_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    prev_rx_polarity_r_reg
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(prev_rx_polarity_r_i_1__1_n_0),
        .Q(prev_rx_polarity_r),
        .R(RESET));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ready_r_i_4__0
       (.I0(begin_r),
        .I1(rst_r_reg_0),
        .I2(polarity_r_reg_0),
        .O(ready_r_i_4__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ready_r_i_5__0
       (.I0(rst_r_reg_0),
        .I1(begin_r),
        .O(ready_r_i_5__0_n_0));
  FDRE ready_r_reg
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(next_ready_c),
        .Q(ready_r),
        .R(ready_r_reg0));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT1 #(
    .INIT(2'h1)) 
    reset_count_r_i_1__1
       (.I0(rst_r_reg_0),
        .O(reset_count_r_i_1__1_n_0));
  FDSE reset_count_r_reg
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(reset_count_r_i_1__1_n_0),
        .Q(reset_count_r),
        .S(RESET));
  LUT6 #(
    .INIT(64'hFFFFFFFF00007FFF)) 
    reset_lanes_flop_0_i_i_1
       (.I0(lane_up_flop_i_0),
        .I1(reset_lanes_flop_0_i),
        .I2(reset_lanes_flop_0_i_0),
        .I3(reset_lanes_flop_0_i_1),
        .I4(wait_for_lane_up_r),
        .I5(RESET),
        .O(reset_lanes_c));
  LUT6 #(
    .INIT(64'h0110011000100110)) 
    rst_r_i_1__1
       (.I0(polarity_r_reg_0),
        .I1(rst_r_i_2__1_n_0),
        .I2(begin_r),
        .I3(rst_r_reg_0),
        .I4(count_8d_done_r),
        .I5(RESET_LANES),
        .O(next_rst_c));
  LUT2 #(
    .INIT(4'hE)) 
    rst_r_i_2__1
       (.I0(ready_r),
        .I1(align_r),
        .O(rst_r_i_2__1_n_0));
  FDRE rst_r_reg
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(next_rst_c),
        .Q(rst_r_reg_0),
        .R(ready_r_reg0));
  FDRE #(
    .INIT(1'b0)) 
    rx_polarity_r_reg
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(u_cdc_rx_neg_r2_n_0),
        .Q(RXPOLARITY_IN_LANE2),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_9 u_cdc_hld_polarity
       (.HLD_POLARITY(HLD_POLARITY),
        .RESET_LANES(RESET_LANES),
        .RXLOSSOFSYNC_OUT_LANE2(RXLOSSOFSYNC_OUT_LANE2),
        .align_r(align_r),
        .next_polarity_c(next_polarity_c),
        .next_ready_c(next_ready_c),
        .polarity_r_reg(ready_r_i_4__0_n_0),
        .polarity_r_reg_0(ready_r_i_5__0_n_0),
        .polarity_r_reg_1(rst_r_i_2__1_n_0),
        .polarity_r_reg_2(polarity_r_reg_0),
        .ready_r(ready_r),
        .rx_polarity_dlyd_i(rx_polarity_dlyd_i),
        .s_level_out_d5_reg_0(s_level_out_d5_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_10 u_cdc_rx_neg_r2
       (.RESET(RESET),
        .RXPOLARITY_IN_LANE2(RXPOLARITY_IN_LANE2),
        .SYSTEM_RESET_reg(u_cdc_rx_neg_r2_n_0),
        .polarity_val_i(polarity_val_i),
        .prev_rx_polarity_r(prev_rx_polarity_r),
        .s_level_out_d5_reg_0(s_level_out_d5_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_LL
   (m_axi_rx_tvalid,
    m_axi_rx_tlast,
    m_axi_rx_tdata,
    m_axi_rx_tkeep,
    got_cc_i_3,
    m_axi_rx_tlast_reg,
    rxdatavalid_to_ll_i,
    rx_pe_data_v_c,
    D,
    RX_CHANNEL_UP,
    E);
  output m_axi_rx_tvalid;
  output m_axi_rx_tlast;
  output [0:255]m_axi_rx_tdata;
  output [0:31]m_axi_rx_tkeep;
  input got_cc_i_3;
  input m_axi_rx_tlast_reg;
  input [0:0]rxdatavalid_to_ll_i;
  input rx_pe_data_v_c;
  input [289:0]D;
  input RX_CHANNEL_UP;
  input [0:0]E;

  wire [289:0]D;
  wire [0:0]E;
  wire RX_CHANNEL_UP;
  wire got_cc_i_3;
  wire [0:255]m_axi_rx_tdata;
  wire [0:31]m_axi_rx_tkeep;
  wire m_axi_rx_tlast;
  wire m_axi_rx_tlast_reg;
  wire m_axi_rx_tvalid;
  wire rx_pe_data_v_c;
  wire [0:0]rxdatavalid_to_ll_i;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_LL_DATAPATH simplex_rx_ll_datapath_i
       (.D(D),
        .E(E),
        .RX_CHANNEL_UP(RX_CHANNEL_UP),
        .got_cc_i_3(got_cc_i_3),
        .m_axi_rx_tdata(m_axi_rx_tdata),
        .m_axi_rx_tkeep(m_axi_rx_tkeep),
        .m_axi_rx_tlast(m_axi_rx_tlast),
        .m_axi_rx_tlast_reg_0(m_axi_rx_tlast_reg),
        .m_axi_rx_tvalid(m_axi_rx_tvalid),
        .rx_pe_data_v_c(rx_pe_data_v_c),
        .rxdatavalid_to_ll_i(rxdatavalid_to_ll_i));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_LL_DATAPATH
   (m_axi_rx_tvalid,
    m_axi_rx_tlast,
    m_axi_rx_tdata,
    m_axi_rx_tkeep,
    got_cc_i_3,
    m_axi_rx_tlast_reg_0,
    rxdatavalid_to_ll_i,
    rx_pe_data_v_c,
    D,
    RX_CHANNEL_UP,
    E);
  output m_axi_rx_tvalid;
  output m_axi_rx_tlast;
  output [0:255]m_axi_rx_tdata;
  output [0:31]m_axi_rx_tkeep;
  input got_cc_i_3;
  input m_axi_rx_tlast_reg_0;
  input [0:0]rxdatavalid_to_ll_i;
  input rx_pe_data_v_c;
  input [289:0]D;
  input RX_CHANNEL_UP;
  input [0:0]E;

  wire [289:0]D;
  wire [0:0]E;
  wire RX_CHANNEL_UP;
  wire got_cc_i_3;
  wire hold_valid11_out__3;
  wire hold_valid__0;
  wire hold_valid_r;
  wire hold_valid_r_i_1_n_0;
  wire [0:255]m_axi_rx_tdata;
  wire \m_axi_rx_tdata[248]_i_2_n_0 ;
  wire [0:31]m_axi_rx_tkeep;
  wire \m_axi_rx_tkeep[0]_i_1_n_0 ;
  wire \m_axi_rx_tkeep[10]_i_1_n_0 ;
  wire \m_axi_rx_tkeep[11]_i_1_n_0 ;
  wire \m_axi_rx_tkeep[12]_i_1_n_0 ;
  wire \m_axi_rx_tkeep[13]_i_1_n_0 ;
  wire \m_axi_rx_tkeep[14]_i_1_n_0 ;
  wire \m_axi_rx_tkeep[15]_i_1_n_0 ;
  wire \m_axi_rx_tkeep[16]_i_1_n_0 ;
  wire \m_axi_rx_tkeep[17]_i_1_n_0 ;
  wire \m_axi_rx_tkeep[18]_i_1_n_0 ;
  wire \m_axi_rx_tkeep[19]_i_1_n_0 ;
  wire \m_axi_rx_tkeep[1]_i_1_n_0 ;
  wire \m_axi_rx_tkeep[20]_i_1_n_0 ;
  wire \m_axi_rx_tkeep[21]_i_1_n_0 ;
  wire \m_axi_rx_tkeep[22]_i_1_n_0 ;
  wire \m_axi_rx_tkeep[23]_i_1_n_0 ;
  wire \m_axi_rx_tkeep[24]_i_1_n_0 ;
  wire \m_axi_rx_tkeep[25]_i_1_n_0 ;
  wire \m_axi_rx_tkeep[26]_i_1_n_0 ;
  wire \m_axi_rx_tkeep[27]_i_1_n_0 ;
  wire \m_axi_rx_tkeep[28]_i_1_n_0 ;
  wire \m_axi_rx_tkeep[29]_i_1_n_0 ;
  wire \m_axi_rx_tkeep[2]_i_1_n_0 ;
  wire \m_axi_rx_tkeep[30]_i_1_n_0 ;
  wire \m_axi_rx_tkeep[31]_i_1_n_0 ;
  wire \m_axi_rx_tkeep[31]_i_2_n_0 ;
  wire \m_axi_rx_tkeep[3]_i_1_n_0 ;
  wire \m_axi_rx_tkeep[4]_i_1_n_0 ;
  wire \m_axi_rx_tkeep[5]_i_1_n_0 ;
  wire \m_axi_rx_tkeep[6]_i_1_n_0 ;
  wire \m_axi_rx_tkeep[7]_i_1_n_0 ;
  wire \m_axi_rx_tkeep[8]_i_1_n_0 ;
  wire \m_axi_rx_tkeep[9]_i_1_n_0 ;
  wire m_axi_rx_tlast;
  wire m_axi_rx_tlast_i_1_n_0;
  wire m_axi_rx_tlast_reg_0;
  wire m_axi_rx_tvalid;
  wire m_axi_rx_tvalid_i_1_n_0;
  wire p_0_in;
  wire [255:0]pipe2_rx_pe_data_r;
  wire pipe2_rx_sep_r;
  wire \raw_data_r2_reg_n_0_[0] ;
  wire \raw_data_r2_reg_n_0_[10] ;
  wire \raw_data_r2_reg_n_0_[11] ;
  wire \raw_data_r2_reg_n_0_[12] ;
  wire \raw_data_r2_reg_n_0_[13] ;
  wire \raw_data_r2_reg_n_0_[14] ;
  wire \raw_data_r2_reg_n_0_[15] ;
  wire \raw_data_r2_reg_n_0_[16] ;
  wire \raw_data_r2_reg_n_0_[17] ;
  wire \raw_data_r2_reg_n_0_[18] ;
  wire \raw_data_r2_reg_n_0_[19] ;
  wire \raw_data_r2_reg_n_0_[20] ;
  wire \raw_data_r2_reg_n_0_[21] ;
  wire \raw_data_r2_reg_n_0_[22] ;
  wire \raw_data_r2_reg_n_0_[23] ;
  wire \raw_data_r2_reg_n_0_[24] ;
  wire \raw_data_r2_reg_n_0_[25] ;
  wire \raw_data_r2_reg_n_0_[26] ;
  wire \raw_data_r2_reg_n_0_[27] ;
  wire \raw_data_r2_reg_n_0_[28] ;
  wire \raw_data_r2_reg_n_0_[29] ;
  wire \raw_data_r2_reg_n_0_[2] ;
  wire \raw_data_r2_reg_n_0_[30] ;
  wire \raw_data_r2_reg_n_0_[31] ;
  wire \raw_data_r2_reg_n_0_[32] ;
  wire \raw_data_r2_reg_n_0_[33] ;
  wire \raw_data_r2_reg_n_0_[3] ;
  wire \raw_data_r2_reg_n_0_[4] ;
  wire \raw_data_r2_reg_n_0_[5] ;
  wire \raw_data_r2_reg_n_0_[6] ;
  wire \raw_data_r2_reg_n_0_[7] ;
  wire \raw_data_r2_reg_n_0_[8] ;
  wire \raw_data_r2_reg_n_0_[9] ;
  wire \raw_data_r_reg_n_0_[0] ;
  wire \raw_data_r_reg_n_0_[100] ;
  wire \raw_data_r_reg_n_0_[101] ;
  wire \raw_data_r_reg_n_0_[102] ;
  wire \raw_data_r_reg_n_0_[103] ;
  wire \raw_data_r_reg_n_0_[104] ;
  wire \raw_data_r_reg_n_0_[105] ;
  wire \raw_data_r_reg_n_0_[106] ;
  wire \raw_data_r_reg_n_0_[107] ;
  wire \raw_data_r_reg_n_0_[108] ;
  wire \raw_data_r_reg_n_0_[109] ;
  wire \raw_data_r_reg_n_0_[10] ;
  wire \raw_data_r_reg_n_0_[110] ;
  wire \raw_data_r_reg_n_0_[111] ;
  wire \raw_data_r_reg_n_0_[112] ;
  wire \raw_data_r_reg_n_0_[113] ;
  wire \raw_data_r_reg_n_0_[114] ;
  wire \raw_data_r_reg_n_0_[115] ;
  wire \raw_data_r_reg_n_0_[116] ;
  wire \raw_data_r_reg_n_0_[117] ;
  wire \raw_data_r_reg_n_0_[118] ;
  wire \raw_data_r_reg_n_0_[119] ;
  wire \raw_data_r_reg_n_0_[11] ;
  wire \raw_data_r_reg_n_0_[120] ;
  wire \raw_data_r_reg_n_0_[121] ;
  wire \raw_data_r_reg_n_0_[122] ;
  wire \raw_data_r_reg_n_0_[123] ;
  wire \raw_data_r_reg_n_0_[124] ;
  wire \raw_data_r_reg_n_0_[125] ;
  wire \raw_data_r_reg_n_0_[126] ;
  wire \raw_data_r_reg_n_0_[127] ;
  wire \raw_data_r_reg_n_0_[128] ;
  wire \raw_data_r_reg_n_0_[129] ;
  wire \raw_data_r_reg_n_0_[12] ;
  wire \raw_data_r_reg_n_0_[130] ;
  wire \raw_data_r_reg_n_0_[131] ;
  wire \raw_data_r_reg_n_0_[132] ;
  wire \raw_data_r_reg_n_0_[133] ;
  wire \raw_data_r_reg_n_0_[134] ;
  wire \raw_data_r_reg_n_0_[135] ;
  wire \raw_data_r_reg_n_0_[136] ;
  wire \raw_data_r_reg_n_0_[137] ;
  wire \raw_data_r_reg_n_0_[138] ;
  wire \raw_data_r_reg_n_0_[139] ;
  wire \raw_data_r_reg_n_0_[13] ;
  wire \raw_data_r_reg_n_0_[140] ;
  wire \raw_data_r_reg_n_0_[141] ;
  wire \raw_data_r_reg_n_0_[142] ;
  wire \raw_data_r_reg_n_0_[143] ;
  wire \raw_data_r_reg_n_0_[144] ;
  wire \raw_data_r_reg_n_0_[145] ;
  wire \raw_data_r_reg_n_0_[146] ;
  wire \raw_data_r_reg_n_0_[147] ;
  wire \raw_data_r_reg_n_0_[148] ;
  wire \raw_data_r_reg_n_0_[149] ;
  wire \raw_data_r_reg_n_0_[14] ;
  wire \raw_data_r_reg_n_0_[150] ;
  wire \raw_data_r_reg_n_0_[151] ;
  wire \raw_data_r_reg_n_0_[152] ;
  wire \raw_data_r_reg_n_0_[153] ;
  wire \raw_data_r_reg_n_0_[154] ;
  wire \raw_data_r_reg_n_0_[155] ;
  wire \raw_data_r_reg_n_0_[156] ;
  wire \raw_data_r_reg_n_0_[157] ;
  wire \raw_data_r_reg_n_0_[158] ;
  wire \raw_data_r_reg_n_0_[159] ;
  wire \raw_data_r_reg_n_0_[15] ;
  wire \raw_data_r_reg_n_0_[160] ;
  wire \raw_data_r_reg_n_0_[161] ;
  wire \raw_data_r_reg_n_0_[162] ;
  wire \raw_data_r_reg_n_0_[163] ;
  wire \raw_data_r_reg_n_0_[164] ;
  wire \raw_data_r_reg_n_0_[165] ;
  wire \raw_data_r_reg_n_0_[166] ;
  wire \raw_data_r_reg_n_0_[167] ;
  wire \raw_data_r_reg_n_0_[168] ;
  wire \raw_data_r_reg_n_0_[169] ;
  wire \raw_data_r_reg_n_0_[16] ;
  wire \raw_data_r_reg_n_0_[170] ;
  wire \raw_data_r_reg_n_0_[171] ;
  wire \raw_data_r_reg_n_0_[172] ;
  wire \raw_data_r_reg_n_0_[173] ;
  wire \raw_data_r_reg_n_0_[174] ;
  wire \raw_data_r_reg_n_0_[175] ;
  wire \raw_data_r_reg_n_0_[176] ;
  wire \raw_data_r_reg_n_0_[177] ;
  wire \raw_data_r_reg_n_0_[178] ;
  wire \raw_data_r_reg_n_0_[179] ;
  wire \raw_data_r_reg_n_0_[17] ;
  wire \raw_data_r_reg_n_0_[180] ;
  wire \raw_data_r_reg_n_0_[181] ;
  wire \raw_data_r_reg_n_0_[182] ;
  wire \raw_data_r_reg_n_0_[183] ;
  wire \raw_data_r_reg_n_0_[184] ;
  wire \raw_data_r_reg_n_0_[185] ;
  wire \raw_data_r_reg_n_0_[186] ;
  wire \raw_data_r_reg_n_0_[187] ;
  wire \raw_data_r_reg_n_0_[188] ;
  wire \raw_data_r_reg_n_0_[189] ;
  wire \raw_data_r_reg_n_0_[18] ;
  wire \raw_data_r_reg_n_0_[190] ;
  wire \raw_data_r_reg_n_0_[191] ;
  wire \raw_data_r_reg_n_0_[192] ;
  wire \raw_data_r_reg_n_0_[193] ;
  wire \raw_data_r_reg_n_0_[194] ;
  wire \raw_data_r_reg_n_0_[195] ;
  wire \raw_data_r_reg_n_0_[196] ;
  wire \raw_data_r_reg_n_0_[197] ;
  wire \raw_data_r_reg_n_0_[198] ;
  wire \raw_data_r_reg_n_0_[199] ;
  wire \raw_data_r_reg_n_0_[19] ;
  wire \raw_data_r_reg_n_0_[1] ;
  wire \raw_data_r_reg_n_0_[200] ;
  wire \raw_data_r_reg_n_0_[201] ;
  wire \raw_data_r_reg_n_0_[202] ;
  wire \raw_data_r_reg_n_0_[203] ;
  wire \raw_data_r_reg_n_0_[204] ;
  wire \raw_data_r_reg_n_0_[205] ;
  wire \raw_data_r_reg_n_0_[206] ;
  wire \raw_data_r_reg_n_0_[207] ;
  wire \raw_data_r_reg_n_0_[208] ;
  wire \raw_data_r_reg_n_0_[209] ;
  wire \raw_data_r_reg_n_0_[20] ;
  wire \raw_data_r_reg_n_0_[210] ;
  wire \raw_data_r_reg_n_0_[211] ;
  wire \raw_data_r_reg_n_0_[212] ;
  wire \raw_data_r_reg_n_0_[213] ;
  wire \raw_data_r_reg_n_0_[214] ;
  wire \raw_data_r_reg_n_0_[215] ;
  wire \raw_data_r_reg_n_0_[216] ;
  wire \raw_data_r_reg_n_0_[217] ;
  wire \raw_data_r_reg_n_0_[218] ;
  wire \raw_data_r_reg_n_0_[219] ;
  wire \raw_data_r_reg_n_0_[21] ;
  wire \raw_data_r_reg_n_0_[220] ;
  wire \raw_data_r_reg_n_0_[221] ;
  wire \raw_data_r_reg_n_0_[222] ;
  wire \raw_data_r_reg_n_0_[223] ;
  wire \raw_data_r_reg_n_0_[224] ;
  wire \raw_data_r_reg_n_0_[225] ;
  wire \raw_data_r_reg_n_0_[226] ;
  wire \raw_data_r_reg_n_0_[227] ;
  wire \raw_data_r_reg_n_0_[228] ;
  wire \raw_data_r_reg_n_0_[229] ;
  wire \raw_data_r_reg_n_0_[22] ;
  wire \raw_data_r_reg_n_0_[230] ;
  wire \raw_data_r_reg_n_0_[231] ;
  wire \raw_data_r_reg_n_0_[232] ;
  wire \raw_data_r_reg_n_0_[233] ;
  wire \raw_data_r_reg_n_0_[234] ;
  wire \raw_data_r_reg_n_0_[235] ;
  wire \raw_data_r_reg_n_0_[236] ;
  wire \raw_data_r_reg_n_0_[237] ;
  wire \raw_data_r_reg_n_0_[238] ;
  wire \raw_data_r_reg_n_0_[239] ;
  wire \raw_data_r_reg_n_0_[23] ;
  wire \raw_data_r_reg_n_0_[240] ;
  wire \raw_data_r_reg_n_0_[241] ;
  wire \raw_data_r_reg_n_0_[242] ;
  wire \raw_data_r_reg_n_0_[243] ;
  wire \raw_data_r_reg_n_0_[244] ;
  wire \raw_data_r_reg_n_0_[245] ;
  wire \raw_data_r_reg_n_0_[246] ;
  wire \raw_data_r_reg_n_0_[247] ;
  wire \raw_data_r_reg_n_0_[248] ;
  wire \raw_data_r_reg_n_0_[249] ;
  wire \raw_data_r_reg_n_0_[24] ;
  wire \raw_data_r_reg_n_0_[250] ;
  wire \raw_data_r_reg_n_0_[251] ;
  wire \raw_data_r_reg_n_0_[252] ;
  wire \raw_data_r_reg_n_0_[253] ;
  wire \raw_data_r_reg_n_0_[254] ;
  wire \raw_data_r_reg_n_0_[255] ;
  wire \raw_data_r_reg_n_0_[256] ;
  wire \raw_data_r_reg_n_0_[257] ;
  wire \raw_data_r_reg_n_0_[258] ;
  wire \raw_data_r_reg_n_0_[259] ;
  wire \raw_data_r_reg_n_0_[25] ;
  wire \raw_data_r_reg_n_0_[260] ;
  wire \raw_data_r_reg_n_0_[261] ;
  wire \raw_data_r_reg_n_0_[262] ;
  wire \raw_data_r_reg_n_0_[263] ;
  wire \raw_data_r_reg_n_0_[264] ;
  wire \raw_data_r_reg_n_0_[265] ;
  wire \raw_data_r_reg_n_0_[266] ;
  wire \raw_data_r_reg_n_0_[267] ;
  wire \raw_data_r_reg_n_0_[268] ;
  wire \raw_data_r_reg_n_0_[269] ;
  wire \raw_data_r_reg_n_0_[26] ;
  wire \raw_data_r_reg_n_0_[270] ;
  wire \raw_data_r_reg_n_0_[271] ;
  wire \raw_data_r_reg_n_0_[272] ;
  wire \raw_data_r_reg_n_0_[273] ;
  wire \raw_data_r_reg_n_0_[274] ;
  wire \raw_data_r_reg_n_0_[275] ;
  wire \raw_data_r_reg_n_0_[276] ;
  wire \raw_data_r_reg_n_0_[277] ;
  wire \raw_data_r_reg_n_0_[278] ;
  wire \raw_data_r_reg_n_0_[279] ;
  wire \raw_data_r_reg_n_0_[27] ;
  wire \raw_data_r_reg_n_0_[280] ;
  wire \raw_data_r_reg_n_0_[281] ;
  wire \raw_data_r_reg_n_0_[282] ;
  wire \raw_data_r_reg_n_0_[283] ;
  wire \raw_data_r_reg_n_0_[284] ;
  wire \raw_data_r_reg_n_0_[285] ;
  wire \raw_data_r_reg_n_0_[286] ;
  wire \raw_data_r_reg_n_0_[287] ;
  wire \raw_data_r_reg_n_0_[288] ;
  wire \raw_data_r_reg_n_0_[289] ;
  wire \raw_data_r_reg_n_0_[28] ;
  wire \raw_data_r_reg_n_0_[29] ;
  wire \raw_data_r_reg_n_0_[2] ;
  wire \raw_data_r_reg_n_0_[30] ;
  wire \raw_data_r_reg_n_0_[31] ;
  wire \raw_data_r_reg_n_0_[32] ;
  wire \raw_data_r_reg_n_0_[33] ;
  wire \raw_data_r_reg_n_0_[34] ;
  wire \raw_data_r_reg_n_0_[35] ;
  wire \raw_data_r_reg_n_0_[36] ;
  wire \raw_data_r_reg_n_0_[37] ;
  wire \raw_data_r_reg_n_0_[38] ;
  wire \raw_data_r_reg_n_0_[39] ;
  wire \raw_data_r_reg_n_0_[3] ;
  wire \raw_data_r_reg_n_0_[40] ;
  wire \raw_data_r_reg_n_0_[41] ;
  wire \raw_data_r_reg_n_0_[42] ;
  wire \raw_data_r_reg_n_0_[43] ;
  wire \raw_data_r_reg_n_0_[44] ;
  wire \raw_data_r_reg_n_0_[45] ;
  wire \raw_data_r_reg_n_0_[46] ;
  wire \raw_data_r_reg_n_0_[47] ;
  wire \raw_data_r_reg_n_0_[48] ;
  wire \raw_data_r_reg_n_0_[49] ;
  wire \raw_data_r_reg_n_0_[4] ;
  wire \raw_data_r_reg_n_0_[50] ;
  wire \raw_data_r_reg_n_0_[51] ;
  wire \raw_data_r_reg_n_0_[52] ;
  wire \raw_data_r_reg_n_0_[53] ;
  wire \raw_data_r_reg_n_0_[54] ;
  wire \raw_data_r_reg_n_0_[55] ;
  wire \raw_data_r_reg_n_0_[56] ;
  wire \raw_data_r_reg_n_0_[57] ;
  wire \raw_data_r_reg_n_0_[58] ;
  wire \raw_data_r_reg_n_0_[59] ;
  wire \raw_data_r_reg_n_0_[5] ;
  wire \raw_data_r_reg_n_0_[60] ;
  wire \raw_data_r_reg_n_0_[61] ;
  wire \raw_data_r_reg_n_0_[62] ;
  wire \raw_data_r_reg_n_0_[63] ;
  wire \raw_data_r_reg_n_0_[64] ;
  wire \raw_data_r_reg_n_0_[65] ;
  wire \raw_data_r_reg_n_0_[66] ;
  wire \raw_data_r_reg_n_0_[67] ;
  wire \raw_data_r_reg_n_0_[68] ;
  wire \raw_data_r_reg_n_0_[69] ;
  wire \raw_data_r_reg_n_0_[6] ;
  wire \raw_data_r_reg_n_0_[70] ;
  wire \raw_data_r_reg_n_0_[71] ;
  wire \raw_data_r_reg_n_0_[72] ;
  wire \raw_data_r_reg_n_0_[73] ;
  wire \raw_data_r_reg_n_0_[74] ;
  wire \raw_data_r_reg_n_0_[75] ;
  wire \raw_data_r_reg_n_0_[76] ;
  wire \raw_data_r_reg_n_0_[77] ;
  wire \raw_data_r_reg_n_0_[78] ;
  wire \raw_data_r_reg_n_0_[79] ;
  wire \raw_data_r_reg_n_0_[7] ;
  wire \raw_data_r_reg_n_0_[80] ;
  wire \raw_data_r_reg_n_0_[81] ;
  wire \raw_data_r_reg_n_0_[82] ;
  wire \raw_data_r_reg_n_0_[83] ;
  wire \raw_data_r_reg_n_0_[84] ;
  wire \raw_data_r_reg_n_0_[85] ;
  wire \raw_data_r_reg_n_0_[86] ;
  wire \raw_data_r_reg_n_0_[87] ;
  wire \raw_data_r_reg_n_0_[88] ;
  wire \raw_data_r_reg_n_0_[89] ;
  wire \raw_data_r_reg_n_0_[8] ;
  wire \raw_data_r_reg_n_0_[90] ;
  wire \raw_data_r_reg_n_0_[91] ;
  wire \raw_data_r_reg_n_0_[92] ;
  wire \raw_data_r_reg_n_0_[93] ;
  wire \raw_data_r_reg_n_0_[94] ;
  wire \raw_data_r_reg_n_0_[95] ;
  wire \raw_data_r_reg_n_0_[96] ;
  wire \raw_data_r_reg_n_0_[97] ;
  wire \raw_data_r_reg_n_0_[98] ;
  wire \raw_data_r_reg_n_0_[99] ;
  wire \raw_data_r_reg_n_0_[9] ;
  wire rx_cc_r1;
  wire rx_cc_r2;
  wire rx_ll_dv_r1;
  wire rx_ll_dv_r2;
  wire rx_pdu_ok;
  wire rx_pe_data_v_c;
  wire rx_pe_data_v_r;
  wire rx_pe_data_v_r2;
  wire rx_sep_r;
  wire rx_tvalid_c;
  wire [0:0]rxdatavalid_to_ll_i;
  wire sep0_detect__0;

  LUT6 #(
    .INIT(64'hAAAAAAAAAA2A0000)) 
    hold_valid_r_i_1
       (.I0(RX_CHANNEL_UP),
        .I1(rx_pe_data_v_r2),
        .I2(rx_ll_dv_r2),
        .I3(rx_cc_r2),
        .I4(hold_valid_r),
        .I5(hold_valid11_out__3),
        .O(hold_valid_r_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFF15FF00000000)) 
    hold_valid_r_i_2
       (.I0(rx_pe_data_v_r),
        .I1(\raw_data_r_reg_n_0_[2] ),
        .I2(rx_sep_r),
        .I3(rx_ll_dv_r1),
        .I4(rx_cc_r1),
        .I5(rx_pdu_ok),
        .O(hold_valid11_out__3));
  FDRE hold_valid_r_reg
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(hold_valid_r_i_1_n_0),
        .Q(hold_valid_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFAEAAAAAA)) 
    \m_axi_rx_tdata[248]_i_1 
       (.I0(rx_pdu_ok),
        .I1(\m_axi_rx_tdata[248]_i_2_n_0 ),
        .I2(rx_cc_r1),
        .I3(rx_ll_dv_r1),
        .I4(rx_pe_data_v_r),
        .I5(sep0_detect__0),
        .O(rx_tvalid_c));
  LUT3 #(
    .INIT(8'h02)) 
    \m_axi_rx_tdata[248]_i_2 
       (.I0(hold_valid__0),
        .I1(\raw_data_r2_reg_n_0_[0] ),
        .I2(pipe2_rx_sep_r),
        .O(\m_axi_rx_tdata[248]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_rx_tdata[248]_i_3 
       (.I0(\raw_data_r_reg_n_0_[2] ),
        .I1(rx_sep_r),
        .O(sep0_detect__0));
  FDRE \m_axi_rx_tdata_reg[0] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[255]),
        .Q(m_axi_rx_tdata[248]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[100] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[155]),
        .Q(m_axi_rx_tdata[156]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[101] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[154]),
        .Q(m_axi_rx_tdata[157]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[102] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[153]),
        .Q(m_axi_rx_tdata[158]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[103] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[152]),
        .Q(m_axi_rx_tdata[159]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[104] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[151]),
        .Q(m_axi_rx_tdata[144]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[105] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[150]),
        .Q(m_axi_rx_tdata[145]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[106] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[149]),
        .Q(m_axi_rx_tdata[146]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[107] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[148]),
        .Q(m_axi_rx_tdata[147]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[108] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[147]),
        .Q(m_axi_rx_tdata[148]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[109] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[146]),
        .Q(m_axi_rx_tdata[149]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[10] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[245]),
        .Q(m_axi_rx_tdata[242]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[110] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[145]),
        .Q(m_axi_rx_tdata[150]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[111] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[144]),
        .Q(m_axi_rx_tdata[151]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[112] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[143]),
        .Q(m_axi_rx_tdata[136]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[113] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[142]),
        .Q(m_axi_rx_tdata[137]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[114] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[141]),
        .Q(m_axi_rx_tdata[138]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[115] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[140]),
        .Q(m_axi_rx_tdata[139]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[116] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[139]),
        .Q(m_axi_rx_tdata[140]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[117] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[138]),
        .Q(m_axi_rx_tdata[141]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[118] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[137]),
        .Q(m_axi_rx_tdata[142]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[119] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[136]),
        .Q(m_axi_rx_tdata[143]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[11] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[244]),
        .Q(m_axi_rx_tdata[243]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[120] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[135]),
        .Q(m_axi_rx_tdata[128]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[121] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[134]),
        .Q(m_axi_rx_tdata[129]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[122] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[133]),
        .Q(m_axi_rx_tdata[130]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[123] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[132]),
        .Q(m_axi_rx_tdata[131]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[124] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[131]),
        .Q(m_axi_rx_tdata[132]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[125] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[130]),
        .Q(m_axi_rx_tdata[133]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[126] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[129]),
        .Q(m_axi_rx_tdata[134]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[127] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[128]),
        .Q(m_axi_rx_tdata[135]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[128] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[127]),
        .Q(m_axi_rx_tdata[120]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[129] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[126]),
        .Q(m_axi_rx_tdata[121]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[12] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[243]),
        .Q(m_axi_rx_tdata[244]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[130] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[125]),
        .Q(m_axi_rx_tdata[122]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[131] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[124]),
        .Q(m_axi_rx_tdata[123]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[132] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[123]),
        .Q(m_axi_rx_tdata[124]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[133] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[122]),
        .Q(m_axi_rx_tdata[125]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[134] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[121]),
        .Q(m_axi_rx_tdata[126]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[135] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[120]),
        .Q(m_axi_rx_tdata[127]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[136] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[119]),
        .Q(m_axi_rx_tdata[112]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[137] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[118]),
        .Q(m_axi_rx_tdata[113]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[138] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[117]),
        .Q(m_axi_rx_tdata[114]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[139] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[116]),
        .Q(m_axi_rx_tdata[115]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[13] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[242]),
        .Q(m_axi_rx_tdata[245]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[140] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[115]),
        .Q(m_axi_rx_tdata[116]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[141] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[114]),
        .Q(m_axi_rx_tdata[117]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[142] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[113]),
        .Q(m_axi_rx_tdata[118]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[143] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[112]),
        .Q(m_axi_rx_tdata[119]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[144] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[111]),
        .Q(m_axi_rx_tdata[104]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[145] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[110]),
        .Q(m_axi_rx_tdata[105]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[146] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[109]),
        .Q(m_axi_rx_tdata[106]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[147] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[108]),
        .Q(m_axi_rx_tdata[107]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[148] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[107]),
        .Q(m_axi_rx_tdata[108]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[149] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[106]),
        .Q(m_axi_rx_tdata[109]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[14] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[241]),
        .Q(m_axi_rx_tdata[246]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[150] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[105]),
        .Q(m_axi_rx_tdata[110]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[151] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[104]),
        .Q(m_axi_rx_tdata[111]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[152] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[103]),
        .Q(m_axi_rx_tdata[96]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[153] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[102]),
        .Q(m_axi_rx_tdata[97]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[154] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[101]),
        .Q(m_axi_rx_tdata[98]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[155] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[100]),
        .Q(m_axi_rx_tdata[99]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[156] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[99]),
        .Q(m_axi_rx_tdata[100]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[157] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[98]),
        .Q(m_axi_rx_tdata[101]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[158] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[97]),
        .Q(m_axi_rx_tdata[102]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[159] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[96]),
        .Q(m_axi_rx_tdata[103]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[15] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[240]),
        .Q(m_axi_rx_tdata[247]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[160] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[95]),
        .Q(m_axi_rx_tdata[88]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[161] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[94]),
        .Q(m_axi_rx_tdata[89]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[162] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[93]),
        .Q(m_axi_rx_tdata[90]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[163] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[92]),
        .Q(m_axi_rx_tdata[91]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[164] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[91]),
        .Q(m_axi_rx_tdata[92]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[165] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[90]),
        .Q(m_axi_rx_tdata[93]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[166] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[89]),
        .Q(m_axi_rx_tdata[94]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[167] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[88]),
        .Q(m_axi_rx_tdata[95]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[168] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[87]),
        .Q(m_axi_rx_tdata[80]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[169] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[86]),
        .Q(m_axi_rx_tdata[81]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[16] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[239]),
        .Q(m_axi_rx_tdata[232]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[170] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[85]),
        .Q(m_axi_rx_tdata[82]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[171] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[84]),
        .Q(m_axi_rx_tdata[83]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[172] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[83]),
        .Q(m_axi_rx_tdata[84]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[173] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[82]),
        .Q(m_axi_rx_tdata[85]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[174] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[81]),
        .Q(m_axi_rx_tdata[86]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[175] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[80]),
        .Q(m_axi_rx_tdata[87]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[176] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[79]),
        .Q(m_axi_rx_tdata[72]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[177] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[78]),
        .Q(m_axi_rx_tdata[73]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[178] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[77]),
        .Q(m_axi_rx_tdata[74]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[179] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[76]),
        .Q(m_axi_rx_tdata[75]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[17] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[238]),
        .Q(m_axi_rx_tdata[233]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[180] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[75]),
        .Q(m_axi_rx_tdata[76]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[181] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[74]),
        .Q(m_axi_rx_tdata[77]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[182] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[73]),
        .Q(m_axi_rx_tdata[78]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[183] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[72]),
        .Q(m_axi_rx_tdata[79]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[184] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[71]),
        .Q(m_axi_rx_tdata[64]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[185] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[70]),
        .Q(m_axi_rx_tdata[65]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[186] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[69]),
        .Q(m_axi_rx_tdata[66]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[187] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[68]),
        .Q(m_axi_rx_tdata[67]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[188] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[67]),
        .Q(m_axi_rx_tdata[68]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[189] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[66]),
        .Q(m_axi_rx_tdata[69]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[18] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[237]),
        .Q(m_axi_rx_tdata[234]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[190] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[65]),
        .Q(m_axi_rx_tdata[70]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[191] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[64]),
        .Q(m_axi_rx_tdata[71]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[192] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[63]),
        .Q(m_axi_rx_tdata[56]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[193] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[62]),
        .Q(m_axi_rx_tdata[57]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[194] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[61]),
        .Q(m_axi_rx_tdata[58]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[195] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[60]),
        .Q(m_axi_rx_tdata[59]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[196] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[59]),
        .Q(m_axi_rx_tdata[60]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[197] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[58]),
        .Q(m_axi_rx_tdata[61]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[198] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[57]),
        .Q(m_axi_rx_tdata[62]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[199] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[56]),
        .Q(m_axi_rx_tdata[63]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[19] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[236]),
        .Q(m_axi_rx_tdata[235]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[1] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[254]),
        .Q(m_axi_rx_tdata[249]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[200] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[55]),
        .Q(m_axi_rx_tdata[48]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[201] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[54]),
        .Q(m_axi_rx_tdata[49]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[202] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[53]),
        .Q(m_axi_rx_tdata[50]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[203] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[52]),
        .Q(m_axi_rx_tdata[51]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[204] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[51]),
        .Q(m_axi_rx_tdata[52]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[205] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[50]),
        .Q(m_axi_rx_tdata[53]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[206] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[49]),
        .Q(m_axi_rx_tdata[54]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[207] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[48]),
        .Q(m_axi_rx_tdata[55]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[208] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[47]),
        .Q(m_axi_rx_tdata[40]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[209] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[46]),
        .Q(m_axi_rx_tdata[41]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[20] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[235]),
        .Q(m_axi_rx_tdata[236]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[210] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[45]),
        .Q(m_axi_rx_tdata[42]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[211] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[44]),
        .Q(m_axi_rx_tdata[43]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[212] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[43]),
        .Q(m_axi_rx_tdata[44]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[213] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[42]),
        .Q(m_axi_rx_tdata[45]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[214] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[41]),
        .Q(m_axi_rx_tdata[46]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[215] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[40]),
        .Q(m_axi_rx_tdata[47]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[216] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[39]),
        .Q(m_axi_rx_tdata[32]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[217] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[38]),
        .Q(m_axi_rx_tdata[33]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[218] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[37]),
        .Q(m_axi_rx_tdata[34]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[219] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[36]),
        .Q(m_axi_rx_tdata[35]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[21] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[234]),
        .Q(m_axi_rx_tdata[237]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[220] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[35]),
        .Q(m_axi_rx_tdata[36]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[221] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[34]),
        .Q(m_axi_rx_tdata[37]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[222] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[33]),
        .Q(m_axi_rx_tdata[38]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[223] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[32]),
        .Q(m_axi_rx_tdata[39]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[224] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[31]),
        .Q(m_axi_rx_tdata[24]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[225] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[30]),
        .Q(m_axi_rx_tdata[25]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[226] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[29]),
        .Q(m_axi_rx_tdata[26]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[227] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[28]),
        .Q(m_axi_rx_tdata[27]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[228] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[27]),
        .Q(m_axi_rx_tdata[28]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[229] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[26]),
        .Q(m_axi_rx_tdata[29]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[22] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[233]),
        .Q(m_axi_rx_tdata[238]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[230] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[25]),
        .Q(m_axi_rx_tdata[30]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[231] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[24]),
        .Q(m_axi_rx_tdata[31]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[232] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[23]),
        .Q(m_axi_rx_tdata[16]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[233] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[22]),
        .Q(m_axi_rx_tdata[17]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[234] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[21]),
        .Q(m_axi_rx_tdata[18]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[235] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[20]),
        .Q(m_axi_rx_tdata[19]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[236] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[19]),
        .Q(m_axi_rx_tdata[20]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[237] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[18]),
        .Q(m_axi_rx_tdata[21]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[238] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[17]),
        .Q(m_axi_rx_tdata[22]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[239] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[16]),
        .Q(m_axi_rx_tdata[23]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[23] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[232]),
        .Q(m_axi_rx_tdata[239]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[240] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[15]),
        .Q(m_axi_rx_tdata[8]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[241] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[14]),
        .Q(m_axi_rx_tdata[9]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[242] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[13]),
        .Q(m_axi_rx_tdata[10]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[243] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[12]),
        .Q(m_axi_rx_tdata[11]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[244] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[11]),
        .Q(m_axi_rx_tdata[12]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[245] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[10]),
        .Q(m_axi_rx_tdata[13]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[246] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[9]),
        .Q(m_axi_rx_tdata[14]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[247] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[8]),
        .Q(m_axi_rx_tdata[15]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[248] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[7]),
        .Q(m_axi_rx_tdata[0]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[249] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[6]),
        .Q(m_axi_rx_tdata[1]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[24] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[231]),
        .Q(m_axi_rx_tdata[224]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[250] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[5]),
        .Q(m_axi_rx_tdata[2]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[251] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[4]),
        .Q(m_axi_rx_tdata[3]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[252] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[3]),
        .Q(m_axi_rx_tdata[4]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[253] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[2]),
        .Q(m_axi_rx_tdata[5]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[254] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[1]),
        .Q(m_axi_rx_tdata[6]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[255] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[0]),
        .Q(m_axi_rx_tdata[7]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[25] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[230]),
        .Q(m_axi_rx_tdata[225]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[26] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[229]),
        .Q(m_axi_rx_tdata[226]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[27] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[228]),
        .Q(m_axi_rx_tdata[227]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[28] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[227]),
        .Q(m_axi_rx_tdata[228]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[29] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[226]),
        .Q(m_axi_rx_tdata[229]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[2] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[253]),
        .Q(m_axi_rx_tdata[250]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[30] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[225]),
        .Q(m_axi_rx_tdata[230]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[31] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[224]),
        .Q(m_axi_rx_tdata[231]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[32] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[223]),
        .Q(m_axi_rx_tdata[216]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[33] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[222]),
        .Q(m_axi_rx_tdata[217]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[34] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[221]),
        .Q(m_axi_rx_tdata[218]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[35] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[220]),
        .Q(m_axi_rx_tdata[219]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[36] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[219]),
        .Q(m_axi_rx_tdata[220]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[37] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[218]),
        .Q(m_axi_rx_tdata[221]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[38] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[217]),
        .Q(m_axi_rx_tdata[222]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[39] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[216]),
        .Q(m_axi_rx_tdata[223]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[3] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[252]),
        .Q(m_axi_rx_tdata[251]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[40] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[215]),
        .Q(m_axi_rx_tdata[208]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[41] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[214]),
        .Q(m_axi_rx_tdata[209]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[42] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[213]),
        .Q(m_axi_rx_tdata[210]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[43] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[212]),
        .Q(m_axi_rx_tdata[211]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[44] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[211]),
        .Q(m_axi_rx_tdata[212]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[45] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[210]),
        .Q(m_axi_rx_tdata[213]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[46] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[209]),
        .Q(m_axi_rx_tdata[214]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[47] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[208]),
        .Q(m_axi_rx_tdata[215]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[48] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[207]),
        .Q(m_axi_rx_tdata[200]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[49] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[206]),
        .Q(m_axi_rx_tdata[201]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[4] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[251]),
        .Q(m_axi_rx_tdata[252]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[50] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[205]),
        .Q(m_axi_rx_tdata[202]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[51] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[204]),
        .Q(m_axi_rx_tdata[203]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[52] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[203]),
        .Q(m_axi_rx_tdata[204]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[53] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[202]),
        .Q(m_axi_rx_tdata[205]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[54] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[201]),
        .Q(m_axi_rx_tdata[206]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[55] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[200]),
        .Q(m_axi_rx_tdata[207]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[56] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[199]),
        .Q(m_axi_rx_tdata[192]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[57] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[198]),
        .Q(m_axi_rx_tdata[193]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[58] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[197]),
        .Q(m_axi_rx_tdata[194]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[59] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[196]),
        .Q(m_axi_rx_tdata[195]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[5] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[250]),
        .Q(m_axi_rx_tdata[253]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[60] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[195]),
        .Q(m_axi_rx_tdata[196]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[61] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[194]),
        .Q(m_axi_rx_tdata[197]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[62] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[193]),
        .Q(m_axi_rx_tdata[198]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[63] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[192]),
        .Q(m_axi_rx_tdata[199]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[64] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[191]),
        .Q(m_axi_rx_tdata[184]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[65] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[190]),
        .Q(m_axi_rx_tdata[185]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[66] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[189]),
        .Q(m_axi_rx_tdata[186]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[67] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[188]),
        .Q(m_axi_rx_tdata[187]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[68] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[187]),
        .Q(m_axi_rx_tdata[188]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[69] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[186]),
        .Q(m_axi_rx_tdata[189]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[6] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[249]),
        .Q(m_axi_rx_tdata[254]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[70] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[185]),
        .Q(m_axi_rx_tdata[190]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[71] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[184]),
        .Q(m_axi_rx_tdata[191]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[72] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[183]),
        .Q(m_axi_rx_tdata[176]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[73] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[182]),
        .Q(m_axi_rx_tdata[177]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[74] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[181]),
        .Q(m_axi_rx_tdata[178]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[75] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[180]),
        .Q(m_axi_rx_tdata[179]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[76] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[179]),
        .Q(m_axi_rx_tdata[180]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[77] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[178]),
        .Q(m_axi_rx_tdata[181]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[78] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[177]),
        .Q(m_axi_rx_tdata[182]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[79] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[176]),
        .Q(m_axi_rx_tdata[183]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[7] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[248]),
        .Q(m_axi_rx_tdata[255]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[80] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[175]),
        .Q(m_axi_rx_tdata[168]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[81] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[174]),
        .Q(m_axi_rx_tdata[169]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[82] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[173]),
        .Q(m_axi_rx_tdata[170]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[83] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[172]),
        .Q(m_axi_rx_tdata[171]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[84] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[171]),
        .Q(m_axi_rx_tdata[172]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[85] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[170]),
        .Q(m_axi_rx_tdata[173]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[86] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[169]),
        .Q(m_axi_rx_tdata[174]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[87] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[168]),
        .Q(m_axi_rx_tdata[175]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[88] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[167]),
        .Q(m_axi_rx_tdata[160]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[89] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[166]),
        .Q(m_axi_rx_tdata[161]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[8] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[247]),
        .Q(m_axi_rx_tdata[240]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[90] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[165]),
        .Q(m_axi_rx_tdata[162]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[91] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[164]),
        .Q(m_axi_rx_tdata[163]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[92] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[163]),
        .Q(m_axi_rx_tdata[164]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[93] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[162]),
        .Q(m_axi_rx_tdata[165]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[94] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[161]),
        .Q(m_axi_rx_tdata[166]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[95] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[160]),
        .Q(m_axi_rx_tdata[167]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[96] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[159]),
        .Q(m_axi_rx_tdata[152]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[97] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[158]),
        .Q(m_axi_rx_tdata[153]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[98] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[157]),
        .Q(m_axi_rx_tdata[154]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[99] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[156]),
        .Q(m_axi_rx_tdata[155]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[9] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[246]),
        .Q(m_axi_rx_tdata[241]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAAEFAA20)) 
    \m_axi_rx_tkeep[0]_i_1 
       (.I0(\raw_data_r2_reg_n_0_[33] ),
        .I1(\raw_data_r2_reg_n_0_[2] ),
        .I2(pipe2_rx_sep_r),
        .I3(\raw_data_r2_reg_n_0_[0] ),
        .I4(\raw_data_r_reg_n_0_[33] ),
        .O(\m_axi_rx_tkeep[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAEFAA20)) 
    \m_axi_rx_tkeep[10]_i_1 
       (.I0(\raw_data_r2_reg_n_0_[23] ),
        .I1(\raw_data_r2_reg_n_0_[2] ),
        .I2(pipe2_rx_sep_r),
        .I3(\raw_data_r2_reg_n_0_[0] ),
        .I4(\raw_data_r_reg_n_0_[23] ),
        .O(\m_axi_rx_tkeep[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAEFAA20)) 
    \m_axi_rx_tkeep[11]_i_1 
       (.I0(\raw_data_r2_reg_n_0_[22] ),
        .I1(\raw_data_r2_reg_n_0_[2] ),
        .I2(pipe2_rx_sep_r),
        .I3(\raw_data_r2_reg_n_0_[0] ),
        .I4(\raw_data_r_reg_n_0_[22] ),
        .O(\m_axi_rx_tkeep[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAEFAA20)) 
    \m_axi_rx_tkeep[12]_i_1 
       (.I0(\raw_data_r2_reg_n_0_[21] ),
        .I1(\raw_data_r2_reg_n_0_[2] ),
        .I2(pipe2_rx_sep_r),
        .I3(\raw_data_r2_reg_n_0_[0] ),
        .I4(\raw_data_r_reg_n_0_[21] ),
        .O(\m_axi_rx_tkeep[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAEFAA20)) 
    \m_axi_rx_tkeep[13]_i_1 
       (.I0(\raw_data_r2_reg_n_0_[20] ),
        .I1(\raw_data_r2_reg_n_0_[2] ),
        .I2(pipe2_rx_sep_r),
        .I3(\raw_data_r2_reg_n_0_[0] ),
        .I4(\raw_data_r_reg_n_0_[20] ),
        .O(\m_axi_rx_tkeep[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAEFAA20)) 
    \m_axi_rx_tkeep[14]_i_1 
       (.I0(\raw_data_r2_reg_n_0_[19] ),
        .I1(\raw_data_r2_reg_n_0_[2] ),
        .I2(pipe2_rx_sep_r),
        .I3(\raw_data_r2_reg_n_0_[0] ),
        .I4(\raw_data_r_reg_n_0_[19] ),
        .O(\m_axi_rx_tkeep[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAEFAA20)) 
    \m_axi_rx_tkeep[15]_i_1 
       (.I0(\raw_data_r2_reg_n_0_[18] ),
        .I1(\raw_data_r2_reg_n_0_[2] ),
        .I2(pipe2_rx_sep_r),
        .I3(\raw_data_r2_reg_n_0_[0] ),
        .I4(\raw_data_r_reg_n_0_[18] ),
        .O(\m_axi_rx_tkeep[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAEFAA20)) 
    \m_axi_rx_tkeep[16]_i_1 
       (.I0(\raw_data_r2_reg_n_0_[17] ),
        .I1(\raw_data_r2_reg_n_0_[2] ),
        .I2(pipe2_rx_sep_r),
        .I3(\raw_data_r2_reg_n_0_[0] ),
        .I4(\raw_data_r_reg_n_0_[17] ),
        .O(\m_axi_rx_tkeep[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAEFAA20)) 
    \m_axi_rx_tkeep[17]_i_1 
       (.I0(\raw_data_r2_reg_n_0_[16] ),
        .I1(\raw_data_r2_reg_n_0_[2] ),
        .I2(pipe2_rx_sep_r),
        .I3(\raw_data_r2_reg_n_0_[0] ),
        .I4(\raw_data_r_reg_n_0_[16] ),
        .O(\m_axi_rx_tkeep[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAEFAA20)) 
    \m_axi_rx_tkeep[18]_i_1 
       (.I0(\raw_data_r2_reg_n_0_[15] ),
        .I1(\raw_data_r2_reg_n_0_[2] ),
        .I2(pipe2_rx_sep_r),
        .I3(\raw_data_r2_reg_n_0_[0] ),
        .I4(\raw_data_r_reg_n_0_[15] ),
        .O(\m_axi_rx_tkeep[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAEFAA20)) 
    \m_axi_rx_tkeep[19]_i_1 
       (.I0(\raw_data_r2_reg_n_0_[14] ),
        .I1(\raw_data_r2_reg_n_0_[2] ),
        .I2(pipe2_rx_sep_r),
        .I3(\raw_data_r2_reg_n_0_[0] ),
        .I4(\raw_data_r_reg_n_0_[14] ),
        .O(\m_axi_rx_tkeep[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAEFAA20)) 
    \m_axi_rx_tkeep[1]_i_1 
       (.I0(\raw_data_r2_reg_n_0_[32] ),
        .I1(\raw_data_r2_reg_n_0_[2] ),
        .I2(pipe2_rx_sep_r),
        .I3(\raw_data_r2_reg_n_0_[0] ),
        .I4(\raw_data_r_reg_n_0_[32] ),
        .O(\m_axi_rx_tkeep[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAEFAA20)) 
    \m_axi_rx_tkeep[20]_i_1 
       (.I0(\raw_data_r2_reg_n_0_[13] ),
        .I1(\raw_data_r2_reg_n_0_[2] ),
        .I2(pipe2_rx_sep_r),
        .I3(\raw_data_r2_reg_n_0_[0] ),
        .I4(\raw_data_r_reg_n_0_[13] ),
        .O(\m_axi_rx_tkeep[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAEFAA20)) 
    \m_axi_rx_tkeep[21]_i_1 
       (.I0(\raw_data_r2_reg_n_0_[12] ),
        .I1(\raw_data_r2_reg_n_0_[2] ),
        .I2(pipe2_rx_sep_r),
        .I3(\raw_data_r2_reg_n_0_[0] ),
        .I4(\raw_data_r_reg_n_0_[12] ),
        .O(\m_axi_rx_tkeep[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAEFAA20)) 
    \m_axi_rx_tkeep[22]_i_1 
       (.I0(\raw_data_r2_reg_n_0_[11] ),
        .I1(\raw_data_r2_reg_n_0_[2] ),
        .I2(pipe2_rx_sep_r),
        .I3(\raw_data_r2_reg_n_0_[0] ),
        .I4(\raw_data_r_reg_n_0_[11] ),
        .O(\m_axi_rx_tkeep[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAEFAA20)) 
    \m_axi_rx_tkeep[23]_i_1 
       (.I0(\raw_data_r2_reg_n_0_[10] ),
        .I1(\raw_data_r2_reg_n_0_[2] ),
        .I2(pipe2_rx_sep_r),
        .I3(\raw_data_r2_reg_n_0_[0] ),
        .I4(\raw_data_r_reg_n_0_[10] ),
        .O(\m_axi_rx_tkeep[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAEFAA20)) 
    \m_axi_rx_tkeep[24]_i_1 
       (.I0(\raw_data_r2_reg_n_0_[9] ),
        .I1(\raw_data_r2_reg_n_0_[2] ),
        .I2(pipe2_rx_sep_r),
        .I3(\raw_data_r2_reg_n_0_[0] ),
        .I4(\raw_data_r_reg_n_0_[9] ),
        .O(\m_axi_rx_tkeep[24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAEFAA20)) 
    \m_axi_rx_tkeep[25]_i_1 
       (.I0(\raw_data_r2_reg_n_0_[8] ),
        .I1(\raw_data_r2_reg_n_0_[2] ),
        .I2(pipe2_rx_sep_r),
        .I3(\raw_data_r2_reg_n_0_[0] ),
        .I4(\raw_data_r_reg_n_0_[8] ),
        .O(\m_axi_rx_tkeep[25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAEFAA20)) 
    \m_axi_rx_tkeep[26]_i_1 
       (.I0(\raw_data_r2_reg_n_0_[7] ),
        .I1(\raw_data_r2_reg_n_0_[2] ),
        .I2(pipe2_rx_sep_r),
        .I3(\raw_data_r2_reg_n_0_[0] ),
        .I4(\raw_data_r_reg_n_0_[7] ),
        .O(\m_axi_rx_tkeep[26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAEFAA20)) 
    \m_axi_rx_tkeep[27]_i_1 
       (.I0(\raw_data_r2_reg_n_0_[6] ),
        .I1(\raw_data_r2_reg_n_0_[2] ),
        .I2(pipe2_rx_sep_r),
        .I3(\raw_data_r2_reg_n_0_[0] ),
        .I4(\raw_data_r_reg_n_0_[6] ),
        .O(\m_axi_rx_tkeep[27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAEFAA20)) 
    \m_axi_rx_tkeep[28]_i_1 
       (.I0(\raw_data_r2_reg_n_0_[5] ),
        .I1(\raw_data_r2_reg_n_0_[2] ),
        .I2(pipe2_rx_sep_r),
        .I3(\raw_data_r2_reg_n_0_[0] ),
        .I4(\raw_data_r_reg_n_0_[5] ),
        .O(\m_axi_rx_tkeep[28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAEFAA20)) 
    \m_axi_rx_tkeep[29]_i_1 
       (.I0(\raw_data_r2_reg_n_0_[4] ),
        .I1(\raw_data_r2_reg_n_0_[2] ),
        .I2(pipe2_rx_sep_r),
        .I3(\raw_data_r2_reg_n_0_[0] ),
        .I4(\raw_data_r_reg_n_0_[4] ),
        .O(\m_axi_rx_tkeep[29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAEFAA20)) 
    \m_axi_rx_tkeep[2]_i_1 
       (.I0(\raw_data_r2_reg_n_0_[31] ),
        .I1(\raw_data_r2_reg_n_0_[2] ),
        .I2(pipe2_rx_sep_r),
        .I3(\raw_data_r2_reg_n_0_[0] ),
        .I4(\raw_data_r_reg_n_0_[31] ),
        .O(\m_axi_rx_tkeep[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT5 #(
    .INIT(32'hAAEFAA20)) 
    \m_axi_rx_tkeep[30]_i_1 
       (.I0(\raw_data_r2_reg_n_0_[3] ),
        .I1(\raw_data_r2_reg_n_0_[2] ),
        .I2(pipe2_rx_sep_r),
        .I3(\raw_data_r2_reg_n_0_[0] ),
        .I4(\raw_data_r_reg_n_0_[3] ),
        .O(\m_axi_rx_tkeep[30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00007077)) 
    \m_axi_rx_tkeep[31]_i_1 
       (.I0(\raw_data_r_reg_n_0_[2] ),
        .I1(rx_sep_r),
        .I2(\raw_data_r2_reg_n_0_[2] ),
        .I3(pipe2_rx_sep_r),
        .I4(\raw_data_r2_reg_n_0_[0] ),
        .O(\m_axi_rx_tkeep[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT4 #(
    .INIT(16'hABA0)) 
    \m_axi_rx_tkeep[31]_i_2 
       (.I0(\raw_data_r2_reg_n_0_[2] ),
        .I1(pipe2_rx_sep_r),
        .I2(\raw_data_r2_reg_n_0_[0] ),
        .I3(\raw_data_r_reg_n_0_[2] ),
        .O(\m_axi_rx_tkeep[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAEFAA20)) 
    \m_axi_rx_tkeep[3]_i_1 
       (.I0(\raw_data_r2_reg_n_0_[30] ),
        .I1(\raw_data_r2_reg_n_0_[2] ),
        .I2(pipe2_rx_sep_r),
        .I3(\raw_data_r2_reg_n_0_[0] ),
        .I4(\raw_data_r_reg_n_0_[30] ),
        .O(\m_axi_rx_tkeep[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAEFAA20)) 
    \m_axi_rx_tkeep[4]_i_1 
       (.I0(\raw_data_r2_reg_n_0_[29] ),
        .I1(\raw_data_r2_reg_n_0_[2] ),
        .I2(pipe2_rx_sep_r),
        .I3(\raw_data_r2_reg_n_0_[0] ),
        .I4(\raw_data_r_reg_n_0_[29] ),
        .O(\m_axi_rx_tkeep[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAEFAA20)) 
    \m_axi_rx_tkeep[5]_i_1 
       (.I0(\raw_data_r2_reg_n_0_[28] ),
        .I1(\raw_data_r2_reg_n_0_[2] ),
        .I2(pipe2_rx_sep_r),
        .I3(\raw_data_r2_reg_n_0_[0] ),
        .I4(\raw_data_r_reg_n_0_[28] ),
        .O(\m_axi_rx_tkeep[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAEFAA20)) 
    \m_axi_rx_tkeep[6]_i_1 
       (.I0(\raw_data_r2_reg_n_0_[27] ),
        .I1(\raw_data_r2_reg_n_0_[2] ),
        .I2(pipe2_rx_sep_r),
        .I3(\raw_data_r2_reg_n_0_[0] ),
        .I4(\raw_data_r_reg_n_0_[27] ),
        .O(\m_axi_rx_tkeep[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAEFAA20)) 
    \m_axi_rx_tkeep[7]_i_1 
       (.I0(\raw_data_r2_reg_n_0_[26] ),
        .I1(\raw_data_r2_reg_n_0_[2] ),
        .I2(pipe2_rx_sep_r),
        .I3(\raw_data_r2_reg_n_0_[0] ),
        .I4(\raw_data_r_reg_n_0_[26] ),
        .O(\m_axi_rx_tkeep[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAEFAA20)) 
    \m_axi_rx_tkeep[8]_i_1 
       (.I0(\raw_data_r2_reg_n_0_[25] ),
        .I1(\raw_data_r2_reg_n_0_[2] ),
        .I2(pipe2_rx_sep_r),
        .I3(\raw_data_r2_reg_n_0_[0] ),
        .I4(\raw_data_r_reg_n_0_[25] ),
        .O(\m_axi_rx_tkeep[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAEFAA20)) 
    \m_axi_rx_tkeep[9]_i_1 
       (.I0(\raw_data_r2_reg_n_0_[24] ),
        .I1(\raw_data_r2_reg_n_0_[2] ),
        .I2(pipe2_rx_sep_r),
        .I3(\raw_data_r2_reg_n_0_[0] ),
        .I4(\raw_data_r_reg_n_0_[24] ),
        .O(\m_axi_rx_tkeep[9]_i_1_n_0 ));
  FDSE \m_axi_rx_tkeep_reg[0] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\m_axi_rx_tkeep[0]_i_1_n_0 ),
        .Q(m_axi_rx_tkeep[31]),
        .S(\m_axi_rx_tkeep[31]_i_1_n_0 ));
  FDSE \m_axi_rx_tkeep_reg[10] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\m_axi_rx_tkeep[10]_i_1_n_0 ),
        .Q(m_axi_rx_tkeep[21]),
        .S(\m_axi_rx_tkeep[31]_i_1_n_0 ));
  FDSE \m_axi_rx_tkeep_reg[11] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\m_axi_rx_tkeep[11]_i_1_n_0 ),
        .Q(m_axi_rx_tkeep[20]),
        .S(\m_axi_rx_tkeep[31]_i_1_n_0 ));
  FDSE \m_axi_rx_tkeep_reg[12] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\m_axi_rx_tkeep[12]_i_1_n_0 ),
        .Q(m_axi_rx_tkeep[19]),
        .S(\m_axi_rx_tkeep[31]_i_1_n_0 ));
  FDSE \m_axi_rx_tkeep_reg[13] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\m_axi_rx_tkeep[13]_i_1_n_0 ),
        .Q(m_axi_rx_tkeep[18]),
        .S(\m_axi_rx_tkeep[31]_i_1_n_0 ));
  FDSE \m_axi_rx_tkeep_reg[14] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\m_axi_rx_tkeep[14]_i_1_n_0 ),
        .Q(m_axi_rx_tkeep[17]),
        .S(\m_axi_rx_tkeep[31]_i_1_n_0 ));
  FDSE \m_axi_rx_tkeep_reg[15] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\m_axi_rx_tkeep[15]_i_1_n_0 ),
        .Q(m_axi_rx_tkeep[16]),
        .S(\m_axi_rx_tkeep[31]_i_1_n_0 ));
  FDSE \m_axi_rx_tkeep_reg[16] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\m_axi_rx_tkeep[16]_i_1_n_0 ),
        .Q(m_axi_rx_tkeep[15]),
        .S(\m_axi_rx_tkeep[31]_i_1_n_0 ));
  FDSE \m_axi_rx_tkeep_reg[17] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\m_axi_rx_tkeep[17]_i_1_n_0 ),
        .Q(m_axi_rx_tkeep[14]),
        .S(\m_axi_rx_tkeep[31]_i_1_n_0 ));
  FDSE \m_axi_rx_tkeep_reg[18] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\m_axi_rx_tkeep[18]_i_1_n_0 ),
        .Q(m_axi_rx_tkeep[13]),
        .S(\m_axi_rx_tkeep[31]_i_1_n_0 ));
  FDSE \m_axi_rx_tkeep_reg[19] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\m_axi_rx_tkeep[19]_i_1_n_0 ),
        .Q(m_axi_rx_tkeep[12]),
        .S(\m_axi_rx_tkeep[31]_i_1_n_0 ));
  FDSE \m_axi_rx_tkeep_reg[1] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\m_axi_rx_tkeep[1]_i_1_n_0 ),
        .Q(m_axi_rx_tkeep[30]),
        .S(\m_axi_rx_tkeep[31]_i_1_n_0 ));
  FDSE \m_axi_rx_tkeep_reg[20] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\m_axi_rx_tkeep[20]_i_1_n_0 ),
        .Q(m_axi_rx_tkeep[11]),
        .S(\m_axi_rx_tkeep[31]_i_1_n_0 ));
  FDSE \m_axi_rx_tkeep_reg[21] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\m_axi_rx_tkeep[21]_i_1_n_0 ),
        .Q(m_axi_rx_tkeep[10]),
        .S(\m_axi_rx_tkeep[31]_i_1_n_0 ));
  FDSE \m_axi_rx_tkeep_reg[22] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\m_axi_rx_tkeep[22]_i_1_n_0 ),
        .Q(m_axi_rx_tkeep[9]),
        .S(\m_axi_rx_tkeep[31]_i_1_n_0 ));
  FDSE \m_axi_rx_tkeep_reg[23] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\m_axi_rx_tkeep[23]_i_1_n_0 ),
        .Q(m_axi_rx_tkeep[8]),
        .S(\m_axi_rx_tkeep[31]_i_1_n_0 ));
  FDSE \m_axi_rx_tkeep_reg[24] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\m_axi_rx_tkeep[24]_i_1_n_0 ),
        .Q(m_axi_rx_tkeep[7]),
        .S(\m_axi_rx_tkeep[31]_i_1_n_0 ));
  FDSE \m_axi_rx_tkeep_reg[25] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\m_axi_rx_tkeep[25]_i_1_n_0 ),
        .Q(m_axi_rx_tkeep[6]),
        .S(\m_axi_rx_tkeep[31]_i_1_n_0 ));
  FDSE \m_axi_rx_tkeep_reg[26] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\m_axi_rx_tkeep[26]_i_1_n_0 ),
        .Q(m_axi_rx_tkeep[5]),
        .S(\m_axi_rx_tkeep[31]_i_1_n_0 ));
  FDSE \m_axi_rx_tkeep_reg[27] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\m_axi_rx_tkeep[27]_i_1_n_0 ),
        .Q(m_axi_rx_tkeep[4]),
        .S(\m_axi_rx_tkeep[31]_i_1_n_0 ));
  FDSE \m_axi_rx_tkeep_reg[28] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\m_axi_rx_tkeep[28]_i_1_n_0 ),
        .Q(m_axi_rx_tkeep[3]),
        .S(\m_axi_rx_tkeep[31]_i_1_n_0 ));
  FDSE \m_axi_rx_tkeep_reg[29] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\m_axi_rx_tkeep[29]_i_1_n_0 ),
        .Q(m_axi_rx_tkeep[2]),
        .S(\m_axi_rx_tkeep[31]_i_1_n_0 ));
  FDSE \m_axi_rx_tkeep_reg[2] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\m_axi_rx_tkeep[2]_i_1_n_0 ),
        .Q(m_axi_rx_tkeep[29]),
        .S(\m_axi_rx_tkeep[31]_i_1_n_0 ));
  FDSE \m_axi_rx_tkeep_reg[30] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\m_axi_rx_tkeep[30]_i_1_n_0 ),
        .Q(m_axi_rx_tkeep[1]),
        .S(\m_axi_rx_tkeep[31]_i_1_n_0 ));
  FDSE \m_axi_rx_tkeep_reg[31] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\m_axi_rx_tkeep[31]_i_2_n_0 ),
        .Q(m_axi_rx_tkeep[0]),
        .S(\m_axi_rx_tkeep[31]_i_1_n_0 ));
  FDSE \m_axi_rx_tkeep_reg[3] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\m_axi_rx_tkeep[3]_i_1_n_0 ),
        .Q(m_axi_rx_tkeep[28]),
        .S(\m_axi_rx_tkeep[31]_i_1_n_0 ));
  FDSE \m_axi_rx_tkeep_reg[4] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\m_axi_rx_tkeep[4]_i_1_n_0 ),
        .Q(m_axi_rx_tkeep[27]),
        .S(\m_axi_rx_tkeep[31]_i_1_n_0 ));
  FDSE \m_axi_rx_tkeep_reg[5] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\m_axi_rx_tkeep[5]_i_1_n_0 ),
        .Q(m_axi_rx_tkeep[26]),
        .S(\m_axi_rx_tkeep[31]_i_1_n_0 ));
  FDSE \m_axi_rx_tkeep_reg[6] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\m_axi_rx_tkeep[6]_i_1_n_0 ),
        .Q(m_axi_rx_tkeep[25]),
        .S(\m_axi_rx_tkeep[31]_i_1_n_0 ));
  FDSE \m_axi_rx_tkeep_reg[7] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\m_axi_rx_tkeep[7]_i_1_n_0 ),
        .Q(m_axi_rx_tkeep[24]),
        .S(\m_axi_rx_tkeep[31]_i_1_n_0 ));
  FDSE \m_axi_rx_tkeep_reg[8] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\m_axi_rx_tkeep[8]_i_1_n_0 ),
        .Q(m_axi_rx_tkeep[23]),
        .S(\m_axi_rx_tkeep[31]_i_1_n_0 ));
  FDSE \m_axi_rx_tkeep_reg[9] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\m_axi_rx_tkeep[9]_i_1_n_0 ),
        .Q(m_axi_rx_tkeep[22]),
        .S(\m_axi_rx_tkeep[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF8000000)) 
    m_axi_rx_tlast_i_1
       (.I0(\raw_data_r_reg_n_0_[2] ),
        .I1(rx_sep_r),
        .I2(p_0_in),
        .I3(rx_tvalid_c),
        .I4(RX_CHANNEL_UP),
        .O(m_axi_rx_tlast_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    m_axi_rx_tlast_i_2
       (.I0(\raw_data_r2_reg_n_0_[2] ),
        .I1(pipe2_rx_sep_r),
        .I2(\raw_data_r2_reg_n_0_[0] ),
        .O(p_0_in));
  FDRE m_axi_rx_tlast_reg
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(m_axi_rx_tlast_i_1_n_0),
        .Q(m_axi_rx_tlast),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFD000000FF000000)) 
    m_axi_rx_tvalid_i_1
       (.I0(hold_valid__0),
        .I1(\raw_data_r2_reg_n_0_[0] ),
        .I2(pipe2_rx_sep_r),
        .I3(rx_tvalid_c),
        .I4(RX_CHANNEL_UP),
        .I5(rx_pe_data_v_r2),
        .O(m_axi_rx_tvalid_i_1_n_0));
  LUT5 #(
    .INIT(32'hEAEEEEEE)) 
    m_axi_rx_tvalid_i_2
       (.I0(hold_valid11_out__3),
        .I1(hold_valid_r),
        .I2(rx_cc_r2),
        .I3(rx_ll_dv_r2),
        .I4(rx_pe_data_v_r2),
        .O(hold_valid__0));
  FDRE m_axi_rx_tvalid_reg
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(m_axi_rx_tvalid_i_1_n_0),
        .Q(m_axi_rx_tvalid),
        .R(1'b0));
  FDRE \raw_data_r2_reg[0] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[0] ),
        .Q(\raw_data_r2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \raw_data_r2_reg[100] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[100] ),
        .Q(pipe2_rx_pe_data_r[66]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[101] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[101] ),
        .Q(pipe2_rx_pe_data_r[67]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[102] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[102] ),
        .Q(pipe2_rx_pe_data_r[68]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[103] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[103] ),
        .Q(pipe2_rx_pe_data_r[69]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[104] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[104] ),
        .Q(pipe2_rx_pe_data_r[70]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[105] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[105] ),
        .Q(pipe2_rx_pe_data_r[71]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[106] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[106] ),
        .Q(pipe2_rx_pe_data_r[72]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[107] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[107] ),
        .Q(pipe2_rx_pe_data_r[73]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[108] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[108] ),
        .Q(pipe2_rx_pe_data_r[74]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[109] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[109] ),
        .Q(pipe2_rx_pe_data_r[75]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[10] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[10] ),
        .Q(\raw_data_r2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \raw_data_r2_reg[110] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[110] ),
        .Q(pipe2_rx_pe_data_r[76]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[111] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[111] ),
        .Q(pipe2_rx_pe_data_r[77]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[112] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[112] ),
        .Q(pipe2_rx_pe_data_r[78]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[113] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[113] ),
        .Q(pipe2_rx_pe_data_r[79]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[114] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[114] ),
        .Q(pipe2_rx_pe_data_r[80]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[115] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[115] ),
        .Q(pipe2_rx_pe_data_r[81]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[116] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[116] ),
        .Q(pipe2_rx_pe_data_r[82]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[117] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[117] ),
        .Q(pipe2_rx_pe_data_r[83]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[118] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[118] ),
        .Q(pipe2_rx_pe_data_r[84]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[119] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[119] ),
        .Q(pipe2_rx_pe_data_r[85]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[11] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[11] ),
        .Q(\raw_data_r2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \raw_data_r2_reg[120] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[120] ),
        .Q(pipe2_rx_pe_data_r[86]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[121] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[121] ),
        .Q(pipe2_rx_pe_data_r[87]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[122] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[122] ),
        .Q(pipe2_rx_pe_data_r[88]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[123] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[123] ),
        .Q(pipe2_rx_pe_data_r[89]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[124] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[124] ),
        .Q(pipe2_rx_pe_data_r[90]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[125] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[125] ),
        .Q(pipe2_rx_pe_data_r[91]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[126] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[126] ),
        .Q(pipe2_rx_pe_data_r[92]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[127] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[127] ),
        .Q(pipe2_rx_pe_data_r[93]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[128] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[128] ),
        .Q(pipe2_rx_pe_data_r[94]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[129] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[129] ),
        .Q(pipe2_rx_pe_data_r[95]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[12] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[12] ),
        .Q(\raw_data_r2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \raw_data_r2_reg[130] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[130] ),
        .Q(pipe2_rx_pe_data_r[96]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[131] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[131] ),
        .Q(pipe2_rx_pe_data_r[97]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[132] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[132] ),
        .Q(pipe2_rx_pe_data_r[98]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[133] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[133] ),
        .Q(pipe2_rx_pe_data_r[99]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[134] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[134] ),
        .Q(pipe2_rx_pe_data_r[100]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[135] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[135] ),
        .Q(pipe2_rx_pe_data_r[101]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[136] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[136] ),
        .Q(pipe2_rx_pe_data_r[102]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[137] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[137] ),
        .Q(pipe2_rx_pe_data_r[103]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[138] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[138] ),
        .Q(pipe2_rx_pe_data_r[104]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[139] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[139] ),
        .Q(pipe2_rx_pe_data_r[105]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[13] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[13] ),
        .Q(\raw_data_r2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \raw_data_r2_reg[140] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[140] ),
        .Q(pipe2_rx_pe_data_r[106]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[141] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[141] ),
        .Q(pipe2_rx_pe_data_r[107]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[142] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[142] ),
        .Q(pipe2_rx_pe_data_r[108]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[143] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[143] ),
        .Q(pipe2_rx_pe_data_r[109]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[144] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[144] ),
        .Q(pipe2_rx_pe_data_r[110]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[145] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[145] ),
        .Q(pipe2_rx_pe_data_r[111]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[146] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[146] ),
        .Q(pipe2_rx_pe_data_r[112]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[147] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[147] ),
        .Q(pipe2_rx_pe_data_r[113]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[148] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[148] ),
        .Q(pipe2_rx_pe_data_r[114]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[149] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[149] ),
        .Q(pipe2_rx_pe_data_r[115]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[14] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[14] ),
        .Q(\raw_data_r2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \raw_data_r2_reg[150] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[150] ),
        .Q(pipe2_rx_pe_data_r[116]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[151] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[151] ),
        .Q(pipe2_rx_pe_data_r[117]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[152] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[152] ),
        .Q(pipe2_rx_pe_data_r[118]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[153] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[153] ),
        .Q(pipe2_rx_pe_data_r[119]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[154] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[154] ),
        .Q(pipe2_rx_pe_data_r[120]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[155] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[155] ),
        .Q(pipe2_rx_pe_data_r[121]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[156] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[156] ),
        .Q(pipe2_rx_pe_data_r[122]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[157] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[157] ),
        .Q(pipe2_rx_pe_data_r[123]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[158] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[158] ),
        .Q(pipe2_rx_pe_data_r[124]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[159] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[159] ),
        .Q(pipe2_rx_pe_data_r[125]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[15] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[15] ),
        .Q(\raw_data_r2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \raw_data_r2_reg[160] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[160] ),
        .Q(pipe2_rx_pe_data_r[126]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[161] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[161] ),
        .Q(pipe2_rx_pe_data_r[127]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[162] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[162] ),
        .Q(pipe2_rx_pe_data_r[128]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[163] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[163] ),
        .Q(pipe2_rx_pe_data_r[129]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[164] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[164] ),
        .Q(pipe2_rx_pe_data_r[130]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[165] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[165] ),
        .Q(pipe2_rx_pe_data_r[131]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[166] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[166] ),
        .Q(pipe2_rx_pe_data_r[132]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[167] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[167] ),
        .Q(pipe2_rx_pe_data_r[133]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[168] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[168] ),
        .Q(pipe2_rx_pe_data_r[134]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[169] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[169] ),
        .Q(pipe2_rx_pe_data_r[135]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[16] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[16] ),
        .Q(\raw_data_r2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \raw_data_r2_reg[170] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[170] ),
        .Q(pipe2_rx_pe_data_r[136]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[171] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[171] ),
        .Q(pipe2_rx_pe_data_r[137]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[172] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[172] ),
        .Q(pipe2_rx_pe_data_r[138]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[173] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[173] ),
        .Q(pipe2_rx_pe_data_r[139]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[174] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[174] ),
        .Q(pipe2_rx_pe_data_r[140]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[175] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[175] ),
        .Q(pipe2_rx_pe_data_r[141]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[176] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[176] ),
        .Q(pipe2_rx_pe_data_r[142]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[177] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[177] ),
        .Q(pipe2_rx_pe_data_r[143]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[178] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[178] ),
        .Q(pipe2_rx_pe_data_r[144]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[179] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[179] ),
        .Q(pipe2_rx_pe_data_r[145]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[17] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[17] ),
        .Q(\raw_data_r2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \raw_data_r2_reg[180] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[180] ),
        .Q(pipe2_rx_pe_data_r[146]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[181] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[181] ),
        .Q(pipe2_rx_pe_data_r[147]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[182] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[182] ),
        .Q(pipe2_rx_pe_data_r[148]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[183] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[183] ),
        .Q(pipe2_rx_pe_data_r[149]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[184] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[184] ),
        .Q(pipe2_rx_pe_data_r[150]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[185] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[185] ),
        .Q(pipe2_rx_pe_data_r[151]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[186] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[186] ),
        .Q(pipe2_rx_pe_data_r[152]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[187] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[187] ),
        .Q(pipe2_rx_pe_data_r[153]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[188] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[188] ),
        .Q(pipe2_rx_pe_data_r[154]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[189] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[189] ),
        .Q(pipe2_rx_pe_data_r[155]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[18] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[18] ),
        .Q(\raw_data_r2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \raw_data_r2_reg[190] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[190] ),
        .Q(pipe2_rx_pe_data_r[156]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[191] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[191] ),
        .Q(pipe2_rx_pe_data_r[157]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[192] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[192] ),
        .Q(pipe2_rx_pe_data_r[158]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[193] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[193] ),
        .Q(pipe2_rx_pe_data_r[159]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[194] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[194] ),
        .Q(pipe2_rx_pe_data_r[160]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[195] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[195] ),
        .Q(pipe2_rx_pe_data_r[161]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[196] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[196] ),
        .Q(pipe2_rx_pe_data_r[162]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[197] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[197] ),
        .Q(pipe2_rx_pe_data_r[163]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[198] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[198] ),
        .Q(pipe2_rx_pe_data_r[164]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[199] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[199] ),
        .Q(pipe2_rx_pe_data_r[165]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[19] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[19] ),
        .Q(\raw_data_r2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \raw_data_r2_reg[1] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[1] ),
        .Q(pipe2_rx_sep_r),
        .R(1'b0));
  FDRE \raw_data_r2_reg[200] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[200] ),
        .Q(pipe2_rx_pe_data_r[166]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[201] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[201] ),
        .Q(pipe2_rx_pe_data_r[167]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[202] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[202] ),
        .Q(pipe2_rx_pe_data_r[168]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[203] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[203] ),
        .Q(pipe2_rx_pe_data_r[169]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[204] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[204] ),
        .Q(pipe2_rx_pe_data_r[170]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[205] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[205] ),
        .Q(pipe2_rx_pe_data_r[171]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[206] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[206] ),
        .Q(pipe2_rx_pe_data_r[172]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[207] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[207] ),
        .Q(pipe2_rx_pe_data_r[173]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[208] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[208] ),
        .Q(pipe2_rx_pe_data_r[174]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[209] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[209] ),
        .Q(pipe2_rx_pe_data_r[175]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[20] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[20] ),
        .Q(\raw_data_r2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \raw_data_r2_reg[210] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[210] ),
        .Q(pipe2_rx_pe_data_r[176]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[211] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[211] ),
        .Q(pipe2_rx_pe_data_r[177]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[212] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[212] ),
        .Q(pipe2_rx_pe_data_r[178]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[213] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[213] ),
        .Q(pipe2_rx_pe_data_r[179]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[214] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[214] ),
        .Q(pipe2_rx_pe_data_r[180]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[215] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[215] ),
        .Q(pipe2_rx_pe_data_r[181]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[216] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[216] ),
        .Q(pipe2_rx_pe_data_r[182]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[217] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[217] ),
        .Q(pipe2_rx_pe_data_r[183]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[218] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[218] ),
        .Q(pipe2_rx_pe_data_r[184]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[219] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[219] ),
        .Q(pipe2_rx_pe_data_r[185]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[21] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[21] ),
        .Q(\raw_data_r2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \raw_data_r2_reg[220] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[220] ),
        .Q(pipe2_rx_pe_data_r[186]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[221] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[221] ),
        .Q(pipe2_rx_pe_data_r[187]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[222] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[222] ),
        .Q(pipe2_rx_pe_data_r[188]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[223] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[223] ),
        .Q(pipe2_rx_pe_data_r[189]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[224] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[224] ),
        .Q(pipe2_rx_pe_data_r[190]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[225] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[225] ),
        .Q(pipe2_rx_pe_data_r[191]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[226] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[226] ),
        .Q(pipe2_rx_pe_data_r[192]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[227] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[227] ),
        .Q(pipe2_rx_pe_data_r[193]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[228] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[228] ),
        .Q(pipe2_rx_pe_data_r[194]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[229] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[229] ),
        .Q(pipe2_rx_pe_data_r[195]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[22] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[22] ),
        .Q(\raw_data_r2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \raw_data_r2_reg[230] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[230] ),
        .Q(pipe2_rx_pe_data_r[196]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[231] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[231] ),
        .Q(pipe2_rx_pe_data_r[197]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[232] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[232] ),
        .Q(pipe2_rx_pe_data_r[198]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[233] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[233] ),
        .Q(pipe2_rx_pe_data_r[199]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[234] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[234] ),
        .Q(pipe2_rx_pe_data_r[200]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[235] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[235] ),
        .Q(pipe2_rx_pe_data_r[201]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[236] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[236] ),
        .Q(pipe2_rx_pe_data_r[202]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[237] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[237] ),
        .Q(pipe2_rx_pe_data_r[203]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[238] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[238] ),
        .Q(pipe2_rx_pe_data_r[204]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[239] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[239] ),
        .Q(pipe2_rx_pe_data_r[205]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[23] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[23] ),
        .Q(\raw_data_r2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \raw_data_r2_reg[240] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[240] ),
        .Q(pipe2_rx_pe_data_r[206]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[241] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[241] ),
        .Q(pipe2_rx_pe_data_r[207]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[242] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[242] ),
        .Q(pipe2_rx_pe_data_r[208]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[243] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[243] ),
        .Q(pipe2_rx_pe_data_r[209]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[244] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[244] ),
        .Q(pipe2_rx_pe_data_r[210]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[245] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[245] ),
        .Q(pipe2_rx_pe_data_r[211]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[246] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[246] ),
        .Q(pipe2_rx_pe_data_r[212]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[247] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[247] ),
        .Q(pipe2_rx_pe_data_r[213]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[248] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[248] ),
        .Q(pipe2_rx_pe_data_r[214]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[249] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[249] ),
        .Q(pipe2_rx_pe_data_r[215]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[24] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[24] ),
        .Q(\raw_data_r2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \raw_data_r2_reg[250] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[250] ),
        .Q(pipe2_rx_pe_data_r[216]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[251] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[251] ),
        .Q(pipe2_rx_pe_data_r[217]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[252] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[252] ),
        .Q(pipe2_rx_pe_data_r[218]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[253] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[253] ),
        .Q(pipe2_rx_pe_data_r[219]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[254] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[254] ),
        .Q(pipe2_rx_pe_data_r[220]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[255] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[255] ),
        .Q(pipe2_rx_pe_data_r[221]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[256] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[256] ),
        .Q(pipe2_rx_pe_data_r[222]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[257] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[257] ),
        .Q(pipe2_rx_pe_data_r[223]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[258] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[258] ),
        .Q(pipe2_rx_pe_data_r[224]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[259] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[259] ),
        .Q(pipe2_rx_pe_data_r[225]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[25] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[25] ),
        .Q(\raw_data_r2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \raw_data_r2_reg[260] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[260] ),
        .Q(pipe2_rx_pe_data_r[226]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[261] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[261] ),
        .Q(pipe2_rx_pe_data_r[227]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[262] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[262] ),
        .Q(pipe2_rx_pe_data_r[228]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[263] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[263] ),
        .Q(pipe2_rx_pe_data_r[229]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[264] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[264] ),
        .Q(pipe2_rx_pe_data_r[230]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[265] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[265] ),
        .Q(pipe2_rx_pe_data_r[231]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[266] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[266] ),
        .Q(pipe2_rx_pe_data_r[232]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[267] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[267] ),
        .Q(pipe2_rx_pe_data_r[233]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[268] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[268] ),
        .Q(pipe2_rx_pe_data_r[234]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[269] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[269] ),
        .Q(pipe2_rx_pe_data_r[235]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[26] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[26] ),
        .Q(\raw_data_r2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \raw_data_r2_reg[270] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[270] ),
        .Q(pipe2_rx_pe_data_r[236]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[271] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[271] ),
        .Q(pipe2_rx_pe_data_r[237]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[272] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[272] ),
        .Q(pipe2_rx_pe_data_r[238]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[273] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[273] ),
        .Q(pipe2_rx_pe_data_r[239]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[274] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[274] ),
        .Q(pipe2_rx_pe_data_r[240]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[275] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[275] ),
        .Q(pipe2_rx_pe_data_r[241]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[276] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[276] ),
        .Q(pipe2_rx_pe_data_r[242]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[277] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[277] ),
        .Q(pipe2_rx_pe_data_r[243]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[278] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[278] ),
        .Q(pipe2_rx_pe_data_r[244]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[279] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[279] ),
        .Q(pipe2_rx_pe_data_r[245]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[27] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[27] ),
        .Q(\raw_data_r2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \raw_data_r2_reg[280] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[280] ),
        .Q(pipe2_rx_pe_data_r[246]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[281] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[281] ),
        .Q(pipe2_rx_pe_data_r[247]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[282] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[282] ),
        .Q(pipe2_rx_pe_data_r[248]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[283] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[283] ),
        .Q(pipe2_rx_pe_data_r[249]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[284] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[284] ),
        .Q(pipe2_rx_pe_data_r[250]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[285] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[285] ),
        .Q(pipe2_rx_pe_data_r[251]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[286] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[286] ),
        .Q(pipe2_rx_pe_data_r[252]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[287] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[287] ),
        .Q(pipe2_rx_pe_data_r[253]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[288] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[288] ),
        .Q(pipe2_rx_pe_data_r[254]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[289] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[289] ),
        .Q(pipe2_rx_pe_data_r[255]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[28] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[28] ),
        .Q(\raw_data_r2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \raw_data_r2_reg[29] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[29] ),
        .Q(\raw_data_r2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \raw_data_r2_reg[2] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[2] ),
        .Q(\raw_data_r2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \raw_data_r2_reg[30] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[30] ),
        .Q(\raw_data_r2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \raw_data_r2_reg[31] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[31] ),
        .Q(\raw_data_r2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \raw_data_r2_reg[32] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[32] ),
        .Q(\raw_data_r2_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \raw_data_r2_reg[33] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[33] ),
        .Q(\raw_data_r2_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \raw_data_r2_reg[34] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[34] ),
        .Q(pipe2_rx_pe_data_r[0]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[35] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[35] ),
        .Q(pipe2_rx_pe_data_r[1]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[36] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[36] ),
        .Q(pipe2_rx_pe_data_r[2]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[37] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[37] ),
        .Q(pipe2_rx_pe_data_r[3]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[38] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[38] ),
        .Q(pipe2_rx_pe_data_r[4]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[39] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[39] ),
        .Q(pipe2_rx_pe_data_r[5]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[3] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[3] ),
        .Q(\raw_data_r2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \raw_data_r2_reg[40] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[40] ),
        .Q(pipe2_rx_pe_data_r[6]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[41] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[41] ),
        .Q(pipe2_rx_pe_data_r[7]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[42] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[42] ),
        .Q(pipe2_rx_pe_data_r[8]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[43] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[43] ),
        .Q(pipe2_rx_pe_data_r[9]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[44] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[44] ),
        .Q(pipe2_rx_pe_data_r[10]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[45] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[45] ),
        .Q(pipe2_rx_pe_data_r[11]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[46] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[46] ),
        .Q(pipe2_rx_pe_data_r[12]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[47] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[47] ),
        .Q(pipe2_rx_pe_data_r[13]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[48] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[48] ),
        .Q(pipe2_rx_pe_data_r[14]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[49] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[49] ),
        .Q(pipe2_rx_pe_data_r[15]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[4] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[4] ),
        .Q(\raw_data_r2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \raw_data_r2_reg[50] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[50] ),
        .Q(pipe2_rx_pe_data_r[16]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[51] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[51] ),
        .Q(pipe2_rx_pe_data_r[17]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[52] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[52] ),
        .Q(pipe2_rx_pe_data_r[18]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[53] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[53] ),
        .Q(pipe2_rx_pe_data_r[19]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[54] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[54] ),
        .Q(pipe2_rx_pe_data_r[20]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[55] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[55] ),
        .Q(pipe2_rx_pe_data_r[21]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[56] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[56] ),
        .Q(pipe2_rx_pe_data_r[22]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[57] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[57] ),
        .Q(pipe2_rx_pe_data_r[23]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[58] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[58] ),
        .Q(pipe2_rx_pe_data_r[24]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[59] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[59] ),
        .Q(pipe2_rx_pe_data_r[25]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[5] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[5] ),
        .Q(\raw_data_r2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \raw_data_r2_reg[60] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[60] ),
        .Q(pipe2_rx_pe_data_r[26]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[61] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[61] ),
        .Q(pipe2_rx_pe_data_r[27]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[62] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[62] ),
        .Q(pipe2_rx_pe_data_r[28]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[63] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[63] ),
        .Q(pipe2_rx_pe_data_r[29]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[64] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[64] ),
        .Q(pipe2_rx_pe_data_r[30]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[65] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[65] ),
        .Q(pipe2_rx_pe_data_r[31]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[66] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[66] ),
        .Q(pipe2_rx_pe_data_r[32]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[67] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[67] ),
        .Q(pipe2_rx_pe_data_r[33]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[68] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[68] ),
        .Q(pipe2_rx_pe_data_r[34]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[69] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[69] ),
        .Q(pipe2_rx_pe_data_r[35]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[6] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[6] ),
        .Q(\raw_data_r2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \raw_data_r2_reg[70] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[70] ),
        .Q(pipe2_rx_pe_data_r[36]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[71] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[71] ),
        .Q(pipe2_rx_pe_data_r[37]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[72] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[72] ),
        .Q(pipe2_rx_pe_data_r[38]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[73] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[73] ),
        .Q(pipe2_rx_pe_data_r[39]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[74] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[74] ),
        .Q(pipe2_rx_pe_data_r[40]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[75] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[75] ),
        .Q(pipe2_rx_pe_data_r[41]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[76] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[76] ),
        .Q(pipe2_rx_pe_data_r[42]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[77] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[77] ),
        .Q(pipe2_rx_pe_data_r[43]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[78] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[78] ),
        .Q(pipe2_rx_pe_data_r[44]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[79] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[79] ),
        .Q(pipe2_rx_pe_data_r[45]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[7] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[7] ),
        .Q(\raw_data_r2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \raw_data_r2_reg[80] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[80] ),
        .Q(pipe2_rx_pe_data_r[46]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[81] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[81] ),
        .Q(pipe2_rx_pe_data_r[47]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[82] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[82] ),
        .Q(pipe2_rx_pe_data_r[48]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[83] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[83] ),
        .Q(pipe2_rx_pe_data_r[49]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[84] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[84] ),
        .Q(pipe2_rx_pe_data_r[50]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[85] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[85] ),
        .Q(pipe2_rx_pe_data_r[51]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[86] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[86] ),
        .Q(pipe2_rx_pe_data_r[52]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[87] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[87] ),
        .Q(pipe2_rx_pe_data_r[53]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[88] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[88] ),
        .Q(pipe2_rx_pe_data_r[54]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[89] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[89] ),
        .Q(pipe2_rx_pe_data_r[55]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[8] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[8] ),
        .Q(\raw_data_r2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \raw_data_r2_reg[90] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[90] ),
        .Q(pipe2_rx_pe_data_r[56]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[91] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[91] ),
        .Q(pipe2_rx_pe_data_r[57]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[92] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[92] ),
        .Q(pipe2_rx_pe_data_r[58]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[93] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[93] ),
        .Q(pipe2_rx_pe_data_r[59]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[94] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[94] ),
        .Q(pipe2_rx_pe_data_r[60]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[95] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[95] ),
        .Q(pipe2_rx_pe_data_r[61]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[96] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[96] ),
        .Q(pipe2_rx_pe_data_r[62]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[97] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[97] ),
        .Q(pipe2_rx_pe_data_r[63]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[98] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[98] ),
        .Q(pipe2_rx_pe_data_r[64]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[99] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[99] ),
        .Q(pipe2_rx_pe_data_r[65]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[9] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[9] ),
        .Q(\raw_data_r2_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[0] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[0]),
        .Q(\raw_data_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[100] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[100]),
        .Q(\raw_data_r_reg_n_0_[100] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[101] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[101]),
        .Q(\raw_data_r_reg_n_0_[101] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[102] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[102]),
        .Q(\raw_data_r_reg_n_0_[102] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[103] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[103]),
        .Q(\raw_data_r_reg_n_0_[103] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[104] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[104]),
        .Q(\raw_data_r_reg_n_0_[104] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[105] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[105]),
        .Q(\raw_data_r_reg_n_0_[105] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[106] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[106]),
        .Q(\raw_data_r_reg_n_0_[106] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[107] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[107]),
        .Q(\raw_data_r_reg_n_0_[107] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[108] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[108]),
        .Q(\raw_data_r_reg_n_0_[108] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[109] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[109]),
        .Q(\raw_data_r_reg_n_0_[109] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[10] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[10]),
        .Q(\raw_data_r_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[110] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[110]),
        .Q(\raw_data_r_reg_n_0_[110] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[111] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[111]),
        .Q(\raw_data_r_reg_n_0_[111] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[112] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[112]),
        .Q(\raw_data_r_reg_n_0_[112] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[113] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[113]),
        .Q(\raw_data_r_reg_n_0_[113] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[114] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[114]),
        .Q(\raw_data_r_reg_n_0_[114] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[115] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[115]),
        .Q(\raw_data_r_reg_n_0_[115] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[116] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[116]),
        .Q(\raw_data_r_reg_n_0_[116] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[117] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[117]),
        .Q(\raw_data_r_reg_n_0_[117] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[118] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[118]),
        .Q(\raw_data_r_reg_n_0_[118] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[119] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[119]),
        .Q(\raw_data_r_reg_n_0_[119] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[11] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[11]),
        .Q(\raw_data_r_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[120] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[120]),
        .Q(\raw_data_r_reg_n_0_[120] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[121] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[121]),
        .Q(\raw_data_r_reg_n_0_[121] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[122] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[122]),
        .Q(\raw_data_r_reg_n_0_[122] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[123] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[123]),
        .Q(\raw_data_r_reg_n_0_[123] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[124] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[124]),
        .Q(\raw_data_r_reg_n_0_[124] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[125] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[125]),
        .Q(\raw_data_r_reg_n_0_[125] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[126] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[126]),
        .Q(\raw_data_r_reg_n_0_[126] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[127] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[127]),
        .Q(\raw_data_r_reg_n_0_[127] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[128] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[128]),
        .Q(\raw_data_r_reg_n_0_[128] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[129] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[129]),
        .Q(\raw_data_r_reg_n_0_[129] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[12] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[12]),
        .Q(\raw_data_r_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[130] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[130]),
        .Q(\raw_data_r_reg_n_0_[130] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[131] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[131]),
        .Q(\raw_data_r_reg_n_0_[131] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[132] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[132]),
        .Q(\raw_data_r_reg_n_0_[132] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[133] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[133]),
        .Q(\raw_data_r_reg_n_0_[133] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[134] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[134]),
        .Q(\raw_data_r_reg_n_0_[134] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[135] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[135]),
        .Q(\raw_data_r_reg_n_0_[135] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[136] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[136]),
        .Q(\raw_data_r_reg_n_0_[136] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[137] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[137]),
        .Q(\raw_data_r_reg_n_0_[137] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[138] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[138]),
        .Q(\raw_data_r_reg_n_0_[138] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[139] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[139]),
        .Q(\raw_data_r_reg_n_0_[139] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[13] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[13]),
        .Q(\raw_data_r_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[140] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[140]),
        .Q(\raw_data_r_reg_n_0_[140] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[141] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[141]),
        .Q(\raw_data_r_reg_n_0_[141] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[142] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[142]),
        .Q(\raw_data_r_reg_n_0_[142] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[143] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[143]),
        .Q(\raw_data_r_reg_n_0_[143] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[144] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[144]),
        .Q(\raw_data_r_reg_n_0_[144] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[145] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[145]),
        .Q(\raw_data_r_reg_n_0_[145] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[146] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[146]),
        .Q(\raw_data_r_reg_n_0_[146] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[147] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[147]),
        .Q(\raw_data_r_reg_n_0_[147] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[148] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[148]),
        .Q(\raw_data_r_reg_n_0_[148] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[149] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[149]),
        .Q(\raw_data_r_reg_n_0_[149] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[14] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[14]),
        .Q(\raw_data_r_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[150] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[150]),
        .Q(\raw_data_r_reg_n_0_[150] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[151] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[151]),
        .Q(\raw_data_r_reg_n_0_[151] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[152] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[152]),
        .Q(\raw_data_r_reg_n_0_[152] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[153] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[153]),
        .Q(\raw_data_r_reg_n_0_[153] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[154] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[154]),
        .Q(\raw_data_r_reg_n_0_[154] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[155] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[155]),
        .Q(\raw_data_r_reg_n_0_[155] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[156] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[156]),
        .Q(\raw_data_r_reg_n_0_[156] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[157] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[157]),
        .Q(\raw_data_r_reg_n_0_[157] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[158] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[158]),
        .Q(\raw_data_r_reg_n_0_[158] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[159] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[159]),
        .Q(\raw_data_r_reg_n_0_[159] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[15] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[15]),
        .Q(\raw_data_r_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[160] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[160]),
        .Q(\raw_data_r_reg_n_0_[160] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[161] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[161]),
        .Q(\raw_data_r_reg_n_0_[161] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[162] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[162]),
        .Q(\raw_data_r_reg_n_0_[162] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[163] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[163]),
        .Q(\raw_data_r_reg_n_0_[163] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[164] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[164]),
        .Q(\raw_data_r_reg_n_0_[164] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[165] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[165]),
        .Q(\raw_data_r_reg_n_0_[165] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[166] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[166]),
        .Q(\raw_data_r_reg_n_0_[166] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[167] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[167]),
        .Q(\raw_data_r_reg_n_0_[167] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[168] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[168]),
        .Q(\raw_data_r_reg_n_0_[168] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[169] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[169]),
        .Q(\raw_data_r_reg_n_0_[169] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[16] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[16]),
        .Q(\raw_data_r_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[170] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[170]),
        .Q(\raw_data_r_reg_n_0_[170] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[171] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[171]),
        .Q(\raw_data_r_reg_n_0_[171] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[172] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[172]),
        .Q(\raw_data_r_reg_n_0_[172] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[173] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[173]),
        .Q(\raw_data_r_reg_n_0_[173] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[174] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[174]),
        .Q(\raw_data_r_reg_n_0_[174] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[175] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[175]),
        .Q(\raw_data_r_reg_n_0_[175] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[176] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[176]),
        .Q(\raw_data_r_reg_n_0_[176] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[177] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[177]),
        .Q(\raw_data_r_reg_n_0_[177] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[178] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[178]),
        .Q(\raw_data_r_reg_n_0_[178] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[179] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[179]),
        .Q(\raw_data_r_reg_n_0_[179] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[17] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[17]),
        .Q(\raw_data_r_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[180] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[180]),
        .Q(\raw_data_r_reg_n_0_[180] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[181] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[181]),
        .Q(\raw_data_r_reg_n_0_[181] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[182] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[182]),
        .Q(\raw_data_r_reg_n_0_[182] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[183] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[183]),
        .Q(\raw_data_r_reg_n_0_[183] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[184] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[184]),
        .Q(\raw_data_r_reg_n_0_[184] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[185] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[185]),
        .Q(\raw_data_r_reg_n_0_[185] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[186] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[186]),
        .Q(\raw_data_r_reg_n_0_[186] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[187] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[187]),
        .Q(\raw_data_r_reg_n_0_[187] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[188] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[188]),
        .Q(\raw_data_r_reg_n_0_[188] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[189] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[189]),
        .Q(\raw_data_r_reg_n_0_[189] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[18] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[18]),
        .Q(\raw_data_r_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[190] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[190]),
        .Q(\raw_data_r_reg_n_0_[190] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[191] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[191]),
        .Q(\raw_data_r_reg_n_0_[191] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[192] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[192]),
        .Q(\raw_data_r_reg_n_0_[192] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[193] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[193]),
        .Q(\raw_data_r_reg_n_0_[193] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[194] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[194]),
        .Q(\raw_data_r_reg_n_0_[194] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[195] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[195]),
        .Q(\raw_data_r_reg_n_0_[195] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[196] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[196]),
        .Q(\raw_data_r_reg_n_0_[196] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[197] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[197]),
        .Q(\raw_data_r_reg_n_0_[197] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[198] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[198]),
        .Q(\raw_data_r_reg_n_0_[198] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[199] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[199]),
        .Q(\raw_data_r_reg_n_0_[199] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[19] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[19]),
        .Q(\raw_data_r_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[1] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[1]),
        .Q(\raw_data_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[200] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[200]),
        .Q(\raw_data_r_reg_n_0_[200] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[201] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[201]),
        .Q(\raw_data_r_reg_n_0_[201] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[202] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[202]),
        .Q(\raw_data_r_reg_n_0_[202] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[203] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[203]),
        .Q(\raw_data_r_reg_n_0_[203] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[204] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[204]),
        .Q(\raw_data_r_reg_n_0_[204] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[205] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[205]),
        .Q(\raw_data_r_reg_n_0_[205] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[206] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[206]),
        .Q(\raw_data_r_reg_n_0_[206] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[207] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[207]),
        .Q(\raw_data_r_reg_n_0_[207] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[208] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[208]),
        .Q(\raw_data_r_reg_n_0_[208] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[209] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[209]),
        .Q(\raw_data_r_reg_n_0_[209] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[20] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[20]),
        .Q(\raw_data_r_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[210] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[210]),
        .Q(\raw_data_r_reg_n_0_[210] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[211] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[211]),
        .Q(\raw_data_r_reg_n_0_[211] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[212] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[212]),
        .Q(\raw_data_r_reg_n_0_[212] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[213] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[213]),
        .Q(\raw_data_r_reg_n_0_[213] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[214] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[214]),
        .Q(\raw_data_r_reg_n_0_[214] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[215] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[215]),
        .Q(\raw_data_r_reg_n_0_[215] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[216] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[216]),
        .Q(\raw_data_r_reg_n_0_[216] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[217] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[217]),
        .Q(\raw_data_r_reg_n_0_[217] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[218] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[218]),
        .Q(\raw_data_r_reg_n_0_[218] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[219] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[219]),
        .Q(\raw_data_r_reg_n_0_[219] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[21] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[21]),
        .Q(\raw_data_r_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[220] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[220]),
        .Q(\raw_data_r_reg_n_0_[220] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[221] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[221]),
        .Q(\raw_data_r_reg_n_0_[221] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[222] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[222]),
        .Q(\raw_data_r_reg_n_0_[222] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[223] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[223]),
        .Q(\raw_data_r_reg_n_0_[223] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[224] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[224]),
        .Q(\raw_data_r_reg_n_0_[224] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[225] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[225]),
        .Q(\raw_data_r_reg_n_0_[225] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[226] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[226]),
        .Q(\raw_data_r_reg_n_0_[226] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[227] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[227]),
        .Q(\raw_data_r_reg_n_0_[227] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[228] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[228]),
        .Q(\raw_data_r_reg_n_0_[228] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[229] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[229]),
        .Q(\raw_data_r_reg_n_0_[229] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[22] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[22]),
        .Q(\raw_data_r_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[230] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[230]),
        .Q(\raw_data_r_reg_n_0_[230] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[231] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[231]),
        .Q(\raw_data_r_reg_n_0_[231] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[232] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[232]),
        .Q(\raw_data_r_reg_n_0_[232] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[233] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[233]),
        .Q(\raw_data_r_reg_n_0_[233] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[234] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[234]),
        .Q(\raw_data_r_reg_n_0_[234] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[235] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[235]),
        .Q(\raw_data_r_reg_n_0_[235] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[236] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[236]),
        .Q(\raw_data_r_reg_n_0_[236] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[237] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[237]),
        .Q(\raw_data_r_reg_n_0_[237] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[238] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[238]),
        .Q(\raw_data_r_reg_n_0_[238] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[239] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[239]),
        .Q(\raw_data_r_reg_n_0_[239] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[23] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[23]),
        .Q(\raw_data_r_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[240] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[240]),
        .Q(\raw_data_r_reg_n_0_[240] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[241] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[241]),
        .Q(\raw_data_r_reg_n_0_[241] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[242] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[242]),
        .Q(\raw_data_r_reg_n_0_[242] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[243] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[243]),
        .Q(\raw_data_r_reg_n_0_[243] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[244] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[244]),
        .Q(\raw_data_r_reg_n_0_[244] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[245] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[245]),
        .Q(\raw_data_r_reg_n_0_[245] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[246] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[246]),
        .Q(\raw_data_r_reg_n_0_[246] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[247] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[247]),
        .Q(\raw_data_r_reg_n_0_[247] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[248] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[248]),
        .Q(\raw_data_r_reg_n_0_[248] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[249] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[249]),
        .Q(\raw_data_r_reg_n_0_[249] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[24] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[24]),
        .Q(\raw_data_r_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[250] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[250]),
        .Q(\raw_data_r_reg_n_0_[250] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[251] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[251]),
        .Q(\raw_data_r_reg_n_0_[251] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[252] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[252]),
        .Q(\raw_data_r_reg_n_0_[252] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[253] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[253]),
        .Q(\raw_data_r_reg_n_0_[253] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[254] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[254]),
        .Q(\raw_data_r_reg_n_0_[254] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[255] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[255]),
        .Q(\raw_data_r_reg_n_0_[255] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[256] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[256]),
        .Q(\raw_data_r_reg_n_0_[256] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[257] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[257]),
        .Q(\raw_data_r_reg_n_0_[257] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[258] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[258]),
        .Q(\raw_data_r_reg_n_0_[258] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[259] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[259]),
        .Q(\raw_data_r_reg_n_0_[259] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[25] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[25]),
        .Q(\raw_data_r_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[260] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[260]),
        .Q(\raw_data_r_reg_n_0_[260] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[261] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[261]),
        .Q(\raw_data_r_reg_n_0_[261] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[262] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[262]),
        .Q(\raw_data_r_reg_n_0_[262] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[263] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[263]),
        .Q(\raw_data_r_reg_n_0_[263] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[264] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[264]),
        .Q(\raw_data_r_reg_n_0_[264] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[265] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[265]),
        .Q(\raw_data_r_reg_n_0_[265] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[266] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[266]),
        .Q(\raw_data_r_reg_n_0_[266] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[267] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[267]),
        .Q(\raw_data_r_reg_n_0_[267] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[268] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[268]),
        .Q(\raw_data_r_reg_n_0_[268] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[269] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[269]),
        .Q(\raw_data_r_reg_n_0_[269] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[26] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[26]),
        .Q(\raw_data_r_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[270] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[270]),
        .Q(\raw_data_r_reg_n_0_[270] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[271] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[271]),
        .Q(\raw_data_r_reg_n_0_[271] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[272] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[272]),
        .Q(\raw_data_r_reg_n_0_[272] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[273] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[273]),
        .Q(\raw_data_r_reg_n_0_[273] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[274] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[274]),
        .Q(\raw_data_r_reg_n_0_[274] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[275] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[275]),
        .Q(\raw_data_r_reg_n_0_[275] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[276] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[276]),
        .Q(\raw_data_r_reg_n_0_[276] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[277] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[277]),
        .Q(\raw_data_r_reg_n_0_[277] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[278] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[278]),
        .Q(\raw_data_r_reg_n_0_[278] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[279] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[279]),
        .Q(\raw_data_r_reg_n_0_[279] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[27] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[27]),
        .Q(\raw_data_r_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[280] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[280]),
        .Q(\raw_data_r_reg_n_0_[280] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[281] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[281]),
        .Q(\raw_data_r_reg_n_0_[281] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[282] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[282]),
        .Q(\raw_data_r_reg_n_0_[282] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[283] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[283]),
        .Q(\raw_data_r_reg_n_0_[283] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[284] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[284]),
        .Q(\raw_data_r_reg_n_0_[284] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[285] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[285]),
        .Q(\raw_data_r_reg_n_0_[285] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[286] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[286]),
        .Q(\raw_data_r_reg_n_0_[286] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[287] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[287]),
        .Q(\raw_data_r_reg_n_0_[287] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[288] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[288]),
        .Q(\raw_data_r_reg_n_0_[288] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[289] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[289]),
        .Q(\raw_data_r_reg_n_0_[289] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[28] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[28]),
        .Q(\raw_data_r_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[29] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[29]),
        .Q(\raw_data_r_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[2] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[2]),
        .Q(\raw_data_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[30] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[30]),
        .Q(\raw_data_r_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[31] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[31]),
        .Q(\raw_data_r_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[32] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[32]),
        .Q(\raw_data_r_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[33] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[33]),
        .Q(\raw_data_r_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[34] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[34]),
        .Q(\raw_data_r_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[35] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[35]),
        .Q(\raw_data_r_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[36] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[36]),
        .Q(\raw_data_r_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[37] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[37]),
        .Q(\raw_data_r_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[38] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[38]),
        .Q(\raw_data_r_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[39] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[39]),
        .Q(\raw_data_r_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[3] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[3]),
        .Q(\raw_data_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[40] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[40]),
        .Q(\raw_data_r_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[41] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[41]),
        .Q(\raw_data_r_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[42] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[42]),
        .Q(\raw_data_r_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[43] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[43]),
        .Q(\raw_data_r_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[44] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[44]),
        .Q(\raw_data_r_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[45] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[45]),
        .Q(\raw_data_r_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[46] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[46]),
        .Q(\raw_data_r_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[47] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[47]),
        .Q(\raw_data_r_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[48] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[48]),
        .Q(\raw_data_r_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[49] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[49]),
        .Q(\raw_data_r_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[4] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[4]),
        .Q(\raw_data_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[50] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[50]),
        .Q(\raw_data_r_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[51] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[51]),
        .Q(\raw_data_r_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[52] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[52]),
        .Q(\raw_data_r_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[53] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[53]),
        .Q(\raw_data_r_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[54] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[54]),
        .Q(\raw_data_r_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[55] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[55]),
        .Q(\raw_data_r_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[56] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[56]),
        .Q(\raw_data_r_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[57] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[57]),
        .Q(\raw_data_r_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[58] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[58]),
        .Q(\raw_data_r_reg_n_0_[58] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[59] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[59]),
        .Q(\raw_data_r_reg_n_0_[59] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[5] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[5]),
        .Q(\raw_data_r_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[60] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[60]),
        .Q(\raw_data_r_reg_n_0_[60] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[61] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[61]),
        .Q(\raw_data_r_reg_n_0_[61] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[62] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[62]),
        .Q(\raw_data_r_reg_n_0_[62] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[63] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[63]),
        .Q(\raw_data_r_reg_n_0_[63] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[64] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[64]),
        .Q(\raw_data_r_reg_n_0_[64] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[65] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[65]),
        .Q(\raw_data_r_reg_n_0_[65] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[66] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[66]),
        .Q(\raw_data_r_reg_n_0_[66] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[67] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[67]),
        .Q(\raw_data_r_reg_n_0_[67] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[68] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[68]),
        .Q(\raw_data_r_reg_n_0_[68] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[69] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[69]),
        .Q(\raw_data_r_reg_n_0_[69] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[6] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[6]),
        .Q(\raw_data_r_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[70] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[70]),
        .Q(\raw_data_r_reg_n_0_[70] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[71] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[71]),
        .Q(\raw_data_r_reg_n_0_[71] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[72] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[72]),
        .Q(\raw_data_r_reg_n_0_[72] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[73] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[73]),
        .Q(\raw_data_r_reg_n_0_[73] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[74] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[74]),
        .Q(\raw_data_r_reg_n_0_[74] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[75] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[75]),
        .Q(\raw_data_r_reg_n_0_[75] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[76] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[76]),
        .Q(\raw_data_r_reg_n_0_[76] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[77] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[77]),
        .Q(\raw_data_r_reg_n_0_[77] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[78] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[78]),
        .Q(\raw_data_r_reg_n_0_[78] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[79] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[79]),
        .Q(\raw_data_r_reg_n_0_[79] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[7] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[7]),
        .Q(\raw_data_r_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[80] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[80]),
        .Q(\raw_data_r_reg_n_0_[80] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[81] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[81]),
        .Q(\raw_data_r_reg_n_0_[81] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[82] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[82]),
        .Q(\raw_data_r_reg_n_0_[82] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[83] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[83]),
        .Q(\raw_data_r_reg_n_0_[83] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[84] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[84]),
        .Q(\raw_data_r_reg_n_0_[84] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[85] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[85]),
        .Q(\raw_data_r_reg_n_0_[85] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[86] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[86]),
        .Q(\raw_data_r_reg_n_0_[86] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[87] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[87]),
        .Q(\raw_data_r_reg_n_0_[87] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[88] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[88]),
        .Q(\raw_data_r_reg_n_0_[88] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[89] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[89]),
        .Q(\raw_data_r_reg_n_0_[89] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[8] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[8]),
        .Q(\raw_data_r_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[90] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[90]),
        .Q(\raw_data_r_reg_n_0_[90] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[91] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[91]),
        .Q(\raw_data_r_reg_n_0_[91] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[92] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[92]),
        .Q(\raw_data_r_reg_n_0_[92] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[93] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[93]),
        .Q(\raw_data_r_reg_n_0_[93] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[94] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[94]),
        .Q(\raw_data_r_reg_n_0_[94] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[95] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[95]),
        .Q(\raw_data_r_reg_n_0_[95] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[96] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[96]),
        .Q(\raw_data_r_reg_n_0_[96] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[97] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[97]),
        .Q(\raw_data_r_reg_n_0_[97] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[98] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[98]),
        .Q(\raw_data_r_reg_n_0_[98] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[99] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[99]),
        .Q(\raw_data_r_reg_n_0_[99] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[9] 
       (.C(m_axi_rx_tlast_reg_0),
        .CE(E),
        .D(D[9]),
        .Q(\raw_data_r_reg_n_0_[9] ),
        .R(1'b0));
  FDRE rx_cc_r1_reg
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(got_cc_i_3),
        .Q(rx_cc_r1),
        .R(1'b0));
  FDRE rx_cc_r2_reg
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(rx_cc_r1),
        .Q(rx_cc_r2),
        .R(1'b0));
  FDRE rx_ll_dv_r1_reg
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(rxdatavalid_to_ll_i),
        .Q(rx_ll_dv_r1),
        .R(1'b0));
  FDRE rx_ll_dv_r2_reg
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(rx_ll_dv_r1),
        .Q(rx_ll_dv_r2),
        .R(1'b0));
  FDRE rx_pdu_ok_reg
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(rx_pe_data_v_r),
        .Q(rx_pdu_ok),
        .R(1'b0));
  FDRE rx_pe_data_v_r2_reg
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(rx_pe_data_v_r),
        .Q(rx_pe_data_v_r2),
        .R(1'b0));
  FDRE rx_pe_data_v_r_reg
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(rx_pe_data_v_c),
        .Q(rx_pe_data_v_r),
        .R(1'b0));
  FDRE rx_sep_r_reg
       (.C(m_axi_rx_tlast_reg_0),
        .CE(1'b1),
        .D(D[1]),
        .Q(rx_sep_r),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SUPPORT_RESET_LOGIC
   (sysreset_from_support,
    gt_reset_out,
    stg5_reg,
    init_clk,
    D,
    \debounce_gt_rst_r_reg[0]_0 );
  output sysreset_from_support;
  output gt_reset_out;
  input stg5_reg;
  input init_clk;
  input [0:0]D;
  input [0:0]\debounce_gt_rst_r_reg[0]_0 ;

  wire [0:0]D;
  wire SYSTEM_RESET0_n_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [0:3]debounce_gt_rst_r;
  wire [0:0]\debounce_gt_rst_r_reg[0]_0 ;
  wire \dly_gt_rst_r_reg[17]_srl18_n_0 ;
  wire gt_reset_out;
  wire gt_rst_r;
  wire gt_rst_r0_n_0;
  wire init_clk;
  wire [0:3]reset_debounce_r;
  wire stg5_reg;
  wire sysreset_from_support;
  wire u_rst_sync_gt_n_0;
  wire \NLW_dly_gt_rst_r_reg[17]_srl18_Q31_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h8000)) 
    SYSTEM_RESET0
       (.I0(reset_debounce_r[2]),
        .I1(reset_debounce_r[3]),
        .I2(reset_debounce_r[0]),
        .I3(reset_debounce_r[1]),
        .O(SYSTEM_RESET0_n_0));
  FDRE #(
    .INIT(1'b1)) 
    SYSTEM_RESET_reg
       (.C(stg5_reg),
        .CE(1'b1),
        .D(SYSTEM_RESET0_n_0),
        .Q(sysreset_from_support),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \debounce_gt_rst_r_reg[0] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\debounce_gt_rst_r_reg[0]_0 ),
        .Q(debounce_gt_rst_r[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \debounce_gt_rst_r_reg[1] 
       (.C(init_clk),
        .CE(1'b1),
        .D(debounce_gt_rst_r[0]),
        .Q(debounce_gt_rst_r[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \debounce_gt_rst_r_reg[2] 
       (.C(init_clk),
        .CE(1'b1),
        .D(debounce_gt_rst_r[1]),
        .Q(debounce_gt_rst_r[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \debounce_gt_rst_r_reg[3] 
       (.C(init_clk),
        .CE(1'b1),
        .D(debounce_gt_rst_r[2]),
        .Q(debounce_gt_rst_r[3]),
        .R(1'b0));
  (* srl_bus_name = "inst/\support_reset_logic_i/dly_gt_rst_r_reg " *) 
  (* srl_name = "inst/\support_reset_logic_i/dly_gt_rst_r_reg[17]_srl18 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \dly_gt_rst_r_reg[17]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(init_clk),
        .D(gt_rst_r),
        .Q(\dly_gt_rst_r_reg[17]_srl18_n_0 ),
        .Q31(\NLW_dly_gt_rst_r_reg[17]_srl18_Q31_UNCONNECTED ));
  FDRE #(
    .INIT(1'b0)) 
    \dly_gt_rst_r_reg[18] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\dly_gt_rst_r_reg[17]_srl18_n_0 ),
        .Q(gt_reset_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    gt_rst_r0
       (.I0(debounce_gt_rst_r[2]),
        .I1(debounce_gt_rst_r[3]),
        .I2(debounce_gt_rst_r[0]),
        .I3(debounce_gt_rst_r[1]),
        .O(gt_rst_r0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gt_rst_r_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(gt_rst_r0_n_0),
        .Q(gt_rst_r),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \reset_debounce_r_reg[0] 
       (.C(stg5_reg),
        .CE(1'b1),
        .D(D),
        .Q(reset_debounce_r[0]),
        .S(u_rst_sync_gt_n_0));
  FDSE #(
    .INIT(1'b0)) 
    \reset_debounce_r_reg[1] 
       (.C(stg5_reg),
        .CE(1'b1),
        .D(reset_debounce_r[0]),
        .Q(reset_debounce_r[1]),
        .S(u_rst_sync_gt_n_0));
  FDSE #(
    .INIT(1'b0)) 
    \reset_debounce_r_reg[2] 
       (.C(stg5_reg),
        .CE(1'b1),
        .D(reset_debounce_r[1]),
        .Q(reset_debounce_r[2]),
        .S(u_rst_sync_gt_n_0));
  FDSE #(
    .INIT(1'b0)) 
    \reset_debounce_r_reg[3] 
       (.C(stg5_reg),
        .CE(1'b1),
        .D(reset_debounce_r[2]),
        .Q(reset_debounce_r[3]),
        .S(u_rst_sync_gt_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync_1 u_rst_sync_gt
       (.SS(u_rst_sync_gt_n_0),
        .in0(gt_rst_r),
        .stg5_reg_0(stg5_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SYM_DEC
   (RX_SEP_reg_0,
    RX_SEP7_reg_0,
    illegal_btf_i,
    RESET2FC_lane3_i,
    D,
    \remote_rdy_cntr_reg[1]_0 ,
    rx_pe_data_v_i,
    RX_HEADER_0_REG_reg_0,
    \rx_na_idles_cntr_reg[4]_0 ,
    rx_header_1_i_0,
    \RX_DATA_REG_reg[0]_0 ,
    \RX_DATA_REG_reg[63]_0 ,
    RESET,
    rx_keep_dec_lane_30,
    RXDATAVALID_IN_REG,
    remote_ready_det_reg_0,
    remote_ready_r_reg,
    remote_ready_i,
    remote_ready_r_reg_0,
    rxdatavalid_to_ll_i);
  output RX_SEP_reg_0;
  output RX_SEP7_reg_0;
  output illegal_btf_i;
  output RESET2FC_lane3_i;
  output [71:0]D;
  output \remote_rdy_cntr_reg[1]_0 ;
  output [0:0]rx_pe_data_v_i;
  input RX_HEADER_0_REG_reg_0;
  input \rx_na_idles_cntr_reg[4]_0 ;
  input rx_header_1_i_0;
  input \RX_DATA_REG_reg[0]_0 ;
  input [63:0]\RX_DATA_REG_reg[63]_0 ;
  input RESET;
  input rx_keep_dec_lane_30;
  input RXDATAVALID_IN_REG;
  input remote_ready_det_reg_0;
  input remote_ready_r_reg;
  input [0:0]remote_ready_i;
  input remote_ready_r_reg_0;
  input [0:0]rxdatavalid_to_ll_i;

  wire CB_detect0;
  wire [71:0]D;
  wire ILLEGAL_BTF0;
  wire ILLEGAL_BTF_i_2__2_n_0;
  wire ILLEGAL_BTF_i_3__2_n_0;
  wire ILLEGAL_BTF_i_4__1_n_0;
  wire ILLEGAL_BTF_i_5__1_n_0;
  wire ILLEGAL_BTF_i_6__1_n_0;
  wire ILLEGAL_BTF_i_7__1_n_0;
  wire ILLEGAL_BTF_i_8__1_n_0;
  wire ILLEGAL_BTF_i_9__1_n_0;
  wire RESET;
  wire RESET2FC_lane3_i;
  wire RXDATAVALID_IN_REG;
  wire \RX_DATA_REG_reg[0]_0 ;
  wire [63:0]\RX_DATA_REG_reg[63]_0 ;
  wire RX_HEADER_0_REG_reg_0;
  wire RX_NA_IDLE_i_2__2_n_0;
  wire RX_NA_IDLE_reg_n_0;
  wire \RX_PE_DATA[0]_i_1__2_n_0 ;
  wire \RX_PE_DATA[0]_i_2__1_n_0 ;
  wire \RX_PE_DATA[0]_i_3__1_n_0 ;
  wire \RX_PE_DATA[0]_i_4__1_n_0 ;
  wire \RX_PE_DATA[0]_i_5__1_n_0 ;
  wire \RX_PE_DATA[48]_i_1__2_n_0 ;
  wire \RX_PE_DATA[48]_i_2__2_n_0 ;
  wire \RX_PE_DATA[48]_i_3__1_n_0 ;
  wire \RX_PE_DATA[48]_i_4__1_n_0 ;
  wire \RX_PE_DATA[48]_i_5__1_n_0 ;
  wire \RX_PE_DATA[49]_i_1__2_n_0 ;
  wire \RX_PE_DATA[50]_i_1__2_n_0 ;
  wire \RX_PE_DATA[51]_i_1__2_n_0 ;
  wire \RX_PE_DATA[52]_i_1__2_n_0 ;
  wire \RX_PE_DATA[53]_i_1__2_n_0 ;
  wire \RX_PE_DATA[54]_i_1__2_n_0 ;
  wire \RX_PE_DATA[55]_i_1__2_n_0 ;
  wire \RX_PE_DATA[56]_i_1__2_n_0 ;
  wire \RX_PE_DATA[56]_i_2__2_n_0 ;
  wire \RX_PE_DATA[56]_i_3__1_n_0 ;
  wire \RX_PE_DATA[57]_i_1__2_n_0 ;
  wire \RX_PE_DATA[57]_i_2__1_n_0 ;
  wire \RX_PE_DATA[58]_i_1__2_n_0 ;
  wire \RX_PE_DATA[59]_i_1__1_n_0 ;
  wire \RX_PE_DATA[59]_i_2__1_n_0 ;
  wire \RX_PE_DATA[60]_i_1__1_n_0 ;
  wire \RX_PE_DATA[61]_i_1__1_n_0 ;
  wire \RX_PE_DATA[62]_i_1__1_n_0 ;
  wire \RX_PE_DATA[63]_i_1__2_n_0 ;
  wire RX_PE_DATA_V0;
  wire RX_SEP7_reg_0;
  wire \RX_SEP_NB[0]_i_1__2_n_0 ;
  wire \RX_SEP_NB[1]_i_1__2_n_0 ;
  wire \RX_SEP_NB[2]_i_1__2_n_0 ;
  wire RX_SEP_reg_0;
  wire [15:0]Shift4Reset2FC;
  wire Shift4Reset2FC0;
  wire illegal_btf_i;
  wire [15:0]p_0_in;
  wire p_0_in5_out;
  wire [4:0]p_0_in__0;
  wire [2:0]p_1_in;
  wire [0:2]remote_rdy_cntr;
  wire remote_rdy_cntr01_out;
  wire \remote_rdy_cntr[0]_i_1__1_n_0 ;
  wire \remote_rdy_cntr[0]_i_4__2_n_0 ;
  wire \remote_rdy_cntr_reg[1]_0 ;
  wire remote_ready_det;
  wire remote_ready_det0;
  wire remote_ready_det_i_2__1_n_0;
  wire remote_ready_det_reg_0;
  wire [0:0]remote_ready_i;
  wire remote_ready_r_reg;
  wire remote_ready_r_reg_0;
  wire reset2fc_r_i_1__1_n_0;
  wire reset2fc_r_i_2__2_n_0;
  wire reset2fc_r_i_3__2_n_0;
  wire reset2fc_r_i_4__2_n_0;
  wire reset2fc_r_i_5__2_n_0;
  wire reset2fc_r_i_6__2_n_0;
  wire reset2fc_r_i_7__1_n_0;
  wire reset2fc_r_i_8__1_n_0;
  wire reset2fc_r_i_9__1_n_0;
  wire rx_header_1_i_0;
  wire rx_keep_dec_lane_30;
  wire rx_na_idle_c;
  wire \rx_na_idles_cntr[4]_i_1__2_n_0 ;
  wire [4:0]rx_na_idles_cntr_reg;
  wire \rx_na_idles_cntr_reg[4]_0 ;
  wire [0:0]rx_pe_data_v_i;
  wire rx_sep_c;
  wire [9:11]rx_sep_nb_i;
  wire [63:16]rxdata_s;
  wire [0:0]rxdatavalid_to_ll_i;
  wire [0:1]sync_header_c;
  wire [0:1]sync_header_r;

  LUT5 #(
    .INIT(32'hFFFEFEFE)) 
    ILLEGAL_BTF_i_1__2
       (.I0(ILLEGAL_BTF_i_2__2_n_0),
        .I1(ILLEGAL_BTF_i_3__2_n_0),
        .I2(ILLEGAL_BTF_i_4__1_n_0),
        .I3(ILLEGAL_BTF_i_5__1_n_0),
        .I4(ILLEGAL_BTF_i_6__1_n_0),
        .O(ILLEGAL_BTF0));
  LUT5 #(
    .INIT(32'hAAA8A022)) 
    ILLEGAL_BTF_i_2__2
       (.I0(ILLEGAL_BTF_i_5__1_n_0),
        .I1(p_0_in[4]),
        .I2(p_0_in[5]),
        .I3(p_0_in[7]),
        .I4(p_0_in[6]),
        .O(ILLEGAL_BTF_i_2__2_n_0));
  LUT6 #(
    .INIT(64'h000000000A00FE00)) 
    ILLEGAL_BTF_i_3__2
       (.I0(ILLEGAL_BTF_i_7__1_n_0),
        .I1(\RX_PE_DATA[0]_i_4__1_n_0 ),
        .I2(p_0_in[8]),
        .I3(remote_ready_det_reg_0),
        .I4(p_0_in[13]),
        .I5(\RX_PE_DATA[57]_i_2__1_n_0 ),
        .O(ILLEGAL_BTF_i_3__2_n_0));
  LUT6 #(
    .INIT(64'h00000000F8880000)) 
    ILLEGAL_BTF_i_4__1
       (.I0(p_0_in[13]),
        .I1(ILLEGAL_BTF_i_8__1_n_0),
        .I2(ILLEGAL_BTF_i_9__1_n_0),
        .I3(p_0_in[8]),
        .I4(remote_ready_det_reg_0),
        .I5(\RX_PE_DATA[57]_i_2__1_n_0 ),
        .O(ILLEGAL_BTF_i_4__1_n_0));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    ILLEGAL_BTF_i_5__1
       (.I0(p_0_in[8]),
        .I1(remote_ready_det_reg_0),
        .I2(p_0_in[13]),
        .I3(RXDATAVALID_IN_REG),
        .I4(sync_header_c[0]),
        .I5(sync_header_c[1]),
        .O(ILLEGAL_BTF_i_5__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ILLEGAL_BTF_i_6__1
       (.I0(p_0_in[1]),
        .I1(p_0_in[0]),
        .I2(p_0_in[3]),
        .I3(p_0_in[2]),
        .O(ILLEGAL_BTF_i_6__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    ILLEGAL_BTF_i_7__1
       (.I0(p_0_in[12]),
        .I1(p_0_in[15]),
        .I2(p_0_in[11]),
        .O(ILLEGAL_BTF_i_7__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    ILLEGAL_BTF_i_8__1
       (.I0(p_0_in[10]),
        .I1(p_0_in[9]),
        .I2(p_0_in[14]),
        .O(ILLEGAL_BTF_i_8__1_n_0));
  LUT3 #(
    .INIT(8'hEF)) 
    ILLEGAL_BTF_i_9__1
       (.I0(p_0_in[12]),
        .I1(p_0_in[11]),
        .I2(p_0_in[15]),
        .O(ILLEGAL_BTF_i_9__1_n_0));
  FDRE ILLEGAL_BTF_reg
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(ILLEGAL_BTF0),
        .Q(illegal_btf_i),
        .R(RESET));
  FDRE \RX_DATA_REG_reg[0] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [0]),
        .Q(rxdata_s[56]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[10] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [10]),
        .Q(rxdata_s[50]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[11] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [11]),
        .Q(rxdata_s[51]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[12] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [12]),
        .Q(rxdata_s[52]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[13] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [13]),
        .Q(rxdata_s[53]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[14] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [14]),
        .Q(rxdata_s[54]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[15] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [15]),
        .Q(rxdata_s[55]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[16] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [16]),
        .Q(rxdata_s[40]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[17] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [17]),
        .Q(rxdata_s[41]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[18] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [18]),
        .Q(rxdata_s[42]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[19] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [19]),
        .Q(rxdata_s[43]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[1] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [1]),
        .Q(rxdata_s[57]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[20] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [20]),
        .Q(rxdata_s[44]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[21] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [21]),
        .Q(rxdata_s[45]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[22] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [22]),
        .Q(rxdata_s[46]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[23] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [23]),
        .Q(rxdata_s[47]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[24] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [24]),
        .Q(rxdata_s[32]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[25] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [25]),
        .Q(rxdata_s[33]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[26] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [26]),
        .Q(rxdata_s[34]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[27] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [27]),
        .Q(rxdata_s[35]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[28] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [28]),
        .Q(rxdata_s[36]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[29] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [29]),
        .Q(rxdata_s[37]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[2] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [2]),
        .Q(rxdata_s[58]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[30] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [30]),
        .Q(rxdata_s[38]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[31] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [31]),
        .Q(rxdata_s[39]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[32] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [32]),
        .Q(rxdata_s[24]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[33] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [33]),
        .Q(rxdata_s[25]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[34] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [34]),
        .Q(rxdata_s[26]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[35] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [35]),
        .Q(rxdata_s[27]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[36] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [36]),
        .Q(rxdata_s[28]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[37] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [37]),
        .Q(rxdata_s[29]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[38] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [38]),
        .Q(rxdata_s[30]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[39] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [39]),
        .Q(rxdata_s[31]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[3] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [3]),
        .Q(rxdata_s[59]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[40] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [40]),
        .Q(rxdata_s[16]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[41] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [41]),
        .Q(rxdata_s[17]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[42] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [42]),
        .Q(rxdata_s[18]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[43] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [43]),
        .Q(rxdata_s[19]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[44] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [44]),
        .Q(rxdata_s[20]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[45] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [45]),
        .Q(rxdata_s[21]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[46] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [46]),
        .Q(rxdata_s[22]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[47] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [47]),
        .Q(rxdata_s[23]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[48] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [48]),
        .Q(p_0_in[0]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[49] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [49]),
        .Q(p_0_in[1]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[4] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [4]),
        .Q(rxdata_s[60]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[50] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [50]),
        .Q(p_0_in[2]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[51] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [51]),
        .Q(p_0_in[3]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[52] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [52]),
        .Q(p_0_in[4]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[53] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [53]),
        .Q(p_0_in[5]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[54] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [54]),
        .Q(p_0_in[6]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[55] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [55]),
        .Q(p_0_in[7]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[56] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [56]),
        .Q(p_0_in[8]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[57] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [57]),
        .Q(p_0_in[9]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[58] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [58]),
        .Q(p_0_in[10]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[59] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [59]),
        .Q(p_0_in[11]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[5] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [5]),
        .Q(rxdata_s[61]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[60] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [60]),
        .Q(p_0_in[12]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[61] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [61]),
        .Q(p_0_in[13]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[62] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [62]),
        .Q(p_0_in[14]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[63] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [63]),
        .Q(p_0_in[15]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[6] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [6]),
        .Q(rxdata_s[62]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[7] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [7]),
        .Q(rxdata_s[63]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[8] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [8]),
        .Q(rxdata_s[48]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[9] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [9]),
        .Q(rxdata_s[49]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE RX_HEADER_0_REG_reg
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(RX_HEADER_0_REG_reg_0),
        .Q(sync_header_c[1]),
        .R(1'b0));
  FDRE RX_HEADER_1_REG_reg
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rx_header_1_i_0),
        .Q(sync_header_c[0]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    RX_NA_IDLE_i_1__2
       (.I0(\RX_PE_DATA[56]_i_3__1_n_0 ),
        .I1(p_0_in[5]),
        .I2(p_0_in[4]),
        .I3(p_0_in[7]),
        .I4(p_0_in[6]),
        .I5(RX_NA_IDLE_i_2__2_n_0),
        .O(rx_na_idle_c));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    RX_NA_IDLE_i_2__2
       (.I0(p_0_in[2]),
        .I1(p_0_in[3]),
        .I2(p_0_in[0]),
        .I3(p_0_in[1]),
        .I4(\RX_PE_DATA[0]_i_3__1_n_0 ),
        .O(RX_NA_IDLE_i_2__2_n_0));
  FDRE RX_NA_IDLE_reg
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rx_na_idle_c),
        .Q(RX_NA_IDLE_reg_n_0),
        .R(RESET));
  LUT6 #(
    .INIT(64'hFFFFFFFFC4C4C480)) 
    \RX_PE_DATA[0]_i_1__2 
       (.I0(p_0_in[13]),
        .I1(sync_header_c[0]),
        .I2(\RX_PE_DATA[0]_i_2__1_n_0 ),
        .I3(\RX_PE_DATA[0]_i_3__1_n_0 ),
        .I4(\RX_PE_DATA[0]_i_4__1_n_0 ),
        .I5(\RX_PE_DATA[0]_i_5__1_n_0 ),
        .O(\RX_PE_DATA[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    \RX_PE_DATA[0]_i_2__1 
       (.I0(\RX_PE_DATA[48]_i_4__1_n_0 ),
        .I1(p_0_in[14]),
        .I2(p_0_in[9]),
        .I3(p_0_in[10]),
        .O(\RX_PE_DATA[0]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \RX_PE_DATA[0]_i_3__1 
       (.I0(p_0_in[11]),
        .I1(p_0_in[15]),
        .I2(p_0_in[12]),
        .I3(p_0_in[8]),
        .O(\RX_PE_DATA[0]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \RX_PE_DATA[0]_i_4__1 
       (.I0(p_0_in[10]),
        .I1(p_0_in[14]),
        .I2(p_0_in[9]),
        .O(\RX_PE_DATA[0]_i_4__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT4 #(
    .INIT(16'hFF9F)) 
    \RX_PE_DATA[0]_i_5__1 
       (.I0(sync_header_c[0]),
        .I1(sync_header_c[1]),
        .I2(RXDATAVALID_IN_REG),
        .I3(RESET),
        .O(\RX_PE_DATA[0]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFFF0FFFFFF)) 
    \RX_PE_DATA[48]_i_1__2 
       (.I0(\RX_PE_DATA[48]_i_3__1_n_0 ),
        .I1(\RX_PE_DATA[48]_i_4__1_n_0 ),
        .I2(RESET),
        .I3(RXDATAVALID_IN_REG),
        .I4(sync_header_c[1]),
        .I5(sync_header_c[0]),
        .O(\RX_PE_DATA[48]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT5 #(
    .INIT(32'hFBFF0000)) 
    \RX_PE_DATA[48]_i_2__2 
       (.I0(\RX_PE_DATA[48]_i_5__1_n_0 ),
        .I1(p_0_in[9]),
        .I2(p_0_in[14]),
        .I3(p_0_in[10]),
        .I4(p_0_in[7]),
        .O(\RX_PE_DATA[48]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    \RX_PE_DATA[48]_i_3__1 
       (.I0(p_0_in[14]),
        .I1(p_0_in[9]),
        .I2(p_0_in[10]),
        .I3(p_0_in[13]),
        .O(\RX_PE_DATA[48]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    \RX_PE_DATA[48]_i_4__1 
       (.I0(p_0_in[15]),
        .I1(p_0_in[11]),
        .I2(p_0_in[12]),
        .I3(p_0_in[8]),
        .O(\RX_PE_DATA[48]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFFFF)) 
    \RX_PE_DATA[48]_i_5__1 
       (.I0(p_0_in[13]),
        .I1(\RX_PE_DATA[57]_i_2__1_n_0 ),
        .I2(p_0_in[8]),
        .I3(p_0_in[12]),
        .I4(p_0_in[15]),
        .I5(p_0_in[11]),
        .O(\RX_PE_DATA[48]_i_5__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT5 #(
    .INIT(32'hFBFF0000)) 
    \RX_PE_DATA[49]_i_1__2 
       (.I0(\RX_PE_DATA[48]_i_5__1_n_0 ),
        .I1(p_0_in[9]),
        .I2(p_0_in[14]),
        .I3(p_0_in[10]),
        .I4(p_0_in[6]),
        .O(\RX_PE_DATA[49]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hFBFF0000)) 
    \RX_PE_DATA[50]_i_1__2 
       (.I0(\RX_PE_DATA[48]_i_5__1_n_0 ),
        .I1(p_0_in[9]),
        .I2(p_0_in[14]),
        .I3(p_0_in[10]),
        .I4(p_0_in[5]),
        .O(\RX_PE_DATA[50]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hFBFF0000)) 
    \RX_PE_DATA[51]_i_1__2 
       (.I0(\RX_PE_DATA[48]_i_5__1_n_0 ),
        .I1(p_0_in[9]),
        .I2(p_0_in[14]),
        .I3(p_0_in[10]),
        .I4(p_0_in[4]),
        .O(\RX_PE_DATA[51]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hFBFF0000)) 
    \RX_PE_DATA[52]_i_1__2 
       (.I0(\RX_PE_DATA[48]_i_5__1_n_0 ),
        .I1(p_0_in[9]),
        .I2(p_0_in[14]),
        .I3(p_0_in[10]),
        .I4(p_0_in[3]),
        .O(\RX_PE_DATA[52]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hFBFF0000)) 
    \RX_PE_DATA[53]_i_1__2 
       (.I0(\RX_PE_DATA[48]_i_5__1_n_0 ),
        .I1(p_0_in[9]),
        .I2(p_0_in[14]),
        .I3(p_0_in[10]),
        .I4(p_0_in[2]),
        .O(\RX_PE_DATA[53]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hFBFF0000)) 
    \RX_PE_DATA[54]_i_1__2 
       (.I0(\RX_PE_DATA[48]_i_5__1_n_0 ),
        .I1(p_0_in[9]),
        .I2(p_0_in[14]),
        .I3(p_0_in[10]),
        .I4(p_0_in[1]),
        .O(\RX_PE_DATA[54]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hFBFF0000)) 
    \RX_PE_DATA[55]_i_1__2 
       (.I0(\RX_PE_DATA[48]_i_5__1_n_0 ),
        .I1(p_0_in[9]),
        .I2(p_0_in[14]),
        .I3(p_0_in[10]),
        .I4(p_0_in[0]),
        .O(\RX_PE_DATA[55]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFBFF)) 
    \RX_PE_DATA[56]_i_1__2 
       (.I0(RESET),
        .I1(RXDATAVALID_IN_REG),
        .I2(sync_header_c[0]),
        .I3(sync_header_c[1]),
        .O(\RX_PE_DATA[56]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT5 #(
    .INIT(32'hFF00EF00)) 
    \RX_PE_DATA[56]_i_2__2 
       (.I0(p_0_in[12]),
        .I1(p_0_in[11]),
        .I2(p_0_in[8]),
        .I3(p_0_in[15]),
        .I4(\RX_PE_DATA[56]_i_3__1_n_0 ),
        .O(\RX_PE_DATA[56]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT5 #(
    .INIT(32'hFFFFFDFF)) 
    \RX_PE_DATA[56]_i_3__1 
       (.I0(p_0_in[13]),
        .I1(p_0_in[10]),
        .I2(p_0_in[9]),
        .I3(p_0_in[14]),
        .I4(\RX_PE_DATA[57]_i_2__1_n_0 ),
        .O(\RX_PE_DATA[56]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFD0000)) 
    \RX_PE_DATA[57]_i_1__2 
       (.I0(p_0_in[13]),
        .I1(\RX_PE_DATA[57]_i_2__1_n_0 ),
        .I2(p_0_in[10]),
        .I3(p_0_in[9]),
        .I4(p_0_in[14]),
        .I5(\RX_PE_DATA[48]_i_4__1_n_0 ),
        .O(\RX_PE_DATA[57]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \RX_PE_DATA[57]_i_2__1 
       (.I0(RXDATAVALID_IN_REG),
        .I1(sync_header_c[0]),
        .I2(sync_header_c[1]),
        .O(\RX_PE_DATA[57]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCCCCCCC8CC)) 
    \RX_PE_DATA[58]_i_1__2 
       (.I0(\RX_PE_DATA[57]_i_2__1_n_0 ),
        .I1(p_0_in[13]),
        .I2(\RX_PE_DATA[48]_i_4__1_n_0 ),
        .I3(p_0_in[14]),
        .I4(p_0_in[9]),
        .I5(p_0_in[10]),
        .O(\RX_PE_DATA[58]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT4 #(
    .INIT(16'hF0B0)) 
    \RX_PE_DATA[59]_i_1__1 
       (.I0(p_0_in[15]),
        .I1(p_0_in[11]),
        .I2(p_0_in[12]),
        .I3(\RX_PE_DATA[59]_i_2__1_n_0 ),
        .O(\RX_PE_DATA[59]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFBFF)) 
    \RX_PE_DATA[59]_i_2__1 
       (.I0(p_0_in[8]),
        .I1(p_0_in[10]),
        .I2(p_0_in[14]),
        .I3(p_0_in[9]),
        .I4(p_0_in[13]),
        .I5(\RX_PE_DATA[57]_i_2__1_n_0 ),
        .O(\RX_PE_DATA[59]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT4 #(
    .INIT(16'hC8CC)) 
    \RX_PE_DATA[60]_i_1__1 
       (.I0(\RX_PE_DATA[59]_i_2__1_n_0 ),
        .I1(p_0_in[11]),
        .I2(p_0_in[15]),
        .I3(p_0_in[12]),
        .O(\RX_PE_DATA[60]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT4 #(
    .INIT(16'hF0B0)) 
    \RX_PE_DATA[61]_i_1__1 
       (.I0(p_0_in[14]),
        .I1(p_0_in[9]),
        .I2(p_0_in[10]),
        .I3(\RX_PE_DATA[48]_i_5__1_n_0 ),
        .O(\RX_PE_DATA[61]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT4 #(
    .INIT(16'hC8CC)) 
    \RX_PE_DATA[62]_i_1__1 
       (.I0(\RX_PE_DATA[48]_i_5__1_n_0 ),
        .I1(p_0_in[9]),
        .I2(p_0_in[14]),
        .I3(p_0_in[10]),
        .O(\RX_PE_DATA[62]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT5 #(
    .INIT(32'hCCC8CCCC)) 
    \RX_PE_DATA[63]_i_1__2 
       (.I0(\RX_PE_DATA[56]_i_3__1_n_0 ),
        .I1(p_0_in[8]),
        .I2(p_0_in[12]),
        .I3(p_0_in[11]),
        .I4(p_0_in[15]),
        .O(\RX_PE_DATA[63]_i_1__2_n_0 ));
  FDRE \RX_PE_DATA_reg[0] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[63]),
        .Q(D[71]),
        .R(\RX_PE_DATA[0]_i_1__2_n_0 ));
  FDRE \RX_PE_DATA_reg[10] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[53]),
        .Q(D[61]),
        .R(\RX_PE_DATA[0]_i_1__2_n_0 ));
  FDRE \RX_PE_DATA_reg[11] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[52]),
        .Q(D[60]),
        .R(\RX_PE_DATA[0]_i_1__2_n_0 ));
  FDRE \RX_PE_DATA_reg[12] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[51]),
        .Q(D[59]),
        .R(\RX_PE_DATA[0]_i_1__2_n_0 ));
  FDRE \RX_PE_DATA_reg[13] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[50]),
        .Q(D[58]),
        .R(\RX_PE_DATA[0]_i_1__2_n_0 ));
  FDRE \RX_PE_DATA_reg[14] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[49]),
        .Q(D[57]),
        .R(\RX_PE_DATA[0]_i_1__2_n_0 ));
  FDRE \RX_PE_DATA_reg[15] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[48]),
        .Q(D[56]),
        .R(\RX_PE_DATA[0]_i_1__2_n_0 ));
  FDRE \RX_PE_DATA_reg[16] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[47]),
        .Q(D[55]),
        .R(\RX_PE_DATA[0]_i_1__2_n_0 ));
  FDRE \RX_PE_DATA_reg[17] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[46]),
        .Q(D[54]),
        .R(\RX_PE_DATA[0]_i_1__2_n_0 ));
  FDRE \RX_PE_DATA_reg[18] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[45]),
        .Q(D[53]),
        .R(\RX_PE_DATA[0]_i_1__2_n_0 ));
  FDRE \RX_PE_DATA_reg[19] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[44]),
        .Q(D[52]),
        .R(\RX_PE_DATA[0]_i_1__2_n_0 ));
  FDRE \RX_PE_DATA_reg[1] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[62]),
        .Q(D[70]),
        .R(\RX_PE_DATA[0]_i_1__2_n_0 ));
  FDRE \RX_PE_DATA_reg[20] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[43]),
        .Q(D[51]),
        .R(\RX_PE_DATA[0]_i_1__2_n_0 ));
  FDRE \RX_PE_DATA_reg[21] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[42]),
        .Q(D[50]),
        .R(\RX_PE_DATA[0]_i_1__2_n_0 ));
  FDRE \RX_PE_DATA_reg[22] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[41]),
        .Q(D[49]),
        .R(\RX_PE_DATA[0]_i_1__2_n_0 ));
  FDRE \RX_PE_DATA_reg[23] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[40]),
        .Q(D[48]),
        .R(\RX_PE_DATA[0]_i_1__2_n_0 ));
  FDRE \RX_PE_DATA_reg[24] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[39]),
        .Q(D[47]),
        .R(\RX_PE_DATA[0]_i_1__2_n_0 ));
  FDRE \RX_PE_DATA_reg[25] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[38]),
        .Q(D[46]),
        .R(\RX_PE_DATA[0]_i_1__2_n_0 ));
  FDRE \RX_PE_DATA_reg[26] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[37]),
        .Q(D[45]),
        .R(\RX_PE_DATA[0]_i_1__2_n_0 ));
  FDRE \RX_PE_DATA_reg[27] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[36]),
        .Q(D[44]),
        .R(\RX_PE_DATA[0]_i_1__2_n_0 ));
  FDRE \RX_PE_DATA_reg[28] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[35]),
        .Q(D[43]),
        .R(\RX_PE_DATA[0]_i_1__2_n_0 ));
  FDRE \RX_PE_DATA_reg[29] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[34]),
        .Q(D[42]),
        .R(\RX_PE_DATA[0]_i_1__2_n_0 ));
  FDRE \RX_PE_DATA_reg[2] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[61]),
        .Q(D[69]),
        .R(\RX_PE_DATA[0]_i_1__2_n_0 ));
  FDRE \RX_PE_DATA_reg[30] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[33]),
        .Q(D[41]),
        .R(\RX_PE_DATA[0]_i_1__2_n_0 ));
  FDRE \RX_PE_DATA_reg[31] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[32]),
        .Q(D[40]),
        .R(\RX_PE_DATA[0]_i_1__2_n_0 ));
  FDRE \RX_PE_DATA_reg[32] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[31]),
        .Q(D[39]),
        .R(\RX_PE_DATA[0]_i_1__2_n_0 ));
  FDRE \RX_PE_DATA_reg[33] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[30]),
        .Q(D[38]),
        .R(\RX_PE_DATA[0]_i_1__2_n_0 ));
  FDRE \RX_PE_DATA_reg[34] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[29]),
        .Q(D[37]),
        .R(\RX_PE_DATA[0]_i_1__2_n_0 ));
  FDRE \RX_PE_DATA_reg[35] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[28]),
        .Q(D[36]),
        .R(\RX_PE_DATA[0]_i_1__2_n_0 ));
  FDRE \RX_PE_DATA_reg[36] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[27]),
        .Q(D[35]),
        .R(\RX_PE_DATA[0]_i_1__2_n_0 ));
  FDRE \RX_PE_DATA_reg[37] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[26]),
        .Q(D[34]),
        .R(\RX_PE_DATA[0]_i_1__2_n_0 ));
  FDRE \RX_PE_DATA_reg[38] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[25]),
        .Q(D[33]),
        .R(\RX_PE_DATA[0]_i_1__2_n_0 ));
  FDRE \RX_PE_DATA_reg[39] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[24]),
        .Q(D[32]),
        .R(\RX_PE_DATA[0]_i_1__2_n_0 ));
  FDRE \RX_PE_DATA_reg[3] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[60]),
        .Q(D[68]),
        .R(\RX_PE_DATA[0]_i_1__2_n_0 ));
  FDRE \RX_PE_DATA_reg[40] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[23]),
        .Q(D[31]),
        .R(\RX_PE_DATA[0]_i_1__2_n_0 ));
  FDRE \RX_PE_DATA_reg[41] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[22]),
        .Q(D[30]),
        .R(\RX_PE_DATA[0]_i_1__2_n_0 ));
  FDRE \RX_PE_DATA_reg[42] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[21]),
        .Q(D[29]),
        .R(\RX_PE_DATA[0]_i_1__2_n_0 ));
  FDRE \RX_PE_DATA_reg[43] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[20]),
        .Q(D[28]),
        .R(\RX_PE_DATA[0]_i_1__2_n_0 ));
  FDRE \RX_PE_DATA_reg[44] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[19]),
        .Q(D[27]),
        .R(\RX_PE_DATA[0]_i_1__2_n_0 ));
  FDRE \RX_PE_DATA_reg[45] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[18]),
        .Q(D[26]),
        .R(\RX_PE_DATA[0]_i_1__2_n_0 ));
  FDRE \RX_PE_DATA_reg[46] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[17]),
        .Q(D[25]),
        .R(\RX_PE_DATA[0]_i_1__2_n_0 ));
  FDRE \RX_PE_DATA_reg[47] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[16]),
        .Q(D[24]),
        .R(\RX_PE_DATA[0]_i_1__2_n_0 ));
  FDRE \RX_PE_DATA_reg[48] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_PE_DATA[48]_i_2__2_n_0 ),
        .Q(D[23]),
        .R(\RX_PE_DATA[48]_i_1__2_n_0 ));
  FDRE \RX_PE_DATA_reg[49] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_PE_DATA[49]_i_1__2_n_0 ),
        .Q(D[22]),
        .R(\RX_PE_DATA[48]_i_1__2_n_0 ));
  FDRE \RX_PE_DATA_reg[4] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[59]),
        .Q(D[67]),
        .R(\RX_PE_DATA[0]_i_1__2_n_0 ));
  FDRE \RX_PE_DATA_reg[50] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_PE_DATA[50]_i_1__2_n_0 ),
        .Q(D[21]),
        .R(\RX_PE_DATA[48]_i_1__2_n_0 ));
  FDRE \RX_PE_DATA_reg[51] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_PE_DATA[51]_i_1__2_n_0 ),
        .Q(D[20]),
        .R(\RX_PE_DATA[48]_i_1__2_n_0 ));
  FDRE \RX_PE_DATA_reg[52] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_PE_DATA[52]_i_1__2_n_0 ),
        .Q(D[19]),
        .R(\RX_PE_DATA[48]_i_1__2_n_0 ));
  FDRE \RX_PE_DATA_reg[53] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_PE_DATA[53]_i_1__2_n_0 ),
        .Q(D[18]),
        .R(\RX_PE_DATA[48]_i_1__2_n_0 ));
  FDRE \RX_PE_DATA_reg[54] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_PE_DATA[54]_i_1__2_n_0 ),
        .Q(D[17]),
        .R(\RX_PE_DATA[48]_i_1__2_n_0 ));
  FDRE \RX_PE_DATA_reg[55] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_PE_DATA[55]_i_1__2_n_0 ),
        .Q(D[16]),
        .R(\RX_PE_DATA[48]_i_1__2_n_0 ));
  FDRE \RX_PE_DATA_reg[56] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_PE_DATA[56]_i_2__2_n_0 ),
        .Q(D[15]),
        .R(\RX_PE_DATA[56]_i_1__2_n_0 ));
  FDRE \RX_PE_DATA_reg[57] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_PE_DATA[57]_i_1__2_n_0 ),
        .Q(D[14]),
        .R(\RX_PE_DATA[56]_i_1__2_n_0 ));
  FDRE \RX_PE_DATA_reg[58] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_PE_DATA[58]_i_1__2_n_0 ),
        .Q(D[13]),
        .R(\RX_PE_DATA[56]_i_1__2_n_0 ));
  FDRE \RX_PE_DATA_reg[59] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_PE_DATA[59]_i_1__1_n_0 ),
        .Q(D[12]),
        .R(\RX_PE_DATA[56]_i_1__2_n_0 ));
  FDRE \RX_PE_DATA_reg[5] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[58]),
        .Q(D[66]),
        .R(\RX_PE_DATA[0]_i_1__2_n_0 ));
  FDRE \RX_PE_DATA_reg[60] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_PE_DATA[60]_i_1__1_n_0 ),
        .Q(D[11]),
        .R(\RX_PE_DATA[56]_i_1__2_n_0 ));
  FDRE \RX_PE_DATA_reg[61] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_PE_DATA[61]_i_1__1_n_0 ),
        .Q(D[10]),
        .R(\RX_PE_DATA[56]_i_1__2_n_0 ));
  FDRE \RX_PE_DATA_reg[62] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_PE_DATA[62]_i_1__1_n_0 ),
        .Q(D[9]),
        .R(\RX_PE_DATA[56]_i_1__2_n_0 ));
  FDRE \RX_PE_DATA_reg[63] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_PE_DATA[63]_i_1__2_n_0 ),
        .Q(D[8]),
        .R(\RX_PE_DATA[56]_i_1__2_n_0 ));
  FDRE \RX_PE_DATA_reg[6] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[57]),
        .Q(D[65]),
        .R(\RX_PE_DATA[0]_i_1__2_n_0 ));
  FDRE \RX_PE_DATA_reg[7] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[56]),
        .Q(D[64]),
        .R(\RX_PE_DATA[0]_i_1__2_n_0 ));
  FDRE \RX_PE_DATA_reg[8] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[55]),
        .Q(D[63]),
        .R(\RX_PE_DATA[0]_i_1__2_n_0 ));
  FDRE \RX_PE_DATA_reg[9] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[54]),
        .Q(D[62]),
        .R(\RX_PE_DATA[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    RX_SEP7_i_1__2
       (.I0(\RX_PE_DATA[56]_i_3__1_n_0 ),
        .I1(p_0_in[8]),
        .I2(p_0_in[12]),
        .I3(p_0_in[11]),
        .I4(p_0_in[15]),
        .O(p_0_in5_out));
  FDRE RX_SEP7_reg
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(p_0_in5_out),
        .Q(RX_SEP7_reg_0),
        .R(RESET));
  LUT6 #(
    .INIT(64'hFFFFFFFF04000000)) 
    \RX_SEP_NB[0]_i_1__2 
       (.I0(\RX_PE_DATA[48]_i_5__1_n_0 ),
        .I1(p_0_in[9]),
        .I2(p_0_in[14]),
        .I3(p_0_in[10]),
        .I4(p_0_in[2]),
        .I5(p_0_in5_out),
        .O(\RX_SEP_NB[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF04000000)) 
    \RX_SEP_NB[1]_i_1__2 
       (.I0(\RX_PE_DATA[48]_i_5__1_n_0 ),
        .I1(p_0_in[9]),
        .I2(p_0_in[14]),
        .I3(p_0_in[10]),
        .I4(p_0_in[1]),
        .I5(p_0_in5_out),
        .O(\RX_SEP_NB[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF04000000)) 
    \RX_SEP_NB[2]_i_1__2 
       (.I0(\RX_PE_DATA[48]_i_5__1_n_0 ),
        .I1(p_0_in[9]),
        .I2(p_0_in[14]),
        .I3(p_0_in[10]),
        .I4(p_0_in[0]),
        .I5(p_0_in5_out),
        .O(\RX_SEP_NB[2]_i_1__2_n_0 ));
  FDRE \RX_SEP_NB_reg[0] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_SEP_NB[0]_i_1__2_n_0 ),
        .Q(rx_sep_nb_i[9]),
        .R(RESET));
  FDRE \RX_SEP_NB_reg[1] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_SEP_NB[1]_i_1__2_n_0 ),
        .Q(rx_sep_nb_i[10]),
        .R(RESET));
  FDRE \RX_SEP_NB_reg[2] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_SEP_NB[2]_i_1__2_n_0 ),
        .Q(rx_sep_nb_i[11]),
        .R(RESET));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    RX_SEP_i_1__2
       (.I0(\RX_PE_DATA[48]_i_5__1_n_0 ),
        .I1(p_0_in[9]),
        .I2(p_0_in[14]),
        .I3(p_0_in[10]),
        .O(rx_sep_c));
  FDRE RX_SEP_reg
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rx_sep_c),
        .Q(RX_SEP_reg_0),
        .R(RESET));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \Shift4Reset2FC[0]_i_1__2 
       (.I0(\RX_PE_DATA[56]_i_3__1_n_0 ),
        .I1(p_0_in[6]),
        .I2(p_0_in[4]),
        .I3(p_0_in[5]),
        .I4(p_0_in[7]),
        .I5(RX_NA_IDLE_i_2__2_n_0),
        .O(CB_detect0));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAA82)) 
    \Shift4Reset2FC[15]_i_1__1 
       (.I0(RXDATAVALID_IN_REG),
        .I1(p_0_in[4]),
        .I2(p_0_in[6]),
        .I3(\RX_PE_DATA[48]_i_3__1_n_0 ),
        .I4(remote_ready_det_i_2__1_n_0),
        .I5(RESET),
        .O(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[0] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(CB_detect0),
        .Q(Shift4Reset2FC[0]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[10] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[9]),
        .Q(Shift4Reset2FC[10]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[11] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[10]),
        .Q(Shift4Reset2FC[11]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[12] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[11]),
        .Q(Shift4Reset2FC[12]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[13] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[12]),
        .Q(Shift4Reset2FC[13]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[14] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[13]),
        .Q(Shift4Reset2FC[14]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[15] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[14]),
        .Q(Shift4Reset2FC[15]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[1] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[0]),
        .Q(Shift4Reset2FC[1]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[2] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[1]),
        .Q(Shift4Reset2FC[2]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[3] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[2]),
        .Q(Shift4Reset2FC[3]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[4] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[3]),
        .Q(Shift4Reset2FC[4]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[5] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[4]),
        .Q(Shift4Reset2FC[5]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[6] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[5]),
        .Q(Shift4Reset2FC[6]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[7] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[6]),
        .Q(Shift4Reset2FC[7]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[8] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[7]),
        .Q(Shift4Reset2FC[8]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[9] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[8]),
        .Q(Shift4Reset2FC[9]),
        .R(Shift4Reset2FC0));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \raw_data_r[2]_i_1 
       (.I0(rx_keep_dec_lane_30),
        .I1(RX_SEP7_reg_0),
        .I2(RX_SEP_reg_0),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h808080FF80808000)) 
    \raw_data_r[3]_i_1 
       (.I0(rx_sep_nb_i[10]),
        .I1(rx_sep_nb_i[11]),
        .I2(rx_sep_nb_i[9]),
        .I3(RX_SEP_reg_0),
        .I4(RX_SEP7_reg_0),
        .I5(rx_keep_dec_lane_30),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT5 #(
    .INIT(32'h888F8880)) 
    \raw_data_r[4]_i_1 
       (.I0(rx_sep_nb_i[10]),
        .I1(rx_sep_nb_i[9]),
        .I2(RX_SEP_reg_0),
        .I3(RX_SEP7_reg_0),
        .I4(rx_keep_dec_lane_30),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hEEEEEEF0000000F0)) 
    \raw_data_r[5]_i_1 
       (.I0(rx_sep_nb_i[11]),
        .I1(rx_sep_nb_i[10]),
        .I2(rx_keep_dec_lane_30),
        .I3(RX_SEP7_reg_0),
        .I4(RX_SEP_reg_0),
        .I5(rx_sep_nb_i[9]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \raw_data_r[6]_i_1 
       (.I0(rx_sep_nb_i[9]),
        .I1(RX_SEP_reg_0),
        .I2(RX_SEP7_reg_0),
        .I3(rx_keep_dec_lane_30),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hEAEAEAFFEAEAEA00)) 
    \raw_data_r[7]_i_1 
       (.I0(rx_sep_nb_i[9]),
        .I1(rx_sep_nb_i[10]),
        .I2(rx_sep_nb_i[11]),
        .I3(RX_SEP_reg_0),
        .I4(RX_SEP7_reg_0),
        .I5(rx_keep_dec_lane_30),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT5 #(
    .INIT(32'hFFFACCCA)) 
    \raw_data_r[8]_i_1 
       (.I0(rx_keep_dec_lane_30),
        .I1(rx_sep_nb_i[10]),
        .I2(RX_SEP7_reg_0),
        .I3(RX_SEP_reg_0),
        .I4(rx_sep_nb_i[9]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFFFCFFFCFFFCAAAA)) 
    \raw_data_r[9]_i_1 
       (.I0(rx_keep_dec_lane_30),
        .I1(rx_sep_nb_i[10]),
        .I2(rx_sep_nb_i[11]),
        .I3(rx_sep_nb_i[9]),
        .I4(RX_SEP7_reg_0),
        .I5(RX_SEP_reg_0),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h00004000FFFFFFFF)) 
    \remote_rdy_cntr[0]_i_1__1 
       (.I0(\remote_rdy_cntr[0]_i_4__2_n_0 ),
        .I1(remote_rdy_cntr[0]),
        .I2(remote_rdy_cntr[2]),
        .I3(remote_rdy_cntr[1]),
        .I4(rx_na_idles_cntr_reg[4]),
        .I5(remote_ready_det_reg_0),
        .O(\remote_rdy_cntr[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h7F00)) 
    \remote_rdy_cntr[0]_i_2__2 
       (.I0(remote_rdy_cntr[0]),
        .I1(remote_rdy_cntr[2]),
        .I2(remote_rdy_cntr[1]),
        .I3(remote_ready_det),
        .O(remote_rdy_cntr01_out));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \remote_rdy_cntr[0]_i_3__2 
       (.I0(remote_rdy_cntr[1]),
        .I1(remote_rdy_cntr[2]),
        .I2(remote_rdy_cntr[0]),
        .O(p_1_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \remote_rdy_cntr[0]_i_4__2 
       (.I0(rx_na_idles_cntr_reg[2]),
        .I1(rx_na_idles_cntr_reg[0]),
        .I2(rx_na_idles_cntr_reg[1]),
        .I3(rx_na_idles_cntr_reg[3]),
        .O(\remote_rdy_cntr[0]_i_4__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \remote_rdy_cntr[1]_i_1__2 
       (.I0(remote_rdy_cntr[2]),
        .I1(remote_rdy_cntr[1]),
        .O(p_1_in[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \remote_rdy_cntr[2]_i_1__2 
       (.I0(remote_rdy_cntr[2]),
        .O(p_1_in[0]));
  FDRE #(
    .INIT(1'b0)) 
    \remote_rdy_cntr_reg[0] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(remote_rdy_cntr01_out),
        .D(p_1_in[2]),
        .Q(remote_rdy_cntr[0]),
        .R(\remote_rdy_cntr[0]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \remote_rdy_cntr_reg[1] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(remote_rdy_cntr01_out),
        .D(p_1_in[1]),
        .Q(remote_rdy_cntr[1]),
        .R(\remote_rdy_cntr[0]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \remote_rdy_cntr_reg[2] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(remote_rdy_cntr01_out),
        .D(p_1_in[0]),
        .Q(remote_rdy_cntr[2]),
        .R(\remote_rdy_cntr[0]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h00001000)) 
    remote_ready_det_i_1__2
       (.I0(\RX_PE_DATA[56]_i_3__1_n_0 ),
        .I1(p_0_in[6]),
        .I2(remote_ready_det_reg_0),
        .I3(p_0_in[4]),
        .I4(remote_ready_det_i_2__1_n_0),
        .O(remote_ready_det0));
  LUT3 #(
    .INIT(8'hFE)) 
    remote_ready_det_i_2__1
       (.I0(RX_NA_IDLE_i_2__2_n_0),
        .I1(p_0_in[7]),
        .I2(p_0_in[5]),
        .O(remote_ready_det_i_2__1_n_0));
  FDRE remote_ready_det_reg
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(remote_ready_det0),
        .Q(remote_ready_det),
        .R(RESET));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    remote_ready_r_i_1
       (.I0(remote_ready_r_reg),
        .I1(remote_rdy_cntr[1]),
        .I2(remote_rdy_cntr[2]),
        .I3(remote_rdy_cntr[0]),
        .I4(remote_ready_i),
        .I5(remote_ready_r_reg_0),
        .O(\remote_rdy_cntr_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hEAEAEAEFEAEAEAE0)) 
    reset2fc_r_i_1__1
       (.I0(CB_detect0),
        .I1(reset2fc_r_i_2__2_n_0),
        .I2(reset2fc_r_i_3__2_n_0),
        .I3(reset2fc_r_i_4__2_n_0),
        .I4(reset2fc_r_i_5__2_n_0),
        .I5(RESET2FC_lane3_i),
        .O(reset2fc_r_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h00200000FFFFFFFF)) 
    reset2fc_r_i_2__2
       (.I0(p_0_in[11]),
        .I1(p_0_in[15]),
        .I2(p_0_in[12]),
        .I3(p_0_in[8]),
        .I4(reset2fc_r_i_6__2_n_0),
        .I5(RXDATAVALID_IN_REG),
        .O(reset2fc_r_i_2__2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    reset2fc_r_i_3__2
       (.I0(reset2fc_r_i_7__1_n_0),
        .I1(Shift4Reset2FC[1]),
        .I2(Shift4Reset2FC[0]),
        .I3(Shift4Reset2FC[3]),
        .I4(Shift4Reset2FC[2]),
        .I5(reset2fc_r_i_8__1_n_0),
        .O(reset2fc_r_i_3__2_n_0));
  LUT4 #(
    .INIT(16'h2000)) 
    reset2fc_r_i_4__2
       (.I0(p_0_in[6]),
        .I1(sync_header_c[1]),
        .I2(sync_header_c[0]),
        .I3(RXDATAVALID_IN_REG),
        .O(reset2fc_r_i_4__2_n_0));
  LUT5 #(
    .INIT(32'hFEEF0000)) 
    reset2fc_r_i_5__2
       (.I0(remote_ready_det_i_2__1_n_0),
        .I1(\RX_PE_DATA[48]_i_3__1_n_0 ),
        .I2(p_0_in[6]),
        .I3(p_0_in[4]),
        .I4(RXDATAVALID_IN_REG),
        .O(reset2fc_r_i_5__2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000014)) 
    reset2fc_r_i_6__2
       (.I0(ILLEGAL_BTF_i_6__1_n_0),
        .I1(p_0_in[6]),
        .I2(p_0_in[4]),
        .I3(p_0_in[7]),
        .I4(p_0_in[5]),
        .I5(\RX_PE_DATA[48]_i_3__1_n_0 ),
        .O(reset2fc_r_i_6__2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    reset2fc_r_i_7__1
       (.I0(Shift4Reset2FC[5]),
        .I1(Shift4Reset2FC[4]),
        .I2(Shift4Reset2FC[7]),
        .I3(Shift4Reset2FC[6]),
        .O(reset2fc_r_i_7__1_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    reset2fc_r_i_8__1
       (.I0(Shift4Reset2FC[10]),
        .I1(Shift4Reset2FC[11]),
        .I2(Shift4Reset2FC[8]),
        .I3(Shift4Reset2FC[9]),
        .I4(reset2fc_r_i_9__1_n_0),
        .O(reset2fc_r_i_8__1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    reset2fc_r_i_9__1
       (.I0(Shift4Reset2FC[13]),
        .I1(Shift4Reset2FC[12]),
        .I2(Shift4Reset2FC[15]),
        .I3(Shift4Reset2FC[14]),
        .O(reset2fc_r_i_9__1_n_0));
  FDRE reset2fc_r_reg
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(reset2fc_r_i_1__1_n_0),
        .Q(RESET2FC_lane3_i),
        .R(RESET));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rx_na_idles_cntr[0]_i_1__2 
       (.I0(rx_na_idles_cntr_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rx_na_idles_cntr[1]_i_1__2 
       (.I0(rx_na_idles_cntr_reg[0]),
        .I1(rx_na_idles_cntr_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rx_na_idles_cntr[2]_i_1__2 
       (.I0(rx_na_idles_cntr_reg[1]),
        .I1(rx_na_idles_cntr_reg[0]),
        .I2(rx_na_idles_cntr_reg[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rx_na_idles_cntr[3]_i_1__2 
       (.I0(rx_na_idles_cntr_reg[2]),
        .I1(rx_na_idles_cntr_reg[0]),
        .I2(rx_na_idles_cntr_reg[1]),
        .I3(rx_na_idles_cntr_reg[3]),
        .O(p_0_in__0[3]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \rx_na_idles_cntr[4]_i_1__2 
       (.I0(remote_rdy_cntr[0]),
        .I1(remote_rdy_cntr[2]),
        .I2(remote_rdy_cntr[1]),
        .I3(remote_ready_det_reg_0),
        .O(\rx_na_idles_cntr[4]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rx_na_idles_cntr[4]_i_2__2 
       (.I0(rx_na_idles_cntr_reg[3]),
        .I1(rx_na_idles_cntr_reg[1]),
        .I2(rx_na_idles_cntr_reg[0]),
        .I3(rx_na_idles_cntr_reg[2]),
        .I4(rx_na_idles_cntr_reg[4]),
        .O(p_0_in__0[4]));
  FDRE #(
    .INIT(1'b0)) 
    \rx_na_idles_cntr_reg[0] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(RX_NA_IDLE_reg_n_0),
        .D(p_0_in__0[0]),
        .Q(rx_na_idles_cntr_reg[0]),
        .R(\rx_na_idles_cntr[4]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_na_idles_cntr_reg[1] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(RX_NA_IDLE_reg_n_0),
        .D(p_0_in__0[1]),
        .Q(rx_na_idles_cntr_reg[1]),
        .R(\rx_na_idles_cntr[4]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_na_idles_cntr_reg[2] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(RX_NA_IDLE_reg_n_0),
        .D(p_0_in__0[2]),
        .Q(rx_na_idles_cntr_reg[2]),
        .R(\rx_na_idles_cntr[4]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_na_idles_cntr_reg[3] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(RX_NA_IDLE_reg_n_0),
        .D(p_0_in__0[3]),
        .Q(rx_na_idles_cntr_reg[3]),
        .R(\rx_na_idles_cntr[4]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_na_idles_cntr_reg[4] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(RX_NA_IDLE_reg_n_0),
        .D(p_0_in__0[4]),
        .Q(rx_na_idles_cntr_reg[4]),
        .R(\rx_na_idles_cntr[4]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFF20)) 
    rx_pe_data_v_r_i_4
       (.I0(sync_header_r[1]),
        .I1(sync_header_r[0]),
        .I2(rxdatavalid_to_ll_i),
        .I3(RX_PE_DATA_V0),
        .O(rx_pe_data_v_i));
  LUT5 #(
    .INIT(32'hEEEEEEE0)) 
    rx_pe_data_v_r_i_8
       (.I0(RX_SEP_reg_0),
        .I1(RX_SEP7_reg_0),
        .I2(rx_sep_nb_i[10]),
        .I3(rx_sep_nb_i[9]),
        .I4(rx_sep_nb_i[11]),
        .O(RX_PE_DATA_V0));
  FDRE \sync_header_r_reg[0] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(RXDATAVALID_IN_REG),
        .D(sync_header_c[0]),
        .Q(sync_header_r[0]),
        .R(RESET));
  FDRE \sync_header_r_reg[1] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(RXDATAVALID_IN_REG),
        .D(sync_header_c[1]),
        .Q(sync_header_r[1]),
        .R(RESET));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_SYM_DEC" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SYM_DEC_13
   (RX_SEP_reg_0,
    illegal_btf_i,
    RESET2FC_lane1_i,
    E,
    D,
    \remote_rdy_cntr_reg[1]_0 ,
    RX_CC_reg,
    rx_pe_data_v_c,
    \sync_header_r_reg[1]_0 ,
    RX_HEADER_0_REG_reg_0,
    \rx_na_idles_cntr_reg[4]_0 ,
    rx_header_1_i_2,
    \RX_DATA_REG_reg[0]_0 ,
    \RX_DATA_REG_reg[63]_0 ,
    RESET,
    rxdatavalid_to_lanes_i,
    rx_keep_dec_lane_10,
    remote_ready_det_reg_0,
    \raw_data_r_reg[0] ,
    got_cc_i_3,
    rx_pe_data_v_i,
    RX_CHANNEL_UP,
    \raw_data_r_reg[0]_0 ,
    rxdatavalid_to_ll_i);
  output RX_SEP_reg_0;
  output illegal_btf_i;
  output RESET2FC_lane1_i;
  output [0:0]E;
  output [72:0]D;
  output \remote_rdy_cntr_reg[1]_0 ;
  output [0:0]RX_CC_reg;
  output rx_pe_data_v_c;
  output [0:0]\sync_header_r_reg[1]_0 ;
  input RX_HEADER_0_REG_reg_0;
  input \rx_na_idles_cntr_reg[4]_0 ;
  input rx_header_1_i_2;
  input \RX_DATA_REG_reg[0]_0 ;
  input [63:0]\RX_DATA_REG_reg[63]_0 ;
  input RESET;
  input rxdatavalid_to_lanes_i;
  input rx_keep_dec_lane_10;
  input remote_ready_det_reg_0;
  input [0:0]\raw_data_r_reg[0] ;
  input got_cc_i_3;
  input [2:0]rx_pe_data_v_i;
  input RX_CHANNEL_UP;
  input [2:0]\raw_data_r_reg[0]_0 ;
  input [0:0]rxdatavalid_to_ll_i;

  wire CB_detect0;
  wire [72:0]D;
  wire [0:0]E;
  wire ILLEGAL_BTF0;
  wire ILLEGAL_BTF_i_2__0_n_0;
  wire ILLEGAL_BTF_i_3__0_n_0;
  wire ILLEGAL_BTF_i_4_n_0;
  wire ILLEGAL_BTF_i_5_n_0;
  wire ILLEGAL_BTF_i_6_n_0;
  wire ILLEGAL_BTF_i_7_n_0;
  wire ILLEGAL_BTF_i_8_n_0;
  wire ILLEGAL_BTF_i_9_n_0;
  wire RESET;
  wire RESET2FC_lane1_i;
  wire [0:0]RX_CC_reg;
  wire RX_CHANNEL_UP;
  wire \RX_DATA_REG_reg[0]_0 ;
  wire [63:0]\RX_DATA_REG_reg[63]_0 ;
  wire RX_HEADER_0_REG_reg_0;
  wire RX_NA_IDLE_i_2__0_n_0;
  wire RX_NA_IDLE_reg_n_0;
  wire \RX_PE_DATA[0]_i_1__0_n_0 ;
  wire \RX_PE_DATA[0]_i_2_n_0 ;
  wire \RX_PE_DATA[0]_i_3_n_0 ;
  wire \RX_PE_DATA[0]_i_4_n_0 ;
  wire \RX_PE_DATA[0]_i_5_n_0 ;
  wire \RX_PE_DATA[48]_i_1__0_n_0 ;
  wire \RX_PE_DATA[48]_i_2__0_n_0 ;
  wire \RX_PE_DATA[48]_i_3_n_0 ;
  wire \RX_PE_DATA[48]_i_4_n_0 ;
  wire \RX_PE_DATA[48]_i_5_n_0 ;
  wire \RX_PE_DATA[49]_i_1__0_n_0 ;
  wire \RX_PE_DATA[50]_i_1__0_n_0 ;
  wire \RX_PE_DATA[51]_i_1__0_n_0 ;
  wire \RX_PE_DATA[52]_i_1__0_n_0 ;
  wire \RX_PE_DATA[53]_i_1__0_n_0 ;
  wire \RX_PE_DATA[54]_i_1__0_n_0 ;
  wire \RX_PE_DATA[55]_i_1__0_n_0 ;
  wire \RX_PE_DATA[56]_i_1__0_n_0 ;
  wire \RX_PE_DATA[56]_i_2__0_n_0 ;
  wire \RX_PE_DATA[56]_i_3_n_0 ;
  wire \RX_PE_DATA[57]_i_1__0_n_0 ;
  wire \RX_PE_DATA[57]_i_2_n_0 ;
  wire \RX_PE_DATA[58]_i_1__0_n_0 ;
  wire \RX_PE_DATA[59]_i_1_n_0 ;
  wire \RX_PE_DATA[59]_i_2_n_0 ;
  wire \RX_PE_DATA[60]_i_1_n_0 ;
  wire \RX_PE_DATA[61]_i_1_n_0 ;
  wire \RX_PE_DATA[62]_i_1_n_0 ;
  wire \RX_PE_DATA[63]_i_1__0_n_0 ;
  wire RX_PE_DATA_V0;
  wire \RX_SEP_NB[0]_i_1__0_n_0 ;
  wire \RX_SEP_NB[1]_i_1__0_n_0 ;
  wire \RX_SEP_NB[2]_i_1__0_n_0 ;
  wire RX_SEP_reg_0;
  wire [15:0]Shift4Reset2FC;
  wire Shift4Reset2FC0;
  wire got_cc_i_3;
  wire illegal_btf_i;
  wire [15:0]p_0_in;
  wire p_0_in5_out;
  wire [4:0]p_0_in__0;
  wire [2:0]p_1_in;
  wire [0:0]\raw_data_r_reg[0] ;
  wire [2:0]\raw_data_r_reg[0]_0 ;
  wire [0:2]remote_rdy_cntr;
  wire remote_rdy_cntr01_out;
  wire \remote_rdy_cntr[0]_i_1_n_0 ;
  wire \remote_rdy_cntr[0]_i_4__0_n_0 ;
  wire \remote_rdy_cntr_reg[1]_0 ;
  wire remote_ready_det;
  wire remote_ready_det0;
  wire remote_ready_det_i_2_n_0;
  wire remote_ready_det_reg_0;
  wire reset2fc_r_i_1_n_0;
  wire reset2fc_r_i_2__0_n_0;
  wire reset2fc_r_i_3__0_n_0;
  wire reset2fc_r_i_4__0_n_0;
  wire reset2fc_r_i_5__0_n_0;
  wire reset2fc_r_i_6__0_n_0;
  wire reset2fc_r_i_7_n_0;
  wire reset2fc_r_i_8_n_0;
  wire reset2fc_r_i_9_n_0;
  wire rx_header_1_i_2;
  wire rx_keep_dec_lane_10;
  wire rx_na_idle_c;
  wire \rx_na_idles_cntr[4]_i_1__0_n_0 ;
  wire [4:0]rx_na_idles_cntr_reg;
  wire \rx_na_idles_cntr_reg[4]_0 ;
  wire rx_pe_data_v_c;
  wire [2:0]rx_pe_data_v_i;
  wire [1:1]rx_sep7_i;
  wire rx_sep_c;
  wire [3:5]rx_sep_nb_i;
  wire [63:16]rxdata_s;
  wire rxdatavalid_to_lanes_i;
  wire [0:0]rxdatavalid_to_ll_i;
  wire [0:1]sync_header_c;
  wire [0:1]sync_header_r;
  wire [0:0]\sync_header_r_reg[1]_0 ;

  LUT5 #(
    .INIT(32'hFFFEFEFE)) 
    ILLEGAL_BTF_i_1__0
       (.I0(ILLEGAL_BTF_i_2__0_n_0),
        .I1(ILLEGAL_BTF_i_3__0_n_0),
        .I2(ILLEGAL_BTF_i_4_n_0),
        .I3(ILLEGAL_BTF_i_5_n_0),
        .I4(ILLEGAL_BTF_i_6_n_0),
        .O(ILLEGAL_BTF0));
  LUT5 #(
    .INIT(32'hAAA8A022)) 
    ILLEGAL_BTF_i_2__0
       (.I0(ILLEGAL_BTF_i_5_n_0),
        .I1(p_0_in[4]),
        .I2(p_0_in[5]),
        .I3(p_0_in[7]),
        .I4(p_0_in[6]),
        .O(ILLEGAL_BTF_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h000000000A00FE00)) 
    ILLEGAL_BTF_i_3__0
       (.I0(ILLEGAL_BTF_i_7_n_0),
        .I1(\RX_PE_DATA[0]_i_4_n_0 ),
        .I2(p_0_in[8]),
        .I3(remote_ready_det_reg_0),
        .I4(p_0_in[13]),
        .I5(\RX_PE_DATA[57]_i_2_n_0 ),
        .O(ILLEGAL_BTF_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h00000000F8880000)) 
    ILLEGAL_BTF_i_4
       (.I0(p_0_in[13]),
        .I1(ILLEGAL_BTF_i_8_n_0),
        .I2(ILLEGAL_BTF_i_9_n_0),
        .I3(p_0_in[8]),
        .I4(remote_ready_det_reg_0),
        .I5(\RX_PE_DATA[57]_i_2_n_0 ),
        .O(ILLEGAL_BTF_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    ILLEGAL_BTF_i_5
       (.I0(p_0_in[8]),
        .I1(remote_ready_det_reg_0),
        .I2(p_0_in[13]),
        .I3(E),
        .I4(sync_header_c[0]),
        .I5(sync_header_c[1]),
        .O(ILLEGAL_BTF_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ILLEGAL_BTF_i_6
       (.I0(p_0_in[1]),
        .I1(p_0_in[0]),
        .I2(p_0_in[3]),
        .I3(p_0_in[2]),
        .O(ILLEGAL_BTF_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    ILLEGAL_BTF_i_7
       (.I0(p_0_in[12]),
        .I1(p_0_in[15]),
        .I2(p_0_in[11]),
        .O(ILLEGAL_BTF_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    ILLEGAL_BTF_i_8
       (.I0(p_0_in[10]),
        .I1(p_0_in[9]),
        .I2(p_0_in[14]),
        .O(ILLEGAL_BTF_i_8_n_0));
  LUT3 #(
    .INIT(8'hEF)) 
    ILLEGAL_BTF_i_9
       (.I0(p_0_in[12]),
        .I1(p_0_in[11]),
        .I2(p_0_in[15]),
        .O(ILLEGAL_BTF_i_9_n_0));
  FDRE ILLEGAL_BTF_reg
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(ILLEGAL_BTF0),
        .Q(illegal_btf_i),
        .R(RESET));
  FDRE RXDATAVALID_IN_REG_reg
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdatavalid_to_lanes_i),
        .Q(E),
        .R(1'b0));
  FDRE \RX_DATA_REG_reg[0] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [0]),
        .Q(rxdata_s[56]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[10] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [10]),
        .Q(rxdata_s[50]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[11] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [11]),
        .Q(rxdata_s[51]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[12] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [12]),
        .Q(rxdata_s[52]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[13] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [13]),
        .Q(rxdata_s[53]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[14] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [14]),
        .Q(rxdata_s[54]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[15] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [15]),
        .Q(rxdata_s[55]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[16] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [16]),
        .Q(rxdata_s[40]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[17] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [17]),
        .Q(rxdata_s[41]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[18] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [18]),
        .Q(rxdata_s[42]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[19] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [19]),
        .Q(rxdata_s[43]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[1] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [1]),
        .Q(rxdata_s[57]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[20] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [20]),
        .Q(rxdata_s[44]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[21] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [21]),
        .Q(rxdata_s[45]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[22] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [22]),
        .Q(rxdata_s[46]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[23] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [23]),
        .Q(rxdata_s[47]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[24] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [24]),
        .Q(rxdata_s[32]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[25] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [25]),
        .Q(rxdata_s[33]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[26] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [26]),
        .Q(rxdata_s[34]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[27] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [27]),
        .Q(rxdata_s[35]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[28] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [28]),
        .Q(rxdata_s[36]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[29] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [29]),
        .Q(rxdata_s[37]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[2] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [2]),
        .Q(rxdata_s[58]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[30] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [30]),
        .Q(rxdata_s[38]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[31] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [31]),
        .Q(rxdata_s[39]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[32] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [32]),
        .Q(rxdata_s[24]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[33] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [33]),
        .Q(rxdata_s[25]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[34] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [34]),
        .Q(rxdata_s[26]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[35] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [35]),
        .Q(rxdata_s[27]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[36] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [36]),
        .Q(rxdata_s[28]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[37] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [37]),
        .Q(rxdata_s[29]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[38] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [38]),
        .Q(rxdata_s[30]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[39] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [39]),
        .Q(rxdata_s[31]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[3] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [3]),
        .Q(rxdata_s[59]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[40] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [40]),
        .Q(rxdata_s[16]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[41] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [41]),
        .Q(rxdata_s[17]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[42] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [42]),
        .Q(rxdata_s[18]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[43] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [43]),
        .Q(rxdata_s[19]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[44] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [44]),
        .Q(rxdata_s[20]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[45] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [45]),
        .Q(rxdata_s[21]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[46] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [46]),
        .Q(rxdata_s[22]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[47] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [47]),
        .Q(rxdata_s[23]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[48] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [48]),
        .Q(p_0_in[0]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[49] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [49]),
        .Q(p_0_in[1]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[4] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [4]),
        .Q(rxdata_s[60]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[50] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [50]),
        .Q(p_0_in[2]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[51] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [51]),
        .Q(p_0_in[3]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[52] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [52]),
        .Q(p_0_in[4]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[53] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [53]),
        .Q(p_0_in[5]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[54] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [54]),
        .Q(p_0_in[6]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[55] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [55]),
        .Q(p_0_in[7]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[56] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [56]),
        .Q(p_0_in[8]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[57] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [57]),
        .Q(p_0_in[9]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[58] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [58]),
        .Q(p_0_in[10]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[59] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [59]),
        .Q(p_0_in[11]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[5] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [5]),
        .Q(rxdata_s[61]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[60] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [60]),
        .Q(p_0_in[12]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[61] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [61]),
        .Q(p_0_in[13]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[62] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [62]),
        .Q(p_0_in[14]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[63] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [63]),
        .Q(p_0_in[15]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[6] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [6]),
        .Q(rxdata_s[62]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[7] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [7]),
        .Q(rxdata_s[63]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[8] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [8]),
        .Q(rxdata_s[48]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[9] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [9]),
        .Q(rxdata_s[49]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE RX_HEADER_0_REG_reg
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(RX_HEADER_0_REG_reg_0),
        .Q(sync_header_c[1]),
        .R(1'b0));
  FDRE RX_HEADER_1_REG_reg
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rx_header_1_i_2),
        .Q(sync_header_c[0]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    RX_NA_IDLE_i_1__0
       (.I0(\RX_PE_DATA[56]_i_3_n_0 ),
        .I1(p_0_in[5]),
        .I2(p_0_in[4]),
        .I3(p_0_in[7]),
        .I4(p_0_in[6]),
        .I5(RX_NA_IDLE_i_2__0_n_0),
        .O(rx_na_idle_c));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    RX_NA_IDLE_i_2__0
       (.I0(p_0_in[2]),
        .I1(p_0_in[3]),
        .I2(p_0_in[0]),
        .I3(p_0_in[1]),
        .I4(\RX_PE_DATA[0]_i_3_n_0 ),
        .O(RX_NA_IDLE_i_2__0_n_0));
  FDRE RX_NA_IDLE_reg
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rx_na_idle_c),
        .Q(RX_NA_IDLE_reg_n_0),
        .R(RESET));
  LUT6 #(
    .INIT(64'hFFFFFFFFC4C4C480)) 
    \RX_PE_DATA[0]_i_1__0 
       (.I0(p_0_in[13]),
        .I1(sync_header_c[0]),
        .I2(\RX_PE_DATA[0]_i_2_n_0 ),
        .I3(\RX_PE_DATA[0]_i_3_n_0 ),
        .I4(\RX_PE_DATA[0]_i_4_n_0 ),
        .I5(\RX_PE_DATA[0]_i_5_n_0 ),
        .O(\RX_PE_DATA[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    \RX_PE_DATA[0]_i_2 
       (.I0(\RX_PE_DATA[48]_i_4_n_0 ),
        .I1(p_0_in[14]),
        .I2(p_0_in[9]),
        .I3(p_0_in[10]),
        .O(\RX_PE_DATA[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \RX_PE_DATA[0]_i_3 
       (.I0(p_0_in[11]),
        .I1(p_0_in[15]),
        .I2(p_0_in[12]),
        .I3(p_0_in[8]),
        .O(\RX_PE_DATA[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \RX_PE_DATA[0]_i_4 
       (.I0(p_0_in[10]),
        .I1(p_0_in[14]),
        .I2(p_0_in[9]),
        .O(\RX_PE_DATA[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT4 #(
    .INIT(16'hFF9F)) 
    \RX_PE_DATA[0]_i_5 
       (.I0(sync_header_c[0]),
        .I1(sync_header_c[1]),
        .I2(E),
        .I3(RESET),
        .O(\RX_PE_DATA[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFFF0FFFFFF)) 
    \RX_PE_DATA[48]_i_1__0 
       (.I0(\RX_PE_DATA[48]_i_3_n_0 ),
        .I1(\RX_PE_DATA[48]_i_4_n_0 ),
        .I2(RESET),
        .I3(E),
        .I4(sync_header_c[1]),
        .I5(sync_header_c[0]),
        .O(\RX_PE_DATA[48]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT5 #(
    .INIT(32'hFBFF0000)) 
    \RX_PE_DATA[48]_i_2__0 
       (.I0(\RX_PE_DATA[48]_i_5_n_0 ),
        .I1(p_0_in[9]),
        .I2(p_0_in[14]),
        .I3(p_0_in[10]),
        .I4(p_0_in[7]),
        .O(\RX_PE_DATA[48]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    \RX_PE_DATA[48]_i_3 
       (.I0(p_0_in[14]),
        .I1(p_0_in[9]),
        .I2(p_0_in[10]),
        .I3(p_0_in[13]),
        .O(\RX_PE_DATA[48]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    \RX_PE_DATA[48]_i_4 
       (.I0(p_0_in[15]),
        .I1(p_0_in[11]),
        .I2(p_0_in[12]),
        .I3(p_0_in[8]),
        .O(\RX_PE_DATA[48]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFFFF)) 
    \RX_PE_DATA[48]_i_5 
       (.I0(p_0_in[13]),
        .I1(\RX_PE_DATA[57]_i_2_n_0 ),
        .I2(p_0_in[8]),
        .I3(p_0_in[12]),
        .I4(p_0_in[15]),
        .I5(p_0_in[11]),
        .O(\RX_PE_DATA[48]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT5 #(
    .INIT(32'hFBFF0000)) 
    \RX_PE_DATA[49]_i_1__0 
       (.I0(\RX_PE_DATA[48]_i_5_n_0 ),
        .I1(p_0_in[9]),
        .I2(p_0_in[14]),
        .I3(p_0_in[10]),
        .I4(p_0_in[6]),
        .O(\RX_PE_DATA[49]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFBFF0000)) 
    \RX_PE_DATA[50]_i_1__0 
       (.I0(\RX_PE_DATA[48]_i_5_n_0 ),
        .I1(p_0_in[9]),
        .I2(p_0_in[14]),
        .I3(p_0_in[10]),
        .I4(p_0_in[5]),
        .O(\RX_PE_DATA[50]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFBFF0000)) 
    \RX_PE_DATA[51]_i_1__0 
       (.I0(\RX_PE_DATA[48]_i_5_n_0 ),
        .I1(p_0_in[9]),
        .I2(p_0_in[14]),
        .I3(p_0_in[10]),
        .I4(p_0_in[4]),
        .O(\RX_PE_DATA[51]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFBFF0000)) 
    \RX_PE_DATA[52]_i_1__0 
       (.I0(\RX_PE_DATA[48]_i_5_n_0 ),
        .I1(p_0_in[9]),
        .I2(p_0_in[14]),
        .I3(p_0_in[10]),
        .I4(p_0_in[3]),
        .O(\RX_PE_DATA[52]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFBFF0000)) 
    \RX_PE_DATA[53]_i_1__0 
       (.I0(\RX_PE_DATA[48]_i_5_n_0 ),
        .I1(p_0_in[9]),
        .I2(p_0_in[14]),
        .I3(p_0_in[10]),
        .I4(p_0_in[2]),
        .O(\RX_PE_DATA[53]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFBFF0000)) 
    \RX_PE_DATA[54]_i_1__0 
       (.I0(\RX_PE_DATA[48]_i_5_n_0 ),
        .I1(p_0_in[9]),
        .I2(p_0_in[14]),
        .I3(p_0_in[10]),
        .I4(p_0_in[1]),
        .O(\RX_PE_DATA[54]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFBFF0000)) 
    \RX_PE_DATA[55]_i_1__0 
       (.I0(\RX_PE_DATA[48]_i_5_n_0 ),
        .I1(p_0_in[9]),
        .I2(p_0_in[14]),
        .I3(p_0_in[10]),
        .I4(p_0_in[0]),
        .O(\RX_PE_DATA[55]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFBFF)) 
    \RX_PE_DATA[56]_i_1__0 
       (.I0(RESET),
        .I1(E),
        .I2(sync_header_c[0]),
        .I3(sync_header_c[1]),
        .O(\RX_PE_DATA[56]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT5 #(
    .INIT(32'hFF00EF00)) 
    \RX_PE_DATA[56]_i_2__0 
       (.I0(p_0_in[12]),
        .I1(p_0_in[11]),
        .I2(p_0_in[8]),
        .I3(p_0_in[15]),
        .I4(\RX_PE_DATA[56]_i_3_n_0 ),
        .O(\RX_PE_DATA[56]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT5 #(
    .INIT(32'hFFFFFDFF)) 
    \RX_PE_DATA[56]_i_3 
       (.I0(p_0_in[13]),
        .I1(p_0_in[10]),
        .I2(p_0_in[9]),
        .I3(p_0_in[14]),
        .I4(\RX_PE_DATA[57]_i_2_n_0 ),
        .O(\RX_PE_DATA[56]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFD0000)) 
    \RX_PE_DATA[57]_i_1__0 
       (.I0(p_0_in[13]),
        .I1(\RX_PE_DATA[57]_i_2_n_0 ),
        .I2(p_0_in[10]),
        .I3(p_0_in[9]),
        .I4(p_0_in[14]),
        .I5(\RX_PE_DATA[48]_i_4_n_0 ),
        .O(\RX_PE_DATA[57]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \RX_PE_DATA[57]_i_2 
       (.I0(E),
        .I1(sync_header_c[0]),
        .I2(sync_header_c[1]),
        .O(\RX_PE_DATA[57]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCCCCCCC8CC)) 
    \RX_PE_DATA[58]_i_1__0 
       (.I0(\RX_PE_DATA[57]_i_2_n_0 ),
        .I1(p_0_in[13]),
        .I2(\RX_PE_DATA[48]_i_4_n_0 ),
        .I3(p_0_in[14]),
        .I4(p_0_in[9]),
        .I5(p_0_in[10]),
        .O(\RX_PE_DATA[58]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT4 #(
    .INIT(16'hF0B0)) 
    \RX_PE_DATA[59]_i_1 
       (.I0(p_0_in[15]),
        .I1(p_0_in[11]),
        .I2(p_0_in[12]),
        .I3(\RX_PE_DATA[59]_i_2_n_0 ),
        .O(\RX_PE_DATA[59]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFBFF)) 
    \RX_PE_DATA[59]_i_2 
       (.I0(p_0_in[8]),
        .I1(p_0_in[10]),
        .I2(p_0_in[14]),
        .I3(p_0_in[9]),
        .I4(p_0_in[13]),
        .I5(\RX_PE_DATA[57]_i_2_n_0 ),
        .O(\RX_PE_DATA[59]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT4 #(
    .INIT(16'hC8CC)) 
    \RX_PE_DATA[60]_i_1 
       (.I0(\RX_PE_DATA[59]_i_2_n_0 ),
        .I1(p_0_in[11]),
        .I2(p_0_in[15]),
        .I3(p_0_in[12]),
        .O(\RX_PE_DATA[60]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT4 #(
    .INIT(16'hF0B0)) 
    \RX_PE_DATA[61]_i_1 
       (.I0(p_0_in[14]),
        .I1(p_0_in[9]),
        .I2(p_0_in[10]),
        .I3(\RX_PE_DATA[48]_i_5_n_0 ),
        .O(\RX_PE_DATA[61]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT4 #(
    .INIT(16'hC8CC)) 
    \RX_PE_DATA[62]_i_1 
       (.I0(\RX_PE_DATA[48]_i_5_n_0 ),
        .I1(p_0_in[9]),
        .I2(p_0_in[14]),
        .I3(p_0_in[10]),
        .O(\RX_PE_DATA[62]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT5 #(
    .INIT(32'hCCC8CCCC)) 
    \RX_PE_DATA[63]_i_1__0 
       (.I0(\RX_PE_DATA[56]_i_3_n_0 ),
        .I1(p_0_in[8]),
        .I2(p_0_in[12]),
        .I3(p_0_in[11]),
        .I4(p_0_in[15]),
        .O(\RX_PE_DATA[63]_i_1__0_n_0 ));
  FDRE \RX_PE_DATA_reg[0] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[63]),
        .Q(D[72]),
        .R(\RX_PE_DATA[0]_i_1__0_n_0 ));
  FDRE \RX_PE_DATA_reg[10] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[53]),
        .Q(D[62]),
        .R(\RX_PE_DATA[0]_i_1__0_n_0 ));
  FDRE \RX_PE_DATA_reg[11] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[52]),
        .Q(D[61]),
        .R(\RX_PE_DATA[0]_i_1__0_n_0 ));
  FDRE \RX_PE_DATA_reg[12] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[51]),
        .Q(D[60]),
        .R(\RX_PE_DATA[0]_i_1__0_n_0 ));
  FDRE \RX_PE_DATA_reg[13] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[50]),
        .Q(D[59]),
        .R(\RX_PE_DATA[0]_i_1__0_n_0 ));
  FDRE \RX_PE_DATA_reg[14] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[49]),
        .Q(D[58]),
        .R(\RX_PE_DATA[0]_i_1__0_n_0 ));
  FDRE \RX_PE_DATA_reg[15] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[48]),
        .Q(D[57]),
        .R(\RX_PE_DATA[0]_i_1__0_n_0 ));
  FDRE \RX_PE_DATA_reg[16] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[47]),
        .Q(D[56]),
        .R(\RX_PE_DATA[0]_i_1__0_n_0 ));
  FDRE \RX_PE_DATA_reg[17] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[46]),
        .Q(D[55]),
        .R(\RX_PE_DATA[0]_i_1__0_n_0 ));
  FDRE \RX_PE_DATA_reg[18] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[45]),
        .Q(D[54]),
        .R(\RX_PE_DATA[0]_i_1__0_n_0 ));
  FDRE \RX_PE_DATA_reg[19] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[44]),
        .Q(D[53]),
        .R(\RX_PE_DATA[0]_i_1__0_n_0 ));
  FDRE \RX_PE_DATA_reg[1] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[62]),
        .Q(D[71]),
        .R(\RX_PE_DATA[0]_i_1__0_n_0 ));
  FDRE \RX_PE_DATA_reg[20] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[43]),
        .Q(D[52]),
        .R(\RX_PE_DATA[0]_i_1__0_n_0 ));
  FDRE \RX_PE_DATA_reg[21] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[42]),
        .Q(D[51]),
        .R(\RX_PE_DATA[0]_i_1__0_n_0 ));
  FDRE \RX_PE_DATA_reg[22] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[41]),
        .Q(D[50]),
        .R(\RX_PE_DATA[0]_i_1__0_n_0 ));
  FDRE \RX_PE_DATA_reg[23] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[40]),
        .Q(D[49]),
        .R(\RX_PE_DATA[0]_i_1__0_n_0 ));
  FDRE \RX_PE_DATA_reg[24] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[39]),
        .Q(D[48]),
        .R(\RX_PE_DATA[0]_i_1__0_n_0 ));
  FDRE \RX_PE_DATA_reg[25] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[38]),
        .Q(D[47]),
        .R(\RX_PE_DATA[0]_i_1__0_n_0 ));
  FDRE \RX_PE_DATA_reg[26] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[37]),
        .Q(D[46]),
        .R(\RX_PE_DATA[0]_i_1__0_n_0 ));
  FDRE \RX_PE_DATA_reg[27] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[36]),
        .Q(D[45]),
        .R(\RX_PE_DATA[0]_i_1__0_n_0 ));
  FDRE \RX_PE_DATA_reg[28] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[35]),
        .Q(D[44]),
        .R(\RX_PE_DATA[0]_i_1__0_n_0 ));
  FDRE \RX_PE_DATA_reg[29] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[34]),
        .Q(D[43]),
        .R(\RX_PE_DATA[0]_i_1__0_n_0 ));
  FDRE \RX_PE_DATA_reg[2] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[61]),
        .Q(D[70]),
        .R(\RX_PE_DATA[0]_i_1__0_n_0 ));
  FDRE \RX_PE_DATA_reg[30] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[33]),
        .Q(D[42]),
        .R(\RX_PE_DATA[0]_i_1__0_n_0 ));
  FDRE \RX_PE_DATA_reg[31] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[32]),
        .Q(D[41]),
        .R(\RX_PE_DATA[0]_i_1__0_n_0 ));
  FDRE \RX_PE_DATA_reg[32] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[31]),
        .Q(D[40]),
        .R(\RX_PE_DATA[0]_i_1__0_n_0 ));
  FDRE \RX_PE_DATA_reg[33] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[30]),
        .Q(D[39]),
        .R(\RX_PE_DATA[0]_i_1__0_n_0 ));
  FDRE \RX_PE_DATA_reg[34] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[29]),
        .Q(D[38]),
        .R(\RX_PE_DATA[0]_i_1__0_n_0 ));
  FDRE \RX_PE_DATA_reg[35] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[28]),
        .Q(D[37]),
        .R(\RX_PE_DATA[0]_i_1__0_n_0 ));
  FDRE \RX_PE_DATA_reg[36] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[27]),
        .Q(D[36]),
        .R(\RX_PE_DATA[0]_i_1__0_n_0 ));
  FDRE \RX_PE_DATA_reg[37] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[26]),
        .Q(D[35]),
        .R(\RX_PE_DATA[0]_i_1__0_n_0 ));
  FDRE \RX_PE_DATA_reg[38] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[25]),
        .Q(D[34]),
        .R(\RX_PE_DATA[0]_i_1__0_n_0 ));
  FDRE \RX_PE_DATA_reg[39] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[24]),
        .Q(D[33]),
        .R(\RX_PE_DATA[0]_i_1__0_n_0 ));
  FDRE \RX_PE_DATA_reg[3] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[60]),
        .Q(D[69]),
        .R(\RX_PE_DATA[0]_i_1__0_n_0 ));
  FDRE \RX_PE_DATA_reg[40] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[23]),
        .Q(D[32]),
        .R(\RX_PE_DATA[0]_i_1__0_n_0 ));
  FDRE \RX_PE_DATA_reg[41] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[22]),
        .Q(D[31]),
        .R(\RX_PE_DATA[0]_i_1__0_n_0 ));
  FDRE \RX_PE_DATA_reg[42] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[21]),
        .Q(D[30]),
        .R(\RX_PE_DATA[0]_i_1__0_n_0 ));
  FDRE \RX_PE_DATA_reg[43] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[20]),
        .Q(D[29]),
        .R(\RX_PE_DATA[0]_i_1__0_n_0 ));
  FDRE \RX_PE_DATA_reg[44] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[19]),
        .Q(D[28]),
        .R(\RX_PE_DATA[0]_i_1__0_n_0 ));
  FDRE \RX_PE_DATA_reg[45] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[18]),
        .Q(D[27]),
        .R(\RX_PE_DATA[0]_i_1__0_n_0 ));
  FDRE \RX_PE_DATA_reg[46] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[17]),
        .Q(D[26]),
        .R(\RX_PE_DATA[0]_i_1__0_n_0 ));
  FDRE \RX_PE_DATA_reg[47] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[16]),
        .Q(D[25]),
        .R(\RX_PE_DATA[0]_i_1__0_n_0 ));
  FDRE \RX_PE_DATA_reg[48] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_PE_DATA[48]_i_2__0_n_0 ),
        .Q(D[24]),
        .R(\RX_PE_DATA[48]_i_1__0_n_0 ));
  FDRE \RX_PE_DATA_reg[49] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_PE_DATA[49]_i_1__0_n_0 ),
        .Q(D[23]),
        .R(\RX_PE_DATA[48]_i_1__0_n_0 ));
  FDRE \RX_PE_DATA_reg[4] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[59]),
        .Q(D[68]),
        .R(\RX_PE_DATA[0]_i_1__0_n_0 ));
  FDRE \RX_PE_DATA_reg[50] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_PE_DATA[50]_i_1__0_n_0 ),
        .Q(D[22]),
        .R(\RX_PE_DATA[48]_i_1__0_n_0 ));
  FDRE \RX_PE_DATA_reg[51] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_PE_DATA[51]_i_1__0_n_0 ),
        .Q(D[21]),
        .R(\RX_PE_DATA[48]_i_1__0_n_0 ));
  FDRE \RX_PE_DATA_reg[52] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_PE_DATA[52]_i_1__0_n_0 ),
        .Q(D[20]),
        .R(\RX_PE_DATA[48]_i_1__0_n_0 ));
  FDRE \RX_PE_DATA_reg[53] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_PE_DATA[53]_i_1__0_n_0 ),
        .Q(D[19]),
        .R(\RX_PE_DATA[48]_i_1__0_n_0 ));
  FDRE \RX_PE_DATA_reg[54] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_PE_DATA[54]_i_1__0_n_0 ),
        .Q(D[18]),
        .R(\RX_PE_DATA[48]_i_1__0_n_0 ));
  FDRE \RX_PE_DATA_reg[55] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_PE_DATA[55]_i_1__0_n_0 ),
        .Q(D[17]),
        .R(\RX_PE_DATA[48]_i_1__0_n_0 ));
  FDRE \RX_PE_DATA_reg[56] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_PE_DATA[56]_i_2__0_n_0 ),
        .Q(D[16]),
        .R(\RX_PE_DATA[56]_i_1__0_n_0 ));
  FDRE \RX_PE_DATA_reg[57] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_PE_DATA[57]_i_1__0_n_0 ),
        .Q(D[15]),
        .R(\RX_PE_DATA[56]_i_1__0_n_0 ));
  FDRE \RX_PE_DATA_reg[58] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_PE_DATA[58]_i_1__0_n_0 ),
        .Q(D[14]),
        .R(\RX_PE_DATA[56]_i_1__0_n_0 ));
  FDRE \RX_PE_DATA_reg[59] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_PE_DATA[59]_i_1_n_0 ),
        .Q(D[13]),
        .R(\RX_PE_DATA[56]_i_1__0_n_0 ));
  FDRE \RX_PE_DATA_reg[5] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[58]),
        .Q(D[67]),
        .R(\RX_PE_DATA[0]_i_1__0_n_0 ));
  FDRE \RX_PE_DATA_reg[60] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_PE_DATA[60]_i_1_n_0 ),
        .Q(D[12]),
        .R(\RX_PE_DATA[56]_i_1__0_n_0 ));
  FDRE \RX_PE_DATA_reg[61] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_PE_DATA[61]_i_1_n_0 ),
        .Q(D[11]),
        .R(\RX_PE_DATA[56]_i_1__0_n_0 ));
  FDRE \RX_PE_DATA_reg[62] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_PE_DATA[62]_i_1_n_0 ),
        .Q(D[10]),
        .R(\RX_PE_DATA[56]_i_1__0_n_0 ));
  FDRE \RX_PE_DATA_reg[63] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_PE_DATA[63]_i_1__0_n_0 ),
        .Q(D[9]),
        .R(\RX_PE_DATA[56]_i_1__0_n_0 ));
  FDRE \RX_PE_DATA_reg[6] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[57]),
        .Q(D[66]),
        .R(\RX_PE_DATA[0]_i_1__0_n_0 ));
  FDRE \RX_PE_DATA_reg[7] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[56]),
        .Q(D[65]),
        .R(\RX_PE_DATA[0]_i_1__0_n_0 ));
  FDRE \RX_PE_DATA_reg[8] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[55]),
        .Q(D[64]),
        .R(\RX_PE_DATA[0]_i_1__0_n_0 ));
  FDRE \RX_PE_DATA_reg[9] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdata_s[54]),
        .Q(D[63]),
        .R(\RX_PE_DATA[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    RX_SEP7_i_1__0
       (.I0(\RX_PE_DATA[56]_i_3_n_0 ),
        .I1(p_0_in[8]),
        .I2(p_0_in[12]),
        .I3(p_0_in[11]),
        .I4(p_0_in[15]),
        .O(p_0_in5_out));
  FDRE RX_SEP7_reg
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(p_0_in5_out),
        .Q(rx_sep7_i),
        .R(RESET));
  LUT6 #(
    .INIT(64'hFFFFFFFF04000000)) 
    \RX_SEP_NB[0]_i_1__0 
       (.I0(\RX_PE_DATA[48]_i_5_n_0 ),
        .I1(p_0_in[9]),
        .I2(p_0_in[14]),
        .I3(p_0_in[10]),
        .I4(p_0_in[2]),
        .I5(p_0_in5_out),
        .O(\RX_SEP_NB[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF04000000)) 
    \RX_SEP_NB[1]_i_1__0 
       (.I0(\RX_PE_DATA[48]_i_5_n_0 ),
        .I1(p_0_in[9]),
        .I2(p_0_in[14]),
        .I3(p_0_in[10]),
        .I4(p_0_in[1]),
        .I5(p_0_in5_out),
        .O(\RX_SEP_NB[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF04000000)) 
    \RX_SEP_NB[2]_i_1__0 
       (.I0(\RX_PE_DATA[48]_i_5_n_0 ),
        .I1(p_0_in[9]),
        .I2(p_0_in[14]),
        .I3(p_0_in[10]),
        .I4(p_0_in[0]),
        .I5(p_0_in5_out),
        .O(\RX_SEP_NB[2]_i_1__0_n_0 ));
  FDRE \RX_SEP_NB_reg[0] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_SEP_NB[0]_i_1__0_n_0 ),
        .Q(rx_sep_nb_i[3]),
        .R(RESET));
  FDRE \RX_SEP_NB_reg[1] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_SEP_NB[1]_i_1__0_n_0 ),
        .Q(rx_sep_nb_i[4]),
        .R(RESET));
  FDRE \RX_SEP_NB_reg[2] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_SEP_NB[2]_i_1__0_n_0 ),
        .Q(rx_sep_nb_i[5]),
        .R(RESET));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    RX_SEP_i_1__0
       (.I0(\RX_PE_DATA[48]_i_5_n_0 ),
        .I1(p_0_in[9]),
        .I2(p_0_in[14]),
        .I3(p_0_in[10]),
        .O(rx_sep_c));
  FDRE RX_SEP_reg
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rx_sep_c),
        .Q(RX_SEP_reg_0),
        .R(RESET));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \Shift4Reset2FC[0]_i_1__0 
       (.I0(\RX_PE_DATA[56]_i_3_n_0 ),
        .I1(p_0_in[6]),
        .I2(p_0_in[4]),
        .I3(p_0_in[5]),
        .I4(p_0_in[7]),
        .I5(RX_NA_IDLE_i_2__0_n_0),
        .O(CB_detect0));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAA82)) 
    \Shift4Reset2FC[15]_i_1 
       (.I0(E),
        .I1(p_0_in[4]),
        .I2(p_0_in[6]),
        .I3(\RX_PE_DATA[48]_i_3_n_0 ),
        .I4(remote_ready_det_i_2_n_0),
        .I5(RESET),
        .O(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[0] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(CB_detect0),
        .Q(Shift4Reset2FC[0]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[10] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[9]),
        .Q(Shift4Reset2FC[10]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[11] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[10]),
        .Q(Shift4Reset2FC[11]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[12] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[11]),
        .Q(Shift4Reset2FC[12]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[13] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[12]),
        .Q(Shift4Reset2FC[13]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[14] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[13]),
        .Q(Shift4Reset2FC[14]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[15] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[14]),
        .Q(Shift4Reset2FC[15]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[1] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[0]),
        .Q(Shift4Reset2FC[1]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[2] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[1]),
        .Q(Shift4Reset2FC[2]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[3] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[2]),
        .Q(Shift4Reset2FC[3]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[4] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[3]),
        .Q(Shift4Reset2FC[4]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[5] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[4]),
        .Q(Shift4Reset2FC[5]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[6] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[5]),
        .Q(Shift4Reset2FC[6]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[7] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[6]),
        .Q(Shift4Reset2FC[7]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[8] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[7]),
        .Q(Shift4Reset2FC[8]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[9] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[8]),
        .Q(Shift4Reset2FC[9]),
        .R(Shift4Reset2FC0));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \raw_data_r[0]_i_1 
       (.I0(rx_sep7_i),
        .I1(\raw_data_r_reg[0]_0 [2]),
        .I2(\raw_data_r_reg[0]_0 [0]),
        .I3(\raw_data_r_reg[0]_0 [1]),
        .I4(RX_CHANNEL_UP),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \raw_data_r[18]_i_1 
       (.I0(rx_keep_dec_lane_10),
        .I1(rx_sep7_i),
        .I2(RX_SEP_reg_0),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h808080FF80808000)) 
    \raw_data_r[19]_i_1 
       (.I0(rx_sep_nb_i[4]),
        .I1(rx_sep_nb_i[5]),
        .I2(rx_sep_nb_i[3]),
        .I3(RX_SEP_reg_0),
        .I4(rx_sep7_i),
        .I5(rx_keep_dec_lane_10),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT5 #(
    .INIT(32'h888F8880)) 
    \raw_data_r[20]_i_1 
       (.I0(rx_sep_nb_i[4]),
        .I1(rx_sep_nb_i[3]),
        .I2(RX_SEP_reg_0),
        .I3(rx_sep7_i),
        .I4(rx_keep_dec_lane_10),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hEEEEEEF0000000F0)) 
    \raw_data_r[21]_i_1 
       (.I0(rx_sep_nb_i[5]),
        .I1(rx_sep_nb_i[4]),
        .I2(rx_keep_dec_lane_10),
        .I3(rx_sep7_i),
        .I4(RX_SEP_reg_0),
        .I5(rx_sep_nb_i[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \raw_data_r[22]_i_1 
       (.I0(rx_sep_nb_i[3]),
        .I1(RX_SEP_reg_0),
        .I2(rx_sep7_i),
        .I3(rx_keep_dec_lane_10),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hEAEAEAFFEAEAEA00)) 
    \raw_data_r[23]_i_1 
       (.I0(rx_sep_nb_i[3]),
        .I1(rx_sep_nb_i[4]),
        .I2(rx_sep_nb_i[5]),
        .I3(RX_SEP_reg_0),
        .I4(rx_sep7_i),
        .I5(rx_keep_dec_lane_10),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT5 #(
    .INIT(32'hFFFACCCA)) 
    \raw_data_r[24]_i_1 
       (.I0(rx_keep_dec_lane_10),
        .I1(rx_sep_nb_i[4]),
        .I2(rx_sep7_i),
        .I3(RX_SEP_reg_0),
        .I4(rx_sep_nb_i[3]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hFFFCFFFCFFFCAAAA)) 
    \raw_data_r[25]_i_1 
       (.I0(rx_keep_dec_lane_10),
        .I1(rx_sep_nb_i[4]),
        .I2(rx_sep_nb_i[5]),
        .I3(rx_sep_nb_i[3]),
        .I4(rx_sep7_i),
        .I5(RX_SEP_reg_0),
        .O(D[8]));
  LUT4 #(
    .INIT(16'h00FE)) 
    \raw_data_r[289]_i_1 
       (.I0(\raw_data_r_reg[0] ),
        .I1(D[0]),
        .I2(rx_pe_data_v_c),
        .I3(got_cc_i_3),
        .O(RX_CC_reg));
  LUT6 #(
    .INIT(64'h00004000FFFFFFFF)) 
    \remote_rdy_cntr[0]_i_1 
       (.I0(\remote_rdy_cntr[0]_i_4__0_n_0 ),
        .I1(remote_rdy_cntr[0]),
        .I2(remote_rdy_cntr[2]),
        .I3(remote_rdy_cntr[1]),
        .I4(rx_na_idles_cntr_reg[4]),
        .I5(remote_ready_det_reg_0),
        .O(\remote_rdy_cntr[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7F00)) 
    \remote_rdy_cntr[0]_i_2__0 
       (.I0(remote_rdy_cntr[0]),
        .I1(remote_rdy_cntr[2]),
        .I2(remote_rdy_cntr[1]),
        .I3(remote_ready_det),
        .O(remote_rdy_cntr01_out));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \remote_rdy_cntr[0]_i_3__0 
       (.I0(remote_rdy_cntr[1]),
        .I1(remote_rdy_cntr[2]),
        .I2(remote_rdy_cntr[0]),
        .O(p_1_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \remote_rdy_cntr[0]_i_4__0 
       (.I0(rx_na_idles_cntr_reg[2]),
        .I1(rx_na_idles_cntr_reg[0]),
        .I2(rx_na_idles_cntr_reg[1]),
        .I3(rx_na_idles_cntr_reg[3]),
        .O(\remote_rdy_cntr[0]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \remote_rdy_cntr[1]_i_1__0 
       (.I0(remote_rdy_cntr[2]),
        .I1(remote_rdy_cntr[1]),
        .O(p_1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \remote_rdy_cntr[2]_i_1__0 
       (.I0(remote_rdy_cntr[2]),
        .O(p_1_in[0]));
  FDRE #(
    .INIT(1'b0)) 
    \remote_rdy_cntr_reg[0] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(remote_rdy_cntr01_out),
        .D(p_1_in[2]),
        .Q(remote_rdy_cntr[0]),
        .R(\remote_rdy_cntr[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \remote_rdy_cntr_reg[1] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(remote_rdy_cntr01_out),
        .D(p_1_in[1]),
        .Q(remote_rdy_cntr[1]),
        .R(\remote_rdy_cntr[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \remote_rdy_cntr_reg[2] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(remote_rdy_cntr01_out),
        .D(p_1_in[0]),
        .Q(remote_rdy_cntr[2]),
        .R(\remote_rdy_cntr[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00001000)) 
    remote_ready_det_i_1__0
       (.I0(\RX_PE_DATA[56]_i_3_n_0 ),
        .I1(p_0_in[6]),
        .I2(remote_ready_det_reg_0),
        .I3(p_0_in[4]),
        .I4(remote_ready_det_i_2_n_0),
        .O(remote_ready_det0));
  LUT3 #(
    .INIT(8'hFE)) 
    remote_ready_det_i_2
       (.I0(RX_NA_IDLE_i_2__0_n_0),
        .I1(p_0_in[7]),
        .I2(p_0_in[5]),
        .O(remote_ready_det_i_2_n_0));
  FDRE remote_ready_det_reg
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(remote_ready_det0),
        .Q(remote_ready_det),
        .R(RESET));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    remote_ready_r_i_4
       (.I0(remote_rdy_cntr[1]),
        .I1(remote_rdy_cntr[2]),
        .I2(remote_rdy_cntr[0]),
        .O(\remote_rdy_cntr_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hEAEAEAEFEAEAEAE0)) 
    reset2fc_r_i_1
       (.I0(CB_detect0),
        .I1(reset2fc_r_i_2__0_n_0),
        .I2(reset2fc_r_i_3__0_n_0),
        .I3(reset2fc_r_i_4__0_n_0),
        .I4(reset2fc_r_i_5__0_n_0),
        .I5(RESET2FC_lane1_i),
        .O(reset2fc_r_i_1_n_0));
  LUT6 #(
    .INIT(64'h00200000FFFFFFFF)) 
    reset2fc_r_i_2__0
       (.I0(p_0_in[11]),
        .I1(p_0_in[15]),
        .I2(p_0_in[12]),
        .I3(p_0_in[8]),
        .I4(reset2fc_r_i_6__0_n_0),
        .I5(E),
        .O(reset2fc_r_i_2__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    reset2fc_r_i_3__0
       (.I0(reset2fc_r_i_7_n_0),
        .I1(Shift4Reset2FC[1]),
        .I2(Shift4Reset2FC[0]),
        .I3(Shift4Reset2FC[3]),
        .I4(Shift4Reset2FC[2]),
        .I5(reset2fc_r_i_8_n_0),
        .O(reset2fc_r_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h2000)) 
    reset2fc_r_i_4__0
       (.I0(p_0_in[6]),
        .I1(sync_header_c[1]),
        .I2(sync_header_c[0]),
        .I3(E),
        .O(reset2fc_r_i_4__0_n_0));
  LUT5 #(
    .INIT(32'hFEEF0000)) 
    reset2fc_r_i_5__0
       (.I0(remote_ready_det_i_2_n_0),
        .I1(\RX_PE_DATA[48]_i_3_n_0 ),
        .I2(p_0_in[6]),
        .I3(p_0_in[4]),
        .I4(E),
        .O(reset2fc_r_i_5__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000000014)) 
    reset2fc_r_i_6__0
       (.I0(ILLEGAL_BTF_i_6_n_0),
        .I1(p_0_in[6]),
        .I2(p_0_in[4]),
        .I3(p_0_in[7]),
        .I4(p_0_in[5]),
        .I5(\RX_PE_DATA[48]_i_3_n_0 ),
        .O(reset2fc_r_i_6__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    reset2fc_r_i_7
       (.I0(Shift4Reset2FC[5]),
        .I1(Shift4Reset2FC[4]),
        .I2(Shift4Reset2FC[7]),
        .I3(Shift4Reset2FC[6]),
        .O(reset2fc_r_i_7_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    reset2fc_r_i_8
       (.I0(Shift4Reset2FC[10]),
        .I1(Shift4Reset2FC[11]),
        .I2(Shift4Reset2FC[8]),
        .I3(Shift4Reset2FC[9]),
        .I4(reset2fc_r_i_9_n_0),
        .O(reset2fc_r_i_8_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    reset2fc_r_i_9
       (.I0(Shift4Reset2FC[13]),
        .I1(Shift4Reset2FC[12]),
        .I2(Shift4Reset2FC[15]),
        .I3(Shift4Reset2FC[14]),
        .O(reset2fc_r_i_9_n_0));
  FDRE reset2fc_r_reg
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(reset2fc_r_i_1_n_0),
        .Q(RESET2FC_lane1_i),
        .R(RESET));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rx_na_idles_cntr[0]_i_1__0 
       (.I0(rx_na_idles_cntr_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rx_na_idles_cntr[1]_i_1__0 
       (.I0(rx_na_idles_cntr_reg[0]),
        .I1(rx_na_idles_cntr_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rx_na_idles_cntr[2]_i_1__0 
       (.I0(rx_na_idles_cntr_reg[1]),
        .I1(rx_na_idles_cntr_reg[0]),
        .I2(rx_na_idles_cntr_reg[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rx_na_idles_cntr[3]_i_1__0 
       (.I0(rx_na_idles_cntr_reg[2]),
        .I1(rx_na_idles_cntr_reg[0]),
        .I2(rx_na_idles_cntr_reg[1]),
        .I3(rx_na_idles_cntr_reg[3]),
        .O(p_0_in__0[3]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \rx_na_idles_cntr[4]_i_1__0 
       (.I0(remote_rdy_cntr[0]),
        .I1(remote_rdy_cntr[2]),
        .I2(remote_rdy_cntr[1]),
        .I3(remote_ready_det_reg_0),
        .O(\rx_na_idles_cntr[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rx_na_idles_cntr[4]_i_2__0 
       (.I0(rx_na_idles_cntr_reg[3]),
        .I1(rx_na_idles_cntr_reg[1]),
        .I2(rx_na_idles_cntr_reg[0]),
        .I3(rx_na_idles_cntr_reg[2]),
        .I4(rx_na_idles_cntr_reg[4]),
        .O(p_0_in__0[4]));
  FDRE #(
    .INIT(1'b0)) 
    \rx_na_idles_cntr_reg[0] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(RX_NA_IDLE_reg_n_0),
        .D(p_0_in__0[0]),
        .Q(rx_na_idles_cntr_reg[0]),
        .R(\rx_na_idles_cntr[4]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_na_idles_cntr_reg[1] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(RX_NA_IDLE_reg_n_0),
        .D(p_0_in__0[1]),
        .Q(rx_na_idles_cntr_reg[1]),
        .R(\rx_na_idles_cntr[4]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_na_idles_cntr_reg[2] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(RX_NA_IDLE_reg_n_0),
        .D(p_0_in__0[2]),
        .Q(rx_na_idles_cntr_reg[2]),
        .R(\rx_na_idles_cntr[4]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_na_idles_cntr_reg[3] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(RX_NA_IDLE_reg_n_0),
        .D(p_0_in__0[3]),
        .Q(rx_na_idles_cntr_reg[3]),
        .R(\rx_na_idles_cntr[4]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_na_idles_cntr_reg[4] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(RX_NA_IDLE_reg_n_0),
        .D(p_0_in__0[4]),
        .Q(rx_na_idles_cntr_reg[4]),
        .R(\rx_na_idles_cntr[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    rx_pe_data_v_r_i_1
       (.I0(\sync_header_r_reg[1]_0 ),
        .I1(rx_pe_data_v_i[2]),
        .I2(rx_pe_data_v_i[0]),
        .I3(rx_pe_data_v_i[1]),
        .I4(RX_CHANNEL_UP),
        .O(rx_pe_data_v_c));
  LUT4 #(
    .INIT(16'hFF20)) 
    rx_pe_data_v_r_i_2
       (.I0(sync_header_r[1]),
        .I1(sync_header_r[0]),
        .I2(rxdatavalid_to_ll_i),
        .I3(RX_PE_DATA_V0),
        .O(\sync_header_r_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hEEEEEEE0)) 
    rx_pe_data_v_r_i_6
       (.I0(RX_SEP_reg_0),
        .I1(rx_sep7_i),
        .I2(rx_sep_nb_i[4]),
        .I3(rx_sep_nb_i[3]),
        .I4(rx_sep_nb_i[5]),
        .O(RX_PE_DATA_V0));
  FDRE \sync_header_r_reg[0] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(E),
        .D(sync_header_c[0]),
        .Q(sync_header_r[0]),
        .R(RESET));
  FDRE \sync_header_r_reg[1] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(E),
        .D(sync_header_c[1]),
        .Q(sync_header_r[1]),
        .R(RESET));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_SYM_DEC" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SYM_DEC_18
   (RX_SEP_reg_0,
    RX_SEP7_reg_0,
    illegal_btf_i,
    got_cc_i_3,
    RESET2FC_i,
    rxdatavalid_to_ll_i,
    \sync_header_r_reg[1]_0 ,
    D,
    rx_keep_dec_lane_10,
    rx_keep_dec_lane_20,
    rx_keep_dec_lane_30,
    remote_ready_i,
    RX_HEADER_0_REG_reg_0,
    \Shift4Reset2FC_reg[15]_0 ,
    rx_header_1_i_3,
    \RX_DATA_REG_reg[0]_0 ,
    Q,
    RESET,
    RXDATAVALID_IN_REG,
    remote_ready_det_reg_0,
    \raw_data_r_reg[24] );
  output RX_SEP_reg_0;
  output RX_SEP7_reg_0;
  output illegal_btf_i;
  output got_cc_i_3;
  output RESET2FC_i;
  output [0:0]rxdatavalid_to_ll_i;
  output \sync_header_r_reg[1]_0 ;
  output [71:0]D;
  output rx_keep_dec_lane_10;
  output rx_keep_dec_lane_20;
  output rx_keep_dec_lane_30;
  output [0:0]remote_ready_i;
  input RX_HEADER_0_REG_reg_0;
  input \Shift4Reset2FC_reg[15]_0 ;
  input rx_header_1_i_3;
  input \RX_DATA_REG_reg[0]_0 ;
  input [63:0]Q;
  input RESET;
  input RXDATAVALID_IN_REG;
  input remote_ready_det_reg_0;
  input [2:0]\raw_data_r_reg[24] ;

  wire CB_detect0;
  wire [71:0]D;
  wire ILLEGAL_BTF0;
  wire ILLEGAL_BTF_i_2_n_0;
  wire ILLEGAL_BTF_i_3_n_0;
  wire [63:0]Q;
  wire RESET;
  wire RESET2FC_i;
  wire RXDATAVALID_IN_REG;
  wire RX_CC_i_2_n_0;
  wire RX_CC_i_3_n_0;
  wire RX_CC_i_4_n_0;
  wire RX_CC_i_5_n_0;
  wire \RX_DATA_REG_reg[0]_0 ;
  wire RX_HEADER_0_REG_reg_0;
  wire RX_NA_IDLE_i_2_n_0;
  wire RX_NA_IDLE_i_3_n_0;
  wire RX_NA_IDLE_reg_n_0;
  wire \RX_PE_DATA[0]_i_1_n_0 ;
  wire \RX_PE_DATA[48]_i_1_n_0 ;
  wire \RX_PE_DATA[48]_i_2_n_0 ;
  wire \RX_PE_DATA[49]_i_1_n_0 ;
  wire \RX_PE_DATA[50]_i_1_n_0 ;
  wire \RX_PE_DATA[51]_i_1_n_0 ;
  wire \RX_PE_DATA[52]_i_1_n_0 ;
  wire \RX_PE_DATA[53]_i_1_n_0 ;
  wire \RX_PE_DATA[54]_i_1_n_0 ;
  wire \RX_PE_DATA[55]_i_1_n_0 ;
  wire \RX_PE_DATA[56]_i_1_n_0 ;
  wire \RX_PE_DATA[56]_i_2_n_0 ;
  wire \RX_PE_DATA[57]_i_1_n_0 ;
  wire \RX_PE_DATA[58]_i_1_n_0 ;
  wire \RX_PE_DATA[63]_i_1_n_0 ;
  wire RX_PE_DATA_V116_in;
  wire RX_SEP7_i_2_n_0;
  wire RX_SEP7_reg_0;
  wire \RX_SEP_NB[0]_i_1_n_0 ;
  wire \RX_SEP_NB[1]_i_1_n_0 ;
  wire \RX_SEP_NB[2]_i_1_n_0 ;
  wire RX_SEP_i_2_n_0;
  wire RX_SEP_i_3_n_0;
  wire RX_SEP_reg_0;
  wire [15:0]Shift4Reset2FC;
  wire Shift4Reset2FC0;
  wire \Shift4Reset2FC[15]_i_2_n_0 ;
  wire \Shift4Reset2FC_reg[15]_0 ;
  wire got_cc_i_3;
  wire illegal_btf_i;
  wire [15:0]p_0_in;
  wire p_0_in5_out;
  wire [4:0]p_0_in__0;
  wire [2:0]p_1_in;
  wire [2:0]\raw_data_r_reg[24] ;
  wire [0:2]remote_rdy_cntr;
  wire remote_rdy_cntr01_out;
  wire \remote_rdy_cntr[0]_i_1__2_n_0 ;
  wire \remote_rdy_cntr[0]_i_4_n_0 ;
  wire remote_ready_det;
  wire remote_ready_det0;
  wire remote_ready_det_reg_0;
  wire [0:0]remote_ready_i;
  wire reset2fc_r_i_1__2_n_0;
  wire reset2fc_r_i_2_n_0;
  wire reset2fc_r_i_3_n_0;
  wire reset2fc_r_i_4_n_0;
  wire reset2fc_r_i_5_n_0;
  wire reset2fc_r_i_6_n_0;
  wire rx_cc_c;
  wire rx_header_1_i_3;
  wire rx_keep_dec_lane_10;
  wire rx_keep_dec_lane_20;
  wire rx_keep_dec_lane_30;
  wire rx_na_idle_c;
  wire \rx_na_idles_cntr[4]_i_1_n_0 ;
  wire [4:0]rx_na_idles_cntr_reg;
  wire rx_sep_c;
  wire [0:2]rx_sep_nb_i;
  wire [63:16]rxdata_s;
  wire [0:0]rxdatavalid_to_ll_i;
  wire [0:1]sync_header_c;
  wire [0:1]sync_header_r;
  wire \sync_header_r_reg[1]_0 ;

  LUT6 #(
    .INIT(64'h0001000100000001)) 
    ILLEGAL_BTF_i_1
       (.I0(rx_cc_c),
        .I1(rx_na_idle_c),
        .I2(CB_detect0),
        .I3(ILLEGAL_BTF_i_2_n_0),
        .I4(RXDATAVALID_IN_REG),
        .I5(ILLEGAL_BTF_i_3_n_0),
        .O(ILLEGAL_BTF0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF7FF)) 
    ILLEGAL_BTF_i_2
       (.I0(remote_ready_det_reg_0),
        .I1(sync_header_c[0]),
        .I2(sync_header_c[1]),
        .I3(RXDATAVALID_IN_REG),
        .I4(rx_sep_c),
        .I5(p_0_in5_out),
        .O(ILLEGAL_BTF_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    ILLEGAL_BTF_i_3
       (.I0(RX_NA_IDLE_i_2_n_0),
        .I1(RX_CC_i_2_n_0),
        .I2(sync_header_c[1]),
        .I3(sync_header_c[0]),
        .I4(p_0_in[5]),
        .I5(RX_NA_IDLE_i_3_n_0),
        .O(ILLEGAL_BTF_i_3_n_0));
  FDRE ILLEGAL_BTF_reg
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(ILLEGAL_BTF0),
        .Q(illegal_btf_i),
        .R(RESET));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    RX_CC_i_1
       (.I0(RX_SEP_i_2_n_0),
        .I1(p_0_in[7]),
        .I2(p_0_in[11]),
        .I3(RX_CC_i_2_n_0),
        .I4(RX_CC_i_3_n_0),
        .I5(RX_CC_i_4_n_0),
        .O(rx_cc_c));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT2 #(
    .INIT(4'h7)) 
    RX_CC_i_2
       (.I0(p_0_in[13]),
        .I1(p_0_in[12]),
        .O(RX_CC_i_2_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    RX_CC_i_3
       (.I0(p_0_in[2]),
        .I1(p_0_in[8]),
        .I2(p_0_in[10]),
        .I3(p_0_in[9]),
        .O(RX_CC_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    RX_CC_i_4
       (.I0(p_0_in[6]),
        .I1(p_0_in[3]),
        .I2(RX_CC_i_5_n_0),
        .I3(p_0_in[5]),
        .I4(p_0_in[15]),
        .I5(p_0_in[14]),
        .O(RX_CC_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT2 #(
    .INIT(4'hE)) 
    RX_CC_i_5
       (.I0(p_0_in[1]),
        .I1(p_0_in[0]),
        .O(RX_CC_i_5_n_0));
  FDRE RX_CC_reg
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rx_cc_c),
        .Q(got_cc_i_3),
        .R(RESET));
  FDRE \RX_DATA_REG_reg[0] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Q[0]),
        .Q(rxdata_s[56]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[10] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Q[10]),
        .Q(rxdata_s[50]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[11] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Q[11]),
        .Q(rxdata_s[51]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[12] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Q[12]),
        .Q(rxdata_s[52]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[13] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Q[13]),
        .Q(rxdata_s[53]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[14] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Q[14]),
        .Q(rxdata_s[54]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[15] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Q[15]),
        .Q(rxdata_s[55]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[16] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Q[16]),
        .Q(rxdata_s[40]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[17] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Q[17]),
        .Q(rxdata_s[41]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[18] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Q[18]),
        .Q(rxdata_s[42]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[19] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Q[19]),
        .Q(rxdata_s[43]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[1] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Q[1]),
        .Q(rxdata_s[57]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[20] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Q[20]),
        .Q(rxdata_s[44]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[21] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Q[21]),
        .Q(rxdata_s[45]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[22] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Q[22]),
        .Q(rxdata_s[46]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[23] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Q[23]),
        .Q(rxdata_s[47]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[24] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Q[24]),
        .Q(rxdata_s[32]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[25] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Q[25]),
        .Q(rxdata_s[33]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[26] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Q[26]),
        .Q(rxdata_s[34]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[27] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Q[27]),
        .Q(rxdata_s[35]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[28] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Q[28]),
        .Q(rxdata_s[36]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[29] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Q[29]),
        .Q(rxdata_s[37]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[2] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Q[2]),
        .Q(rxdata_s[58]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[30] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Q[30]),
        .Q(rxdata_s[38]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[31] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Q[31]),
        .Q(rxdata_s[39]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[32] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Q[32]),
        .Q(rxdata_s[24]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[33] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Q[33]),
        .Q(rxdata_s[25]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[34] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Q[34]),
        .Q(rxdata_s[26]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[35] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Q[35]),
        .Q(rxdata_s[27]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[36] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Q[36]),
        .Q(rxdata_s[28]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[37] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Q[37]),
        .Q(rxdata_s[29]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[38] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Q[38]),
        .Q(rxdata_s[30]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[39] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Q[39]),
        .Q(rxdata_s[31]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[3] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Q[3]),
        .Q(rxdata_s[59]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[40] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Q[40]),
        .Q(rxdata_s[16]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[41] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Q[41]),
        .Q(rxdata_s[17]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[42] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Q[42]),
        .Q(rxdata_s[18]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[43] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Q[43]),
        .Q(rxdata_s[19]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[44] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Q[44]),
        .Q(rxdata_s[20]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[45] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Q[45]),
        .Q(rxdata_s[21]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[46] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Q[46]),
        .Q(rxdata_s[22]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[47] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Q[47]),
        .Q(rxdata_s[23]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[48] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Q[48]),
        .Q(p_0_in[0]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[49] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Q[49]),
        .Q(p_0_in[1]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[4] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Q[4]),
        .Q(rxdata_s[60]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[50] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Q[50]),
        .Q(p_0_in[2]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[51] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Q[51]),
        .Q(p_0_in[3]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[52] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Q[52]),
        .Q(p_0_in[4]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[53] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Q[53]),
        .Q(p_0_in[5]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[54] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Q[54]),
        .Q(p_0_in[6]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[55] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Q[55]),
        .Q(p_0_in[7]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[56] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Q[56]),
        .Q(p_0_in[8]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[57] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Q[57]),
        .Q(p_0_in[9]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[58] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Q[58]),
        .Q(p_0_in[10]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[59] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Q[59]),
        .Q(p_0_in[11]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[5] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Q[5]),
        .Q(rxdata_s[61]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[60] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Q[60]),
        .Q(p_0_in[12]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[61] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Q[61]),
        .Q(p_0_in[13]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[62] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Q[62]),
        .Q(p_0_in[14]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[63] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Q[63]),
        .Q(p_0_in[15]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[6] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Q[6]),
        .Q(rxdata_s[62]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[7] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Q[7]),
        .Q(rxdata_s[63]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[8] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Q[8]),
        .Q(rxdata_s[48]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[9] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Q[9]),
        .Q(rxdata_s[49]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE RX_HEADER_0_REG_reg
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(RX_HEADER_0_REG_reg_0),
        .Q(sync_header_c[1]),
        .R(1'b0));
  FDRE RX_HEADER_1_REG_reg
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rx_header_1_i_3),
        .Q(sync_header_c[0]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    RX_NA_IDLE_i_1
       (.I0(RX_NA_IDLE_i_2_n_0),
        .I1(RX_SEP_i_2_n_0),
        .I2(p_0_in[12]),
        .I3(p_0_in[13]),
        .I4(p_0_in[5]),
        .I5(RX_NA_IDLE_i_3_n_0),
        .O(rx_na_idle_c));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    RX_NA_IDLE_i_2
       (.I0(p_0_in[15]),
        .I1(p_0_in[3]),
        .I2(p_0_in[1]),
        .I3(p_0_in[0]),
        .I4(RX_CC_i_3_n_0),
        .O(RX_NA_IDLE_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFDFFFFF)) 
    RX_NA_IDLE_i_3
       (.I0(p_0_in[11]),
        .I1(p_0_in[7]),
        .I2(p_0_in[14]),
        .I3(p_0_in[6]),
        .I4(p_0_in[4]),
        .O(RX_NA_IDLE_i_3_n_0));
  FDRE RX_NA_IDLE_reg
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rx_na_idle_c),
        .Q(RX_NA_IDLE_reg_n_0),
        .R(RESET));
  LUT6 #(
    .INIT(64'hABABABABAAABABAB)) 
    \RX_PE_DATA[0]_i_1 
       (.I0(RESET),
        .I1(rx_sep_c),
        .I2(p_0_in5_out),
        .I3(RXDATAVALID_IN_REG),
        .I4(sync_header_c[1]),
        .I5(sync_header_c[0]),
        .O(\RX_PE_DATA[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAEFFF)) 
    \RX_PE_DATA[48]_i_1 
       (.I0(RESET),
        .I1(sync_header_c[0]),
        .I2(sync_header_c[1]),
        .I3(RXDATAVALID_IN_REG),
        .I4(p_0_in5_out),
        .O(\RX_PE_DATA[48]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \RX_PE_DATA[48]_i_2 
       (.I0(p_0_in[7]),
        .I1(rx_sep_c),
        .O(\RX_PE_DATA[48]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \RX_PE_DATA[49]_i_1 
       (.I0(p_0_in[6]),
        .I1(rx_sep_c),
        .O(\RX_PE_DATA[49]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \RX_PE_DATA[50]_i_1 
       (.I0(p_0_in[5]),
        .I1(rx_sep_c),
        .O(\RX_PE_DATA[50]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \RX_PE_DATA[51]_i_1 
       (.I0(p_0_in[4]),
        .I1(rx_sep_c),
        .O(\RX_PE_DATA[51]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \RX_PE_DATA[52]_i_1 
       (.I0(p_0_in[3]),
        .I1(rx_sep_c),
        .O(\RX_PE_DATA[52]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \RX_PE_DATA[53]_i_1 
       (.I0(p_0_in[2]),
        .I1(rx_sep_c),
        .O(\RX_PE_DATA[53]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \RX_PE_DATA[54]_i_1 
       (.I0(p_0_in[1]),
        .I1(rx_sep_c),
        .O(\RX_PE_DATA[54]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \RX_PE_DATA[55]_i_1 
       (.I0(p_0_in[0]),
        .I1(rx_sep_c),
        .O(\RX_PE_DATA[55]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF7)) 
    \RX_PE_DATA[56]_i_1 
       (.I0(RXDATAVALID_IN_REG),
        .I1(sync_header_c[1]),
        .I2(sync_header_c[0]),
        .I3(rx_sep_c),
        .I4(RESET),
        .O(\RX_PE_DATA[56]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \RX_PE_DATA[56]_i_2 
       (.I0(p_0_in[15]),
        .I1(p_0_in5_out),
        .O(\RX_PE_DATA[56]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \RX_PE_DATA[57]_i_1 
       (.I0(p_0_in[14]),
        .I1(p_0_in5_out),
        .O(\RX_PE_DATA[57]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \RX_PE_DATA[58]_i_1 
       (.I0(p_0_in[13]),
        .I1(p_0_in5_out),
        .O(\RX_PE_DATA[58]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \RX_PE_DATA[63]_i_1 
       (.I0(p_0_in[8]),
        .I1(p_0_in5_out),
        .O(\RX_PE_DATA[63]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[0] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[63]),
        .Q(D[71]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[10] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[53]),
        .Q(D[61]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[11] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[52]),
        .Q(D[60]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[12] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[51]),
        .Q(D[59]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[13] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[50]),
        .Q(D[58]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[14] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[49]),
        .Q(D[57]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[15] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[48]),
        .Q(D[56]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[16] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[47]),
        .Q(D[55]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[17] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[46]),
        .Q(D[54]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[18] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[45]),
        .Q(D[53]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[19] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[44]),
        .Q(D[52]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[1] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[62]),
        .Q(D[70]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[20] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[43]),
        .Q(D[51]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[21] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[42]),
        .Q(D[50]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[22] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[41]),
        .Q(D[49]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[23] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[40]),
        .Q(D[48]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[24] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[39]),
        .Q(D[47]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[25] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[38]),
        .Q(D[46]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[26] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[37]),
        .Q(D[45]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[27] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[36]),
        .Q(D[44]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[28] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[35]),
        .Q(D[43]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[29] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[34]),
        .Q(D[42]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[2] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[61]),
        .Q(D[69]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[30] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[33]),
        .Q(D[41]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[31] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[32]),
        .Q(D[40]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[32] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[31]),
        .Q(D[39]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[33] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[30]),
        .Q(D[38]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[34] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[29]),
        .Q(D[37]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[35] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[28]),
        .Q(D[36]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[36] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[27]),
        .Q(D[35]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[37] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[26]),
        .Q(D[34]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[38] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[25]),
        .Q(D[33]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[39] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[24]),
        .Q(D[32]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[3] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[60]),
        .Q(D[68]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[40] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[23]),
        .Q(D[31]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[41] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[22]),
        .Q(D[30]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[42] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[21]),
        .Q(D[29]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[43] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[20]),
        .Q(D[28]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[44] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[19]),
        .Q(D[27]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[45] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[18]),
        .Q(D[26]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[46] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[17]),
        .Q(D[25]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[47] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[16]),
        .Q(D[24]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[48] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_PE_DATA[48]_i_2_n_0 ),
        .Q(D[23]),
        .R(\RX_PE_DATA[48]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[49] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_PE_DATA[49]_i_1_n_0 ),
        .Q(D[22]),
        .R(\RX_PE_DATA[48]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[4] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[59]),
        .Q(D[67]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[50] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_PE_DATA[50]_i_1_n_0 ),
        .Q(D[21]),
        .R(\RX_PE_DATA[48]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[51] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_PE_DATA[51]_i_1_n_0 ),
        .Q(D[20]),
        .R(\RX_PE_DATA[48]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[52] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_PE_DATA[52]_i_1_n_0 ),
        .Q(D[19]),
        .R(\RX_PE_DATA[48]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[53] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_PE_DATA[53]_i_1_n_0 ),
        .Q(D[18]),
        .R(\RX_PE_DATA[48]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[54] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_PE_DATA[54]_i_1_n_0 ),
        .Q(D[17]),
        .R(\RX_PE_DATA[48]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[55] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_PE_DATA[55]_i_1_n_0 ),
        .Q(D[16]),
        .R(\RX_PE_DATA[48]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[56] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_PE_DATA[56]_i_2_n_0 ),
        .Q(D[15]),
        .R(\RX_PE_DATA[56]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[57] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_PE_DATA[57]_i_1_n_0 ),
        .Q(D[14]),
        .R(\RX_PE_DATA[56]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[58] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_PE_DATA[58]_i_1_n_0 ),
        .Q(D[13]),
        .R(\RX_PE_DATA[56]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[59] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(p_0_in[12]),
        .Q(D[12]),
        .R(\RX_PE_DATA[56]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[5] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[58]),
        .Q(D[66]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[60] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(p_0_in[11]),
        .Q(D[11]),
        .R(\RX_PE_DATA[56]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[61] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(p_0_in[10]),
        .Q(D[10]),
        .R(\RX_PE_DATA[56]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[62] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(p_0_in[9]),
        .Q(D[9]),
        .R(\RX_PE_DATA[56]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[63] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_PE_DATA[63]_i_1_n_0 ),
        .Q(D[8]),
        .R(\RX_PE_DATA[56]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[6] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[57]),
        .Q(D[65]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[7] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[56]),
        .Q(D[64]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[8] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[55]),
        .Q(D[63]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[9] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[54]),
        .Q(D[62]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    RX_SEP7_i_1
       (.I0(RX_SEP_i_2_n_0),
        .I1(RX_SEP7_i_2_n_0),
        .I2(p_0_in[8]),
        .I3(p_0_in[11]),
        .I4(p_0_in[14]),
        .I5(p_0_in[12]),
        .O(p_0_in5_out));
  LUT4 #(
    .INIT(16'hEFFF)) 
    RX_SEP7_i_2
       (.I0(p_0_in[10]),
        .I1(p_0_in[9]),
        .I2(p_0_in[15]),
        .I3(p_0_in[13]),
        .O(RX_SEP7_i_2_n_0));
  FDRE RX_SEP7_reg
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(p_0_in5_out),
        .Q(RX_SEP7_reg_0),
        .R(RESET));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \RX_SEP_NB[0]_i_1 
       (.I0(p_0_in5_out),
        .I1(rx_sep_c),
        .I2(p_0_in[2]),
        .O(\RX_SEP_NB[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \RX_SEP_NB[1]_i_1 
       (.I0(p_0_in5_out),
        .I1(rx_sep_c),
        .I2(p_0_in[1]),
        .O(\RX_SEP_NB[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \RX_SEP_NB[2]_i_1 
       (.I0(p_0_in5_out),
        .I1(rx_sep_c),
        .I2(p_0_in[0]),
        .O(\RX_SEP_NB[2]_i_1_n_0 ));
  FDRE \RX_SEP_NB_reg[0] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_SEP_NB[0]_i_1_n_0 ),
        .Q(rx_sep_nb_i[0]),
        .R(RESET));
  FDRE \RX_SEP_NB_reg[1] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_SEP_NB[1]_i_1_n_0 ),
        .Q(rx_sep_nb_i[1]),
        .R(RESET));
  FDRE \RX_SEP_NB_reg[2] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_SEP_NB[2]_i_1_n_0 ),
        .Q(rx_sep_nb_i[2]),
        .R(RESET));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    RX_SEP_i_1
       (.I0(RX_SEP_i_2_n_0),
        .I1(RX_SEP_i_3_n_0),
        .I2(p_0_in[10]),
        .I3(p_0_in[13]),
        .I4(p_0_in[9]),
        .I5(p_0_in[14]),
        .O(rx_sep_c));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    RX_SEP_i_2
       (.I0(sync_header_c[0]),
        .I1(sync_header_c[1]),
        .I2(RXDATAVALID_IN_REG),
        .O(RX_SEP_i_2_n_0));
  LUT4 #(
    .INIT(16'hFFDF)) 
    RX_SEP_i_3
       (.I0(p_0_in[11]),
        .I1(p_0_in[15]),
        .I2(p_0_in[12]),
        .I3(p_0_in[8]),
        .O(RX_SEP_i_3_n_0));
  FDRE RX_SEP_reg
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rx_sep_c),
        .Q(RX_SEP_reg_0),
        .R(RESET));
  LUT5 #(
    .INIT(32'h00010000)) 
    \Shift4Reset2FC[0]_i_1 
       (.I0(RX_NA_IDLE_i_2_n_0),
        .I1(RX_SEP_i_2_n_0),
        .I2(\Shift4Reset2FC[15]_i_2_n_0 ),
        .I3(p_0_in[4]),
        .I4(p_0_in[6]),
        .O(CB_detect0));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAA88A)) 
    \Shift4Reset2FC[15]_i_1__2 
       (.I0(RXDATAVALID_IN_REG),
        .I1(\Shift4Reset2FC[15]_i_2_n_0 ),
        .I2(p_0_in[4]),
        .I3(p_0_in[6]),
        .I4(RX_NA_IDLE_i_2_n_0),
        .I5(RESET),
        .O(Shift4Reset2FC0));
  LUT6 #(
    .INIT(64'hFFFFF7FFFFFFFFFF)) 
    \Shift4Reset2FC[15]_i_2 
       (.I0(p_0_in[12]),
        .I1(p_0_in[13]),
        .I2(p_0_in[5]),
        .I3(p_0_in[14]),
        .I4(p_0_in[7]),
        .I5(p_0_in[11]),
        .O(\Shift4Reset2FC[15]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[0] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(CB_detect0),
        .Q(Shift4Reset2FC[0]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[10] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[9]),
        .Q(Shift4Reset2FC[10]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[11] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[10]),
        .Q(Shift4Reset2FC[11]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[12] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[11]),
        .Q(Shift4Reset2FC[12]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[13] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[12]),
        .Q(Shift4Reset2FC[13]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[14] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[13]),
        .Q(Shift4Reset2FC[14]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[15] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[14]),
        .Q(Shift4Reset2FC[15]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[1] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[0]),
        .Q(Shift4Reset2FC[1]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[2] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[1]),
        .Q(Shift4Reset2FC[2]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[3] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[2]),
        .Q(Shift4Reset2FC[3]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[4] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[3]),
        .Q(Shift4Reset2FC[4]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[5] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[4]),
        .Q(Shift4Reset2FC[5]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[6] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[5]),
        .Q(Shift4Reset2FC[6]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[7] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[6]),
        .Q(Shift4Reset2FC[7]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[8] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[7]),
        .Q(Shift4Reset2FC[8]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[9] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[8]),
        .Q(Shift4Reset2FC[9]),
        .R(Shift4Reset2FC0));
  LUT5 #(
    .INIT(32'hAAABAAAA)) 
    \raw_data_r[17]_i_2 
       (.I0(\raw_data_r_reg[24] [1]),
        .I1(rx_sep_nb_i[2]),
        .I2(rx_sep_nb_i[0]),
        .I3(rx_sep_nb_i[1]),
        .I4(RX_SEP_reg_0),
        .O(rx_keep_dec_lane_20));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT5 #(
    .INIT(32'hAAABAAAA)) 
    \raw_data_r[25]_i_2 
       (.I0(\raw_data_r_reg[24] [2]),
        .I1(rx_sep_nb_i[2]),
        .I2(rx_sep_nb_i[0]),
        .I3(rx_sep_nb_i[1]),
        .I4(RX_SEP_reg_0),
        .O(rx_keep_dec_lane_10));
  LUT6 #(
    .INIT(64'h010101FF01010100)) 
    \raw_data_r[26]_i_1 
       (.I0(rx_sep_nb_i[2]),
        .I1(rx_sep_nb_i[0]),
        .I2(rx_sep_nb_i[1]),
        .I3(RX_SEP_reg_0),
        .I4(RX_SEP7_reg_0),
        .I5(\sync_header_r_reg[1]_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h818181FF81818100)) 
    \raw_data_r[27]_i_1 
       (.I0(rx_sep_nb_i[2]),
        .I1(rx_sep_nb_i[0]),
        .I2(rx_sep_nb_i[1]),
        .I3(RX_SEP_reg_0),
        .I4(RX_SEP7_reg_0),
        .I5(\sync_header_r_reg[1]_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hA1A1A1FFA1A1A100)) 
    \raw_data_r[28]_i_1 
       (.I0(rx_sep_nb_i[1]),
        .I1(rx_sep_nb_i[2]),
        .I2(rx_sep_nb_i[0]),
        .I3(RX_SEP_reg_0),
        .I4(RX_SEP7_reg_0),
        .I5(\sync_header_r_reg[1]_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hE1E1E1FFE1E1E100)) 
    \raw_data_r[29]_i_1 
       (.I0(rx_sep_nb_i[2]),
        .I1(rx_sep_nb_i[1]),
        .I2(rx_sep_nb_i[0]),
        .I3(RX_SEP_reg_0),
        .I4(RX_SEP7_reg_0),
        .I5(\sync_header_r_reg[1]_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hCDCDCDFFCDCDCD00)) 
    \raw_data_r[30]_i_1 
       (.I0(rx_sep_nb_i[2]),
        .I1(rx_sep_nb_i[0]),
        .I2(rx_sep_nb_i[1]),
        .I3(RX_SEP_reg_0),
        .I4(RX_SEP7_reg_0),
        .I5(\sync_header_r_reg[1]_0 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hEDEDEDFFEDEDED00)) 
    \raw_data_r[31]_i_1 
       (.I0(rx_sep_nb_i[1]),
        .I1(rx_sep_nb_i[0]),
        .I2(rx_sep_nb_i[2]),
        .I3(RX_SEP_reg_0),
        .I4(RX_SEP7_reg_0),
        .I5(\sync_header_r_reg[1]_0 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hEFEFEFFFEFEFEF00)) 
    \raw_data_r[32]_i_1 
       (.I0(rx_sep_nb_i[1]),
        .I1(rx_sep_nb_i[0]),
        .I2(rx_sep_nb_i[2]),
        .I3(RX_SEP_reg_0),
        .I4(RX_SEP7_reg_0),
        .I5(\sync_header_r_reg[1]_0 ),
        .O(D[6]));
  LUT3 #(
    .INIT(8'hFE)) 
    \raw_data_r[33]_i_1 
       (.I0(\sync_header_r_reg[1]_0 ),
        .I1(RX_SEP_reg_0),
        .I2(RX_SEP7_reg_0),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hAAABAAAA)) 
    \raw_data_r[9]_i_2 
       (.I0(\raw_data_r_reg[24] [0]),
        .I1(rx_sep_nb_i[2]),
        .I2(rx_sep_nb_i[0]),
        .I3(rx_sep_nb_i[1]),
        .I4(RX_SEP_reg_0),
        .O(rx_keep_dec_lane_30));
  LUT6 #(
    .INIT(64'h10000000FFFFFFFF)) 
    \remote_rdy_cntr[0]_i_1__2 
       (.I0(rx_na_idles_cntr_reg[4]),
        .I1(\remote_rdy_cntr[0]_i_4_n_0 ),
        .I2(remote_rdy_cntr[0]),
        .I3(remote_rdy_cntr[1]),
        .I4(remote_rdy_cntr[2]),
        .I5(remote_ready_det_reg_0),
        .O(\remote_rdy_cntr[0]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \remote_rdy_cntr[0]_i_2 
       (.I0(remote_ready_det),
        .I1(remote_rdy_cntr[2]),
        .I2(remote_rdy_cntr[1]),
        .I3(remote_rdy_cntr[0]),
        .O(remote_rdy_cntr01_out));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \remote_rdy_cntr[0]_i_3 
       (.I0(remote_rdy_cntr[0]),
        .I1(remote_rdy_cntr[1]),
        .I2(remote_rdy_cntr[2]),
        .O(p_1_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \remote_rdy_cntr[0]_i_4 
       (.I0(rx_na_idles_cntr_reg[2]),
        .I1(rx_na_idles_cntr_reg[0]),
        .I2(rx_na_idles_cntr_reg[1]),
        .I3(rx_na_idles_cntr_reg[3]),
        .O(\remote_rdy_cntr[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \remote_rdy_cntr[1]_i_1 
       (.I0(remote_rdy_cntr[2]),
        .I1(remote_rdy_cntr[1]),
        .O(p_1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \remote_rdy_cntr[2]_i_1 
       (.I0(remote_rdy_cntr[2]),
        .O(p_1_in[0]));
  FDRE #(
    .INIT(1'b0)) 
    \remote_rdy_cntr_reg[0] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(remote_rdy_cntr01_out),
        .D(p_1_in[2]),
        .Q(remote_rdy_cntr[0]),
        .R(\remote_rdy_cntr[0]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \remote_rdy_cntr_reg[1] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(remote_rdy_cntr01_out),
        .D(p_1_in[1]),
        .Q(remote_rdy_cntr[1]),
        .R(\remote_rdy_cntr[0]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \remote_rdy_cntr_reg[2] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(remote_rdy_cntr01_out),
        .D(p_1_in[0]),
        .Q(remote_rdy_cntr[2]),
        .R(\remote_rdy_cntr[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    remote_ready_det_i_1
       (.I0(remote_ready_det_reg_0),
        .I1(sync_header_c[0]),
        .I2(sync_header_c[1]),
        .I3(RXDATAVALID_IN_REG),
        .I4(ILLEGAL_BTF_i_3_n_0),
        .O(remote_ready_det0));
  FDRE remote_ready_det_reg
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(remote_ready_det0),
        .Q(remote_ready_det),
        .R(RESET));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'h80)) 
    remote_ready_r_i_3
       (.I0(remote_rdy_cntr[0]),
        .I1(remote_rdy_cntr[1]),
        .I2(remote_rdy_cntr[2]),
        .O(remote_ready_i));
  LUT4 #(
    .INIT(16'hF3F1)) 
    reset2fc_r_i_1__2
       (.I0(reset2fc_r_i_2_n_0),
        .I1(reset2fc_r_i_3_n_0),
        .I2(CB_detect0),
        .I3(RESET2FC_i),
        .O(reset2fc_r_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    reset2fc_r_i_2
       (.I0(reset2fc_r_i_4_n_0),
        .I1(Shift4Reset2FC[5]),
        .I2(Shift4Reset2FC[11]),
        .I3(Shift4Reset2FC[3]),
        .I4(Shift4Reset2FC[13]),
        .I5(reset2fc_r_i_5_n_0),
        .O(reset2fc_r_i_2_n_0));
  LUT5 #(
    .INIT(32'hAAAAA88A)) 
    reset2fc_r_i_3
       (.I0(RXDATAVALID_IN_REG),
        .I1(\Shift4Reset2FC[15]_i_2_n_0 ),
        .I2(p_0_in[4]),
        .I3(p_0_in[6]),
        .I4(RX_NA_IDLE_i_2_n_0),
        .O(reset2fc_r_i_3_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    reset2fc_r_i_4
       (.I0(Shift4Reset2FC[6]),
        .I1(Shift4Reset2FC[8]),
        .I2(Shift4Reset2FC[1]),
        .I3(Shift4Reset2FC[7]),
        .O(reset2fc_r_i_4_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    reset2fc_r_i_5
       (.I0(Shift4Reset2FC[9]),
        .I1(Shift4Reset2FC[4]),
        .I2(Shift4Reset2FC[15]),
        .I3(Shift4Reset2FC[2]),
        .I4(reset2fc_r_i_6_n_0),
        .O(reset2fc_r_i_5_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    reset2fc_r_i_6
       (.I0(Shift4Reset2FC[0]),
        .I1(Shift4Reset2FC[14]),
        .I2(Shift4Reset2FC[10]),
        .I3(Shift4Reset2FC[12]),
        .O(reset2fc_r_i_6_n_0));
  FDRE reset2fc_r_reg
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(reset2fc_r_i_1__2_n_0),
        .Q(RESET2FC_i),
        .R(RESET));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rx_na_idles_cntr[0]_i_1 
       (.I0(rx_na_idles_cntr_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rx_na_idles_cntr[1]_i_1 
       (.I0(rx_na_idles_cntr_reg[0]),
        .I1(rx_na_idles_cntr_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \rx_na_idles_cntr[2]_i_1 
       (.I0(rx_na_idles_cntr_reg[2]),
        .I1(rx_na_idles_cntr_reg[0]),
        .I2(rx_na_idles_cntr_reg[1]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \rx_na_idles_cntr[3]_i_1 
       (.I0(rx_na_idles_cntr_reg[3]),
        .I1(rx_na_idles_cntr_reg[1]),
        .I2(rx_na_idles_cntr_reg[0]),
        .I3(rx_na_idles_cntr_reg[2]),
        .O(p_0_in__0[3]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \rx_na_idles_cntr[4]_i_1 
       (.I0(remote_ready_det_reg_0),
        .I1(remote_rdy_cntr[2]),
        .I2(remote_rdy_cntr[1]),
        .I3(remote_rdy_cntr[0]),
        .O(\rx_na_idles_cntr[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rx_na_idles_cntr[4]_i_2 
       (.I0(rx_na_idles_cntr_reg[2]),
        .I1(rx_na_idles_cntr_reg[0]),
        .I2(rx_na_idles_cntr_reg[1]),
        .I3(rx_na_idles_cntr_reg[3]),
        .I4(rx_na_idles_cntr_reg[4]),
        .O(p_0_in__0[4]));
  FDRE #(
    .INIT(1'b0)) 
    \rx_na_idles_cntr_reg[0] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(RX_NA_IDLE_reg_n_0),
        .D(p_0_in__0[0]),
        .Q(rx_na_idles_cntr_reg[0]),
        .R(\rx_na_idles_cntr[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_na_idles_cntr_reg[1] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(RX_NA_IDLE_reg_n_0),
        .D(p_0_in__0[1]),
        .Q(rx_na_idles_cntr_reg[1]),
        .R(\rx_na_idles_cntr[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_na_idles_cntr_reg[2] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(RX_NA_IDLE_reg_n_0),
        .D(p_0_in__0[2]),
        .Q(rx_na_idles_cntr_reg[2]),
        .R(\rx_na_idles_cntr[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_na_idles_cntr_reg[3] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(RX_NA_IDLE_reg_n_0),
        .D(p_0_in__0[3]),
        .Q(rx_na_idles_cntr_reg[3]),
        .R(\rx_na_idles_cntr[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_na_idles_cntr_reg[4] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(RX_NA_IDLE_reg_n_0),
        .D(p_0_in__0[4]),
        .Q(rx_na_idles_cntr_reg[4]),
        .R(\rx_na_idles_cntr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF20FF20FF202020)) 
    rx_pe_data_v_r_i_3
       (.I0(sync_header_r[1]),
        .I1(sync_header_r[0]),
        .I2(rxdatavalid_to_ll_i),
        .I3(RX_PE_DATA_V116_in),
        .I4(RX_SEP7_reg_0),
        .I5(RX_SEP_reg_0),
        .O(\sync_header_r_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    rx_pe_data_v_r_i_7
       (.I0(rx_sep_nb_i[2]),
        .I1(rx_sep_nb_i[0]),
        .I2(rx_sep_nb_i[1]),
        .O(RX_PE_DATA_V116_in));
  FDRE rxdatavalid_r_reg
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(RXDATAVALID_IN_REG),
        .Q(rxdatavalid_to_ll_i),
        .R(RESET));
  FDRE \sync_header_r_reg[0] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(RXDATAVALID_IN_REG),
        .D(sync_header_c[0]),
        .Q(sync_header_r[0]),
        .R(RESET));
  FDRE \sync_header_r_reg[1] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(RXDATAVALID_IN_REG),
        .D(sync_header_c[1]),
        .Q(sync_header_r[1]),
        .R(RESET));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_SYM_DEC" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SYM_DEC_8
   (RX_SEP_reg_0,
    RX_SEP7_reg_0,
    illegal_btf_i,
    RESET2FC_lane2_i,
    D,
    \remote_rdy_cntr_reg[1]_0 ,
    rx_pe_data_v_i,
    RX_HEADER_0_REG_reg_0,
    \Shift4Reset2FC_reg[15]_0 ,
    rx_header_1_i_1,
    \RX_DATA_REG_reg[0]_0 ,
    \RX_DATA_REG_reg[63]_0 ,
    RESET,
    rx_keep_dec_lane_20,
    RXDATAVALID_IN_REG,
    remote_ready_det_reg_0,
    rxdatavalid_to_ll_i);
  output RX_SEP_reg_0;
  output RX_SEP7_reg_0;
  output illegal_btf_i;
  output RESET2FC_lane2_i;
  output [71:0]D;
  output \remote_rdy_cntr_reg[1]_0 ;
  output [0:0]rx_pe_data_v_i;
  input RX_HEADER_0_REG_reg_0;
  input \Shift4Reset2FC_reg[15]_0 ;
  input rx_header_1_i_1;
  input \RX_DATA_REG_reg[0]_0 ;
  input [63:0]\RX_DATA_REG_reg[63]_0 ;
  input RESET;
  input rx_keep_dec_lane_20;
  input RXDATAVALID_IN_REG;
  input remote_ready_det_reg_0;
  input [0:0]rxdatavalid_to_ll_i;

  wire CB_detect0;
  wire [71:0]D;
  wire ILLEGAL_BTF0;
  wire ILLEGAL_BTF_i_2__1_n_0;
  wire ILLEGAL_BTF_i_3__1_n_0;
  wire ILLEGAL_BTF_i_4__0_n_0;
  wire ILLEGAL_BTF_i_5__0_n_0;
  wire ILLEGAL_BTF_i_6__0_n_0;
  wire ILLEGAL_BTF_i_7__0_n_0;
  wire ILLEGAL_BTF_i_8__0_n_0;
  wire ILLEGAL_BTF_i_9__0_n_0;
  wire RESET;
  wire RESET2FC_lane2_i;
  wire RXDATAVALID_IN_REG;
  wire \RX_DATA_REG_reg[0]_0 ;
  wire [63:0]\RX_DATA_REG_reg[63]_0 ;
  wire RX_HEADER_0_REG_reg_0;
  wire RX_NA_IDLE_i_2__1_n_0;
  wire RX_NA_IDLE_reg_n_0;
  wire \RX_PE_DATA[0]_i_1__1_n_0 ;
  wire \RX_PE_DATA[0]_i_2__0_n_0 ;
  wire \RX_PE_DATA[0]_i_3__0_n_0 ;
  wire \RX_PE_DATA[0]_i_4__0_n_0 ;
  wire \RX_PE_DATA[0]_i_5__0_n_0 ;
  wire \RX_PE_DATA[48]_i_1__1_n_0 ;
  wire \RX_PE_DATA[48]_i_2__1_n_0 ;
  wire \RX_PE_DATA[48]_i_3__0_n_0 ;
  wire \RX_PE_DATA[48]_i_4__0_n_0 ;
  wire \RX_PE_DATA[48]_i_5__0_n_0 ;
  wire \RX_PE_DATA[49]_i_1__1_n_0 ;
  wire \RX_PE_DATA[50]_i_1__1_n_0 ;
  wire \RX_PE_DATA[51]_i_1__1_n_0 ;
  wire \RX_PE_DATA[52]_i_1__1_n_0 ;
  wire \RX_PE_DATA[53]_i_1__1_n_0 ;
  wire \RX_PE_DATA[54]_i_1__1_n_0 ;
  wire \RX_PE_DATA[55]_i_1__1_n_0 ;
  wire \RX_PE_DATA[56]_i_1__1_n_0 ;
  wire \RX_PE_DATA[56]_i_2__1_n_0 ;
  wire \RX_PE_DATA[56]_i_3__0_n_0 ;
  wire \RX_PE_DATA[57]_i_1__1_n_0 ;
  wire \RX_PE_DATA[57]_i_2__0_n_0 ;
  wire \RX_PE_DATA[58]_i_1__1_n_0 ;
  wire \RX_PE_DATA[59]_i_1__0_n_0 ;
  wire \RX_PE_DATA[59]_i_2__0_n_0 ;
  wire \RX_PE_DATA[60]_i_1__0_n_0 ;
  wire \RX_PE_DATA[61]_i_1__0_n_0 ;
  wire \RX_PE_DATA[62]_i_1__0_n_0 ;
  wire \RX_PE_DATA[63]_i_1__1_n_0 ;
  wire RX_PE_DATA_V0;
  wire RX_SEP7_reg_0;
  wire \RX_SEP_NB[0]_i_1__1_n_0 ;
  wire \RX_SEP_NB[1]_i_1__1_n_0 ;
  wire \RX_SEP_NB[2]_i_1__1_n_0 ;
  wire RX_SEP_reg_0;
  wire [15:0]Shift4Reset2FC;
  wire Shift4Reset2FC0;
  wire \Shift4Reset2FC_reg[15]_0 ;
  wire illegal_btf_i;
  wire [15:0]p_0_in;
  wire p_0_in5_out;
  wire [4:0]p_0_in__0;
  wire [2:0]p_1_in;
  wire [0:2]remote_rdy_cntr;
  wire remote_rdy_cntr01_out;
  wire \remote_rdy_cntr[0]_i_1__0_n_0 ;
  wire \remote_rdy_cntr[0]_i_4__1_n_0 ;
  wire \remote_rdy_cntr_reg[1]_0 ;
  wire remote_ready_det;
  wire remote_ready_det0;
  wire remote_ready_det_i_2__0_n_0;
  wire remote_ready_det_reg_0;
  wire reset2fc_r_i_1__0_n_0;
  wire reset2fc_r_i_2__1_n_0;
  wire reset2fc_r_i_3__1_n_0;
  wire reset2fc_r_i_4__1_n_0;
  wire reset2fc_r_i_5__1_n_0;
  wire reset2fc_r_i_6__1_n_0;
  wire reset2fc_r_i_7__0_n_0;
  wire reset2fc_r_i_8__0_n_0;
  wire reset2fc_r_i_9__0_n_0;
  wire rx_header_1_i_1;
  wire rx_keep_dec_lane_20;
  wire rx_na_idle_c;
  wire \rx_na_idles_cntr[4]_i_1__1_n_0 ;
  wire [4:0]rx_na_idles_cntr_reg;
  wire [0:0]rx_pe_data_v_i;
  wire rx_sep_c;
  wire [6:8]rx_sep_nb_i;
  wire [63:16]rxdata_s;
  wire [0:0]rxdatavalid_to_ll_i;
  wire [0:1]sync_header_c;
  wire [0:1]sync_header_r;

  LUT5 #(
    .INIT(32'hFFFEFEFE)) 
    ILLEGAL_BTF_i_1__1
       (.I0(ILLEGAL_BTF_i_2__1_n_0),
        .I1(ILLEGAL_BTF_i_3__1_n_0),
        .I2(ILLEGAL_BTF_i_4__0_n_0),
        .I3(ILLEGAL_BTF_i_5__0_n_0),
        .I4(ILLEGAL_BTF_i_6__0_n_0),
        .O(ILLEGAL_BTF0));
  LUT5 #(
    .INIT(32'hAAA8A022)) 
    ILLEGAL_BTF_i_2__1
       (.I0(ILLEGAL_BTF_i_5__0_n_0),
        .I1(p_0_in[4]),
        .I2(p_0_in[5]),
        .I3(p_0_in[7]),
        .I4(p_0_in[6]),
        .O(ILLEGAL_BTF_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h000000000A00FE00)) 
    ILLEGAL_BTF_i_3__1
       (.I0(ILLEGAL_BTF_i_7__0_n_0),
        .I1(\RX_PE_DATA[0]_i_4__0_n_0 ),
        .I2(p_0_in[8]),
        .I3(remote_ready_det_reg_0),
        .I4(p_0_in[13]),
        .I5(\RX_PE_DATA[57]_i_2__0_n_0 ),
        .O(ILLEGAL_BTF_i_3__1_n_0));
  LUT6 #(
    .INIT(64'h00000000F8880000)) 
    ILLEGAL_BTF_i_4__0
       (.I0(p_0_in[13]),
        .I1(ILLEGAL_BTF_i_8__0_n_0),
        .I2(ILLEGAL_BTF_i_9__0_n_0),
        .I3(p_0_in[8]),
        .I4(remote_ready_det_reg_0),
        .I5(\RX_PE_DATA[57]_i_2__0_n_0 ),
        .O(ILLEGAL_BTF_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    ILLEGAL_BTF_i_5__0
       (.I0(p_0_in[8]),
        .I1(remote_ready_det_reg_0),
        .I2(p_0_in[13]),
        .I3(RXDATAVALID_IN_REG),
        .I4(sync_header_c[0]),
        .I5(sync_header_c[1]),
        .O(ILLEGAL_BTF_i_5__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ILLEGAL_BTF_i_6__0
       (.I0(p_0_in[1]),
        .I1(p_0_in[0]),
        .I2(p_0_in[3]),
        .I3(p_0_in[2]),
        .O(ILLEGAL_BTF_i_6__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    ILLEGAL_BTF_i_7__0
       (.I0(p_0_in[12]),
        .I1(p_0_in[15]),
        .I2(p_0_in[11]),
        .O(ILLEGAL_BTF_i_7__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    ILLEGAL_BTF_i_8__0
       (.I0(p_0_in[10]),
        .I1(p_0_in[9]),
        .I2(p_0_in[14]),
        .O(ILLEGAL_BTF_i_8__0_n_0));
  LUT3 #(
    .INIT(8'hEF)) 
    ILLEGAL_BTF_i_9__0
       (.I0(p_0_in[12]),
        .I1(p_0_in[11]),
        .I2(p_0_in[15]),
        .O(ILLEGAL_BTF_i_9__0_n_0));
  FDRE ILLEGAL_BTF_reg
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(ILLEGAL_BTF0),
        .Q(illegal_btf_i),
        .R(RESET));
  FDRE \RX_DATA_REG_reg[0] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [0]),
        .Q(rxdata_s[56]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[10] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [10]),
        .Q(rxdata_s[50]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[11] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [11]),
        .Q(rxdata_s[51]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[12] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [12]),
        .Q(rxdata_s[52]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[13] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [13]),
        .Q(rxdata_s[53]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[14] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [14]),
        .Q(rxdata_s[54]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[15] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [15]),
        .Q(rxdata_s[55]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[16] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [16]),
        .Q(rxdata_s[40]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[17] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [17]),
        .Q(rxdata_s[41]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[18] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [18]),
        .Q(rxdata_s[42]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[19] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [19]),
        .Q(rxdata_s[43]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[1] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [1]),
        .Q(rxdata_s[57]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[20] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [20]),
        .Q(rxdata_s[44]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[21] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [21]),
        .Q(rxdata_s[45]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[22] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [22]),
        .Q(rxdata_s[46]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[23] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [23]),
        .Q(rxdata_s[47]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[24] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [24]),
        .Q(rxdata_s[32]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[25] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [25]),
        .Q(rxdata_s[33]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[26] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [26]),
        .Q(rxdata_s[34]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[27] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [27]),
        .Q(rxdata_s[35]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[28] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [28]),
        .Q(rxdata_s[36]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[29] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [29]),
        .Q(rxdata_s[37]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[2] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [2]),
        .Q(rxdata_s[58]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[30] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [30]),
        .Q(rxdata_s[38]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[31] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [31]),
        .Q(rxdata_s[39]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[32] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [32]),
        .Q(rxdata_s[24]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[33] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [33]),
        .Q(rxdata_s[25]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[34] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [34]),
        .Q(rxdata_s[26]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[35] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [35]),
        .Q(rxdata_s[27]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[36] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [36]),
        .Q(rxdata_s[28]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[37] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [37]),
        .Q(rxdata_s[29]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[38] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [38]),
        .Q(rxdata_s[30]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[39] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [39]),
        .Q(rxdata_s[31]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[3] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [3]),
        .Q(rxdata_s[59]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[40] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [40]),
        .Q(rxdata_s[16]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[41] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [41]),
        .Q(rxdata_s[17]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[42] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [42]),
        .Q(rxdata_s[18]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[43] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [43]),
        .Q(rxdata_s[19]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[44] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [44]),
        .Q(rxdata_s[20]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[45] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [45]),
        .Q(rxdata_s[21]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[46] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [46]),
        .Q(rxdata_s[22]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[47] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [47]),
        .Q(rxdata_s[23]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[48] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [48]),
        .Q(p_0_in[0]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[49] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [49]),
        .Q(p_0_in[1]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[4] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [4]),
        .Q(rxdata_s[60]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[50] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [50]),
        .Q(p_0_in[2]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[51] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [51]),
        .Q(p_0_in[3]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[52] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [52]),
        .Q(p_0_in[4]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[53] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [53]),
        .Q(p_0_in[5]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[54] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [54]),
        .Q(p_0_in[6]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[55] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [55]),
        .Q(p_0_in[7]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[56] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [56]),
        .Q(p_0_in[8]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[57] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [57]),
        .Q(p_0_in[9]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[58] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [58]),
        .Q(p_0_in[10]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[59] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [59]),
        .Q(p_0_in[11]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[5] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [5]),
        .Q(rxdata_s[61]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[60] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [60]),
        .Q(p_0_in[12]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[61] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [61]),
        .Q(p_0_in[13]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[62] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [62]),
        .Q(p_0_in[14]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[63] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [63]),
        .Q(p_0_in[15]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[6] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [6]),
        .Q(rxdata_s[62]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[7] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [7]),
        .Q(rxdata_s[63]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[8] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [8]),
        .Q(rxdata_s[48]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[9] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [9]),
        .Q(rxdata_s[49]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE RX_HEADER_0_REG_reg
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(RX_HEADER_0_REG_reg_0),
        .Q(sync_header_c[1]),
        .R(1'b0));
  FDRE RX_HEADER_1_REG_reg
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rx_header_1_i_1),
        .Q(sync_header_c[0]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    RX_NA_IDLE_i_1__1
       (.I0(\RX_PE_DATA[56]_i_3__0_n_0 ),
        .I1(p_0_in[5]),
        .I2(p_0_in[4]),
        .I3(p_0_in[7]),
        .I4(p_0_in[6]),
        .I5(RX_NA_IDLE_i_2__1_n_0),
        .O(rx_na_idle_c));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    RX_NA_IDLE_i_2__1
       (.I0(p_0_in[2]),
        .I1(p_0_in[3]),
        .I2(p_0_in[0]),
        .I3(p_0_in[1]),
        .I4(\RX_PE_DATA[0]_i_3__0_n_0 ),
        .O(RX_NA_IDLE_i_2__1_n_0));
  FDRE RX_NA_IDLE_reg
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rx_na_idle_c),
        .Q(RX_NA_IDLE_reg_n_0),
        .R(RESET));
  LUT6 #(
    .INIT(64'hFFFFFFFFC4C4C480)) 
    \RX_PE_DATA[0]_i_1__1 
       (.I0(p_0_in[13]),
        .I1(sync_header_c[0]),
        .I2(\RX_PE_DATA[0]_i_2__0_n_0 ),
        .I3(\RX_PE_DATA[0]_i_3__0_n_0 ),
        .I4(\RX_PE_DATA[0]_i_4__0_n_0 ),
        .I5(\RX_PE_DATA[0]_i_5__0_n_0 ),
        .O(\RX_PE_DATA[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    \RX_PE_DATA[0]_i_2__0 
       (.I0(\RX_PE_DATA[48]_i_4__0_n_0 ),
        .I1(p_0_in[14]),
        .I2(p_0_in[9]),
        .I3(p_0_in[10]),
        .O(\RX_PE_DATA[0]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \RX_PE_DATA[0]_i_3__0 
       (.I0(p_0_in[11]),
        .I1(p_0_in[15]),
        .I2(p_0_in[12]),
        .I3(p_0_in[8]),
        .O(\RX_PE_DATA[0]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \RX_PE_DATA[0]_i_4__0 
       (.I0(p_0_in[10]),
        .I1(p_0_in[14]),
        .I2(p_0_in[9]),
        .O(\RX_PE_DATA[0]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT4 #(
    .INIT(16'hFF9F)) 
    \RX_PE_DATA[0]_i_5__0 
       (.I0(sync_header_c[0]),
        .I1(sync_header_c[1]),
        .I2(RXDATAVALID_IN_REG),
        .I3(RESET),
        .O(\RX_PE_DATA[0]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFFF0FFFFFF)) 
    \RX_PE_DATA[48]_i_1__1 
       (.I0(\RX_PE_DATA[48]_i_3__0_n_0 ),
        .I1(\RX_PE_DATA[48]_i_4__0_n_0 ),
        .I2(RESET),
        .I3(RXDATAVALID_IN_REG),
        .I4(sync_header_c[1]),
        .I5(sync_header_c[0]),
        .O(\RX_PE_DATA[48]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT5 #(
    .INIT(32'hFBFF0000)) 
    \RX_PE_DATA[48]_i_2__1 
       (.I0(\RX_PE_DATA[48]_i_5__0_n_0 ),
        .I1(p_0_in[9]),
        .I2(p_0_in[14]),
        .I3(p_0_in[10]),
        .I4(p_0_in[7]),
        .O(\RX_PE_DATA[48]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    \RX_PE_DATA[48]_i_3__0 
       (.I0(p_0_in[14]),
        .I1(p_0_in[9]),
        .I2(p_0_in[10]),
        .I3(p_0_in[13]),
        .O(\RX_PE_DATA[48]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    \RX_PE_DATA[48]_i_4__0 
       (.I0(p_0_in[15]),
        .I1(p_0_in[11]),
        .I2(p_0_in[12]),
        .I3(p_0_in[8]),
        .O(\RX_PE_DATA[48]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFFFF)) 
    \RX_PE_DATA[48]_i_5__0 
       (.I0(p_0_in[13]),
        .I1(\RX_PE_DATA[57]_i_2__0_n_0 ),
        .I2(p_0_in[8]),
        .I3(p_0_in[12]),
        .I4(p_0_in[15]),
        .I5(p_0_in[11]),
        .O(\RX_PE_DATA[48]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT5 #(
    .INIT(32'hFBFF0000)) 
    \RX_PE_DATA[49]_i_1__1 
       (.I0(\RX_PE_DATA[48]_i_5__0_n_0 ),
        .I1(p_0_in[9]),
        .I2(p_0_in[14]),
        .I3(p_0_in[10]),
        .I4(p_0_in[6]),
        .O(\RX_PE_DATA[49]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hFBFF0000)) 
    \RX_PE_DATA[50]_i_1__1 
       (.I0(\RX_PE_DATA[48]_i_5__0_n_0 ),
        .I1(p_0_in[9]),
        .I2(p_0_in[14]),
        .I3(p_0_in[10]),
        .I4(p_0_in[5]),
        .O(\RX_PE_DATA[50]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hFBFF0000)) 
    \RX_PE_DATA[51]_i_1__1 
       (.I0(\RX_PE_DATA[48]_i_5__0_n_0 ),
        .I1(p_0_in[9]),
        .I2(p_0_in[14]),
        .I3(p_0_in[10]),
        .I4(p_0_in[4]),
        .O(\RX_PE_DATA[51]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hFBFF0000)) 
    \RX_PE_DATA[52]_i_1__1 
       (.I0(\RX_PE_DATA[48]_i_5__0_n_0 ),
        .I1(p_0_in[9]),
        .I2(p_0_in[14]),
        .I3(p_0_in[10]),
        .I4(p_0_in[3]),
        .O(\RX_PE_DATA[52]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hFBFF0000)) 
    \RX_PE_DATA[53]_i_1__1 
       (.I0(\RX_PE_DATA[48]_i_5__0_n_0 ),
        .I1(p_0_in[9]),
        .I2(p_0_in[14]),
        .I3(p_0_in[10]),
        .I4(p_0_in[2]),
        .O(\RX_PE_DATA[53]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hFBFF0000)) 
    \RX_PE_DATA[54]_i_1__1 
       (.I0(\RX_PE_DATA[48]_i_5__0_n_0 ),
        .I1(p_0_in[9]),
        .I2(p_0_in[14]),
        .I3(p_0_in[10]),
        .I4(p_0_in[1]),
        .O(\RX_PE_DATA[54]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hFBFF0000)) 
    \RX_PE_DATA[55]_i_1__1 
       (.I0(\RX_PE_DATA[48]_i_5__0_n_0 ),
        .I1(p_0_in[9]),
        .I2(p_0_in[14]),
        .I3(p_0_in[10]),
        .I4(p_0_in[0]),
        .O(\RX_PE_DATA[55]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFBFF)) 
    \RX_PE_DATA[56]_i_1__1 
       (.I0(RESET),
        .I1(RXDATAVALID_IN_REG),
        .I2(sync_header_c[0]),
        .I3(sync_header_c[1]),
        .O(\RX_PE_DATA[56]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT5 #(
    .INIT(32'hFF00EF00)) 
    \RX_PE_DATA[56]_i_2__1 
       (.I0(p_0_in[12]),
        .I1(p_0_in[11]),
        .I2(p_0_in[8]),
        .I3(p_0_in[15]),
        .I4(\RX_PE_DATA[56]_i_3__0_n_0 ),
        .O(\RX_PE_DATA[56]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT5 #(
    .INIT(32'hFFFFFDFF)) 
    \RX_PE_DATA[56]_i_3__0 
       (.I0(p_0_in[13]),
        .I1(p_0_in[10]),
        .I2(p_0_in[9]),
        .I3(p_0_in[14]),
        .I4(\RX_PE_DATA[57]_i_2__0_n_0 ),
        .O(\RX_PE_DATA[56]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFD0000)) 
    \RX_PE_DATA[57]_i_1__1 
       (.I0(p_0_in[13]),
        .I1(\RX_PE_DATA[57]_i_2__0_n_0 ),
        .I2(p_0_in[10]),
        .I3(p_0_in[9]),
        .I4(p_0_in[14]),
        .I5(\RX_PE_DATA[48]_i_4__0_n_0 ),
        .O(\RX_PE_DATA[57]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \RX_PE_DATA[57]_i_2__0 
       (.I0(RXDATAVALID_IN_REG),
        .I1(sync_header_c[0]),
        .I2(sync_header_c[1]),
        .O(\RX_PE_DATA[57]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCCCCCCC8CC)) 
    \RX_PE_DATA[58]_i_1__1 
       (.I0(\RX_PE_DATA[57]_i_2__0_n_0 ),
        .I1(p_0_in[13]),
        .I2(\RX_PE_DATA[48]_i_4__0_n_0 ),
        .I3(p_0_in[14]),
        .I4(p_0_in[9]),
        .I5(p_0_in[10]),
        .O(\RX_PE_DATA[58]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT4 #(
    .INIT(16'hF0B0)) 
    \RX_PE_DATA[59]_i_1__0 
       (.I0(p_0_in[15]),
        .I1(p_0_in[11]),
        .I2(p_0_in[12]),
        .I3(\RX_PE_DATA[59]_i_2__0_n_0 ),
        .O(\RX_PE_DATA[59]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFBFF)) 
    \RX_PE_DATA[59]_i_2__0 
       (.I0(p_0_in[8]),
        .I1(p_0_in[10]),
        .I2(p_0_in[14]),
        .I3(p_0_in[9]),
        .I4(p_0_in[13]),
        .I5(\RX_PE_DATA[57]_i_2__0_n_0 ),
        .O(\RX_PE_DATA[59]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT4 #(
    .INIT(16'hC8CC)) 
    \RX_PE_DATA[60]_i_1__0 
       (.I0(\RX_PE_DATA[59]_i_2__0_n_0 ),
        .I1(p_0_in[11]),
        .I2(p_0_in[15]),
        .I3(p_0_in[12]),
        .O(\RX_PE_DATA[60]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT4 #(
    .INIT(16'hF0B0)) 
    \RX_PE_DATA[61]_i_1__0 
       (.I0(p_0_in[14]),
        .I1(p_0_in[9]),
        .I2(p_0_in[10]),
        .I3(\RX_PE_DATA[48]_i_5__0_n_0 ),
        .O(\RX_PE_DATA[61]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT4 #(
    .INIT(16'hC8CC)) 
    \RX_PE_DATA[62]_i_1__0 
       (.I0(\RX_PE_DATA[48]_i_5__0_n_0 ),
        .I1(p_0_in[9]),
        .I2(p_0_in[14]),
        .I3(p_0_in[10]),
        .O(\RX_PE_DATA[62]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT5 #(
    .INIT(32'hCCC8CCCC)) 
    \RX_PE_DATA[63]_i_1__1 
       (.I0(\RX_PE_DATA[56]_i_3__0_n_0 ),
        .I1(p_0_in[8]),
        .I2(p_0_in[12]),
        .I3(p_0_in[11]),
        .I4(p_0_in[15]),
        .O(\RX_PE_DATA[63]_i_1__1_n_0 ));
  FDRE \RX_PE_DATA_reg[0] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[63]),
        .Q(D[71]),
        .R(\RX_PE_DATA[0]_i_1__1_n_0 ));
  FDRE \RX_PE_DATA_reg[10] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[53]),
        .Q(D[61]),
        .R(\RX_PE_DATA[0]_i_1__1_n_0 ));
  FDRE \RX_PE_DATA_reg[11] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[52]),
        .Q(D[60]),
        .R(\RX_PE_DATA[0]_i_1__1_n_0 ));
  FDRE \RX_PE_DATA_reg[12] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[51]),
        .Q(D[59]),
        .R(\RX_PE_DATA[0]_i_1__1_n_0 ));
  FDRE \RX_PE_DATA_reg[13] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[50]),
        .Q(D[58]),
        .R(\RX_PE_DATA[0]_i_1__1_n_0 ));
  FDRE \RX_PE_DATA_reg[14] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[49]),
        .Q(D[57]),
        .R(\RX_PE_DATA[0]_i_1__1_n_0 ));
  FDRE \RX_PE_DATA_reg[15] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[48]),
        .Q(D[56]),
        .R(\RX_PE_DATA[0]_i_1__1_n_0 ));
  FDRE \RX_PE_DATA_reg[16] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[47]),
        .Q(D[55]),
        .R(\RX_PE_DATA[0]_i_1__1_n_0 ));
  FDRE \RX_PE_DATA_reg[17] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[46]),
        .Q(D[54]),
        .R(\RX_PE_DATA[0]_i_1__1_n_0 ));
  FDRE \RX_PE_DATA_reg[18] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[45]),
        .Q(D[53]),
        .R(\RX_PE_DATA[0]_i_1__1_n_0 ));
  FDRE \RX_PE_DATA_reg[19] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[44]),
        .Q(D[52]),
        .R(\RX_PE_DATA[0]_i_1__1_n_0 ));
  FDRE \RX_PE_DATA_reg[1] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[62]),
        .Q(D[70]),
        .R(\RX_PE_DATA[0]_i_1__1_n_0 ));
  FDRE \RX_PE_DATA_reg[20] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[43]),
        .Q(D[51]),
        .R(\RX_PE_DATA[0]_i_1__1_n_0 ));
  FDRE \RX_PE_DATA_reg[21] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[42]),
        .Q(D[50]),
        .R(\RX_PE_DATA[0]_i_1__1_n_0 ));
  FDRE \RX_PE_DATA_reg[22] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[41]),
        .Q(D[49]),
        .R(\RX_PE_DATA[0]_i_1__1_n_0 ));
  FDRE \RX_PE_DATA_reg[23] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[40]),
        .Q(D[48]),
        .R(\RX_PE_DATA[0]_i_1__1_n_0 ));
  FDRE \RX_PE_DATA_reg[24] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[39]),
        .Q(D[47]),
        .R(\RX_PE_DATA[0]_i_1__1_n_0 ));
  FDRE \RX_PE_DATA_reg[25] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[38]),
        .Q(D[46]),
        .R(\RX_PE_DATA[0]_i_1__1_n_0 ));
  FDRE \RX_PE_DATA_reg[26] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[37]),
        .Q(D[45]),
        .R(\RX_PE_DATA[0]_i_1__1_n_0 ));
  FDRE \RX_PE_DATA_reg[27] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[36]),
        .Q(D[44]),
        .R(\RX_PE_DATA[0]_i_1__1_n_0 ));
  FDRE \RX_PE_DATA_reg[28] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[35]),
        .Q(D[43]),
        .R(\RX_PE_DATA[0]_i_1__1_n_0 ));
  FDRE \RX_PE_DATA_reg[29] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[34]),
        .Q(D[42]),
        .R(\RX_PE_DATA[0]_i_1__1_n_0 ));
  FDRE \RX_PE_DATA_reg[2] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[61]),
        .Q(D[69]),
        .R(\RX_PE_DATA[0]_i_1__1_n_0 ));
  FDRE \RX_PE_DATA_reg[30] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[33]),
        .Q(D[41]),
        .R(\RX_PE_DATA[0]_i_1__1_n_0 ));
  FDRE \RX_PE_DATA_reg[31] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[32]),
        .Q(D[40]),
        .R(\RX_PE_DATA[0]_i_1__1_n_0 ));
  FDRE \RX_PE_DATA_reg[32] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[31]),
        .Q(D[39]),
        .R(\RX_PE_DATA[0]_i_1__1_n_0 ));
  FDRE \RX_PE_DATA_reg[33] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[30]),
        .Q(D[38]),
        .R(\RX_PE_DATA[0]_i_1__1_n_0 ));
  FDRE \RX_PE_DATA_reg[34] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[29]),
        .Q(D[37]),
        .R(\RX_PE_DATA[0]_i_1__1_n_0 ));
  FDRE \RX_PE_DATA_reg[35] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[28]),
        .Q(D[36]),
        .R(\RX_PE_DATA[0]_i_1__1_n_0 ));
  FDRE \RX_PE_DATA_reg[36] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[27]),
        .Q(D[35]),
        .R(\RX_PE_DATA[0]_i_1__1_n_0 ));
  FDRE \RX_PE_DATA_reg[37] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[26]),
        .Q(D[34]),
        .R(\RX_PE_DATA[0]_i_1__1_n_0 ));
  FDRE \RX_PE_DATA_reg[38] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[25]),
        .Q(D[33]),
        .R(\RX_PE_DATA[0]_i_1__1_n_0 ));
  FDRE \RX_PE_DATA_reg[39] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[24]),
        .Q(D[32]),
        .R(\RX_PE_DATA[0]_i_1__1_n_0 ));
  FDRE \RX_PE_DATA_reg[3] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[60]),
        .Q(D[68]),
        .R(\RX_PE_DATA[0]_i_1__1_n_0 ));
  FDRE \RX_PE_DATA_reg[40] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[23]),
        .Q(D[31]),
        .R(\RX_PE_DATA[0]_i_1__1_n_0 ));
  FDRE \RX_PE_DATA_reg[41] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[22]),
        .Q(D[30]),
        .R(\RX_PE_DATA[0]_i_1__1_n_0 ));
  FDRE \RX_PE_DATA_reg[42] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[21]),
        .Q(D[29]),
        .R(\RX_PE_DATA[0]_i_1__1_n_0 ));
  FDRE \RX_PE_DATA_reg[43] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[20]),
        .Q(D[28]),
        .R(\RX_PE_DATA[0]_i_1__1_n_0 ));
  FDRE \RX_PE_DATA_reg[44] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[19]),
        .Q(D[27]),
        .R(\RX_PE_DATA[0]_i_1__1_n_0 ));
  FDRE \RX_PE_DATA_reg[45] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[18]),
        .Q(D[26]),
        .R(\RX_PE_DATA[0]_i_1__1_n_0 ));
  FDRE \RX_PE_DATA_reg[46] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[17]),
        .Q(D[25]),
        .R(\RX_PE_DATA[0]_i_1__1_n_0 ));
  FDRE \RX_PE_DATA_reg[47] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[16]),
        .Q(D[24]),
        .R(\RX_PE_DATA[0]_i_1__1_n_0 ));
  FDRE \RX_PE_DATA_reg[48] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_PE_DATA[48]_i_2__1_n_0 ),
        .Q(D[23]),
        .R(\RX_PE_DATA[48]_i_1__1_n_0 ));
  FDRE \RX_PE_DATA_reg[49] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_PE_DATA[49]_i_1__1_n_0 ),
        .Q(D[22]),
        .R(\RX_PE_DATA[48]_i_1__1_n_0 ));
  FDRE \RX_PE_DATA_reg[4] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[59]),
        .Q(D[67]),
        .R(\RX_PE_DATA[0]_i_1__1_n_0 ));
  FDRE \RX_PE_DATA_reg[50] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_PE_DATA[50]_i_1__1_n_0 ),
        .Q(D[21]),
        .R(\RX_PE_DATA[48]_i_1__1_n_0 ));
  FDRE \RX_PE_DATA_reg[51] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_PE_DATA[51]_i_1__1_n_0 ),
        .Q(D[20]),
        .R(\RX_PE_DATA[48]_i_1__1_n_0 ));
  FDRE \RX_PE_DATA_reg[52] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_PE_DATA[52]_i_1__1_n_0 ),
        .Q(D[19]),
        .R(\RX_PE_DATA[48]_i_1__1_n_0 ));
  FDRE \RX_PE_DATA_reg[53] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_PE_DATA[53]_i_1__1_n_0 ),
        .Q(D[18]),
        .R(\RX_PE_DATA[48]_i_1__1_n_0 ));
  FDRE \RX_PE_DATA_reg[54] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_PE_DATA[54]_i_1__1_n_0 ),
        .Q(D[17]),
        .R(\RX_PE_DATA[48]_i_1__1_n_0 ));
  FDRE \RX_PE_DATA_reg[55] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_PE_DATA[55]_i_1__1_n_0 ),
        .Q(D[16]),
        .R(\RX_PE_DATA[48]_i_1__1_n_0 ));
  FDRE \RX_PE_DATA_reg[56] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_PE_DATA[56]_i_2__1_n_0 ),
        .Q(D[15]),
        .R(\RX_PE_DATA[56]_i_1__1_n_0 ));
  FDRE \RX_PE_DATA_reg[57] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_PE_DATA[57]_i_1__1_n_0 ),
        .Q(D[14]),
        .R(\RX_PE_DATA[56]_i_1__1_n_0 ));
  FDRE \RX_PE_DATA_reg[58] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_PE_DATA[58]_i_1__1_n_0 ),
        .Q(D[13]),
        .R(\RX_PE_DATA[56]_i_1__1_n_0 ));
  FDRE \RX_PE_DATA_reg[59] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_PE_DATA[59]_i_1__0_n_0 ),
        .Q(D[12]),
        .R(\RX_PE_DATA[56]_i_1__1_n_0 ));
  FDRE \RX_PE_DATA_reg[5] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[58]),
        .Q(D[66]),
        .R(\RX_PE_DATA[0]_i_1__1_n_0 ));
  FDRE \RX_PE_DATA_reg[60] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_PE_DATA[60]_i_1__0_n_0 ),
        .Q(D[11]),
        .R(\RX_PE_DATA[56]_i_1__1_n_0 ));
  FDRE \RX_PE_DATA_reg[61] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_PE_DATA[61]_i_1__0_n_0 ),
        .Q(D[10]),
        .R(\RX_PE_DATA[56]_i_1__1_n_0 ));
  FDRE \RX_PE_DATA_reg[62] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_PE_DATA[62]_i_1__0_n_0 ),
        .Q(D[9]),
        .R(\RX_PE_DATA[56]_i_1__1_n_0 ));
  FDRE \RX_PE_DATA_reg[63] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_PE_DATA[63]_i_1__1_n_0 ),
        .Q(D[8]),
        .R(\RX_PE_DATA[56]_i_1__1_n_0 ));
  FDRE \RX_PE_DATA_reg[6] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[57]),
        .Q(D[65]),
        .R(\RX_PE_DATA[0]_i_1__1_n_0 ));
  FDRE \RX_PE_DATA_reg[7] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[56]),
        .Q(D[64]),
        .R(\RX_PE_DATA[0]_i_1__1_n_0 ));
  FDRE \RX_PE_DATA_reg[8] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[55]),
        .Q(D[63]),
        .R(\RX_PE_DATA[0]_i_1__1_n_0 ));
  FDRE \RX_PE_DATA_reg[9] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rxdata_s[54]),
        .Q(D[62]),
        .R(\RX_PE_DATA[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    RX_SEP7_i_1__1
       (.I0(\RX_PE_DATA[56]_i_3__0_n_0 ),
        .I1(p_0_in[8]),
        .I2(p_0_in[12]),
        .I3(p_0_in[11]),
        .I4(p_0_in[15]),
        .O(p_0_in5_out));
  FDRE RX_SEP7_reg
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(p_0_in5_out),
        .Q(RX_SEP7_reg_0),
        .R(RESET));
  LUT6 #(
    .INIT(64'hFFFFFFFF04000000)) 
    \RX_SEP_NB[0]_i_1__1 
       (.I0(\RX_PE_DATA[48]_i_5__0_n_0 ),
        .I1(p_0_in[9]),
        .I2(p_0_in[14]),
        .I3(p_0_in[10]),
        .I4(p_0_in[2]),
        .I5(p_0_in5_out),
        .O(\RX_SEP_NB[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF04000000)) 
    \RX_SEP_NB[1]_i_1__1 
       (.I0(\RX_PE_DATA[48]_i_5__0_n_0 ),
        .I1(p_0_in[9]),
        .I2(p_0_in[14]),
        .I3(p_0_in[10]),
        .I4(p_0_in[1]),
        .I5(p_0_in5_out),
        .O(\RX_SEP_NB[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF04000000)) 
    \RX_SEP_NB[2]_i_1__1 
       (.I0(\RX_PE_DATA[48]_i_5__0_n_0 ),
        .I1(p_0_in[9]),
        .I2(p_0_in[14]),
        .I3(p_0_in[10]),
        .I4(p_0_in[0]),
        .I5(p_0_in5_out),
        .O(\RX_SEP_NB[2]_i_1__1_n_0 ));
  FDRE \RX_SEP_NB_reg[0] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_SEP_NB[0]_i_1__1_n_0 ),
        .Q(rx_sep_nb_i[6]),
        .R(RESET));
  FDRE \RX_SEP_NB_reg[1] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_SEP_NB[1]_i_1__1_n_0 ),
        .Q(rx_sep_nb_i[7]),
        .R(RESET));
  FDRE \RX_SEP_NB_reg[2] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(\RX_SEP_NB[2]_i_1__1_n_0 ),
        .Q(rx_sep_nb_i[8]),
        .R(RESET));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    RX_SEP_i_1__1
       (.I0(\RX_PE_DATA[48]_i_5__0_n_0 ),
        .I1(p_0_in[9]),
        .I2(p_0_in[14]),
        .I3(p_0_in[10]),
        .O(rx_sep_c));
  FDRE RX_SEP_reg
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(rx_sep_c),
        .Q(RX_SEP_reg_0),
        .R(RESET));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \Shift4Reset2FC[0]_i_1__1 
       (.I0(\RX_PE_DATA[56]_i_3__0_n_0 ),
        .I1(p_0_in[6]),
        .I2(p_0_in[4]),
        .I3(p_0_in[5]),
        .I4(p_0_in[7]),
        .I5(RX_NA_IDLE_i_2__1_n_0),
        .O(CB_detect0));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAA82)) 
    \Shift4Reset2FC[15]_i_1__0 
       (.I0(RXDATAVALID_IN_REG),
        .I1(p_0_in[4]),
        .I2(p_0_in[6]),
        .I3(\RX_PE_DATA[48]_i_3__0_n_0 ),
        .I4(remote_ready_det_i_2__0_n_0),
        .I5(RESET),
        .O(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[0] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(CB_detect0),
        .Q(Shift4Reset2FC[0]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[10] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[9]),
        .Q(Shift4Reset2FC[10]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[11] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[10]),
        .Q(Shift4Reset2FC[11]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[12] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[11]),
        .Q(Shift4Reset2FC[12]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[13] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[12]),
        .Q(Shift4Reset2FC[13]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[14] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[13]),
        .Q(Shift4Reset2FC[14]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[15] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[14]),
        .Q(Shift4Reset2FC[15]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[1] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[0]),
        .Q(Shift4Reset2FC[1]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[2] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[1]),
        .Q(Shift4Reset2FC[2]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[3] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[2]),
        .Q(Shift4Reset2FC[3]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[4] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[3]),
        .Q(Shift4Reset2FC[4]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[5] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[4]),
        .Q(Shift4Reset2FC[5]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[6] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[5]),
        .Q(Shift4Reset2FC[6]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[7] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[6]),
        .Q(Shift4Reset2FC[7]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[8] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[7]),
        .Q(Shift4Reset2FC[8]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[9] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[8]),
        .Q(Shift4Reset2FC[9]),
        .R(Shift4Reset2FC0));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \raw_data_r[10]_i_1 
       (.I0(rx_keep_dec_lane_20),
        .I1(RX_SEP7_reg_0),
        .I2(RX_SEP_reg_0),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h808080FF80808000)) 
    \raw_data_r[11]_i_1 
       (.I0(rx_sep_nb_i[7]),
        .I1(rx_sep_nb_i[8]),
        .I2(rx_sep_nb_i[6]),
        .I3(RX_SEP_reg_0),
        .I4(RX_SEP7_reg_0),
        .I5(rx_keep_dec_lane_20),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT5 #(
    .INIT(32'h888F8880)) 
    \raw_data_r[12]_i_1 
       (.I0(rx_sep_nb_i[7]),
        .I1(rx_sep_nb_i[6]),
        .I2(RX_SEP_reg_0),
        .I3(RX_SEP7_reg_0),
        .I4(rx_keep_dec_lane_20),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hEEEEEEF0000000F0)) 
    \raw_data_r[13]_i_1 
       (.I0(rx_sep_nb_i[8]),
        .I1(rx_sep_nb_i[7]),
        .I2(rx_keep_dec_lane_20),
        .I3(RX_SEP7_reg_0),
        .I4(RX_SEP_reg_0),
        .I5(rx_sep_nb_i[6]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \raw_data_r[14]_i_1 
       (.I0(rx_sep_nb_i[6]),
        .I1(RX_SEP_reg_0),
        .I2(RX_SEP7_reg_0),
        .I3(rx_keep_dec_lane_20),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hEAEAEAFFEAEAEA00)) 
    \raw_data_r[15]_i_1 
       (.I0(rx_sep_nb_i[6]),
        .I1(rx_sep_nb_i[7]),
        .I2(rx_sep_nb_i[8]),
        .I3(RX_SEP_reg_0),
        .I4(RX_SEP7_reg_0),
        .I5(rx_keep_dec_lane_20),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT5 #(
    .INIT(32'hFFFACCCA)) 
    \raw_data_r[16]_i_1 
       (.I0(rx_keep_dec_lane_20),
        .I1(rx_sep_nb_i[7]),
        .I2(RX_SEP7_reg_0),
        .I3(RX_SEP_reg_0),
        .I4(rx_sep_nb_i[6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFFFCFFFCFFFCAAAA)) 
    \raw_data_r[17]_i_1 
       (.I0(rx_keep_dec_lane_20),
        .I1(rx_sep_nb_i[7]),
        .I2(rx_sep_nb_i[8]),
        .I3(rx_sep_nb_i[6]),
        .I4(RX_SEP7_reg_0),
        .I5(RX_SEP_reg_0),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h00004000FFFFFFFF)) 
    \remote_rdy_cntr[0]_i_1__0 
       (.I0(\remote_rdy_cntr[0]_i_4__1_n_0 ),
        .I1(remote_rdy_cntr[0]),
        .I2(remote_rdy_cntr[2]),
        .I3(remote_rdy_cntr[1]),
        .I4(rx_na_idles_cntr_reg[4]),
        .I5(remote_ready_det_reg_0),
        .O(\remote_rdy_cntr[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h7F00)) 
    \remote_rdy_cntr[0]_i_2__1 
       (.I0(remote_rdy_cntr[0]),
        .I1(remote_rdy_cntr[2]),
        .I2(remote_rdy_cntr[1]),
        .I3(remote_ready_det),
        .O(remote_rdy_cntr01_out));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \remote_rdy_cntr[0]_i_3__1 
       (.I0(remote_rdy_cntr[1]),
        .I1(remote_rdy_cntr[2]),
        .I2(remote_rdy_cntr[0]),
        .O(p_1_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \remote_rdy_cntr[0]_i_4__1 
       (.I0(rx_na_idles_cntr_reg[2]),
        .I1(rx_na_idles_cntr_reg[0]),
        .I2(rx_na_idles_cntr_reg[1]),
        .I3(rx_na_idles_cntr_reg[3]),
        .O(\remote_rdy_cntr[0]_i_4__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \remote_rdy_cntr[1]_i_1__1 
       (.I0(remote_rdy_cntr[2]),
        .I1(remote_rdy_cntr[1]),
        .O(p_1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \remote_rdy_cntr[2]_i_1__1 
       (.I0(remote_rdy_cntr[2]),
        .O(p_1_in[0]));
  FDRE #(
    .INIT(1'b0)) 
    \remote_rdy_cntr_reg[0] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(remote_rdy_cntr01_out),
        .D(p_1_in[2]),
        .Q(remote_rdy_cntr[0]),
        .R(\remote_rdy_cntr[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \remote_rdy_cntr_reg[1] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(remote_rdy_cntr01_out),
        .D(p_1_in[1]),
        .Q(remote_rdy_cntr[1]),
        .R(\remote_rdy_cntr[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \remote_rdy_cntr_reg[2] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(remote_rdy_cntr01_out),
        .D(p_1_in[0]),
        .Q(remote_rdy_cntr[2]),
        .R(\remote_rdy_cntr[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h00001000)) 
    remote_ready_det_i_1__1
       (.I0(\RX_PE_DATA[56]_i_3__0_n_0 ),
        .I1(p_0_in[6]),
        .I2(remote_ready_det_reg_0),
        .I3(p_0_in[4]),
        .I4(remote_ready_det_i_2__0_n_0),
        .O(remote_ready_det0));
  LUT3 #(
    .INIT(8'hFE)) 
    remote_ready_det_i_2__0
       (.I0(RX_NA_IDLE_i_2__1_n_0),
        .I1(p_0_in[7]),
        .I2(p_0_in[5]),
        .O(remote_ready_det_i_2__0_n_0));
  FDRE remote_ready_det_reg
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(remote_ready_det0),
        .Q(remote_ready_det),
        .R(RESET));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    remote_ready_r_i_2
       (.I0(remote_rdy_cntr[1]),
        .I1(remote_rdy_cntr[2]),
        .I2(remote_rdy_cntr[0]),
        .O(\remote_rdy_cntr_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hEAEAEAEFEAEAEAE0)) 
    reset2fc_r_i_1__0
       (.I0(CB_detect0),
        .I1(reset2fc_r_i_2__1_n_0),
        .I2(reset2fc_r_i_3__1_n_0),
        .I3(reset2fc_r_i_4__1_n_0),
        .I4(reset2fc_r_i_5__1_n_0),
        .I5(RESET2FC_lane2_i),
        .O(reset2fc_r_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h00200000FFFFFFFF)) 
    reset2fc_r_i_2__1
       (.I0(p_0_in[11]),
        .I1(p_0_in[15]),
        .I2(p_0_in[12]),
        .I3(p_0_in[8]),
        .I4(reset2fc_r_i_6__1_n_0),
        .I5(RXDATAVALID_IN_REG),
        .O(reset2fc_r_i_2__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    reset2fc_r_i_3__1
       (.I0(reset2fc_r_i_7__0_n_0),
        .I1(Shift4Reset2FC[1]),
        .I2(Shift4Reset2FC[0]),
        .I3(Shift4Reset2FC[3]),
        .I4(Shift4Reset2FC[2]),
        .I5(reset2fc_r_i_8__0_n_0),
        .O(reset2fc_r_i_3__1_n_0));
  LUT4 #(
    .INIT(16'h2000)) 
    reset2fc_r_i_4__1
       (.I0(p_0_in[6]),
        .I1(sync_header_c[1]),
        .I2(sync_header_c[0]),
        .I3(RXDATAVALID_IN_REG),
        .O(reset2fc_r_i_4__1_n_0));
  LUT5 #(
    .INIT(32'hFEEF0000)) 
    reset2fc_r_i_5__1
       (.I0(remote_ready_det_i_2__0_n_0),
        .I1(\RX_PE_DATA[48]_i_3__0_n_0 ),
        .I2(p_0_in[6]),
        .I3(p_0_in[4]),
        .I4(RXDATAVALID_IN_REG),
        .O(reset2fc_r_i_5__1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000014)) 
    reset2fc_r_i_6__1
       (.I0(ILLEGAL_BTF_i_6__0_n_0),
        .I1(p_0_in[6]),
        .I2(p_0_in[4]),
        .I3(p_0_in[7]),
        .I4(p_0_in[5]),
        .I5(\RX_PE_DATA[48]_i_3__0_n_0 ),
        .O(reset2fc_r_i_6__1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    reset2fc_r_i_7__0
       (.I0(Shift4Reset2FC[5]),
        .I1(Shift4Reset2FC[4]),
        .I2(Shift4Reset2FC[7]),
        .I3(Shift4Reset2FC[6]),
        .O(reset2fc_r_i_7__0_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    reset2fc_r_i_8__0
       (.I0(Shift4Reset2FC[10]),
        .I1(Shift4Reset2FC[11]),
        .I2(Shift4Reset2FC[8]),
        .I3(Shift4Reset2FC[9]),
        .I4(reset2fc_r_i_9__0_n_0),
        .O(reset2fc_r_i_8__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    reset2fc_r_i_9__0
       (.I0(Shift4Reset2FC[13]),
        .I1(Shift4Reset2FC[12]),
        .I2(Shift4Reset2FC[15]),
        .I3(Shift4Reset2FC[14]),
        .O(reset2fc_r_i_9__0_n_0));
  FDRE reset2fc_r_reg
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(1'b1),
        .D(reset2fc_r_i_1__0_n_0),
        .Q(RESET2FC_lane2_i),
        .R(RESET));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rx_na_idles_cntr[0]_i_1__1 
       (.I0(rx_na_idles_cntr_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rx_na_idles_cntr[1]_i_1__1 
       (.I0(rx_na_idles_cntr_reg[0]),
        .I1(rx_na_idles_cntr_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rx_na_idles_cntr[2]_i_1__1 
       (.I0(rx_na_idles_cntr_reg[1]),
        .I1(rx_na_idles_cntr_reg[0]),
        .I2(rx_na_idles_cntr_reg[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rx_na_idles_cntr[3]_i_1__1 
       (.I0(rx_na_idles_cntr_reg[2]),
        .I1(rx_na_idles_cntr_reg[0]),
        .I2(rx_na_idles_cntr_reg[1]),
        .I3(rx_na_idles_cntr_reg[3]),
        .O(p_0_in__0[3]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \rx_na_idles_cntr[4]_i_1__1 
       (.I0(remote_rdy_cntr[0]),
        .I1(remote_rdy_cntr[2]),
        .I2(remote_rdy_cntr[1]),
        .I3(remote_ready_det_reg_0),
        .O(\rx_na_idles_cntr[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rx_na_idles_cntr[4]_i_2__1 
       (.I0(rx_na_idles_cntr_reg[3]),
        .I1(rx_na_idles_cntr_reg[1]),
        .I2(rx_na_idles_cntr_reg[0]),
        .I3(rx_na_idles_cntr_reg[2]),
        .I4(rx_na_idles_cntr_reg[4]),
        .O(p_0_in__0[4]));
  FDRE #(
    .INIT(1'b0)) 
    \rx_na_idles_cntr_reg[0] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(RX_NA_IDLE_reg_n_0),
        .D(p_0_in__0[0]),
        .Q(rx_na_idles_cntr_reg[0]),
        .R(\rx_na_idles_cntr[4]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_na_idles_cntr_reg[1] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(RX_NA_IDLE_reg_n_0),
        .D(p_0_in__0[1]),
        .Q(rx_na_idles_cntr_reg[1]),
        .R(\rx_na_idles_cntr[4]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_na_idles_cntr_reg[2] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(RX_NA_IDLE_reg_n_0),
        .D(p_0_in__0[2]),
        .Q(rx_na_idles_cntr_reg[2]),
        .R(\rx_na_idles_cntr[4]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_na_idles_cntr_reg[3] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(RX_NA_IDLE_reg_n_0),
        .D(p_0_in__0[3]),
        .Q(rx_na_idles_cntr_reg[3]),
        .R(\rx_na_idles_cntr[4]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_na_idles_cntr_reg[4] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(RX_NA_IDLE_reg_n_0),
        .D(p_0_in__0[4]),
        .Q(rx_na_idles_cntr_reg[4]),
        .R(\rx_na_idles_cntr[4]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFF20)) 
    rx_pe_data_v_r_i_5
       (.I0(sync_header_r[1]),
        .I1(sync_header_r[0]),
        .I2(rxdatavalid_to_ll_i),
        .I3(RX_PE_DATA_V0),
        .O(rx_pe_data_v_i));
  LUT5 #(
    .INIT(32'hEEEEEEE0)) 
    rx_pe_data_v_r_i_9
       (.I0(RX_SEP_reg_0),
        .I1(RX_SEP7_reg_0),
        .I2(rx_sep_nb_i[7]),
        .I3(rx_sep_nb_i[6]),
        .I4(rx_sep_nb_i[8]),
        .O(RX_PE_DATA_V0));
  FDRE \sync_header_r_reg[0] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(RXDATAVALID_IN_REG),
        .D(sync_header_c[0]),
        .Q(sync_header_r[0]),
        .R(RESET));
  FDRE \sync_header_r_reg[1] 
       (.C(\Shift4Reset2FC_reg[15]_0 ),
        .CE(RXDATAVALID_IN_REG),
        .D(sync_header_c[1]),
        .Q(sync_header_r[1]),
        .R(RESET));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_WRAPPER
   (rd_err_q_reg,
    out,
    init_clk_0,
    rxdatavalid_to_lanes_i,
    hold_reg_r_reg,
    hold_reg_r_reg_0,
    hold_reg_r_reg_1,
    hold_reg_r_reg_2,
    FSM_RESETDONE,
    gt_to_common_qpllreset_out,
    drpdo_out,
    drprdy_out,
    gt_powergood,
    tx_out_clk,
    Q,
    rxbuferr_out_i,
    RXHEADER_OUT_ERR,
    RXLOSSOFSYNC_OUT,
    ch_bond_done_i,
    \fifo_dout_reg[63] ,
    rxbuferr_out_lane1_i,
    RXHEADER_OUT_ERR_LANE1,
    RXLOSSOFSYNC_OUT_LANE1,
    \fifo_dout_reg[63]_0 ,
    RXHEADER_OUT_ERR_LANE2,
    RXLOSSOFSYNC_OUT_LANE2,
    \fifo_dout_reg[63]_1 ,
    RXHEADER_OUT_ERR_LANE3,
    RXLOSSOFSYNC_OUT_LANE3,
    polarity_val_i,
    HLD_POLARITY,
    link_reset_out,
    rx_header_1_i_3,
    \fifo_dout_reg[64] ,
    rx_header_1_i_2,
    \fifo_dout_reg[64]_0 ,
    rx_header_1_i_1,
    \fifo_dout_reg[64]_1 ,
    rx_header_1_i_0,
    \fifo_dout_reg[64]_2 ,
    gt_pll_lock,
    stg2_reg,
    init_clk,
    RX_HARD_ERR_reg,
    EN_CHAN_SYNC,
    gt_qplllock_quad1_out,
    \count_for_reset_r_reg[23] ,
    drpaddr_in,
    drpdi_in,
    drpen_in,
    drpwe_in,
    gt_refclk1_out,
    rxn,
    rxp,
    gt_qpllclk_quad1_out,
    gt_qpllrefclk_quad1_out,
    gt_rxcdrovrden_in,
    CHAN_BOND_RESET,
    CHECK_POLARITY_IN,
    RXPOLARITY_IN,
    CHECK_POLARITY_IN_LANE1,
    RXPOLARITY_IN_LANE1,
    CHECK_POLARITY_IN_LANE2,
    RXPOLARITY_IN_LANE2,
    CHECK_POLARITY_IN_LANE3,
    RXPOLARITY_IN_LANE3,
    RESET,
    in_polarity_i,
    rx_reset_i_3,
    rx_reset_i_2,
    rx_reset_i_1,
    rx_reset_i_0,
    RX_CHANNEL_UP,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3);
  output rd_err_q_reg;
  output out;
  output init_clk_0;
  output rxdatavalid_to_lanes_i;
  output hold_reg_r_reg;
  output hold_reg_r_reg_0;
  output hold_reg_r_reg_1;
  output hold_reg_r_reg_2;
  output FSM_RESETDONE;
  output gt_to_common_qpllreset_out;
  output [63:0]drpdo_out;
  output [3:0]drprdy_out;
  output [3:0]gt_powergood;
  output tx_out_clk;
  output [63:0]Q;
  output [1:0]rxbuferr_out_i;
  output RXHEADER_OUT_ERR;
  output RXLOSSOFSYNC_OUT;
  output [0:3]ch_bond_done_i;
  output [63:0]\fifo_dout_reg[63] ;
  output [1:0]rxbuferr_out_lane1_i;
  output RXHEADER_OUT_ERR_LANE1;
  output RXLOSSOFSYNC_OUT_LANE1;
  output [63:0]\fifo_dout_reg[63]_0 ;
  output RXHEADER_OUT_ERR_LANE2;
  output RXLOSSOFSYNC_OUT_LANE2;
  output [63:0]\fifo_dout_reg[63]_1 ;
  output RXHEADER_OUT_ERR_LANE3;
  output RXLOSSOFSYNC_OUT_LANE3;
  output [3:0]polarity_val_i;
  output [3:0]HLD_POLARITY;
  output link_reset_out;
  output rx_header_1_i_3;
  output \fifo_dout_reg[64] ;
  output rx_header_1_i_2;
  output \fifo_dout_reg[64]_0 ;
  output rx_header_1_i_1;
  output \fifo_dout_reg[64]_1 ;
  output rx_header_1_i_0;
  output \fifo_dout_reg[64]_2 ;
  output gt_pll_lock;
  input stg2_reg;
  input init_clk;
  input RX_HARD_ERR_reg;
  input EN_CHAN_SYNC;
  input gt_qplllock_quad1_out;
  input \count_for_reset_r_reg[23] ;
  input [39:0]drpaddr_in;
  input [63:0]drpdi_in;
  input [3:0]drpen_in;
  input [3:0]drpwe_in;
  input gt_refclk1_out;
  input [0:3]rxn;
  input [0:3]rxp;
  input gt_qpllclk_quad1_out;
  input gt_qpllrefclk_quad1_out;
  input gt_rxcdrovrden_in;
  input CHAN_BOND_RESET;
  input CHECK_POLARITY_IN;
  input RXPOLARITY_IN;
  input CHECK_POLARITY_IN_LANE1;
  input RXPOLARITY_IN_LANE1;
  input CHECK_POLARITY_IN_LANE2;
  input RXPOLARITY_IN_LANE2;
  input CHECK_POLARITY_IN_LANE3;
  input RXPOLARITY_IN_LANE3;
  input RESET;
  input [3:0]in_polarity_i;
  input rx_reset_i_3;
  input rx_reset_i_2;
  input rx_reset_i_1;
  input rx_reset_i_0;
  input RX_CHANNEL_UP;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;

  wire CB_detect;
  wire CB_detect0;
  wire CB_detect0_15;
  wire CB_detect0_18;
  wire CB_detect0_21;
  wire CB_detect_20;
  wire CB_detect_dlyd0p5;
  wire CB_detect_dlyd0p5_6;
  wire CB_flag_direct;
  wire CB_flag_direct_2;
  wire CB_flag_direct_3;
  wire CC_detect_dlyd1;
  wire CC_detect_dlyd1_12;
  wire CC_detect_dlyd1_4;
  wire CC_detect_dlyd1_7;
  wire CC_detect_pulse_i;
  wire CC_detect_pulse_i_17;
  wire CC_detect_pulse_i_19;
  wire CC_detect_pulse_i_23;
  wire CHAN_BOND_RESET;
  wire CHECK_POLARITY_IN;
  wire CHECK_POLARITY_IN_LANE1;
  wire CHECK_POLARITY_IN_LANE2;
  wire CHECK_POLARITY_IN_LANE3;
  wire EN_CHAN_SYNC;
  wire FSM_RESETDONE;
  wire FSM_RESETDONE_j;
  wire \FSM_onehot_cdr_reset_fsm_r[2]_i_3_n_0 ;
  wire \FSM_onehot_cdr_reset_fsm_r[2]_i_4_n_0 ;
  wire \FSM_onehot_cdr_reset_fsm_r_reg_n_0_[0] ;
  wire [3:0]HLD_POLARITY;
  wire HPCNT_RESET_IN;
  wire LINK_RESET_OUT0;
  wire [63:0]Q;
  wire RESET;
  wire RXHEADER_OUT_ERR;
  wire RXHEADER_OUT_ERR_LANE1;
  wire RXHEADER_OUT_ERR_LANE2;
  wire RXHEADER_OUT_ERR_LANE3;
  wire RXLOSSOFSYNC_OUT;
  wire RXLOSSOFSYNC_OUT_LANE1;
  wire RXLOSSOFSYNC_OUT_LANE2;
  wire RXLOSSOFSYNC_OUT_LANE3;
  wire RXPOLARITY_IN;
  wire RXPOLARITY_IN_LANE1;
  wire RXPOLARITY_IN_LANE2;
  wire RXPOLARITY_IN_LANE3;
  wire RX_CHANNEL_UP;
  wire RX_HARD_ERR_reg;
  (* RTL_KEEP = "true" *) wire all_start_cb_writes_i;
  (* RTL_KEEP = "true" *) wire all_vld_btf_flag_i;
  wire allow_block_sync_propagation;
  wire allow_block_sync_propagation_reg_n_0;
  wire any_vld_btf_i;
  wire any_vld_btf_lane1_i;
  wire any_vld_btf_lane2_i;
  wire any_vld_btf_lane3_i;
  (* RTL_KEEP = "true" *) wire bit_err_chan_bond_i;
  (* RTL_KEEP = "true" *) wire bit_err_chan_bond_lane1_i;
  (* RTL_KEEP = "true" *) wire bit_err_chan_bond_lane2_i;
  (* RTL_KEEP = "true" *) wire bit_err_chan_bond_lane3_i;
  wire block_sync_sm_gtx0_lane2_i_n_3;
  wire blocksync_all_lanes_inrxclk;
  wire blocksync_all_lanes_inrxclk_q;
  wire blocksync_out_i;
  wire blocksync_out_lane1_i;
  wire blocksync_out_lane2_i;
  wire blocksync_out_lane3_i;
  wire cb_bit_err_i;
  wire cbcc_data_srst;
  wire cbcc_fifo_reset_rd_clk;
  wire cbcc_fifo_reset_to_fifo_wr_clk;
  wire cbcc_fifo_reset_wr_clk;
  wire cbcc_gtx0_i_n_13;
  wire cbcc_gtx0_i_n_82;
  wire cbcc_gtx0_i_n_85;
  wire cbcc_gtx0_lane1_i_n_14;
  wire cbcc_gtx0_lane2_i_n_82;
  wire cbcc_gtx0_lane2_i_n_83;
  wire cbcc_gtx0_lane2_i_n_87;
  wire cbcc_gtx0_lane3_i_n_79;
  wire cbcc_only_reset_rd_clk;
  wire cbcc_reset_cbstg2_rd_clk;
  wire [7:0]cdr_reset_fsm_cntr_r;
  wire \cdr_reset_fsm_cntr_r[0]_i_1_n_0 ;
  wire \cdr_reset_fsm_cntr_r[1]_i_1_n_0 ;
  wire \cdr_reset_fsm_cntr_r[2]_i_1_n_0 ;
  wire \cdr_reset_fsm_cntr_r[3]_i_1_n_0 ;
  wire \cdr_reset_fsm_cntr_r[4]_i_1_n_0 ;
  wire \cdr_reset_fsm_cntr_r[5]_i_1_n_0 ;
  wire \cdr_reset_fsm_cntr_r[6]_i_1_n_0 ;
  wire \cdr_reset_fsm_cntr_r[7]_i_1_n_0 ;
  wire \cdr_reset_fsm_cntr_r[7]_i_2_n_0 ;
  wire \cdr_reset_fsm_cntr_r[7]_i_3_n_0 ;
  wire \cdr_reset_fsm_cntr_r[7]_i_4_n_0 ;
  wire cdr_reset_fsm_lnkreset;
  wire cdr_reset_fsm_lnkreset_i_1_n_0;
  wire cdr_reset_fsm_lnkreset_reg_n_0;
  wire [0:3]ch_bond_done_i;
  wire [1:0]chbondi;
  wire common_reset_cbcc_i_n_6;
  wire \count_for_reset_r_reg[23] ;
  wire descrambler_64b66b_gtx0_i_n_66;
  wire descrambler_64b66b_gtx0_i_n_67;
  wire descrambler_64b66b_gtx0_i_n_68;
  wire descrambler_64b66b_gtx0_i_n_69;
  wire descrambler_64b66b_gtx0_i_n_70;
  wire descrambler_64b66b_gtx0_lane1_i_n_1;
  wire descrambler_64b66b_gtx0_lane1_i_n_68;
  wire descrambler_64b66b_gtx0_lane1_i_n_69;
  wire descrambler_64b66b_gtx0_lane1_i_n_70;
  wire descrambler_64b66b_gtx0_lane1_i_n_72;
  wire descrambler_64b66b_gtx0_lane1_i_n_73;
  wire descrambler_64b66b_gtx0_lane2_i_n_67;
  wire descrambler_64b66b_gtx0_lane2_i_n_68;
  wire descrambler_64b66b_gtx0_lane2_i_n_69;
  wire descrambler_64b66b_gtx0_lane2_i_n_71;
  wire descrambler_64b66b_gtx0_lane2_i_n_72;
  wire descrambler_64b66b_gtx0_lane3_i_n_66;
  wire descrambler_64b66b_gtx0_lane3_i_n_67;
  wire descrambler_64b66b_gtx0_lane3_i_n_68;
  wire descrambler_64b66b_gtx0_lane3_i_n_69;
  wire descrambler_64b66b_gtx0_lane3_i_n_70;
  wire descrambler_64b66b_gtx0_lane3_i_n_72;
  (* RTL_KEEP = "true" *) wire do_rd_en_i;
  (* RTL_KEEP = "true" *) wire do_rd_en_lane1_i;
  (* RTL_KEEP = "true" *) wire do_rd_en_lane2_i;
  (* RTL_KEEP = "true" *) wire do_rd_en_lane3_i;
  wire [39:0]drpaddr_in;
  wire [63:0]drpdi_in;
  wire [63:0]drpdo_out;
  wire [3:0]drpen_in;
  wire [3:0]drprdy_out;
  wire [3:0]drpwe_in;
  wire enchansync_dlyd_i;
  wire enchansync_dlyd_i_13;
  wire [63:0]\fifo_dout_reg[63] ;
  wire [63:0]\fifo_dout_reg[63]_0 ;
  wire [63:0]\fifo_dout_reg[63]_1 ;
  wire \fifo_dout_reg[64] ;
  wire \fifo_dout_reg[64]_0 ;
  wire \fifo_dout_reg[64]_1 ;
  wire \fifo_dout_reg[64]_2 ;
  (* RTL_KEEP = "true" *) wire final_gater_for_fifo_din_i;
  (* RTL_KEEP = "true" *) wire final_gater_for_fifo_din_lane1_i;
  (* RTL_KEEP = "true" *) wire final_gater_for_fifo_din_lane2_i;
  (* RTL_KEEP = "true" *) wire final_gater_for_fifo_din_lane3_i;
  wire fsm_resetdone_initclk;
  wire fsm_resetdone_to_new_gtx_rx_comb;
  wire fsm_resetdone_to_rxreset_in;
  wire gt_pll_lock;
  wire [3:0]gt_powergood;
  wire gt_qpllclk_quad1_out;
  wire gt_qplllock_quad1_i;
  wire gt_qplllock_quad1_out;
  wire gt_qpllrefclk_quad1_out;
  wire gt_refclk1_out;
  wire gt_rxcdrovrden_in;
  wire gt_to_common_qpllreset_out;
  wire hard_err_cntr_r;
  wire \hard_err_cntr_r[7]_i_4_n_0 ;
  wire \hard_err_cntr_r[7]_i_5_n_0 ;
  wire \hard_err_cntr_r[7]_i_6_n_0 ;
  wire [7:0]hard_err_cntr_r_reg;
  wire hard_err_rst_int;
  wire hard_err_rst_int_i_3_n_0;
  wire hard_err_usr;
  wire hard_err_usr0;
  wire hold_reg_r_reg;
  wire hold_reg_r_reg_0;
  wire hold_reg_r_reg_1;
  wire hold_reg_r_reg_2;
  wire [3:0]in_polarity_i;
  wire in_polarity_i_0;
  wire in_polarity_i_1;
  wire in_polarity_i_2;
  wire in_polarity_i_3;
  wire init_clk;
  wire init_clk_0;
  wire [11:2]int_gt_rxbufstatus;
  wire link_reset_0_c;
  wire link_reset_1_c;
  wire link_reset_2_c;
  wire link_reset_3_c;
  wire link_reset_out;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire master_do_rd_en;
  (* RTL_KEEP = "true" *) wire master_do_rd_en_i;
  wire new_gtx_rx_pcsreset_comb;
  wire new_gtx_rx_pcsreset_comb0;
  wire out;
  wire p_0_in19_in;
  wire p_0_in19_in_10;
  wire p_0_in21_in;
  wire p_0_in__0;
  wire p_0_in__0_0;
  wire p_0_in__0_1;
  wire [7:0]p_0_in__26;
  wire p_14_in;
  wire p_14_in_16;
  wire p_14_in_22;
  wire p_17_in;
  wire p_18_in;
  wire p_1_in12_in;
  wire p_1_in12_in_9;
  wire p_1_in13_in;
  wire [0:0]pol_state;
  wire [0:0]pol_state_24;
  wire [0:0]pol_state_25;
  wire polarity_check_i_n_2;
  wire polarity_check_lane1_i_n_1;
  wire polarity_check_lane1_i_n_3;
  wire polarity_check_lane3_i_n_2;
  wire polarity_check_lane3_i_n_3;
  wire polarity_check_lane3_i_n_5;
  wire [3:0]polarity_val_i;
  wire [63:0]pos_rxdata_from_gtx_i;
  wire [63:0]pos_rxdata_from_gtx_lane1_i;
  wire [63:0]pos_rxdata_from_gtx_lane2_i;
  wire [63:0]pos_rxdata_from_gtx_lane3_i;
  wire pos_rxdatavalid_i;
  wire pos_rxdatavalid_lane1_i;
  wire pos_rxdatavalid_lane2_i;
  wire pos_rxdatavalid_lane3_i;
  wire [1:0]pos_rxheader_from_gtx_i;
  wire [1:0]pos_rxheader_from_gtx_lane1_i;
  wire [1:0]pos_rxheader_from_gtx_lane2_i;
  wire [1:0]pos_rxheader_from_gtx_lane3_i;
  wire pos_rxheadervalid_i;
  wire pos_rxheadervalid_lane1_i;
  wire pos_rxheadervalid_lane2_i;
  wire pos_rxheadervalid_lane3_i;
  wire [63:0]pre_r1_rxdata_from_gtx_i;
  wire [63:0]pre_r1_rxdata_from_gtx_lane1_i;
  wire [63:0]pre_r1_rxdata_from_gtx_lane2_i;
  wire [63:0]pre_r1_rxdata_from_gtx_lane3_i;
  wire pre_r1_rxdatavalid_i;
  wire pre_r1_rxdatavalid_lane1_i;
  wire pre_r1_rxdatavalid_lane2_i;
  wire pre_r1_rxdatavalid_lane3_i;
  wire [1:0]pre_r1_rxheader_from_gtx_i;
  wire [1:0]pre_r1_rxheader_from_gtx_lane1_i;
  wire [1:0]pre_r1_rxheader_from_gtx_lane2_i;
  wire [1:0]pre_r1_rxheader_from_gtx_lane3_i;
  wire pre_r1_rxheadervalid_i;
  wire pre_r1_rxheadervalid_lane1_i;
  wire pre_r1_rxheadervalid_lane2_i;
  wire pre_r1_rxheadervalid_lane3_i;
  wire [63:0]pre_rxdata_from_gtx_i;
  wire [63:0]pre_rxdata_from_gtx_lane1_i;
  wire [63:0]pre_rxdata_from_gtx_lane2_i;
  wire [63:0]pre_rxdata_from_gtx_lane3_i;
  wire pre_rxdatavalid_i;
  wire pre_rxdatavalid_lane1_i;
  wire pre_rxdatavalid_lane2_i;
  wire pre_rxdatavalid_lane3_i;
  wire [1:0]pre_rxheader_from_gtx_i;
  wire [1:0]pre_rxheader_from_gtx_lane1_i;
  wire [1:0]pre_rxheader_from_gtx_lane2_i;
  wire [1:0]pre_rxheader_from_gtx_lane3_i;
  wire pre_rxheadervalid_i;
  wire pre_rxheadervalid_lane1_i;
  wire pre_rxheadervalid_lane2_i;
  wire pre_rxheadervalid_lane3_i;
  wire rd_err_q_reg;
  wire reset_initclk;
  wire rx_elastic_buf_err_int__0;
  (* RTL_KEEP = "true" *) wire rx_fsm_resetdone_i;
  (* RTL_KEEP = "true" *) wire rx_fsm_resetdone_ii;
  wire rx_header_1_i_0;
  wire rx_header_1_i_1;
  wire rx_header_1_i_2;
  wire rx_header_1_i_3;
  wire rx_reset_i_0;
  wire rx_reset_i_1;
  wire rx_reset_i_2;
  wire rx_reset_i_3;
  wire [1:0]rxbuferr_out_i;
  wire [1:0]rxbuferr_out_lane1_i;
  wire [1:0]rxbuferr_out_lane3_i;
  wire [63:0]rxdata_from_gtx_i;
  wire [63:0]rxdata_from_gtx_lane1_i;
  wire [63:0]rxdata_from_gtx_lane2_i;
  wire [63:0]rxdata_from_gtx_lane3_i;
  wire [63:0]rxdata_to_fifo_i;
  wire [63:0]rxdata_to_fifo_lane1_i;
  wire [63:0]rxdata_to_fifo_lane2_i;
  wire [63:0]rxdata_to_fifo_lane3_i;
  wire rxdatavalid_i;
  wire rxdatavalid_lane1_i;
  wire rxdatavalid_lane2_i;
  wire rxdatavalid_lane3_i;
  wire rxdatavalid_to_fifo_i;
  wire rxdatavalid_to_fifo_lane1_i;
  wire rxdatavalid_to_fifo_lane2_i;
  wire rxdatavalid_to_fifo_lane3_i;
  wire rxdatavalid_to_lanes_i;
  (* RTL_KEEP = "true" *) wire rxfsm_reset_i;
  wire rxgearboxslip_i;
  wire rxgearboxslip_lane1_i;
  wire rxgearboxslip_lane2_i;
  wire rxgearboxslip_lane3_i;
  wire [1:0]rxheader_from_gtx_i;
  wire [1:0]rxheader_from_gtx_lane1_i;
  wire [1:0]rxheader_from_gtx_lane2_i;
  wire [1:0]rxheader_from_gtx_lane3_i;
  wire [1:0]rxheader_to_fifo_i;
  wire [1:0]rxheader_to_fifo_lane1_i;
  wire [1:0]rxheader_to_fifo_lane2_i;
  wire [1:0]rxheader_to_fifo_lane3_i;
  wire rxheadervalid_i;
  wire rxheadervalid_lane1_i;
  wire rxheadervalid_lane2_i;
  wire rxheadervalid_lane3_i;
  wire rxlossofsync_out_lane1_q;
  wire rxlossofsync_out_lane2_q;
  wire rxlossofsync_out_lane3_q;
  wire rxlossofsync_out_q;
  wire [0:3]rxn;
  wire [0:3]rxp;
  wire rxreset_for_lanes__0;
  wire rxreset_for_lanes_q;
  wire rxusrclk_out;
  wire \slave.slave/master_stop_prev_cb_r ;
  wire \slave.slave/master_stop_prev_cb_r_11 ;
  wire start_cb_writes_lane2_i;
  wire stg2_reg;
  wire [3:0]sync_rx_polarity_r_j;
  wire system_reset_r2;
  (* RTL_KEEP = "true" *) wire tx_fsm_resetdone_i;
  (* RTL_KEEP = "true" *) wire tx_fsm_resetdone_ii;
  wire tx_out_clk;
  wire u_cdc__in_polarity_n_1;
  wire u_cdc__lane2_in_polarity_n_1;
  wire u_cdc__lane3_in_polarity_n_1;
  wire u_cdc_hard_err_init_n_1;
  wire u_rst_sync_blocksyncall_initclk_sync_n_0;
  wire u_rst_sync_blocksyncprop_inrxclk_sync_n_0;
  wire u_rst_sync_reset_initclk_n_1;
  wire u_rst_sync_reset_initclk_n_2;
  wire u_rst_sync_reset_initclk_n_3;
  wire u_rst_sync_reset_initclk_n_4;
  wire valid_btf_detect_dlyd1;
  wire valid_btf_detect_dlyd1_14;
  wire valid_btf_detect_dlyd1_5;
  wire valid_btf_detect_dlyd1_8;

  FDRE FSM_RESETDONE_j_reg
       (.C(stg2_reg),
        .CE(1'b1),
        .D(FSM_RESETDONE),
        .Q(FSM_RESETDONE_j),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_cdr_reset_fsm_r[2]_i_3 
       (.I0(allow_block_sync_propagation),
        .I1(cdr_reset_fsm_lnkreset),
        .O(\FSM_onehot_cdr_reset_fsm_r[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \FSM_onehot_cdr_reset_fsm_r[2]_i_4 
       (.I0(\cdr_reset_fsm_cntr_r[7]_i_4_n_0 ),
        .I1(cdr_reset_fsm_cntr_r[7]),
        .I2(cdr_reset_fsm_cntr_r[6]),
        .I3(cdr_reset_fsm_cntr_r[4]),
        .I4(cdr_reset_fsm_cntr_r[5]),
        .O(\FSM_onehot_cdr_reset_fsm_r[2]_i_4_n_0 ));
  (* FSM_ENCODED_STATES = "IDLE:001,ASSERT_RXRESET:010,DONE:100," *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_cdr_reset_fsm_r_reg[0] 
       (.C(init_clk),
        .CE(u_rst_sync_blocksyncall_initclk_sync_n_0),
        .D(1'b0),
        .Q(\FSM_onehot_cdr_reset_fsm_r_reg_n_0_[0] ),
        .S(p_18_in));
  (* FSM_ENCODED_STATES = "IDLE:001,ASSERT_RXRESET:010,DONE:100," *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cdr_reset_fsm_r_reg[1] 
       (.C(init_clk),
        .CE(u_rst_sync_blocksyncall_initclk_sync_n_0),
        .D(\FSM_onehot_cdr_reset_fsm_r_reg_n_0_[0] ),
        .Q(cdr_reset_fsm_lnkreset),
        .R(p_18_in));
  (* FSM_ENCODED_STATES = "IDLE:001,ASSERT_RXRESET:010,DONE:100," *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cdr_reset_fsm_r_reg[2] 
       (.C(init_clk),
        .CE(u_rst_sync_blocksyncall_initclk_sync_n_0),
        .D(\FSM_onehot_cdr_reset_fsm_r[2]_i_3_n_0 ),
        .Q(allow_block_sync_propagation),
        .R(p_18_in));
  FDRE LINK_RESET_OUT_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(LINK_RESET_OUT0),
        .Q(link_reset_out),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    allow_block_sync_propagation_reg
       (.C(init_clk),
        .CE(cdr_reset_fsm_lnkreset_i_1_n_0),
        .D(allow_block_sync_propagation),
        .Q(allow_block_sync_propagation_reg_n_0),
        .R(p_18_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_MULTI_GT aurora_64b66b_rx_0_multi_gt_i
       (.drpaddr_in(drpaddr_in),
        .drpdi_in(drpdi_in),
        .drpdo_out(drpdo_out),
        .drpen_in(drpen_in),
        .drprdy_out(drprdy_out),
        .drpwe_in(drpwe_in),
        .fsm_resetdone_to_new_gtx_rx_comb(fsm_resetdone_to_new_gtx_rx_comb),
        .fsm_resetdone_to_rxreset_in(fsm_resetdone_to_rxreset_in),
        .gt_powergood(gt_powergood),
        .gt_qpllclk_quad1_out(gt_qpllclk_quad1_out),
        .gt_qpllrefclk_quad1_out(gt_qpllrefclk_quad1_out),
        .gt_refclk1_out(gt_refclk1_out),
        .gt_rxcdrovrden_in(gt_rxcdrovrden_in),
        .gt_to_common_qpllreset_out(gt_to_common_qpllreset_out),
        .gtwiz_reset_rx_done_out(rx_fsm_resetdone_i),
        .gtwiz_reset_tx_done_out(tx_fsm_resetdone_i),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .gtwiz_userdata_rx_out({pre_rxdata_from_gtx_lane3_i,pre_rxdata_from_gtx_lane2_i,pre_rxdata_from_gtx_lane1_i,pre_rxdata_from_gtx_i}),
        .i_in_meta_reg(gt_qplllock_quad1_i),
        .init_clk(init_clk),
        .init_clk_0(init_clk_0),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .new_gtx_rx_pcsreset_comb0(new_gtx_rx_pcsreset_comb0),
        .out(rxfsm_reset_i),
        .rst_in_out_reg(\count_for_reset_r_reg[23] ),
        .rxbufstatus_out({int_gt_rxbufstatus[11],int_gt_rxbufstatus[8],int_gt_rxbufstatus[5],int_gt_rxbufstatus[2]}),
        .rxdatavalid_out({pre_rxdatavalid_lane3_i,pre_rxdatavalid_lane2_i,pre_rxdatavalid_lane1_i,pre_rxdatavalid_i}),
        .rxgearboxslip_in({rxgearboxslip_lane3_i,rxgearboxslip_lane2_i,rxgearboxslip_lane1_i,rxgearboxslip_i}),
        .rxheader_out({pre_rxheader_from_gtx_lane3_i,pre_rxheader_from_gtx_lane2_i,pre_rxheader_from_gtx_lane1_i,pre_rxheader_from_gtx_i}),
        .rxheadervalid_out({pre_rxheadervalid_lane3_i,pre_rxheadervalid_lane2_i,pre_rxheadervalid_lane1_i,pre_rxheadervalid_i}),
        .rxn(rxn),
        .rxp(rxp),
        .rxpolarity_in(sync_rx_polarity_r_j),
        .tx_out_clk(tx_out_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_BLOCK_SYNC_SM block_sync_sm_gtx0_i
       (.D(rxgearboxslip_i),
        .Q(rxheader_from_gtx_i),
        .blocksync_out_i(blocksync_out_i),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .p_0_in__0(p_0_in__0),
        .rxheadervalid_i(rxheadervalid_i),
        .system_reset_r2(system_reset_r2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_BLOCK_SYNC_SM_25 block_sync_sm_gtx0_lane1_i
       (.D(rxgearboxslip_lane1_i),
        .Q(rxheader_from_gtx_lane1_i),
        .blocksync_all_lanes_inrxclk(blocksync_all_lanes_inrxclk),
        .blocksync_out_i(blocksync_out_i),
        .blocksync_out_lane1_i(blocksync_out_lane1_i),
        .blocksync_out_lane2_i(blocksync_out_lane2_i),
        .blocksync_out_lane3_i(blocksync_out_lane3_i),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .p_0_in__0(p_0_in__0_0),
        .rxheadervalid_lane1_i(rxheadervalid_lane1_i),
        .system_reset_r2(system_reset_r2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_BLOCK_SYNC_SM_26 block_sync_sm_gtx0_lane2_i
       (.BLOCKSYNC_OUT_reg_0(block_sync_sm_gtx0_lane2_i_n_3),
        .D(rxgearboxslip_lane2_i),
        .Q(rxheader_from_gtx_lane2_i),
        .SR(new_gtx_rx_pcsreset_comb),
        .blocksync_out_lane2_i(blocksync_out_lane2_i),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .rxheadervalid_lane2_i(rxheadervalid_lane2_i),
        .system_reset_r2(system_reset_r2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_BLOCK_SYNC_SM_27 block_sync_sm_gtx0_lane3_i
       (.D(rxgearboxslip_lane3_i),
        .Q(rxheader_from_gtx_lane3_i),
        .blocksync_out_lane3_i(blocksync_out_lane3_i),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .p_0_in__0(p_0_in__0_1),
        .rxheadervalid_lane3_i(rxheadervalid_lane3_i),
        .system_reset_r2(system_reset_r2));
  FDRE #(
    .INIT(1'b0)) 
    blocksync_all_lanes_inrxclk_q_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(blocksync_all_lanes_inrxclk),
        .Q(blocksync_all_lanes_inrxclk_q),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_CLOCK_CORRECTION_CHANNEL_BONDING__xdcDup__1 cbcc_gtx0_i
       (.CB_detect0(CB_detect0),
        .CB_flag_direct(CB_flag_direct_3),
        .CB_flag_direct_0(CB_flag_direct_2),
        .CB_flag_direct_1(CB_flag_direct),
        .CB_flag_flopped_reg_0({p_0_in19_in_10,p_1_in12_in_9}),
        .CB_flag_flopped_reg_1({p_0_in19_in,p_1_in12_in}),
        .CC_detect_dlyd1(CC_detect_dlyd1),
        .CC_detect_pulse_i(CC_detect_pulse_i),
        .D({rxdatavalid_to_fifo_i,rxheader_to_fifo_i,rxdata_to_fifo_i}),
        .EN_CHAN_SYNC(EN_CHAN_SYNC),
        .Q({p_0_in21_in,p_1_in13_in}),
        .RXHEADER_OUT_ERR(RXHEADER_OUT_ERR),
        .RXLOSSOFSYNC_OUT(RXLOSSOFSYNC_OUT),
        .RX_CHANNEL_UP(RX_CHANNEL_UP),
        .SR(new_gtx_rx_pcsreset_comb),
        .any_vld_btf_i(any_vld_btf_i),
        .bit_err_chan_bond_i(bit_err_chan_bond_i),
        .cbcc_fifo_reset_rd_clk(cbcc_fifo_reset_rd_clk),
        .cbcc_fifo_reset_to_fifo_wr_clk(cbcc_fifo_reset_to_fifo_wr_clk),
        .cbcc_fifo_reset_wr_clk(cbcc_fifo_reset_wr_clk),
        .cbcc_only_reset_rd_clk(cbcc_only_reset_rd_clk),
        .cbcc_reset_cbstg2_rd_clk(cbcc_reset_cbstg2_rd_clk),
        .ch_bond_done_i(ch_bond_done_i[0]),
        .\count_for_reset_r_reg[23]_0 (u_rst_sync_reset_initclk_n_1),
        .do_rd_en_i(do_rd_en_i),
        .do_wr_en_reg_0(all_start_cb_writes_i),
        .\fifo_dout_reg[63]_0 (Q),
        .\fifo_dout_reg[64]_0 (\fifo_dout_reg[64] ),
        .final_gater_for_fifo_din_i(final_gater_for_fifo_din_i),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .hard_err_usr0(hard_err_usr0),
        .hard_err_usr_reg(cbcc_gtx0_lane2_i_n_82),
        .hold_reg_r_reg_0(hold_reg_r_reg),
        .in0(rxlossofsync_out_q),
        .init_clk(init_clk),
        .link_reset_0_c(link_reset_0_c),
        .master_do_rd_en(master_do_rd_en),
        .master_do_rd_en_reg_0(cbcc_gtx0_i_n_82),
        .master_do_rd_en_reg_1(cbcc_gtx0_i_n_85),
        .out(master_do_rd_en_i),
        .p_14_in(p_14_in),
        .rx_header_1_i_3(rx_header_1_i_3),
        .rxbuferr_out_i(rxbuferr_out_i),
        .rxbuferr_out_lane1_i(rxbuferr_out_lane1_i[1]),
        .rxchanisaligned_reg(chbondi),
        .rxdatavalid_to_fifo_i_reg(cbcc_gtx0_i_n_13),
        .rxdatavalid_to_lanes_i(rxdatavalid_to_lanes_i),
        .s_level_out_d5_reg(stg2_reg),
        .srst(cbcc_data_srst),
        .valid_btf_detect_dlyd1(valid_btf_detect_dlyd1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_CLOCK_CORRECTION_CHANNEL_BONDING__xdcDup__2 cbcc_gtx0_lane1_i
       (.CB_detect(CB_detect),
        .CB_detect0(CB_detect0_15),
        .CB_detect_dlyd0p5(CB_detect_dlyd0p5),
        .CB_flag_direct(CB_flag_direct_3),
        .CC_detect_dlyd1(CC_detect_dlyd1_4),
        .CC_detect_pulse_i(CC_detect_pulse_i_17),
        .EN_CHAN_SYNC(EN_CHAN_SYNC),
        .Q({p_0_in19_in,p_1_in12_in,\fifo_dout_reg[63] }),
        .RXHEADER_OUT_ERR_LANE1(RXHEADER_OUT_ERR_LANE1),
        .RXLOSSOFSYNC_OUT_LANE1(RXLOSSOFSYNC_OUT_LANE1),
        .SR(new_gtx_rx_pcsreset_comb),
        .START_CB_WRITES_OUT_reg_0(cbcc_gtx0_lane1_i_n_14),
        .START_CB_WRITES_OUT_reg_1(all_vld_btf_flag_i),
        .any_vld_btf_lane1_i(any_vld_btf_lane1_i),
        .bit_err_chan_bond_lane1_i(bit_err_chan_bond_lane1_i),
        .\cb_rxdatavalid_cnt_reg[1] (cbcc_gtx0_i_n_82),
        .cbcc_fifo_reset_rd_clk(cbcc_fifo_reset_rd_clk),
        .cbcc_fifo_reset_to_fifo_wr_clk(cbcc_fifo_reset_to_fifo_wr_clk),
        .cbcc_fifo_reset_wr_clk(cbcc_fifo_reset_wr_clk),
        .cbcc_only_reset_rd_clk(cbcc_only_reset_rd_clk),
        .cbcc_reset_cbstg2_rd_clk(cbcc_reset_cbstg2_rd_clk),
        .ch_bond_done_i(ch_bond_done_i[1]),
        .\count_for_reset_r_reg[23]_0 (u_rst_sync_reset_initclk_n_2),
        .do_rd_en_lane1_i(do_rd_en_lane1_i),
        .do_wr_en_reg_0(all_start_cb_writes_i),
        .enchansync_dlyd_i(enchansync_dlyd_i),
        .\fifo_dout_reg[64]_0 (\fifo_dout_reg[64]_0 ),
        .final_gater_for_fifo_din_lane1_i(final_gater_for_fifo_din_lane1_i),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .hold_reg_r_reg_0(hold_reg_r_reg_0),
        .in0(rxlossofsync_out_lane1_q),
        .init_clk(init_clk),
        .link_reset_1_c(link_reset_1_c),
        .master_do_rd_en(master_do_rd_en),
        .master_stop_prev_cb_r(\slave.slave/master_stop_prev_cb_r ),
        .master_stop_prev_cb_r_reg(cbcc_gtx0_lane2_i_n_83),
        .out(master_do_rd_en_i),
        .p_14_in(p_14_in_16),
        .\raw_data_r_reg[63]_0 (rxdata_to_fifo_lane1_i),
        .\raw_data_r_reg[65]_0 (rxheader_to_fifo_lane1_i),
        .rx_header_1_i_2(rx_header_1_i_2),
        .rxbuferr_out_lane1_i(rxbuferr_out_lane1_i),
        .rxchanisaligned_reg(chbondi),
        .rxdatavalid_to_fifo_lane1_i(rxdatavalid_to_fifo_lane1_i),
        .s_level_out_d6_reg(stg2_reg),
        .srst(cbcc_data_srst),
        .start_cb_writes_lane2_i(start_cb_writes_lane2_i),
        .valid_btf_detect_dlyd1(valid_btf_detect_dlyd1_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_CLOCK_CORRECTION_CHANNEL_BONDING__parameterized0 cbcc_gtx0_lane2_i
       (.CB_detect(CB_detect_20),
        .CB_detect0(CB_detect0_18),
        .CB_detect_dlyd0p5(CB_detect_dlyd0p5_6),
        .CB_flag_direct(CB_flag_direct_2),
        .CC_detect_dlyd1(CC_detect_dlyd1_7),
        .CC_detect_pulse_i(CC_detect_pulse_i_19),
        .\CHBONDO_reg[0]_0 (cbcc_gtx0_lane2_i_n_83),
        .\CHBONDO_reg[0]_1 (cbcc_gtx0_lane2_i_n_87),
        .\CHBONDO_reg[1]_0 (chbondi),
        .EN_CHAN_SYNC(EN_CHAN_SYNC),
        .LINK_RESET_OUT0(LINK_RESET_OUT0),
        .LINK_RESET_OUT_reg(cdr_reset_fsm_lnkreset_reg_n_0),
        .Q({p_0_in21_in,p_1_in13_in,\fifo_dout_reg[63]_0 }),
        .RXHEADER_OUT_ERR_LANE2(RXHEADER_OUT_ERR_LANE2),
        .RXLOSSOFSYNC_OUT_LANE2(RXLOSSOFSYNC_OUT_LANE2),
        .RX_HARD_ERR_reg(out),
        .RX_HARD_ERR_reg_0(RX_HARD_ERR_reg),
        .SR(p_18_in),
        .allow_block_sync_propagation_reg(\count_for_reset_r_reg[23] ),
        .any_vld_btf_lane2_i(any_vld_btf_lane2_i),
        .bit_err_chan_bond_lane2_i(bit_err_chan_bond_lane2_i),
        .cbcc_fifo_reset_rd_clk(cbcc_fifo_reset_rd_clk),
        .cbcc_fifo_reset_to_fifo_wr_clk(cbcc_fifo_reset_to_fifo_wr_clk),
        .cbcc_fifo_reset_wr_clk(cbcc_fifo_reset_wr_clk),
        .cbcc_only_reset_rd_clk(cbcc_only_reset_rd_clk),
        .cbcc_reset_cbstg2_rd_clk(cbcc_reset_cbstg2_rd_clk),
        .ch_bond_done_i(ch_bond_done_i[2]),
        .\count_for_reset_r_reg[23]_0 (u_rst_sync_reset_initclk_n_3),
        .do_rd_en_lane2_i(do_rd_en_lane2_i),
        .do_wr_en_reg_0(all_start_cb_writes_i),
        .enchansync_dlyd_i(enchansync_dlyd_i),
        .enchansync_dlyd_i_0(enchansync_dlyd_i_13),
        .\fifo_dout_reg[64]_0 (\fifo_dout_reg[64]_1 ),
        .final_gater_for_fifo_din_lane2_i(final_gater_for_fifo_din_lane2_i),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .hard_err_rst_int(hard_err_rst_int),
        .hold_reg_r_reg_0(hold_reg_r_reg_1),
        .in0(rxlossofsync_out_lane2_q),
        .init_clk(init_clk),
        .link_reset_0_c(link_reset_0_c),
        .link_reset_1_c(link_reset_1_c),
        .link_reset_2_c(link_reset_2_c),
        .link_reset_3_c(link_reset_3_c),
        .master_do_rd_en(master_do_rd_en),
        .master_stop_prev_cb_r(\slave.slave/master_stop_prev_cb_r ),
        .master_stop_prev_cb_r_1(\slave.slave/master_stop_prev_cb_r_11 ),
        .out(master_do_rd_en_i),
        .p_17_in(p_17_in),
        .\raw_data_r_reg[63]_0 (rxdata_to_fifo_lane2_i),
        .\raw_data_r_reg[65]_0 (rxheader_to_fifo_lane2_i),
        .rd_err_q_reg_0(rd_err_q_reg),
        .rx_header_1_i_1(rx_header_1_i_1),
        .rxbuferr_out_lane1_i(rxbuferr_out_lane1_i[0]),
        .rxbuferr_out_lane3_i(rxbuferr_out_lane3_i),
        .rxdatavalid_to_fifo_lane2_i(rxdatavalid_to_fifo_lane2_i),
        .s_level_out_d6_reg(stg2_reg),
        .srst(cbcc_data_srst),
        .start_cb_writes_lane2_i(start_cb_writes_lane2_i),
        .start_cb_writes_mastr_reg_0(all_vld_btf_flag_i),
        .valid_btf_detect_dlyd1(valid_btf_detect_dlyd1_8),
        .\valid_btf_detect_extend_r_reg[4]_0 (new_gtx_rx_pcsreset_comb),
        .wr_err_rd_clk_sync_reg_0(cbcc_gtx0_lane2_i_n_82));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_CLOCK_CORRECTION_CHANNEL_BONDING cbcc_gtx0_lane3_i
       (.CB_detect0(CB_detect0_21),
        .CB_flag_direct(CB_flag_direct),
        .CC_detect_dlyd1(CC_detect_dlyd1_12),
        .CC_detect_pulse_i(CC_detect_pulse_i_23),
        .D({rxdatavalid_to_fifo_lane3_i,rxheader_to_fifo_lane3_i,rxdata_to_fifo_lane3_i}),
        .EN_CHAN_SYNC(EN_CHAN_SYNC),
        .Q({p_0_in19_in_10,p_1_in12_in_9,\fifo_dout_reg[63]_1 }),
        .RXHEADER_OUT_ERR_LANE3(RXHEADER_OUT_ERR_LANE3),
        .RXLOSSOFSYNC_OUT_LANE3(RXLOSSOFSYNC_OUT_LANE3),
        .any_vld_btf_lane3_i(any_vld_btf_lane3_i),
        .bit_err_chan_bond_lane3_i(bit_err_chan_bond_lane3_i),
        .\cb_rxdatavalid_cnt_reg[2] (cbcc_gtx0_i_n_85),
        .cbcc_fifo_reset_rd_clk(cbcc_fifo_reset_rd_clk),
        .cbcc_fifo_reset_to_fifo_wr_clk(cbcc_fifo_reset_to_fifo_wr_clk),
        .cbcc_fifo_reset_wr_clk(cbcc_fifo_reset_wr_clk),
        .cbcc_only_reset_rd_clk(cbcc_only_reset_rd_clk),
        .cbcc_reset_cbstg2_rd_clk(cbcc_reset_cbstg2_rd_clk),
        .ch_bond_done_i(ch_bond_done_i[3]),
        .\count_for_reset_r_reg[23]_0 (u_rst_sync_reset_initclk_n_4),
        .\count_for_reset_r_reg[23]_1 (cdr_reset_fsm_lnkreset_reg_n_0),
        .\count_for_reset_r_reg[23]_2 (\count_for_reset_r_reg[23] ),
        .do_rd_en_lane3_i(do_rd_en_lane3_i),
        .do_wr_en_reg_0(all_start_cb_writes_i),
        .enchansync_dlyd_i(enchansync_dlyd_i_13),
        .\fifo_dout_reg[64]_0 (\fifo_dout_reg[64]_2 ),
        .final_gater_for_fifo_din_lane3_i(final_gater_for_fifo_din_lane3_i),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .hard_err_rst_int(hard_err_rst_int),
        .hold_reg_r_reg_0(hold_reg_r_reg_2),
        .in0(rxlossofsync_out_lane3_q),
        .init_clk(init_clk),
        .link_reset_0_c(link_reset_0_c),
        .link_reset_1_c(link_reset_1_c),
        .link_reset_2_c(link_reset_2_c),
        .link_reset_3_c(link_reset_3_c),
        .master_do_rd_en(master_do_rd_en),
        .master_stop_prev_cb_r(\slave.slave/master_stop_prev_cb_r_11 ),
        .master_stop_prev_cb_r_reg(cbcc_gtx0_lane2_i_n_87),
        .out(master_do_rd_en_i),
        .p_14_in(p_14_in_22),
        .rx_header_1_i_0(rx_header_1_i_0),
        .rxbuferr_out_lane3_i(rxbuferr_out_lane3_i),
        .rxchanisaligned_reg(chbondi),
        .rxdatavalid_to_fifo_lane3_i_reg(cbcc_gtx0_lane3_i_n_79),
        .rxfsm_reset_i(rxfsm_reset_i),
        .s_level_out_d5_reg(stg2_reg),
        .srst(cbcc_data_srst),
        .valid_btf_detect_dlyd1(valid_btf_detect_dlyd1_14),
        .\valid_btf_detect_extend_r_reg[4]_0 (new_gtx_rx_pcsreset_comb));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cdr_reset_fsm_cntr_r[0]_i_1 
       (.I0(cdr_reset_fsm_lnkreset),
        .I1(cdr_reset_fsm_cntr_r[0]),
        .O(\cdr_reset_fsm_cntr_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \cdr_reset_fsm_cntr_r[1]_i_1 
       (.I0(cdr_reset_fsm_cntr_r[1]),
        .I1(cdr_reset_fsm_cntr_r[0]),
        .I2(cdr_reset_fsm_lnkreset),
        .O(\cdr_reset_fsm_cntr_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT4 #(
    .INIT(16'h7800)) 
    \cdr_reset_fsm_cntr_r[2]_i_1 
       (.I0(cdr_reset_fsm_cntr_r[0]),
        .I1(cdr_reset_fsm_cntr_r[1]),
        .I2(cdr_reset_fsm_cntr_r[2]),
        .I3(cdr_reset_fsm_lnkreset),
        .O(\cdr_reset_fsm_cntr_r[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \cdr_reset_fsm_cntr_r[3]_i_1 
       (.I0(cdr_reset_fsm_lnkreset),
        .I1(cdr_reset_fsm_cntr_r[2]),
        .I2(cdr_reset_fsm_cntr_r[1]),
        .I3(cdr_reset_fsm_cntr_r[0]),
        .I4(cdr_reset_fsm_cntr_r[3]),
        .O(\cdr_reset_fsm_cntr_r[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF800000000000)) 
    \cdr_reset_fsm_cntr_r[4]_i_1 
       (.I0(cdr_reset_fsm_cntr_r[1]),
        .I1(cdr_reset_fsm_cntr_r[0]),
        .I2(cdr_reset_fsm_cntr_r[3]),
        .I3(cdr_reset_fsm_cntr_r[2]),
        .I4(cdr_reset_fsm_cntr_r[4]),
        .I5(cdr_reset_fsm_lnkreset),
        .O(\cdr_reset_fsm_cntr_r[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \cdr_reset_fsm_cntr_r[5]_i_1 
       (.I0(cdr_reset_fsm_lnkreset),
        .I1(cdr_reset_fsm_cntr_r[4]),
        .I2(\cdr_reset_fsm_cntr_r[7]_i_4_n_0 ),
        .I3(cdr_reset_fsm_cntr_r[5]),
        .O(\cdr_reset_fsm_cntr_r[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \cdr_reset_fsm_cntr_r[6]_i_1 
       (.I0(cdr_reset_fsm_lnkreset),
        .I1(cdr_reset_fsm_cntr_r[5]),
        .I2(\cdr_reset_fsm_cntr_r[7]_i_4_n_0 ),
        .I3(cdr_reset_fsm_cntr_r[4]),
        .I4(cdr_reset_fsm_cntr_r[6]),
        .O(\cdr_reset_fsm_cntr_r[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \cdr_reset_fsm_cntr_r[7]_i_1 
       (.I0(\FSM_onehot_cdr_reset_fsm_r_reg_n_0_[0] ),
        .I1(allow_block_sync_propagation),
        .I2(\cdr_reset_fsm_cntr_r[7]_i_3_n_0 ),
        .O(\cdr_reset_fsm_cntr_r[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \cdr_reset_fsm_cntr_r[7]_i_2 
       (.I0(cdr_reset_fsm_lnkreset),
        .I1(cdr_reset_fsm_cntr_r[4]),
        .I2(\cdr_reset_fsm_cntr_r[7]_i_4_n_0 ),
        .I3(cdr_reset_fsm_cntr_r[5]),
        .I4(cdr_reset_fsm_cntr_r[6]),
        .I5(cdr_reset_fsm_cntr_r[7]),
        .O(\cdr_reset_fsm_cntr_r[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \cdr_reset_fsm_cntr_r[7]_i_3 
       (.I0(cdr_reset_fsm_lnkreset),
        .I1(cdr_reset_fsm_cntr_r[5]),
        .I2(cdr_reset_fsm_cntr_r[4]),
        .I3(cdr_reset_fsm_cntr_r[6]),
        .I4(cdr_reset_fsm_cntr_r[7]),
        .I5(\cdr_reset_fsm_cntr_r[7]_i_4_n_0 ),
        .O(\cdr_reset_fsm_cntr_r[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \cdr_reset_fsm_cntr_r[7]_i_4 
       (.I0(cdr_reset_fsm_cntr_r[1]),
        .I1(cdr_reset_fsm_cntr_r[0]),
        .I2(cdr_reset_fsm_cntr_r[3]),
        .I3(cdr_reset_fsm_cntr_r[2]),
        .O(\cdr_reset_fsm_cntr_r[7]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cdr_reset_fsm_cntr_r_reg[0] 
       (.C(init_clk),
        .CE(\cdr_reset_fsm_cntr_r[7]_i_1_n_0 ),
        .D(\cdr_reset_fsm_cntr_r[0]_i_1_n_0 ),
        .Q(cdr_reset_fsm_cntr_r[0]),
        .R(p_18_in));
  FDRE #(
    .INIT(1'b0)) 
    \cdr_reset_fsm_cntr_r_reg[1] 
       (.C(init_clk),
        .CE(\cdr_reset_fsm_cntr_r[7]_i_1_n_0 ),
        .D(\cdr_reset_fsm_cntr_r[1]_i_1_n_0 ),
        .Q(cdr_reset_fsm_cntr_r[1]),
        .R(p_18_in));
  FDRE #(
    .INIT(1'b0)) 
    \cdr_reset_fsm_cntr_r_reg[2] 
       (.C(init_clk),
        .CE(\cdr_reset_fsm_cntr_r[7]_i_1_n_0 ),
        .D(\cdr_reset_fsm_cntr_r[2]_i_1_n_0 ),
        .Q(cdr_reset_fsm_cntr_r[2]),
        .R(p_18_in));
  FDRE #(
    .INIT(1'b0)) 
    \cdr_reset_fsm_cntr_r_reg[3] 
       (.C(init_clk),
        .CE(\cdr_reset_fsm_cntr_r[7]_i_1_n_0 ),
        .D(\cdr_reset_fsm_cntr_r[3]_i_1_n_0 ),
        .Q(cdr_reset_fsm_cntr_r[3]),
        .R(p_18_in));
  FDRE #(
    .INIT(1'b0)) 
    \cdr_reset_fsm_cntr_r_reg[4] 
       (.C(init_clk),
        .CE(\cdr_reset_fsm_cntr_r[7]_i_1_n_0 ),
        .D(\cdr_reset_fsm_cntr_r[4]_i_1_n_0 ),
        .Q(cdr_reset_fsm_cntr_r[4]),
        .R(p_18_in));
  FDRE #(
    .INIT(1'b0)) 
    \cdr_reset_fsm_cntr_r_reg[5] 
       (.C(init_clk),
        .CE(\cdr_reset_fsm_cntr_r[7]_i_1_n_0 ),
        .D(\cdr_reset_fsm_cntr_r[5]_i_1_n_0 ),
        .Q(cdr_reset_fsm_cntr_r[5]),
        .R(p_18_in));
  FDRE #(
    .INIT(1'b0)) 
    \cdr_reset_fsm_cntr_r_reg[6] 
       (.C(init_clk),
        .CE(\cdr_reset_fsm_cntr_r[7]_i_1_n_0 ),
        .D(\cdr_reset_fsm_cntr_r[6]_i_1_n_0 ),
        .Q(cdr_reset_fsm_cntr_r[6]),
        .R(p_18_in));
  FDRE #(
    .INIT(1'b0)) 
    \cdr_reset_fsm_cntr_r_reg[7] 
       (.C(init_clk),
        .CE(\cdr_reset_fsm_cntr_r[7]_i_1_n_0 ),
        .D(\cdr_reset_fsm_cntr_r[7]_i_2_n_0 ),
        .Q(cdr_reset_fsm_cntr_r[7]),
        .R(p_18_in));
  LUT3 #(
    .INIT(8'hFE)) 
    cdr_reset_fsm_lnkreset_i_1
       (.I0(cdr_reset_fsm_lnkreset),
        .I1(\FSM_onehot_cdr_reset_fsm_r_reg_n_0_[0] ),
        .I2(allow_block_sync_propagation),
        .O(cdr_reset_fsm_lnkreset_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    cdr_reset_fsm_lnkreset_reg
       (.C(init_clk),
        .CE(cdr_reset_fsm_lnkreset_i_1_n_0),
        .D(cdr_reset_fsm_lnkreset),
        .Q(cdr_reset_fsm_lnkreset_reg_n_0),
        .R(p_18_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_common_logic_cbcc common_logic_cbcc_i
       (.SR(common_reset_cbcc_i_n_6),
        .all_start_cb_writes_out_reg_0(cbcc_gtx0_lane1_i_n_14),
        .all_vld_btf_flag_i(all_vld_btf_flag_i),
        .any_vld_btf_i(any_vld_btf_i),
        .any_vld_btf_lane1_i(any_vld_btf_lane1_i),
        .any_vld_btf_lane2_i(any_vld_btf_lane2_i),
        .any_vld_btf_lane3_i(any_vld_btf_lane3_i),
        .cb_bit_err_i(cb_bit_err_i),
        .cbcc_fifo_reset_rd_clk(cbcc_fifo_reset_rd_clk),
        .cbcc_fifo_reset_wr_clk(cbcc_fifo_reset_wr_clk),
        .\first_cb_to_fifo_wr_window_reg[0]_0 (final_gater_for_fifo_din_i),
        .\first_cb_to_fifo_wr_window_reg[0]_1 (final_gater_for_fifo_din_lane1_i),
        .\first_cb_to_fifo_wr_window_reg[0]_2 (final_gater_for_fifo_din_lane3_i),
        .\first_cb_to_fifo_wr_window_reg[0]_3 (final_gater_for_fifo_din_lane2_i),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .in0(all_start_cb_writes_i),
        .master_do_rd_en_i(master_do_rd_en_i),
        .master_do_rd_en_out_reg_0(do_rd_en_lane2_i),
        .master_do_rd_en_out_reg_1(stg2_reg),
        .out(bit_err_chan_bond_lane3_i),
        .second_cb_write_failed_reg_0(bit_err_chan_bond_i),
        .second_cb_write_failed_reg_1(bit_err_chan_bond_lane1_i),
        .second_cb_write_failed_reg_2(bit_err_chan_bond_lane2_i));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_common_reset_cbcc common_reset_cbcc_i
       (.CHAN_BOND_RESET(CHAN_BOND_RESET),
        .EN_CHAN_SYNC(EN_CHAN_SYNC),
        .SR(common_reset_cbcc_i_n_6),
        .cb_bit_err_i(cb_bit_err_i),
        .cbcc_fifo_reset_rd_clk(cbcc_fifo_reset_rd_clk),
        .cbcc_fifo_reset_to_fifo_wr_clk(cbcc_fifo_reset_to_fifo_wr_clk),
        .cbcc_fifo_reset_wr_clk(cbcc_fifo_reset_wr_clk),
        .cbcc_only_reset_rd_clk(cbcc_only_reset_rd_clk),
        .cbcc_reset_cbstg2_rd_clk(cbcc_reset_cbstg2_rd_clk),
        .\first_cb_to_fifo_wr_window_reg[0] (final_gater_for_fifo_din_i),
        .\first_cb_to_fifo_wr_window_reg[0]_0 (final_gater_for_fifo_din_lane2_i),
        .\first_cb_to_fifo_wr_window_reg[0]_1 (final_gater_for_fifo_din_lane3_i),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .out(final_gater_for_fifo_din_lane1_i),
        .srst(cbcc_data_srst),
        .stg1_aurora_64b66b_rx_0_cdc_to_reg(new_gtx_rx_pcsreset_comb),
        .stg4_reg(stg2_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_DESCRAMBLER_64B66B descrambler_64b66b_gtx0_i
       (.CB_detect0(CB_detect0),
        .CC_detect_dlyd1(CC_detect_dlyd1),
        .CC_detect_dlyd1_reg(cbcc_gtx0_i_n_13),
        .CC_detect_pulse_i(CC_detect_pulse_i),
        .E(rxdatavalid_i),
        .Q(rxheader_to_fifo_i),
        .UNSCRAMBLED_DATA_OUT(rxdata_to_fifo_i),
        .cur_polarity_reg(descrambler_64b66b_gtx0_i_n_66),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .in0(rxlossofsync_out_q),
        .p_14_in(p_14_in),
        .\pol_state_reg[0] (polarity_check_i_n_2),
        .\pol_state_reg[0]_0 (polarity_val_i[0]),
        .\unscrambled_data_i_reg[19]_0 (descrambler_64b66b_gtx0_i_n_68),
        .\unscrambled_data_i_reg[31]_0 (descrambler_64b66b_gtx0_i_n_69),
        .\unscrambled_data_i_reg[31]_1 (descrambler_64b66b_gtx0_i_n_70),
        .\unscrambled_data_i_reg[52]_0 (descrambler_64b66b_gtx0_i_n_67),
        .\unscrambled_data_i_reg[63]_0 (rxdata_from_gtx_i));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_DESCRAMBLER_64B66B_28 descrambler_64b66b_gtx0_lane1_i
       (.CB_detect(CB_detect),
        .CB_detect0(CB_detect0_15),
        .CB_detect_dlyd0p5(CB_detect_dlyd0p5),
        .CC_detect_dlyd1(CC_detect_dlyd1_4),
        .CC_detect_pulse_i(CC_detect_pulse_i_17),
        .E(rxdatavalid_lane1_i),
        .Q(rxheader_to_fifo_lane1_i),
        .UNSCRAMBLED_DATA_OUT(rxdata_to_fifo_lane1_i),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .in0(rxlossofsync_out_lane1_q),
        .p_14_in(p_14_in_16),
        .\pol_state[3]_i_6__0_0 (polarity_check_lane1_i_n_3),
        .\pol_state_reg[1] (polarity_check_lane1_i_n_1),
        .rxdatavalid_to_fifo_lane1_i(rxdatavalid_to_fifo_lane1_i),
        .\unscrambled_data_i_reg[29]_0 (descrambler_64b66b_gtx0_lane1_i_n_69),
        .\unscrambled_data_i_reg[47]_0 (descrambler_64b66b_gtx0_lane1_i_n_72),
        .\unscrambled_data_i_reg[47]_1 (descrambler_64b66b_gtx0_lane1_i_n_73),
        .\unscrambled_data_i_reg[51]_0 (descrambler_64b66b_gtx0_lane1_i_n_68),
        .\unscrambled_data_i_reg[59]_0 (descrambler_64b66b_gtx0_lane1_i_n_1),
        .\unscrambled_data_i_reg[59]_1 (descrambler_64b66b_gtx0_lane1_i_n_70),
        .\unscrambled_data_i_reg[63]_0 (rxdata_from_gtx_lane1_i));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_DESCRAMBLER_64B66B_29 descrambler_64b66b_gtx0_lane2_i
       (.CB_detect(CB_detect_20),
        .CB_detect0(CB_detect0_18),
        .CB_detect_dlyd0p5(CB_detect_dlyd0p5_6),
        .CC_detect_dlyd1(CC_detect_dlyd1_7),
        .CC_detect_pulse_i(CC_detect_pulse_i_19),
        .E(rxdatavalid_lane2_i),
        .Q(rxheader_to_fifo_lane2_i),
        .UNSCRAMBLED_DATA_OUT(rxdata_to_fifo_lane2_i),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .in0(rxlossofsync_out_lane2_q),
        .p_17_in(p_17_in),
        .rxdatavalid_to_fifo_lane2_i(rxdatavalid_to_fifo_lane2_i),
        .\unscrambled_data_i_reg[18]_0 (descrambler_64b66b_gtx0_lane2_i_n_68),
        .\unscrambled_data_i_reg[41]_0 (descrambler_64b66b_gtx0_lane2_i_n_71),
        .\unscrambled_data_i_reg[41]_1 (descrambler_64b66b_gtx0_lane2_i_n_72),
        .\unscrambled_data_i_reg[51]_0 (descrambler_64b66b_gtx0_lane2_i_n_67),
        .\unscrambled_data_i_reg[59]_0 (descrambler_64b66b_gtx0_lane2_i_n_69),
        .\unscrambled_data_i_reg[63]_0 (rxdata_from_gtx_lane2_i));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_DESCRAMBLER_64B66B_30 descrambler_64b66b_gtx0_lane3_i
       (.CB_detect0(CB_detect0_21),
        .CB_detect_dlyd0p5_reg(cbcc_gtx0_lane3_i_n_79),
        .CC_detect_dlyd1(CC_detect_dlyd1_12),
        .CC_detect_pulse_i(CC_detect_pulse_i_23),
        .D({rxdatavalid_to_fifo_lane3_i,rxheader_to_fifo_lane3_i}),
        .E(rxdatavalid_lane3_i),
        .Q(rxdata_from_gtx_lane3_i),
        .UNSCRAMBLED_DATA_OUT(rxdata_to_fifo_lane3_i),
        .cur_polarity_reg(descrambler_64b66b_gtx0_lane3_i_n_66),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .in0(rxlossofsync_out_lane3_q),
        .p_14_in(p_14_in_22),
        .\pol_state[3]_i_6__2_0 (polarity_check_lane3_i_n_5),
        .\pol_state_reg[0] (polarity_val_i[3]),
        .\pol_state_reg[0]_0 (polarity_check_lane3_i_n_2),
        .\pol_state_reg[0]_1 (polarity_check_lane3_i_n_3),
        .\unscrambled_data_i_reg[32]_0 (descrambler_64b66b_gtx0_lane3_i_n_68),
        .\unscrambled_data_i_reg[47]_0 (descrambler_64b66b_gtx0_lane3_i_n_67),
        .\unscrambled_data_i_reg[47]_1 (descrambler_64b66b_gtx0_lane3_i_n_72),
        .\unscrambled_data_i_reg[54]_0 (descrambler_64b66b_gtx0_lane3_i_n_70),
        .\unscrambled_data_i_reg[60]_0 (descrambler_64b66b_gtx0_lane3_i_n_69));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \hard_err_cntr_r[0]_i_1 
       (.I0(hard_err_cntr_r_reg[0]),
        .O(p_0_in__26[0]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \hard_err_cntr_r[1]_i_1 
       (.I0(hard_err_cntr_r_reg[0]),
        .I1(hard_err_cntr_r_reg[1]),
        .O(p_0_in__26[1]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \hard_err_cntr_r[2]_i_1 
       (.I0(hard_err_cntr_r_reg[1]),
        .I1(hard_err_cntr_r_reg[0]),
        .I2(hard_err_cntr_r_reg[2]),
        .O(p_0_in__26[2]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \hard_err_cntr_r[3]_i_1 
       (.I0(hard_err_cntr_r_reg[2]),
        .I1(hard_err_cntr_r_reg[0]),
        .I2(hard_err_cntr_r_reg[1]),
        .I3(hard_err_cntr_r_reg[3]),
        .O(p_0_in__26[3]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \hard_err_cntr_r[4]_i_1 
       (.I0(hard_err_cntr_r_reg[3]),
        .I1(hard_err_cntr_r_reg[1]),
        .I2(hard_err_cntr_r_reg[0]),
        .I3(hard_err_cntr_r_reg[2]),
        .I4(hard_err_cntr_r_reg[4]),
        .O(p_0_in__26[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \hard_err_cntr_r[5]_i_1 
       (.I0(hard_err_cntr_r_reg[1]),
        .I1(hard_err_cntr_r_reg[0]),
        .I2(hard_err_cntr_r_reg[2]),
        .I3(hard_err_cntr_r_reg[3]),
        .I4(hard_err_cntr_r_reg[4]),
        .I5(hard_err_cntr_r_reg[5]),
        .O(p_0_in__26[5]));
  LUT5 #(
    .INIT(32'hBFFF4000)) 
    \hard_err_cntr_r[6]_i_1 
       (.I0(\hard_err_cntr_r[7]_i_6_n_0 ),
        .I1(hard_err_cntr_r_reg[4]),
        .I2(hard_err_cntr_r_reg[3]),
        .I3(hard_err_cntr_r_reg[5]),
        .I4(hard_err_cntr_r_reg[6]),
        .O(p_0_in__26[6]));
  LUT6 #(
    .INIT(64'hBFFFFFFF40000000)) 
    \hard_err_cntr_r[7]_i_3 
       (.I0(\hard_err_cntr_r[7]_i_6_n_0 ),
        .I1(hard_err_cntr_r_reg[5]),
        .I2(hard_err_cntr_r_reg[3]),
        .I3(hard_err_cntr_r_reg[4]),
        .I4(hard_err_cntr_r_reg[6]),
        .I5(hard_err_cntr_r_reg[7]),
        .O(p_0_in__26[7]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \hard_err_cntr_r[7]_i_4 
       (.I0(hard_err_cntr_r_reg[6]),
        .I1(hard_err_cntr_r_reg[4]),
        .I2(hard_err_cntr_r_reg[3]),
        .I3(hard_err_cntr_r_reg[5]),
        .I4(hard_err_cntr_r_reg[7]),
        .O(\hard_err_cntr_r[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \hard_err_cntr_r[7]_i_5 
       (.I0(hard_err_cntr_r_reg[3]),
        .I1(hard_err_cntr_r_reg[6]),
        .I2(hard_err_cntr_r_reg[7]),
        .I3(hard_err_cntr_r_reg[5]),
        .I4(hard_err_cntr_r_reg[4]),
        .O(\hard_err_cntr_r[7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \hard_err_cntr_r[7]_i_6 
       (.I0(hard_err_cntr_r_reg[1]),
        .I1(hard_err_cntr_r_reg[0]),
        .I2(hard_err_cntr_r_reg[2]),
        .O(\hard_err_cntr_r[7]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hard_err_cntr_r_reg[0] 
       (.C(init_clk),
        .CE(hard_err_cntr_r),
        .D(p_0_in__26[0]),
        .Q(hard_err_cntr_r_reg[0]),
        .R(HPCNT_RESET_IN));
  FDRE #(
    .INIT(1'b0)) 
    \hard_err_cntr_r_reg[1] 
       (.C(init_clk),
        .CE(hard_err_cntr_r),
        .D(p_0_in__26[1]),
        .Q(hard_err_cntr_r_reg[1]),
        .R(HPCNT_RESET_IN));
  FDRE #(
    .INIT(1'b0)) 
    \hard_err_cntr_r_reg[2] 
       (.C(init_clk),
        .CE(hard_err_cntr_r),
        .D(p_0_in__26[2]),
        .Q(hard_err_cntr_r_reg[2]),
        .R(HPCNT_RESET_IN));
  FDRE #(
    .INIT(1'b0)) 
    \hard_err_cntr_r_reg[3] 
       (.C(init_clk),
        .CE(hard_err_cntr_r),
        .D(p_0_in__26[3]),
        .Q(hard_err_cntr_r_reg[3]),
        .R(HPCNT_RESET_IN));
  FDRE #(
    .INIT(1'b0)) 
    \hard_err_cntr_r_reg[4] 
       (.C(init_clk),
        .CE(hard_err_cntr_r),
        .D(p_0_in__26[4]),
        .Q(hard_err_cntr_r_reg[4]),
        .R(HPCNT_RESET_IN));
  FDRE #(
    .INIT(1'b0)) 
    \hard_err_cntr_r_reg[5] 
       (.C(init_clk),
        .CE(hard_err_cntr_r),
        .D(p_0_in__26[5]),
        .Q(hard_err_cntr_r_reg[5]),
        .R(HPCNT_RESET_IN));
  FDRE #(
    .INIT(1'b0)) 
    \hard_err_cntr_r_reg[6] 
       (.C(init_clk),
        .CE(hard_err_cntr_r),
        .D(p_0_in__26[6]),
        .Q(hard_err_cntr_r_reg[6]),
        .R(HPCNT_RESET_IN));
  FDRE #(
    .INIT(1'b0)) 
    \hard_err_cntr_r_reg[7] 
       (.C(init_clk),
        .CE(hard_err_cntr_r),
        .D(p_0_in__26[7]),
        .Q(hard_err_cntr_r_reg[7]),
        .R(HPCNT_RESET_IN));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFE)) 
    hard_err_rst_int_i_3
       (.I0(hard_err_cntr_r_reg[2]),
        .I1(hard_err_cntr_r_reg[6]),
        .I2(hard_err_cntr_r_reg[4]),
        .I3(hard_err_cntr_r_reg[3]),
        .I4(hard_err_cntr_r_reg[5]),
        .I5(hard_err_cntr_r_reg[7]),
        .O(hard_err_rst_int_i_3_n_0));
  FDRE hard_err_rst_int_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(u_cdc_hard_err_init_n_1),
        .Q(hard_err_rst_int),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    hard_err_usr_reg
       (.C(stg2_reg),
        .CE(1'b1),
        .D(hard_err_usr0),
        .Q(hard_err_usr),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(tx_fsm_resetdone_ii));
  FDRE #(
    .INIT(1'b1)) 
    new_gtx_rx_pcsreset_comb_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(new_gtx_rx_pcsreset_comb0),
        .Q(new_gtx_rx_pcsreset_comb),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_POLARITY_CHECK polarity_check_i
       (.E(rxdatavalid_to_fifo_i),
        .HLD_POLARITY(HLD_POLARITY[0]),
        .Q(pol_state),
        .cur_polarity_reg_0(polarity_val_i[0]),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .out(in_polarity_i_0),
        .p_0_in__0(p_0_in__0),
        .\pol_count_reg[4]_0 (polarity_check_i_n_2),
        .\pol_state_reg[0]_0 (descrambler_64b66b_gtx0_i_n_66),
        .\pol_state_reg[1]_0 (descrambler_64b66b_gtx0_i_n_67),
        .\pol_state_reg[1]_1 (descrambler_64b66b_gtx0_i_n_69),
        .\pol_state_reg[1]_2 (u_cdc__in_polarity_n_1),
        .\pol_state_reg[2]_0 (descrambler_64b66b_gtx0_i_n_68),
        .\pol_state_reg[3]_0 (descrambler_64b66b_gtx0_i_n_70));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_POLARITY_CHECK_31 polarity_check_lane1_i
       (.E(rxdatavalid_to_fifo_lane1_i),
        .HLD_POLARITY(HLD_POLARITY[1]),
        .Q(rxheader_to_fifo_lane1_i),
        .cur_polarity_reg_0(polarity_val_i[1]),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .\idl_count_r_reg[0]_0 (polarity_check_lane1_i_n_1),
        .out(in_polarity_i_1),
        .p_0_in__0(p_0_in__0_0),
        .\pol_state_reg[0]_0 (descrambler_64b66b_gtx0_lane1_i_n_72),
        .\pol_state_reg[0]_1 (descrambler_64b66b_gtx0_lane1_i_n_68),
        .\pol_state_reg[1]_0 (descrambler_64b66b_gtx0_lane1_i_n_1),
        .\pol_state_reg[1]_1 (descrambler_64b66b_gtx0_lane1_i_n_70),
        .\pol_state_reg[2]_0 (descrambler_64b66b_gtx0_lane1_i_n_69),
        .\pol_state_reg[3]_0 (descrambler_64b66b_gtx0_lane1_i_n_73),
        .\rxheader_to_fifo_lane1_i_reg[1] (polarity_check_lane1_i_n_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_POLARITY_CHECK_32 polarity_check_lane2_i
       (.E(rxdatavalid_to_fifo_lane2_i),
        .HLD_POLARITY(HLD_POLARITY[2]),
        .Q(pol_state_24),
        .cur_polarity_reg_0(polarity_val_i[2]),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .out(in_polarity_i_2),
        .\pol_state_reg[0]_0 (descrambler_64b66b_gtx0_lane2_i_n_67),
        .\pol_state_reg[0]_1 (descrambler_64b66b_gtx0_lane2_i_n_72),
        .\pol_state_reg[1]_0 (descrambler_64b66b_gtx0_lane2_i_n_69),
        .\pol_state_reg[1]_1 (u_cdc__lane2_in_polarity_n_1),
        .\pol_state_reg[2]_0 (descrambler_64b66b_gtx0_lane2_i_n_68),
        .\pol_state_reg[3]_0 (descrambler_64b66b_gtx0_lane2_i_n_71),
        .reset_r_reg_0(block_sync_sm_gtx0_lane2_i_n_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_POLARITY_CHECK_33 polarity_check_lane3_i
       (.D({rxdatavalid_to_fifo_lane3_i,rxheader_to_fifo_lane3_i}),
        .HLD_POLARITY(HLD_POLARITY[3]),
        .Q(pol_state_25),
        .cur_polarity_reg_0(polarity_val_i[3]),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .\idl_count_r_reg[0]_0 (polarity_check_lane3_i_n_3),
        .out(in_polarity_i_3),
        .p_0_in__0(p_0_in__0_1),
        .\pol_count_reg[3]_0 (polarity_check_lane3_i_n_2),
        .\pol_state_reg[0]_0 (descrambler_64b66b_gtx0_lane3_i_n_66),
        .\pol_state_reg[0]_1 (descrambler_64b66b_gtx0_lane3_i_n_70),
        .\pol_state_reg[0]_2 (descrambler_64b66b_gtx0_lane3_i_n_72),
        .\pol_state_reg[1]_0 (descrambler_64b66b_gtx0_lane3_i_n_69),
        .\pol_state_reg[1]_1 (u_cdc__lane3_in_polarity_n_1),
        .\pol_state_reg[2]_0 (descrambler_64b66b_gtx0_lane3_i_n_68),
        .\pol_state_reg[3]_0 (descrambler_64b66b_gtx0_lane3_i_n_67),
        .\rxheader_to_fifo_lane3_i_reg[1] (polarity_check_lane3_i_n_5));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[0]),
        .Q(pos_rxdata_from_gtx_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[10] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[10]),
        .Q(pos_rxdata_from_gtx_i[10]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[11] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[11]),
        .Q(pos_rxdata_from_gtx_i[11]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[12] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[12]),
        .Q(pos_rxdata_from_gtx_i[12]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[13] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[13]),
        .Q(pos_rxdata_from_gtx_i[13]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[14] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[14]),
        .Q(pos_rxdata_from_gtx_i[14]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[15] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[15]),
        .Q(pos_rxdata_from_gtx_i[15]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[16] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[16]),
        .Q(pos_rxdata_from_gtx_i[16]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[17] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[17]),
        .Q(pos_rxdata_from_gtx_i[17]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[18] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[18]),
        .Q(pos_rxdata_from_gtx_i[18]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[19] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[19]),
        .Q(pos_rxdata_from_gtx_i[19]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[1]),
        .Q(pos_rxdata_from_gtx_i[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[20] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[20]),
        .Q(pos_rxdata_from_gtx_i[20]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[21] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[21]),
        .Q(pos_rxdata_from_gtx_i[21]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[22] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[22]),
        .Q(pos_rxdata_from_gtx_i[22]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[23] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[23]),
        .Q(pos_rxdata_from_gtx_i[23]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[24] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[24]),
        .Q(pos_rxdata_from_gtx_i[24]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[25] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[25]),
        .Q(pos_rxdata_from_gtx_i[25]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[26] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[26]),
        .Q(pos_rxdata_from_gtx_i[26]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[27] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[27]),
        .Q(pos_rxdata_from_gtx_i[27]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[28] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[28]),
        .Q(pos_rxdata_from_gtx_i[28]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[29] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[29]),
        .Q(pos_rxdata_from_gtx_i[29]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[2] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[2]),
        .Q(pos_rxdata_from_gtx_i[2]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[30] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[30]),
        .Q(pos_rxdata_from_gtx_i[30]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[31] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[31]),
        .Q(pos_rxdata_from_gtx_i[31]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[32] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[32]),
        .Q(pos_rxdata_from_gtx_i[32]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[33] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[33]),
        .Q(pos_rxdata_from_gtx_i[33]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[34] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[34]),
        .Q(pos_rxdata_from_gtx_i[34]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[35] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[35]),
        .Q(pos_rxdata_from_gtx_i[35]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[36] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[36]),
        .Q(pos_rxdata_from_gtx_i[36]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[37] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[37]),
        .Q(pos_rxdata_from_gtx_i[37]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[38] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[38]),
        .Q(pos_rxdata_from_gtx_i[38]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[39] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[39]),
        .Q(pos_rxdata_from_gtx_i[39]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[3] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[3]),
        .Q(pos_rxdata_from_gtx_i[3]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[40] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[40]),
        .Q(pos_rxdata_from_gtx_i[40]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[41] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[41]),
        .Q(pos_rxdata_from_gtx_i[41]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[42] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[42]),
        .Q(pos_rxdata_from_gtx_i[42]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[43] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[43]),
        .Q(pos_rxdata_from_gtx_i[43]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[44] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[44]),
        .Q(pos_rxdata_from_gtx_i[44]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[45] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[45]),
        .Q(pos_rxdata_from_gtx_i[45]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[46] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[46]),
        .Q(pos_rxdata_from_gtx_i[46]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[47] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[47]),
        .Q(pos_rxdata_from_gtx_i[47]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[48] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[48]),
        .Q(pos_rxdata_from_gtx_i[48]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[49] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[49]),
        .Q(pos_rxdata_from_gtx_i[49]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[4] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[4]),
        .Q(pos_rxdata_from_gtx_i[4]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[50] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[50]),
        .Q(pos_rxdata_from_gtx_i[50]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[51] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[51]),
        .Q(pos_rxdata_from_gtx_i[51]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[52] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[52]),
        .Q(pos_rxdata_from_gtx_i[52]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[53] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[53]),
        .Q(pos_rxdata_from_gtx_i[53]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[54] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[54]),
        .Q(pos_rxdata_from_gtx_i[54]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[55] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[55]),
        .Q(pos_rxdata_from_gtx_i[55]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[56] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[56]),
        .Q(pos_rxdata_from_gtx_i[56]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[57] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[57]),
        .Q(pos_rxdata_from_gtx_i[57]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[58] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[58]),
        .Q(pos_rxdata_from_gtx_i[58]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[59] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[59]),
        .Q(pos_rxdata_from_gtx_i[59]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[5] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[5]),
        .Q(pos_rxdata_from_gtx_i[5]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[60] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[60]),
        .Q(pos_rxdata_from_gtx_i[60]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[61] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[61]),
        .Q(pos_rxdata_from_gtx_i[61]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[62] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[62]),
        .Q(pos_rxdata_from_gtx_i[62]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[63] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[63]),
        .Q(pos_rxdata_from_gtx_i[63]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[6] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[6]),
        .Q(pos_rxdata_from_gtx_i[6]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[7] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[7]),
        .Q(pos_rxdata_from_gtx_i[7]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[8] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[8]),
        .Q(pos_rxdata_from_gtx_i[8]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[9] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[9]),
        .Q(pos_rxdata_from_gtx_i[9]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[0]),
        .Q(pos_rxdata_from_gtx_lane1_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[10] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[10]),
        .Q(pos_rxdata_from_gtx_lane1_i[10]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[11] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[11]),
        .Q(pos_rxdata_from_gtx_lane1_i[11]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[12] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[12]),
        .Q(pos_rxdata_from_gtx_lane1_i[12]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[13] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[13]),
        .Q(pos_rxdata_from_gtx_lane1_i[13]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[14] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[14]),
        .Q(pos_rxdata_from_gtx_lane1_i[14]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[15] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[15]),
        .Q(pos_rxdata_from_gtx_lane1_i[15]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[16] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[16]),
        .Q(pos_rxdata_from_gtx_lane1_i[16]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[17] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[17]),
        .Q(pos_rxdata_from_gtx_lane1_i[17]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[18] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[18]),
        .Q(pos_rxdata_from_gtx_lane1_i[18]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[19] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[19]),
        .Q(pos_rxdata_from_gtx_lane1_i[19]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[1]),
        .Q(pos_rxdata_from_gtx_lane1_i[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[20] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[20]),
        .Q(pos_rxdata_from_gtx_lane1_i[20]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[21] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[21]),
        .Q(pos_rxdata_from_gtx_lane1_i[21]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[22] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[22]),
        .Q(pos_rxdata_from_gtx_lane1_i[22]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[23] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[23]),
        .Q(pos_rxdata_from_gtx_lane1_i[23]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[24] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[24]),
        .Q(pos_rxdata_from_gtx_lane1_i[24]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[25] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[25]),
        .Q(pos_rxdata_from_gtx_lane1_i[25]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[26] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[26]),
        .Q(pos_rxdata_from_gtx_lane1_i[26]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[27] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[27]),
        .Q(pos_rxdata_from_gtx_lane1_i[27]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[28] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[28]),
        .Q(pos_rxdata_from_gtx_lane1_i[28]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[29] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[29]),
        .Q(pos_rxdata_from_gtx_lane1_i[29]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[2] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[2]),
        .Q(pos_rxdata_from_gtx_lane1_i[2]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[30] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[30]),
        .Q(pos_rxdata_from_gtx_lane1_i[30]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[31] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[31]),
        .Q(pos_rxdata_from_gtx_lane1_i[31]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[32] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[32]),
        .Q(pos_rxdata_from_gtx_lane1_i[32]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[33] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[33]),
        .Q(pos_rxdata_from_gtx_lane1_i[33]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[34] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[34]),
        .Q(pos_rxdata_from_gtx_lane1_i[34]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[35] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[35]),
        .Q(pos_rxdata_from_gtx_lane1_i[35]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[36] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[36]),
        .Q(pos_rxdata_from_gtx_lane1_i[36]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[37] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[37]),
        .Q(pos_rxdata_from_gtx_lane1_i[37]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[38] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[38]),
        .Q(pos_rxdata_from_gtx_lane1_i[38]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[39] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[39]),
        .Q(pos_rxdata_from_gtx_lane1_i[39]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[3] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[3]),
        .Q(pos_rxdata_from_gtx_lane1_i[3]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[40] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[40]),
        .Q(pos_rxdata_from_gtx_lane1_i[40]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[41] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[41]),
        .Q(pos_rxdata_from_gtx_lane1_i[41]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[42] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[42]),
        .Q(pos_rxdata_from_gtx_lane1_i[42]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[43] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[43]),
        .Q(pos_rxdata_from_gtx_lane1_i[43]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[44] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[44]),
        .Q(pos_rxdata_from_gtx_lane1_i[44]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[45] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[45]),
        .Q(pos_rxdata_from_gtx_lane1_i[45]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[46] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[46]),
        .Q(pos_rxdata_from_gtx_lane1_i[46]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[47] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[47]),
        .Q(pos_rxdata_from_gtx_lane1_i[47]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[48] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[48]),
        .Q(pos_rxdata_from_gtx_lane1_i[48]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[49] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[49]),
        .Q(pos_rxdata_from_gtx_lane1_i[49]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[4] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[4]),
        .Q(pos_rxdata_from_gtx_lane1_i[4]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[50] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[50]),
        .Q(pos_rxdata_from_gtx_lane1_i[50]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[51] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[51]),
        .Q(pos_rxdata_from_gtx_lane1_i[51]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[52] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[52]),
        .Q(pos_rxdata_from_gtx_lane1_i[52]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[53] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[53]),
        .Q(pos_rxdata_from_gtx_lane1_i[53]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[54] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[54]),
        .Q(pos_rxdata_from_gtx_lane1_i[54]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[55] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[55]),
        .Q(pos_rxdata_from_gtx_lane1_i[55]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[56] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[56]),
        .Q(pos_rxdata_from_gtx_lane1_i[56]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[57] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[57]),
        .Q(pos_rxdata_from_gtx_lane1_i[57]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[58] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[58]),
        .Q(pos_rxdata_from_gtx_lane1_i[58]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[59] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[59]),
        .Q(pos_rxdata_from_gtx_lane1_i[59]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[5] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[5]),
        .Q(pos_rxdata_from_gtx_lane1_i[5]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[60] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[60]),
        .Q(pos_rxdata_from_gtx_lane1_i[60]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[61] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[61]),
        .Q(pos_rxdata_from_gtx_lane1_i[61]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[62] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[62]),
        .Q(pos_rxdata_from_gtx_lane1_i[62]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[63] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[63]),
        .Q(pos_rxdata_from_gtx_lane1_i[63]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[6] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[6]),
        .Q(pos_rxdata_from_gtx_lane1_i[6]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[7] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[7]),
        .Q(pos_rxdata_from_gtx_lane1_i[7]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[8] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[8]),
        .Q(pos_rxdata_from_gtx_lane1_i[8]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[9] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[9]),
        .Q(pos_rxdata_from_gtx_lane1_i[9]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[0]),
        .Q(pos_rxdata_from_gtx_lane2_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[10] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[10]),
        .Q(pos_rxdata_from_gtx_lane2_i[10]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[11] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[11]),
        .Q(pos_rxdata_from_gtx_lane2_i[11]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[12] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[12]),
        .Q(pos_rxdata_from_gtx_lane2_i[12]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[13] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[13]),
        .Q(pos_rxdata_from_gtx_lane2_i[13]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[14] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[14]),
        .Q(pos_rxdata_from_gtx_lane2_i[14]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[15] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[15]),
        .Q(pos_rxdata_from_gtx_lane2_i[15]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[16] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[16]),
        .Q(pos_rxdata_from_gtx_lane2_i[16]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[17] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[17]),
        .Q(pos_rxdata_from_gtx_lane2_i[17]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[18] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[18]),
        .Q(pos_rxdata_from_gtx_lane2_i[18]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[19] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[19]),
        .Q(pos_rxdata_from_gtx_lane2_i[19]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[1]),
        .Q(pos_rxdata_from_gtx_lane2_i[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[20] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[20]),
        .Q(pos_rxdata_from_gtx_lane2_i[20]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[21] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[21]),
        .Q(pos_rxdata_from_gtx_lane2_i[21]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[22] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[22]),
        .Q(pos_rxdata_from_gtx_lane2_i[22]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[23] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[23]),
        .Q(pos_rxdata_from_gtx_lane2_i[23]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[24] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[24]),
        .Q(pos_rxdata_from_gtx_lane2_i[24]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[25] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[25]),
        .Q(pos_rxdata_from_gtx_lane2_i[25]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[26] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[26]),
        .Q(pos_rxdata_from_gtx_lane2_i[26]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[27] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[27]),
        .Q(pos_rxdata_from_gtx_lane2_i[27]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[28] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[28]),
        .Q(pos_rxdata_from_gtx_lane2_i[28]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[29] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[29]),
        .Q(pos_rxdata_from_gtx_lane2_i[29]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[2] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[2]),
        .Q(pos_rxdata_from_gtx_lane2_i[2]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[30] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[30]),
        .Q(pos_rxdata_from_gtx_lane2_i[30]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[31] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[31]),
        .Q(pos_rxdata_from_gtx_lane2_i[31]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[32] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[32]),
        .Q(pos_rxdata_from_gtx_lane2_i[32]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[33] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[33]),
        .Q(pos_rxdata_from_gtx_lane2_i[33]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[34] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[34]),
        .Q(pos_rxdata_from_gtx_lane2_i[34]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[35] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[35]),
        .Q(pos_rxdata_from_gtx_lane2_i[35]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[36] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[36]),
        .Q(pos_rxdata_from_gtx_lane2_i[36]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[37] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[37]),
        .Q(pos_rxdata_from_gtx_lane2_i[37]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[38] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[38]),
        .Q(pos_rxdata_from_gtx_lane2_i[38]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[39] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[39]),
        .Q(pos_rxdata_from_gtx_lane2_i[39]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[3] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[3]),
        .Q(pos_rxdata_from_gtx_lane2_i[3]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[40] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[40]),
        .Q(pos_rxdata_from_gtx_lane2_i[40]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[41] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[41]),
        .Q(pos_rxdata_from_gtx_lane2_i[41]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[42] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[42]),
        .Q(pos_rxdata_from_gtx_lane2_i[42]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[43] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[43]),
        .Q(pos_rxdata_from_gtx_lane2_i[43]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[44] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[44]),
        .Q(pos_rxdata_from_gtx_lane2_i[44]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[45] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[45]),
        .Q(pos_rxdata_from_gtx_lane2_i[45]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[46] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[46]),
        .Q(pos_rxdata_from_gtx_lane2_i[46]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[47] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[47]),
        .Q(pos_rxdata_from_gtx_lane2_i[47]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[48] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[48]),
        .Q(pos_rxdata_from_gtx_lane2_i[48]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[49] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[49]),
        .Q(pos_rxdata_from_gtx_lane2_i[49]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[4] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[4]),
        .Q(pos_rxdata_from_gtx_lane2_i[4]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[50] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[50]),
        .Q(pos_rxdata_from_gtx_lane2_i[50]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[51] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[51]),
        .Q(pos_rxdata_from_gtx_lane2_i[51]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[52] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[52]),
        .Q(pos_rxdata_from_gtx_lane2_i[52]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[53] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[53]),
        .Q(pos_rxdata_from_gtx_lane2_i[53]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[54] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[54]),
        .Q(pos_rxdata_from_gtx_lane2_i[54]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[55] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[55]),
        .Q(pos_rxdata_from_gtx_lane2_i[55]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[56] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[56]),
        .Q(pos_rxdata_from_gtx_lane2_i[56]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[57] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[57]),
        .Q(pos_rxdata_from_gtx_lane2_i[57]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[58] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[58]),
        .Q(pos_rxdata_from_gtx_lane2_i[58]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[59] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[59]),
        .Q(pos_rxdata_from_gtx_lane2_i[59]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[5] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[5]),
        .Q(pos_rxdata_from_gtx_lane2_i[5]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[60] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[60]),
        .Q(pos_rxdata_from_gtx_lane2_i[60]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[61] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[61]),
        .Q(pos_rxdata_from_gtx_lane2_i[61]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[62] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[62]),
        .Q(pos_rxdata_from_gtx_lane2_i[62]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[63] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[63]),
        .Q(pos_rxdata_from_gtx_lane2_i[63]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[6] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[6]),
        .Q(pos_rxdata_from_gtx_lane2_i[6]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[7] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[7]),
        .Q(pos_rxdata_from_gtx_lane2_i[7]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[8] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[8]),
        .Q(pos_rxdata_from_gtx_lane2_i[8]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[9] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[9]),
        .Q(pos_rxdata_from_gtx_lane2_i[9]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[0]),
        .Q(pos_rxdata_from_gtx_lane3_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[10] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[10]),
        .Q(pos_rxdata_from_gtx_lane3_i[10]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[11] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[11]),
        .Q(pos_rxdata_from_gtx_lane3_i[11]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[12] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[12]),
        .Q(pos_rxdata_from_gtx_lane3_i[12]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[13] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[13]),
        .Q(pos_rxdata_from_gtx_lane3_i[13]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[14] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[14]),
        .Q(pos_rxdata_from_gtx_lane3_i[14]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[15] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[15]),
        .Q(pos_rxdata_from_gtx_lane3_i[15]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[16] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[16]),
        .Q(pos_rxdata_from_gtx_lane3_i[16]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[17] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[17]),
        .Q(pos_rxdata_from_gtx_lane3_i[17]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[18] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[18]),
        .Q(pos_rxdata_from_gtx_lane3_i[18]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[19] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[19]),
        .Q(pos_rxdata_from_gtx_lane3_i[19]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[1]),
        .Q(pos_rxdata_from_gtx_lane3_i[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[20] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[20]),
        .Q(pos_rxdata_from_gtx_lane3_i[20]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[21] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[21]),
        .Q(pos_rxdata_from_gtx_lane3_i[21]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[22] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[22]),
        .Q(pos_rxdata_from_gtx_lane3_i[22]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[23] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[23]),
        .Q(pos_rxdata_from_gtx_lane3_i[23]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[24] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[24]),
        .Q(pos_rxdata_from_gtx_lane3_i[24]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[25] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[25]),
        .Q(pos_rxdata_from_gtx_lane3_i[25]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[26] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[26]),
        .Q(pos_rxdata_from_gtx_lane3_i[26]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[27] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[27]),
        .Q(pos_rxdata_from_gtx_lane3_i[27]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[28] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[28]),
        .Q(pos_rxdata_from_gtx_lane3_i[28]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[29] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[29]),
        .Q(pos_rxdata_from_gtx_lane3_i[29]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[2] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[2]),
        .Q(pos_rxdata_from_gtx_lane3_i[2]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[30] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[30]),
        .Q(pos_rxdata_from_gtx_lane3_i[30]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[31] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[31]),
        .Q(pos_rxdata_from_gtx_lane3_i[31]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[32] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[32]),
        .Q(pos_rxdata_from_gtx_lane3_i[32]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[33] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[33]),
        .Q(pos_rxdata_from_gtx_lane3_i[33]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[34] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[34]),
        .Q(pos_rxdata_from_gtx_lane3_i[34]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[35] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[35]),
        .Q(pos_rxdata_from_gtx_lane3_i[35]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[36] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[36]),
        .Q(pos_rxdata_from_gtx_lane3_i[36]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[37] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[37]),
        .Q(pos_rxdata_from_gtx_lane3_i[37]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[38] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[38]),
        .Q(pos_rxdata_from_gtx_lane3_i[38]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[39] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[39]),
        .Q(pos_rxdata_from_gtx_lane3_i[39]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[3] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[3]),
        .Q(pos_rxdata_from_gtx_lane3_i[3]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[40] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[40]),
        .Q(pos_rxdata_from_gtx_lane3_i[40]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[41] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[41]),
        .Q(pos_rxdata_from_gtx_lane3_i[41]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[42] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[42]),
        .Q(pos_rxdata_from_gtx_lane3_i[42]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[43] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[43]),
        .Q(pos_rxdata_from_gtx_lane3_i[43]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[44] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[44]),
        .Q(pos_rxdata_from_gtx_lane3_i[44]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[45] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[45]),
        .Q(pos_rxdata_from_gtx_lane3_i[45]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[46] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[46]),
        .Q(pos_rxdata_from_gtx_lane3_i[46]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[47] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[47]),
        .Q(pos_rxdata_from_gtx_lane3_i[47]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[48] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[48]),
        .Q(pos_rxdata_from_gtx_lane3_i[48]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[49] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[49]),
        .Q(pos_rxdata_from_gtx_lane3_i[49]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[4] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[4]),
        .Q(pos_rxdata_from_gtx_lane3_i[4]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[50] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[50]),
        .Q(pos_rxdata_from_gtx_lane3_i[50]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[51] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[51]),
        .Q(pos_rxdata_from_gtx_lane3_i[51]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[52] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[52]),
        .Q(pos_rxdata_from_gtx_lane3_i[52]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[53] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[53]),
        .Q(pos_rxdata_from_gtx_lane3_i[53]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[54] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[54]),
        .Q(pos_rxdata_from_gtx_lane3_i[54]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[55] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[55]),
        .Q(pos_rxdata_from_gtx_lane3_i[55]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[56] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[56]),
        .Q(pos_rxdata_from_gtx_lane3_i[56]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[57] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[57]),
        .Q(pos_rxdata_from_gtx_lane3_i[57]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[58] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[58]),
        .Q(pos_rxdata_from_gtx_lane3_i[58]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[59] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[59]),
        .Q(pos_rxdata_from_gtx_lane3_i[59]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[5] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[5]),
        .Q(pos_rxdata_from_gtx_lane3_i[5]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[60] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[60]),
        .Q(pos_rxdata_from_gtx_lane3_i[60]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[61] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[61]),
        .Q(pos_rxdata_from_gtx_lane3_i[61]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[62] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[62]),
        .Q(pos_rxdata_from_gtx_lane3_i[62]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[63] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[63]),
        .Q(pos_rxdata_from_gtx_lane3_i[63]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[6] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[6]),
        .Q(pos_rxdata_from_gtx_lane3_i[6]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[7] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[7]),
        .Q(pos_rxdata_from_gtx_lane3_i[7]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[8] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[8]),
        .Q(pos_rxdata_from_gtx_lane3_i[8]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[9] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[9]),
        .Q(pos_rxdata_from_gtx_lane3_i[9]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE pos_rxdatavalid_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_r1_rxdatavalid_i),
        .Q(pos_rxdatavalid_i),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE pos_rxdatavalid_lane1_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_r1_rxdatavalid_lane1_i),
        .Q(pos_rxdatavalid_lane1_i),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE pos_rxdatavalid_lane2_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_r1_rxdatavalid_lane2_i),
        .Q(pos_rxdatavalid_lane2_i),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE pos_rxdatavalid_lane3_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_r1_rxdatavalid_lane3_i),
        .Q(pos_rxdatavalid_lane3_i),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxheader_from_gtx_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxheadervalid_i),
        .D(pre_r1_rxheader_from_gtx_i[0]),
        .Q(pos_rxheader_from_gtx_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxheader_from_gtx_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxheadervalid_i),
        .D(pre_r1_rxheader_from_gtx_i[1]),
        .Q(pos_rxheader_from_gtx_i[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxheader_from_gtx_lane1_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxheadervalid_lane1_i),
        .D(pre_r1_rxheader_from_gtx_lane1_i[0]),
        .Q(pos_rxheader_from_gtx_lane1_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxheader_from_gtx_lane1_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxheadervalid_lane1_i),
        .D(pre_r1_rxheader_from_gtx_lane1_i[1]),
        .Q(pos_rxheader_from_gtx_lane1_i[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxheader_from_gtx_lane2_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxheadervalid_lane2_i),
        .D(pre_r1_rxheader_from_gtx_lane2_i[0]),
        .Q(pos_rxheader_from_gtx_lane2_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxheader_from_gtx_lane2_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxheadervalid_lane2_i),
        .D(pre_r1_rxheader_from_gtx_lane2_i[1]),
        .Q(pos_rxheader_from_gtx_lane2_i[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxheader_from_gtx_lane3_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxheadervalid_lane3_i),
        .D(pre_r1_rxheader_from_gtx_lane3_i[0]),
        .Q(pos_rxheader_from_gtx_lane3_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxheader_from_gtx_lane3_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxheadervalid_lane3_i),
        .D(pre_r1_rxheader_from_gtx_lane3_i[1]),
        .Q(pos_rxheader_from_gtx_lane3_i[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE pos_rxheadervalid_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_r1_rxheadervalid_i),
        .Q(pos_rxheadervalid_i),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE pos_rxheadervalid_lane1_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_r1_rxheadervalid_lane1_i),
        .Q(pos_rxheadervalid_lane1_i),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE pos_rxheadervalid_lane2_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_r1_rxheadervalid_lane2_i),
        .Q(pos_rxheadervalid_lane2_i),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE pos_rxheadervalid_lane3_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_r1_rxheadervalid_lane3_i),
        .Q(pos_rxheadervalid_lane3_i),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[0]),
        .Q(pre_r1_rxdata_from_gtx_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[10] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[10]),
        .Q(pre_r1_rxdata_from_gtx_i[10]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[11] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[11]),
        .Q(pre_r1_rxdata_from_gtx_i[11]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[12] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[12]),
        .Q(pre_r1_rxdata_from_gtx_i[12]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[13] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[13]),
        .Q(pre_r1_rxdata_from_gtx_i[13]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[14] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[14]),
        .Q(pre_r1_rxdata_from_gtx_i[14]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[15] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[15]),
        .Q(pre_r1_rxdata_from_gtx_i[15]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[16] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[16]),
        .Q(pre_r1_rxdata_from_gtx_i[16]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[17] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[17]),
        .Q(pre_r1_rxdata_from_gtx_i[17]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[18] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[18]),
        .Q(pre_r1_rxdata_from_gtx_i[18]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[19] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[19]),
        .Q(pre_r1_rxdata_from_gtx_i[19]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[1]),
        .Q(pre_r1_rxdata_from_gtx_i[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[20] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[20]),
        .Q(pre_r1_rxdata_from_gtx_i[20]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[21] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[21]),
        .Q(pre_r1_rxdata_from_gtx_i[21]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[22] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[22]),
        .Q(pre_r1_rxdata_from_gtx_i[22]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[23] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[23]),
        .Q(pre_r1_rxdata_from_gtx_i[23]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[24] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[24]),
        .Q(pre_r1_rxdata_from_gtx_i[24]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[25] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[25]),
        .Q(pre_r1_rxdata_from_gtx_i[25]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[26] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[26]),
        .Q(pre_r1_rxdata_from_gtx_i[26]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[27] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[27]),
        .Q(pre_r1_rxdata_from_gtx_i[27]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[28] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[28]),
        .Q(pre_r1_rxdata_from_gtx_i[28]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[29] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[29]),
        .Q(pre_r1_rxdata_from_gtx_i[29]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[2] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[2]),
        .Q(pre_r1_rxdata_from_gtx_i[2]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[30] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[30]),
        .Q(pre_r1_rxdata_from_gtx_i[30]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[31] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[31]),
        .Q(pre_r1_rxdata_from_gtx_i[31]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[32] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[32]),
        .Q(pre_r1_rxdata_from_gtx_i[32]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[33] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[33]),
        .Q(pre_r1_rxdata_from_gtx_i[33]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[34] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[34]),
        .Q(pre_r1_rxdata_from_gtx_i[34]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[35] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[35]),
        .Q(pre_r1_rxdata_from_gtx_i[35]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[36] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[36]),
        .Q(pre_r1_rxdata_from_gtx_i[36]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[37] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[37]),
        .Q(pre_r1_rxdata_from_gtx_i[37]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[38] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[38]),
        .Q(pre_r1_rxdata_from_gtx_i[38]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[39] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[39]),
        .Q(pre_r1_rxdata_from_gtx_i[39]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[3] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[3]),
        .Q(pre_r1_rxdata_from_gtx_i[3]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[40] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[40]),
        .Q(pre_r1_rxdata_from_gtx_i[40]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[41] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[41]),
        .Q(pre_r1_rxdata_from_gtx_i[41]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[42] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[42]),
        .Q(pre_r1_rxdata_from_gtx_i[42]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[43] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[43]),
        .Q(pre_r1_rxdata_from_gtx_i[43]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[44] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[44]),
        .Q(pre_r1_rxdata_from_gtx_i[44]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[45] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[45]),
        .Q(pre_r1_rxdata_from_gtx_i[45]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[46] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[46]),
        .Q(pre_r1_rxdata_from_gtx_i[46]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[47] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[47]),
        .Q(pre_r1_rxdata_from_gtx_i[47]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[48] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[48]),
        .Q(pre_r1_rxdata_from_gtx_i[48]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[49] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[49]),
        .Q(pre_r1_rxdata_from_gtx_i[49]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[4] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[4]),
        .Q(pre_r1_rxdata_from_gtx_i[4]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[50] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[50]),
        .Q(pre_r1_rxdata_from_gtx_i[50]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[51] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[51]),
        .Q(pre_r1_rxdata_from_gtx_i[51]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[52] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[52]),
        .Q(pre_r1_rxdata_from_gtx_i[52]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[53] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[53]),
        .Q(pre_r1_rxdata_from_gtx_i[53]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[54] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[54]),
        .Q(pre_r1_rxdata_from_gtx_i[54]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[55] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[55]),
        .Q(pre_r1_rxdata_from_gtx_i[55]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[56] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[56]),
        .Q(pre_r1_rxdata_from_gtx_i[56]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[57] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[57]),
        .Q(pre_r1_rxdata_from_gtx_i[57]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[58] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[58]),
        .Q(pre_r1_rxdata_from_gtx_i[58]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[59] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[59]),
        .Q(pre_r1_rxdata_from_gtx_i[59]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[5] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[5]),
        .Q(pre_r1_rxdata_from_gtx_i[5]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[60] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[60]),
        .Q(pre_r1_rxdata_from_gtx_i[60]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[61] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[61]),
        .Q(pre_r1_rxdata_from_gtx_i[61]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[62] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[62]),
        .Q(pre_r1_rxdata_from_gtx_i[62]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[63] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[63]),
        .Q(pre_r1_rxdata_from_gtx_i[63]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[6] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[6]),
        .Q(pre_r1_rxdata_from_gtx_i[6]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[7] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[7]),
        .Q(pre_r1_rxdata_from_gtx_i[7]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[8] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[8]),
        .Q(pre_r1_rxdata_from_gtx_i[8]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[9] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[9]),
        .Q(pre_r1_rxdata_from_gtx_i[9]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[0]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[10] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[10]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[10]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[11] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[11]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[11]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[12] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[12]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[12]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[13] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[13]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[13]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[14] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[14]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[14]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[15] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[15]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[15]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[16] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[16]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[16]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[17] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[17]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[17]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[18] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[18]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[18]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[19] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[19]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[19]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[1]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[20] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[20]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[20]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[21] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[21]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[21]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[22] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[22]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[22]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[23] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[23]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[23]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[24] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[24]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[24]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[25] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[25]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[25]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[26] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[26]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[26]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[27] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[27]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[27]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[28] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[28]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[28]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[29] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[29]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[29]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[2] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[2]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[2]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[30] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[30]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[30]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[31] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[31]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[31]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[32] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[32]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[32]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[33] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[33]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[33]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[34] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[34]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[34]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[35] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[35]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[35]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[36] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[36]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[36]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[37] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[37]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[37]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[38] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[38]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[38]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[39] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[39]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[39]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[3] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[3]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[3]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[40] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[40]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[40]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[41] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[41]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[41]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[42] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[42]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[42]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[43] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[43]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[43]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[44] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[44]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[44]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[45] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[45]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[45]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[46] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[46]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[46]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[47] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[47]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[47]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[48] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[48]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[48]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[49] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[49]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[49]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[4] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[4]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[4]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[50] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[50]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[50]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[51] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[51]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[51]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[52] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[52]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[52]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[53] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[53]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[53]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[54] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[54]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[54]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[55] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[55]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[55]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[56] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[56]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[56]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[57] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[57]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[57]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[58] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[58]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[58]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[59] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[59]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[59]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[5] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[5]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[5]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[60] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[60]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[60]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[61] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[61]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[61]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[62] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[62]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[62]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[63] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[63]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[63]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[6] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[6]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[6]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[7] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[7]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[7]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[8] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[8]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[8]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[9] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[9]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[9]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[0]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[10] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[10]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[10]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[11] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[11]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[11]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[12] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[12]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[12]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[13] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[13]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[13]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[14] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[14]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[14]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[15] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[15]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[15]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[16] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[16]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[16]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[17] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[17]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[17]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[18] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[18]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[18]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[19] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[19]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[19]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[1]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[20] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[20]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[20]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[21] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[21]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[21]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[22] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[22]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[22]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[23] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[23]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[23]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[24] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[24]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[24]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[25] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[25]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[25]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[26] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[26]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[26]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[27] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[27]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[27]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[28] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[28]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[28]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[29] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[29]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[29]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[2] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[2]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[2]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[30] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[30]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[30]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[31] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[31]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[31]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[32] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[32]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[32]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[33] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[33]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[33]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[34] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[34]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[34]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[35] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[35]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[35]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[36] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[36]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[36]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[37] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[37]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[37]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[38] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[38]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[38]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[39] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[39]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[39]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[3] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[3]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[3]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[40] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[40]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[40]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[41] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[41]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[41]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[42] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[42]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[42]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[43] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[43]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[43]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[44] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[44]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[44]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[45] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[45]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[45]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[46] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[46]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[46]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[47] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[47]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[47]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[48] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[48]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[48]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[49] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[49]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[49]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[4] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[4]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[4]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[50] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[50]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[50]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[51] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[51]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[51]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[52] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[52]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[52]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[53] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[53]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[53]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[54] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[54]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[54]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[55] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[55]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[55]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[56] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[56]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[56]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[57] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[57]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[57]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[58] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[58]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[58]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[59] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[59]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[59]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[5] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[5]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[5]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[60] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[60]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[60]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[61] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[61]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[61]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[62] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[62]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[62]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[63] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[63]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[63]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[6] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[6]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[6]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[7] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[7]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[7]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[8] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[8]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[8]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[9] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[9]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[9]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[0]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[10] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[10]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[10]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[11] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[11]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[11]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[12] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[12]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[12]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[13] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[13]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[13]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[14] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[14]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[14]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[15] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[15]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[15]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[16] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[16]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[16]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[17] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[17]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[17]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[18] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[18]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[18]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[19] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[19]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[19]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[1]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[20] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[20]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[20]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[21] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[21]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[21]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[22] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[22]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[22]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[23] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[23]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[23]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[24] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[24]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[24]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[25] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[25]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[25]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[26] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[26]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[26]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[27] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[27]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[27]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[28] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[28]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[28]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[29] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[29]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[29]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[2] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[2]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[2]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[30] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[30]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[30]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[31] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[31]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[31]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[32] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[32]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[32]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[33] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[33]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[33]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[34] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[34]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[34]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[35] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[35]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[35]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[36] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[36]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[36]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[37] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[37]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[37]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[38] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[38]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[38]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[39] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[39]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[39]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[3] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[3]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[3]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[40] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[40]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[40]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[41] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[41]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[41]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[42] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[42]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[42]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[43] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[43]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[43]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[44] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[44]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[44]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[45] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[45]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[45]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[46] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[46]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[46]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[47] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[47]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[47]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[48] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[48]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[48]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[49] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[49]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[49]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[4] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[4]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[4]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[50] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[50]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[50]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[51] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[51]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[51]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[52] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[52]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[52]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[53] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[53]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[53]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[54] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[54]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[54]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[55] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[55]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[55]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[56] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[56]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[56]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[57] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[57]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[57]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[58] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[58]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[58]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[59] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[59]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[59]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[5] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[5]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[5]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[60] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[60]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[60]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[61] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[61]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[61]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[62] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[62]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[62]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[63] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[63]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[63]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[6] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[6]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[6]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[7] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[7]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[7]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[8] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[8]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[8]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[9] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[9]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[9]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE pre_r1_rxdatavalid_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdatavalid_i),
        .Q(pre_r1_rxdatavalid_i),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE pre_r1_rxdatavalid_lane1_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdatavalid_lane1_i),
        .Q(pre_r1_rxdatavalid_lane1_i),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE pre_r1_rxdatavalid_lane2_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdatavalid_lane2_i),
        .Q(pre_r1_rxdatavalid_lane2_i),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE pre_r1_rxdatavalid_lane3_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdatavalid_lane3_i),
        .Q(pre_r1_rxdatavalid_lane3_i),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxheader_from_gtx_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxheader_from_gtx_i[0]),
        .Q(pre_r1_rxheader_from_gtx_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxheader_from_gtx_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxheader_from_gtx_i[1]),
        .Q(pre_r1_rxheader_from_gtx_i[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxheader_from_gtx_lane1_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxheader_from_gtx_lane1_i[0]),
        .Q(pre_r1_rxheader_from_gtx_lane1_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxheader_from_gtx_lane1_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxheader_from_gtx_lane1_i[1]),
        .Q(pre_r1_rxheader_from_gtx_lane1_i[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxheader_from_gtx_lane2_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxheader_from_gtx_lane2_i[0]),
        .Q(pre_r1_rxheader_from_gtx_lane2_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxheader_from_gtx_lane2_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxheader_from_gtx_lane2_i[1]),
        .Q(pre_r1_rxheader_from_gtx_lane2_i[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxheader_from_gtx_lane3_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxheader_from_gtx_lane3_i[0]),
        .Q(pre_r1_rxheader_from_gtx_lane3_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxheader_from_gtx_lane3_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxheader_from_gtx_lane3_i[1]),
        .Q(pre_r1_rxheader_from_gtx_lane3_i[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE pre_r1_rxheadervalid_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxheadervalid_i),
        .Q(pre_r1_rxheadervalid_i),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE pre_r1_rxheadervalid_lane1_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxheadervalid_lane1_i),
        .Q(pre_r1_rxheadervalid_lane1_i),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE pre_r1_rxheadervalid_lane2_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxheadervalid_lane2_i),
        .Q(pre_r1_rxheadervalid_lane2_i),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE pre_r1_rxheadervalid_lane3_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxheadervalid_lane3_i),
        .Q(pre_r1_rxheadervalid_lane3_i),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    rx_elastic_buf_err_int
       (.I0(int_gt_rxbufstatus[11]),
        .I1(int_gt_rxbufstatus[2]),
        .I2(int_gt_rxbufstatus[5]),
        .I3(int_gt_rxbufstatus[8]),
        .O(rx_elastic_buf_err_int__0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[0]),
        .Q(rxdata_from_gtx_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[10] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[10]),
        .Q(rxdata_from_gtx_i[10]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[11] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[11]),
        .Q(rxdata_from_gtx_i[11]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[12] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[12]),
        .Q(rxdata_from_gtx_i[12]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[13] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[13]),
        .Q(rxdata_from_gtx_i[13]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[14] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[14]),
        .Q(rxdata_from_gtx_i[14]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[15] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[15]),
        .Q(rxdata_from_gtx_i[15]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[16] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[16]),
        .Q(rxdata_from_gtx_i[16]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[17] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[17]),
        .Q(rxdata_from_gtx_i[17]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[18] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[18]),
        .Q(rxdata_from_gtx_i[18]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[19] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[19]),
        .Q(rxdata_from_gtx_i[19]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[1]),
        .Q(rxdata_from_gtx_i[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[20] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[20]),
        .Q(rxdata_from_gtx_i[20]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[21] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[21]),
        .Q(rxdata_from_gtx_i[21]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[22] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[22]),
        .Q(rxdata_from_gtx_i[22]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[23] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[23]),
        .Q(rxdata_from_gtx_i[23]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[24] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[24]),
        .Q(rxdata_from_gtx_i[24]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[25] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[25]),
        .Q(rxdata_from_gtx_i[25]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[26] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[26]),
        .Q(rxdata_from_gtx_i[26]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[27] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[27]),
        .Q(rxdata_from_gtx_i[27]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[28] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[28]),
        .Q(rxdata_from_gtx_i[28]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[29] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[29]),
        .Q(rxdata_from_gtx_i[29]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[2] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[2]),
        .Q(rxdata_from_gtx_i[2]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[30] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[30]),
        .Q(rxdata_from_gtx_i[30]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[31] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[31]),
        .Q(rxdata_from_gtx_i[31]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[32] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[32]),
        .Q(rxdata_from_gtx_i[32]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[33] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[33]),
        .Q(rxdata_from_gtx_i[33]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[34] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[34]),
        .Q(rxdata_from_gtx_i[34]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[35] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[35]),
        .Q(rxdata_from_gtx_i[35]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[36] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[36]),
        .Q(rxdata_from_gtx_i[36]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[37] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[37]),
        .Q(rxdata_from_gtx_i[37]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[38] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[38]),
        .Q(rxdata_from_gtx_i[38]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[39] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[39]),
        .Q(rxdata_from_gtx_i[39]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[3] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[3]),
        .Q(rxdata_from_gtx_i[3]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[40] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[40]),
        .Q(rxdata_from_gtx_i[40]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[41] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[41]),
        .Q(rxdata_from_gtx_i[41]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[42] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[42]),
        .Q(rxdata_from_gtx_i[42]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[43] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[43]),
        .Q(rxdata_from_gtx_i[43]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[44] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[44]),
        .Q(rxdata_from_gtx_i[44]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[45] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[45]),
        .Q(rxdata_from_gtx_i[45]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[46] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[46]),
        .Q(rxdata_from_gtx_i[46]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[47] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[47]),
        .Q(rxdata_from_gtx_i[47]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[48] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[48]),
        .Q(rxdata_from_gtx_i[48]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[49] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[49]),
        .Q(rxdata_from_gtx_i[49]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[4] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[4]),
        .Q(rxdata_from_gtx_i[4]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[50] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[50]),
        .Q(rxdata_from_gtx_i[50]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[51] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[51]),
        .Q(rxdata_from_gtx_i[51]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[52] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[52]),
        .Q(rxdata_from_gtx_i[52]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[53] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[53]),
        .Q(rxdata_from_gtx_i[53]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[54] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[54]),
        .Q(rxdata_from_gtx_i[54]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[55] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[55]),
        .Q(rxdata_from_gtx_i[55]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[56] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[56]),
        .Q(rxdata_from_gtx_i[56]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[57] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[57]),
        .Q(rxdata_from_gtx_i[57]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[58] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[58]),
        .Q(rxdata_from_gtx_i[58]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[59] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[59]),
        .Q(rxdata_from_gtx_i[59]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[5] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[5]),
        .Q(rxdata_from_gtx_i[5]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[60] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[60]),
        .Q(rxdata_from_gtx_i[60]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[61] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[61]),
        .Q(rxdata_from_gtx_i[61]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[62] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[62]),
        .Q(rxdata_from_gtx_i[62]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[63] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[63]),
        .Q(rxdata_from_gtx_i[63]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[6] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[6]),
        .Q(rxdata_from_gtx_i[6]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[7] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[7]),
        .Q(rxdata_from_gtx_i[7]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[8] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[8]),
        .Q(rxdata_from_gtx_i[8]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[9] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[9]),
        .Q(rxdata_from_gtx_i[9]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[0]),
        .Q(rxdata_from_gtx_lane1_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[10] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[10]),
        .Q(rxdata_from_gtx_lane1_i[10]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[11] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[11]),
        .Q(rxdata_from_gtx_lane1_i[11]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[12] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[12]),
        .Q(rxdata_from_gtx_lane1_i[12]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[13] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[13]),
        .Q(rxdata_from_gtx_lane1_i[13]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[14] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[14]),
        .Q(rxdata_from_gtx_lane1_i[14]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[15] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[15]),
        .Q(rxdata_from_gtx_lane1_i[15]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[16] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[16]),
        .Q(rxdata_from_gtx_lane1_i[16]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[17] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[17]),
        .Q(rxdata_from_gtx_lane1_i[17]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[18] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[18]),
        .Q(rxdata_from_gtx_lane1_i[18]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[19] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[19]),
        .Q(rxdata_from_gtx_lane1_i[19]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[1]),
        .Q(rxdata_from_gtx_lane1_i[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[20] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[20]),
        .Q(rxdata_from_gtx_lane1_i[20]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[21] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[21]),
        .Q(rxdata_from_gtx_lane1_i[21]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[22] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[22]),
        .Q(rxdata_from_gtx_lane1_i[22]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[23] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[23]),
        .Q(rxdata_from_gtx_lane1_i[23]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[24] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[24]),
        .Q(rxdata_from_gtx_lane1_i[24]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[25] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[25]),
        .Q(rxdata_from_gtx_lane1_i[25]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[26] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[26]),
        .Q(rxdata_from_gtx_lane1_i[26]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[27] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[27]),
        .Q(rxdata_from_gtx_lane1_i[27]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[28] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[28]),
        .Q(rxdata_from_gtx_lane1_i[28]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[29] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[29]),
        .Q(rxdata_from_gtx_lane1_i[29]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[2] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[2]),
        .Q(rxdata_from_gtx_lane1_i[2]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[30] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[30]),
        .Q(rxdata_from_gtx_lane1_i[30]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[31] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[31]),
        .Q(rxdata_from_gtx_lane1_i[31]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[32] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[32]),
        .Q(rxdata_from_gtx_lane1_i[32]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[33] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[33]),
        .Q(rxdata_from_gtx_lane1_i[33]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[34] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[34]),
        .Q(rxdata_from_gtx_lane1_i[34]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[35] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[35]),
        .Q(rxdata_from_gtx_lane1_i[35]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[36] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[36]),
        .Q(rxdata_from_gtx_lane1_i[36]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[37] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[37]),
        .Q(rxdata_from_gtx_lane1_i[37]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[38] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[38]),
        .Q(rxdata_from_gtx_lane1_i[38]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[39] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[39]),
        .Q(rxdata_from_gtx_lane1_i[39]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[3] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[3]),
        .Q(rxdata_from_gtx_lane1_i[3]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[40] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[40]),
        .Q(rxdata_from_gtx_lane1_i[40]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[41] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[41]),
        .Q(rxdata_from_gtx_lane1_i[41]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[42] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[42]),
        .Q(rxdata_from_gtx_lane1_i[42]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[43] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[43]),
        .Q(rxdata_from_gtx_lane1_i[43]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[44] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[44]),
        .Q(rxdata_from_gtx_lane1_i[44]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[45] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[45]),
        .Q(rxdata_from_gtx_lane1_i[45]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[46] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[46]),
        .Q(rxdata_from_gtx_lane1_i[46]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[47] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[47]),
        .Q(rxdata_from_gtx_lane1_i[47]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[48] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[48]),
        .Q(rxdata_from_gtx_lane1_i[48]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[49] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[49]),
        .Q(rxdata_from_gtx_lane1_i[49]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[4] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[4]),
        .Q(rxdata_from_gtx_lane1_i[4]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[50] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[50]),
        .Q(rxdata_from_gtx_lane1_i[50]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[51] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[51]),
        .Q(rxdata_from_gtx_lane1_i[51]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[52] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[52]),
        .Q(rxdata_from_gtx_lane1_i[52]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[53] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[53]),
        .Q(rxdata_from_gtx_lane1_i[53]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[54] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[54]),
        .Q(rxdata_from_gtx_lane1_i[54]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[55] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[55]),
        .Q(rxdata_from_gtx_lane1_i[55]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[56] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[56]),
        .Q(rxdata_from_gtx_lane1_i[56]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[57] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[57]),
        .Q(rxdata_from_gtx_lane1_i[57]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[58] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[58]),
        .Q(rxdata_from_gtx_lane1_i[58]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[59] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[59]),
        .Q(rxdata_from_gtx_lane1_i[59]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[5] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[5]),
        .Q(rxdata_from_gtx_lane1_i[5]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[60] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[60]),
        .Q(rxdata_from_gtx_lane1_i[60]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[61] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[61]),
        .Q(rxdata_from_gtx_lane1_i[61]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[62] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[62]),
        .Q(rxdata_from_gtx_lane1_i[62]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[63] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[63]),
        .Q(rxdata_from_gtx_lane1_i[63]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[6] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[6]),
        .Q(rxdata_from_gtx_lane1_i[6]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[7] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[7]),
        .Q(rxdata_from_gtx_lane1_i[7]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[8] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[8]),
        .Q(rxdata_from_gtx_lane1_i[8]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[9] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[9]),
        .Q(rxdata_from_gtx_lane1_i[9]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[0]),
        .Q(rxdata_from_gtx_lane2_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[10] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[10]),
        .Q(rxdata_from_gtx_lane2_i[10]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[11] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[11]),
        .Q(rxdata_from_gtx_lane2_i[11]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[12] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[12]),
        .Q(rxdata_from_gtx_lane2_i[12]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[13] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[13]),
        .Q(rxdata_from_gtx_lane2_i[13]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[14] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[14]),
        .Q(rxdata_from_gtx_lane2_i[14]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[15] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[15]),
        .Q(rxdata_from_gtx_lane2_i[15]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[16] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[16]),
        .Q(rxdata_from_gtx_lane2_i[16]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[17] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[17]),
        .Q(rxdata_from_gtx_lane2_i[17]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[18] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[18]),
        .Q(rxdata_from_gtx_lane2_i[18]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[19] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[19]),
        .Q(rxdata_from_gtx_lane2_i[19]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[1]),
        .Q(rxdata_from_gtx_lane2_i[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[20] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[20]),
        .Q(rxdata_from_gtx_lane2_i[20]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[21] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[21]),
        .Q(rxdata_from_gtx_lane2_i[21]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[22] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[22]),
        .Q(rxdata_from_gtx_lane2_i[22]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[23] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[23]),
        .Q(rxdata_from_gtx_lane2_i[23]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[24] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[24]),
        .Q(rxdata_from_gtx_lane2_i[24]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[25] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[25]),
        .Q(rxdata_from_gtx_lane2_i[25]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[26] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[26]),
        .Q(rxdata_from_gtx_lane2_i[26]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[27] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[27]),
        .Q(rxdata_from_gtx_lane2_i[27]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[28] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[28]),
        .Q(rxdata_from_gtx_lane2_i[28]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[29] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[29]),
        .Q(rxdata_from_gtx_lane2_i[29]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[2] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[2]),
        .Q(rxdata_from_gtx_lane2_i[2]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[30] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[30]),
        .Q(rxdata_from_gtx_lane2_i[30]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[31] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[31]),
        .Q(rxdata_from_gtx_lane2_i[31]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[32] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[32]),
        .Q(rxdata_from_gtx_lane2_i[32]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[33] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[33]),
        .Q(rxdata_from_gtx_lane2_i[33]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[34] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[34]),
        .Q(rxdata_from_gtx_lane2_i[34]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[35] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[35]),
        .Q(rxdata_from_gtx_lane2_i[35]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[36] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[36]),
        .Q(rxdata_from_gtx_lane2_i[36]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[37] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[37]),
        .Q(rxdata_from_gtx_lane2_i[37]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[38] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[38]),
        .Q(rxdata_from_gtx_lane2_i[38]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[39] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[39]),
        .Q(rxdata_from_gtx_lane2_i[39]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[3] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[3]),
        .Q(rxdata_from_gtx_lane2_i[3]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[40] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[40]),
        .Q(rxdata_from_gtx_lane2_i[40]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[41] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[41]),
        .Q(rxdata_from_gtx_lane2_i[41]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[42] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[42]),
        .Q(rxdata_from_gtx_lane2_i[42]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[43] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[43]),
        .Q(rxdata_from_gtx_lane2_i[43]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[44] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[44]),
        .Q(rxdata_from_gtx_lane2_i[44]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[45] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[45]),
        .Q(rxdata_from_gtx_lane2_i[45]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[46] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[46]),
        .Q(rxdata_from_gtx_lane2_i[46]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[47] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[47]),
        .Q(rxdata_from_gtx_lane2_i[47]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[48] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[48]),
        .Q(rxdata_from_gtx_lane2_i[48]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[49] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[49]),
        .Q(rxdata_from_gtx_lane2_i[49]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[4] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[4]),
        .Q(rxdata_from_gtx_lane2_i[4]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[50] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[50]),
        .Q(rxdata_from_gtx_lane2_i[50]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[51] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[51]),
        .Q(rxdata_from_gtx_lane2_i[51]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[52] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[52]),
        .Q(rxdata_from_gtx_lane2_i[52]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[53] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[53]),
        .Q(rxdata_from_gtx_lane2_i[53]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[54] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[54]),
        .Q(rxdata_from_gtx_lane2_i[54]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[55] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[55]),
        .Q(rxdata_from_gtx_lane2_i[55]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[56] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[56]),
        .Q(rxdata_from_gtx_lane2_i[56]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[57] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[57]),
        .Q(rxdata_from_gtx_lane2_i[57]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[58] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[58]),
        .Q(rxdata_from_gtx_lane2_i[58]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[59] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[59]),
        .Q(rxdata_from_gtx_lane2_i[59]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[5] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[5]),
        .Q(rxdata_from_gtx_lane2_i[5]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[60] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[60]),
        .Q(rxdata_from_gtx_lane2_i[60]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[61] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[61]),
        .Q(rxdata_from_gtx_lane2_i[61]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[62] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[62]),
        .Q(rxdata_from_gtx_lane2_i[62]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[63] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[63]),
        .Q(rxdata_from_gtx_lane2_i[63]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[6] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[6]),
        .Q(rxdata_from_gtx_lane2_i[6]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[7] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[7]),
        .Q(rxdata_from_gtx_lane2_i[7]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[8] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[8]),
        .Q(rxdata_from_gtx_lane2_i[8]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[9] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[9]),
        .Q(rxdata_from_gtx_lane2_i[9]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[0]),
        .Q(rxdata_from_gtx_lane3_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[10] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[10]),
        .Q(rxdata_from_gtx_lane3_i[10]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[11] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[11]),
        .Q(rxdata_from_gtx_lane3_i[11]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[12] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[12]),
        .Q(rxdata_from_gtx_lane3_i[12]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[13] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[13]),
        .Q(rxdata_from_gtx_lane3_i[13]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[14] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[14]),
        .Q(rxdata_from_gtx_lane3_i[14]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[15] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[15]),
        .Q(rxdata_from_gtx_lane3_i[15]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[16] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[16]),
        .Q(rxdata_from_gtx_lane3_i[16]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[17] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[17]),
        .Q(rxdata_from_gtx_lane3_i[17]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[18] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[18]),
        .Q(rxdata_from_gtx_lane3_i[18]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[19] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[19]),
        .Q(rxdata_from_gtx_lane3_i[19]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[1]),
        .Q(rxdata_from_gtx_lane3_i[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[20] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[20]),
        .Q(rxdata_from_gtx_lane3_i[20]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[21] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[21]),
        .Q(rxdata_from_gtx_lane3_i[21]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[22] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[22]),
        .Q(rxdata_from_gtx_lane3_i[22]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[23] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[23]),
        .Q(rxdata_from_gtx_lane3_i[23]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[24] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[24]),
        .Q(rxdata_from_gtx_lane3_i[24]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[25] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[25]),
        .Q(rxdata_from_gtx_lane3_i[25]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[26] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[26]),
        .Q(rxdata_from_gtx_lane3_i[26]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[27] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[27]),
        .Q(rxdata_from_gtx_lane3_i[27]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[28] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[28]),
        .Q(rxdata_from_gtx_lane3_i[28]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[29] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[29]),
        .Q(rxdata_from_gtx_lane3_i[29]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[2] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[2]),
        .Q(rxdata_from_gtx_lane3_i[2]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[30] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[30]),
        .Q(rxdata_from_gtx_lane3_i[30]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[31] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[31]),
        .Q(rxdata_from_gtx_lane3_i[31]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[32] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[32]),
        .Q(rxdata_from_gtx_lane3_i[32]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[33] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[33]),
        .Q(rxdata_from_gtx_lane3_i[33]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[34] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[34]),
        .Q(rxdata_from_gtx_lane3_i[34]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[35] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[35]),
        .Q(rxdata_from_gtx_lane3_i[35]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[36] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[36]),
        .Q(rxdata_from_gtx_lane3_i[36]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[37] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[37]),
        .Q(rxdata_from_gtx_lane3_i[37]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[38] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[38]),
        .Q(rxdata_from_gtx_lane3_i[38]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[39] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[39]),
        .Q(rxdata_from_gtx_lane3_i[39]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[3] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[3]),
        .Q(rxdata_from_gtx_lane3_i[3]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[40] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[40]),
        .Q(rxdata_from_gtx_lane3_i[40]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[41] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[41]),
        .Q(rxdata_from_gtx_lane3_i[41]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[42] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[42]),
        .Q(rxdata_from_gtx_lane3_i[42]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[43] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[43]),
        .Q(rxdata_from_gtx_lane3_i[43]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[44] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[44]),
        .Q(rxdata_from_gtx_lane3_i[44]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[45] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[45]),
        .Q(rxdata_from_gtx_lane3_i[45]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[46] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[46]),
        .Q(rxdata_from_gtx_lane3_i[46]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[47] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[47]),
        .Q(rxdata_from_gtx_lane3_i[47]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[48] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[48]),
        .Q(rxdata_from_gtx_lane3_i[48]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[49] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[49]),
        .Q(rxdata_from_gtx_lane3_i[49]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[4] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[4]),
        .Q(rxdata_from_gtx_lane3_i[4]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[50] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[50]),
        .Q(rxdata_from_gtx_lane3_i[50]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[51] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[51]),
        .Q(rxdata_from_gtx_lane3_i[51]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[52] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[52]),
        .Q(rxdata_from_gtx_lane3_i[52]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[53] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[53]),
        .Q(rxdata_from_gtx_lane3_i[53]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[54] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[54]),
        .Q(rxdata_from_gtx_lane3_i[54]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[55] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[55]),
        .Q(rxdata_from_gtx_lane3_i[55]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[56] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[56]),
        .Q(rxdata_from_gtx_lane3_i[56]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[57] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[57]),
        .Q(rxdata_from_gtx_lane3_i[57]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[58] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[58]),
        .Q(rxdata_from_gtx_lane3_i[58]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[59] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[59]),
        .Q(rxdata_from_gtx_lane3_i[59]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[5] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[5]),
        .Q(rxdata_from_gtx_lane3_i[5]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[60] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[60]),
        .Q(rxdata_from_gtx_lane3_i[60]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[61] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[61]),
        .Q(rxdata_from_gtx_lane3_i[61]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[62] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[62]),
        .Q(rxdata_from_gtx_lane3_i[62]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[63] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[63]),
        .Q(rxdata_from_gtx_lane3_i[63]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[6] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[6]),
        .Q(rxdata_from_gtx_lane3_i[6]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[7] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[7]),
        .Q(rxdata_from_gtx_lane3_i[7]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[8] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[8]),
        .Q(rxdata_from_gtx_lane3_i[8]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[9] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[9]),
        .Q(rxdata_from_gtx_lane3_i[9]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE rxdatavalid_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdatavalid_i),
        .Q(rxdatavalid_i),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE rxdatavalid_lane1_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdatavalid_lane1_i),
        .Q(rxdatavalid_lane1_i),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE rxdatavalid_lane2_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdatavalid_lane2_i),
        .Q(rxdatavalid_lane2_i),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE rxdatavalid_lane3_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdatavalid_lane3_i),
        .Q(rxdatavalid_lane3_i),
        .R(1'b0));
  FDRE rxdatavalid_to_fifo_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(rxdatavalid_i),
        .Q(rxdatavalid_to_fifo_i),
        .R(1'b0));
  FDRE rxdatavalid_to_fifo_lane1_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(rxdatavalid_lane1_i),
        .Q(rxdatavalid_to_fifo_lane1_i),
        .R(1'b0));
  FDRE rxdatavalid_to_fifo_lane2_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(rxdatavalid_lane2_i),
        .Q(rxdatavalid_to_fifo_lane2_i),
        .R(1'b0));
  FDRE rxdatavalid_to_fifo_lane3_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(rxdatavalid_lane3_i),
        .Q(rxdatavalid_to_fifo_lane3_i),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxheader_from_gtx_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxheader_from_gtx_i[0]),
        .Q(rxheader_from_gtx_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxheader_from_gtx_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxheader_from_gtx_i[1]),
        .Q(rxheader_from_gtx_i[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxheader_from_gtx_lane1_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxheader_from_gtx_lane1_i[0]),
        .Q(rxheader_from_gtx_lane1_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxheader_from_gtx_lane1_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxheader_from_gtx_lane1_i[1]),
        .Q(rxheader_from_gtx_lane1_i[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxheader_from_gtx_lane2_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxheader_from_gtx_lane2_i[0]),
        .Q(rxheader_from_gtx_lane2_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxheader_from_gtx_lane2_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxheader_from_gtx_lane2_i[1]),
        .Q(rxheader_from_gtx_lane2_i[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxheader_from_gtx_lane3_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxheader_from_gtx_lane3_i[0]),
        .Q(rxheader_from_gtx_lane3_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxheader_from_gtx_lane3_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxheader_from_gtx_lane3_i[1]),
        .Q(rxheader_from_gtx_lane3_i[1]),
        .R(1'b0));
  FDRE \rxheader_to_fifo_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(rxheader_from_gtx_i[0]),
        .Q(rxheader_to_fifo_i[0]),
        .R(1'b0));
  FDRE \rxheader_to_fifo_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(rxheader_from_gtx_i[1]),
        .Q(rxheader_to_fifo_i[1]),
        .R(1'b0));
  FDRE \rxheader_to_fifo_lane1_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(rxheader_from_gtx_lane1_i[0]),
        .Q(rxheader_to_fifo_lane1_i[0]),
        .R(1'b0));
  FDRE \rxheader_to_fifo_lane1_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(rxheader_from_gtx_lane1_i[1]),
        .Q(rxheader_to_fifo_lane1_i[1]),
        .R(1'b0));
  FDRE \rxheader_to_fifo_lane2_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(rxheader_from_gtx_lane2_i[0]),
        .Q(rxheader_to_fifo_lane2_i[0]),
        .R(1'b0));
  FDRE \rxheader_to_fifo_lane2_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(rxheader_from_gtx_lane2_i[1]),
        .Q(rxheader_to_fifo_lane2_i[1]),
        .R(1'b0));
  FDRE \rxheader_to_fifo_lane3_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(rxheader_from_gtx_lane3_i[0]),
        .Q(rxheader_to_fifo_lane3_i[0]),
        .R(1'b0));
  FDRE \rxheader_to_fifo_lane3_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(rxheader_from_gtx_lane3_i[1]),
        .Q(rxheader_to_fifo_lane3_i[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE rxheadervalid_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxheadervalid_i),
        .Q(rxheadervalid_i),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE rxheadervalid_lane1_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxheadervalid_lane1_i),
        .Q(rxheadervalid_lane1_i),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE rxheadervalid_lane2_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxheadervalid_lane2_i),
        .Q(rxheadervalid_lane2_i),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE rxheadervalid_lane3_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxheadervalid_lane3_i),
        .Q(rxheadervalid_lane3_i),
        .R(1'b0));
  FDRE rxlossofsync_out_lane1_q_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(blocksync_out_lane1_i),
        .Q(rxlossofsync_out_lane1_q),
        .R(u_rst_sync_blocksyncprop_inrxclk_sync_n_0));
  FDRE rxlossofsync_out_lane2_q_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(blocksync_out_lane2_i),
        .Q(rxlossofsync_out_lane2_q),
        .R(u_rst_sync_blocksyncprop_inrxclk_sync_n_0));
  FDRE rxlossofsync_out_lane3_q_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(blocksync_out_lane3_i),
        .Q(rxlossofsync_out_lane3_q),
        .R(u_rst_sync_blocksyncprop_inrxclk_sync_n_0));
  FDRE rxlossofsync_out_q_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(blocksync_out_i),
        .Q(rxlossofsync_out_q),
        .R(u_rst_sync_blocksyncprop_inrxclk_sync_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    rxreset_for_lanes
       (.I0(rx_reset_i_3),
        .I1(rx_reset_i_2),
        .I2(rx_reset_i_1),
        .I3(rx_reset_i_0),
        .O(rxreset_for_lanes__0));
  FDRE rxreset_for_lanes_q_reg
       (.C(stg2_reg),
        .CE(1'b1),
        .D(rxreset_for_lanes__0),
        .Q(rxreset_for_lanes_q),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_34 u_cdc__check_polarity
       (.CHECK_POLARITY_IN(CHECK_POLARITY_IN),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_35 u_cdc__in_polarity
       (.Q(pol_state),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .in_polarity_i(in_polarity_i[0]),
        .out(in_polarity_i_0),
        .s_level_out_d2_reg_0(u_cdc__in_polarity_n_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_36 u_cdc__lane1_check_polarity
       (.CHECK_POLARITY_IN_LANE1(CHECK_POLARITY_IN_LANE1),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_37 u_cdc__lane1_in_polarity
       (.gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .in_polarity_i(in_polarity_i[1]),
        .out(in_polarity_i_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_38 u_cdc__lane2_check_polarity
       (.CHECK_POLARITY_IN_LANE2(CHECK_POLARITY_IN_LANE2),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_39 u_cdc__lane2_in_polarity
       (.Q(pol_state_24),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .in_polarity_i(in_polarity_i[2]),
        .out(in_polarity_i_2),
        .s_level_out_d2_reg_0(u_cdc__lane2_in_polarity_n_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_40 u_cdc__lane3_check_polarity
       (.CHECK_POLARITY_IN_LANE3(CHECK_POLARITY_IN_LANE3),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_41 u_cdc__lane3_in_polarity
       (.Q(pol_state_25),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .in_polarity_i(in_polarity_i[3]),
        .out(in_polarity_i_3),
        .s_level_out_d2_reg_0(u_cdc__lane3_in_polarity_n_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized0 u_cdc_gt_qplllock_quad1_i
       (.gt_pll_lock(gt_pll_lock),
        .gt_pll_lock_0(rx_fsm_resetdone_ii),
        .gt_qplllock_quad1_out(gt_qplllock_quad1_out),
        .init_clk(init_clk),
        .out(gt_qplllock_quad1_i));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized0_42 u_cdc_hard_err_init
       (.E(hard_err_cntr_r),
        .Q(hard_err_cntr_r_reg[2:0]),
        .\dly_gt_rst_r_reg[18] (u_cdc_hard_err_init_n_1),
        .fsm_resetdone_initclk(fsm_resetdone_initclk),
        .\hard_err_cntr_r_reg[0] (\hard_err_cntr_r[7]_i_4_n_0 ),
        .\hard_err_cntr_r_reg[0]_0 (\hard_err_cntr_r[7]_i_5_n_0 ),
        .hard_err_rst_int(hard_err_rst_int),
        .hard_err_rst_int_reg(\count_for_reset_r_reg[23] ),
        .hard_err_rst_int_reg_0(cdr_reset_fsm_lnkreset_reg_n_0),
        .hard_err_rst_int_reg_1(hard_err_rst_int_i_3_n_0),
        .in0(hard_err_usr),
        .init_clk(init_clk),
        .out(rxfsm_reset_i),
        .reset_initclk(reset_initclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized1 u_cdc_rx_elastic_buferr
       (.gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .out(out),
        .rx_elastic_buf_err_int(rx_elastic_buf_err_int__0),
        .s_level_out_d6_reg_0(stg2_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized0_43 u_cdc_rx_fsm_resetdone_i
       (.init_clk(init_clk),
        .out(rx_fsm_resetdone_i),
        .rx_fsm_resetdone_ii(rx_fsm_resetdone_ii));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized2 u_cdc_rxpolarity_
       (.RXPOLARITY_IN(RXPOLARITY_IN),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .out(sync_rx_polarity_r_j[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized2_44 u_cdc_rxpolarity__LANE1
       (.RXPOLARITY_IN_LANE1(RXPOLARITY_IN_LANE1),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .out(sync_rx_polarity_r_j[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized2_45 u_cdc_rxpolarity__LANE2
       (.RXPOLARITY_IN_LANE2(RXPOLARITY_IN_LANE2),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .out(sync_rx_polarity_r_j[2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized2_46 u_cdc_rxpolarity__LANE3
       (.RXPOLARITY_IN_LANE3(RXPOLARITY_IN_LANE3),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .out(sync_rx_polarity_r_j[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized0 u_rst_done_sync_rx
       (.FSM_RESETDONE(FSM_RESETDONE),
        .out(rx_fsm_resetdone_i),
        .stg2_reg_0(stg2_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized0_47 u_rst_done_sync_rx1
       (.gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .out(rx_fsm_resetdone_i));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1 u_rst_sync_blocksyncall_initclk_sync
       (.E(u_rst_sync_blocksyncall_initclk_sync_n_0),
        .\FSM_onehot_cdr_reset_fsm_r_reg[0] (\FSM_onehot_cdr_reset_fsm_r[2]_i_4_n_0 ),
        .Q({allow_block_sync_propagation,cdr_reset_fsm_lnkreset,\FSM_onehot_cdr_reset_fsm_r_reg_n_0_[0] }),
        .in0(blocksync_all_lanes_inrxclk_q),
        .init_clk(init_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_48 u_rst_sync_blocksyncprop_inrxclk_sync
       (.gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .in0(allow_block_sync_propagation_reg_n_0),
        .stg5_reg_0(u_rst_sync_blocksyncprop_inrxclk_sync_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_49 u_rst_sync_fsm_resetdone
       (.fsm_resetdone_to_new_gtx_rx_comb(fsm_resetdone_to_new_gtx_rx_comb),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .in0(FSM_RESETDONE_j));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_50 u_rst_sync_fsm_resetdone_initclk
       (.SR(HPCNT_RESET_IN),
        .fsm_resetdone_initclk(fsm_resetdone_initclk),
        .\hard_err_cntr_r_reg[7] (cdr_reset_fsm_lnkreset_reg_n_0),
        .\hard_err_cntr_r_reg[7]_0 (\count_for_reset_r_reg[23] ),
        .in0(FSM_RESETDONE_j),
        .init_clk(init_clk),
        .out(rxfsm_reset_i),
        .reset_initclk(reset_initclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_51 u_rst_sync_reset_initclk
       (.RESET(RESET),
        .\count_for_reset_r_reg[23] (\count_for_reset_r_reg[23] ),
        .\count_for_reset_r_reg[23]_0 (cdr_reset_fsm_lnkreset_reg_n_0),
        .\dly_gt_rst_r_reg[18] (u_rst_sync_reset_initclk_n_1),
        .\dly_gt_rst_r_reg[18]_0 (u_rst_sync_reset_initclk_n_2),
        .\dly_gt_rst_r_reg[18]_1 (u_rst_sync_reset_initclk_n_3),
        .\dly_gt_rst_r_reg[18]_2 (u_rst_sync_reset_initclk_n_4),
        .fsm_resetdone_initclk(fsm_resetdone_initclk),
        .init_clk(init_clk),
        .out(rxfsm_reset_i),
        .reset_initclk(reset_initclk),
        .valid_btf_detect_dlyd1(valid_btf_detect_dlyd1),
        .valid_btf_detect_dlyd1_0(valid_btf_detect_dlyd1_5),
        .valid_btf_detect_dlyd1_1(valid_btf_detect_dlyd1_8),
        .valid_btf_detect_dlyd1_2(valid_btf_detect_dlyd1_14));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_52 u_rst_sync_rxreset_in
       (.fsm_resetdone_to_rxreset_in(fsm_resetdone_to_rxreset_in),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .in0(rxreset_for_lanes_q));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync
   (next_polarity_c,
    next_ready_c,
    HLD_POLARITY,
    s_level_out_d6_reg_0,
    polarity_r_reg,
    ready_r,
    RESET_LANES,
    RXLOSSOFSYNC_OUT_LANE3,
    align_r,
    polarity_r_reg_0,
    rx_polarity_dlyd_i,
    polarity_r_reg_1,
    polarity_r_reg_2);
  output next_polarity_c;
  output next_ready_c;
  input [0:0]HLD_POLARITY;
  input s_level_out_d6_reg_0;
  input polarity_r_reg;
  input ready_r;
  input RESET_LANES;
  input RXLOSSOFSYNC_OUT_LANE3;
  input align_r;
  input polarity_r_reg_0;
  input rx_polarity_dlyd_i;
  input polarity_r_reg_1;
  input polarity_r_reg_2;

  wire RESET_LANES;
  wire RXLOSSOFSYNC_OUT_LANE3;
  wire align_r;
  wire next_polarity_c;
  wire next_ready_c;
  wire p_level_in_int;
  wire polarity_r_i_2__2_n_0;
  wire polarity_r_reg;
  wire polarity_r_reg_0;
  wire polarity_r_reg_1;
  wire polarity_r_reg_2;
  wire ready_r;
  wire ready_r_i_3__2_n_0;
  wire rx_polarity_dlyd_i;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  wire s_level_out_d6_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign p_level_in_int = HLD_POLARITY[0];
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAAA)) 
    polarity_r_i_1__2
       (.I0(polarity_r_i_2__2_n_0),
        .I1(polarity_r_reg),
        .I2(ready_r),
        .I3(RESET_LANES),
        .I4(RXLOSSOFSYNC_OUT_LANE3),
        .I5(align_r),
        .O(next_polarity_c));
  LUT6 #(
    .INIT(64'h0000000000450000)) 
    polarity_r_i_2__2
       (.I0(polarity_r_reg_0),
        .I1(s_level_out_d2),
        .I2(rx_polarity_dlyd_i),
        .I3(polarity_r_reg_1),
        .I4(polarity_r_reg_2),
        .I5(RESET_LANES),
        .O(polarity_r_i_2__2_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAABAA)) 
    ready_r_i_2__2
       (.I0(ready_r_i_3__2_n_0),
        .I1(polarity_r_reg),
        .I2(RESET_LANES),
        .I3(ready_r),
        .I4(RXLOSSOFSYNC_OUT_LANE3),
        .I5(align_r),
        .O(next_ready_c));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    ready_r_i_3__2
       (.I0(polarity_r_reg_0),
        .I1(s_level_out_d2),
        .I2(rx_polarity_dlyd_i),
        .I3(polarity_r_reg_1),
        .I4(polarity_r_reg_2),
        .I5(RESET_LANES),
        .O(ready_r_i_3__2_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_10
   (SYSTEM_RESET_reg,
    polarity_val_i,
    s_level_out_d5_reg_0,
    RESET,
    RXPOLARITY_IN_LANE2,
    prev_rx_polarity_r);
  output SYSTEM_RESET_reg;
  input [0:0]polarity_val_i;
  input s_level_out_d5_reg_0;
  input RESET;
  input RXPOLARITY_IN_LANE2;
  input prev_rx_polarity_r;

  wire RESET;
  wire RXPOLARITY_IN_LANE2;
  wire SYSTEM_RESET_reg;
  wire p_level_in_int;
  wire prev_rx_polarity_r;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  wire s_level_out_d5_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign p_level_in_int = polarity_val_i[0];
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  LUT4 #(
    .INIT(16'h0544)) 
    rx_polarity_r_i_1__1
       (.I0(RESET),
        .I1(RXPOLARITY_IN_LANE2),
        .I2(prev_rx_polarity_r),
        .I3(s_level_out_d2),
        .O(SYSTEM_RESET_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_14
   (next_polarity_c,
    next_ready_c,
    HLD_POLARITY,
    s_level_out_d6_reg_0,
    polarity_r_reg,
    ready_r,
    RESET_LANES,
    RXLOSSOFSYNC_OUT_LANE1,
    align_r,
    polarity_r_reg_0,
    rx_polarity_dlyd_i,
    polarity_r_reg_1,
    polarity_r_reg_2);
  output next_polarity_c;
  output next_ready_c;
  input [0:0]HLD_POLARITY;
  input s_level_out_d6_reg_0;
  input polarity_r_reg;
  input ready_r;
  input RESET_LANES;
  input RXLOSSOFSYNC_OUT_LANE1;
  input align_r;
  input polarity_r_reg_0;
  input rx_polarity_dlyd_i;
  input polarity_r_reg_1;
  input polarity_r_reg_2;

  wire RESET_LANES;
  wire RXLOSSOFSYNC_OUT_LANE1;
  wire align_r;
  wire next_polarity_c;
  wire next_ready_c;
  wire p_level_in_int;
  wire polarity_r_i_2__0_n_0;
  wire polarity_r_reg;
  wire polarity_r_reg_0;
  wire polarity_r_reg_1;
  wire polarity_r_reg_2;
  wire ready_r;
  wire ready_r_i_3__0_n_0;
  wire rx_polarity_dlyd_i;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  wire s_level_out_d6_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign p_level_in_int = HLD_POLARITY[0];
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAAA)) 
    polarity_r_i_1__0
       (.I0(polarity_r_i_2__0_n_0),
        .I1(polarity_r_reg),
        .I2(ready_r),
        .I3(RESET_LANES),
        .I4(RXLOSSOFSYNC_OUT_LANE1),
        .I5(align_r),
        .O(next_polarity_c));
  LUT6 #(
    .INIT(64'h0000000000450000)) 
    polarity_r_i_2__0
       (.I0(polarity_r_reg_0),
        .I1(s_level_out_d2),
        .I2(rx_polarity_dlyd_i),
        .I3(polarity_r_reg_1),
        .I4(polarity_r_reg_2),
        .I5(RESET_LANES),
        .O(polarity_r_i_2__0_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAABAA)) 
    ready_r_i_2__0
       (.I0(ready_r_i_3__0_n_0),
        .I1(polarity_r_reg),
        .I2(RESET_LANES),
        .I3(ready_r),
        .I4(RXLOSSOFSYNC_OUT_LANE1),
        .I5(align_r),
        .O(next_ready_c));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    ready_r_i_3__0
       (.I0(polarity_r_reg_0),
        .I1(s_level_out_d2),
        .I2(rx_polarity_dlyd_i),
        .I3(polarity_r_reg_1),
        .I4(polarity_r_reg_2),
        .I5(RESET_LANES),
        .O(ready_r_i_3__0_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_15
   (SYSTEM_RESET_reg,
    polarity_val_i,
    s_level_out_d6_reg_0,
    RESET,
    RXPOLARITY_IN_LANE1,
    prev_rx_polarity_r);
  output SYSTEM_RESET_reg;
  input [0:0]polarity_val_i;
  input s_level_out_d6_reg_0;
  input RESET;
  input RXPOLARITY_IN_LANE1;
  input prev_rx_polarity_r;

  wire RESET;
  wire RXPOLARITY_IN_LANE1;
  wire SYSTEM_RESET_reg;
  wire p_level_in_int;
  wire prev_rx_polarity_r;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  wire s_level_out_d6_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign p_level_in_int = polarity_val_i[0];
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  LUT4 #(
    .INIT(16'h0544)) 
    rx_polarity_r_i_1__0
       (.I0(RESET),
        .I1(RXPOLARITY_IN_LANE1),
        .I2(prev_rx_polarity_r),
        .I3(s_level_out_d2),
        .O(SYSTEM_RESET_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_19
   (next_polarity_c,
    next_ready_c,
    HLD_POLARITY,
    s_level_out_d5_reg_0,
    polarity_r_reg,
    begin_r,
    ready_r,
    align_r,
    ready_r_reg,
    RXLOSSOFSYNC_OUT,
    RESET_LANES,
    rx_polarity_dlyd_i);
  output next_polarity_c;
  output next_ready_c;
  input [0:0]HLD_POLARITY;
  input s_level_out_d5_reg_0;
  input polarity_r_reg;
  input begin_r;
  input ready_r;
  input align_r;
  input ready_r_reg;
  input RXLOSSOFSYNC_OUT;
  input RESET_LANES;
  input rx_polarity_dlyd_i;

  wire RESET_LANES;
  wire RXLOSSOFSYNC_OUT;
  wire align_r;
  wire begin_r;
  wire next_polarity_c;
  wire next_ready_c;
  wire p_level_in_int;
  wire polarity_r_i_2_n_0;
  wire polarity_r_reg;
  wire ready_r;
  wire ready_r_i_3_n_0;
  wire ready_r_reg;
  wire rx_polarity_dlyd_i;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  wire s_level_out_d5_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign p_level_in_int = HLD_POLARITY[0];
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  LUT4 #(
    .INIT(16'h0001)) 
    polarity_r_i_1
       (.I0(polarity_r_reg),
        .I1(begin_r),
        .I2(ready_r),
        .I3(polarity_r_i_2_n_0),
        .O(next_polarity_c));
  LUT6 #(
    .INIT(64'hFECFFEFFFECFFECF)) 
    polarity_r_i_2
       (.I0(RXLOSSOFSYNC_OUT),
        .I1(RESET_LANES),
        .I2(ready_r_reg),
        .I3(align_r),
        .I4(s_level_out_d2),
        .I5(rx_polarity_dlyd_i),
        .O(polarity_r_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000002220)) 
    ready_r_i_2
       (.I0(ready_r_i_3_n_0),
        .I1(align_r),
        .I2(ready_r),
        .I3(ready_r_reg),
        .I4(polarity_r_reg),
        .I5(begin_r),
        .O(next_ready_c));
  LUT6 #(
    .INIT(64'h0000111100001F11)) 
    ready_r_i_3
       (.I0(RXLOSSOFSYNC_OUT),
        .I1(ready_r_reg),
        .I2(s_level_out_d2),
        .I3(rx_polarity_dlyd_i),
        .I4(RESET_LANES),
        .I5(ready_r),
        .O(ready_r_i_3_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_20
   (prev_rx_polarity_r_reg,
    polarity_val_i,
    s_level_out_d5_reg_0,
    prev_rx_polarity_r,
    RXPOLARITY_IN,
    RESET);
  output prev_rx_polarity_r_reg;
  input [0:0]polarity_val_i;
  input s_level_out_d5_reg_0;
  input prev_rx_polarity_r;
  input RXPOLARITY_IN;
  input RESET;

  wire RESET;
  wire RXPOLARITY_IN;
  wire p_level_in_int;
  wire prev_rx_polarity_r;
  wire prev_rx_polarity_r_reg;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  wire s_level_out_d5_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign p_level_in_int = polarity_val_i[0];
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  LUT4 #(
    .INIT(16'h0074)) 
    rx_polarity_r_i_1
       (.I0(prev_rx_polarity_r),
        .I1(s_level_out_d2),
        .I2(RXPOLARITY_IN),
        .I3(RESET),
        .O(prev_rx_polarity_r_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_34
   (CHECK_POLARITY_IN,
    gtwiz_userclk_rx_usrclk_out);
  input CHECK_POLARITY_IN;
  input gtwiz_userclk_rx_usrclk_out;

  wire gtwiz_userclk_rx_usrclk_out;
  wire p_level_in_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign p_level_in_int = CHECK_POLARITY_IN;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_35
   (out,
    s_level_out_d2_reg_0,
    in_polarity_i,
    gtwiz_userclk_rx_usrclk_out,
    Q);
  output out;
  output s_level_out_d2_reg_0;
  input [0:0]in_polarity_i;
  input gtwiz_userclk_rx_usrclk_out;
  input [0:0]Q;

  wire [0:0]Q;
  wire gtwiz_userclk_rx_usrclk_out;
  wire p_level_in_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  wire s_level_out_d2_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign out = s_level_out_d2;
  assign p_level_in_int = in_polarity_i[0];
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \pol_state[1]_i_5 
       (.I0(s_level_out_d2),
        .I1(Q),
        .O(s_level_out_d2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_36
   (CHECK_POLARITY_IN_LANE1,
    gtwiz_userclk_rx_usrclk_out);
  input CHECK_POLARITY_IN_LANE1;
  input gtwiz_userclk_rx_usrclk_out;

  wire gtwiz_userclk_rx_usrclk_out;
  wire p_level_in_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign p_level_in_int = CHECK_POLARITY_IN_LANE1;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_37
   (out,
    in_polarity_i,
    gtwiz_userclk_rx_usrclk_out);
  output out;
  input [0:0]in_polarity_i;
  input gtwiz_userclk_rx_usrclk_out;

  wire gtwiz_userclk_rx_usrclk_out;
  wire p_level_in_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign out = s_level_out_d2;
  assign p_level_in_int = in_polarity_i[0];
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_38
   (CHECK_POLARITY_IN_LANE2,
    gtwiz_userclk_rx_usrclk_out);
  input CHECK_POLARITY_IN_LANE2;
  input gtwiz_userclk_rx_usrclk_out;

  wire gtwiz_userclk_rx_usrclk_out;
  wire p_level_in_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign p_level_in_int = CHECK_POLARITY_IN_LANE2;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_39
   (out,
    s_level_out_d2_reg_0,
    in_polarity_i,
    gtwiz_userclk_rx_usrclk_out,
    Q);
  output out;
  output s_level_out_d2_reg_0;
  input [0:0]in_polarity_i;
  input gtwiz_userclk_rx_usrclk_out;
  input [0:0]Q;

  wire [0:0]Q;
  wire gtwiz_userclk_rx_usrclk_out;
  wire p_level_in_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  wire s_level_out_d2_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign out = s_level_out_d2;
  assign p_level_in_int = in_polarity_i[0];
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \pol_state[1]_i_5__0 
       (.I0(s_level_out_d2),
        .I1(Q),
        .O(s_level_out_d2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_40
   (CHECK_POLARITY_IN_LANE3,
    gtwiz_userclk_rx_usrclk_out);
  input CHECK_POLARITY_IN_LANE3;
  input gtwiz_userclk_rx_usrclk_out;

  wire gtwiz_userclk_rx_usrclk_out;
  wire p_level_in_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign p_level_in_int = CHECK_POLARITY_IN_LANE3;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_41
   (out,
    s_level_out_d2_reg_0,
    in_polarity_i,
    gtwiz_userclk_rx_usrclk_out,
    Q);
  output out;
  output s_level_out_d2_reg_0;
  input [0:0]in_polarity_i;
  input gtwiz_userclk_rx_usrclk_out;
  input [0:0]Q;

  wire [0:0]Q;
  wire gtwiz_userclk_rx_usrclk_out;
  wire p_level_in_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  wire s_level_out_d2_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign out = s_level_out_d2;
  assign p_level_in_int = in_polarity_i[0];
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \pol_state[1]_i_5__1 
       (.I0(s_level_out_d2),
        .I1(Q),
        .O(s_level_out_d2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_5
   (SYSTEM_RESET_reg,
    polarity_val_i,
    s_level_out_d6_reg_0,
    RESET,
    RXPOLARITY_IN_LANE3,
    prev_rx_polarity_r);
  output SYSTEM_RESET_reg;
  input [0:0]polarity_val_i;
  input s_level_out_d6_reg_0;
  input RESET;
  input RXPOLARITY_IN_LANE3;
  input prev_rx_polarity_r;

  wire RESET;
  wire RXPOLARITY_IN_LANE3;
  wire SYSTEM_RESET_reg;
  wire p_level_in_int;
  wire prev_rx_polarity_r;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  wire s_level_out_d6_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign p_level_in_int = polarity_val_i[0];
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  LUT4 #(
    .INIT(16'h0544)) 
    rx_polarity_r_i_1__2
       (.I0(RESET),
        .I1(RXPOLARITY_IN_LANE3),
        .I2(prev_rx_polarity_r),
        .I3(s_level_out_d2),
        .O(SYSTEM_RESET_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_9
   (next_polarity_c,
    next_ready_c,
    HLD_POLARITY,
    s_level_out_d5_reg_0,
    polarity_r_reg,
    ready_r,
    RESET_LANES,
    RXLOSSOFSYNC_OUT_LANE2,
    align_r,
    polarity_r_reg_0,
    rx_polarity_dlyd_i,
    polarity_r_reg_1,
    polarity_r_reg_2);
  output next_polarity_c;
  output next_ready_c;
  input [0:0]HLD_POLARITY;
  input s_level_out_d5_reg_0;
  input polarity_r_reg;
  input ready_r;
  input RESET_LANES;
  input RXLOSSOFSYNC_OUT_LANE2;
  input align_r;
  input polarity_r_reg_0;
  input rx_polarity_dlyd_i;
  input polarity_r_reg_1;
  input polarity_r_reg_2;

  wire RESET_LANES;
  wire RXLOSSOFSYNC_OUT_LANE2;
  wire align_r;
  wire next_polarity_c;
  wire next_ready_c;
  wire p_level_in_int;
  wire polarity_r_i_2__1_n_0;
  wire polarity_r_reg;
  wire polarity_r_reg_0;
  wire polarity_r_reg_1;
  wire polarity_r_reg_2;
  wire ready_r;
  wire ready_r_i_3__1_n_0;
  wire rx_polarity_dlyd_i;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  wire s_level_out_d5_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign p_level_in_int = HLD_POLARITY[0];
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAAA)) 
    polarity_r_i_1__1
       (.I0(polarity_r_i_2__1_n_0),
        .I1(polarity_r_reg),
        .I2(ready_r),
        .I3(RESET_LANES),
        .I4(RXLOSSOFSYNC_OUT_LANE2),
        .I5(align_r),
        .O(next_polarity_c));
  LUT6 #(
    .INIT(64'h0000000000450000)) 
    polarity_r_i_2__1
       (.I0(polarity_r_reg_0),
        .I1(s_level_out_d2),
        .I2(rx_polarity_dlyd_i),
        .I3(polarity_r_reg_1),
        .I4(polarity_r_reg_2),
        .I5(RESET_LANES),
        .O(polarity_r_i_2__1_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAABAA)) 
    ready_r_i_2__1
       (.I0(ready_r_i_3__1_n_0),
        .I1(polarity_r_reg),
        .I2(RESET_LANES),
        .I3(ready_r),
        .I4(RXLOSSOFSYNC_OUT_LANE2),
        .I5(align_r),
        .O(next_ready_c));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    ready_r_i_3__1
       (.I0(polarity_r_reg_0),
        .I1(s_level_out_d2),
        .I2(rx_polarity_dlyd_i),
        .I3(polarity_r_reg_1),
        .I4(polarity_r_reg_2),
        .I5(RESET_LANES),
        .O(ready_r_i_3__1_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized0
   (out,
    gt_pll_lock,
    gt_qplllock_quad1_out,
    init_clk,
    gt_pll_lock_0);
  output out;
  output gt_pll_lock;
  input gt_qplllock_quad1_out;
  input init_clk;
  input gt_pll_lock_0;

  wire gt_pll_lock;
  wire gt_pll_lock_0;
  wire init_clk;
  wire p_level_in_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign out = s_level_out_d5;
  assign p_level_in_int = gt_qplllock_quad1_out;
  LUT2 #(
    .INIT(4'h8)) 
    gt_pll_lock_INST_0
       (.I0(s_level_out_d5),
        .I1(gt_pll_lock_0),
        .O(gt_pll_lock));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized0_42
   (E,
    \dly_gt_rst_r_reg[18] ,
    in0,
    init_clk,
    \hard_err_cntr_r_reg[0] ,
    \hard_err_cntr_r_reg[0]_0 ,
    Q,
    hard_err_rst_int_reg,
    out,
    reset_initclk,
    fsm_resetdone_initclk,
    hard_err_rst_int_reg_0,
    hard_err_rst_int_reg_1,
    hard_err_rst_int);
  output [0:0]E;
  output \dly_gt_rst_r_reg[18] ;
  input in0;
  input init_clk;
  input \hard_err_cntr_r_reg[0] ;
  input \hard_err_cntr_r_reg[0]_0 ;
  input [2:0]Q;
  input hard_err_rst_int_reg;
  input out;
  input reset_initclk;
  input fsm_resetdone_initclk;
  input hard_err_rst_int_reg_0;
  input hard_err_rst_int_reg_1;
  input hard_err_rst_int;

  wire [0:0]E;
  wire [2:0]Q;
  wire \dly_gt_rst_r_reg[18] ;
  wire fsm_resetdone_initclk;
  wire \hard_err_cntr_r_reg[0] ;
  wire \hard_err_cntr_r_reg[0]_0 ;
  wire hard_err_rst_int;
  wire hard_err_rst_int_i_2_n_0;
  wire hard_err_rst_int_i_4_n_0;
  wire hard_err_rst_int_reg;
  wire hard_err_rst_int_reg_0;
  wire hard_err_rst_int_reg_1;
  wire init_clk;
  wire out;
  wire p_level_in_int;
  wire reset_initclk;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign p_level_in_int = in0;
  LUT6 #(
    .INIT(64'hAAFFFFFFFFFFFFFC)) 
    \hard_err_cntr_r[7]_i_2 
       (.I0(\hard_err_cntr_r_reg[0] ),
        .I1(\hard_err_cntr_r_reg[0]_0 ),
        .I2(s_level_out_d5),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(E));
  LUT6 #(
    .INIT(64'h0000000020222020)) 
    hard_err_rst_int_i_1
       (.I0(hard_err_rst_int_i_2_n_0),
        .I1(hard_err_rst_int_reg),
        .I2(out),
        .I3(reset_initclk),
        .I4(fsm_resetdone_initclk),
        .I5(hard_err_rst_int_reg_0),
        .O(\dly_gt_rst_r_reg[18] ));
  LUT6 #(
    .INIT(64'hAAAAAAEFAAAAAAE0)) 
    hard_err_rst_int_i_2
       (.I0(hard_err_rst_int_reg_1),
        .I1(Q[2]),
        .I2(hard_err_rst_int_i_4_n_0),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(hard_err_rst_int),
        .O(hard_err_rst_int_i_2_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    hard_err_rst_int_i_4
       (.I0(s_level_out_d5),
        .I1(Q[2]),
        .I2(\hard_err_cntr_r_reg[0]_0 ),
        .O(hard_err_rst_int_i_4_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized0_43
   (rx_fsm_resetdone_ii,
    out,
    init_clk);
  output rx_fsm_resetdone_ii;
  input out;
  input init_clk;

  wire init_clk;
  wire p_level_in_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign p_level_in_int = out;
  assign rx_fsm_resetdone_ii = s_level_out_d5;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized0_53
   (\cb_bit_err_ext_cnt_reg[3] ,
    CHAN_BOND_RESET,
    gtwiz_userclk_rx_usrclk_out,
    Q,
    reset_cbcc_comb_reg);
  output \cb_bit_err_ext_cnt_reg[3] ;
  input CHAN_BOND_RESET;
  input gtwiz_userclk_rx_usrclk_out;
  input [3:0]Q;
  input [0:0]reset_cbcc_comb_reg;

  wire [3:0]Q;
  wire \cb_bit_err_ext_cnt_reg[3] ;
  wire gtwiz_userclk_rx_usrclk_out;
  wire p_level_in_int;
  wire [0:0]reset_cbcc_comb_reg;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign p_level_in_int = CHAN_BOND_RESET;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    reset_cbcc_comb_i_1
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(s_level_out_d5),
        .I5(reset_cbcc_comb_reg),
        .O(\cb_bit_err_ext_cnt_reg[3] ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized0_60
   (s_level_out_d5_reg_0,
    in0,
    s_level_out_d5_reg_1);
  output s_level_out_d5_reg_0;
  input in0;
  input s_level_out_d5_reg_1;

  wire p_level_in_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  wire s_level_out_d5_reg_0;
  wire s_level_out_d5_reg_1;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign p_level_in_int = in0;
  LUT1 #(
    .INIT(2'h1)) 
    CC_RXLOSSOFSYNC_OUT_i_1__2
       (.I0(s_level_out_d5),
        .O(s_level_out_d5_reg_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(s_level_out_d5_reg_1),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(s_level_out_d5_reg_1),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(s_level_out_d5_reg_1),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(s_level_out_d5_reg_1),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(s_level_out_d5_reg_1),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(s_level_out_d5_reg_1),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized0_61
   (out,
    in0,
    gtwiz_userclk_rx_usrclk_out);
  output out;
  input in0;
  input gtwiz_userclk_rx_usrclk_out;

  wire gtwiz_userclk_rx_usrclk_out;
  wire p_level_in_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign out = s_level_out_d5;
  assign p_level_in_int = in0;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized0_65
   (s_level_out_d5_reg_0,
    in0,
    s_level_out_d6_reg_0);
  output s_level_out_d5_reg_0;
  input in0;
  input s_level_out_d6_reg_0;

  wire p_level_in_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  wire s_level_out_d5_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  wire s_level_out_d6_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign p_level_in_int = in0;
  LUT1 #(
    .INIT(2'h1)) 
    CC_RXLOSSOFSYNC_OUT_i_1__1
       (.I0(s_level_out_d5),
        .O(s_level_out_d5_reg_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized0_66
   (out,
    in0,
    gtwiz_userclk_rx_usrclk_out);
  output out;
  input in0;
  input gtwiz_userclk_rx_usrclk_out;

  wire gtwiz_userclk_rx_usrclk_out;
  wire p_level_in_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign out = s_level_out_d5;
  assign p_level_in_int = in0;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized0_71
   (s_level_out_d5_reg_0,
    in0,
    s_level_out_d6_reg_0);
  output s_level_out_d5_reg_0;
  input in0;
  input s_level_out_d6_reg_0;

  wire p_level_in_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  wire s_level_out_d5_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  wire s_level_out_d6_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign p_level_in_int = in0;
  LUT1 #(
    .INIT(2'h1)) 
    CC_RXLOSSOFSYNC_OUT_i_1__0
       (.I0(s_level_out_d5),
        .O(s_level_out_d5_reg_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized0_72
   (out,
    in0,
    gtwiz_userclk_rx_usrclk_out);
  output out;
  input in0;
  input gtwiz_userclk_rx_usrclk_out;

  wire gtwiz_userclk_rx_usrclk_out;
  wire p_level_in_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign out = s_level_out_d5;
  assign p_level_in_int = in0;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized0_83
   (s_level_out_d5_reg_0,
    in0,
    s_level_out_d5_reg_1);
  output s_level_out_d5_reg_0;
  input in0;
  input s_level_out_d5_reg_1;

  wire p_level_in_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  wire s_level_out_d5_reg_0;
  wire s_level_out_d5_reg_1;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign p_level_in_int = in0;
  LUT1 #(
    .INIT(2'h1)) 
    CC_RXLOSSOFSYNC_OUT_i_1
       (.I0(s_level_out_d5),
        .O(s_level_out_d5_reg_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(s_level_out_d5_reg_1),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(s_level_out_d5_reg_1),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(s_level_out_d5_reg_1),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(s_level_out_d5_reg_1),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(s_level_out_d5_reg_1),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(s_level_out_d5_reg_1),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized0_84
   (out,
    in0,
    gtwiz_userclk_rx_usrclk_out);
  output out;
  input in0;
  input gtwiz_userclk_rx_usrclk_out;

  wire gtwiz_userclk_rx_usrclk_out;
  wire p_level_in_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign out = s_level_out_d5;
  assign p_level_in_int = in0;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized1
   (out,
    rx_elastic_buf_err_int,
    gtwiz_userclk_rx_usrclk_out,
    s_level_out_d6_reg_0);
  output out;
  input rx_elastic_buf_err_int;
  input gtwiz_userclk_rx_usrclk_out;
  input s_level_out_d6_reg_0;

  wire gtwiz_userclk_rx_usrclk_out;
  wire p_level_in_int;
  wire rx_elastic_buf_err_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  wire s_level_out_d6_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign out = s_level_out_d5;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  FDRE p_level_in_d1_cdc_from_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(rx_elastic_buf_err_int),
        .Q(p_level_in_int),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized2
   (out,
    RXPOLARITY_IN,
    gtwiz_userclk_rx_usrclk_out);
  output out;
  input RXPOLARITY_IN;
  input gtwiz_userclk_rx_usrclk_out;

  wire gtwiz_userclk_rx_usrclk_out;
  wire p_level_in_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign out = s_level_out_d3;
  assign p_level_in_int = RXPOLARITY_IN;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized2_44
   (out,
    RXPOLARITY_IN_LANE1,
    gtwiz_userclk_rx_usrclk_out);
  output out;
  input RXPOLARITY_IN_LANE1;
  input gtwiz_userclk_rx_usrclk_out;

  wire gtwiz_userclk_rx_usrclk_out;
  wire p_level_in_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign out = s_level_out_d3;
  assign p_level_in_int = RXPOLARITY_IN_LANE1;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized2_45
   (out,
    RXPOLARITY_IN_LANE2,
    gtwiz_userclk_rx_usrclk_out);
  output out;
  input RXPOLARITY_IN_LANE2;
  input gtwiz_userclk_rx_usrclk_out;

  wire gtwiz_userclk_rx_usrclk_out;
  wire p_level_in_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign out = s_level_out_d3;
  assign p_level_in_int = RXPOLARITY_IN_LANE2;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized2_46
   (out,
    RXPOLARITY_IN_LANE3,
    gtwiz_userclk_rx_usrclk_out);
  output out;
  input RXPOLARITY_IN_LANE3;
  input gtwiz_userclk_rx_usrclk_out;

  wire gtwiz_userclk_rx_usrclk_out;
  wire p_level_in_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign out = s_level_out_d3;
  assign p_level_in_int = RXPOLARITY_IN_LANE3;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized3
   (cbcc_reset_cbstg2_rd_clk,
    full,
    s_level_out_d5_reg_0);
  input cbcc_reset_cbstg2_rd_clk;
  input full;
  input s_level_out_d5_reg_0;

  wire cbcc_reset_cbstg2_rd_clk;
  wire full;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  wire s_level_out_d5_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(full),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(cbcc_reset_cbstg2_rd_clk));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized3_62
   (out,
    cbcc_fifo_reset_rd_clk,
    overflow,
    s_level_out_d5_reg_0);
  output out;
  input cbcc_fifo_reset_rd_clk;
  input overflow;
  input s_level_out_d5_reg_0;

  wire cbcc_fifo_reset_rd_clk;
  wire overflow;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  wire s_level_out_d5_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign out = s_level_out_d5;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(overflow),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(cbcc_fifo_reset_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(cbcc_fifo_reset_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(cbcc_fifo_reset_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(cbcc_fifo_reset_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(cbcc_fifo_reset_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(cbcc_fifo_reset_rd_clk));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized3_64
   (rxchanisaligned1_out,
    cbcc_reset_cbstg2_rd_clk,
    full,
    s_level_out_d6_reg_0,
    empty);
  output rxchanisaligned1_out;
  input cbcc_reset_cbstg2_rd_clk;
  input full;
  input s_level_out_d6_reg_0;
  input empty;

  wire cbcc_reset_cbstg2_rd_clk;
  wire empty;
  wire full;
  wire rxchanisaligned1_out;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  wire s_level_out_d6_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  LUT2 #(
    .INIT(4'h1)) 
    rxchanisaligned_i_1
       (.I0(empty),
        .I1(s_level_out_d5),
        .O(rxchanisaligned1_out));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(full),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(cbcc_reset_cbstg2_rd_clk));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized3_67
   (out,
    cbcc_fifo_reset_rd_clk,
    overflow,
    s_level_out_d6_reg_0);
  output out;
  input cbcc_fifo_reset_rd_clk;
  input overflow;
  input s_level_out_d6_reg_0;

  wire cbcc_fifo_reset_rd_clk;
  wire overflow;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  wire s_level_out_d6_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign out = s_level_out_d5;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(overflow),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(cbcc_fifo_reset_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(cbcc_fifo_reset_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(cbcc_fifo_reset_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(cbcc_fifo_reset_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(cbcc_fifo_reset_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(cbcc_fifo_reset_rd_clk));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized3_70
   (cbcc_reset_cbstg2_rd_clk,
    full,
    s_level_out_d6_reg_0);
  input cbcc_reset_cbstg2_rd_clk;
  input full;
  input s_level_out_d6_reg_0;

  wire cbcc_reset_cbstg2_rd_clk;
  wire full;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  wire s_level_out_d6_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(full),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(cbcc_reset_cbstg2_rd_clk));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized3_73
   (out,
    cbcc_fifo_reset_rd_clk,
    overflow,
    s_level_out_d6_reg_0);
  output out;
  input cbcc_fifo_reset_rd_clk;
  input overflow;
  input s_level_out_d6_reg_0;

  wire cbcc_fifo_reset_rd_clk;
  wire overflow;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  wire s_level_out_d6_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign out = s_level_out_d5;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(overflow),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(cbcc_fifo_reset_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(cbcc_fifo_reset_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(cbcc_fifo_reset_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(cbcc_fifo_reset_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(cbcc_fifo_reset_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(cbcc_fifo_reset_rd_clk));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized3_82
   (cbcc_reset_cbstg2_rd_clk,
    full,
    s_level_out_d5_reg_0);
  input cbcc_reset_cbstg2_rd_clk;
  input full;
  input s_level_out_d5_reg_0;

  wire cbcc_reset_cbstg2_rd_clk;
  wire full;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  wire s_level_out_d5_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(full),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(cbcc_reset_cbstg2_rd_clk));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized3_85
   (out,
    cbcc_fifo_reset_rd_clk,
    overflow,
    s_level_out_d5_reg_0);
  output out;
  input cbcc_fifo_reset_rd_clk;
  input overflow;
  input s_level_out_d5_reg_0;

  wire cbcc_fifo_reset_rd_clk;
  wire overflow;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  wire s_level_out_d5_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign out = s_level_out_d5;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(overflow),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(cbcc_fifo_reset_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(cbcc_fifo_reset_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(cbcc_fifo_reset_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(cbcc_fifo_reset_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(cbcc_fifo_reset_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(cbcc_fifo_reset_rd_clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_common_logic_cbcc
   (in0,
    master_do_rd_en_i,
    cb_bit_err_i,
    all_vld_btf_flag_i,
    out,
    second_cb_write_failed_reg_0,
    second_cb_write_failed_reg_1,
    second_cb_write_failed_reg_2,
    any_vld_btf_lane3_i,
    any_vld_btf_i,
    any_vld_btf_lane1_i,
    any_vld_btf_lane2_i,
    cbcc_fifo_reset_wr_clk,
    all_start_cb_writes_out_reg_0,
    gtwiz_userclk_rx_usrclk_out,
    cbcc_fifo_reset_rd_clk,
    master_do_rd_en_out_reg_0,
    master_do_rd_en_out_reg_1,
    \first_cb_to_fifo_wr_window_reg[0]_0 ,
    \first_cb_to_fifo_wr_window_reg[0]_1 ,
    \first_cb_to_fifo_wr_window_reg[0]_2 ,
    \first_cb_to_fifo_wr_window_reg[0]_3 ,
    SR);
  output in0;
  output master_do_rd_en_i;
  output cb_bit_err_i;
  output all_vld_btf_flag_i;
  input out;
  input second_cb_write_failed_reg_0;
  input second_cb_write_failed_reg_1;
  input second_cb_write_failed_reg_2;
  input any_vld_btf_lane3_i;
  input any_vld_btf_i;
  input any_vld_btf_lane1_i;
  input any_vld_btf_lane2_i;
  input cbcc_fifo_reset_wr_clk;
  input all_start_cb_writes_out_reg_0;
  input gtwiz_userclk_rx_usrclk_out;
  input cbcc_fifo_reset_rd_clk;
  input master_do_rd_en_out_reg_0;
  input master_do_rd_en_out_reg_1;
  input \first_cb_to_fifo_wr_window_reg[0]_0 ;
  input \first_cb_to_fifo_wr_window_reg[0]_1 ;
  input \first_cb_to_fifo_wr_window_reg[0]_2 ;
  input \first_cb_to_fifo_wr_window_reg[0]_3 ;
  input [0:0]SR;

  wire [0:0]SR;
  wire all_start_cb_writes_out_reg_0;
  wire all_vld_btf_flag_i;
  wire all_vld_btf_out0__0;
  wire any_vld_btf_i;
  wire any_vld_btf_lane1_i;
  wire any_vld_btf_lane2_i;
  wire any_vld_btf_lane3_i;
  wire cb_bit_err_i;
  wire cb_bit_err_out0;
  wire cbcc_fifo_reset_rd_clk;
  wire cbcc_fifo_reset_wr_clk;
  wire first_cb_to_fifo_wr_window0;
  wire [3:0]first_cb_to_fifo_wr_window_reg;
  wire \first_cb_to_fifo_wr_window_reg[0]_0 ;
  wire \first_cb_to_fifo_wr_window_reg[0]_1 ;
  wire \first_cb_to_fifo_wr_window_reg[0]_2 ;
  wire \first_cb_to_fifo_wr_window_reg[0]_3 ;
  wire first_cb_write_failed;
  wire first_cb_write_failed_i_1_n_0;
  wire gtwiz_userclk_rx_usrclk_out;
  wire in0;
  wire master_do_rd_en_i;
  wire master_do_rd_en_out_reg_0;
  wire master_do_rd_en_out_reg_1;
  wire out;
  wire [3:0]p_0_in__25;
  wire second_cb_write_failed;
  wire second_cb_write_failed0__0;
  wire second_cb_write_failed_reg_0;
  wire second_cb_write_failed_reg_1;
  wire second_cb_write_failed_reg_2;

  FDRE all_start_cb_writes_out_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(all_start_cb_writes_out_reg_0),
        .Q(in0),
        .R(cbcc_fifo_reset_wr_clk));
  LUT4 #(
    .INIT(16'h8000)) 
    all_vld_btf_out0
       (.I0(any_vld_btf_lane3_i),
        .I1(any_vld_btf_i),
        .I2(any_vld_btf_lane1_i),
        .I3(any_vld_btf_lane2_i),
        .O(all_vld_btf_out0__0));
  FDRE all_vld_btf_out_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(all_vld_btf_out0__0),
        .Q(all_vld_btf_flag_i),
        .R(cbcc_fifo_reset_wr_clk));
  LUT2 #(
    .INIT(4'hE)) 
    cb_bit_err_out_i_1
       (.I0(first_cb_write_failed),
        .I1(second_cb_write_failed),
        .O(cb_bit_err_out0));
  FDRE cb_bit_err_out_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(cb_bit_err_out0),
        .Q(cb_bit_err_i),
        .R(cbcc_fifo_reset_wr_clk));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \first_cb_to_fifo_wr_window[0]_i_1 
       (.I0(first_cb_to_fifo_wr_window_reg[0]),
        .O(p_0_in__25[0]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \first_cb_to_fifo_wr_window[1]_i_1 
       (.I0(first_cb_to_fifo_wr_window_reg[0]),
        .I1(first_cb_to_fifo_wr_window_reg[1]),
        .O(p_0_in__25[1]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \first_cb_to_fifo_wr_window[2]_i_1 
       (.I0(first_cb_to_fifo_wr_window_reg[2]),
        .I1(first_cb_to_fifo_wr_window_reg[1]),
        .I2(first_cb_to_fifo_wr_window_reg[0]),
        .O(p_0_in__25[2]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \first_cb_to_fifo_wr_window[3]_i_2 
       (.I0(\first_cb_to_fifo_wr_window_reg[0]_0 ),
        .I1(\first_cb_to_fifo_wr_window_reg[0]_1 ),
        .I2(\first_cb_to_fifo_wr_window_reg[0]_2 ),
        .I3(\first_cb_to_fifo_wr_window_reg[0]_3 ),
        .O(first_cb_to_fifo_wr_window0));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \first_cb_to_fifo_wr_window[3]_i_3 
       (.I0(first_cb_to_fifo_wr_window_reg[3]),
        .I1(first_cb_to_fifo_wr_window_reg[0]),
        .I2(first_cb_to_fifo_wr_window_reg[1]),
        .I3(first_cb_to_fifo_wr_window_reg[2]),
        .O(p_0_in__25[3]));
  FDRE \first_cb_to_fifo_wr_window_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(first_cb_to_fifo_wr_window0),
        .D(p_0_in__25[0]),
        .Q(first_cb_to_fifo_wr_window_reg[0]),
        .R(SR));
  FDRE \first_cb_to_fifo_wr_window_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(first_cb_to_fifo_wr_window0),
        .D(p_0_in__25[1]),
        .Q(first_cb_to_fifo_wr_window_reg[1]),
        .R(SR));
  FDRE \first_cb_to_fifo_wr_window_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(first_cb_to_fifo_wr_window0),
        .D(p_0_in__25[2]),
        .Q(first_cb_to_fifo_wr_window_reg[2]),
        .R(SR));
  FDRE \first_cb_to_fifo_wr_window_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(first_cb_to_fifo_wr_window0),
        .D(p_0_in__25[3]),
        .Q(first_cb_to_fifo_wr_window_reg[3]),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFFFF80)) 
    first_cb_write_failed_i_1
       (.I0(first_cb_to_fifo_wr_window_reg[2]),
        .I1(first_cb_to_fifo_wr_window_reg[1]),
        .I2(first_cb_to_fifo_wr_window_reg[0]),
        .I3(first_cb_to_fifo_wr_window_reg[3]),
        .I4(first_cb_write_failed),
        .O(first_cb_write_failed_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    first_cb_write_failed_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(first_cb_write_failed_i_1_n_0),
        .Q(first_cb_write_failed),
        .R(cbcc_fifo_reset_wr_clk));
  FDRE master_do_rd_en_out_reg
       (.C(master_do_rd_en_out_reg_1),
        .CE(1'b1),
        .D(master_do_rd_en_out_reg_0),
        .Q(master_do_rd_en_i),
        .R(cbcc_fifo_reset_rd_clk));
  LUT4 #(
    .INIT(16'hFFFE)) 
    second_cb_write_failed0
       (.I0(out),
        .I1(second_cb_write_failed_reg_0),
        .I2(second_cb_write_failed_reg_1),
        .I3(second_cb_write_failed_reg_2),
        .O(second_cb_write_failed0__0));
  FDRE #(
    .INIT(1'b0)) 
    second_cb_write_failed_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(second_cb_write_failed0__0),
        .Q(second_cb_write_failed),
        .R(cbcc_fifo_reset_wr_clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_common_reset_cbcc
   (cbcc_fifo_reset_to_fifo_wr_clk,
    cbcc_fifo_reset_wr_clk,
    cbcc_fifo_reset_rd_clk,
    cbcc_only_reset_rd_clk,
    srst,
    cbcc_reset_cbstg2_rd_clk,
    SR,
    gtwiz_userclk_rx_usrclk_out,
    stg4_reg,
    stg1_aurora_64b66b_rx_0_cdc_to_reg,
    CHAN_BOND_RESET,
    EN_CHAN_SYNC,
    out,
    \first_cb_to_fifo_wr_window_reg[0] ,
    \first_cb_to_fifo_wr_window_reg[0]_0 ,
    \first_cb_to_fifo_wr_window_reg[0]_1 ,
    cb_bit_err_i);
  output cbcc_fifo_reset_to_fifo_wr_clk;
  output cbcc_fifo_reset_wr_clk;
  output cbcc_fifo_reset_rd_clk;
  output cbcc_only_reset_rd_clk;
  output srst;
  output cbcc_reset_cbstg2_rd_clk;
  output [0:0]SR;
  input gtwiz_userclk_rx_usrclk_out;
  input stg4_reg;
  input [0:0]stg1_aurora_64b66b_rx_0_cdc_to_reg;
  input CHAN_BOND_RESET;
  input EN_CHAN_SYNC;
  input out;
  input \first_cb_to_fifo_wr_window_reg[0] ;
  input \first_cb_to_fifo_wr_window_reg[0]_0 ;
  input \first_cb_to_fifo_wr_window_reg[0]_1 ;
  input cb_bit_err_i;

  wire CHAN_BOND_RESET;
  wire EN_CHAN_SYNC;
  wire [0:0]SR;
  wire [3:0]cb_bit_err_ext_cnt;
  wire \cb_bit_err_ext_cnt[0]_i_1_n_0 ;
  wire \cb_bit_err_ext_cnt[1]_i_1_n_0 ;
  wire \cb_bit_err_ext_cnt[2]_i_1_n_0 ;
  wire \cb_bit_err_ext_cnt[3]_i_1_n_0 ;
  wire cb_bit_err_i;
  wire cbc_rd_if_reset;
  wire cbc_wr_if_reset;
  wire cbcc_data_srst0;
  wire cbcc_fifo_reset_rd_clk;
  wire cbcc_fifo_reset_to_fifo_rd_clk;
  wire cbcc_fifo_reset_to_fifo_rd_clk_dlyd;
  wire cbcc_fifo_reset_to_fifo_wr_clk;
  wire cbcc_fifo_reset_to_fifo_wr_clk_dlyd;
  wire cbcc_fifo_reset_wr_clk;
  wire cbcc_only_reset_rd_clk;
  wire cbcc_reset_cbstg2_rd_clk;
  wire dbg_extend_srst0;
  wire [3:0]dbg_extend_srst_reg;
  wire dbg_srst_assert;
  wire dbg_srst_assert0;
  wire fifo_reset_comb;
  wire fifo_reset_comb_read_clk;
  wire fifo_reset_comb_user_clk;
  wire fifo_reset_comb_user_clk_int;
  wire fifo_reset_comb_user_clk_int_22q;
  wire fifo_reset_rd;
  wire fifo_reset_rd_i_1_n_0;
  wire \first_cb_to_fifo_wr_window_reg[0] ;
  wire \first_cb_to_fifo_wr_window_reg[0]_0 ;
  wire \first_cb_to_fifo_wr_window_reg[0]_1 ;
  wire gtwiz_userclk_rx_usrclk_out;
  wire out;
  wire [3:0]p_0_in__0;
  wire rd_stg1;
  wire reset_cbcc_comb;
  wire srst;
  wire [0:0]stg1_aurora_64b66b_rx_0_cdc_to_reg;
  wire stg4_reg;
  wire stg5;
  wire u_cdc_chan_bond_reset_n_0;
  wire u_rst_sync_reset_rd_clk_n_0;
  wire u_rst_sync_reset_to_fifo_rd_clk_n_1;
  wire u_rst_sync_reset_to_fifo_wr_clk_n_1;
  wire u_rst_sync_reset_wr_clk_n_0;
  wire u_rst_sync_rst_cbcc_rd_clk_n_1;

  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'hFFFF5554)) 
    \cb_bit_err_ext_cnt[0]_i_1 
       (.I0(cb_bit_err_ext_cnt[0]),
        .I1(cb_bit_err_ext_cnt[2]),
        .I2(cb_bit_err_ext_cnt[3]),
        .I3(cb_bit_err_ext_cnt[1]),
        .I4(cb_bit_err_i),
        .O(\cb_bit_err_ext_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'hFFFF9998)) 
    \cb_bit_err_ext_cnt[1]_i_1 
       (.I0(cb_bit_err_ext_cnt[0]),
        .I1(cb_bit_err_ext_cnt[1]),
        .I2(cb_bit_err_ext_cnt[2]),
        .I3(cb_bit_err_ext_cnt[3]),
        .I4(cb_bit_err_i),
        .O(\cb_bit_err_ext_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'hFFFFE1E0)) 
    \cb_bit_err_ext_cnt[2]_i_1 
       (.I0(cb_bit_err_ext_cnt[1]),
        .I1(cb_bit_err_ext_cnt[0]),
        .I2(cb_bit_err_ext_cnt[2]),
        .I3(cb_bit_err_ext_cnt[3]),
        .I4(cb_bit_err_i),
        .O(\cb_bit_err_ext_cnt[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'hFFFFFE00)) 
    \cb_bit_err_ext_cnt[3]_i_1 
       (.I0(cb_bit_err_ext_cnt[0]),
        .I1(cb_bit_err_ext_cnt[1]),
        .I2(cb_bit_err_ext_cnt[2]),
        .I3(cb_bit_err_ext_cnt[3]),
        .I4(cb_bit_err_i),
        .O(\cb_bit_err_ext_cnt[3]_i_1_n_0 ));
  FDRE \cb_bit_err_ext_cnt_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\cb_bit_err_ext_cnt[0]_i_1_n_0 ),
        .Q(cb_bit_err_ext_cnt[0]),
        .R(stg1_aurora_64b66b_rx_0_cdc_to_reg));
  FDRE \cb_bit_err_ext_cnt_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\cb_bit_err_ext_cnt[1]_i_1_n_0 ),
        .Q(cb_bit_err_ext_cnt[1]),
        .R(stg1_aurora_64b66b_rx_0_cdc_to_reg));
  FDRE \cb_bit_err_ext_cnt_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\cb_bit_err_ext_cnt[2]_i_1_n_0 ),
        .Q(cb_bit_err_ext_cnt[2]),
        .R(stg1_aurora_64b66b_rx_0_cdc_to_reg));
  FDRE \cb_bit_err_ext_cnt_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\cb_bit_err_ext_cnt[3]_i_1_n_0 ),
        .Q(cb_bit_err_ext_cnt[3]),
        .R(stg1_aurora_64b66b_rx_0_cdc_to_reg));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    cbc_rd_if_reset_reg
       (.C(stg4_reg),
        .CE(1'b1),
        .D(u_rst_sync_reset_to_fifo_rd_clk_n_1),
        .Q(cbc_rd_if_reset),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    cbc_wr_if_reset_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(u_rst_sync_reset_to_fifo_wr_clk_n_1),
        .Q(cbc_wr_if_reset),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hABBBFFFF)) 
    cbcc_data_srst_i_1
       (.I0(dbg_srst_assert),
        .I1(dbg_extend_srst_reg[2]),
        .I2(dbg_extend_srst_reg[1]),
        .I3(dbg_extend_srst_reg[0]),
        .I4(dbg_extend_srst_reg[3]),
        .O(cbcc_data_srst0));
  FDRE #(
    .INIT(1'b0)) 
    cbcc_data_srst_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(cbcc_data_srst0),
        .Q(srst),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    cbcc_fifo_reset_rd_clk_reg
       (.C(stg4_reg),
        .CE(1'b1),
        .D(u_rst_sync_reset_rd_clk_n_0),
        .Q(cbcc_fifo_reset_rd_clk),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    cbcc_fifo_reset_to_fifo_rd_clk_dlyd_reg
       (.C(stg4_reg),
        .CE(1'b1),
        .D(cbcc_fifo_reset_to_fifo_rd_clk),
        .Q(cbcc_fifo_reset_to_fifo_rd_clk_dlyd),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    cbcc_fifo_reset_to_fifo_wr_clk_dlyd_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(cbcc_fifo_reset_to_fifo_wr_clk),
        .Q(cbcc_fifo_reset_to_fifo_wr_clk_dlyd),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    cbcc_fifo_reset_wr_clk_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(u_rst_sync_reset_wr_clk_n_0),
        .Q(cbcc_fifo_reset_wr_clk),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE cbcc_reset_cbstg2_rd_clk_reg
       (.C(stg4_reg),
        .CE(1'b1),
        .D(u_rst_sync_rst_cbcc_rd_clk_n_1),
        .Q(cbcc_reset_cbstg2_rd_clk),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \dbg_extend_srst[0]_i_1 
       (.I0(dbg_extend_srst_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dbg_extend_srst[1]_i_1 
       (.I0(dbg_extend_srst_reg[0]),
        .I1(dbg_extend_srst_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \dbg_extend_srst[2]_i_1 
       (.I0(dbg_extend_srst_reg[2]),
        .I1(dbg_extend_srst_reg[1]),
        .I2(dbg_extend_srst_reg[0]),
        .O(p_0_in__0[2]));
  LUT4 #(
    .INIT(16'h557F)) 
    \dbg_extend_srst[3]_i_1 
       (.I0(dbg_extend_srst_reg[3]),
        .I1(dbg_extend_srst_reg[0]),
        .I2(dbg_extend_srst_reg[1]),
        .I3(dbg_extend_srst_reg[2]),
        .O(dbg_extend_srst0));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \dbg_extend_srst[3]_i_2 
       (.I0(dbg_extend_srst_reg[3]),
        .I1(dbg_extend_srst_reg[0]),
        .I2(dbg_extend_srst_reg[1]),
        .I3(dbg_extend_srst_reg[2]),
        .O(p_0_in__0[3]));
  FDRE #(
    .INIT(1'b1)) 
    \dbg_extend_srst_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(dbg_extend_srst0),
        .D(p_0_in__0[0]),
        .Q(dbg_extend_srst_reg[0]),
        .R(dbg_srst_assert));
  FDRE #(
    .INIT(1'b1)) 
    \dbg_extend_srst_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(dbg_extend_srst0),
        .D(p_0_in__0[1]),
        .Q(dbg_extend_srst_reg[1]),
        .R(dbg_srst_assert));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_extend_srst_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(dbg_extend_srst0),
        .D(p_0_in__0[2]),
        .Q(dbg_extend_srst_reg[2]),
        .R(dbg_srst_assert));
  FDRE #(
    .INIT(1'b1)) 
    \dbg_extend_srst_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(dbg_extend_srst0),
        .D(p_0_in__0[3]),
        .Q(dbg_extend_srst_reg[3]),
        .R(dbg_srst_assert));
  FDRE #(
    .INIT(1'b0)) 
    dbg_srst_assert_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(dbg_srst_assert0),
        .Q(dbg_srst_assert),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    fifo_reset_comb_user_clk_int_22q_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(fifo_reset_comb_user_clk_int),
        .Q(fifo_reset_comb_user_clk_int_22q),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    fifo_reset_rd_i_1
       (.I0(fifo_reset_rd),
        .I1(EN_CHAN_SYNC),
        .O(fifo_reset_rd_i_1_n_0));
  FDSE #(
    .INIT(1'b1)) 
    fifo_reset_rd_reg
       (.C(stg4_reg),
        .CE(1'b1),
        .D(fifo_reset_rd_i_1_n_0),
        .Q(fifo_reset_rd),
        .S(cbcc_reset_cbstg2_rd_clk));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \first_cb_to_fifo_wr_window[3]_i_1 
       (.I0(cbcc_fifo_reset_wr_clk),
        .I1(out),
        .I2(\first_cb_to_fifo_wr_window_reg[0] ),
        .I3(\first_cb_to_fifo_wr_window_reg[0]_0 ),
        .I4(\first_cb_to_fifo_wr_window_reg[0]_1 ),
        .O(SR));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    rd_stg1_reg
       (.C(stg4_reg),
        .CE(1'b1),
        .D(stg5),
        .Q(rd_stg1),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    reset_cbcc_comb_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(u_cdc_chan_bond_reset_n_0),
        .Q(reset_cbcc_comb),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized0_53 u_cdc_chan_bond_reset
       (.CHAN_BOND_RESET(CHAN_BOND_RESET),
        .Q(cb_bit_err_ext_cnt),
        .\cb_bit_err_ext_cnt_reg[3] (u_cdc_chan_bond_reset_n_0),
        .gtwiz_userclk_rx_usrclk_out(gtwiz_userclk_rx_usrclk_out),
        .reset_cbcc_comb_reg(stg1_aurora_64b66b_rx_0_cdc_to_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_54 u_rst_sync_cbcc_fifo_reset_rd_clk
       (.in0(fifo_reset_comb_user_clk),
        .stg5_reg_0(fifo_reset_comb_read_clk),
        .stg5_reg_1(stg4_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_55 u_rst_sync_cbcc_only_reset_rd_clk
       (.cbcc_only_reset_rd_clk(cbcc_only_reset_rd_clk),
        .stg1_aurora_64b66b_rx_0_cdc_to_reg_0(stg1_aurora_64b66b_rx_0_cdc_to_reg),
        .stg5_reg_0(stg4_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized3 u_rst_sync_fifo_reset_comb_user_clk_in
       (.dbg_srst_assert0(dbg_srst_assert0),
        .dbg_srst_assert_reg(fifo_reset_comb_user_clk_int_22q),
        .fifo_reset_comb_user_clk_int(fifo_reset_comb_user_clk_int),
        .gtwiz_userclk_rx_usrclk_out(gtwiz_userclk_rx_usrclk_out),
        .in0(fifo_reset_comb_user_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized2 u_rst_sync_fifo_reset_user_clk
       (.gtwiz_userclk_rx_usrclk_out(gtwiz_userclk_rx_usrclk_out),
        .in0(fifo_reset_comb_user_clk),
        .stg1_aurora_64b66b_rx_0_cdc_to_reg_0(fifo_reset_comb));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_56 u_rst_sync_r_sync3
       (.gtwiz_userclk_rx_usrclk_out(gtwiz_userclk_rx_usrclk_out),
        .in0(fifo_reset_rd),
        .stg1_aurora_64b66b_rx_0_cdc_to_reg_0(reset_cbcc_comb),
        .stg5_reg_0(fifo_reset_comb));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_57 u_rst_sync_reset_rd_clk
       (.in0(cbc_rd_if_reset),
        .stg3_reg_0(u_rst_sync_reset_rd_clk_n_0),
        .stg3_reg_1(stg4_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized5 u_rst_sync_reset_to_fifo_rd_clk
       (.cbcc_fifo_reset_to_fifo_rd_clk(cbcc_fifo_reset_to_fifo_rd_clk),
        .cbcc_fifo_reset_to_fifo_rd_clk_dlyd(cbcc_fifo_reset_to_fifo_rd_clk_dlyd),
        .cbcc_fifo_reset_to_fifo_rd_clk_dlyd_reg(u_rst_sync_reset_to_fifo_rd_clk_n_1),
        .in0(cbc_rd_if_reset),
        .stg1_aurora_64b66b_rx_0_cdc_to_reg_0(fifo_reset_comb_read_clk),
        .stg31_reg_0(stg4_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized4 u_rst_sync_reset_to_fifo_wr_clk
       (.cbc_wr_if_reset_reg(fifo_reset_comb_user_clk),
        .cbcc_fifo_reset_to_fifo_wr_clk(cbcc_fifo_reset_to_fifo_wr_clk),
        .cbcc_fifo_reset_to_fifo_wr_clk_dlyd(cbcc_fifo_reset_to_fifo_wr_clk_dlyd),
        .cbcc_fifo_reset_to_fifo_wr_clk_dlyd_reg(u_rst_sync_reset_to_fifo_wr_clk_n_1),
        .gtwiz_userclk_rx_usrclk_out(gtwiz_userclk_rx_usrclk_out),
        .in0(cbc_wr_if_reset),
        .stg1_aurora_64b66b_rx_0_cdc_to_reg_0(fifo_reset_comb_user_clk_int_22q));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_58 u_rst_sync_reset_wr_clk
       (.gtwiz_userclk_rx_usrclk_out(gtwiz_userclk_rx_usrclk_out),
        .in0(cbc_wr_if_reset),
        .stg3_reg_0(u_rst_sync_reset_wr_clk_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_59 u_rst_sync_rst_cbcc_rd_clk
       (.rd_stg1(rd_stg1),
        .rd_stg1_reg(u_rst_sync_rst_cbcc_rd_clk_n_1),
        .stg1_aurora_64b66b_rx_0_cdc_to_reg_0(reset_cbcc_comb),
        .stg4_reg_0(stg4_reg),
        .stg5(stg5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_core
   (rx_lane_up,
    init_clk_0,
    s_axi_bvalid,
    s_axi_rvalid,
    s_axi_bvalid_lane1,
    s_axi_rvalid_lane1,
    s_axi_bvalid_lane2,
    s_axi_rvalid_lane2,
    s_axi_bvalid_lane3,
    s_axi_rvalid_lane3,
    rx_channel_up,
    sys_reset_out,
    link_reset_out,
    gt_to_common_qpllreset_out,
    gt_powergood,
    tx_out_clk,
    gt_pll_lock,
    s_axi_rdata,
    s_axi_rdata_lane1,
    s_axi_rdata_lane2,
    s_axi_rdata_lane3,
    s_axi_awready,
    s_axi_arready,
    s_axi_awready_lane1,
    s_axi_arready_lane1,
    s_axi_awready_lane2,
    s_axi_arready_lane2,
    s_axi_awready_lane3,
    s_axi_arready_lane3,
    s_axi_wready,
    s_axi_wready_lane1,
    s_axi_wready_lane2,
    s_axi_wready_lane3,
    rx_hard_err,
    m_axi_rx_tdata,
    m_axi_rx_tkeep,
    m_axi_rx_tvalid,
    m_axi_rx_tlast,
    rx_soft_err,
    reset2fc,
    m_axi_rx_tlast_reg,
    init_clk,
    power_down,
    sysreset_from_support,
    gt_qplllock_quad1_out,
    pma_init_r_reg_0,
    gt_refclk1_out,
    rxn,
    rxp,
    gt_qpllclk_quad1_out,
    gt_qpllrefclk_quad1_out,
    gt_rxcdrovrden_in,
    s_axi_arvalid,
    s_axi_arvalid_lane1,
    s_axi_arvalid_lane2,
    s_axi_arvalid_lane3,
    s_axi_awvalid,
    s_axi_awaddr,
    s_axi_araddr,
    s_axi_wvalid,
    s_axi_wdata,
    s_axi_awvalid_lane1,
    s_axi_awaddr_lane1,
    s_axi_araddr_lane1,
    s_axi_wvalid_lane1,
    s_axi_wdata_lane1,
    s_axi_awvalid_lane2,
    s_axi_awaddr_lane2,
    s_axi_araddr_lane2,
    s_axi_wvalid_lane2,
    s_axi_wdata_lane2,
    s_axi_awvalid_lane3,
    s_axi_awaddr_lane3,
    s_axi_araddr_lane3,
    s_axi_wvalid_lane3,
    s_axi_wdata_lane3,
    s_axi_rready,
    s_axi_bready,
    s_axi_bready_lane1,
    s_axi_rready_lane1,
    s_axi_bready_lane2,
    s_axi_rready_lane2,
    s_axi_bready_lane3,
    s_axi_rready_lane3,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3);
  output [0:3]rx_lane_up;
  output init_clk_0;
  output s_axi_bvalid;
  output s_axi_rvalid;
  output s_axi_bvalid_lane1;
  output s_axi_rvalid_lane1;
  output s_axi_bvalid_lane2;
  output s_axi_rvalid_lane2;
  output s_axi_bvalid_lane3;
  output s_axi_rvalid_lane3;
  output rx_channel_up;
  output sys_reset_out;
  output link_reset_out;
  output gt_to_common_qpllreset_out;
  output [3:0]gt_powergood;
  output tx_out_clk;
  output gt_pll_lock;
  output [15:0]s_axi_rdata;
  output [15:0]s_axi_rdata_lane1;
  output [15:0]s_axi_rdata_lane2;
  output [15:0]s_axi_rdata_lane3;
  output s_axi_awready;
  output s_axi_arready;
  output s_axi_awready_lane1;
  output s_axi_arready_lane1;
  output s_axi_awready_lane2;
  output s_axi_arready_lane2;
  output s_axi_awready_lane3;
  output s_axi_arready_lane3;
  output s_axi_wready;
  output s_axi_wready_lane1;
  output s_axi_wready_lane2;
  output s_axi_wready_lane3;
  output rx_hard_err;
  output [0:255]m_axi_rx_tdata;
  output [0:31]m_axi_rx_tkeep;
  output m_axi_rx_tvalid;
  output m_axi_rx_tlast;
  output rx_soft_err;
  output reset2fc;
  input m_axi_rx_tlast_reg;
  input init_clk;
  input power_down;
  input sysreset_from_support;
  input gt_qplllock_quad1_out;
  input pma_init_r_reg_0;
  input gt_refclk1_out;
  input [0:3]rxn;
  input [0:3]rxp;
  input gt_qpllclk_quad1_out;
  input gt_qpllrefclk_quad1_out;
  input gt_rxcdrovrden_in;
  input s_axi_arvalid;
  input s_axi_arvalid_lane1;
  input s_axi_arvalid_lane2;
  input s_axi_arvalid_lane3;
  input s_axi_awvalid;
  input [9:0]s_axi_awaddr;
  input [9:0]s_axi_araddr;
  input s_axi_wvalid;
  input [15:0]s_axi_wdata;
  input s_axi_awvalid_lane1;
  input [9:0]s_axi_awaddr_lane1;
  input [9:0]s_axi_araddr_lane1;
  input s_axi_wvalid_lane1;
  input [15:0]s_axi_wdata_lane1;
  input s_axi_awvalid_lane2;
  input [9:0]s_axi_awaddr_lane2;
  input [9:0]s_axi_araddr_lane2;
  input s_axi_wvalid_lane2;
  input [15:0]s_axi_wdata_lane2;
  input s_axi_awvalid_lane3;
  input [9:0]s_axi_awaddr_lane3;
  input [9:0]s_axi_araddr_lane3;
  input s_axi_wvalid_lane3;
  input [15:0]s_axi_wdata_lane3;
  input s_axi_rready;
  input s_axi_bready;
  input s_axi_bready_lane1;
  input s_axi_rready_lane1;
  input s_axi_bready_lane2;
  input s_axi_rready_lane2;
  input s_axi_bready_lane3;
  input s_axi_rready_lane3;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;

  wire RESET2FC_i;
  wire RESET2FC_ii__0;
  wire RESET2FC_lane1_i;
  wire RESET2FC_lane2_i;
  wire RESET2FC_lane3_i;
  wire RX_BUF_ERR0_n_0;
  wire aurora_64b66b_rx_0_wrapper_i_n_0;
  wire aurora_64b66b_rx_0_wrapper_i_n_100;
  wire aurora_64b66b_rx_0_wrapper_i_n_101;
  wire aurora_64b66b_rx_0_wrapper_i_n_102;
  wire aurora_64b66b_rx_0_wrapper_i_n_103;
  wire aurora_64b66b_rx_0_wrapper_i_n_104;
  wire aurora_64b66b_rx_0_wrapper_i_n_105;
  wire aurora_64b66b_rx_0_wrapper_i_n_106;
  wire aurora_64b66b_rx_0_wrapper_i_n_107;
  wire aurora_64b66b_rx_0_wrapper_i_n_108;
  wire aurora_64b66b_rx_0_wrapper_i_n_109;
  wire aurora_64b66b_rx_0_wrapper_i_n_110;
  wire aurora_64b66b_rx_0_wrapper_i_n_111;
  wire aurora_64b66b_rx_0_wrapper_i_n_112;
  wire aurora_64b66b_rx_0_wrapper_i_n_113;
  wire aurora_64b66b_rx_0_wrapper_i_n_114;
  wire aurora_64b66b_rx_0_wrapper_i_n_115;
  wire aurora_64b66b_rx_0_wrapper_i_n_116;
  wire aurora_64b66b_rx_0_wrapper_i_n_117;
  wire aurora_64b66b_rx_0_wrapper_i_n_118;
  wire aurora_64b66b_rx_0_wrapper_i_n_119;
  wire aurora_64b66b_rx_0_wrapper_i_n_120;
  wire aurora_64b66b_rx_0_wrapper_i_n_121;
  wire aurora_64b66b_rx_0_wrapper_i_n_122;
  wire aurora_64b66b_rx_0_wrapper_i_n_123;
  wire aurora_64b66b_rx_0_wrapper_i_n_124;
  wire aurora_64b66b_rx_0_wrapper_i_n_125;
  wire aurora_64b66b_rx_0_wrapper_i_n_126;
  wire aurora_64b66b_rx_0_wrapper_i_n_127;
  wire aurora_64b66b_rx_0_wrapper_i_n_128;
  wire aurora_64b66b_rx_0_wrapper_i_n_129;
  wire aurora_64b66b_rx_0_wrapper_i_n_130;
  wire aurora_64b66b_rx_0_wrapper_i_n_131;
  wire aurora_64b66b_rx_0_wrapper_i_n_132;
  wire aurora_64b66b_rx_0_wrapper_i_n_133;
  wire aurora_64b66b_rx_0_wrapper_i_n_134;
  wire aurora_64b66b_rx_0_wrapper_i_n_135;
  wire aurora_64b66b_rx_0_wrapper_i_n_136;
  wire aurora_64b66b_rx_0_wrapper_i_n_137;
  wire aurora_64b66b_rx_0_wrapper_i_n_138;
  wire aurora_64b66b_rx_0_wrapper_i_n_139;
  wire aurora_64b66b_rx_0_wrapper_i_n_140;
  wire aurora_64b66b_rx_0_wrapper_i_n_141;
  wire aurora_64b66b_rx_0_wrapper_i_n_142;
  wire aurora_64b66b_rx_0_wrapper_i_n_143;
  wire aurora_64b66b_rx_0_wrapper_i_n_144;
  wire aurora_64b66b_rx_0_wrapper_i_n_145;
  wire aurora_64b66b_rx_0_wrapper_i_n_146;
  wire aurora_64b66b_rx_0_wrapper_i_n_171;
  wire aurora_64b66b_rx_0_wrapper_i_n_172;
  wire aurora_64b66b_rx_0_wrapper_i_n_173;
  wire aurora_64b66b_rx_0_wrapper_i_n_174;
  wire aurora_64b66b_rx_0_wrapper_i_n_175;
  wire aurora_64b66b_rx_0_wrapper_i_n_176;
  wire aurora_64b66b_rx_0_wrapper_i_n_177;
  wire aurora_64b66b_rx_0_wrapper_i_n_178;
  wire aurora_64b66b_rx_0_wrapper_i_n_179;
  wire aurora_64b66b_rx_0_wrapper_i_n_180;
  wire aurora_64b66b_rx_0_wrapper_i_n_181;
  wire aurora_64b66b_rx_0_wrapper_i_n_182;
  wire aurora_64b66b_rx_0_wrapper_i_n_183;
  wire aurora_64b66b_rx_0_wrapper_i_n_184;
  wire aurora_64b66b_rx_0_wrapper_i_n_185;
  wire aurora_64b66b_rx_0_wrapper_i_n_186;
  wire aurora_64b66b_rx_0_wrapper_i_n_187;
  wire aurora_64b66b_rx_0_wrapper_i_n_188;
  wire aurora_64b66b_rx_0_wrapper_i_n_189;
  wire aurora_64b66b_rx_0_wrapper_i_n_190;
  wire aurora_64b66b_rx_0_wrapper_i_n_191;
  wire aurora_64b66b_rx_0_wrapper_i_n_192;
  wire aurora_64b66b_rx_0_wrapper_i_n_193;
  wire aurora_64b66b_rx_0_wrapper_i_n_194;
  wire aurora_64b66b_rx_0_wrapper_i_n_195;
  wire aurora_64b66b_rx_0_wrapper_i_n_196;
  wire aurora_64b66b_rx_0_wrapper_i_n_197;
  wire aurora_64b66b_rx_0_wrapper_i_n_198;
  wire aurora_64b66b_rx_0_wrapper_i_n_199;
  wire aurora_64b66b_rx_0_wrapper_i_n_200;
  wire aurora_64b66b_rx_0_wrapper_i_n_201;
  wire aurora_64b66b_rx_0_wrapper_i_n_202;
  wire aurora_64b66b_rx_0_wrapper_i_n_203;
  wire aurora_64b66b_rx_0_wrapper_i_n_204;
  wire aurora_64b66b_rx_0_wrapper_i_n_205;
  wire aurora_64b66b_rx_0_wrapper_i_n_206;
  wire aurora_64b66b_rx_0_wrapper_i_n_207;
  wire aurora_64b66b_rx_0_wrapper_i_n_208;
  wire aurora_64b66b_rx_0_wrapper_i_n_209;
  wire aurora_64b66b_rx_0_wrapper_i_n_210;
  wire aurora_64b66b_rx_0_wrapper_i_n_211;
  wire aurora_64b66b_rx_0_wrapper_i_n_212;
  wire aurora_64b66b_rx_0_wrapper_i_n_213;
  wire aurora_64b66b_rx_0_wrapper_i_n_214;
  wire aurora_64b66b_rx_0_wrapper_i_n_215;
  wire aurora_64b66b_rx_0_wrapper_i_n_216;
  wire aurora_64b66b_rx_0_wrapper_i_n_217;
  wire aurora_64b66b_rx_0_wrapper_i_n_218;
  wire aurora_64b66b_rx_0_wrapper_i_n_239;
  wire aurora_64b66b_rx_0_wrapper_i_n_240;
  wire aurora_64b66b_rx_0_wrapper_i_n_241;
  wire aurora_64b66b_rx_0_wrapper_i_n_242;
  wire aurora_64b66b_rx_0_wrapper_i_n_243;
  wire aurora_64b66b_rx_0_wrapper_i_n_244;
  wire aurora_64b66b_rx_0_wrapper_i_n_245;
  wire aurora_64b66b_rx_0_wrapper_i_n_246;
  wire aurora_64b66b_rx_0_wrapper_i_n_247;
  wire aurora_64b66b_rx_0_wrapper_i_n_248;
  wire aurora_64b66b_rx_0_wrapper_i_n_249;
  wire aurora_64b66b_rx_0_wrapper_i_n_250;
  wire aurora_64b66b_rx_0_wrapper_i_n_251;
  wire aurora_64b66b_rx_0_wrapper_i_n_252;
  wire aurora_64b66b_rx_0_wrapper_i_n_253;
  wire aurora_64b66b_rx_0_wrapper_i_n_254;
  wire aurora_64b66b_rx_0_wrapper_i_n_255;
  wire aurora_64b66b_rx_0_wrapper_i_n_256;
  wire aurora_64b66b_rx_0_wrapper_i_n_257;
  wire aurora_64b66b_rx_0_wrapper_i_n_258;
  wire aurora_64b66b_rx_0_wrapper_i_n_259;
  wire aurora_64b66b_rx_0_wrapper_i_n_260;
  wire aurora_64b66b_rx_0_wrapper_i_n_261;
  wire aurora_64b66b_rx_0_wrapper_i_n_262;
  wire aurora_64b66b_rx_0_wrapper_i_n_263;
  wire aurora_64b66b_rx_0_wrapper_i_n_264;
  wire aurora_64b66b_rx_0_wrapper_i_n_265;
  wire aurora_64b66b_rx_0_wrapper_i_n_266;
  wire aurora_64b66b_rx_0_wrapper_i_n_267;
  wire aurora_64b66b_rx_0_wrapper_i_n_268;
  wire aurora_64b66b_rx_0_wrapper_i_n_269;
  wire aurora_64b66b_rx_0_wrapper_i_n_270;
  wire aurora_64b66b_rx_0_wrapper_i_n_271;
  wire aurora_64b66b_rx_0_wrapper_i_n_272;
  wire aurora_64b66b_rx_0_wrapper_i_n_273;
  wire aurora_64b66b_rx_0_wrapper_i_n_274;
  wire aurora_64b66b_rx_0_wrapper_i_n_275;
  wire aurora_64b66b_rx_0_wrapper_i_n_276;
  wire aurora_64b66b_rx_0_wrapper_i_n_277;
  wire aurora_64b66b_rx_0_wrapper_i_n_278;
  wire aurora_64b66b_rx_0_wrapper_i_n_279;
  wire aurora_64b66b_rx_0_wrapper_i_n_280;
  wire aurora_64b66b_rx_0_wrapper_i_n_281;
  wire aurora_64b66b_rx_0_wrapper_i_n_282;
  wire aurora_64b66b_rx_0_wrapper_i_n_283;
  wire aurora_64b66b_rx_0_wrapper_i_n_284;
  wire aurora_64b66b_rx_0_wrapper_i_n_285;
  wire aurora_64b66b_rx_0_wrapper_i_n_286;
  wire aurora_64b66b_rx_0_wrapper_i_n_305;
  wire aurora_64b66b_rx_0_wrapper_i_n_306;
  wire aurora_64b66b_rx_0_wrapper_i_n_307;
  wire aurora_64b66b_rx_0_wrapper_i_n_308;
  wire aurora_64b66b_rx_0_wrapper_i_n_309;
  wire aurora_64b66b_rx_0_wrapper_i_n_310;
  wire aurora_64b66b_rx_0_wrapper_i_n_311;
  wire aurora_64b66b_rx_0_wrapper_i_n_312;
  wire aurora_64b66b_rx_0_wrapper_i_n_313;
  wire aurora_64b66b_rx_0_wrapper_i_n_314;
  wire aurora_64b66b_rx_0_wrapper_i_n_315;
  wire aurora_64b66b_rx_0_wrapper_i_n_316;
  wire aurora_64b66b_rx_0_wrapper_i_n_317;
  wire aurora_64b66b_rx_0_wrapper_i_n_318;
  wire aurora_64b66b_rx_0_wrapper_i_n_319;
  wire aurora_64b66b_rx_0_wrapper_i_n_320;
  wire aurora_64b66b_rx_0_wrapper_i_n_321;
  wire aurora_64b66b_rx_0_wrapper_i_n_322;
  wire aurora_64b66b_rx_0_wrapper_i_n_323;
  wire aurora_64b66b_rx_0_wrapper_i_n_324;
  wire aurora_64b66b_rx_0_wrapper_i_n_325;
  wire aurora_64b66b_rx_0_wrapper_i_n_326;
  wire aurora_64b66b_rx_0_wrapper_i_n_327;
  wire aurora_64b66b_rx_0_wrapper_i_n_328;
  wire aurora_64b66b_rx_0_wrapper_i_n_329;
  wire aurora_64b66b_rx_0_wrapper_i_n_330;
  wire aurora_64b66b_rx_0_wrapper_i_n_331;
  wire aurora_64b66b_rx_0_wrapper_i_n_332;
  wire aurora_64b66b_rx_0_wrapper_i_n_333;
  wire aurora_64b66b_rx_0_wrapper_i_n_334;
  wire aurora_64b66b_rx_0_wrapper_i_n_335;
  wire aurora_64b66b_rx_0_wrapper_i_n_336;
  wire aurora_64b66b_rx_0_wrapper_i_n_337;
  wire aurora_64b66b_rx_0_wrapper_i_n_338;
  wire aurora_64b66b_rx_0_wrapper_i_n_339;
  wire aurora_64b66b_rx_0_wrapper_i_n_340;
  wire aurora_64b66b_rx_0_wrapper_i_n_341;
  wire aurora_64b66b_rx_0_wrapper_i_n_342;
  wire aurora_64b66b_rx_0_wrapper_i_n_343;
  wire aurora_64b66b_rx_0_wrapper_i_n_344;
  wire aurora_64b66b_rx_0_wrapper_i_n_345;
  wire aurora_64b66b_rx_0_wrapper_i_n_346;
  wire aurora_64b66b_rx_0_wrapper_i_n_347;
  wire aurora_64b66b_rx_0_wrapper_i_n_348;
  wire aurora_64b66b_rx_0_wrapper_i_n_349;
  wire aurora_64b66b_rx_0_wrapper_i_n_350;
  wire aurora_64b66b_rx_0_wrapper_i_n_351;
  wire aurora_64b66b_rx_0_wrapper_i_n_352;
  wire aurora_64b66b_rx_0_wrapper_i_n_365;
  wire aurora_64b66b_rx_0_wrapper_i_n_367;
  wire aurora_64b66b_rx_0_wrapper_i_n_369;
  wire aurora_64b66b_rx_0_wrapper_i_n_371;
  wire aurora_64b66b_rx_0_wrapper_i_n_4;
  wire aurora_64b66b_rx_0_wrapper_i_n_5;
  wire aurora_64b66b_rx_0_wrapper_i_n_6;
  wire aurora_64b66b_rx_0_wrapper_i_n_7;
  wire aurora_64b66b_rx_0_wrapper_i_n_99;
  wire [15:0]\cbcc_gtx0_i/p_0_in ;
  wire [15:0]\cbcc_gtx0_lane1_i/p_0_in ;
  wire [15:0]\cbcc_gtx0_lane2_i/p_0_in ;
  wire [15:0]\cbcc_gtx0_lane3_i/p_0_in ;
  wire [0:3]ch_bond_done_i;
  wire chan_bond_reset_i;
  wire check_polarity_i_0;
  wire check_polarity_i_1;
  wire check_polarity_i_2;
  wire check_polarity_i_3;
  wire [9:0]drpaddr_in_i;
  wire [9:0]drpaddr_in_lane1_i;
  wire [9:0]drpaddr_in_lane2_i;
  wire [9:0]drpaddr_in_lane3_i;
  wire [15:0]drpdi_in_i;
  wire [15:0]drpdi_in_lane1_i;
  wire [15:0]drpdi_in_lane2_i;
  wire [15:0]drpdi_in_lane3_i;
  wire [15:0]drpdo_out_i;
  wire [15:0]drpdo_out_lane1_i;
  wire [15:0]drpdo_out_lane2_i;
  wire [15:0]drpdo_out_lane3_i;
  wire drpen_in_i;
  wire drpen_in_lane1_i;
  wire drpen_in_lane2_i;
  wire drpen_in_lane3_i;
  wire drprdy_out_i;
  wire drprdy_out_lane1_i;
  wire drprdy_out_lane2_i;
  wire drprdy_out_lane3_i;
  wire drpwe_in_i;
  wire drpwe_in_lane1_i;
  wire drpwe_in_lane2_i;
  wire drpwe_in_lane3_i;
  wire en_chan_sync_rx;
  wire fsm_resetdone;
  wire got_cc_i_3;
  wire gt_pll_lock;
  wire [3:0]gt_powergood;
  wire gt_qpllclk_quad1_out;
  wire gt_qplllock_quad1_out;
  wire gt_qpllrefclk_quad1_out;
  wire gt_refclk1_out;
  wire gt_rxcdrovrden_in;
  wire gt_to_common_qpllreset_out;
  wire [3:0]hld_polarity_i;
  wire [3:0]in_polarity_i;
  wire init_clk;
  wire init_clk_0;
  wire link_reset_out;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire [0:255]m_axi_rx_tdata;
  wire [0:31]m_axi_rx_tkeep;
  wire m_axi_rx_tlast;
  wire m_axi_rx_tlast_reg;
  wire m_axi_rx_tvalid;
  wire pma_init_r;
  wire pma_init_r_reg_0;
  wire [3:0]polarity_val_i;
  wire power_down;
  wire [33:3]raw_data_c;
  wire [0:0]remote_ready_i;
  wire reset2fc;
  wire reset_lanes_i;
  wire rst_drp;
  wire rst_drp_i_1_n_0;
  wire rx_channel_up;
  wire rx_elastic_buf_err;
  wire rx_hard_err;
  wire [0:3]rx_hard_err_i;
  wire rx_header_1_i_0;
  wire rx_header_1_i_1;
  wire rx_header_1_i_2;
  wire rx_header_1_i_3;
  wire rx_header_err_i_0;
  wire rx_header_err_i_1;
  wire rx_header_err_i_2;
  wire rx_header_err_i_3;
  wire rx_keep_dec_lane_10;
  wire rx_keep_dec_lane_20;
  wire rx_keep_dec_lane_30;
  wire [0:3]rx_lane_up;
  wire rx_lossofsync_i_0;
  wire rx_lossofsync_i_1;
  wire rx_lossofsync_i_2;
  wire rx_lossofsync_i_3;
  wire [0:255]rx_pe_data_i;
  wire [0:3]rx_pe_data_v_i;
  wire rx_polarity_i_0;
  wire rx_polarity_i_1;
  wire rx_polarity_i_2;
  wire rx_polarity_i_3;
  wire rx_reset_i_0;
  wire rx_reset_i_1;
  wire rx_reset_i_2;
  wire rx_reset_i_3;
  wire [0:3]rx_sep7_i;
  wire [0:3]rx_sep_i;
  wire rx_soft_err;
  wire rx_soft_err0;
  wire [0:3]rx_soft_err_i;
  wire [1:0]rxbuferr_out_i;
  wire [1:0]rxbuferr_out_lane1_i;
  wire rxdatavalid_to_lanes_i;
  wire [3:3]rxdatavalid_to_ll_i;
  wire [0:3]rxn;
  wire [0:3]rxp;
  wire [9:0]s_axi_araddr;
  wire [9:0]s_axi_araddr_lane1;
  wire [9:0]s_axi_araddr_lane2;
  wire [9:0]s_axi_araddr_lane3;
  wire s_axi_arready;
  wire s_axi_arready_lane1;
  wire s_axi_arready_lane2;
  wire s_axi_arready_lane3;
  wire s_axi_arvalid;
  wire s_axi_arvalid_lane1;
  wire s_axi_arvalid_lane2;
  wire s_axi_arvalid_lane3;
  wire [9:0]s_axi_awaddr;
  wire [9:0]s_axi_awaddr_lane1;
  wire [9:0]s_axi_awaddr_lane2;
  wire [9:0]s_axi_awaddr_lane3;
  wire s_axi_awready;
  wire s_axi_awready_lane1;
  wire s_axi_awready_lane2;
  wire s_axi_awready_lane3;
  wire s_axi_awvalid;
  wire s_axi_awvalid_lane1;
  wire s_axi_awvalid_lane2;
  wire s_axi_awvalid_lane3;
  wire s_axi_bready;
  wire s_axi_bready_lane1;
  wire s_axi_bready_lane2;
  wire s_axi_bready_lane3;
  wire s_axi_bvalid;
  wire s_axi_bvalid_lane1;
  wire s_axi_bvalid_lane2;
  wire s_axi_bvalid_lane3;
  wire [15:0]s_axi_rdata;
  wire [15:0]s_axi_rdata_lane1;
  wire [15:0]s_axi_rdata_lane2;
  wire [15:0]s_axi_rdata_lane3;
  wire s_axi_rready;
  wire s_axi_rready_lane1;
  wire s_axi_rready_lane2;
  wire s_axi_rready_lane3;
  wire s_axi_rvalid;
  wire s_axi_rvalid_lane1;
  wire s_axi_rvalid_lane2;
  wire s_axi_rvalid_lane3;
  wire [15:0]s_axi_wdata;
  wire [15:0]s_axi_wdata_lane1;
  wire [15:0]s_axi_wdata_lane2;
  wire [15:0]s_axi_wdata_lane3;
  wire s_axi_wready;
  wire s_axi_wready_lane1;
  wire s_axi_wready_lane2;
  wire s_axi_wready_lane3;
  wire s_axi_wvalid;
  wire s_axi_wvalid_lane1;
  wire s_axi_wvalid_lane2;
  wire s_axi_wvalid_lane3;
  wire simplex_rx_aurora_lane_1_i_n_80;
  wire simplex_rx_aurora_lane_1_i_n_82;
  wire simplex_rx_aurora_lane_2_i_n_81;
  wire simplex_rx_aurora_lane_2_i_n_82;
  wire simplex_rx_aurora_lane_3_i_n_81;
  wire simplex_rx_aurora_lane_3_i_n_82;
  wire \simplex_rx_channel_init_sm_i/reset_lanes_c ;
  wire \simplex_rx_channel_init_sm_i/wait_for_lane_up_r ;
  wire \simplex_rx_lane_init_sm_i/ready_r_reg0 ;
  wire \simplex_rx_lane_init_sm_i/ready_r_reg0_0 ;
  wire \simplex_rx_lane_init_sm_i/ready_r_reg0_1 ;
  wire \simplex_rx_ll_datapath_i/pipe1_rx_pdu_in_progress_c ;
  wire \simplex_rx_ll_datapath_i/rx_pe_data_v_c ;
  wire \simplex_rx_ll_datapath_i/rx_sep7_c ;
  wire \simplex_rx_ll_datapath_i/rx_sep_c ;
  wire \sym_dec_i/RXDATAVALID_IN_REG ;
  wire sys_reset_out;
  wire sysreset_from_support;
  wire tx_out_clk;
  wire wait_for_lane_up_r3;

  LUT4 #(
    .INIT(16'hFFFE)) 
    RESET2FC_ii
       (.I0(RESET2FC_lane3_i),
        .I1(RESET2FC_i),
        .I2(RESET2FC_lane1_i),
        .I3(RESET2FC_lane2_i),
        .O(RESET2FC_ii__0));
  FDRE RESET2FC_r_reg
       (.C(m_axi_rx_tlast_reg),
        .CE(1'b1),
        .D(RESET2FC_ii__0),
        .Q(reset2fc),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    RX_BUF_ERR0
       (.I0(rxbuferr_out_lane1_i[1]),
        .I1(rxbuferr_out_lane1_i[0]),
        .I2(rxbuferr_out_i[0]),
        .I3(rx_elastic_buf_err),
        .I4(rxbuferr_out_i[1]),
        .O(RX_BUF_ERR0_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_WRAPPER aurora_64b66b_rx_0_wrapper_i
       (.CHAN_BOND_RESET(chan_bond_reset_i),
        .CHECK_POLARITY_IN(check_polarity_i_3),
        .CHECK_POLARITY_IN_LANE1(check_polarity_i_2),
        .CHECK_POLARITY_IN_LANE2(check_polarity_i_1),
        .CHECK_POLARITY_IN_LANE3(check_polarity_i_0),
        .EN_CHAN_SYNC(en_chan_sync_rx),
        .FSM_RESETDONE(fsm_resetdone),
        .HLD_POLARITY(hld_polarity_i),
        .Q({\cbcc_gtx0_i/p_0_in ,aurora_64b66b_rx_0_wrapper_i_n_99,aurora_64b66b_rx_0_wrapper_i_n_100,aurora_64b66b_rx_0_wrapper_i_n_101,aurora_64b66b_rx_0_wrapper_i_n_102,aurora_64b66b_rx_0_wrapper_i_n_103,aurora_64b66b_rx_0_wrapper_i_n_104,aurora_64b66b_rx_0_wrapper_i_n_105,aurora_64b66b_rx_0_wrapper_i_n_106,aurora_64b66b_rx_0_wrapper_i_n_107,aurora_64b66b_rx_0_wrapper_i_n_108,aurora_64b66b_rx_0_wrapper_i_n_109,aurora_64b66b_rx_0_wrapper_i_n_110,aurora_64b66b_rx_0_wrapper_i_n_111,aurora_64b66b_rx_0_wrapper_i_n_112,aurora_64b66b_rx_0_wrapper_i_n_113,aurora_64b66b_rx_0_wrapper_i_n_114,aurora_64b66b_rx_0_wrapper_i_n_115,aurora_64b66b_rx_0_wrapper_i_n_116,aurora_64b66b_rx_0_wrapper_i_n_117,aurora_64b66b_rx_0_wrapper_i_n_118,aurora_64b66b_rx_0_wrapper_i_n_119,aurora_64b66b_rx_0_wrapper_i_n_120,aurora_64b66b_rx_0_wrapper_i_n_121,aurora_64b66b_rx_0_wrapper_i_n_122,aurora_64b66b_rx_0_wrapper_i_n_123,aurora_64b66b_rx_0_wrapper_i_n_124,aurora_64b66b_rx_0_wrapper_i_n_125,aurora_64b66b_rx_0_wrapper_i_n_126,aurora_64b66b_rx_0_wrapper_i_n_127,aurora_64b66b_rx_0_wrapper_i_n_128,aurora_64b66b_rx_0_wrapper_i_n_129,aurora_64b66b_rx_0_wrapper_i_n_130,aurora_64b66b_rx_0_wrapper_i_n_131,aurora_64b66b_rx_0_wrapper_i_n_132,aurora_64b66b_rx_0_wrapper_i_n_133,aurora_64b66b_rx_0_wrapper_i_n_134,aurora_64b66b_rx_0_wrapper_i_n_135,aurora_64b66b_rx_0_wrapper_i_n_136,aurora_64b66b_rx_0_wrapper_i_n_137,aurora_64b66b_rx_0_wrapper_i_n_138,aurora_64b66b_rx_0_wrapper_i_n_139,aurora_64b66b_rx_0_wrapper_i_n_140,aurora_64b66b_rx_0_wrapper_i_n_141,aurora_64b66b_rx_0_wrapper_i_n_142,aurora_64b66b_rx_0_wrapper_i_n_143,aurora_64b66b_rx_0_wrapper_i_n_144,aurora_64b66b_rx_0_wrapper_i_n_145,aurora_64b66b_rx_0_wrapper_i_n_146}),
        .RESET(sys_reset_out),
        .RXHEADER_OUT_ERR(rx_header_err_i_3),
        .RXHEADER_OUT_ERR_LANE1(rx_header_err_i_2),
        .RXHEADER_OUT_ERR_LANE2(rx_header_err_i_1),
        .RXHEADER_OUT_ERR_LANE3(rx_header_err_i_0),
        .RXLOSSOFSYNC_OUT(rx_lossofsync_i_3),
        .RXLOSSOFSYNC_OUT_LANE1(rx_lossofsync_i_2),
        .RXLOSSOFSYNC_OUT_LANE2(rx_lossofsync_i_1),
        .RXLOSSOFSYNC_OUT_LANE3(rx_lossofsync_i_0),
        .RXPOLARITY_IN(rx_polarity_i_3),
        .RXPOLARITY_IN_LANE1(rx_polarity_i_2),
        .RXPOLARITY_IN_LANE2(rx_polarity_i_1),
        .RXPOLARITY_IN_LANE3(rx_polarity_i_0),
        .RX_CHANNEL_UP(rx_channel_up),
        .RX_HARD_ERR_reg(RX_BUF_ERR0_n_0),
        .ch_bond_done_i(ch_bond_done_i),
        .\count_for_reset_r_reg[23] (pma_init_r_reg_0),
        .drpaddr_in({drpaddr_in_lane3_i,drpaddr_in_lane2_i,drpaddr_in_lane1_i,drpaddr_in_i}),
        .drpdi_in({drpdi_in_lane3_i,drpdi_in_lane2_i,drpdi_in_lane1_i,drpdi_in_i}),
        .drpdo_out({drpdo_out_lane3_i,drpdo_out_lane2_i,drpdo_out_lane1_i,drpdo_out_i}),
        .drpen_in({drpen_in_lane3_i,drpen_in_lane2_i,drpen_in_lane1_i,drpen_in_i}),
        .drprdy_out({drprdy_out_lane3_i,drprdy_out_lane2_i,drprdy_out_lane1_i,drprdy_out_i}),
        .drpwe_in({drpwe_in_lane3_i,drpwe_in_lane2_i,drpwe_in_lane1_i,drpwe_in_i}),
        .\fifo_dout_reg[63] ({\cbcc_gtx0_lane1_i/p_0_in ,aurora_64b66b_rx_0_wrapper_i_n_171,aurora_64b66b_rx_0_wrapper_i_n_172,aurora_64b66b_rx_0_wrapper_i_n_173,aurora_64b66b_rx_0_wrapper_i_n_174,aurora_64b66b_rx_0_wrapper_i_n_175,aurora_64b66b_rx_0_wrapper_i_n_176,aurora_64b66b_rx_0_wrapper_i_n_177,aurora_64b66b_rx_0_wrapper_i_n_178,aurora_64b66b_rx_0_wrapper_i_n_179,aurora_64b66b_rx_0_wrapper_i_n_180,aurora_64b66b_rx_0_wrapper_i_n_181,aurora_64b66b_rx_0_wrapper_i_n_182,aurora_64b66b_rx_0_wrapper_i_n_183,aurora_64b66b_rx_0_wrapper_i_n_184,aurora_64b66b_rx_0_wrapper_i_n_185,aurora_64b66b_rx_0_wrapper_i_n_186,aurora_64b66b_rx_0_wrapper_i_n_187,aurora_64b66b_rx_0_wrapper_i_n_188,aurora_64b66b_rx_0_wrapper_i_n_189,aurora_64b66b_rx_0_wrapper_i_n_190,aurora_64b66b_rx_0_wrapper_i_n_191,aurora_64b66b_rx_0_wrapper_i_n_192,aurora_64b66b_rx_0_wrapper_i_n_193,aurora_64b66b_rx_0_wrapper_i_n_194,aurora_64b66b_rx_0_wrapper_i_n_195,aurora_64b66b_rx_0_wrapper_i_n_196,aurora_64b66b_rx_0_wrapper_i_n_197,aurora_64b66b_rx_0_wrapper_i_n_198,aurora_64b66b_rx_0_wrapper_i_n_199,aurora_64b66b_rx_0_wrapper_i_n_200,aurora_64b66b_rx_0_wrapper_i_n_201,aurora_64b66b_rx_0_wrapper_i_n_202,aurora_64b66b_rx_0_wrapper_i_n_203,aurora_64b66b_rx_0_wrapper_i_n_204,aurora_64b66b_rx_0_wrapper_i_n_205,aurora_64b66b_rx_0_wrapper_i_n_206,aurora_64b66b_rx_0_wrapper_i_n_207,aurora_64b66b_rx_0_wrapper_i_n_208,aurora_64b66b_rx_0_wrapper_i_n_209,aurora_64b66b_rx_0_wrapper_i_n_210,aurora_64b66b_rx_0_wrapper_i_n_211,aurora_64b66b_rx_0_wrapper_i_n_212,aurora_64b66b_rx_0_wrapper_i_n_213,aurora_64b66b_rx_0_wrapper_i_n_214,aurora_64b66b_rx_0_wrapper_i_n_215,aurora_64b66b_rx_0_wrapper_i_n_216,aurora_64b66b_rx_0_wrapper_i_n_217,aurora_64b66b_rx_0_wrapper_i_n_218}),
        .\fifo_dout_reg[63]_0 ({\cbcc_gtx0_lane2_i/p_0_in ,aurora_64b66b_rx_0_wrapper_i_n_239,aurora_64b66b_rx_0_wrapper_i_n_240,aurora_64b66b_rx_0_wrapper_i_n_241,aurora_64b66b_rx_0_wrapper_i_n_242,aurora_64b66b_rx_0_wrapper_i_n_243,aurora_64b66b_rx_0_wrapper_i_n_244,aurora_64b66b_rx_0_wrapper_i_n_245,aurora_64b66b_rx_0_wrapper_i_n_246,aurora_64b66b_rx_0_wrapper_i_n_247,aurora_64b66b_rx_0_wrapper_i_n_248,aurora_64b66b_rx_0_wrapper_i_n_249,aurora_64b66b_rx_0_wrapper_i_n_250,aurora_64b66b_rx_0_wrapper_i_n_251,aurora_64b66b_rx_0_wrapper_i_n_252,aurora_64b66b_rx_0_wrapper_i_n_253,aurora_64b66b_rx_0_wrapper_i_n_254,aurora_64b66b_rx_0_wrapper_i_n_255,aurora_64b66b_rx_0_wrapper_i_n_256,aurora_64b66b_rx_0_wrapper_i_n_257,aurora_64b66b_rx_0_wrapper_i_n_258,aurora_64b66b_rx_0_wrapper_i_n_259,aurora_64b66b_rx_0_wrapper_i_n_260,aurora_64b66b_rx_0_wrapper_i_n_261,aurora_64b66b_rx_0_wrapper_i_n_262,aurora_64b66b_rx_0_wrapper_i_n_263,aurora_64b66b_rx_0_wrapper_i_n_264,aurora_64b66b_rx_0_wrapper_i_n_265,aurora_64b66b_rx_0_wrapper_i_n_266,aurora_64b66b_rx_0_wrapper_i_n_267,aurora_64b66b_rx_0_wrapper_i_n_268,aurora_64b66b_rx_0_wrapper_i_n_269,aurora_64b66b_rx_0_wrapper_i_n_270,aurora_64b66b_rx_0_wrapper_i_n_271,aurora_64b66b_rx_0_wrapper_i_n_272,aurora_64b66b_rx_0_wrapper_i_n_273,aurora_64b66b_rx_0_wrapper_i_n_274,aurora_64b66b_rx_0_wrapper_i_n_275,aurora_64b66b_rx_0_wrapper_i_n_276,aurora_64b66b_rx_0_wrapper_i_n_277,aurora_64b66b_rx_0_wrapper_i_n_278,aurora_64b66b_rx_0_wrapper_i_n_279,aurora_64b66b_rx_0_wrapper_i_n_280,aurora_64b66b_rx_0_wrapper_i_n_281,aurora_64b66b_rx_0_wrapper_i_n_282,aurora_64b66b_rx_0_wrapper_i_n_283,aurora_64b66b_rx_0_wrapper_i_n_284,aurora_64b66b_rx_0_wrapper_i_n_285,aurora_64b66b_rx_0_wrapper_i_n_286}),
        .\fifo_dout_reg[63]_1 ({\cbcc_gtx0_lane3_i/p_0_in ,aurora_64b66b_rx_0_wrapper_i_n_305,aurora_64b66b_rx_0_wrapper_i_n_306,aurora_64b66b_rx_0_wrapper_i_n_307,aurora_64b66b_rx_0_wrapper_i_n_308,aurora_64b66b_rx_0_wrapper_i_n_309,aurora_64b66b_rx_0_wrapper_i_n_310,aurora_64b66b_rx_0_wrapper_i_n_311,aurora_64b66b_rx_0_wrapper_i_n_312,aurora_64b66b_rx_0_wrapper_i_n_313,aurora_64b66b_rx_0_wrapper_i_n_314,aurora_64b66b_rx_0_wrapper_i_n_315,aurora_64b66b_rx_0_wrapper_i_n_316,aurora_64b66b_rx_0_wrapper_i_n_317,aurora_64b66b_rx_0_wrapper_i_n_318,aurora_64b66b_rx_0_wrapper_i_n_319,aurora_64b66b_rx_0_wrapper_i_n_320,aurora_64b66b_rx_0_wrapper_i_n_321,aurora_64b66b_rx_0_wrapper_i_n_322,aurora_64b66b_rx_0_wrapper_i_n_323,aurora_64b66b_rx_0_wrapper_i_n_324,aurora_64b66b_rx_0_wrapper_i_n_325,aurora_64b66b_rx_0_wrapper_i_n_326,aurora_64b66b_rx_0_wrapper_i_n_327,aurora_64b66b_rx_0_wrapper_i_n_328,aurora_64b66b_rx_0_wrapper_i_n_329,aurora_64b66b_rx_0_wrapper_i_n_330,aurora_64b66b_rx_0_wrapper_i_n_331,aurora_64b66b_rx_0_wrapper_i_n_332,aurora_64b66b_rx_0_wrapper_i_n_333,aurora_64b66b_rx_0_wrapper_i_n_334,aurora_64b66b_rx_0_wrapper_i_n_335,aurora_64b66b_rx_0_wrapper_i_n_336,aurora_64b66b_rx_0_wrapper_i_n_337,aurora_64b66b_rx_0_wrapper_i_n_338,aurora_64b66b_rx_0_wrapper_i_n_339,aurora_64b66b_rx_0_wrapper_i_n_340,aurora_64b66b_rx_0_wrapper_i_n_341,aurora_64b66b_rx_0_wrapper_i_n_342,aurora_64b66b_rx_0_wrapper_i_n_343,aurora_64b66b_rx_0_wrapper_i_n_344,aurora_64b66b_rx_0_wrapper_i_n_345,aurora_64b66b_rx_0_wrapper_i_n_346,aurora_64b66b_rx_0_wrapper_i_n_347,aurora_64b66b_rx_0_wrapper_i_n_348,aurora_64b66b_rx_0_wrapper_i_n_349,aurora_64b66b_rx_0_wrapper_i_n_350,aurora_64b66b_rx_0_wrapper_i_n_351,aurora_64b66b_rx_0_wrapper_i_n_352}),
        .\fifo_dout_reg[64] (aurora_64b66b_rx_0_wrapper_i_n_365),
        .\fifo_dout_reg[64]_0 (aurora_64b66b_rx_0_wrapper_i_n_367),
        .\fifo_dout_reg[64]_1 (aurora_64b66b_rx_0_wrapper_i_n_369),
        .\fifo_dout_reg[64]_2 (aurora_64b66b_rx_0_wrapper_i_n_371),
        .gt_pll_lock(gt_pll_lock),
        .gt_powergood(gt_powergood),
        .gt_qpllclk_quad1_out(gt_qpllclk_quad1_out),
        .gt_qplllock_quad1_out(gt_qplllock_quad1_out),
        .gt_qpllrefclk_quad1_out(gt_qpllrefclk_quad1_out),
        .gt_refclk1_out(gt_refclk1_out),
        .gt_rxcdrovrden_in(gt_rxcdrovrden_in),
        .gt_to_common_qpllreset_out(gt_to_common_qpllreset_out),
        .hold_reg_r_reg(aurora_64b66b_rx_0_wrapper_i_n_4),
        .hold_reg_r_reg_0(aurora_64b66b_rx_0_wrapper_i_n_5),
        .hold_reg_r_reg_1(aurora_64b66b_rx_0_wrapper_i_n_6),
        .hold_reg_r_reg_2(aurora_64b66b_rx_0_wrapper_i_n_7),
        .in_polarity_i(in_polarity_i),
        .init_clk(init_clk),
        .init_clk_0(init_clk_0),
        .link_reset_out(link_reset_out),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .out(rx_elastic_buf_err),
        .polarity_val_i(polarity_val_i),
        .rd_err_q_reg(aurora_64b66b_rx_0_wrapper_i_n_0),
        .rx_header_1_i_0(rx_header_1_i_0),
        .rx_header_1_i_1(rx_header_1_i_1),
        .rx_header_1_i_2(rx_header_1_i_2),
        .rx_header_1_i_3(rx_header_1_i_3),
        .rx_reset_i_0(rx_reset_i_0),
        .rx_reset_i_1(rx_reset_i_1),
        .rx_reset_i_2(rx_reset_i_2),
        .rx_reset_i_3(rx_reset_i_3),
        .rxbuferr_out_i(rxbuferr_out_i),
        .rxbuferr_out_lane1_i(rxbuferr_out_lane1_i),
        .rxdatavalid_to_lanes_i(rxdatavalid_to_lanes_i),
        .rxn(rxn),
        .rxp(rxp),
        .stg2_reg(m_axi_rx_tlast_reg),
        .tx_out_clk(tx_out_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_AXI_TO_DRP axi_to_drp_i
       (.RESET(rst_drp),
        .drpaddr_in({drpaddr_in_lane3_i,drpaddr_in_lane2_i,drpaddr_in_lane1_i,drpaddr_in_i}),
        .drpdi_in({drpdi_in_lane3_i,drpdi_in_lane2_i,drpdi_in_lane1_i,drpdi_in_i}),
        .drpdo_out({drpdo_out_lane3_i,drpdo_out_lane2_i,drpdo_out_lane1_i,drpdo_out_i}),
        .drpen_in({drpen_in_lane3_i,drpen_in_lane2_i,drpen_in_lane1_i,drpen_in_i}),
        .drprdy_out({drprdy_out_lane3_i,drprdy_out_lane2_i,drprdy_out_lane1_i,drprdy_out_i}),
        .drpwe_in({drpwe_in_lane3_i,drpwe_in_lane2_i,drpwe_in_lane1_i,drpwe_in_i}),
        .init_clk(init_clk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_araddr_lane1(s_axi_araddr_lane1),
        .s_axi_araddr_lane2(s_axi_araddr_lane2),
        .s_axi_araddr_lane3(s_axi_araddr_lane3),
        .s_axi_arready(s_axi_arready),
        .s_axi_arready_lane1(s_axi_arready_lane1),
        .s_axi_arready_lane2(s_axi_arready_lane2),
        .s_axi_arready_lane3(s_axi_arready_lane3),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_arvalid_lane1(s_axi_arvalid_lane1),
        .s_axi_arvalid_lane2(s_axi_arvalid_lane2),
        .s_axi_arvalid_lane3(s_axi_arvalid_lane3),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awaddr_lane1(s_axi_awaddr_lane1),
        .s_axi_awaddr_lane2(s_axi_awaddr_lane2),
        .s_axi_awaddr_lane3(s_axi_awaddr_lane3),
        .s_axi_awready(s_axi_awready),
        .s_axi_awready_lane1(s_axi_awready_lane1),
        .s_axi_awready_lane2(s_axi_awready_lane2),
        .s_axi_awready_lane3(s_axi_awready_lane3),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_awvalid_lane1(s_axi_awvalid_lane1),
        .s_axi_awvalid_lane2(s_axi_awvalid_lane2),
        .s_axi_awvalid_lane3(s_axi_awvalid_lane3),
        .s_axi_bready(s_axi_bready),
        .s_axi_bready_lane1(s_axi_bready_lane1),
        .s_axi_bready_lane2(s_axi_bready_lane2),
        .s_axi_bready_lane3(s_axi_bready_lane3),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_bvalid_lane1(s_axi_bvalid_lane1),
        .s_axi_bvalid_lane2(s_axi_bvalid_lane2),
        .s_axi_bvalid_lane3(s_axi_bvalid_lane3),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rdata_lane1(s_axi_rdata_lane1),
        .s_axi_rdata_lane2(s_axi_rdata_lane2),
        .s_axi_rdata_lane3(s_axi_rdata_lane3),
        .s_axi_rready(s_axi_rready),
        .s_axi_rready_lane1(s_axi_rready_lane1),
        .s_axi_rready_lane2(s_axi_rready_lane2),
        .s_axi_rready_lane3(s_axi_rready_lane3),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_rvalid_lane1(s_axi_rvalid_lane1),
        .s_axi_rvalid_lane2(s_axi_rvalid_lane2),
        .s_axi_rvalid_lane3(s_axi_rvalid_lane3),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wdata_lane1(s_axi_wdata_lane1),
        .s_axi_wdata_lane2(s_axi_wdata_lane2),
        .s_axi_wdata_lane3(s_axi_wdata_lane3),
        .s_axi_wready(s_axi_wready),
        .s_axi_wready_lane1(s_axi_wready_lane1),
        .s_axi_wready_lane2(s_axi_wready_lane2),
        .s_axi_wready_lane3(s_axi_wready_lane3),
        .s_axi_wvalid(s_axi_wvalid),
        .s_axi_wvalid_lane1(s_axi_wvalid_lane1),
        .s_axi_wvalid_lane2(s_axi_wvalid_lane2),
        .s_axi_wvalid_lane3(s_axi_wvalid_lane3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_RESET_LOGIC core_reset_logic_i
       (.FSM_RESETDONE(fsm_resetdone),
        .RESET(sys_reset_out),
        .link_reset_out(link_reset_out),
        .power_down(power_down),
        .ready_r_reg0(\simplex_rx_lane_init_sm_i/ready_r_reg0_1 ),
        .ready_r_reg0_0(\simplex_rx_lane_init_sm_i/ready_r_reg0_0 ),
        .ready_r_reg0_1(\simplex_rx_lane_init_sm_i/ready_r_reg0 ),
        .rx_hard_err_i({rx_hard_err_i[1],rx_hard_err_i[2],rx_hard_err_i[3]}),
        .stg5_reg(m_axi_rx_tlast_reg),
        .sysreset_from_support(sysreset_from_support));
  FDRE pma_init_r_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(pma_init_r_reg_0),
        .Q(pma_init_r),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hF4)) 
    rst_drp_i_1
       (.I0(pma_init_r),
        .I1(rst_drp),
        .I2(pma_init_r_reg_0),
        .O(rst_drp_i_1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    rst_drp_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(rst_drp_i_1_n_0),
        .Q(rst_drp),
        .R(1'b0));
  FDRE rx_soft_err_reg
       (.C(m_axi_rx_tlast_reg),
        .CE(1'b1),
        .D(rx_soft_err0),
        .Q(rx_soft_err),
        .R(sys_reset_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_AURORA_LANE simplex_rx_aurora_lane_0_i
       (.CHECK_POLARITY_IN(check_polarity_i_3),
        .D({rx_pe_data_i[0],rx_pe_data_i[1],rx_pe_data_i[2],rx_pe_data_i[3],rx_pe_data_i[4],rx_pe_data_i[5],rx_pe_data_i[6],rx_pe_data_i[7],rx_pe_data_i[8],rx_pe_data_i[9],rx_pe_data_i[10],rx_pe_data_i[11],rx_pe_data_i[12],rx_pe_data_i[13],rx_pe_data_i[14],rx_pe_data_i[15],rx_pe_data_i[16],rx_pe_data_i[17],rx_pe_data_i[18],rx_pe_data_i[19],rx_pe_data_i[20],rx_pe_data_i[21],rx_pe_data_i[22],rx_pe_data_i[23],rx_pe_data_i[24],rx_pe_data_i[25],rx_pe_data_i[26],rx_pe_data_i[27],rx_pe_data_i[28],rx_pe_data_i[29],rx_pe_data_i[30],rx_pe_data_i[31],rx_pe_data_i[32],rx_pe_data_i[33],rx_pe_data_i[34],rx_pe_data_i[35],rx_pe_data_i[36],rx_pe_data_i[37],rx_pe_data_i[38],rx_pe_data_i[39],rx_pe_data_i[40],rx_pe_data_i[41],rx_pe_data_i[42],rx_pe_data_i[43],rx_pe_data_i[44],rx_pe_data_i[45],rx_pe_data_i[46],rx_pe_data_i[47],rx_pe_data_i[48],rx_pe_data_i[49],rx_pe_data_i[50],rx_pe_data_i[51],rx_pe_data_i[52],rx_pe_data_i[53],rx_pe_data_i[54],rx_pe_data_i[55],rx_pe_data_i[56],rx_pe_data_i[57],rx_pe_data_i[58],rx_pe_data_i[59],rx_pe_data_i[60],rx_pe_data_i[61],rx_pe_data_i[62],rx_pe_data_i[63],raw_data_c[33:26]}),
        .HLD_POLARITY(hld_polarity_i[0]),
        .Q({\cbcc_gtx0_i/p_0_in ,aurora_64b66b_rx_0_wrapper_i_n_99,aurora_64b66b_rx_0_wrapper_i_n_100,aurora_64b66b_rx_0_wrapper_i_n_101,aurora_64b66b_rx_0_wrapper_i_n_102,aurora_64b66b_rx_0_wrapper_i_n_103,aurora_64b66b_rx_0_wrapper_i_n_104,aurora_64b66b_rx_0_wrapper_i_n_105,aurora_64b66b_rx_0_wrapper_i_n_106,aurora_64b66b_rx_0_wrapper_i_n_107,aurora_64b66b_rx_0_wrapper_i_n_108,aurora_64b66b_rx_0_wrapper_i_n_109,aurora_64b66b_rx_0_wrapper_i_n_110,aurora_64b66b_rx_0_wrapper_i_n_111,aurora_64b66b_rx_0_wrapper_i_n_112,aurora_64b66b_rx_0_wrapper_i_n_113,aurora_64b66b_rx_0_wrapper_i_n_114,aurora_64b66b_rx_0_wrapper_i_n_115,aurora_64b66b_rx_0_wrapper_i_n_116,aurora_64b66b_rx_0_wrapper_i_n_117,aurora_64b66b_rx_0_wrapper_i_n_118,aurora_64b66b_rx_0_wrapper_i_n_119,aurora_64b66b_rx_0_wrapper_i_n_120,aurora_64b66b_rx_0_wrapper_i_n_121,aurora_64b66b_rx_0_wrapper_i_n_122,aurora_64b66b_rx_0_wrapper_i_n_123,aurora_64b66b_rx_0_wrapper_i_n_124,aurora_64b66b_rx_0_wrapper_i_n_125,aurora_64b66b_rx_0_wrapper_i_n_126,aurora_64b66b_rx_0_wrapper_i_n_127,aurora_64b66b_rx_0_wrapper_i_n_128,aurora_64b66b_rx_0_wrapper_i_n_129,aurora_64b66b_rx_0_wrapper_i_n_130,aurora_64b66b_rx_0_wrapper_i_n_131,aurora_64b66b_rx_0_wrapper_i_n_132,aurora_64b66b_rx_0_wrapper_i_n_133,aurora_64b66b_rx_0_wrapper_i_n_134,aurora_64b66b_rx_0_wrapper_i_n_135,aurora_64b66b_rx_0_wrapper_i_n_136,aurora_64b66b_rx_0_wrapper_i_n_137,aurora_64b66b_rx_0_wrapper_i_n_138,aurora_64b66b_rx_0_wrapper_i_n_139,aurora_64b66b_rx_0_wrapper_i_n_140,aurora_64b66b_rx_0_wrapper_i_n_141,aurora_64b66b_rx_0_wrapper_i_n_142,aurora_64b66b_rx_0_wrapper_i_n_143,aurora_64b66b_rx_0_wrapper_i_n_144,aurora_64b66b_rx_0_wrapper_i_n_145,aurora_64b66b_rx_0_wrapper_i_n_146}),
        .RESET(sys_reset_out),
        .RESET2FC_i(RESET2FC_i),
        .RESET_LANES(reset_lanes_i),
        .RXDATAVALID_IN_REG(\sym_dec_i/RXDATAVALID_IN_REG ),
        .RXHEADER_OUT_ERR(rx_header_err_i_3),
        .RXLOSSOFSYNC_OUT(rx_lossofsync_i_3),
        .RXPOLARITY_IN(rx_polarity_i_3),
        .\RX_DATA_REG_reg[0] (aurora_64b66b_rx_0_wrapper_i_n_4),
        .RX_HARD_ERR_reg(aurora_64b66b_rx_0_wrapper_i_n_0),
        .RX_HEADER_0_REG_reg(aurora_64b66b_rx_0_wrapper_i_n_365),
        .\Shift4Reset2FC_reg[15] (m_axi_rx_tlast_reg),
        .got_cc_i_3(got_cc_i_3),
        .in_polarity_i(in_polarity_i[0]),
        .lane_up_flop_i(rx_lane_up[0]),
        .polarity_val_i(polarity_val_i[0]),
        .\raw_data_r_reg[24] ({rx_pe_data_v_i[1],rx_pe_data_v_i[2],rx_pe_data_v_i[3]}),
        .remote_ready_i(remote_ready_i),
        .rx_hard_err_i(rx_hard_err_i[0]),
        .rx_header_1_i_3(rx_header_1_i_3),
        .rx_keep_dec_lane_10(rx_keep_dec_lane_10),
        .rx_keep_dec_lane_20(rx_keep_dec_lane_20),
        .rx_keep_dec_lane_30(rx_keep_dec_lane_30),
        .rx_pe_data_v_i(rx_pe_data_v_i[0]),
        .rx_reset_i_3(rx_reset_i_3),
        .rx_sep7_i(rx_sep7_i[0]),
        .rx_sep_i(rx_sep_i[0]),
        .rx_soft_err_i(rx_soft_err_i[0]),
        .rxdatavalid_to_lanes_i(rxdatavalid_to_lanes_i),
        .rxdatavalid_to_ll_i(rxdatavalid_to_ll_i));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_AURORA_LANE_2 simplex_rx_aurora_lane_1_i
       (.CHECK_POLARITY_IN_LANE1(check_polarity_i_2),
        .D({rx_pe_data_i[64],rx_pe_data_i[65],rx_pe_data_i[66],rx_pe_data_i[67],rx_pe_data_i[68],rx_pe_data_i[69],rx_pe_data_i[70],rx_pe_data_i[71],rx_pe_data_i[72],rx_pe_data_i[73],rx_pe_data_i[74],rx_pe_data_i[75],rx_pe_data_i[76],rx_pe_data_i[77],rx_pe_data_i[78],rx_pe_data_i[79],rx_pe_data_i[80],rx_pe_data_i[81],rx_pe_data_i[82],rx_pe_data_i[83],rx_pe_data_i[84],rx_pe_data_i[85],rx_pe_data_i[86],rx_pe_data_i[87],rx_pe_data_i[88],rx_pe_data_i[89],rx_pe_data_i[90],rx_pe_data_i[91],rx_pe_data_i[92],rx_pe_data_i[93],rx_pe_data_i[94],rx_pe_data_i[95],rx_pe_data_i[96],rx_pe_data_i[97],rx_pe_data_i[98],rx_pe_data_i[99],rx_pe_data_i[100],rx_pe_data_i[101],rx_pe_data_i[102],rx_pe_data_i[103],rx_pe_data_i[104],rx_pe_data_i[105],rx_pe_data_i[106],rx_pe_data_i[107],rx_pe_data_i[108],rx_pe_data_i[109],rx_pe_data_i[110],rx_pe_data_i[111],rx_pe_data_i[112],rx_pe_data_i[113],rx_pe_data_i[114],rx_pe_data_i[115],rx_pe_data_i[116],rx_pe_data_i[117],rx_pe_data_i[118],rx_pe_data_i[119],rx_pe_data_i[120],rx_pe_data_i[121],rx_pe_data_i[122],rx_pe_data_i[123],rx_pe_data_i[124],rx_pe_data_i[125],rx_pe_data_i[126],rx_pe_data_i[127],raw_data_c[25:19],simplex_rx_aurora_lane_1_i_n_80,\simplex_rx_ll_datapath_i/rx_sep7_c }),
        .E(\simplex_rx_ll_datapath_i/pipe1_rx_pdu_in_progress_c ),
        .HLD_POLARITY(hld_polarity_i[1]),
        .RESET(sys_reset_out),
        .RESET2FC_lane1_i(RESET2FC_lane1_i),
        .RESET_LANES(reset_lanes_i),
        .RXDATAVALID_IN_REG(\sym_dec_i/RXDATAVALID_IN_REG ),
        .RXHEADER_OUT_ERR_LANE1(rx_header_err_i_2),
        .RXLOSSOFSYNC_OUT_LANE1(rx_lossofsync_i_2),
        .RXPOLARITY_IN_LANE1(rx_polarity_i_2),
        .RX_CHANNEL_UP(rx_channel_up),
        .\RX_DATA_REG_reg[0] (aurora_64b66b_rx_0_wrapper_i_n_5),
        .\RX_DATA_REG_reg[63] ({\cbcc_gtx0_lane1_i/p_0_in ,aurora_64b66b_rx_0_wrapper_i_n_171,aurora_64b66b_rx_0_wrapper_i_n_172,aurora_64b66b_rx_0_wrapper_i_n_173,aurora_64b66b_rx_0_wrapper_i_n_174,aurora_64b66b_rx_0_wrapper_i_n_175,aurora_64b66b_rx_0_wrapper_i_n_176,aurora_64b66b_rx_0_wrapper_i_n_177,aurora_64b66b_rx_0_wrapper_i_n_178,aurora_64b66b_rx_0_wrapper_i_n_179,aurora_64b66b_rx_0_wrapper_i_n_180,aurora_64b66b_rx_0_wrapper_i_n_181,aurora_64b66b_rx_0_wrapper_i_n_182,aurora_64b66b_rx_0_wrapper_i_n_183,aurora_64b66b_rx_0_wrapper_i_n_184,aurora_64b66b_rx_0_wrapper_i_n_185,aurora_64b66b_rx_0_wrapper_i_n_186,aurora_64b66b_rx_0_wrapper_i_n_187,aurora_64b66b_rx_0_wrapper_i_n_188,aurora_64b66b_rx_0_wrapper_i_n_189,aurora_64b66b_rx_0_wrapper_i_n_190,aurora_64b66b_rx_0_wrapper_i_n_191,aurora_64b66b_rx_0_wrapper_i_n_192,aurora_64b66b_rx_0_wrapper_i_n_193,aurora_64b66b_rx_0_wrapper_i_n_194,aurora_64b66b_rx_0_wrapper_i_n_195,aurora_64b66b_rx_0_wrapper_i_n_196,aurora_64b66b_rx_0_wrapper_i_n_197,aurora_64b66b_rx_0_wrapper_i_n_198,aurora_64b66b_rx_0_wrapper_i_n_199,aurora_64b66b_rx_0_wrapper_i_n_200,aurora_64b66b_rx_0_wrapper_i_n_201,aurora_64b66b_rx_0_wrapper_i_n_202,aurora_64b66b_rx_0_wrapper_i_n_203,aurora_64b66b_rx_0_wrapper_i_n_204,aurora_64b66b_rx_0_wrapper_i_n_205,aurora_64b66b_rx_0_wrapper_i_n_206,aurora_64b66b_rx_0_wrapper_i_n_207,aurora_64b66b_rx_0_wrapper_i_n_208,aurora_64b66b_rx_0_wrapper_i_n_209,aurora_64b66b_rx_0_wrapper_i_n_210,aurora_64b66b_rx_0_wrapper_i_n_211,aurora_64b66b_rx_0_wrapper_i_n_212,aurora_64b66b_rx_0_wrapper_i_n_213,aurora_64b66b_rx_0_wrapper_i_n_214,aurora_64b66b_rx_0_wrapper_i_n_215,aurora_64b66b_rx_0_wrapper_i_n_216,aurora_64b66b_rx_0_wrapper_i_n_217,aurora_64b66b_rx_0_wrapper_i_n_218}),
        .RX_HARD_ERR_reg(aurora_64b66b_rx_0_wrapper_i_n_0),
        .RX_HEADER_0_REG_reg(aurora_64b66b_rx_0_wrapper_i_n_367),
        .got_cc_i_3(got_cc_i_3),
        .in_polarity_i(in_polarity_i[1]),
        .lane_up_flop_i(rx_lane_up[1]),
        .polarity_val_i(polarity_val_i[1]),
        .\raw_data_r_reg[0] ({rx_sep7_i[0],rx_sep7_i[2],rx_sep7_i[3]}),
        .\raw_data_r_reg[0]_0 (\simplex_rx_ll_datapath_i/rx_sep_c ),
        .ready_r_reg0(\simplex_rx_lane_init_sm_i/ready_r_reg0_1 ),
        .\remote_rdy_cntr_reg[1] (simplex_rx_aurora_lane_1_i_n_82),
        .rx_hard_err_i(rx_hard_err_i[1]),
        .rx_header_1_i_2(rx_header_1_i_2),
        .rx_keep_dec_lane_10(rx_keep_dec_lane_10),
        .\rx_na_idles_cntr_reg[4] (m_axi_rx_tlast_reg),
        .rx_pe_data_v_c(\simplex_rx_ll_datapath_i/rx_pe_data_v_c ),
        .rx_pe_data_v_i({rx_pe_data_v_i[0],rx_pe_data_v_i[2],rx_pe_data_v_i[3]}),
        .rx_reset_i_2(rx_reset_i_2),
        .rx_sep_i(rx_sep_i[1]),
        .rx_soft_err0(rx_soft_err0),
        .rx_soft_err_reg({rx_soft_err_i[0],rx_soft_err_i[2],rx_soft_err_i[3]}),
        .rxdatavalid_to_lanes_i(rxdatavalid_to_lanes_i),
        .rxdatavalid_to_ll_i(rxdatavalid_to_ll_i),
        .\sync_header_r_reg[1] (rx_pe_data_v_i[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_AURORA_LANE_3 simplex_rx_aurora_lane_2_i
       (.CHECK_POLARITY_IN_LANE2(check_polarity_i_1),
        .D({rx_pe_data_i[128],rx_pe_data_i[129],rx_pe_data_i[130],rx_pe_data_i[131],rx_pe_data_i[132],rx_pe_data_i[133],rx_pe_data_i[134],rx_pe_data_i[135],rx_pe_data_i[136],rx_pe_data_i[137],rx_pe_data_i[138],rx_pe_data_i[139],rx_pe_data_i[140],rx_pe_data_i[141],rx_pe_data_i[142],rx_pe_data_i[143],rx_pe_data_i[144],rx_pe_data_i[145],rx_pe_data_i[146],rx_pe_data_i[147],rx_pe_data_i[148],rx_pe_data_i[149],rx_pe_data_i[150],rx_pe_data_i[151],rx_pe_data_i[152],rx_pe_data_i[153],rx_pe_data_i[154],rx_pe_data_i[155],rx_pe_data_i[156],rx_pe_data_i[157],rx_pe_data_i[158],rx_pe_data_i[159],rx_pe_data_i[160],rx_pe_data_i[161],rx_pe_data_i[162],rx_pe_data_i[163],rx_pe_data_i[164],rx_pe_data_i[165],rx_pe_data_i[166],rx_pe_data_i[167],rx_pe_data_i[168],rx_pe_data_i[169],rx_pe_data_i[170],rx_pe_data_i[171],rx_pe_data_i[172],rx_pe_data_i[173],rx_pe_data_i[174],rx_pe_data_i[175],rx_pe_data_i[176],rx_pe_data_i[177],rx_pe_data_i[178],rx_pe_data_i[179],rx_pe_data_i[180],rx_pe_data_i[181],rx_pe_data_i[182],rx_pe_data_i[183],rx_pe_data_i[184],rx_pe_data_i[185],rx_pe_data_i[186],rx_pe_data_i[187],rx_pe_data_i[188],rx_pe_data_i[189],rx_pe_data_i[190],rx_pe_data_i[191],raw_data_c[17:11],simplex_rx_aurora_lane_2_i_n_81}),
        .HLD_POLARITY(hld_polarity_i[2]),
        .RESET(sys_reset_out),
        .RESET2FC_lane2_i(RESET2FC_lane2_i),
        .RESET_LANES(reset_lanes_i),
        .RXDATAVALID_IN_REG(\sym_dec_i/RXDATAVALID_IN_REG ),
        .RXHEADER_OUT_ERR_LANE2(rx_header_err_i_1),
        .RXLOSSOFSYNC_OUT_LANE2(rx_lossofsync_i_1),
        .RXPOLARITY_IN_LANE2(rx_polarity_i_1),
        .\RX_DATA_REG_reg[0] (aurora_64b66b_rx_0_wrapper_i_n_6),
        .\RX_DATA_REG_reg[63] ({\cbcc_gtx0_lane2_i/p_0_in ,aurora_64b66b_rx_0_wrapper_i_n_239,aurora_64b66b_rx_0_wrapper_i_n_240,aurora_64b66b_rx_0_wrapper_i_n_241,aurora_64b66b_rx_0_wrapper_i_n_242,aurora_64b66b_rx_0_wrapper_i_n_243,aurora_64b66b_rx_0_wrapper_i_n_244,aurora_64b66b_rx_0_wrapper_i_n_245,aurora_64b66b_rx_0_wrapper_i_n_246,aurora_64b66b_rx_0_wrapper_i_n_247,aurora_64b66b_rx_0_wrapper_i_n_248,aurora_64b66b_rx_0_wrapper_i_n_249,aurora_64b66b_rx_0_wrapper_i_n_250,aurora_64b66b_rx_0_wrapper_i_n_251,aurora_64b66b_rx_0_wrapper_i_n_252,aurora_64b66b_rx_0_wrapper_i_n_253,aurora_64b66b_rx_0_wrapper_i_n_254,aurora_64b66b_rx_0_wrapper_i_n_255,aurora_64b66b_rx_0_wrapper_i_n_256,aurora_64b66b_rx_0_wrapper_i_n_257,aurora_64b66b_rx_0_wrapper_i_n_258,aurora_64b66b_rx_0_wrapper_i_n_259,aurora_64b66b_rx_0_wrapper_i_n_260,aurora_64b66b_rx_0_wrapper_i_n_261,aurora_64b66b_rx_0_wrapper_i_n_262,aurora_64b66b_rx_0_wrapper_i_n_263,aurora_64b66b_rx_0_wrapper_i_n_264,aurora_64b66b_rx_0_wrapper_i_n_265,aurora_64b66b_rx_0_wrapper_i_n_266,aurora_64b66b_rx_0_wrapper_i_n_267,aurora_64b66b_rx_0_wrapper_i_n_268,aurora_64b66b_rx_0_wrapper_i_n_269,aurora_64b66b_rx_0_wrapper_i_n_270,aurora_64b66b_rx_0_wrapper_i_n_271,aurora_64b66b_rx_0_wrapper_i_n_272,aurora_64b66b_rx_0_wrapper_i_n_273,aurora_64b66b_rx_0_wrapper_i_n_274,aurora_64b66b_rx_0_wrapper_i_n_275,aurora_64b66b_rx_0_wrapper_i_n_276,aurora_64b66b_rx_0_wrapper_i_n_277,aurora_64b66b_rx_0_wrapper_i_n_278,aurora_64b66b_rx_0_wrapper_i_n_279,aurora_64b66b_rx_0_wrapper_i_n_280,aurora_64b66b_rx_0_wrapper_i_n_281,aurora_64b66b_rx_0_wrapper_i_n_282,aurora_64b66b_rx_0_wrapper_i_n_283,aurora_64b66b_rx_0_wrapper_i_n_284,aurora_64b66b_rx_0_wrapper_i_n_285,aurora_64b66b_rx_0_wrapper_i_n_286}),
        .RX_HARD_ERR_reg(aurora_64b66b_rx_0_wrapper_i_n_0),
        .RX_HEADER_0_REG_reg(aurora_64b66b_rx_0_wrapper_i_n_369),
        .RX_SEP7_reg(rx_sep7_i[2]),
        .RX_SOFT_ERR_reg(rx_soft_err_i[2]),
        .\Shift4Reset2FC_reg[15] (m_axi_rx_tlast_reg),
        .in_polarity_i(in_polarity_i[2]),
        .lane_up_flop_i(rx_lane_up[2]),
        .polarity_val_i(polarity_val_i[2]),
        .ready_r_reg0(\simplex_rx_lane_init_sm_i/ready_r_reg0_0 ),
        .\remote_rdy_cntr_reg[1] (simplex_rx_aurora_lane_2_i_n_82),
        .reset_lanes_c(\simplex_rx_channel_init_sm_i/reset_lanes_c ),
        .reset_lanes_flop_0_i(rx_lane_up[3]),
        .reset_lanes_flop_0_i_0(rx_lane_up[0]),
        .reset_lanes_flop_0_i_1(rx_lane_up[1]),
        .rx_hard_err_i(rx_hard_err_i[2]),
        .rx_header_1_i_1(rx_header_1_i_1),
        .rx_keep_dec_lane_20(rx_keep_dec_lane_20),
        .rx_pe_data_v_i(rx_pe_data_v_i[2]),
        .rx_reset_i_1(rx_reset_i_1),
        .rx_sep_i(rx_sep_i[2]),
        .rxdatavalid_to_lanes_i(rxdatavalid_to_lanes_i),
        .rxdatavalid_to_ll_i(rxdatavalid_to_ll_i),
        .wait_for_lane_up_r(\simplex_rx_channel_init_sm_i/wait_for_lane_up_r ),
        .wait_for_lane_up_r3(wait_for_lane_up_r3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_AURORA_LANE_4 simplex_rx_aurora_lane_3_i
       (.CHECK_POLARITY_IN_LANE3(check_polarity_i_0),
        .D({rx_pe_data_i[192],rx_pe_data_i[193],rx_pe_data_i[194],rx_pe_data_i[195],rx_pe_data_i[196],rx_pe_data_i[197],rx_pe_data_i[198],rx_pe_data_i[199],rx_pe_data_i[200],rx_pe_data_i[201],rx_pe_data_i[202],rx_pe_data_i[203],rx_pe_data_i[204],rx_pe_data_i[205],rx_pe_data_i[206],rx_pe_data_i[207],rx_pe_data_i[208],rx_pe_data_i[209],rx_pe_data_i[210],rx_pe_data_i[211],rx_pe_data_i[212],rx_pe_data_i[213],rx_pe_data_i[214],rx_pe_data_i[215],rx_pe_data_i[216],rx_pe_data_i[217],rx_pe_data_i[218],rx_pe_data_i[219],rx_pe_data_i[220],rx_pe_data_i[221],rx_pe_data_i[222],rx_pe_data_i[223],rx_pe_data_i[224],rx_pe_data_i[225],rx_pe_data_i[226],rx_pe_data_i[227],rx_pe_data_i[228],rx_pe_data_i[229],rx_pe_data_i[230],rx_pe_data_i[231],rx_pe_data_i[232],rx_pe_data_i[233],rx_pe_data_i[234],rx_pe_data_i[235],rx_pe_data_i[236],rx_pe_data_i[237],rx_pe_data_i[238],rx_pe_data_i[239],rx_pe_data_i[240],rx_pe_data_i[241],rx_pe_data_i[242],rx_pe_data_i[243],rx_pe_data_i[244],rx_pe_data_i[245],rx_pe_data_i[246],rx_pe_data_i[247],rx_pe_data_i[248],rx_pe_data_i[249],rx_pe_data_i[250],rx_pe_data_i[251],rx_pe_data_i[252],rx_pe_data_i[253],rx_pe_data_i[254],rx_pe_data_i[255],raw_data_c[9:3],simplex_rx_aurora_lane_3_i_n_81}),
        .HLD_POLARITY(hld_polarity_i[3]),
        .RESET(sys_reset_out),
        .RESET2FC_lane3_i(RESET2FC_lane3_i),
        .RESET_LANES(reset_lanes_i),
        .RXDATAVALID_IN_REG(\sym_dec_i/RXDATAVALID_IN_REG ),
        .RXHEADER_OUT_ERR_LANE3(rx_header_err_i_0),
        .RXLOSSOFSYNC_OUT_LANE3(rx_lossofsync_i_0),
        .RXPOLARITY_IN_LANE3(rx_polarity_i_0),
        .\RX_DATA_REG_reg[0] (aurora_64b66b_rx_0_wrapper_i_n_7),
        .\RX_DATA_REG_reg[63] ({\cbcc_gtx0_lane3_i/p_0_in ,aurora_64b66b_rx_0_wrapper_i_n_305,aurora_64b66b_rx_0_wrapper_i_n_306,aurora_64b66b_rx_0_wrapper_i_n_307,aurora_64b66b_rx_0_wrapper_i_n_308,aurora_64b66b_rx_0_wrapper_i_n_309,aurora_64b66b_rx_0_wrapper_i_n_310,aurora_64b66b_rx_0_wrapper_i_n_311,aurora_64b66b_rx_0_wrapper_i_n_312,aurora_64b66b_rx_0_wrapper_i_n_313,aurora_64b66b_rx_0_wrapper_i_n_314,aurora_64b66b_rx_0_wrapper_i_n_315,aurora_64b66b_rx_0_wrapper_i_n_316,aurora_64b66b_rx_0_wrapper_i_n_317,aurora_64b66b_rx_0_wrapper_i_n_318,aurora_64b66b_rx_0_wrapper_i_n_319,aurora_64b66b_rx_0_wrapper_i_n_320,aurora_64b66b_rx_0_wrapper_i_n_321,aurora_64b66b_rx_0_wrapper_i_n_322,aurora_64b66b_rx_0_wrapper_i_n_323,aurora_64b66b_rx_0_wrapper_i_n_324,aurora_64b66b_rx_0_wrapper_i_n_325,aurora_64b66b_rx_0_wrapper_i_n_326,aurora_64b66b_rx_0_wrapper_i_n_327,aurora_64b66b_rx_0_wrapper_i_n_328,aurora_64b66b_rx_0_wrapper_i_n_329,aurora_64b66b_rx_0_wrapper_i_n_330,aurora_64b66b_rx_0_wrapper_i_n_331,aurora_64b66b_rx_0_wrapper_i_n_332,aurora_64b66b_rx_0_wrapper_i_n_333,aurora_64b66b_rx_0_wrapper_i_n_334,aurora_64b66b_rx_0_wrapper_i_n_335,aurora_64b66b_rx_0_wrapper_i_n_336,aurora_64b66b_rx_0_wrapper_i_n_337,aurora_64b66b_rx_0_wrapper_i_n_338,aurora_64b66b_rx_0_wrapper_i_n_339,aurora_64b66b_rx_0_wrapper_i_n_340,aurora_64b66b_rx_0_wrapper_i_n_341,aurora_64b66b_rx_0_wrapper_i_n_342,aurora_64b66b_rx_0_wrapper_i_n_343,aurora_64b66b_rx_0_wrapper_i_n_344,aurora_64b66b_rx_0_wrapper_i_n_345,aurora_64b66b_rx_0_wrapper_i_n_346,aurora_64b66b_rx_0_wrapper_i_n_347,aurora_64b66b_rx_0_wrapper_i_n_348,aurora_64b66b_rx_0_wrapper_i_n_349,aurora_64b66b_rx_0_wrapper_i_n_350,aurora_64b66b_rx_0_wrapper_i_n_351,aurora_64b66b_rx_0_wrapper_i_n_352}),
        .RX_HARD_ERR_reg(aurora_64b66b_rx_0_wrapper_i_n_0),
        .RX_HEADER_0_REG_reg(aurora_64b66b_rx_0_wrapper_i_n_371),
        .RX_SEP7_reg(rx_sep7_i[3]),
        .RX_SOFT_ERR_reg(rx_soft_err_i[3]),
        .in_polarity_i(in_polarity_i[3]),
        .lane_up_flop_i(rx_lane_up[3]),
        .polarity_val_i(polarity_val_i[3]),
        .ready_r_reg0(\simplex_rx_lane_init_sm_i/ready_r_reg0 ),
        .\remote_rdy_cntr_reg[1] (simplex_rx_aurora_lane_3_i_n_82),
        .remote_ready_i(remote_ready_i),
        .remote_ready_r_reg(simplex_rx_aurora_lane_2_i_n_82),
        .remote_ready_r_reg_0(simplex_rx_aurora_lane_1_i_n_82),
        .rx_hard_err_i(rx_hard_err_i[3]),
        .rx_header_1_i_0(rx_header_1_i_0),
        .rx_keep_dec_lane_30(rx_keep_dec_lane_30),
        .\rx_na_idles_cntr_reg[4] (m_axi_rx_tlast_reg),
        .rx_pe_data_v_i(rx_pe_data_v_i[3]),
        .rx_reset_i_0(rx_reset_i_0),
        .rx_sep_i(rx_sep_i[3]),
        .rxdatavalid_to_lanes_i(rxdatavalid_to_lanes_i),
        .rxdatavalid_to_ll_i(rxdatavalid_to_ll_i));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_GLOBAL_LOGIC simplex_rx_global_logic_i
       (.CHAN_BOND_RESET(chan_bond_reset_i),
        .D(\simplex_rx_ll_datapath_i/rx_sep_c ),
        .EN_CHAN_SYNC(en_chan_sync_rx),
        .RESET(sys_reset_out),
        .RESET_LANES(reset_lanes_i),
        .RX_CHANNEL_UP(rx_channel_up),
        .RX_CHANNEL_UP_reg(m_axi_rx_tlast_reg),
        .ch_bond_done_i(ch_bond_done_i),
        .remote_ready_r_reg(simplex_rx_aurora_lane_3_i_n_82),
        .reset_lanes_c(\simplex_rx_channel_init_sm_i/reset_lanes_c ),
        .rx_hard_err(rx_hard_err),
        .rx_hard_err_i(rx_hard_err_i),
        .rx_lane_up(rx_lane_up),
        .rx_sep_i(rx_sep_i),
        .wait_for_lane_up_r(\simplex_rx_channel_init_sm_i/wait_for_lane_up_r ),
        .wait_for_lane_up_r3(wait_for_lane_up_r3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_LL simplex_rx_ll_i
       (.D({rx_pe_data_i[0],rx_pe_data_i[1],rx_pe_data_i[2],rx_pe_data_i[3],rx_pe_data_i[4],rx_pe_data_i[5],rx_pe_data_i[6],rx_pe_data_i[7],rx_pe_data_i[8],rx_pe_data_i[9],rx_pe_data_i[10],rx_pe_data_i[11],rx_pe_data_i[12],rx_pe_data_i[13],rx_pe_data_i[14],rx_pe_data_i[15],rx_pe_data_i[16],rx_pe_data_i[17],rx_pe_data_i[18],rx_pe_data_i[19],rx_pe_data_i[20],rx_pe_data_i[21],rx_pe_data_i[22],rx_pe_data_i[23],rx_pe_data_i[24],rx_pe_data_i[25],rx_pe_data_i[26],rx_pe_data_i[27],rx_pe_data_i[28],rx_pe_data_i[29],rx_pe_data_i[30],rx_pe_data_i[31],rx_pe_data_i[32],rx_pe_data_i[33],rx_pe_data_i[34],rx_pe_data_i[35],rx_pe_data_i[36],rx_pe_data_i[37],rx_pe_data_i[38],rx_pe_data_i[39],rx_pe_data_i[40],rx_pe_data_i[41],rx_pe_data_i[42],rx_pe_data_i[43],rx_pe_data_i[44],rx_pe_data_i[45],rx_pe_data_i[46],rx_pe_data_i[47],rx_pe_data_i[48],rx_pe_data_i[49],rx_pe_data_i[50],rx_pe_data_i[51],rx_pe_data_i[52],rx_pe_data_i[53],rx_pe_data_i[54],rx_pe_data_i[55],rx_pe_data_i[56],rx_pe_data_i[57],rx_pe_data_i[58],rx_pe_data_i[59],rx_pe_data_i[60],rx_pe_data_i[61],rx_pe_data_i[62],rx_pe_data_i[63],rx_pe_data_i[64],rx_pe_data_i[65],rx_pe_data_i[66],rx_pe_data_i[67],rx_pe_data_i[68],rx_pe_data_i[69],rx_pe_data_i[70],rx_pe_data_i[71],rx_pe_data_i[72],rx_pe_data_i[73],rx_pe_data_i[74],rx_pe_data_i[75],rx_pe_data_i[76],rx_pe_data_i[77],rx_pe_data_i[78],rx_pe_data_i[79],rx_pe_data_i[80],rx_pe_data_i[81],rx_pe_data_i[82],rx_pe_data_i[83],rx_pe_data_i[84],rx_pe_data_i[85],rx_pe_data_i[86],rx_pe_data_i[87],rx_pe_data_i[88],rx_pe_data_i[89],rx_pe_data_i[90],rx_pe_data_i[91],rx_pe_data_i[92],rx_pe_data_i[93],rx_pe_data_i[94],rx_pe_data_i[95],rx_pe_data_i[96],rx_pe_data_i[97],rx_pe_data_i[98],rx_pe_data_i[99],rx_pe_data_i[100],rx_pe_data_i[101],rx_pe_data_i[102],rx_pe_data_i[103],rx_pe_data_i[104],rx_pe_data_i[105],rx_pe_data_i[106],rx_pe_data_i[107],rx_pe_data_i[108],rx_pe_data_i[109],rx_pe_data_i[110],rx_pe_data_i[111],rx_pe_data_i[112],rx_pe_data_i[113],rx_pe_data_i[114],rx_pe_data_i[115],rx_pe_data_i[116],rx_pe_data_i[117],rx_pe_data_i[118],rx_pe_data_i[119],rx_pe_data_i[120],rx_pe_data_i[121],rx_pe_data_i[122],rx_pe_data_i[123],rx_pe_data_i[124],rx_pe_data_i[125],rx_pe_data_i[126],rx_pe_data_i[127],rx_pe_data_i[128],rx_pe_data_i[129],rx_pe_data_i[130],rx_pe_data_i[131],rx_pe_data_i[132],rx_pe_data_i[133],rx_pe_data_i[134],rx_pe_data_i[135],rx_pe_data_i[136],rx_pe_data_i[137],rx_pe_data_i[138],rx_pe_data_i[139],rx_pe_data_i[140],rx_pe_data_i[141],rx_pe_data_i[142],rx_pe_data_i[143],rx_pe_data_i[144],rx_pe_data_i[145],rx_pe_data_i[146],rx_pe_data_i[147],rx_pe_data_i[148],rx_pe_data_i[149],rx_pe_data_i[150],rx_pe_data_i[151],rx_pe_data_i[152],rx_pe_data_i[153],rx_pe_data_i[154],rx_pe_data_i[155],rx_pe_data_i[156],rx_pe_data_i[157],rx_pe_data_i[158],rx_pe_data_i[159],rx_pe_data_i[160],rx_pe_data_i[161],rx_pe_data_i[162],rx_pe_data_i[163],rx_pe_data_i[164],rx_pe_data_i[165],rx_pe_data_i[166],rx_pe_data_i[167],rx_pe_data_i[168],rx_pe_data_i[169],rx_pe_data_i[170],rx_pe_data_i[171],rx_pe_data_i[172],rx_pe_data_i[173],rx_pe_data_i[174],rx_pe_data_i[175],rx_pe_data_i[176],rx_pe_data_i[177],rx_pe_data_i[178],rx_pe_data_i[179],rx_pe_data_i[180],rx_pe_data_i[181],rx_pe_data_i[182],rx_pe_data_i[183],rx_pe_data_i[184],rx_pe_data_i[185],rx_pe_data_i[186],rx_pe_data_i[187],rx_pe_data_i[188],rx_pe_data_i[189],rx_pe_data_i[190],rx_pe_data_i[191],rx_pe_data_i[192],rx_pe_data_i[193],rx_pe_data_i[194],rx_pe_data_i[195],rx_pe_data_i[196],rx_pe_data_i[197],rx_pe_data_i[198],rx_pe_data_i[199],rx_pe_data_i[200],rx_pe_data_i[201],rx_pe_data_i[202],rx_pe_data_i[203],rx_pe_data_i[204],rx_pe_data_i[205],rx_pe_data_i[206],rx_pe_data_i[207],rx_pe_data_i[208],rx_pe_data_i[209],rx_pe_data_i[210],rx_pe_data_i[211],rx_pe_data_i[212],rx_pe_data_i[213],rx_pe_data_i[214],rx_pe_data_i[215],rx_pe_data_i[216],rx_pe_data_i[217],rx_pe_data_i[218],rx_pe_data_i[219],rx_pe_data_i[220],rx_pe_data_i[221],rx_pe_data_i[222],rx_pe_data_i[223],rx_pe_data_i[224],rx_pe_data_i[225],rx_pe_data_i[226],rx_pe_data_i[227],rx_pe_data_i[228],rx_pe_data_i[229],rx_pe_data_i[230],rx_pe_data_i[231],rx_pe_data_i[232],rx_pe_data_i[233],rx_pe_data_i[234],rx_pe_data_i[235],rx_pe_data_i[236],rx_pe_data_i[237],rx_pe_data_i[238],rx_pe_data_i[239],rx_pe_data_i[240],rx_pe_data_i[241],rx_pe_data_i[242],rx_pe_data_i[243],rx_pe_data_i[244],rx_pe_data_i[245],rx_pe_data_i[246],rx_pe_data_i[247],rx_pe_data_i[248],rx_pe_data_i[249],rx_pe_data_i[250],rx_pe_data_i[251],rx_pe_data_i[252],rx_pe_data_i[253],rx_pe_data_i[254],rx_pe_data_i[255],raw_data_c[33:19],simplex_rx_aurora_lane_1_i_n_80,raw_data_c[17:11],simplex_rx_aurora_lane_2_i_n_81,raw_data_c[9:3],simplex_rx_aurora_lane_3_i_n_81,\simplex_rx_ll_datapath_i/rx_sep_c ,\simplex_rx_ll_datapath_i/rx_sep7_c }),
        .E(\simplex_rx_ll_datapath_i/pipe1_rx_pdu_in_progress_c ),
        .RX_CHANNEL_UP(rx_channel_up),
        .got_cc_i_3(got_cc_i_3),
        .m_axi_rx_tdata(m_axi_rx_tdata),
        .m_axi_rx_tkeep(m_axi_rx_tkeep),
        .m_axi_rx_tlast(m_axi_rx_tlast),
        .m_axi_rx_tlast_reg(m_axi_rx_tlast_reg),
        .m_axi_rx_tvalid(m_axi_rx_tvalid),
        .rx_pe_data_v_c(\simplex_rx_ll_datapath_i/rx_pe_data_v_c ),
        .rxdatavalid_to_ll_i(rxdatavalid_to_ll_i));
endmodule

(* CHECK_LICENSE_TYPE = "aurora_64b66b_rx_0_fifo_gen_master,fifo_generator_v13_2_5,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "fifo_generator_v13_2_5,Vivado 2020.2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_fifo_gen_master
   (srst,
    wr_clk,
    rd_clk,
    din,
    wr_en,
    rd_en,
    dout,
    full,
    overflow,
    empty,
    underflow,
    prog_full,
    prog_empty,
    wr_rst_busy,
    rd_rst_busy);
  input srst;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 write_clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME write_clk, FREQ_HZ 1000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0" *) input wr_clk;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 read_clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME read_clk, FREQ_HZ 1000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0" *) input rd_clk;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA" *) input [71:0]din;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN" *) input wr_en;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN" *) input rd_en;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA" *) output [71:0]dout;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL" *) output full;
  output overflow;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY" *) output empty;
  output underflow;
  output prog_full;
  output prog_empty;
  output wr_rst_busy;
  output rd_rst_busy;

  wire \<const0> ;
  wire [71:0]din;
  wire [70:0]\^dout ;
  wire empty;
  wire full;
  wire overflow;
  wire prog_empty;
  wire rd_clk;
  wire rd_en;
  wire srst;
  wire underflow;
  wire wr_clk;
  wire wr_en;
  wire NLW_U0_almost_empty_UNCONNECTED;
  wire NLW_U0_almost_full_UNCONNECTED;
  wire NLW_U0_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_overflow_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_full_UNCONNECTED;
  wire NLW_U0_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_underflow_UNCONNECTED;
  wire NLW_U0_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_overflow_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_full_UNCONNECTED;
  wire NLW_U0_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_underflow_UNCONNECTED;
  wire NLW_U0_axi_b_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_overflow_UNCONNECTED;
  wire NLW_U0_axi_b_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_b_prog_full_UNCONNECTED;
  wire NLW_U0_axi_b_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_underflow_UNCONNECTED;
  wire NLW_U0_axi_r_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_overflow_UNCONNECTED;
  wire NLW_U0_axi_r_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_r_prog_full_UNCONNECTED;
  wire NLW_U0_axi_r_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_underflow_UNCONNECTED;
  wire NLW_U0_axi_w_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_overflow_UNCONNECTED;
  wire NLW_U0_axi_w_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_w_prog_full_UNCONNECTED;
  wire NLW_U0_axi_w_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_underflow_UNCONNECTED;
  wire NLW_U0_axis_dbiterr_UNCONNECTED;
  wire NLW_U0_axis_overflow_UNCONNECTED;
  wire NLW_U0_axis_prog_empty_UNCONNECTED;
  wire NLW_U0_axis_prog_full_UNCONNECTED;
  wire NLW_U0_axis_sbiterr_UNCONNECTED;
  wire NLW_U0_axis_underflow_UNCONNECTED;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_m_axi_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_awvalid_UNCONNECTED;
  wire NLW_U0_m_axi_bready_UNCONNECTED;
  wire NLW_U0_m_axi_rready_UNCONNECTED;
  wire NLW_U0_m_axi_wlast_UNCONNECTED;
  wire NLW_U0_m_axi_wvalid_UNCONNECTED;
  wire NLW_U0_m_axis_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_tvalid_UNCONNECTED;
  wire NLW_U0_prog_full_UNCONNECTED;
  wire NLW_U0_rd_rst_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_s_axis_tready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire NLW_U0_valid_UNCONNECTED;
  wire NLW_U0_wr_ack_UNCONNECTED;
  wire NLW_U0_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_wr_data_count_UNCONNECTED;
  wire [8:0]NLW_U0_data_count_UNCONNECTED;
  wire [71:67]NLW_U0_dout_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_awlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_U0_m_axi_wdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wuser_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_tdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tdest_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tid_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tkeep_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_tuser_UNCONNECTED;
  wire [8:0]NLW_U0_rd_data_count_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_ruser_UNCONNECTED;
  wire [8:0]NLW_U0_wr_data_count_UNCONNECTED;

  assign dout[71] = \<const0> ;
  assign dout[70:68] = \^dout [70:68];
  assign dout[67] = \<const0> ;
  assign dout[66:0] = \^dout [66:0];
  assign prog_full = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "8" *) 
  (* C_AXIS_TDEST_WIDTH = "1" *) 
  (* C_AXIS_TID_WIDTH = "1" *) 
  (* C_AXIS_TKEEP_WIDTH = "1" *) 
  (* C_AXIS_TSTRB_WIDTH = "1" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "1" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "1" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "0" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "9" *) 
  (* C_DEFAULT_VALUE = "BlankString" *) 
  (* C_DIN_WIDTH = "72" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "1" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "0" *) 
  (* C_DOUT_WIDTH = "72" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "zynquplus" *) 
  (* C_FULL_FLAGS_RST_VAL = "0" *) 
  (* C_HAS_ALMOST_EMPTY = "0" *) 
  (* C_HAS_ALMOST_FULL = "0" *) 
  (* C_HAS_AXIS_TDATA = "1" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "1" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "1" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "1" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "0" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "1" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "0" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "0" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "1" *) 
  (* C_HAS_UNDERFLOW = "1" *) 
  (* C_HAS_VALID = "0" *) 
  (* C_HAS_WR_ACK = "0" *) 
  (* C_HAS_WR_DATA_COUNT = "0" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "6" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_MEMORY_TYPE = "4" *) 
  (* C_MIF_FILE_NAME = "BlankString" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "2" *) 
  (* C_PRELOAD_REGS = "1" *) 
  (* C_PRIM_FIFO_TYPE = "512x72" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "512x72" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "512x72" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "8" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "9" *) 
  (* C_PROG_EMPTY_TYPE = "1" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "450" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "449" *) 
  (* C_PROG_FULL_TYPE = "1" *) 
  (* C_PROG_FULL_TYPE_AXIS = "0" *) 
  (* C_PROG_FULL_TYPE_RACH = "0" *) 
  (* C_PROG_FULL_TYPE_RDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WACH = "0" *) 
  (* C_PROG_FULL_TYPE_WDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WRCH = "0" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "9" *) 
  (* C_RD_DEPTH = "512" *) 
  (* C_RD_FREQ = "1" *) 
  (* C_RD_PNTR_WIDTH = "9" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "2" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "1" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "1" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "0" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "9" *) 
  (* C_WR_DEPTH = "512" *) 
  (* C_WR_DEPTH_AXIS = "1024" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "1" *) 
  (* C_WR_PNTR_WIDTH = "9" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "10" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  (* is_du_within_envelope = "true" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__parameterized1 U0
       (.almost_empty(NLW_U0_almost_empty_UNCONNECTED),
        .almost_full(NLW_U0_almost_full_UNCONNECTED),
        .axi_ar_data_count(NLW_U0_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_U0_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_U0_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_U0_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_U0_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_U0_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_U0_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_U0_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_U0_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_U0_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_U0_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_U0_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_U0_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_U0_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_U0_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_U0_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_U0_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_U0_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_U0_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_U0_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_U0_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_U0_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_U0_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_U0_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_U0_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_U0_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_U0_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_U0_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_U0_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_U0_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_U0_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_U0_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_U0_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_U0_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_U0_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_U0_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_U0_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_U0_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_U0_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_U0_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_U0_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_U0_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_U0_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_U0_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_U0_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_U0_axis_data_count_UNCONNECTED[10:0]),
        .axis_dbiterr(NLW_U0_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_U0_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_U0_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(NLW_U0_axis_prog_full_UNCONNECTED),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_U0_axis_rd_data_count_UNCONNECTED[10:0]),
        .axis_sbiterr(NLW_U0_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_U0_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_U0_axis_wr_data_count_UNCONNECTED[10:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(1'b0),
        .data_count(NLW_U0_data_count_UNCONNECTED[8:0]),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .din(din),
        .dout({NLW_U0_dout_UNCONNECTED[71],\^dout }),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_U0_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_U0_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_U0_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_U0_m_axi_arid_UNCONNECTED[0]),
        .m_axi_arlen(NLW_U0_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_U0_m_axi_arlock_UNCONNECTED[0]),
        .m_axi_arprot(NLW_U0_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_U0_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_U0_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_U0_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_U0_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_U0_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_U0_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_U0_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_U0_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_U0_m_axi_awid_UNCONNECTED[0]),
        .m_axi_awlen(NLW_U0_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_U0_m_axi_awlock_UNCONNECTED[0]),
        .m_axi_awprot(NLW_U0_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_U0_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_U0_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_U0_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_U0_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_U0_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid(1'b0),
        .m_axi_bready(NLW_U0_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid(1'b0),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_U0_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_U0_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_U0_m_axi_wid_UNCONNECTED[0]),
        .m_axi_wlast(NLW_U0_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_U0_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_U0_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_U0_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(NLW_U0_m_axis_tdata_UNCONNECTED[7:0]),
        .m_axis_tdest(NLW_U0_m_axis_tdest_UNCONNECTED[0]),
        .m_axis_tid(NLW_U0_m_axis_tid_UNCONNECTED[0]),
        .m_axis_tkeep(NLW_U0_m_axis_tkeep_UNCONNECTED[0]),
        .m_axis_tlast(NLW_U0_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_U0_m_axis_tstrb_UNCONNECTED[0]),
        .m_axis_tuser(NLW_U0_m_axis_tuser_UNCONNECTED[3:0]),
        .m_axis_tvalid(NLW_U0_m_axis_tvalid_UNCONNECTED),
        .overflow(overflow),
        .prog_empty(prog_empty),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full(NLW_U0_prog_full_UNCONNECTED),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(rd_clk),
        .rd_data_count(NLW_U0_rd_data_count_UNCONNECTED[8:0]),
        .rd_en(rd_en),
        .rd_rst(1'b0),
        .rd_rst_busy(NLW_U0_rd_rst_busy_UNCONNECTED),
        .rst(1'b0),
        .s_aclk(1'b0),
        .s_aclk_en(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid(1'b0),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock(1'b0),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid(1'b0),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock(1'b0),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_U0_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_U0_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid(1'b0),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tdest(1'b0),
        .s_axis_tid(1'b0),
        .s_axis_tkeep(1'b0),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_U0_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb(1'b0),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(srst),
        .underflow(underflow),
        .valid(NLW_U0_valid_UNCONNECTED),
        .wr_ack(NLW_U0_wr_ack_UNCONNECTED),
        .wr_clk(wr_clk),
        .wr_data_count(NLW_U0_wr_data_count_UNCONNECTED[8:0]),
        .wr_en(wr_en),
        .wr_rst(1'b0),
        .wr_rst_busy(NLW_U0_wr_rst_busy_UNCONNECTED));
endmodule

(* CHECK_LICENSE_TYPE = "aurora_64b66b_rx_0_fifo_gen_slave,fifo_generator_v13_2_5,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "fifo_generator_v13_2_5,Vivado 2020.2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_fifo_gen_slave
   (srst,
    wr_clk,
    rd_clk,
    din,
    wr_en,
    rd_en,
    dout,
    full,
    overflow,
    empty,
    underflow,
    prog_full,
    prog_empty,
    wr_rst_busy,
    rd_rst_busy);
  input srst;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 write_clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME write_clk, FREQ_HZ 1000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0" *) input wr_clk;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 read_clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME read_clk, FREQ_HZ 1000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0" *) input rd_clk;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA" *) input [71:0]din;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN" *) input wr_en;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN" *) input rd_en;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA" *) output [71:0]dout;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL" *) output full;
  output overflow;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY" *) output empty;
  output underflow;
  output prog_full;
  output prog_empty;
  output wr_rst_busy;
  output rd_rst_busy;

  wire \<const0> ;
  wire [71:0]din;
  wire [70:0]\^dout ;
  wire empty;
  wire full;
  wire overflow;
  wire prog_empty;
  wire rd_clk;
  wire rd_en;
  wire srst;
  wire underflow;
  wire wr_clk;
  wire wr_en;
  wire NLW_U0_almost_empty_UNCONNECTED;
  wire NLW_U0_almost_full_UNCONNECTED;
  wire NLW_U0_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_overflow_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_full_UNCONNECTED;
  wire NLW_U0_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_underflow_UNCONNECTED;
  wire NLW_U0_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_overflow_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_full_UNCONNECTED;
  wire NLW_U0_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_underflow_UNCONNECTED;
  wire NLW_U0_axi_b_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_overflow_UNCONNECTED;
  wire NLW_U0_axi_b_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_b_prog_full_UNCONNECTED;
  wire NLW_U0_axi_b_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_underflow_UNCONNECTED;
  wire NLW_U0_axi_r_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_overflow_UNCONNECTED;
  wire NLW_U0_axi_r_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_r_prog_full_UNCONNECTED;
  wire NLW_U0_axi_r_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_underflow_UNCONNECTED;
  wire NLW_U0_axi_w_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_overflow_UNCONNECTED;
  wire NLW_U0_axi_w_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_w_prog_full_UNCONNECTED;
  wire NLW_U0_axi_w_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_underflow_UNCONNECTED;
  wire NLW_U0_axis_dbiterr_UNCONNECTED;
  wire NLW_U0_axis_overflow_UNCONNECTED;
  wire NLW_U0_axis_prog_empty_UNCONNECTED;
  wire NLW_U0_axis_prog_full_UNCONNECTED;
  wire NLW_U0_axis_sbiterr_UNCONNECTED;
  wire NLW_U0_axis_underflow_UNCONNECTED;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_m_axi_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_awvalid_UNCONNECTED;
  wire NLW_U0_m_axi_bready_UNCONNECTED;
  wire NLW_U0_m_axi_rready_UNCONNECTED;
  wire NLW_U0_m_axi_wlast_UNCONNECTED;
  wire NLW_U0_m_axi_wvalid_UNCONNECTED;
  wire NLW_U0_m_axis_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_tvalid_UNCONNECTED;
  wire NLW_U0_prog_full_UNCONNECTED;
  wire NLW_U0_rd_rst_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_s_axis_tready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire NLW_U0_valid_UNCONNECTED;
  wire NLW_U0_wr_ack_UNCONNECTED;
  wire NLW_U0_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_wr_data_count_UNCONNECTED;
  wire [8:0]NLW_U0_data_count_UNCONNECTED;
  wire [71:67]NLW_U0_dout_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_awlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_U0_m_axi_wdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wuser_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_tdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tdest_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tid_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tkeep_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_tuser_UNCONNECTED;
  wire [8:0]NLW_U0_rd_data_count_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_ruser_UNCONNECTED;
  wire [8:0]NLW_U0_wr_data_count_UNCONNECTED;

  assign dout[71] = \<const0> ;
  assign dout[70:68] = \^dout [70:68];
  assign dout[67] = \<const0> ;
  assign dout[66:0] = \^dout [66:0];
  assign prog_full = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "8" *) 
  (* C_AXIS_TDEST_WIDTH = "1" *) 
  (* C_AXIS_TID_WIDTH = "1" *) 
  (* C_AXIS_TKEEP_WIDTH = "1" *) 
  (* C_AXIS_TSTRB_WIDTH = "1" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "1" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "1" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "0" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "9" *) 
  (* C_DEFAULT_VALUE = "BlankString" *) 
  (* C_DIN_WIDTH = "72" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "1" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "0" *) 
  (* C_DOUT_WIDTH = "72" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "zynquplus" *) 
  (* C_FULL_FLAGS_RST_VAL = "0" *) 
  (* C_HAS_ALMOST_EMPTY = "0" *) 
  (* C_HAS_ALMOST_FULL = "0" *) 
  (* C_HAS_AXIS_TDATA = "1" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "1" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "1" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "1" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "0" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "1" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "0" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "0" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "1" *) 
  (* C_HAS_UNDERFLOW = "1" *) 
  (* C_HAS_VALID = "0" *) 
  (* C_HAS_WR_ACK = "0" *) 
  (* C_HAS_WR_DATA_COUNT = "0" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "6" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_MEMORY_TYPE = "4" *) 
  (* C_MIF_FILE_NAME = "BlankString" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "2" *) 
  (* C_PRELOAD_REGS = "1" *) 
  (* C_PRIM_FIFO_TYPE = "512x72" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "512x72" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "512x72" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "6" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "7" *) 
  (* C_PROG_EMPTY_TYPE = "1" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "450" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "449" *) 
  (* C_PROG_FULL_TYPE = "1" *) 
  (* C_PROG_FULL_TYPE_AXIS = "0" *) 
  (* C_PROG_FULL_TYPE_RACH = "0" *) 
  (* C_PROG_FULL_TYPE_RDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WACH = "0" *) 
  (* C_PROG_FULL_TYPE_WDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WRCH = "0" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "9" *) 
  (* C_RD_DEPTH = "512" *) 
  (* C_RD_FREQ = "1" *) 
  (* C_RD_PNTR_WIDTH = "9" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "2" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "1" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "1" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "0" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "9" *) 
  (* C_WR_DEPTH = "512" *) 
  (* C_WR_DEPTH_AXIS = "1024" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "1" *) 
  (* C_WR_PNTR_WIDTH = "9" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "10" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  (* is_du_within_envelope = "true" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 U0
       (.almost_empty(NLW_U0_almost_empty_UNCONNECTED),
        .almost_full(NLW_U0_almost_full_UNCONNECTED),
        .axi_ar_data_count(NLW_U0_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_U0_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_U0_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_U0_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_U0_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_U0_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_U0_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_U0_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_U0_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_U0_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_U0_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_U0_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_U0_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_U0_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_U0_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_U0_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_U0_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_U0_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_U0_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_U0_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_U0_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_U0_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_U0_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_U0_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_U0_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_U0_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_U0_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_U0_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_U0_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_U0_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_U0_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_U0_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_U0_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_U0_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_U0_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_U0_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_U0_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_U0_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_U0_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_U0_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_U0_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_U0_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_U0_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_U0_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_U0_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_U0_axis_data_count_UNCONNECTED[10:0]),
        .axis_dbiterr(NLW_U0_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_U0_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_U0_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(NLW_U0_axis_prog_full_UNCONNECTED),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_U0_axis_rd_data_count_UNCONNECTED[10:0]),
        .axis_sbiterr(NLW_U0_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_U0_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_U0_axis_wr_data_count_UNCONNECTED[10:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(1'b0),
        .data_count(NLW_U0_data_count_UNCONNECTED[8:0]),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .din(din),
        .dout({NLW_U0_dout_UNCONNECTED[71],\^dout }),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_U0_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_U0_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_U0_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_U0_m_axi_arid_UNCONNECTED[0]),
        .m_axi_arlen(NLW_U0_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_U0_m_axi_arlock_UNCONNECTED[0]),
        .m_axi_arprot(NLW_U0_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_U0_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_U0_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_U0_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_U0_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_U0_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_U0_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_U0_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_U0_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_U0_m_axi_awid_UNCONNECTED[0]),
        .m_axi_awlen(NLW_U0_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_U0_m_axi_awlock_UNCONNECTED[0]),
        .m_axi_awprot(NLW_U0_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_U0_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_U0_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_U0_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_U0_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_U0_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid(1'b0),
        .m_axi_bready(NLW_U0_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid(1'b0),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_U0_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_U0_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_U0_m_axi_wid_UNCONNECTED[0]),
        .m_axi_wlast(NLW_U0_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_U0_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_U0_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_U0_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(NLW_U0_m_axis_tdata_UNCONNECTED[7:0]),
        .m_axis_tdest(NLW_U0_m_axis_tdest_UNCONNECTED[0]),
        .m_axis_tid(NLW_U0_m_axis_tid_UNCONNECTED[0]),
        .m_axis_tkeep(NLW_U0_m_axis_tkeep_UNCONNECTED[0]),
        .m_axis_tlast(NLW_U0_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_U0_m_axis_tstrb_UNCONNECTED[0]),
        .m_axis_tuser(NLW_U0_m_axis_tuser_UNCONNECTED[3:0]),
        .m_axis_tvalid(NLW_U0_m_axis_tvalid_UNCONNECTED),
        .overflow(overflow),
        .prog_empty(prog_empty),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full(NLW_U0_prog_full_UNCONNECTED),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(rd_clk),
        .rd_data_count(NLW_U0_rd_data_count_UNCONNECTED[8:0]),
        .rd_en(rd_en),
        .rd_rst(1'b0),
        .rd_rst_busy(NLW_U0_rd_rst_busy_UNCONNECTED),
        .rst(1'b0),
        .s_aclk(1'b0),
        .s_aclk_en(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid(1'b0),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock(1'b0),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid(1'b0),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock(1'b0),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_U0_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_U0_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid(1'b0),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tdest(1'b0),
        .s_axis_tid(1'b0),
        .s_axis_tkeep(1'b0),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_U0_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb(1'b0),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(srst),
        .underflow(underflow),
        .valid(NLW_U0_valid_UNCONNECTED),
        .wr_ack(NLW_U0_wr_ack_UNCONNECTED),
        .wr_clk(wr_clk),
        .wr_data_count(NLW_U0_wr_data_count_UNCONNECTED[8:0]),
        .wr_en(wr_en),
        .wr_rst(1'b0),
        .wr_rst_busy(NLW_U0_wr_rst_busy_UNCONNECTED));
endmodule

(* CHECK_LICENSE_TYPE = "aurora_64b66b_rx_0_fifo_gen_slave,fifo_generator_v13_2_5,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "aurora_64b66b_rx_0_fifo_gen_slave" *) 
(* X_CORE_INFO = "fifo_generator_v13_2_5,Vivado 2020.2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_fifo_gen_slave__xdcDup__1
   (srst,
    wr_clk,
    rd_clk,
    din,
    wr_en,
    rd_en,
    dout,
    full,
    overflow,
    empty,
    underflow,
    prog_full,
    prog_empty,
    wr_rst_busy,
    rd_rst_busy);
  input srst;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 write_clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME write_clk, FREQ_HZ 1000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0" *) input wr_clk;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 read_clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME read_clk, FREQ_HZ 1000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0" *) input rd_clk;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA" *) input [71:0]din;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN" *) input wr_en;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN" *) input rd_en;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA" *) output [71:0]dout;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL" *) output full;
  output overflow;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY" *) output empty;
  output underflow;
  output prog_full;
  output prog_empty;
  output wr_rst_busy;
  output rd_rst_busy;

  wire \<const0> ;
  wire [71:0]din;
  wire [70:0]\^dout ;
  wire empty;
  wire full;
  wire overflow;
  wire prog_empty;
  wire rd_clk;
  wire rd_en;
  wire srst;
  wire underflow;
  wire wr_clk;
  wire wr_en;
  wire NLW_U0_almost_empty_UNCONNECTED;
  wire NLW_U0_almost_full_UNCONNECTED;
  wire NLW_U0_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_overflow_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_full_UNCONNECTED;
  wire NLW_U0_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_underflow_UNCONNECTED;
  wire NLW_U0_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_overflow_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_full_UNCONNECTED;
  wire NLW_U0_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_underflow_UNCONNECTED;
  wire NLW_U0_axi_b_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_overflow_UNCONNECTED;
  wire NLW_U0_axi_b_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_b_prog_full_UNCONNECTED;
  wire NLW_U0_axi_b_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_underflow_UNCONNECTED;
  wire NLW_U0_axi_r_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_overflow_UNCONNECTED;
  wire NLW_U0_axi_r_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_r_prog_full_UNCONNECTED;
  wire NLW_U0_axi_r_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_underflow_UNCONNECTED;
  wire NLW_U0_axi_w_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_overflow_UNCONNECTED;
  wire NLW_U0_axi_w_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_w_prog_full_UNCONNECTED;
  wire NLW_U0_axi_w_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_underflow_UNCONNECTED;
  wire NLW_U0_axis_dbiterr_UNCONNECTED;
  wire NLW_U0_axis_overflow_UNCONNECTED;
  wire NLW_U0_axis_prog_empty_UNCONNECTED;
  wire NLW_U0_axis_prog_full_UNCONNECTED;
  wire NLW_U0_axis_sbiterr_UNCONNECTED;
  wire NLW_U0_axis_underflow_UNCONNECTED;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_m_axi_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_awvalid_UNCONNECTED;
  wire NLW_U0_m_axi_bready_UNCONNECTED;
  wire NLW_U0_m_axi_rready_UNCONNECTED;
  wire NLW_U0_m_axi_wlast_UNCONNECTED;
  wire NLW_U0_m_axi_wvalid_UNCONNECTED;
  wire NLW_U0_m_axis_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_tvalid_UNCONNECTED;
  wire NLW_U0_prog_full_UNCONNECTED;
  wire NLW_U0_rd_rst_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_s_axis_tready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire NLW_U0_valid_UNCONNECTED;
  wire NLW_U0_wr_ack_UNCONNECTED;
  wire NLW_U0_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_wr_data_count_UNCONNECTED;
  wire [8:0]NLW_U0_data_count_UNCONNECTED;
  wire [71:67]NLW_U0_dout_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_awlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_U0_m_axi_wdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wuser_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_tdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tdest_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tid_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tkeep_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_tuser_UNCONNECTED;
  wire [8:0]NLW_U0_rd_data_count_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_ruser_UNCONNECTED;
  wire [8:0]NLW_U0_wr_data_count_UNCONNECTED;

  assign dout[71] = \<const0> ;
  assign dout[70:68] = \^dout [70:68];
  assign dout[67] = \<const0> ;
  assign dout[66:0] = \^dout [66:0];
  assign prog_full = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "8" *) 
  (* C_AXIS_TDEST_WIDTH = "1" *) 
  (* C_AXIS_TID_WIDTH = "1" *) 
  (* C_AXIS_TKEEP_WIDTH = "1" *) 
  (* C_AXIS_TSTRB_WIDTH = "1" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "1" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "1" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "0" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "9" *) 
  (* C_DEFAULT_VALUE = "BlankString" *) 
  (* C_DIN_WIDTH = "72" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "1" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "0" *) 
  (* C_DOUT_WIDTH = "72" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "zynquplus" *) 
  (* C_FULL_FLAGS_RST_VAL = "0" *) 
  (* C_HAS_ALMOST_EMPTY = "0" *) 
  (* C_HAS_ALMOST_FULL = "0" *) 
  (* C_HAS_AXIS_TDATA = "1" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "1" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "1" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "1" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "0" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "1" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "0" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "0" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "1" *) 
  (* C_HAS_UNDERFLOW = "1" *) 
  (* C_HAS_VALID = "0" *) 
  (* C_HAS_WR_ACK = "0" *) 
  (* C_HAS_WR_DATA_COUNT = "0" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "6" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_MEMORY_TYPE = "4" *) 
  (* C_MIF_FILE_NAME = "BlankString" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "2" *) 
  (* C_PRELOAD_REGS = "1" *) 
  (* C_PRIM_FIFO_TYPE = "512x72" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "512x72" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "512x72" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "6" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "7" *) 
  (* C_PROG_EMPTY_TYPE = "1" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "450" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "449" *) 
  (* C_PROG_FULL_TYPE = "1" *) 
  (* C_PROG_FULL_TYPE_AXIS = "0" *) 
  (* C_PROG_FULL_TYPE_RACH = "0" *) 
  (* C_PROG_FULL_TYPE_RDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WACH = "0" *) 
  (* C_PROG_FULL_TYPE_WDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WRCH = "0" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "9" *) 
  (* C_RD_DEPTH = "512" *) 
  (* C_RD_FREQ = "1" *) 
  (* C_RD_PNTR_WIDTH = "9" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "2" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "1" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "1" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "0" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "9" *) 
  (* C_WR_DEPTH = "512" *) 
  (* C_WR_DEPTH_AXIS = "1024" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "1" *) 
  (* C_WR_PNTR_WIDTH = "9" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "10" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  (* is_du_within_envelope = "true" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__3 U0
       (.almost_empty(NLW_U0_almost_empty_UNCONNECTED),
        .almost_full(NLW_U0_almost_full_UNCONNECTED),
        .axi_ar_data_count(NLW_U0_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_U0_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_U0_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_U0_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_U0_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_U0_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_U0_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_U0_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_U0_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_U0_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_U0_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_U0_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_U0_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_U0_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_U0_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_U0_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_U0_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_U0_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_U0_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_U0_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_U0_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_U0_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_U0_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_U0_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_U0_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_U0_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_U0_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_U0_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_U0_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_U0_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_U0_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_U0_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_U0_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_U0_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_U0_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_U0_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_U0_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_U0_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_U0_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_U0_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_U0_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_U0_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_U0_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_U0_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_U0_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_U0_axis_data_count_UNCONNECTED[10:0]),
        .axis_dbiterr(NLW_U0_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_U0_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_U0_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(NLW_U0_axis_prog_full_UNCONNECTED),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_U0_axis_rd_data_count_UNCONNECTED[10:0]),
        .axis_sbiterr(NLW_U0_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_U0_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_U0_axis_wr_data_count_UNCONNECTED[10:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(1'b0),
        .data_count(NLW_U0_data_count_UNCONNECTED[8:0]),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .din(din),
        .dout({NLW_U0_dout_UNCONNECTED[71],\^dout }),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_U0_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_U0_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_U0_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_U0_m_axi_arid_UNCONNECTED[0]),
        .m_axi_arlen(NLW_U0_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_U0_m_axi_arlock_UNCONNECTED[0]),
        .m_axi_arprot(NLW_U0_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_U0_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_U0_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_U0_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_U0_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_U0_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_U0_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_U0_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_U0_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_U0_m_axi_awid_UNCONNECTED[0]),
        .m_axi_awlen(NLW_U0_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_U0_m_axi_awlock_UNCONNECTED[0]),
        .m_axi_awprot(NLW_U0_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_U0_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_U0_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_U0_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_U0_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_U0_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid(1'b0),
        .m_axi_bready(NLW_U0_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid(1'b0),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_U0_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_U0_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_U0_m_axi_wid_UNCONNECTED[0]),
        .m_axi_wlast(NLW_U0_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_U0_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_U0_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_U0_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(NLW_U0_m_axis_tdata_UNCONNECTED[7:0]),
        .m_axis_tdest(NLW_U0_m_axis_tdest_UNCONNECTED[0]),
        .m_axis_tid(NLW_U0_m_axis_tid_UNCONNECTED[0]),
        .m_axis_tkeep(NLW_U0_m_axis_tkeep_UNCONNECTED[0]),
        .m_axis_tlast(NLW_U0_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_U0_m_axis_tstrb_UNCONNECTED[0]),
        .m_axis_tuser(NLW_U0_m_axis_tuser_UNCONNECTED[3:0]),
        .m_axis_tvalid(NLW_U0_m_axis_tvalid_UNCONNECTED),
        .overflow(overflow),
        .prog_empty(prog_empty),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full(NLW_U0_prog_full_UNCONNECTED),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(rd_clk),
        .rd_data_count(NLW_U0_rd_data_count_UNCONNECTED[8:0]),
        .rd_en(rd_en),
        .rd_rst(1'b0),
        .rd_rst_busy(NLW_U0_rd_rst_busy_UNCONNECTED),
        .rst(1'b0),
        .s_aclk(1'b0),
        .s_aclk_en(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid(1'b0),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock(1'b0),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid(1'b0),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock(1'b0),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_U0_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_U0_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid(1'b0),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tdest(1'b0),
        .s_axis_tid(1'b0),
        .s_axis_tkeep(1'b0),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_U0_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb(1'b0),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(srst),
        .underflow(underflow),
        .valid(NLW_U0_valid_UNCONNECTED),
        .wr_ack(NLW_U0_wr_ack_UNCONNECTED),
        .wr_clk(wr_clk),
        .wr_data_count(NLW_U0_wr_data_count_UNCONNECTED[8:0]),
        .wr_en(wr_en),
        .wr_rst(1'b0),
        .wr_rst_busy(NLW_U0_wr_rst_busy_UNCONNECTED));
endmodule

(* CHECK_LICENSE_TYPE = "aurora_64b66b_rx_0_fifo_gen_slave,fifo_generator_v13_2_5,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "aurora_64b66b_rx_0_fifo_gen_slave" *) 
(* X_CORE_INFO = "fifo_generator_v13_2_5,Vivado 2020.2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_fifo_gen_slave__xdcDup__2
   (srst,
    wr_clk,
    rd_clk,
    din,
    wr_en,
    rd_en,
    dout,
    full,
    overflow,
    empty,
    underflow,
    prog_full,
    prog_empty,
    wr_rst_busy,
    rd_rst_busy);
  input srst;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 write_clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME write_clk, FREQ_HZ 1000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0" *) input wr_clk;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 read_clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME read_clk, FREQ_HZ 1000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0" *) input rd_clk;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA" *) input [71:0]din;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN" *) input wr_en;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN" *) input rd_en;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA" *) output [71:0]dout;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL" *) output full;
  output overflow;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY" *) output empty;
  output underflow;
  output prog_full;
  output prog_empty;
  output wr_rst_busy;
  output rd_rst_busy;

  wire \<const0> ;
  wire [71:0]din;
  wire [70:0]\^dout ;
  wire empty;
  wire full;
  wire overflow;
  wire prog_empty;
  wire rd_clk;
  wire rd_en;
  wire srst;
  wire underflow;
  wire wr_clk;
  wire wr_en;
  wire NLW_U0_almost_empty_UNCONNECTED;
  wire NLW_U0_almost_full_UNCONNECTED;
  wire NLW_U0_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_overflow_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_full_UNCONNECTED;
  wire NLW_U0_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_underflow_UNCONNECTED;
  wire NLW_U0_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_overflow_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_full_UNCONNECTED;
  wire NLW_U0_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_underflow_UNCONNECTED;
  wire NLW_U0_axi_b_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_overflow_UNCONNECTED;
  wire NLW_U0_axi_b_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_b_prog_full_UNCONNECTED;
  wire NLW_U0_axi_b_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_underflow_UNCONNECTED;
  wire NLW_U0_axi_r_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_overflow_UNCONNECTED;
  wire NLW_U0_axi_r_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_r_prog_full_UNCONNECTED;
  wire NLW_U0_axi_r_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_underflow_UNCONNECTED;
  wire NLW_U0_axi_w_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_overflow_UNCONNECTED;
  wire NLW_U0_axi_w_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_w_prog_full_UNCONNECTED;
  wire NLW_U0_axi_w_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_underflow_UNCONNECTED;
  wire NLW_U0_axis_dbiterr_UNCONNECTED;
  wire NLW_U0_axis_overflow_UNCONNECTED;
  wire NLW_U0_axis_prog_empty_UNCONNECTED;
  wire NLW_U0_axis_prog_full_UNCONNECTED;
  wire NLW_U0_axis_sbiterr_UNCONNECTED;
  wire NLW_U0_axis_underflow_UNCONNECTED;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_m_axi_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_awvalid_UNCONNECTED;
  wire NLW_U0_m_axi_bready_UNCONNECTED;
  wire NLW_U0_m_axi_rready_UNCONNECTED;
  wire NLW_U0_m_axi_wlast_UNCONNECTED;
  wire NLW_U0_m_axi_wvalid_UNCONNECTED;
  wire NLW_U0_m_axis_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_tvalid_UNCONNECTED;
  wire NLW_U0_prog_full_UNCONNECTED;
  wire NLW_U0_rd_rst_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_s_axis_tready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire NLW_U0_valid_UNCONNECTED;
  wire NLW_U0_wr_ack_UNCONNECTED;
  wire NLW_U0_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_wr_data_count_UNCONNECTED;
  wire [8:0]NLW_U0_data_count_UNCONNECTED;
  wire [71:67]NLW_U0_dout_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_awlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_U0_m_axi_wdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wuser_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_tdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tdest_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tid_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tkeep_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_tuser_UNCONNECTED;
  wire [8:0]NLW_U0_rd_data_count_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_ruser_UNCONNECTED;
  wire [8:0]NLW_U0_wr_data_count_UNCONNECTED;

  assign dout[71] = \<const0> ;
  assign dout[70:68] = \^dout [70:68];
  assign dout[67] = \<const0> ;
  assign dout[66:0] = \^dout [66:0];
  assign prog_full = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "8" *) 
  (* C_AXIS_TDEST_WIDTH = "1" *) 
  (* C_AXIS_TID_WIDTH = "1" *) 
  (* C_AXIS_TKEEP_WIDTH = "1" *) 
  (* C_AXIS_TSTRB_WIDTH = "1" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "1" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "1" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "0" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "9" *) 
  (* C_DEFAULT_VALUE = "BlankString" *) 
  (* C_DIN_WIDTH = "72" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "1" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "0" *) 
  (* C_DOUT_WIDTH = "72" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "zynquplus" *) 
  (* C_FULL_FLAGS_RST_VAL = "0" *) 
  (* C_HAS_ALMOST_EMPTY = "0" *) 
  (* C_HAS_ALMOST_FULL = "0" *) 
  (* C_HAS_AXIS_TDATA = "1" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "1" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "1" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "1" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "0" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "1" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "0" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "0" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "1" *) 
  (* C_HAS_UNDERFLOW = "1" *) 
  (* C_HAS_VALID = "0" *) 
  (* C_HAS_WR_ACK = "0" *) 
  (* C_HAS_WR_DATA_COUNT = "0" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "6" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_MEMORY_TYPE = "4" *) 
  (* C_MIF_FILE_NAME = "BlankString" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "2" *) 
  (* C_PRELOAD_REGS = "1" *) 
  (* C_PRIM_FIFO_TYPE = "512x72" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "512x72" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "512x72" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "6" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "7" *) 
  (* C_PROG_EMPTY_TYPE = "1" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "450" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "449" *) 
  (* C_PROG_FULL_TYPE = "1" *) 
  (* C_PROG_FULL_TYPE_AXIS = "0" *) 
  (* C_PROG_FULL_TYPE_RACH = "0" *) 
  (* C_PROG_FULL_TYPE_RDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WACH = "0" *) 
  (* C_PROG_FULL_TYPE_WDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WRCH = "0" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "9" *) 
  (* C_RD_DEPTH = "512" *) 
  (* C_RD_FREQ = "1" *) 
  (* C_RD_PNTR_WIDTH = "9" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "2" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "1" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "1" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "0" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "9" *) 
  (* C_WR_DEPTH = "512" *) 
  (* C_WR_DEPTH_AXIS = "1024" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "1" *) 
  (* C_WR_PNTR_WIDTH = "9" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "10" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  (* is_du_within_envelope = "true" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__4 U0
       (.almost_empty(NLW_U0_almost_empty_UNCONNECTED),
        .almost_full(NLW_U0_almost_full_UNCONNECTED),
        .axi_ar_data_count(NLW_U0_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_U0_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_U0_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_U0_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_U0_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_U0_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_U0_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_U0_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_U0_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_U0_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_U0_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_U0_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_U0_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_U0_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_U0_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_U0_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_U0_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_U0_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_U0_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_U0_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_U0_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_U0_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_U0_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_U0_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_U0_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_U0_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_U0_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_U0_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_U0_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_U0_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_U0_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_U0_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_U0_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_U0_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_U0_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_U0_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_U0_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_U0_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_U0_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_U0_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_U0_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_U0_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_U0_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_U0_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_U0_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_U0_axis_data_count_UNCONNECTED[10:0]),
        .axis_dbiterr(NLW_U0_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_U0_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_U0_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(NLW_U0_axis_prog_full_UNCONNECTED),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_U0_axis_rd_data_count_UNCONNECTED[10:0]),
        .axis_sbiterr(NLW_U0_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_U0_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_U0_axis_wr_data_count_UNCONNECTED[10:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(1'b0),
        .data_count(NLW_U0_data_count_UNCONNECTED[8:0]),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .din(din),
        .dout({NLW_U0_dout_UNCONNECTED[71],\^dout }),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_U0_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_U0_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_U0_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_U0_m_axi_arid_UNCONNECTED[0]),
        .m_axi_arlen(NLW_U0_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_U0_m_axi_arlock_UNCONNECTED[0]),
        .m_axi_arprot(NLW_U0_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_U0_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_U0_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_U0_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_U0_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_U0_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_U0_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_U0_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_U0_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_U0_m_axi_awid_UNCONNECTED[0]),
        .m_axi_awlen(NLW_U0_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_U0_m_axi_awlock_UNCONNECTED[0]),
        .m_axi_awprot(NLW_U0_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_U0_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_U0_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_U0_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_U0_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_U0_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid(1'b0),
        .m_axi_bready(NLW_U0_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid(1'b0),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_U0_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_U0_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_U0_m_axi_wid_UNCONNECTED[0]),
        .m_axi_wlast(NLW_U0_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_U0_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_U0_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_U0_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(NLW_U0_m_axis_tdata_UNCONNECTED[7:0]),
        .m_axis_tdest(NLW_U0_m_axis_tdest_UNCONNECTED[0]),
        .m_axis_tid(NLW_U0_m_axis_tid_UNCONNECTED[0]),
        .m_axis_tkeep(NLW_U0_m_axis_tkeep_UNCONNECTED[0]),
        .m_axis_tlast(NLW_U0_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_U0_m_axis_tstrb_UNCONNECTED[0]),
        .m_axis_tuser(NLW_U0_m_axis_tuser_UNCONNECTED[3:0]),
        .m_axis_tvalid(NLW_U0_m_axis_tvalid_UNCONNECTED),
        .overflow(overflow),
        .prog_empty(prog_empty),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full(NLW_U0_prog_full_UNCONNECTED),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(rd_clk),
        .rd_data_count(NLW_U0_rd_data_count_UNCONNECTED[8:0]),
        .rd_en(rd_en),
        .rd_rst(1'b0),
        .rd_rst_busy(NLW_U0_rd_rst_busy_UNCONNECTED),
        .rst(1'b0),
        .s_aclk(1'b0),
        .s_aclk_en(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid(1'b0),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock(1'b0),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid(1'b0),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock(1'b0),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_U0_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_U0_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid(1'b0),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tdest(1'b0),
        .s_axis_tid(1'b0),
        .s_axis_tkeep(1'b0),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_U0_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb(1'b0),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(srst),
        .underflow(underflow),
        .valid(NLW_U0_valid_UNCONNECTED),
        .wr_ack(NLW_U0_wr_ack_UNCONNECTED),
        .wr_clk(wr_clk),
        .wr_data_count(NLW_U0_wr_data_count_UNCONNECTED[8:0]),
        .wr_en(wr_en),
        .wr_rst(1'b0),
        .wr_rst_busy(NLW_U0_wr_rst_busy_UNCONNECTED));
endmodule

(* CHECK_LICENSE_TYPE = "aurora_64b66b_rx_0_gt,aurora_64b66b_rx_0_gt_gtwizard_top,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "aurora_64b66b_rx_0_gt_gtwizard_top,Vivado 2020.2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_gt
   (gtwiz_userclk_tx_active_in,
    gtwiz_userclk_rx_active_in,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_all_in,
    gtwiz_reset_tx_pll_and_datapath_in,
    gtwiz_reset_tx_datapath_in,
    gtwiz_reset_rx_pll_and_datapath_in,
    gtwiz_reset_rx_datapath_in,
    gtwiz_reset_qpll0lock_in,
    gtwiz_reset_rx_cdr_stable_out,
    gtwiz_reset_tx_done_out,
    gtwiz_reset_rx_done_out,
    gtwiz_reset_qpll0reset_out,
    gtwiz_userdata_tx_in,
    gtwiz_userdata_rx_out,
    drpaddr_in,
    drpclk_in,
    drpdi_in,
    drpen_in,
    drpwe_in,
    eyescanreset_in,
    eyescantrigger_in,
    gtrefclk0_in,
    gtyrxn_in,
    gtyrxp_in,
    loopback_in,
    pcsrsvdin_in,
    qpll0clk_in,
    qpll0refclk_in,
    qpll1clk_in,
    qpll1refclk_in,
    rxbufreset_in,
    rxcdrhold_in,
    rxcdrovrden_in,
    rxdfelpmreset_in,
    rxgearboxslip_in,
    rxlpmen_in,
    rxpcsreset_in,
    rxpmareset_in,
    rxpolarity_in,
    rxprbscntreset_in,
    rxprbssel_in,
    rxusrclk_in,
    rxusrclk2_in,
    txdiffctrl_in,
    txheader_in,
    txinhibit_in,
    txpcsreset_in,
    txpmareset_in,
    txpolarity_in,
    txpostcursor_in,
    txprbsforceerr_in,
    txprbssel_in,
    txprecursor_in,
    txsequence_in,
    txusrclk_in,
    txusrclk2_in,
    dmonitorout_out,
    drpdo_out,
    drprdy_out,
    eyescandataerror_out,
    gtpowergood_out,
    gtytxn_out,
    gtytxp_out,
    rxbufstatus_out,
    rxdatavalid_out,
    rxheader_out,
    rxheadervalid_out,
    rxoutclk_out,
    rxpmaresetdone_out,
    rxprbserr_out,
    rxresetdone_out,
    rxstartofseq_out,
    txbufstatus_out,
    txoutclk_out,
    txoutclkfabric_out,
    txoutclkpcs_out,
    txpmaresetdone_out,
    txresetdone_out,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7);
  input [0:0]gtwiz_userclk_tx_active_in;
  input [0:0]gtwiz_userclk_rx_active_in;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_all_in;
  input [0:0]gtwiz_reset_tx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_tx_datapath_in;
  input [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input [0:0]gtwiz_reset_qpll0lock_in;
  output [0:0]gtwiz_reset_rx_cdr_stable_out;
  output [0:0]gtwiz_reset_tx_done_out;
  output [0:0]gtwiz_reset_rx_done_out;
  output [0:0]gtwiz_reset_qpll0reset_out;
  input [255:0]gtwiz_userdata_tx_in;
  output [255:0]gtwiz_userdata_rx_out;
  input [39:0]drpaddr_in;
  input [3:0]drpclk_in;
  input [63:0]drpdi_in;
  input [3:0]drpen_in;
  input [3:0]drpwe_in;
  input [3:0]eyescanreset_in;
  input [3:0]eyescantrigger_in;
  input [3:0]gtrefclk0_in;
  input [3:0]gtyrxn_in;
  input [3:0]gtyrxp_in;
  input [11:0]loopback_in;
  input [63:0]pcsrsvdin_in;
  input [3:0]qpll0clk_in;
  input [3:0]qpll0refclk_in;
  input [3:0]qpll1clk_in;
  input [3:0]qpll1refclk_in;
  input [3:0]rxbufreset_in;
  input [3:0]rxcdrhold_in;
  input [3:0]rxcdrovrden_in;
  input [3:0]rxdfelpmreset_in;
  input [3:0]rxgearboxslip_in;
  input [3:0]rxlpmen_in;
  input [3:0]rxpcsreset_in;
  input [3:0]rxpmareset_in;
  input [3:0]rxpolarity_in;
  input [3:0]rxprbscntreset_in;
  input [15:0]rxprbssel_in;
  input [3:0]rxusrclk_in;
  input [3:0]rxusrclk2_in;
  input [19:0]txdiffctrl_in;
  input [23:0]txheader_in;
  input [3:0]txinhibit_in;
  input [3:0]txpcsreset_in;
  input [3:0]txpmareset_in;
  input [3:0]txpolarity_in;
  input [19:0]txpostcursor_in;
  input [3:0]txprbsforceerr_in;
  input [15:0]txprbssel_in;
  input [19:0]txprecursor_in;
  input [27:0]txsequence_in;
  input [3:0]txusrclk_in;
  input [3:0]txusrclk2_in;
  output [63:0]dmonitorout_out;
  output [63:0]drpdo_out;
  output [3:0]drprdy_out;
  output [3:0]eyescandataerror_out;
  output [3:0]gtpowergood_out;
  output [3:0]gtytxn_out;
  output [3:0]gtytxp_out;
  output [11:0]rxbufstatus_out;
  output [7:0]rxdatavalid_out;
  output [23:0]rxheader_out;
  output [7:0]rxheadervalid_out;
  output [3:0]rxoutclk_out;
  output [3:0]rxpmaresetdone_out;
  output [3:0]rxprbserr_out;
  output [3:0]rxresetdone_out;
  output [7:0]rxstartofseq_out;
  output [7:0]txbufstatus_out;
  output [3:0]txoutclk_out;
  output [3:0]txoutclkfabric_out;
  output [3:0]txoutclkpcs_out;
  output [3:0]txpmaresetdone_out;
  output [3:0]txresetdone_out;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  output lopt_7;

  wire \<const0> ;
  wire [39:0]drpaddr_in;
  wire [3:0]drpclk_in;
  wire [63:0]drpdi_in;
  wire [63:0]drpdo_out;
  wire [3:0]drpen_in;
  wire [3:0]drprdy_out;
  wire [3:0]drpwe_in;
  wire [3:0]gtpowergood_out;
  wire [3:0]gtrefclk0_in;
  wire [0:0]gtwiz_reset_qpll0lock_in;
  wire [0:0]gtwiz_reset_qpll0reset_out;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire [0:0]gtwiz_reset_rx_done_out;
  wire [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  wire [0:0]gtwiz_reset_tx_done_out;
  wire [0:0]gtwiz_userclk_rx_active_in;
  wire [255:0]gtwiz_userdata_rx_out;
  wire [3:0]gtyrxn_in;
  wire [3:0]gtyrxp_in;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire [3:0]qpll0clk_in;
  wire [3:0]qpll0refclk_in;
  wire [11:2]\^rxbufstatus_out ;
  wire [3:0]rxcdrovrden_in;
  wire [6:0]\^rxdatavalid_out ;
  wire [3:0]rxgearboxslip_in;
  wire [19:0]\^rxheader_out ;
  wire [6:0]\^rxheadervalid_out ;
  wire [2:2]\^rxoutclk_out ;
  wire [3:0]rxpmaresetdone_out;
  wire [3:0]rxpolarity_in;
  wire [3:0]rxusrclk2_in;
  wire [3:0]rxusrclk_in;
  wire [2:2]\^txoutclk_out ;
  wire [3:0]txpmaresetdone_out;
  wire [3:0]NLW_inst_bufgtce_out_UNCONNECTED;
  wire [11:0]NLW_inst_bufgtcemask_out_UNCONNECTED;
  wire [35:0]NLW_inst_bufgtdiv_out_UNCONNECTED;
  wire [3:0]NLW_inst_bufgtreset_out_UNCONNECTED;
  wire [11:0]NLW_inst_bufgtrstmask_out_UNCONNECTED;
  wire [3:0]NLW_inst_cpllfbclklost_out_UNCONNECTED;
  wire [3:0]NLW_inst_cplllock_out_UNCONNECTED;
  wire [3:0]NLW_inst_cpllrefclklost_out_UNCONNECTED;
  wire [63:0]NLW_inst_dmonitorout_out_UNCONNECTED;
  wire [3:0]NLW_inst_dmonitoroutclk_out_UNCONNECTED;
  wire [15:0]NLW_inst_drpdo_common_out_UNCONNECTED;
  wire [0:0]NLW_inst_drprdy_common_out_UNCONNECTED;
  wire [3:0]NLW_inst_eyescandataerror_out_UNCONNECTED;
  wire [0:0]NLW_inst_gthtxn_out_UNCONNECTED;
  wire [0:0]NLW_inst_gthtxp_out_UNCONNECTED;
  wire [3:0]NLW_inst_gtrefclkmonitor_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_buffbypass_rx_done_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_buffbypass_rx_error_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_buffbypass_tx_done_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_buffbypass_tx_error_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_rx_active_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_rx_srcclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_rx_usrclk2_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_rx_usrclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_tx_active_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_tx_srcclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_tx_usrclk2_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_tx_usrclk_out_UNCONNECTED;
  wire [3:0]NLW_inst_gtytxn_out_UNCONNECTED;
  wire [3:0]NLW_inst_gtytxp_out_UNCONNECTED;
  wire [3:0]NLW_inst_pcierategen3_out_UNCONNECTED;
  wire [3:0]NLW_inst_pcierateidle_out_UNCONNECTED;
  wire [7:0]NLW_inst_pcierateqpllpd_out_UNCONNECTED;
  wire [7:0]NLW_inst_pcierateqpllreset_out_UNCONNECTED;
  wire [3:0]NLW_inst_pciesynctxsyncdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_pcieusergen3rdy_out_UNCONNECTED;
  wire [3:0]NLW_inst_pcieuserphystatusrst_out_UNCONNECTED;
  wire [3:0]NLW_inst_pcieuserratestart_out_UNCONNECTED;
  wire [63:0]NLW_inst_pcsrsvdout_out_UNCONNECTED;
  wire [3:0]NLW_inst_phystatus_out_UNCONNECTED;
  wire [63:0]NLW_inst_pinrsrvdas_out_UNCONNECTED;
  wire [7:0]NLW_inst_pmarsvdout0_out_UNCONNECTED;
  wire [7:0]NLW_inst_pmarsvdout1_out_UNCONNECTED;
  wire [3:0]NLW_inst_powerpresent_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0fbclklost_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0lock_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0outclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0outrefclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0refclklost_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1fbclklost_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1lock_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1outclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1outrefclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1refclklost_out_UNCONNECTED;
  wire [7:0]NLW_inst_qplldmonitor0_out_UNCONNECTED;
  wire [7:0]NLW_inst_qplldmonitor1_out_UNCONNECTED;
  wire [0:0]NLW_inst_refclkoutmonitor0_out_UNCONNECTED;
  wire [0:0]NLW_inst_refclkoutmonitor1_out_UNCONNECTED;
  wire [3:0]NLW_inst_resetexception_out_UNCONNECTED;
  wire [10:0]NLW_inst_rxbufstatus_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxbyteisaligned_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxbyterealign_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxcdrlock_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxcdrphdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxchanbondseq_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxchanisaligned_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxchanrealign_out_UNCONNECTED;
  wire [19:0]NLW_inst_rxchbondo_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxckcaldone_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxclkcorcnt_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxcominitdet_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxcommadet_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxcomsasdet_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxcomwakedet_out_UNCONNECTED;
  wire [63:0]NLW_inst_rxctrl0_out_UNCONNECTED;
  wire [63:0]NLW_inst_rxctrl1_out_UNCONNECTED;
  wire [31:0]NLW_inst_rxctrl2_out_UNCONNECTED;
  wire [31:0]NLW_inst_rxctrl3_out_UNCONNECTED;
  wire [511:0]NLW_inst_rxdata_out_UNCONNECTED;
  wire [31:0]NLW_inst_rxdataextendrsvd_out_UNCONNECTED;
  wire [7:1]NLW_inst_rxdatavalid_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxdlysresetdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxelecidle_out_UNCONNECTED;
  wire [23:2]NLW_inst_rxheader_out_UNCONNECTED;
  wire [7:1]NLW_inst_rxheadervalid_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxlfpstresetdet_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxlfpsu2lpexitdet_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxlfpsu3wakedet_out_UNCONNECTED;
  wire [31:0]NLW_inst_rxmonitorout_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxosintdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxosintstarted_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxosintstrobedone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxosintstrobestarted_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxoutclk_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxoutclkfabric_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxoutclkpcs_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxphaligndone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxphalignerr_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxprbserr_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxprbslocked_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxprgdivresetdone_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxqpisenn_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxqpisenp_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxratedone_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxrecclk0_sel_out_UNCONNECTED;
  wire [1:0]NLW_inst_rxrecclk0sel_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxrecclk1_sel_out_UNCONNECTED;
  wire [1:0]NLW_inst_rxrecclk1sel_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxrecclkout_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxresetdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxsliderdy_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxslipdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxslipoutclkrdy_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxslippmardy_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxstartofseq_out_UNCONNECTED;
  wire [11:0]NLW_inst_rxstatus_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxsyncdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxsyncout_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxvalid_out_UNCONNECTED;
  wire [3:0]NLW_inst_sdm0finalout_out_UNCONNECTED;
  wire [14:0]NLW_inst_sdm0testdata_out_UNCONNECTED;
  wire [3:0]NLW_inst_sdm1finalout_out_UNCONNECTED;
  wire [14:0]NLW_inst_sdm1testdata_out_UNCONNECTED;
  wire [0:0]NLW_inst_tcongpo_out_UNCONNECTED;
  wire [0:0]NLW_inst_tconrsvdout0_out_UNCONNECTED;
  wire [7:0]NLW_inst_txbufstatus_out_UNCONNECTED;
  wire [3:0]NLW_inst_txcomfinish_out_UNCONNECTED;
  wire [3:0]NLW_inst_txdccdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_txdlysresetdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_txoutclk_out_UNCONNECTED;
  wire [3:0]NLW_inst_txoutclkfabric_out_UNCONNECTED;
  wire [3:0]NLW_inst_txoutclkpcs_out_UNCONNECTED;
  wire [3:0]NLW_inst_txphaligndone_out_UNCONNECTED;
  wire [3:0]NLW_inst_txphinitdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_txprgdivresetdone_out_UNCONNECTED;
  wire [0:0]NLW_inst_txqpisenn_out_UNCONNECTED;
  wire [0:0]NLW_inst_txqpisenp_out_UNCONNECTED;
  wire [3:0]NLW_inst_txratedone_out_UNCONNECTED;
  wire [3:0]NLW_inst_txresetdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_txsyncdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_txsyncout_out_UNCONNECTED;
  wire [15:0]NLW_inst_ubdaddr_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubden_out_UNCONNECTED;
  wire [15:0]NLW_inst_ubdi_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubdwe_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubmdmtdo_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubrsvdout_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubtxuart_out_UNCONNECTED;

  assign dmonitorout_out[63] = \<const0> ;
  assign dmonitorout_out[62] = \<const0> ;
  assign dmonitorout_out[61] = \<const0> ;
  assign dmonitorout_out[60] = \<const0> ;
  assign dmonitorout_out[59] = \<const0> ;
  assign dmonitorout_out[58] = \<const0> ;
  assign dmonitorout_out[57] = \<const0> ;
  assign dmonitorout_out[56] = \<const0> ;
  assign dmonitorout_out[55] = \<const0> ;
  assign dmonitorout_out[54] = \<const0> ;
  assign dmonitorout_out[53] = \<const0> ;
  assign dmonitorout_out[52] = \<const0> ;
  assign dmonitorout_out[51] = \<const0> ;
  assign dmonitorout_out[50] = \<const0> ;
  assign dmonitorout_out[49] = \<const0> ;
  assign dmonitorout_out[48] = \<const0> ;
  assign dmonitorout_out[47] = \<const0> ;
  assign dmonitorout_out[46] = \<const0> ;
  assign dmonitorout_out[45] = \<const0> ;
  assign dmonitorout_out[44] = \<const0> ;
  assign dmonitorout_out[43] = \<const0> ;
  assign dmonitorout_out[42] = \<const0> ;
  assign dmonitorout_out[41] = \<const0> ;
  assign dmonitorout_out[40] = \<const0> ;
  assign dmonitorout_out[39] = \<const0> ;
  assign dmonitorout_out[38] = \<const0> ;
  assign dmonitorout_out[37] = \<const0> ;
  assign dmonitorout_out[36] = \<const0> ;
  assign dmonitorout_out[35] = \<const0> ;
  assign dmonitorout_out[34] = \<const0> ;
  assign dmonitorout_out[33] = \<const0> ;
  assign dmonitorout_out[32] = \<const0> ;
  assign dmonitorout_out[31] = \<const0> ;
  assign dmonitorout_out[30] = \<const0> ;
  assign dmonitorout_out[29] = \<const0> ;
  assign dmonitorout_out[28] = \<const0> ;
  assign dmonitorout_out[27] = \<const0> ;
  assign dmonitorout_out[26] = \<const0> ;
  assign dmonitorout_out[25] = \<const0> ;
  assign dmonitorout_out[24] = \<const0> ;
  assign dmonitorout_out[23] = \<const0> ;
  assign dmonitorout_out[22] = \<const0> ;
  assign dmonitorout_out[21] = \<const0> ;
  assign dmonitorout_out[20] = \<const0> ;
  assign dmonitorout_out[19] = \<const0> ;
  assign dmonitorout_out[18] = \<const0> ;
  assign dmonitorout_out[17] = \<const0> ;
  assign dmonitorout_out[16] = \<const0> ;
  assign dmonitorout_out[15] = \<const0> ;
  assign dmonitorout_out[14] = \<const0> ;
  assign dmonitorout_out[13] = \<const0> ;
  assign dmonitorout_out[12] = \<const0> ;
  assign dmonitorout_out[11] = \<const0> ;
  assign dmonitorout_out[10] = \<const0> ;
  assign dmonitorout_out[9] = \<const0> ;
  assign dmonitorout_out[8] = \<const0> ;
  assign dmonitorout_out[7] = \<const0> ;
  assign dmonitorout_out[6] = \<const0> ;
  assign dmonitorout_out[5] = \<const0> ;
  assign dmonitorout_out[4] = \<const0> ;
  assign dmonitorout_out[3] = \<const0> ;
  assign dmonitorout_out[2] = \<const0> ;
  assign dmonitorout_out[1] = \<const0> ;
  assign dmonitorout_out[0] = \<const0> ;
  assign eyescandataerror_out[3] = \<const0> ;
  assign eyescandataerror_out[2] = \<const0> ;
  assign eyescandataerror_out[1] = \<const0> ;
  assign eyescandataerror_out[0] = \<const0> ;
  assign gtwiz_reset_rx_cdr_stable_out[0] = \<const0> ;
  assign gtytxn_out[3] = \<const0> ;
  assign gtytxn_out[2] = \<const0> ;
  assign gtytxn_out[1] = \<const0> ;
  assign gtytxn_out[0] = \<const0> ;
  assign gtytxp_out[3] = \<const0> ;
  assign gtytxp_out[2] = \<const0> ;
  assign gtytxp_out[1] = \<const0> ;
  assign gtytxp_out[0] = \<const0> ;
  assign rxbufstatus_out[11] = \^rxbufstatus_out [11];
  assign rxbufstatus_out[10] = \<const0> ;
  assign rxbufstatus_out[9] = \<const0> ;
  assign rxbufstatus_out[8] = \^rxbufstatus_out [8];
  assign rxbufstatus_out[7] = \<const0> ;
  assign rxbufstatus_out[6] = \<const0> ;
  assign rxbufstatus_out[5] = \^rxbufstatus_out [5];
  assign rxbufstatus_out[4] = \<const0> ;
  assign rxbufstatus_out[3] = \<const0> ;
  assign rxbufstatus_out[2] = \^rxbufstatus_out [2];
  assign rxbufstatus_out[1] = \<const0> ;
  assign rxbufstatus_out[0] = \<const0> ;
  assign rxdatavalid_out[7] = \<const0> ;
  assign rxdatavalid_out[6] = \^rxdatavalid_out [6];
  assign rxdatavalid_out[5] = \<const0> ;
  assign rxdatavalid_out[4] = \^rxdatavalid_out [4];
  assign rxdatavalid_out[3] = \<const0> ;
  assign rxdatavalid_out[2] = \^rxdatavalid_out [2];
  assign rxdatavalid_out[1] = \<const0> ;
  assign rxdatavalid_out[0] = \^rxdatavalid_out [0];
  assign rxheader_out[23] = \<const0> ;
  assign rxheader_out[22] = \<const0> ;
  assign rxheader_out[21] = \<const0> ;
  assign rxheader_out[20] = \<const0> ;
  assign rxheader_out[19:18] = \^rxheader_out [19:18];
  assign rxheader_out[17] = \<const0> ;
  assign rxheader_out[16] = \<const0> ;
  assign rxheader_out[15] = \<const0> ;
  assign rxheader_out[14] = \<const0> ;
  assign rxheader_out[13:12] = \^rxheader_out [13:12];
  assign rxheader_out[11] = \<const0> ;
  assign rxheader_out[10] = \<const0> ;
  assign rxheader_out[9] = \<const0> ;
  assign rxheader_out[8] = \<const0> ;
  assign rxheader_out[7:6] = \^rxheader_out [7:6];
  assign rxheader_out[5] = \<const0> ;
  assign rxheader_out[4] = \<const0> ;
  assign rxheader_out[3] = \<const0> ;
  assign rxheader_out[2] = \<const0> ;
  assign rxheader_out[1:0] = \^rxheader_out [1:0];
  assign rxheadervalid_out[7] = \<const0> ;
  assign rxheadervalid_out[6] = \^rxheadervalid_out [6];
  assign rxheadervalid_out[5] = \<const0> ;
  assign rxheadervalid_out[4] = \^rxheadervalid_out [4];
  assign rxheadervalid_out[3] = \<const0> ;
  assign rxheadervalid_out[2] = \^rxheadervalid_out [2];
  assign rxheadervalid_out[1] = \<const0> ;
  assign rxheadervalid_out[0] = \^rxheadervalid_out [0];
  assign rxoutclk_out[3] = \<const0> ;
  assign rxoutclk_out[2] = \^rxoutclk_out [2];
  assign rxoutclk_out[1] = \<const0> ;
  assign rxoutclk_out[0] = \<const0> ;
  assign rxprbserr_out[3] = \<const0> ;
  assign rxprbserr_out[2] = \<const0> ;
  assign rxprbserr_out[1] = \<const0> ;
  assign rxprbserr_out[0] = \<const0> ;
  assign rxresetdone_out[3] = \<const0> ;
  assign rxresetdone_out[2] = \<const0> ;
  assign rxresetdone_out[1] = \<const0> ;
  assign rxresetdone_out[0] = \<const0> ;
  assign rxstartofseq_out[7] = \<const0> ;
  assign rxstartofseq_out[6] = \<const0> ;
  assign rxstartofseq_out[5] = \<const0> ;
  assign rxstartofseq_out[4] = \<const0> ;
  assign rxstartofseq_out[3] = \<const0> ;
  assign rxstartofseq_out[2] = \<const0> ;
  assign rxstartofseq_out[1] = \<const0> ;
  assign rxstartofseq_out[0] = \<const0> ;
  assign txbufstatus_out[7] = \<const0> ;
  assign txbufstatus_out[6] = \<const0> ;
  assign txbufstatus_out[5] = \<const0> ;
  assign txbufstatus_out[4] = \<const0> ;
  assign txbufstatus_out[3] = \<const0> ;
  assign txbufstatus_out[2] = \<const0> ;
  assign txbufstatus_out[1] = \<const0> ;
  assign txbufstatus_out[0] = \<const0> ;
  assign txoutclk_out[3] = \<const0> ;
  assign txoutclk_out[2] = \^txoutclk_out [2];
  assign txoutclk_out[1] = \<const0> ;
  assign txoutclk_out[0] = \<const0> ;
  assign txoutclkfabric_out[3] = \<const0> ;
  assign txoutclkfabric_out[2] = \<const0> ;
  assign txoutclkfabric_out[1] = \<const0> ;
  assign txoutclkfabric_out[0] = \<const0> ;
  assign txoutclkpcs_out[3] = \<const0> ;
  assign txoutclkpcs_out[2] = \<const0> ;
  assign txoutclkpcs_out[1] = \<const0> ;
  assign txoutclkpcs_out[0] = \<const0> ;
  assign txresetdone_out[3] = \<const0> ;
  assign txresetdone_out[2] = \<const0> ;
  assign txresetdone_out[1] = \<const0> ;
  assign txresetdone_out[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_CHANNEL_ENABLE = "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000" *) 
  (* C_COMMON_SCALING_FACTOR = "1" *) 
  (* C_CPLL_VCO_FREQUENCY = "2578.125000" *) 
  (* C_ENABLE_COMMON_USRCLK = "0" *) 
  (* C_FORCE_COMMONS = "0" *) 
  (* C_FREERUN_FREQUENCY = "100.000000" *) 
  (* C_GT_REV = "67" *) 
  (* C_GT_TYPE = "3" *) 
  (* C_INCLUDE_CPLL_CAL = "2" *) 
  (* C_LOCATE_COMMON = "1" *) 
  (* C_LOCATE_IN_SYSTEM_IBERT_CORE = "2" *) 
  (* C_LOCATE_RESET_CONTROLLER = "0" *) 
  (* C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER = "0" *) 
  (* C_LOCATE_RX_USER_CLOCKING = "1" *) 
  (* C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER = "0" *) 
  (* C_LOCATE_TX_USER_CLOCKING = "1" *) 
  (* C_LOCATE_USER_DATA_WIDTH_SIZING = "0" *) 
  (* C_PCIE_CORECLK_FREQ = "250" *) 
  (* C_PCIE_ENABLE = "0" *) 
  (* C_RESET_CONTROLLER_INSTANCE_CTRL = "0" *) 
  (* C_RESET_SEQUENCE_INTERVAL = "0" *) 
  (* C_RX_BUFFBYPASS_MODE = "0" *) 
  (* C_RX_BUFFER_BYPASS_INSTANCE_CTRL = "0" *) 
  (* C_RX_BUFFER_MODE = "1" *) 
  (* C_RX_CB_DISP = "8'b00000000" *) 
  (* C_RX_CB_K = "8'b00000000" *) 
  (* C_RX_CB_LEN_SEQ = "1" *) 
  (* C_RX_CB_MAX_LEVEL = "2" *) 
  (* C_RX_CB_NUM_SEQ = "0" *) 
  (* C_RX_CB_VAL = "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_RX_CC_DISP = "8'b00000000" *) 
  (* C_RX_CC_ENABLE = "0" *) 
  (* C_RX_CC_K = "8'b00000000" *) 
  (* C_RX_CC_LEN_SEQ = "1" *) 
  (* C_RX_CC_NUM_SEQ = "0" *) 
  (* C_RX_CC_PERIODICITY = "5000" *) 
  (* C_RX_CC_VAL = "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_RX_COMMA_M_ENABLE = "0" *) 
  (* C_RX_COMMA_M_VAL = "10'b1010000011" *) 
  (* C_RX_COMMA_P_ENABLE = "0" *) 
  (* C_RX_COMMA_P_VAL = "10'b0101111100" *) 
  (* C_RX_DATA_DECODING = "2" *) 
  (* C_RX_ENABLE = "1" *) 
  (* C_RX_INT_DATA_WIDTH = "64" *) 
  (* C_RX_LINE_RATE = "25.000000" *) 
  (* C_RX_MASTER_CHANNEL_IDX = "9" *) 
  (* C_RX_OUTCLK_BUFG_GT_DIV = "1" *) 
  (* C_RX_OUTCLK_FREQUENCY = "390.625000" *) 
  (* C_RX_OUTCLK_SOURCE = "1" *) 
  (* C_RX_PLL_TYPE = "0" *) 
  (* C_RX_RECCLK_OUTPUT = "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_RX_REFCLK_FREQUENCY = "156.250000" *) 
  (* C_RX_SLIDE_MODE = "0" *) 
  (* C_RX_USER_CLOCKING_CONTENTS = "0" *) 
  (* C_RX_USER_CLOCKING_INSTANCE_CTRL = "0" *) 
  (* C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK = "1" *) 
  (* C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 = "1" *) 
  (* C_RX_USER_CLOCKING_SOURCE = "0" *) 
  (* C_RX_USER_DATA_WIDTH = "64" *) 
  (* C_RX_USRCLK2_FREQUENCY = "390.625000" *) 
  (* C_RX_USRCLK_FREQUENCY = "390.625000" *) 
  (* C_SECONDARY_QPLL_ENABLE = "0" *) 
  (* C_SECONDARY_QPLL_REFCLK_FREQUENCY = "257.812500" *) 
  (* C_SIM_CPLL_CAL_BYPASS = "1" *) 
  (* C_TOTAL_NUM_CHANNELS = "4" *) 
  (* C_TOTAL_NUM_COMMONS = "0" *) 
  (* C_TOTAL_NUM_COMMONS_EXAMPLE = "1" *) 
  (* C_TXPROGDIV_FREQ_ENABLE = "0" *) 
  (* C_TXPROGDIV_FREQ_SOURCE = "0" *) 
  (* C_TXPROGDIV_FREQ_VAL = "390.625000" *) 
  (* C_TX_BUFFBYPASS_MODE = "0" *) 
  (* C_TX_BUFFER_BYPASS_INSTANCE_CTRL = "0" *) 
  (* C_TX_BUFFER_MODE = "1" *) 
  (* C_TX_DATA_ENCODING = "2" *) 
  (* C_TX_ENABLE = "1" *) 
  (* C_TX_INT_DATA_WIDTH = "64" *) 
  (* C_TX_LINE_RATE = "25.000000" *) 
  (* C_TX_MASTER_CHANNEL_IDX = "9" *) 
  (* C_TX_OUTCLK_BUFG_GT_DIV = "1" *) 
  (* C_TX_OUTCLK_FREQUENCY = "390.625000" *) 
  (* C_TX_OUTCLK_SOURCE = "1" *) 
  (* C_TX_PLL_TYPE = "0" *) 
  (* C_TX_REFCLK_FREQUENCY = "156.250000" *) 
  (* C_TX_USER_CLOCKING_CONTENTS = "0" *) 
  (* C_TX_USER_CLOCKING_INSTANCE_CTRL = "0" *) 
  (* C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK = "1" *) 
  (* C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 = "1" *) 
  (* C_TX_USER_CLOCKING_SOURCE = "0" *) 
  (* C_TX_USER_DATA_WIDTH = "64" *) 
  (* C_TX_USRCLK2_FREQUENCY = "390.625000" *) 
  (* C_TX_USRCLK_FREQUENCY = "390.625000" *) 
  (* C_USER_GTPOWERGOOD_DELAY_EN = "1" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_gt_gtwizard_top inst
       (.bgbypassb_in(1'b1),
        .bgmonitorenb_in(1'b1),
        .bgpdb_in(1'b1),
        .bgrcalovrd_in({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .bgrcalovrdenb_in(1'b1),
        .bufgtce_out(NLW_inst_bufgtce_out_UNCONNECTED[3:0]),
        .bufgtcemask_out(NLW_inst_bufgtcemask_out_UNCONNECTED[11:0]),
        .bufgtdiv_out(NLW_inst_bufgtdiv_out_UNCONNECTED[35:0]),
        .bufgtreset_out(NLW_inst_bufgtreset_out_UNCONNECTED[3:0]),
        .bufgtrstmask_out(NLW_inst_bufgtrstmask_out_UNCONNECTED[11:0]),
        .cdrstepdir_in({1'b0,1'b0,1'b0,1'b0}),
        .cdrstepsq_in({1'b0,1'b0,1'b0,1'b0}),
        .cdrstepsx_in({1'b0,1'b0,1'b0,1'b0}),
        .cfgreset_in({1'b0,1'b0,1'b0,1'b0}),
        .clkrsvd0_in({1'b0,1'b0,1'b0,1'b0}),
        .clkrsvd1_in({1'b0,1'b0,1'b0,1'b0}),
        .cpllfbclklost_out(NLW_inst_cpllfbclklost_out_UNCONNECTED[3:0]),
        .cpllfreqlock_in({1'b0,1'b0,1'b0,1'b0}),
        .cplllock_out(NLW_inst_cplllock_out_UNCONNECTED[3:0]),
        .cplllockdetclk_in({1'b0,1'b0,1'b0,1'b0}),
        .cplllocken_in({1'b0,1'b0,1'b0,1'b0}),
        .cpllpd_in({1'b1,1'b1,1'b1,1'b1}),
        .cpllrefclklost_out(NLW_inst_cpllrefclklost_out_UNCONNECTED[3:0]),
        .cpllrefclksel_in({1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1}),
        .cpllreset_in({1'b1,1'b1,1'b1,1'b1}),
        .dmonfiforeset_in({1'b0,1'b0,1'b0,1'b0}),
        .dmonitorclk_in({1'b0,1'b0,1'b0,1'b0}),
        .dmonitorout_out(NLW_inst_dmonitorout_out_UNCONNECTED[63:0]),
        .dmonitoroutclk_out(NLW_inst_dmonitoroutclk_out_UNCONNECTED[3:0]),
        .drpaddr_common_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .drpaddr_in(drpaddr_in),
        .drpclk_common_in(1'b0),
        .drpclk_in({1'b0,drpclk_in[2],1'b0,1'b0}),
        .drpdi_common_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .drpdi_in(drpdi_in),
        .drpdo_common_out(NLW_inst_drpdo_common_out_UNCONNECTED[15:0]),
        .drpdo_out(drpdo_out),
        .drpen_common_in(1'b0),
        .drpen_in(drpen_in),
        .drprdy_common_out(NLW_inst_drprdy_common_out_UNCONNECTED[0]),
        .drprdy_out(drprdy_out),
        .drprst_in({1'b0,1'b0,1'b0,1'b0}),
        .drpwe_common_in(1'b0),
        .drpwe_in(drpwe_in),
        .elpcaldvorwren_in(1'b0),
        .elpcalpaorwren_in(1'b0),
        .evoddphicaldone_in(1'b0),
        .evoddphicalstart_in(1'b0),
        .evoddphidrden_in(1'b0),
        .evoddphidwren_in(1'b0),
        .evoddphixrden_in(1'b0),
        .evoddphixwren_in(1'b0),
        .eyescandataerror_out(NLW_inst_eyescandataerror_out_UNCONNECTED[3:0]),
        .eyescanmode_in(1'b0),
        .eyescanreset_in({1'b0,1'b0,1'b0,1'b0}),
        .eyescantrigger_in({1'b0,1'b0,1'b0,1'b0}),
        .freqos_in({1'b0,1'b0,1'b0,1'b0}),
        .gtgrefclk0_in(1'b0),
        .gtgrefclk1_in(1'b0),
        .gtgrefclk_in({1'b0,1'b0,1'b0,1'b0}),
        .gthrxn_in(1'b0),
        .gthrxp_in(1'b0),
        .gthtxn_out(NLW_inst_gthtxn_out_UNCONNECTED[0]),
        .gthtxp_out(NLW_inst_gthtxp_out_UNCONNECTED[0]),
        .gtnorthrefclk00_in(1'b0),
        .gtnorthrefclk01_in(1'b0),
        .gtnorthrefclk0_in({1'b0,1'b0,1'b0,1'b0}),
        .gtnorthrefclk10_in(1'b0),
        .gtnorthrefclk11_in(1'b0),
        .gtnorthrefclk1_in({1'b0,1'b0,1'b0,1'b0}),
        .gtpowergood_out(gtpowergood_out),
        .gtrefclk00_in(1'b0),
        .gtrefclk01_in(1'b0),
        .gtrefclk0_in({1'b0,gtrefclk0_in[2],1'b0,1'b0}),
        .gtrefclk10_in(1'b0),
        .gtrefclk11_in(1'b0),
        .gtrefclk1_in({1'b0,1'b0,1'b0,1'b0}),
        .gtrefclkmonitor_out(NLW_inst_gtrefclkmonitor_out_UNCONNECTED[3:0]),
        .gtresetsel_in(1'b0),
        .gtrsvd_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtrxreset_in({1'b0,1'b0,1'b0,1'b0}),
        .gtrxresetsel_in({1'b0,1'b0,1'b0,1'b0}),
        .gtsouthrefclk00_in(1'b0),
        .gtsouthrefclk01_in(1'b0),
        .gtsouthrefclk0_in({1'b0,1'b0,1'b0,1'b0}),
        .gtsouthrefclk10_in(1'b0),
        .gtsouthrefclk11_in(1'b0),
        .gtsouthrefclk1_in({1'b0,1'b0,1'b0,1'b0}),
        .gttxreset_in({1'b0,1'b0,1'b0,1'b0}),
        .gttxresetsel_in({1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_buffbypass_rx_done_out(NLW_inst_gtwiz_buffbypass_rx_done_out_UNCONNECTED[0]),
        .gtwiz_buffbypass_rx_error_out(NLW_inst_gtwiz_buffbypass_rx_error_out_UNCONNECTED[0]),
        .gtwiz_buffbypass_rx_reset_in(1'b0),
        .gtwiz_buffbypass_rx_start_user_in(1'b0),
        .gtwiz_buffbypass_tx_done_out(NLW_inst_gtwiz_buffbypass_tx_done_out_UNCONNECTED[0]),
        .gtwiz_buffbypass_tx_error_out(NLW_inst_gtwiz_buffbypass_tx_error_out_UNCONNECTED[0]),
        .gtwiz_buffbypass_tx_reset_in(1'b0),
        .gtwiz_buffbypass_tx_start_user_in(1'b0),
        .gtwiz_gthe3_cpll_cal_bufg_ce_in({1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gthe3_cpll_cal_cnt_tol_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gthe3_cpll_cal_txoutclk_period_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gthe4_cpll_cal_bufg_ce_in({1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gthe4_cpll_cal_cnt_tol_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gthe4_cpll_cal_txoutclk_period_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gtye4_cpll_cal_bufg_ce_in({1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gtye4_cpll_cal_cnt_tol_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gtye4_cpll_cal_txoutclk_period_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_reset_all_in(1'b0),
        .gtwiz_reset_clk_freerun_in(1'b0),
        .gtwiz_reset_qpll0lock_in(gtwiz_reset_qpll0lock_in),
        .gtwiz_reset_qpll0reset_out(gtwiz_reset_qpll0reset_out),
        .gtwiz_reset_qpll1lock_in(1'b0),
        .gtwiz_reset_qpll1reset_out(NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED[0]),
        .gtwiz_reset_rx_cdr_stable_out(NLW_inst_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED[0]),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .gtwiz_reset_rx_done_in(1'b0),
        .gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_out),
        .gtwiz_reset_rx_pll_and_datapath_in(gtwiz_reset_rx_pll_and_datapath_in),
        .gtwiz_reset_tx_datapath_in(1'b0),
        .gtwiz_reset_tx_done_in(1'b0),
        .gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_out),
        .gtwiz_reset_tx_pll_and_datapath_in(1'b0),
        .gtwiz_userclk_rx_active_in(gtwiz_userclk_rx_active_in),
        .gtwiz_userclk_rx_active_out(NLW_inst_gtwiz_userclk_rx_active_out_UNCONNECTED[0]),
        .gtwiz_userclk_rx_reset_in(1'b0),
        .gtwiz_userclk_rx_srcclk_out(NLW_inst_gtwiz_userclk_rx_srcclk_out_UNCONNECTED[0]),
        .gtwiz_userclk_rx_usrclk2_out(NLW_inst_gtwiz_userclk_rx_usrclk2_out_UNCONNECTED[0]),
        .gtwiz_userclk_rx_usrclk_out(NLW_inst_gtwiz_userclk_rx_usrclk_out_UNCONNECTED[0]),
        .gtwiz_userclk_tx_active_in(1'b0),
        .gtwiz_userclk_tx_active_out(NLW_inst_gtwiz_userclk_tx_active_out_UNCONNECTED[0]),
        .gtwiz_userclk_tx_reset_in(1'b0),
        .gtwiz_userclk_tx_srcclk_out(NLW_inst_gtwiz_userclk_tx_srcclk_out_UNCONNECTED[0]),
        .gtwiz_userclk_tx_usrclk2_out(NLW_inst_gtwiz_userclk_tx_usrclk2_out_UNCONNECTED[0]),
        .gtwiz_userclk_tx_usrclk_out(NLW_inst_gtwiz_userclk_tx_usrclk_out_UNCONNECTED[0]),
        .gtwiz_userdata_rx_out(gtwiz_userdata_rx_out),
        .gtwiz_userdata_tx_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtyrxn_in(gtyrxn_in),
        .gtyrxp_in(gtyrxp_in),
        .gtytxn_out(NLW_inst_gtytxn_out_UNCONNECTED[3:0]),
        .gtytxp_out(NLW_inst_gtytxp_out_UNCONNECTED[3:0]),
        .incpctrl_in({1'b0,1'b0,1'b0,1'b0}),
        .loopback_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .looprsvd_in(1'b0),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5),
        .lopt_6(lopt_6),
        .lopt_7(lopt_7),
        .lpbkrxtxseren_in(1'b0),
        .lpbktxrxseren_in(1'b0),
        .pcieeqrxeqadaptdone_in({1'b0,1'b0,1'b0,1'b0}),
        .pcierategen3_out(NLW_inst_pcierategen3_out_UNCONNECTED[3:0]),
        .pcierateidle_out(NLW_inst_pcierateidle_out_UNCONNECTED[3:0]),
        .pcierateqpll0_in({1'b0,1'b0,1'b0}),
        .pcierateqpll1_in({1'b0,1'b0,1'b0}),
        .pcierateqpllpd_out(NLW_inst_pcierateqpllpd_out_UNCONNECTED[7:0]),
        .pcierateqpllreset_out(NLW_inst_pcierateqpllreset_out_UNCONNECTED[7:0]),
        .pcierstidle_in({1'b0,1'b0,1'b0,1'b0}),
        .pciersttxsyncstart_in({1'b0,1'b0,1'b0,1'b0}),
        .pciesynctxsyncdone_out(NLW_inst_pciesynctxsyncdone_out_UNCONNECTED[3:0]),
        .pcieusergen3rdy_out(NLW_inst_pcieusergen3rdy_out_UNCONNECTED[3:0]),
        .pcieuserphystatusrst_out(NLW_inst_pcieuserphystatusrst_out_UNCONNECTED[3:0]),
        .pcieuserratedone_in({1'b0,1'b0,1'b0,1'b0}),
        .pcieuserratestart_out(NLW_inst_pcieuserratestart_out_UNCONNECTED[3:0]),
        .pcsrsvdin2_in(1'b0),
        .pcsrsvdin_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pcsrsvdout_out(NLW_inst_pcsrsvdout_out_UNCONNECTED[63:0]),
        .phystatus_out(NLW_inst_phystatus_out_UNCONNECTED[3:0]),
        .pinrsrvdas_out(NLW_inst_pinrsrvdas_out_UNCONNECTED[63:0]),
        .pmarsvd0_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pmarsvd1_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pmarsvdin_in(1'b0),
        .pmarsvdout0_out(NLW_inst_pmarsvdout0_out_UNCONNECTED[7:0]),
        .pmarsvdout1_out(NLW_inst_pmarsvdout1_out_UNCONNECTED[7:0]),
        .powerpresent_out(NLW_inst_powerpresent_out_UNCONNECTED[3:0]),
        .qpll0clk_in({1'b0,qpll0clk_in[2],1'b0,1'b0}),
        .qpll0clkrsvd0_in(1'b0),
        .qpll0clkrsvd1_in(1'b0),
        .qpll0fbclklost_out(NLW_inst_qpll0fbclklost_out_UNCONNECTED[0]),
        .qpll0fbdiv_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpll0freqlock_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll0lock_out(NLW_inst_qpll0lock_out_UNCONNECTED[0]),
        .qpll0lockdetclk_in(1'b0),
        .qpll0locken_in(1'b1),
        .qpll0outclk_out(NLW_inst_qpll0outclk_out_UNCONNECTED[0]),
        .qpll0outrefclk_out(NLW_inst_qpll0outrefclk_out_UNCONNECTED[0]),
        .qpll0pd_in(1'b0),
        .qpll0refclk_in({1'b0,qpll0refclk_in[2],1'b0,1'b0}),
        .qpll0refclklost_out(NLW_inst_qpll0refclklost_out_UNCONNECTED[0]),
        .qpll0refclksel_in({1'b0,1'b0,1'b1}),
        .qpll0reset_in(1'b0),
        .qpll1clk_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll1clkrsvd0_in(1'b0),
        .qpll1clkrsvd1_in(1'b0),
        .qpll1fbclklost_out(NLW_inst_qpll1fbclklost_out_UNCONNECTED[0]),
        .qpll1fbdiv_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpll1freqlock_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll1lock_out(NLW_inst_qpll1lock_out_UNCONNECTED[0]),
        .qpll1lockdetclk_in(1'b0),
        .qpll1locken_in(1'b0),
        .qpll1outclk_out(NLW_inst_qpll1outclk_out_UNCONNECTED[0]),
        .qpll1outrefclk_out(NLW_inst_qpll1outrefclk_out_UNCONNECTED[0]),
        .qpll1pd_in(1'b1),
        .qpll1refclk_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll1refclklost_out(NLW_inst_qpll1refclklost_out_UNCONNECTED[0]),
        .qpll1refclksel_in({1'b0,1'b0,1'b1}),
        .qpll1reset_in(1'b1),
        .qplldmonitor0_out(NLW_inst_qplldmonitor0_out_UNCONNECTED[7:0]),
        .qplldmonitor1_out(NLW_inst_qplldmonitor1_out_UNCONNECTED[7:0]),
        .qpllrsvd1_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpllrsvd2_in({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpllrsvd3_in({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpllrsvd4_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rcalenb_in(1'b1),
        .refclkoutmonitor0_out(NLW_inst_refclkoutmonitor0_out_UNCONNECTED[0]),
        .refclkoutmonitor1_out(NLW_inst_refclkoutmonitor1_out_UNCONNECTED[0]),
        .resetexception_out(NLW_inst_resetexception_out_UNCONNECTED[3:0]),
        .resetovrd_in({1'b0,1'b0,1'b0,1'b0}),
        .rstclkentx_in(1'b0),
        .rx8b10ben_in({1'b0,1'b0,1'b0,1'b0}),
        .rxafecfoken_in({1'b1,1'b1,1'b1,1'b1}),
        .rxbufreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxbufstatus_out({\^rxbufstatus_out ,NLW_inst_rxbufstatus_out_UNCONNECTED[1:0]}),
        .rxbyteisaligned_out(NLW_inst_rxbyteisaligned_out_UNCONNECTED[3:0]),
        .rxbyterealign_out(NLW_inst_rxbyterealign_out_UNCONNECTED[3:0]),
        .rxcdrfreqreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxcdrhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxcdrlock_out(NLW_inst_rxcdrlock_out_UNCONNECTED[3:0]),
        .rxcdrovrden_in({1'b0,rxcdrovrden_in[2],1'b0,1'b0}),
        .rxcdrphdone_out(NLW_inst_rxcdrphdone_out_UNCONNECTED[3:0]),
        .rxcdrreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxcdrresetrsv_in(1'b0),
        .rxchanbondseq_out(NLW_inst_rxchanbondseq_out_UNCONNECTED[3:0]),
        .rxchanisaligned_out(NLW_inst_rxchanisaligned_out_UNCONNECTED[3:0]),
        .rxchanrealign_out(NLW_inst_rxchanrealign_out_UNCONNECTED[3:0]),
        .rxchbonden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxchbondi_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxchbondlevel_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxchbondmaster_in({1'b0,1'b0,1'b0,1'b0}),
        .rxchbondo_out(NLW_inst_rxchbondo_out_UNCONNECTED[19:0]),
        .rxchbondslave_in({1'b0,1'b0,1'b0,1'b0}),
        .rxckcaldone_out(NLW_inst_rxckcaldone_out_UNCONNECTED[3:0]),
        .rxckcalreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxckcalstart_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxclkcorcnt_out(NLW_inst_rxclkcorcnt_out_UNCONNECTED[7:0]),
        .rxcominitdet_out(NLW_inst_rxcominitdet_out_UNCONNECTED[3:0]),
        .rxcommadet_out(NLW_inst_rxcommadet_out_UNCONNECTED[3:0]),
        .rxcommadeten_in({1'b0,1'b0,1'b0,1'b0}),
        .rxcomsasdet_out(NLW_inst_rxcomsasdet_out_UNCONNECTED[3:0]),
        .rxcomwakedet_out(NLW_inst_rxcomwakedet_out_UNCONNECTED[3:0]),
        .rxctrl0_out(NLW_inst_rxctrl0_out_UNCONNECTED[63:0]),
        .rxctrl1_out(NLW_inst_rxctrl1_out_UNCONNECTED[63:0]),
        .rxctrl2_out(NLW_inst_rxctrl2_out_UNCONNECTED[31:0]),
        .rxctrl3_out(NLW_inst_rxctrl3_out_UNCONNECTED[31:0]),
        .rxdata_out(NLW_inst_rxdata_out_UNCONNECTED[511:0]),
        .rxdataextendrsvd_out(NLW_inst_rxdataextendrsvd_out_UNCONNECTED[31:0]),
        .rxdatavalid_out({NLW_inst_rxdatavalid_out_UNCONNECTED[7],\^rxdatavalid_out }),
        .rxdccforcestart_in(1'b0),
        .rxdfeagcctrl_in(1'b0),
        .rxdfeagchold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfeagcovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfecfokfcnum_in({1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1}),
        .rxdfecfokfen_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfecfokfpulse_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfecfokhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfecfokovren_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfekhhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfekhovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfelfhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfelfovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfelpmreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap10hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap10ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap11hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap11ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap12hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap12ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap13hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap13ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap14hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap14ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap15hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap15ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap2hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap2ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap3hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap3ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap4hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap4ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap5hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap5ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap6hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap6ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap7hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap7ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap8hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap8ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap9hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap9ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfeuthold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfeutovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfevphold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfevpovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfevsen_in(1'b0),
        .rxdfexyden_in({1'b1,1'b1,1'b1,1'b1}),
        .rxdlybypass_in({1'b1,1'b1,1'b1,1'b1}),
        .rxdlyen_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdlyovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdlysreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdlysresetdone_out(NLW_inst_rxdlysresetdone_out_UNCONNECTED[3:0]),
        .rxelecidle_out(NLW_inst_rxelecidle_out_UNCONNECTED[3:0]),
        .rxelecidlemode_in({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .rxeqtraining_in({1'b0,1'b0,1'b0,1'b0}),
        .rxgearboxslip_in(rxgearboxslip_in),
        .rxheader_out({NLW_inst_rxheader_out_UNCONNECTED[23:20],\^rxheader_out }),
        .rxheadervalid_out({NLW_inst_rxheadervalid_out_UNCONNECTED[7],\^rxheadervalid_out }),
        .rxlatclk_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlfpstresetdet_out(NLW_inst_rxlfpstresetdet_out_UNCONNECTED[3:0]),
        .rxlfpsu2lpexitdet_out(NLW_inst_rxlfpsu2lpexitdet_out_UNCONNECTED[3:0]),
        .rxlfpsu3wakedet_out(NLW_inst_rxlfpsu3wakedet_out_UNCONNECTED[3:0]),
        .rxlpmen_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmgchold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmgcovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmhfhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmhfovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmlfhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmlfklovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmoshold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmosovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxmcommaalignen_in({1'b0,1'b0,1'b0,1'b0}),
        .rxmonitorout_out(NLW_inst_rxmonitorout_out_UNCONNECTED[31:0]),
        .rxmonitorsel_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxoobreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxoscalreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxoshold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxosintcfg_in(1'b0),
        .rxosintdone_out(NLW_inst_rxosintdone_out_UNCONNECTED[3:0]),
        .rxosinten_in(1'b0),
        .rxosinthold_in(1'b0),
        .rxosintovrden_in(1'b0),
        .rxosintstarted_out(NLW_inst_rxosintstarted_out_UNCONNECTED[3:0]),
        .rxosintstrobe_in(1'b0),
        .rxosintstrobedone_out(NLW_inst_rxosintstrobedone_out_UNCONNECTED[3:0]),
        .rxosintstrobestarted_out(NLW_inst_rxosintstrobestarted_out_UNCONNECTED[3:0]),
        .rxosinttestovrden_in(1'b0),
        .rxosovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxoutclk_out({NLW_inst_rxoutclk_out_UNCONNECTED[3],\^rxoutclk_out ,NLW_inst_rxoutclk_out_UNCONNECTED[1:0]}),
        .rxoutclkfabric_out(NLW_inst_rxoutclkfabric_out_UNCONNECTED[3:0]),
        .rxoutclkpcs_out(NLW_inst_rxoutclkpcs_out_UNCONNECTED[3:0]),
        .rxoutclksel_in({1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0}),
        .rxpcommaalignen_in({1'b0,1'b0,1'b0,1'b0}),
        .rxpcsreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxpd_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxphalign_in({1'b0,1'b0,1'b0,1'b0}),
        .rxphaligndone_out(NLW_inst_rxphaligndone_out_UNCONNECTED[3:0]),
        .rxphalignen_in({1'b0,1'b0,1'b0,1'b0}),
        .rxphalignerr_out(NLW_inst_rxphalignerr_out_UNCONNECTED[3:0]),
        .rxphdlypd_in({1'b1,1'b1,1'b1,1'b1}),
        .rxphdlyreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxphovrden_in(1'b0),
        .rxpllclksel_in({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .rxpmareset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxpmaresetdone_out(rxpmaresetdone_out),
        .rxpolarity_in(rxpolarity_in),
        .rxprbscntreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxprbserr_out(NLW_inst_rxprbserr_out_UNCONNECTED[3:0]),
        .rxprbslocked_out(NLW_inst_rxprbslocked_out_UNCONNECTED[3:0]),
        .rxprbssel_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxprgdivresetdone_out(NLW_inst_rxprgdivresetdone_out_UNCONNECTED[3:0]),
        .rxprogdivreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxqpien_in(1'b0),
        .rxqpisenn_out(NLW_inst_rxqpisenn_out_UNCONNECTED[0]),
        .rxqpisenp_out(NLW_inst_rxqpisenp_out_UNCONNECTED[0]),
        .rxrate_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxratedone_out(NLW_inst_rxratedone_out_UNCONNECTED[3:0]),
        .rxratemode_in({1'b0,1'b0,1'b0,1'b0}),
        .rxrecclk0_sel_out(NLW_inst_rxrecclk0_sel_out_UNCONNECTED[0]),
        .rxrecclk0sel_out(NLW_inst_rxrecclk0sel_out_UNCONNECTED[1:0]),
        .rxrecclk1_sel_out(NLW_inst_rxrecclk1_sel_out_UNCONNECTED[0]),
        .rxrecclk1sel_out(NLW_inst_rxrecclk1sel_out_UNCONNECTED[1:0]),
        .rxrecclkout_out(NLW_inst_rxrecclkout_out_UNCONNECTED[3:0]),
        .rxresetdone_out(NLW_inst_rxresetdone_out_UNCONNECTED[3:0]),
        .rxslide_in({1'b0,1'b0,1'b0,1'b0}),
        .rxsliderdy_out(NLW_inst_rxsliderdy_out_UNCONNECTED[3:0]),
        .rxslipdone_out(NLW_inst_rxslipdone_out_UNCONNECTED[3:0]),
        .rxslipoutclk_in({1'b0,1'b0,1'b0,1'b0}),
        .rxslipoutclkrdy_out(NLW_inst_rxslipoutclkrdy_out_UNCONNECTED[3:0]),
        .rxslippma_in({1'b0,1'b0,1'b0,1'b0}),
        .rxslippmardy_out(NLW_inst_rxslippmardy_out_UNCONNECTED[3:0]),
        .rxstartofseq_out(NLW_inst_rxstartofseq_out_UNCONNECTED[7:0]),
        .rxstatus_out(NLW_inst_rxstatus_out_UNCONNECTED[11:0]),
        .rxsyncallin_in({1'b0,1'b0,1'b0,1'b0}),
        .rxsyncdone_out(NLW_inst_rxsyncdone_out_UNCONNECTED[3:0]),
        .rxsyncin_in({1'b0,1'b0,1'b0,1'b0}),
        .rxsyncmode_in({1'b0,1'b0,1'b0,1'b0}),
        .rxsyncout_out(NLW_inst_rxsyncout_out_UNCONNECTED[3:0]),
        .rxsysclksel_in({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0}),
        .rxtermination_in({1'b0,1'b0,1'b0,1'b0}),
        .rxuserrdy_in({1'b1,1'b1,1'b1,1'b1}),
        .rxusrclk2_in({1'b0,rxusrclk2_in[2],1'b0,1'b0}),
        .rxusrclk_in({1'b0,rxusrclk_in[2],1'b0,1'b0}),
        .rxvalid_out(NLW_inst_rxvalid_out_UNCONNECTED[3:0]),
        .sdm0data_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .sdm0finalout_out(NLW_inst_sdm0finalout_out_UNCONNECTED[3:0]),
        .sdm0reset_in(1'b0),
        .sdm0testdata_out(NLW_inst_sdm0testdata_out_UNCONNECTED[14:0]),
        .sdm0toggle_in(1'b0),
        .sdm0width_in({1'b0,1'b0}),
        .sdm1data_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .sdm1finalout_out(NLW_inst_sdm1finalout_out_UNCONNECTED[3:0]),
        .sdm1reset_in(1'b0),
        .sdm1testdata_out(NLW_inst_sdm1testdata_out_UNCONNECTED[14:0]),
        .sdm1toggle_in(1'b0),
        .sdm1width_in({1'b0,1'b0}),
        .sigvalidclk_in({1'b0,1'b0,1'b0,1'b0}),
        .tcongpi_in(1'b0),
        .tcongpo_out(NLW_inst_tcongpo_out_UNCONNECTED[0]),
        .tconpowerup_in(1'b0),
        .tconreset_in(1'b0),
        .tconrsvdin1_in(1'b0),
        .tconrsvdout0_out(NLW_inst_tconrsvdout0_out_UNCONNECTED[0]),
        .tstin_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx8b10bbypass_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx8b10ben_in({1'b0,1'b0,1'b0,1'b0}),
        .txbufdiffctrl_in(1'b0),
        .txbufstatus_out(NLW_inst_txbufstatus_out_UNCONNECTED[7:0]),
        .txcomfinish_out(NLW_inst_txcomfinish_out_UNCONNECTED[3:0]),
        .txcominit_in({1'b0,1'b0,1'b0,1'b0}),
        .txcomsas_in({1'b0,1'b0,1'b0,1'b0}),
        .txcomwake_in({1'b0,1'b0,1'b0,1'b0}),
        .txctrl0_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txctrl1_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txctrl2_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txdata_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txdataextendrsvd_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txdccdone_out(NLW_inst_txdccdone_out_UNCONNECTED[3:0]),
        .txdccforcestart_in({1'b0,1'b0,1'b0,1'b0}),
        .txdccreset_in({1'b0,1'b0,1'b0,1'b0}),
        .txdeemph_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txdetectrx_in({1'b0,1'b0,1'b0,1'b0}),
        .txdiffctrl_in({1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0}),
        .txdiffpd_in(1'b0),
        .txdlybypass_in({1'b1,1'b1,1'b1,1'b1}),
        .txdlyen_in({1'b0,1'b0,1'b0,1'b0}),
        .txdlyhold_in({1'b0,1'b0,1'b0,1'b0}),
        .txdlyovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .txdlysreset_in({1'b0,1'b0,1'b0,1'b0}),
        .txdlysresetdone_out(NLW_inst_txdlysresetdone_out_UNCONNECTED[3:0]),
        .txdlyupdown_in({1'b0,1'b0,1'b0,1'b0}),
        .txelecidle_in({1'b0,1'b0,1'b0,1'b0}),
        .txelforcestart_in(1'b0),
        .txheader_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txinhibit_in({1'b0,1'b0,1'b0,1'b0}),
        .txlatclk_in({1'b0,1'b0,1'b0,1'b0}),
        .txlfpstreset_in({1'b0,1'b0,1'b0,1'b0}),
        .txlfpsu2lpexit_in({1'b0,1'b0,1'b0,1'b0}),
        .txlfpsu3wake_in({1'b0,1'b0,1'b0,1'b0}),
        .txmaincursor_in({1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .txmargin_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txmuxdcdexhold_in({1'b0,1'b0,1'b0,1'b0}),
        .txmuxdcdorwren_in({1'b0,1'b0,1'b0,1'b0}),
        .txoneszeros_in({1'b0,1'b0,1'b0,1'b0}),
        .txoutclk_out({NLW_inst_txoutclk_out_UNCONNECTED[3],\^txoutclk_out ,NLW_inst_txoutclk_out_UNCONNECTED[1:0]}),
        .txoutclkfabric_out(NLW_inst_txoutclkfabric_out_UNCONNECTED[3:0]),
        .txoutclkpcs_out(NLW_inst_txoutclkpcs_out_UNCONNECTED[3:0]),
        .txoutclksel_in({1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0}),
        .txpcsreset_in({1'b0,1'b0,1'b0,1'b0}),
        .txpd_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txpdelecidlemode_in({1'b0,1'b0,1'b0,1'b0}),
        .txphalign_in({1'b0,1'b0,1'b0,1'b0}),
        .txphaligndone_out(NLW_inst_txphaligndone_out_UNCONNECTED[3:0]),
        .txphalignen_in({1'b0,1'b0,1'b0,1'b0}),
        .txphdlypd_in({1'b1,1'b1,1'b1,1'b1}),
        .txphdlyreset_in({1'b0,1'b0,1'b0,1'b0}),
        .txphdlytstclk_in({1'b0,1'b0,1'b0,1'b0}),
        .txphinit_in({1'b0,1'b0,1'b0,1'b0}),
        .txphinitdone_out(NLW_inst_txphinitdone_out_UNCONNECTED[3:0]),
        .txphovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .txpippmen_in({1'b0,1'b0,1'b0,1'b0}),
        .txpippmovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .txpippmpd_in({1'b0,1'b0,1'b0,1'b0}),
        .txpippmsel_in({1'b1,1'b1,1'b1,1'b1}),
        .txpippmstepsize_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txpisopd_in({1'b0,1'b0,1'b0,1'b0}),
        .txpllclksel_in({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .txpmareset_in({1'b0,1'b0,1'b0,1'b0}),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txpolarity_in({1'b0,1'b0,1'b0,1'b0}),
        .txpostcursor_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txpostcursorinv_in(1'b0),
        .txprbsforceerr_in({1'b0,1'b0,1'b0,1'b0}),
        .txprbssel_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txprecursor_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txprecursorinv_in(1'b0),
        .txprgdivresetdone_out(NLW_inst_txprgdivresetdone_out_UNCONNECTED[3:0]),
        .txprogdivreset_in({1'b0,1'b0,1'b0,1'b0}),
        .txqpibiasen_in(1'b0),
        .txqpisenn_out(NLW_inst_txqpisenn_out_UNCONNECTED[0]),
        .txqpisenp_out(NLW_inst_txqpisenp_out_UNCONNECTED[0]),
        .txqpistrongpdown_in(1'b0),
        .txqpiweakpup_in(1'b0),
        .txrate_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txratedone_out(NLW_inst_txratedone_out_UNCONNECTED[3:0]),
        .txratemode_in({1'b0,1'b0,1'b0,1'b0}),
        .txresetdone_out(NLW_inst_txresetdone_out_UNCONNECTED[3:0]),
        .txsequence_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txswing_in({1'b0,1'b0,1'b0,1'b0}),
        .txsyncallin_in({1'b0,1'b0,1'b0,1'b0}),
        .txsyncdone_out(NLW_inst_txsyncdone_out_UNCONNECTED[3:0]),
        .txsyncin_in({1'b0,1'b0,1'b0,1'b0}),
        .txsyncmode_in({1'b0,1'b0,1'b0,1'b0}),
        .txsyncout_out(NLW_inst_txsyncout_out_UNCONNECTED[3:0]),
        .txsysclksel_in({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0}),
        .txuserrdy_in({1'b1,1'b1,1'b1,1'b1}),
        .txusrclk2_in({1'b0,1'b0,1'b0,1'b0}),
        .txusrclk_in({1'b0,1'b0,1'b0,1'b0}),
        .ubcfgstreamen_in(1'b0),
        .ubdaddr_out(NLW_inst_ubdaddr_out_UNCONNECTED[15:0]),
        .ubden_out(NLW_inst_ubden_out_UNCONNECTED[0]),
        .ubdi_out(NLW_inst_ubdi_out_UNCONNECTED[15:0]),
        .ubdo_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ubdrdy_in(1'b0),
        .ubdwe_out(NLW_inst_ubdwe_out_UNCONNECTED[0]),
        .ubenable_in(1'b0),
        .ubgpi_in({1'b0,1'b0}),
        .ubintr_in({1'b0,1'b0}),
        .ubiolmbrst_in(1'b0),
        .ubmbrst_in(1'b0),
        .ubmdmcapture_in(1'b0),
        .ubmdmdbgrst_in(1'b0),
        .ubmdmdbgupdate_in(1'b0),
        .ubmdmregen_in({1'b0,1'b0,1'b0,1'b0}),
        .ubmdmshift_in(1'b0),
        .ubmdmsysrst_in(1'b0),
        .ubmdmtck_in(1'b0),
        .ubmdmtdi_in(1'b0),
        .ubmdmtdo_out(NLW_inst_ubmdmtdo_out_UNCONNECTED[0]),
        .ubrsvdout_out(NLW_inst_ubrsvdout_out_UNCONNECTED[0]),
        .ubtxuart_out(NLW_inst_ubtxuart_out_UNCONNECTED[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_gt_common_wrapper
   (gt_qplllock_quad1_out,
    gt_qpllclk_quad1_out,
    gt_qpllrefclk_quad1_out,
    gt_qpllrefclklost_quad1_out,
    gt_refclk1_out,
    init_clk,
    gt_to_common_qpllreset_out);
  output gt_qplllock_quad1_out;
  output gt_qpllclk_quad1_out;
  output gt_qpllrefclk_quad1_out;
  output gt_qpllrefclklost_quad1_out;
  input gt_refclk1_out;
  input init_clk;
  input gt_to_common_qpllreset_out;

  wire gt_qpllclk_quad1_out;
  wire gt_qplllock_quad1_out;
  wire gt_qpllrefclk_quad1_out;
  wire gt_qpllrefclklost_quad1_out;
  wire gt_refclk1_out;
  wire gt_to_common_qpllreset_out;
  wire init_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_gt_gtye4_common_wrapper aurora_64b66b_rx_0_gt_gtye4_common_wrapper_i
       (.gt_qpllclk_quad1_out(gt_qpllclk_quad1_out),
        .gt_qplllock_quad1_out(gt_qplllock_quad1_out),
        .gt_qpllrefclk_quad1_out(gt_qpllrefclk_quad1_out),
        .gt_qpllrefclklost_quad1_out(gt_qpllrefclklost_quad1_out),
        .gt_refclk1_out(gt_refclk1_out),
        .gt_to_common_qpllreset_out(gt_to_common_qpllreset_out),
        .init_clk(init_clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_gt_gtwizard_gtye4
   (drprdy_out,
    rxpmaresetdone_out,
    txpmaresetdone_out,
    gtwiz_userdata_rx_out,
    drpdo_out,
    rxdatavalid_out,
    rxheadervalid_out,
    rxbufstatus_out,
    rxheader_out,
    rxoutclk_out,
    txoutclk_out,
    gtpowergood_out,
    gtwiz_reset_tx_done_out,
    gtwiz_reset_rx_done_out,
    gtwiz_reset_qpll0reset_out,
    drpclk_in,
    drpen_in,
    drpwe_in,
    gtrefclk0_in,
    gtyrxn_in,
    gtyrxp_in,
    qpll0clk_in,
    qpll0refclk_in,
    rxcdrovrden_in,
    rxgearboxslip_in,
    rxpolarity_in,
    rxusrclk_in,
    rxusrclk2_in,
    drpdi_in,
    drpaddr_in,
    gtwiz_reset_qpll0lock_in,
    gtwiz_userclk_rx_active_in,
    gtwiz_reset_rx_pll_and_datapath_in,
    gtwiz_reset_rx_datapath_in,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7);
  output [3:0]drprdy_out;
  output [3:0]rxpmaresetdone_out;
  output [3:0]txpmaresetdone_out;
  output [255:0]gtwiz_userdata_rx_out;
  output [63:0]drpdo_out;
  output [3:0]rxdatavalid_out;
  output [3:0]rxheadervalid_out;
  output [3:0]rxbufstatus_out;
  output [7:0]rxheader_out;
  output [0:0]rxoutclk_out;
  output [0:0]txoutclk_out;
  output [3:0]gtpowergood_out;
  output [0:0]gtwiz_reset_tx_done_out;
  output [0:0]gtwiz_reset_rx_done_out;
  output [0:0]gtwiz_reset_qpll0reset_out;
  input [0:0]drpclk_in;
  input [3:0]drpen_in;
  input [3:0]drpwe_in;
  input [0:0]gtrefclk0_in;
  input [3:0]gtyrxn_in;
  input [3:0]gtyrxp_in;
  input [0:0]qpll0clk_in;
  input [0:0]qpll0refclk_in;
  input [0:0]rxcdrovrden_in;
  input [3:0]rxgearboxslip_in;
  input [3:0]rxpolarity_in;
  input [0:0]rxusrclk_in;
  input [0:0]rxusrclk2_in;
  input [63:0]drpdi_in;
  input [39:0]drpaddr_in;
  input [0:0]gtwiz_reset_qpll0lock_in;
  input [0:0]gtwiz_userclk_rx_active_in;
  input [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  output lopt_7;

  wire [39:0]drpaddr_in;
  wire [0:0]drpclk_in;
  wire [63:0]drpdi_in;
  wire [63:0]drpdo_out;
  wire [3:0]drpen_in;
  wire [3:0]drprdy_out;
  wire [3:0]drpwe_in;
  wire \gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_0 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_12 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_13 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_14 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_15 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_20 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_21 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_22 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_23 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_24 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_25 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_26 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_27 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_32 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_33 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_34 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_35 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_5 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_6 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_7 ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtpowergood_int__0 ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxcdrlock_int__0 ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxuserrdy_int ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txprogdivreset_int ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txuserrdy_int ;
  wire [3:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  wire [3:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  wire [3:0]\gen_gtwizard_gtye4.gtpowergood_int ;
  wire [3:0]\gen_gtwizard_gtye4.gttxreset_ch_int ;
  wire [3:0]\gen_gtwizard_gtye4.txpisopd_ch_int ;
  wire [3:0]gtpowergood_out;
  wire [0:0]gtrefclk0_in;
  wire [0:0]gtwiz_reset_qpll0lock_in;
  wire [0:0]gtwiz_reset_qpll0reset_out;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire [0:0]gtwiz_reset_rx_done_out;
  wire [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  wire [0:0]gtwiz_reset_tx_done_out;
  wire [0:0]gtwiz_userclk_rx_active_in;
  wire [255:0]gtwiz_userdata_rx_out;
  wire [3:0]gtyrxn_in;
  wire [3:0]gtyrxp_in;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire [0:0]qpll0clk_in;
  wire [0:0]qpll0refclk_in;
  wire [3:0]rxbufstatus_out;
  wire [0:0]rxcdrovrden_in;
  wire [3:0]rxdatavalid_out;
  wire [3:0]rxgearboxslip_in;
  wire [7:0]rxheader_out;
  wire [3:0]rxheadervalid_out;
  wire [0:0]rxoutclk_out;
  wire [3:0]rxpmaresetdone_out;
  wire [3:0]rxpolarity_in;
  wire [0:0]rxusrclk2_in;
  wire [0:0]rxusrclk_in;
  wire [0:0]txoutclk_out;
  wire [3:0]txpmaresetdone_out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_gt_gtye4_channel_wrapper \gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst 
       (.GTYE4_CHANNEL_GTPOWERGOOD(\gen_gtwizard_gtye4.gtpowergood_int ),
        .GTYE4_CHANNEL_GTRXRESET(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ),
        .GTYE4_CHANNEL_GTTXRESET(\gen_gtwizard_gtye4.gttxreset_ch_int ),
        .GTYE4_CHANNEL_RXCDRLOCK({\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_12 ,\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_13 ,\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_14 ,\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_15 }),
        .GTYE4_CHANNEL_RXPROGDIVRESET(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ),
        .GTYE4_CHANNEL_RXRESETDONE({\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_20 ,\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_21 ,\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_22 ,\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_23 }),
        .GTYE4_CHANNEL_RXUSERRDY(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxuserrdy_int ),
        .GTYE4_CHANNEL_TXOUTCLKPCS({\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_24 ,\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_25 ,\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_26 ,\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_27 }),
        .GTYE4_CHANNEL_TXPROGDIVRESET(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txprogdivreset_int ),
        .GTYE4_CHANNEL_TXRATE(\gen_gtwizard_gtye4.txpisopd_ch_int ),
        .GTYE4_CHANNEL_TXRESETDONE({\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_32 ,\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_33 ,\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_34 ,\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_35 }),
        .GTYE4_CHANNEL_TXUSERRDY(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txuserrdy_int ),
        .drpaddr_in(drpaddr_in),
        .drpclk_in(drpclk_in),
        .drpdi_in(drpdi_in),
        .drpdo_out(drpdo_out),
        .drpen_in(drpen_in),
        .drprdy_out(drprdy_out),
        .drpwe_in(drpwe_in),
        .gtrefclk0_in(gtrefclk0_in),
        .gtwiz_userdata_rx_out(gtwiz_userdata_rx_out),
        .gtyrxn_in(gtyrxn_in),
        .gtyrxp_in(gtyrxp_in),
        .init_clk(\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_0 ),
        .init_clk_0(\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_5 ),
        .init_clk_1(\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_6 ),
        .init_clk_2(\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_7 ),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5),
        .lopt_6(lopt_6),
        .lopt_7(lopt_7),
        .qpll0clk_in(qpll0clk_in),
        .qpll0refclk_in(qpll0refclk_in),
        .rxbufstatus_out(rxbufstatus_out),
        .rxcdrovrden_in(rxcdrovrden_in),
        .rxdatavalid_out(rxdatavalid_out),
        .rxgearboxslip_in(rxgearboxslip_in),
        .rxheader_out(rxheader_out),
        .rxheadervalid_out(rxheadervalid_out),
        .rxoutclk_out(rxoutclk_out),
        .rxpmaresetdone_out(rxpmaresetdone_out),
        .rxpolarity_in(rxpolarity_in),
        .rxusrclk2_in(rxusrclk2_in),
        .rxusrclk_in(rxusrclk_in),
        .txoutclk_out(txoutclk_out),
        .txpmaresetdone_out(txpmaresetdone_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood \gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst 
       (.GTYE4_CHANNEL_TXOUTCLKPCS(\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_27 ),
        .GTYE4_CHANNEL_TXRATE(\gen_gtwizard_gtye4.txpisopd_ch_int [0]),
        .\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 (\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_0 ),
        .out(gtpowergood_out[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood_93 \gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst 
       (.GTYE4_CHANNEL_TXOUTCLKPCS(\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_26 ),
        .GTYE4_CHANNEL_TXRATE(\gen_gtwizard_gtye4.txpisopd_ch_int [1]),
        .\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 (\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_5 ),
        .out(gtpowergood_out[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood_94 \gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst 
       (.GTYE4_CHANNEL_TXOUTCLKPCS(\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_25 ),
        .GTYE4_CHANNEL_TXRATE(\gen_gtwizard_gtye4.txpisopd_ch_int [2]),
        .\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 (\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_6 ),
        .out(gtpowergood_out[2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood_95 \gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst 
       (.GTYE4_CHANNEL_TXOUTCLKPCS(\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_24 ),
        .GTYE4_CHANNEL_TXRATE(\gen_gtwizard_gtye4.txpisopd_ch_int [3]),
        .\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 (\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_7 ),
        .out(gtpowergood_out[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst 
       (.GTYE4_CHANNEL_RXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_23 ),
        .drpclk_in(drpclk_in),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_96 \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst 
       (.GTYE4_CHANNEL_TXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_35 ),
        .drpclk_in(drpclk_in),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_97 \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_rxresetdone_inst 
       (.GTYE4_CHANNEL_RXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_22 ),
        .drpclk_in(drpclk_in),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_98 \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_txresetdone_inst 
       (.GTYE4_CHANNEL_TXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_34 ),
        .drpclk_in(drpclk_in),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_99 \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_rxresetdone_inst 
       (.GTYE4_CHANNEL_RXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_21 ),
        .drpclk_in(drpclk_in),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_100 \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_txresetdone_inst 
       (.GTYE4_CHANNEL_TXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_33 ),
        .drpclk_in(drpclk_in),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_101 \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_rxresetdone_inst 
       (.GTYE4_CHANNEL_RXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_20 ),
        .drpclk_in(drpclk_in),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_102 \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst 
       (.GTYE4_CHANNEL_TXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_32 ),
        .drpclk_in(drpclk_in),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [3]));
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtpowergood_int 
       (.I0(gtpowergood_out[1]),
        .I1(gtpowergood_out[0]),
        .I2(gtpowergood_out[3]),
        .I3(gtpowergood_out[2]),
        .O(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtpowergood_int__0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtwiz_reset \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst 
       (.GTYE4_CHANNEL_GTPOWERGOOD(\gen_gtwizard_gtye4.gtpowergood_int ),
        .GTYE4_CHANNEL_GTRXRESET(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ),
        .GTYE4_CHANNEL_GTTXRESET(\gen_gtwizard_gtye4.gttxreset_ch_int ),
        .GTYE4_CHANNEL_RXPROGDIVRESET(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ),
        .GTYE4_CHANNEL_RXUSERRDY(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxuserrdy_int ),
        .GTYE4_CHANNEL_TXPROGDIVRESET(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txprogdivreset_int ),
        .GTYE4_CHANNEL_TXUSERRDY(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txuserrdy_int ),
        .drpclk_in(drpclk_in),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .gtpowergood_out(gtpowergood_out),
        .gtwiz_reset_qpll0lock_in(gtwiz_reset_qpll0lock_in),
        .gtwiz_reset_qpll0reset_out(gtwiz_reset_qpll0reset_out),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_out),
        .gtwiz_reset_rx_pll_and_datapath_in(gtwiz_reset_rx_pll_and_datapath_in),
        .gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_out),
        .gtwiz_userclk_rx_active_in(gtwiz_userclk_rx_active_in),
        .i_in_meta_reg(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxcdrlock_int__0 ),
        .in0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtpowergood_int__0 ),
        .rxusrclk2_in(rxusrclk2_in));
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxcdrlock_int 
       (.I0(\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_14 ),
        .I1(\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_15 ),
        .I2(\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_12 ),
        .I3(\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_13 ),
        .O(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxcdrlock_int__0 ));
endmodule

(* C_CHANNEL_ENABLE = "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000" *) (* C_COMMON_SCALING_FACTOR = "1" *) (* C_CPLL_VCO_FREQUENCY = "2578.125000" *) 
(* C_ENABLE_COMMON_USRCLK = "0" *) (* C_FORCE_COMMONS = "0" *) (* C_FREERUN_FREQUENCY = "100.000000" *) 
(* C_GT_REV = "67" *) (* C_GT_TYPE = "3" *) (* C_INCLUDE_CPLL_CAL = "2" *) 
(* C_LOCATE_COMMON = "1" *) (* C_LOCATE_IN_SYSTEM_IBERT_CORE = "2" *) (* C_LOCATE_RESET_CONTROLLER = "0" *) 
(* C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER = "0" *) (* C_LOCATE_RX_USER_CLOCKING = "1" *) (* C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER = "0" *) 
(* C_LOCATE_TX_USER_CLOCKING = "1" *) (* C_LOCATE_USER_DATA_WIDTH_SIZING = "0" *) (* C_PCIE_CORECLK_FREQ = "250" *) 
(* C_PCIE_ENABLE = "0" *) (* C_RESET_CONTROLLER_INSTANCE_CTRL = "0" *) (* C_RESET_SEQUENCE_INTERVAL = "0" *) 
(* C_RX_BUFFBYPASS_MODE = "0" *) (* C_RX_BUFFER_BYPASS_INSTANCE_CTRL = "0" *) (* C_RX_BUFFER_MODE = "1" *) 
(* C_RX_CB_DISP = "8'b00000000" *) (* C_RX_CB_K = "8'b00000000" *) (* C_RX_CB_LEN_SEQ = "1" *) 
(* C_RX_CB_MAX_LEVEL = "2" *) (* C_RX_CB_NUM_SEQ = "0" *) (* C_RX_CB_VAL = "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* C_RX_CC_DISP = "8'b00000000" *) (* C_RX_CC_ENABLE = "0" *) (* C_RX_CC_K = "8'b00000000" *) 
(* C_RX_CC_LEN_SEQ = "1" *) (* C_RX_CC_NUM_SEQ = "0" *) (* C_RX_CC_PERIODICITY = "5000" *) 
(* C_RX_CC_VAL = "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* C_RX_COMMA_M_ENABLE = "0" *) (* C_RX_COMMA_M_VAL = "10'b1010000011" *) 
(* C_RX_COMMA_P_ENABLE = "0" *) (* C_RX_COMMA_P_VAL = "10'b0101111100" *) (* C_RX_DATA_DECODING = "2" *) 
(* C_RX_ENABLE = "1" *) (* C_RX_INT_DATA_WIDTH = "64" *) (* C_RX_LINE_RATE = "25.000000" *) 
(* C_RX_MASTER_CHANNEL_IDX = "9" *) (* C_RX_OUTCLK_BUFG_GT_DIV = "1" *) (* C_RX_OUTCLK_FREQUENCY = "390.625000" *) 
(* C_RX_OUTCLK_SOURCE = "1" *) (* C_RX_PLL_TYPE = "0" *) (* C_RX_RECCLK_OUTPUT = "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* C_RX_REFCLK_FREQUENCY = "156.250000" *) (* C_RX_SLIDE_MODE = "0" *) (* C_RX_USER_CLOCKING_CONTENTS = "0" *) 
(* C_RX_USER_CLOCKING_INSTANCE_CTRL = "0" *) (* C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK = "1" *) (* C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 = "1" *) 
(* C_RX_USER_CLOCKING_SOURCE = "0" *) (* C_RX_USER_DATA_WIDTH = "64" *) (* C_RX_USRCLK2_FREQUENCY = "390.625000" *) 
(* C_RX_USRCLK_FREQUENCY = "390.625000" *) (* C_SECONDARY_QPLL_ENABLE = "0" *) (* C_SECONDARY_QPLL_REFCLK_FREQUENCY = "257.812500" *) 
(* C_SIM_CPLL_CAL_BYPASS = "1" *) (* C_TOTAL_NUM_CHANNELS = "4" *) (* C_TOTAL_NUM_COMMONS = "0" *) 
(* C_TOTAL_NUM_COMMONS_EXAMPLE = "1" *) (* C_TXPROGDIV_FREQ_ENABLE = "0" *) (* C_TXPROGDIV_FREQ_SOURCE = "0" *) 
(* C_TXPROGDIV_FREQ_VAL = "390.625000" *) (* C_TX_BUFFBYPASS_MODE = "0" *) (* C_TX_BUFFER_BYPASS_INSTANCE_CTRL = "0" *) 
(* C_TX_BUFFER_MODE = "1" *) (* C_TX_DATA_ENCODING = "2" *) (* C_TX_ENABLE = "1" *) 
(* C_TX_INT_DATA_WIDTH = "64" *) (* C_TX_LINE_RATE = "25.000000" *) (* C_TX_MASTER_CHANNEL_IDX = "9" *) 
(* C_TX_OUTCLK_BUFG_GT_DIV = "1" *) (* C_TX_OUTCLK_FREQUENCY = "390.625000" *) (* C_TX_OUTCLK_SOURCE = "1" *) 
(* C_TX_PLL_TYPE = "0" *) (* C_TX_REFCLK_FREQUENCY = "156.250000" *) (* C_TX_USER_CLOCKING_CONTENTS = "0" *) 
(* C_TX_USER_CLOCKING_INSTANCE_CTRL = "0" *) (* C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK = "1" *) (* C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 = "1" *) 
(* C_TX_USER_CLOCKING_SOURCE = "0" *) (* C_TX_USER_DATA_WIDTH = "64" *) (* C_TX_USRCLK2_FREQUENCY = "390.625000" *) 
(* C_TX_USRCLK_FREQUENCY = "390.625000" *) (* C_USER_GTPOWERGOOD_DELAY_EN = "1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_gt_gtwizard_top
   (gtwiz_userclk_tx_reset_in,
    gtwiz_userclk_tx_active_in,
    gtwiz_userclk_tx_srcclk_out,
    gtwiz_userclk_tx_usrclk_out,
    gtwiz_userclk_tx_usrclk2_out,
    gtwiz_userclk_tx_active_out,
    gtwiz_userclk_rx_reset_in,
    gtwiz_userclk_rx_active_in,
    gtwiz_userclk_rx_srcclk_out,
    gtwiz_userclk_rx_usrclk_out,
    gtwiz_userclk_rx_usrclk2_out,
    gtwiz_userclk_rx_active_out,
    gtwiz_buffbypass_tx_reset_in,
    gtwiz_buffbypass_tx_start_user_in,
    gtwiz_buffbypass_tx_done_out,
    gtwiz_buffbypass_tx_error_out,
    gtwiz_buffbypass_rx_reset_in,
    gtwiz_buffbypass_rx_start_user_in,
    gtwiz_buffbypass_rx_done_out,
    gtwiz_buffbypass_rx_error_out,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_all_in,
    gtwiz_reset_tx_pll_and_datapath_in,
    gtwiz_reset_tx_datapath_in,
    gtwiz_reset_rx_pll_and_datapath_in,
    gtwiz_reset_rx_datapath_in,
    gtwiz_reset_tx_done_in,
    gtwiz_reset_rx_done_in,
    gtwiz_reset_qpll0lock_in,
    gtwiz_reset_qpll1lock_in,
    gtwiz_reset_rx_cdr_stable_out,
    gtwiz_reset_tx_done_out,
    gtwiz_reset_rx_done_out,
    gtwiz_reset_qpll0reset_out,
    gtwiz_reset_qpll1reset_out,
    gtwiz_gthe3_cpll_cal_txoutclk_period_in,
    gtwiz_gthe3_cpll_cal_cnt_tol_in,
    gtwiz_gthe3_cpll_cal_bufg_ce_in,
    gtwiz_gthe4_cpll_cal_txoutclk_period_in,
    gtwiz_gthe4_cpll_cal_cnt_tol_in,
    gtwiz_gthe4_cpll_cal_bufg_ce_in,
    gtwiz_gtye4_cpll_cal_txoutclk_period_in,
    gtwiz_gtye4_cpll_cal_cnt_tol_in,
    gtwiz_gtye4_cpll_cal_bufg_ce_in,
    gtwiz_userdata_tx_in,
    gtwiz_userdata_rx_out,
    bgbypassb_in,
    bgmonitorenb_in,
    bgpdb_in,
    bgrcalovrd_in,
    bgrcalovrdenb_in,
    drpaddr_common_in,
    drpclk_common_in,
    drpdi_common_in,
    drpen_common_in,
    drpwe_common_in,
    gtgrefclk0_in,
    gtgrefclk1_in,
    gtnorthrefclk00_in,
    gtnorthrefclk01_in,
    gtnorthrefclk10_in,
    gtnorthrefclk11_in,
    gtrefclk00_in,
    gtrefclk01_in,
    gtrefclk10_in,
    gtrefclk11_in,
    gtsouthrefclk00_in,
    gtsouthrefclk01_in,
    gtsouthrefclk10_in,
    gtsouthrefclk11_in,
    pcierateqpll0_in,
    pcierateqpll1_in,
    pmarsvd0_in,
    pmarsvd1_in,
    qpll0clkrsvd0_in,
    qpll0clkrsvd1_in,
    qpll0fbdiv_in,
    qpll0lockdetclk_in,
    qpll0locken_in,
    qpll0pd_in,
    qpll0refclksel_in,
    qpll0reset_in,
    qpll1clkrsvd0_in,
    qpll1clkrsvd1_in,
    qpll1fbdiv_in,
    qpll1lockdetclk_in,
    qpll1locken_in,
    qpll1pd_in,
    qpll1refclksel_in,
    qpll1reset_in,
    qpllrsvd1_in,
    qpllrsvd2_in,
    qpllrsvd3_in,
    qpllrsvd4_in,
    rcalenb_in,
    sdm0data_in,
    sdm0reset_in,
    sdm0toggle_in,
    sdm0width_in,
    sdm1data_in,
    sdm1reset_in,
    sdm1toggle_in,
    sdm1width_in,
    tcongpi_in,
    tconpowerup_in,
    tconreset_in,
    tconrsvdin1_in,
    ubcfgstreamen_in,
    ubdo_in,
    ubdrdy_in,
    ubenable_in,
    ubgpi_in,
    ubintr_in,
    ubiolmbrst_in,
    ubmbrst_in,
    ubmdmcapture_in,
    ubmdmdbgrst_in,
    ubmdmdbgupdate_in,
    ubmdmregen_in,
    ubmdmshift_in,
    ubmdmsysrst_in,
    ubmdmtck_in,
    ubmdmtdi_in,
    drpdo_common_out,
    drprdy_common_out,
    pmarsvdout0_out,
    pmarsvdout1_out,
    qpll0fbclklost_out,
    qpll0lock_out,
    qpll0outclk_out,
    qpll0outrefclk_out,
    qpll0refclklost_out,
    qpll1fbclklost_out,
    qpll1lock_out,
    qpll1outclk_out,
    qpll1outrefclk_out,
    qpll1refclklost_out,
    qplldmonitor0_out,
    qplldmonitor1_out,
    refclkoutmonitor0_out,
    refclkoutmonitor1_out,
    rxrecclk0_sel_out,
    rxrecclk1_sel_out,
    rxrecclk0sel_out,
    rxrecclk1sel_out,
    sdm0finalout_out,
    sdm0testdata_out,
    sdm1finalout_out,
    sdm1testdata_out,
    tcongpo_out,
    tconrsvdout0_out,
    ubdaddr_out,
    ubden_out,
    ubdi_out,
    ubdwe_out,
    ubmdmtdo_out,
    ubrsvdout_out,
    ubtxuart_out,
    cdrstepdir_in,
    cdrstepsq_in,
    cdrstepsx_in,
    cfgreset_in,
    clkrsvd0_in,
    clkrsvd1_in,
    cpllfreqlock_in,
    cplllockdetclk_in,
    cplllocken_in,
    cpllpd_in,
    cpllrefclksel_in,
    cpllreset_in,
    dmonfiforeset_in,
    dmonitorclk_in,
    drpaddr_in,
    drpclk_in,
    drpdi_in,
    drpen_in,
    drprst_in,
    drpwe_in,
    elpcaldvorwren_in,
    elpcalpaorwren_in,
    evoddphicaldone_in,
    evoddphicalstart_in,
    evoddphidrden_in,
    evoddphidwren_in,
    evoddphixrden_in,
    evoddphixwren_in,
    eyescanmode_in,
    eyescanreset_in,
    eyescantrigger_in,
    freqos_in,
    gtgrefclk_in,
    gthrxn_in,
    gthrxp_in,
    gtnorthrefclk0_in,
    gtnorthrefclk1_in,
    gtrefclk0_in,
    gtrefclk1_in,
    gtresetsel_in,
    gtrsvd_in,
    gtrxreset_in,
    gtrxresetsel_in,
    gtsouthrefclk0_in,
    gtsouthrefclk1_in,
    gttxreset_in,
    gttxresetsel_in,
    incpctrl_in,
    gtyrxn_in,
    gtyrxp_in,
    loopback_in,
    looprsvd_in,
    lpbkrxtxseren_in,
    lpbktxrxseren_in,
    pcieeqrxeqadaptdone_in,
    pcierstidle_in,
    pciersttxsyncstart_in,
    pcieuserratedone_in,
    pcsrsvdin_in,
    pcsrsvdin2_in,
    pmarsvdin_in,
    qpll0clk_in,
    qpll0freqlock_in,
    qpll0refclk_in,
    qpll1clk_in,
    qpll1freqlock_in,
    qpll1refclk_in,
    resetovrd_in,
    rstclkentx_in,
    rx8b10ben_in,
    rxafecfoken_in,
    rxbufreset_in,
    rxcdrfreqreset_in,
    rxcdrhold_in,
    rxcdrovrden_in,
    rxcdrreset_in,
    rxcdrresetrsv_in,
    rxchbonden_in,
    rxchbondi_in,
    rxchbondlevel_in,
    rxchbondmaster_in,
    rxchbondslave_in,
    rxckcalreset_in,
    rxckcalstart_in,
    rxcommadeten_in,
    rxdfeagcctrl_in,
    rxdccforcestart_in,
    rxdfeagchold_in,
    rxdfeagcovrden_in,
    rxdfecfokfcnum_in,
    rxdfecfokfen_in,
    rxdfecfokfpulse_in,
    rxdfecfokhold_in,
    rxdfecfokovren_in,
    rxdfekhhold_in,
    rxdfekhovrden_in,
    rxdfelfhold_in,
    rxdfelfovrden_in,
    rxdfelpmreset_in,
    rxdfetap10hold_in,
    rxdfetap10ovrden_in,
    rxdfetap11hold_in,
    rxdfetap11ovrden_in,
    rxdfetap12hold_in,
    rxdfetap12ovrden_in,
    rxdfetap13hold_in,
    rxdfetap13ovrden_in,
    rxdfetap14hold_in,
    rxdfetap14ovrden_in,
    rxdfetap15hold_in,
    rxdfetap15ovrden_in,
    rxdfetap2hold_in,
    rxdfetap2ovrden_in,
    rxdfetap3hold_in,
    rxdfetap3ovrden_in,
    rxdfetap4hold_in,
    rxdfetap4ovrden_in,
    rxdfetap5hold_in,
    rxdfetap5ovrden_in,
    rxdfetap6hold_in,
    rxdfetap6ovrden_in,
    rxdfetap7hold_in,
    rxdfetap7ovrden_in,
    rxdfetap8hold_in,
    rxdfetap8ovrden_in,
    rxdfetap9hold_in,
    rxdfetap9ovrden_in,
    rxdfeuthold_in,
    rxdfeutovrden_in,
    rxdfevphold_in,
    rxdfevpovrden_in,
    rxdfevsen_in,
    rxdfexyden_in,
    rxdlybypass_in,
    rxdlyen_in,
    rxdlyovrden_in,
    rxdlysreset_in,
    rxelecidlemode_in,
    rxeqtraining_in,
    rxgearboxslip_in,
    rxlatclk_in,
    rxlpmen_in,
    rxlpmgchold_in,
    rxlpmgcovrden_in,
    rxlpmhfhold_in,
    rxlpmhfovrden_in,
    rxlpmlfhold_in,
    rxlpmlfklovrden_in,
    rxlpmoshold_in,
    rxlpmosovrden_in,
    rxmcommaalignen_in,
    rxmonitorsel_in,
    rxoobreset_in,
    rxoscalreset_in,
    rxoshold_in,
    rxosintcfg_in,
    rxosinten_in,
    rxosinthold_in,
    rxosintovrden_in,
    rxosintstrobe_in,
    rxosinttestovrden_in,
    rxosovrden_in,
    rxoutclksel_in,
    rxpcommaalignen_in,
    rxpcsreset_in,
    rxpd_in,
    rxphalign_in,
    rxphalignen_in,
    rxphdlypd_in,
    rxphdlyreset_in,
    rxphovrden_in,
    rxpllclksel_in,
    rxpmareset_in,
    rxpolarity_in,
    rxprbscntreset_in,
    rxprbssel_in,
    rxprogdivreset_in,
    rxqpien_in,
    rxrate_in,
    rxratemode_in,
    rxslide_in,
    rxslipoutclk_in,
    rxslippma_in,
    rxsyncallin_in,
    rxsyncin_in,
    rxsyncmode_in,
    rxsysclksel_in,
    rxtermination_in,
    rxuserrdy_in,
    rxusrclk_in,
    rxusrclk2_in,
    sigvalidclk_in,
    tstin_in,
    tx8b10bbypass_in,
    tx8b10ben_in,
    txbufdiffctrl_in,
    txcominit_in,
    txcomsas_in,
    txcomwake_in,
    txctrl0_in,
    txctrl1_in,
    txctrl2_in,
    txdata_in,
    txdataextendrsvd_in,
    txdccforcestart_in,
    txdccreset_in,
    txdeemph_in,
    txdetectrx_in,
    txdiffctrl_in,
    txdiffpd_in,
    txdlybypass_in,
    txdlyen_in,
    txdlyhold_in,
    txdlyovrden_in,
    txdlysreset_in,
    txdlyupdown_in,
    txelecidle_in,
    txelforcestart_in,
    txheader_in,
    txinhibit_in,
    txlatclk_in,
    txlfpstreset_in,
    txlfpsu2lpexit_in,
    txlfpsu3wake_in,
    txmaincursor_in,
    txmargin_in,
    txmuxdcdexhold_in,
    txmuxdcdorwren_in,
    txoneszeros_in,
    txoutclksel_in,
    txpcsreset_in,
    txpd_in,
    txpdelecidlemode_in,
    txphalign_in,
    txphalignen_in,
    txphdlypd_in,
    txphdlyreset_in,
    txphdlytstclk_in,
    txphinit_in,
    txphovrden_in,
    txpippmen_in,
    txpippmovrden_in,
    txpippmpd_in,
    txpippmsel_in,
    txpippmstepsize_in,
    txpisopd_in,
    txpllclksel_in,
    txpmareset_in,
    txpolarity_in,
    txpostcursor_in,
    txpostcursorinv_in,
    txprbsforceerr_in,
    txprbssel_in,
    txprecursor_in,
    txprecursorinv_in,
    txprogdivreset_in,
    txqpibiasen_in,
    txqpistrongpdown_in,
    txqpiweakpup_in,
    txrate_in,
    txratemode_in,
    txsequence_in,
    txswing_in,
    txsyncallin_in,
    txsyncin_in,
    txsyncmode_in,
    txsysclksel_in,
    txuserrdy_in,
    txusrclk_in,
    txusrclk2_in,
    bufgtce_out,
    bufgtcemask_out,
    bufgtdiv_out,
    bufgtreset_out,
    bufgtrstmask_out,
    cpllfbclklost_out,
    cplllock_out,
    cpllrefclklost_out,
    dmonitorout_out,
    dmonitoroutclk_out,
    drpdo_out,
    drprdy_out,
    eyescandataerror_out,
    gthtxn_out,
    gthtxp_out,
    gtpowergood_out,
    gtrefclkmonitor_out,
    gtytxn_out,
    gtytxp_out,
    pcierategen3_out,
    pcierateidle_out,
    pcierateqpllpd_out,
    pcierateqpllreset_out,
    pciesynctxsyncdone_out,
    pcieusergen3rdy_out,
    pcieuserphystatusrst_out,
    pcieuserratestart_out,
    pcsrsvdout_out,
    phystatus_out,
    pinrsrvdas_out,
    powerpresent_out,
    resetexception_out,
    rxbufstatus_out,
    rxbyteisaligned_out,
    rxbyterealign_out,
    rxcdrlock_out,
    rxcdrphdone_out,
    rxchanbondseq_out,
    rxchanisaligned_out,
    rxchanrealign_out,
    rxchbondo_out,
    rxckcaldone_out,
    rxclkcorcnt_out,
    rxcominitdet_out,
    rxcommadet_out,
    rxcomsasdet_out,
    rxcomwakedet_out,
    rxctrl0_out,
    rxctrl1_out,
    rxctrl2_out,
    rxctrl3_out,
    rxdata_out,
    rxdataextendrsvd_out,
    rxdatavalid_out,
    rxdlysresetdone_out,
    rxelecidle_out,
    rxheader_out,
    rxheadervalid_out,
    rxlfpstresetdet_out,
    rxlfpsu2lpexitdet_out,
    rxlfpsu3wakedet_out,
    rxmonitorout_out,
    rxosintdone_out,
    rxosintstarted_out,
    rxosintstrobedone_out,
    rxosintstrobestarted_out,
    rxoutclk_out,
    rxoutclkfabric_out,
    rxoutclkpcs_out,
    rxphaligndone_out,
    rxphalignerr_out,
    rxpmaresetdone_out,
    rxprbserr_out,
    rxprbslocked_out,
    rxprgdivresetdone_out,
    rxqpisenn_out,
    rxqpisenp_out,
    rxratedone_out,
    rxrecclkout_out,
    rxresetdone_out,
    rxsliderdy_out,
    rxslipdone_out,
    rxslipoutclkrdy_out,
    rxslippmardy_out,
    rxstartofseq_out,
    rxstatus_out,
    rxsyncdone_out,
    rxsyncout_out,
    rxvalid_out,
    txbufstatus_out,
    txcomfinish_out,
    txdccdone_out,
    txdlysresetdone_out,
    txoutclk_out,
    txoutclkfabric_out,
    txoutclkpcs_out,
    txphaligndone_out,
    txphinitdone_out,
    txpmaresetdone_out,
    txprgdivresetdone_out,
    txqpisenn_out,
    txqpisenp_out,
    txratedone_out,
    txresetdone_out,
    txsyncdone_out,
    txsyncout_out,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7);
  input [0:0]gtwiz_userclk_tx_reset_in;
  input [0:0]gtwiz_userclk_tx_active_in;
  output [0:0]gtwiz_userclk_tx_srcclk_out;
  output [0:0]gtwiz_userclk_tx_usrclk_out;
  output [0:0]gtwiz_userclk_tx_usrclk2_out;
  output [0:0]gtwiz_userclk_tx_active_out;
  input [0:0]gtwiz_userclk_rx_reset_in;
  input [0:0]gtwiz_userclk_rx_active_in;
  output [0:0]gtwiz_userclk_rx_srcclk_out;
  output [0:0]gtwiz_userclk_rx_usrclk_out;
  output [0:0]gtwiz_userclk_rx_usrclk2_out;
  output [0:0]gtwiz_userclk_rx_active_out;
  input [0:0]gtwiz_buffbypass_tx_reset_in;
  input [0:0]gtwiz_buffbypass_tx_start_user_in;
  output [0:0]gtwiz_buffbypass_tx_done_out;
  output [0:0]gtwiz_buffbypass_tx_error_out;
  input [0:0]gtwiz_buffbypass_rx_reset_in;
  input [0:0]gtwiz_buffbypass_rx_start_user_in;
  output [0:0]gtwiz_buffbypass_rx_done_out;
  output [0:0]gtwiz_buffbypass_rx_error_out;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_all_in;
  input [0:0]gtwiz_reset_tx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_tx_datapath_in;
  input [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input [0:0]gtwiz_reset_tx_done_in;
  input [0:0]gtwiz_reset_rx_done_in;
  input [0:0]gtwiz_reset_qpll0lock_in;
  input [0:0]gtwiz_reset_qpll1lock_in;
  output [0:0]gtwiz_reset_rx_cdr_stable_out;
  output [0:0]gtwiz_reset_tx_done_out;
  output [0:0]gtwiz_reset_rx_done_out;
  output [0:0]gtwiz_reset_qpll0reset_out;
  output [0:0]gtwiz_reset_qpll1reset_out;
  input [71:0]gtwiz_gthe3_cpll_cal_txoutclk_period_in;
  input [71:0]gtwiz_gthe3_cpll_cal_cnt_tol_in;
  input [3:0]gtwiz_gthe3_cpll_cal_bufg_ce_in;
  input [71:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  input [71:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  input [3:0]gtwiz_gthe4_cpll_cal_bufg_ce_in;
  input [71:0]gtwiz_gtye4_cpll_cal_txoutclk_period_in;
  input [71:0]gtwiz_gtye4_cpll_cal_cnt_tol_in;
  input [3:0]gtwiz_gtye4_cpll_cal_bufg_ce_in;
  input [255:0]gtwiz_userdata_tx_in;
  output [255:0]gtwiz_userdata_rx_out;
  input [0:0]bgbypassb_in;
  input [0:0]bgmonitorenb_in;
  input [0:0]bgpdb_in;
  input [4:0]bgrcalovrd_in;
  input [0:0]bgrcalovrdenb_in;
  input [15:0]drpaddr_common_in;
  input [0:0]drpclk_common_in;
  input [15:0]drpdi_common_in;
  input [0:0]drpen_common_in;
  input [0:0]drpwe_common_in;
  input [0:0]gtgrefclk0_in;
  input [0:0]gtgrefclk1_in;
  input [0:0]gtnorthrefclk00_in;
  input [0:0]gtnorthrefclk01_in;
  input [0:0]gtnorthrefclk10_in;
  input [0:0]gtnorthrefclk11_in;
  input [0:0]gtrefclk00_in;
  input [0:0]gtrefclk01_in;
  input [0:0]gtrefclk10_in;
  input [0:0]gtrefclk11_in;
  input [0:0]gtsouthrefclk00_in;
  input [0:0]gtsouthrefclk01_in;
  input [0:0]gtsouthrefclk10_in;
  input [0:0]gtsouthrefclk11_in;
  input [2:0]pcierateqpll0_in;
  input [2:0]pcierateqpll1_in;
  input [7:0]pmarsvd0_in;
  input [7:0]pmarsvd1_in;
  input [0:0]qpll0clkrsvd0_in;
  input [0:0]qpll0clkrsvd1_in;
  input [7:0]qpll0fbdiv_in;
  input [0:0]qpll0lockdetclk_in;
  input [0:0]qpll0locken_in;
  input [0:0]qpll0pd_in;
  input [2:0]qpll0refclksel_in;
  input [0:0]qpll0reset_in;
  input [0:0]qpll1clkrsvd0_in;
  input [0:0]qpll1clkrsvd1_in;
  input [7:0]qpll1fbdiv_in;
  input [0:0]qpll1lockdetclk_in;
  input [0:0]qpll1locken_in;
  input [0:0]qpll1pd_in;
  input [2:0]qpll1refclksel_in;
  input [0:0]qpll1reset_in;
  input [7:0]qpllrsvd1_in;
  input [4:0]qpllrsvd2_in;
  input [4:0]qpllrsvd3_in;
  input [7:0]qpllrsvd4_in;
  input [0:0]rcalenb_in;
  input [24:0]sdm0data_in;
  input [0:0]sdm0reset_in;
  input [0:0]sdm0toggle_in;
  input [1:0]sdm0width_in;
  input [24:0]sdm1data_in;
  input [0:0]sdm1reset_in;
  input [0:0]sdm1toggle_in;
  input [1:0]sdm1width_in;
  input [0:0]tcongpi_in;
  input [0:0]tconpowerup_in;
  input [0:0]tconreset_in;
  input [0:0]tconrsvdin1_in;
  input [0:0]ubcfgstreamen_in;
  input [15:0]ubdo_in;
  input [0:0]ubdrdy_in;
  input [0:0]ubenable_in;
  input [1:0]ubgpi_in;
  input [1:0]ubintr_in;
  input [0:0]ubiolmbrst_in;
  input [0:0]ubmbrst_in;
  input [0:0]ubmdmcapture_in;
  input [0:0]ubmdmdbgrst_in;
  input [0:0]ubmdmdbgupdate_in;
  input [3:0]ubmdmregen_in;
  input [0:0]ubmdmshift_in;
  input [0:0]ubmdmsysrst_in;
  input [0:0]ubmdmtck_in;
  input [0:0]ubmdmtdi_in;
  output [15:0]drpdo_common_out;
  output [0:0]drprdy_common_out;
  output [7:0]pmarsvdout0_out;
  output [7:0]pmarsvdout1_out;
  output [0:0]qpll0fbclklost_out;
  output [0:0]qpll0lock_out;
  output [0:0]qpll0outclk_out;
  output [0:0]qpll0outrefclk_out;
  output [0:0]qpll0refclklost_out;
  output [0:0]qpll1fbclklost_out;
  output [0:0]qpll1lock_out;
  output [0:0]qpll1outclk_out;
  output [0:0]qpll1outrefclk_out;
  output [0:0]qpll1refclklost_out;
  output [7:0]qplldmonitor0_out;
  output [7:0]qplldmonitor1_out;
  output [0:0]refclkoutmonitor0_out;
  output [0:0]refclkoutmonitor1_out;
  output [0:0]rxrecclk0_sel_out;
  output [0:0]rxrecclk1_sel_out;
  output [1:0]rxrecclk0sel_out;
  output [1:0]rxrecclk1sel_out;
  output [3:0]sdm0finalout_out;
  output [14:0]sdm0testdata_out;
  output [3:0]sdm1finalout_out;
  output [14:0]sdm1testdata_out;
  output [0:0]tcongpo_out;
  output [0:0]tconrsvdout0_out;
  output [15:0]ubdaddr_out;
  output [0:0]ubden_out;
  output [15:0]ubdi_out;
  output [0:0]ubdwe_out;
  output [0:0]ubmdmtdo_out;
  output [0:0]ubrsvdout_out;
  output [0:0]ubtxuart_out;
  input [3:0]cdrstepdir_in;
  input [3:0]cdrstepsq_in;
  input [3:0]cdrstepsx_in;
  input [3:0]cfgreset_in;
  input [3:0]clkrsvd0_in;
  input [3:0]clkrsvd1_in;
  input [3:0]cpllfreqlock_in;
  input [3:0]cplllockdetclk_in;
  input [3:0]cplllocken_in;
  input [3:0]cpllpd_in;
  input [11:0]cpllrefclksel_in;
  input [3:0]cpllreset_in;
  input [3:0]dmonfiforeset_in;
  input [3:0]dmonitorclk_in;
  input [39:0]drpaddr_in;
  input [3:0]drpclk_in;
  input [63:0]drpdi_in;
  input [3:0]drpen_in;
  input [3:0]drprst_in;
  input [3:0]drpwe_in;
  input [0:0]elpcaldvorwren_in;
  input [0:0]elpcalpaorwren_in;
  input [0:0]evoddphicaldone_in;
  input [0:0]evoddphicalstart_in;
  input [0:0]evoddphidrden_in;
  input [0:0]evoddphidwren_in;
  input [0:0]evoddphixrden_in;
  input [0:0]evoddphixwren_in;
  input [0:0]eyescanmode_in;
  input [3:0]eyescanreset_in;
  input [3:0]eyescantrigger_in;
  input [3:0]freqos_in;
  input [3:0]gtgrefclk_in;
  input [0:0]gthrxn_in;
  input [0:0]gthrxp_in;
  input [3:0]gtnorthrefclk0_in;
  input [3:0]gtnorthrefclk1_in;
  input [3:0]gtrefclk0_in;
  input [3:0]gtrefclk1_in;
  input [0:0]gtresetsel_in;
  input [63:0]gtrsvd_in;
  input [3:0]gtrxreset_in;
  input [3:0]gtrxresetsel_in;
  input [3:0]gtsouthrefclk0_in;
  input [3:0]gtsouthrefclk1_in;
  input [3:0]gttxreset_in;
  input [3:0]gttxresetsel_in;
  input [3:0]incpctrl_in;
  input [3:0]gtyrxn_in;
  input [3:0]gtyrxp_in;
  input [11:0]loopback_in;
  input [0:0]looprsvd_in;
  input [0:0]lpbkrxtxseren_in;
  input [0:0]lpbktxrxseren_in;
  input [3:0]pcieeqrxeqadaptdone_in;
  input [3:0]pcierstidle_in;
  input [3:0]pciersttxsyncstart_in;
  input [3:0]pcieuserratedone_in;
  input [63:0]pcsrsvdin_in;
  input [0:0]pcsrsvdin2_in;
  input [0:0]pmarsvdin_in;
  input [3:0]qpll0clk_in;
  input [3:0]qpll0freqlock_in;
  input [3:0]qpll0refclk_in;
  input [3:0]qpll1clk_in;
  input [3:0]qpll1freqlock_in;
  input [3:0]qpll1refclk_in;
  input [3:0]resetovrd_in;
  input [0:0]rstclkentx_in;
  input [3:0]rx8b10ben_in;
  input [3:0]rxafecfoken_in;
  input [3:0]rxbufreset_in;
  input [3:0]rxcdrfreqreset_in;
  input [3:0]rxcdrhold_in;
  input [3:0]rxcdrovrden_in;
  input [3:0]rxcdrreset_in;
  input [0:0]rxcdrresetrsv_in;
  input [3:0]rxchbonden_in;
  input [19:0]rxchbondi_in;
  input [11:0]rxchbondlevel_in;
  input [3:0]rxchbondmaster_in;
  input [3:0]rxchbondslave_in;
  input [3:0]rxckcalreset_in;
  input [27:0]rxckcalstart_in;
  input [3:0]rxcommadeten_in;
  input [0:0]rxdfeagcctrl_in;
  input [0:0]rxdccforcestart_in;
  input [3:0]rxdfeagchold_in;
  input [3:0]rxdfeagcovrden_in;
  input [15:0]rxdfecfokfcnum_in;
  input [3:0]rxdfecfokfen_in;
  input [3:0]rxdfecfokfpulse_in;
  input [3:0]rxdfecfokhold_in;
  input [3:0]rxdfecfokovren_in;
  input [3:0]rxdfekhhold_in;
  input [3:0]rxdfekhovrden_in;
  input [3:0]rxdfelfhold_in;
  input [3:0]rxdfelfovrden_in;
  input [3:0]rxdfelpmreset_in;
  input [3:0]rxdfetap10hold_in;
  input [3:0]rxdfetap10ovrden_in;
  input [3:0]rxdfetap11hold_in;
  input [3:0]rxdfetap11ovrden_in;
  input [3:0]rxdfetap12hold_in;
  input [3:0]rxdfetap12ovrden_in;
  input [3:0]rxdfetap13hold_in;
  input [3:0]rxdfetap13ovrden_in;
  input [3:0]rxdfetap14hold_in;
  input [3:0]rxdfetap14ovrden_in;
  input [3:0]rxdfetap15hold_in;
  input [3:0]rxdfetap15ovrden_in;
  input [3:0]rxdfetap2hold_in;
  input [3:0]rxdfetap2ovrden_in;
  input [3:0]rxdfetap3hold_in;
  input [3:0]rxdfetap3ovrden_in;
  input [3:0]rxdfetap4hold_in;
  input [3:0]rxdfetap4ovrden_in;
  input [3:0]rxdfetap5hold_in;
  input [3:0]rxdfetap5ovrden_in;
  input [3:0]rxdfetap6hold_in;
  input [3:0]rxdfetap6ovrden_in;
  input [3:0]rxdfetap7hold_in;
  input [3:0]rxdfetap7ovrden_in;
  input [3:0]rxdfetap8hold_in;
  input [3:0]rxdfetap8ovrden_in;
  input [3:0]rxdfetap9hold_in;
  input [3:0]rxdfetap9ovrden_in;
  input [3:0]rxdfeuthold_in;
  input [3:0]rxdfeutovrden_in;
  input [3:0]rxdfevphold_in;
  input [3:0]rxdfevpovrden_in;
  input [0:0]rxdfevsen_in;
  input [3:0]rxdfexyden_in;
  input [3:0]rxdlybypass_in;
  input [3:0]rxdlyen_in;
  input [3:0]rxdlyovrden_in;
  input [3:0]rxdlysreset_in;
  input [7:0]rxelecidlemode_in;
  input [3:0]rxeqtraining_in;
  input [3:0]rxgearboxslip_in;
  input [3:0]rxlatclk_in;
  input [3:0]rxlpmen_in;
  input [3:0]rxlpmgchold_in;
  input [3:0]rxlpmgcovrden_in;
  input [3:0]rxlpmhfhold_in;
  input [3:0]rxlpmhfovrden_in;
  input [3:0]rxlpmlfhold_in;
  input [3:0]rxlpmlfklovrden_in;
  input [3:0]rxlpmoshold_in;
  input [3:0]rxlpmosovrden_in;
  input [3:0]rxmcommaalignen_in;
  input [7:0]rxmonitorsel_in;
  input [3:0]rxoobreset_in;
  input [3:0]rxoscalreset_in;
  input [3:0]rxoshold_in;
  input [0:0]rxosintcfg_in;
  input [0:0]rxosinten_in;
  input [0:0]rxosinthold_in;
  input [0:0]rxosintovrden_in;
  input [0:0]rxosintstrobe_in;
  input [0:0]rxosinttestovrden_in;
  input [3:0]rxosovrden_in;
  input [11:0]rxoutclksel_in;
  input [3:0]rxpcommaalignen_in;
  input [3:0]rxpcsreset_in;
  input [7:0]rxpd_in;
  input [3:0]rxphalign_in;
  input [3:0]rxphalignen_in;
  input [3:0]rxphdlypd_in;
  input [3:0]rxphdlyreset_in;
  input [0:0]rxphovrden_in;
  input [7:0]rxpllclksel_in;
  input [3:0]rxpmareset_in;
  input [3:0]rxpolarity_in;
  input [3:0]rxprbscntreset_in;
  input [15:0]rxprbssel_in;
  input [3:0]rxprogdivreset_in;
  input [0:0]rxqpien_in;
  input [11:0]rxrate_in;
  input [3:0]rxratemode_in;
  input [3:0]rxslide_in;
  input [3:0]rxslipoutclk_in;
  input [3:0]rxslippma_in;
  input [3:0]rxsyncallin_in;
  input [3:0]rxsyncin_in;
  input [3:0]rxsyncmode_in;
  input [7:0]rxsysclksel_in;
  input [3:0]rxtermination_in;
  input [3:0]rxuserrdy_in;
  input [3:0]rxusrclk_in;
  input [3:0]rxusrclk2_in;
  input [3:0]sigvalidclk_in;
  input [79:0]tstin_in;
  input [31:0]tx8b10bbypass_in;
  input [3:0]tx8b10ben_in;
  input [0:0]txbufdiffctrl_in;
  input [3:0]txcominit_in;
  input [3:0]txcomsas_in;
  input [3:0]txcomwake_in;
  input [63:0]txctrl0_in;
  input [63:0]txctrl1_in;
  input [31:0]txctrl2_in;
  input [511:0]txdata_in;
  input [31:0]txdataextendrsvd_in;
  input [3:0]txdccforcestart_in;
  input [3:0]txdccreset_in;
  input [7:0]txdeemph_in;
  input [3:0]txdetectrx_in;
  input [19:0]txdiffctrl_in;
  input [0:0]txdiffpd_in;
  input [3:0]txdlybypass_in;
  input [3:0]txdlyen_in;
  input [3:0]txdlyhold_in;
  input [3:0]txdlyovrden_in;
  input [3:0]txdlysreset_in;
  input [3:0]txdlyupdown_in;
  input [3:0]txelecidle_in;
  input [0:0]txelforcestart_in;
  input [23:0]txheader_in;
  input [3:0]txinhibit_in;
  input [3:0]txlatclk_in;
  input [3:0]txlfpstreset_in;
  input [3:0]txlfpsu2lpexit_in;
  input [3:0]txlfpsu3wake_in;
  input [27:0]txmaincursor_in;
  input [11:0]txmargin_in;
  input [3:0]txmuxdcdexhold_in;
  input [3:0]txmuxdcdorwren_in;
  input [3:0]txoneszeros_in;
  input [11:0]txoutclksel_in;
  input [3:0]txpcsreset_in;
  input [7:0]txpd_in;
  input [3:0]txpdelecidlemode_in;
  input [3:0]txphalign_in;
  input [3:0]txphalignen_in;
  input [3:0]txphdlypd_in;
  input [3:0]txphdlyreset_in;
  input [3:0]txphdlytstclk_in;
  input [3:0]txphinit_in;
  input [3:0]txphovrden_in;
  input [3:0]txpippmen_in;
  input [3:0]txpippmovrden_in;
  input [3:0]txpippmpd_in;
  input [3:0]txpippmsel_in;
  input [19:0]txpippmstepsize_in;
  input [3:0]txpisopd_in;
  input [7:0]txpllclksel_in;
  input [3:0]txpmareset_in;
  input [3:0]txpolarity_in;
  input [19:0]txpostcursor_in;
  input [0:0]txpostcursorinv_in;
  input [3:0]txprbsforceerr_in;
  input [15:0]txprbssel_in;
  input [19:0]txprecursor_in;
  input [0:0]txprecursorinv_in;
  input [3:0]txprogdivreset_in;
  input [0:0]txqpibiasen_in;
  input [0:0]txqpistrongpdown_in;
  input [0:0]txqpiweakpup_in;
  input [11:0]txrate_in;
  input [3:0]txratemode_in;
  input [27:0]txsequence_in;
  input [3:0]txswing_in;
  input [3:0]txsyncallin_in;
  input [3:0]txsyncin_in;
  input [3:0]txsyncmode_in;
  input [7:0]txsysclksel_in;
  input [3:0]txuserrdy_in;
  input [3:0]txusrclk_in;
  input [3:0]txusrclk2_in;
  output [3:0]bufgtce_out;
  output [11:0]bufgtcemask_out;
  output [35:0]bufgtdiv_out;
  output [3:0]bufgtreset_out;
  output [11:0]bufgtrstmask_out;
  output [3:0]cpllfbclklost_out;
  output [3:0]cplllock_out;
  output [3:0]cpllrefclklost_out;
  output [63:0]dmonitorout_out;
  output [3:0]dmonitoroutclk_out;
  output [63:0]drpdo_out;
  output [3:0]drprdy_out;
  output [3:0]eyescandataerror_out;
  output [0:0]gthtxn_out;
  output [0:0]gthtxp_out;
  output [3:0]gtpowergood_out;
  output [3:0]gtrefclkmonitor_out;
  output [3:0]gtytxn_out;
  output [3:0]gtytxp_out;
  output [3:0]pcierategen3_out;
  output [3:0]pcierateidle_out;
  output [7:0]pcierateqpllpd_out;
  output [7:0]pcierateqpllreset_out;
  output [3:0]pciesynctxsyncdone_out;
  output [3:0]pcieusergen3rdy_out;
  output [3:0]pcieuserphystatusrst_out;
  output [3:0]pcieuserratestart_out;
  output [63:0]pcsrsvdout_out;
  output [3:0]phystatus_out;
  output [63:0]pinrsrvdas_out;
  output [3:0]powerpresent_out;
  output [3:0]resetexception_out;
  output [11:0]rxbufstatus_out;
  output [3:0]rxbyteisaligned_out;
  output [3:0]rxbyterealign_out;
  output [3:0]rxcdrlock_out;
  output [3:0]rxcdrphdone_out;
  output [3:0]rxchanbondseq_out;
  output [3:0]rxchanisaligned_out;
  output [3:0]rxchanrealign_out;
  output [19:0]rxchbondo_out;
  output [3:0]rxckcaldone_out;
  output [7:0]rxclkcorcnt_out;
  output [3:0]rxcominitdet_out;
  output [3:0]rxcommadet_out;
  output [3:0]rxcomsasdet_out;
  output [3:0]rxcomwakedet_out;
  output [63:0]rxctrl0_out;
  output [63:0]rxctrl1_out;
  output [31:0]rxctrl2_out;
  output [31:0]rxctrl3_out;
  output [511:0]rxdata_out;
  output [31:0]rxdataextendrsvd_out;
  output [7:0]rxdatavalid_out;
  output [3:0]rxdlysresetdone_out;
  output [3:0]rxelecidle_out;
  output [23:0]rxheader_out;
  output [7:0]rxheadervalid_out;
  output [3:0]rxlfpstresetdet_out;
  output [3:0]rxlfpsu2lpexitdet_out;
  output [3:0]rxlfpsu3wakedet_out;
  output [31:0]rxmonitorout_out;
  output [3:0]rxosintdone_out;
  output [3:0]rxosintstarted_out;
  output [3:0]rxosintstrobedone_out;
  output [3:0]rxosintstrobestarted_out;
  output [3:0]rxoutclk_out;
  output [3:0]rxoutclkfabric_out;
  output [3:0]rxoutclkpcs_out;
  output [3:0]rxphaligndone_out;
  output [3:0]rxphalignerr_out;
  output [3:0]rxpmaresetdone_out;
  output [3:0]rxprbserr_out;
  output [3:0]rxprbslocked_out;
  output [3:0]rxprgdivresetdone_out;
  output [0:0]rxqpisenn_out;
  output [0:0]rxqpisenp_out;
  output [3:0]rxratedone_out;
  output [3:0]rxrecclkout_out;
  output [3:0]rxresetdone_out;
  output [3:0]rxsliderdy_out;
  output [3:0]rxslipdone_out;
  output [3:0]rxslipoutclkrdy_out;
  output [3:0]rxslippmardy_out;
  output [7:0]rxstartofseq_out;
  output [11:0]rxstatus_out;
  output [3:0]rxsyncdone_out;
  output [3:0]rxsyncout_out;
  output [3:0]rxvalid_out;
  output [7:0]txbufstatus_out;
  output [3:0]txcomfinish_out;
  output [3:0]txdccdone_out;
  output [3:0]txdlysresetdone_out;
  output [3:0]txoutclk_out;
  output [3:0]txoutclkfabric_out;
  output [3:0]txoutclkpcs_out;
  output [3:0]txphaligndone_out;
  output [3:0]txphinitdone_out;
  output [3:0]txpmaresetdone_out;
  output [3:0]txprgdivresetdone_out;
  output [0:0]txqpisenn_out;
  output [0:0]txqpisenp_out;
  output [3:0]txratedone_out;
  output [3:0]txresetdone_out;
  output [3:0]txsyncdone_out;
  output [3:0]txsyncout_out;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  output lopt_7;

  wire \<const0> ;
  wire [39:0]drpaddr_in;
  wire [3:0]drpclk_in;
  wire [63:0]drpdi_in;
  wire [63:0]drpdo_out;
  wire [3:0]drpen_in;
  wire [3:0]drprdy_out;
  wire [3:0]drpwe_in;
  wire [3:0]gtpowergood_out;
  wire [3:0]gtrefclk0_in;
  wire [0:0]gtwiz_reset_qpll0lock_in;
  wire [0:0]gtwiz_reset_qpll0reset_out;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire [0:0]gtwiz_reset_rx_done_out;
  wire [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  wire [0:0]gtwiz_reset_tx_done_out;
  wire [0:0]gtwiz_userclk_rx_active_in;
  wire [255:0]gtwiz_userdata_rx_out;
  wire [3:0]gtyrxn_in;
  wire [3:0]gtyrxp_in;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire [3:0]qpll0clk_in;
  wire [3:0]qpll0refclk_in;
  wire [11:2]\^rxbufstatus_out ;
  wire [3:0]rxcdrovrden_in;
  wire [6:0]\^rxdatavalid_out ;
  wire [3:0]rxgearboxslip_in;
  wire [19:0]\^rxheader_out ;
  wire [6:0]\^rxheadervalid_out ;
  wire [2:2]\^rxoutclk_out ;
  wire [3:0]rxpmaresetdone_out;
  wire [3:0]rxpolarity_in;
  wire [3:0]rxusrclk2_in;
  wire [3:0]rxusrclk_in;
  wire [2:2]\^txoutclk_out ;
  wire [3:0]txpmaresetdone_out;

  assign bufgtce_out[3] = \<const0> ;
  assign bufgtce_out[2] = \<const0> ;
  assign bufgtce_out[1] = \<const0> ;
  assign bufgtce_out[0] = \<const0> ;
  assign bufgtcemask_out[11] = \<const0> ;
  assign bufgtcemask_out[10] = \<const0> ;
  assign bufgtcemask_out[9] = \<const0> ;
  assign bufgtcemask_out[8] = \<const0> ;
  assign bufgtcemask_out[7] = \<const0> ;
  assign bufgtcemask_out[6] = \<const0> ;
  assign bufgtcemask_out[5] = \<const0> ;
  assign bufgtcemask_out[4] = \<const0> ;
  assign bufgtcemask_out[3] = \<const0> ;
  assign bufgtcemask_out[2] = \<const0> ;
  assign bufgtcemask_out[1] = \<const0> ;
  assign bufgtcemask_out[0] = \<const0> ;
  assign bufgtdiv_out[35] = \<const0> ;
  assign bufgtdiv_out[34] = \<const0> ;
  assign bufgtdiv_out[33] = \<const0> ;
  assign bufgtdiv_out[32] = \<const0> ;
  assign bufgtdiv_out[31] = \<const0> ;
  assign bufgtdiv_out[30] = \<const0> ;
  assign bufgtdiv_out[29] = \<const0> ;
  assign bufgtdiv_out[28] = \<const0> ;
  assign bufgtdiv_out[27] = \<const0> ;
  assign bufgtdiv_out[26] = \<const0> ;
  assign bufgtdiv_out[25] = \<const0> ;
  assign bufgtdiv_out[24] = \<const0> ;
  assign bufgtdiv_out[23] = \<const0> ;
  assign bufgtdiv_out[22] = \<const0> ;
  assign bufgtdiv_out[21] = \<const0> ;
  assign bufgtdiv_out[20] = \<const0> ;
  assign bufgtdiv_out[19] = \<const0> ;
  assign bufgtdiv_out[18] = \<const0> ;
  assign bufgtdiv_out[17] = \<const0> ;
  assign bufgtdiv_out[16] = \<const0> ;
  assign bufgtdiv_out[15] = \<const0> ;
  assign bufgtdiv_out[14] = \<const0> ;
  assign bufgtdiv_out[13] = \<const0> ;
  assign bufgtdiv_out[12] = \<const0> ;
  assign bufgtdiv_out[11] = \<const0> ;
  assign bufgtdiv_out[10] = \<const0> ;
  assign bufgtdiv_out[9] = \<const0> ;
  assign bufgtdiv_out[8] = \<const0> ;
  assign bufgtdiv_out[7] = \<const0> ;
  assign bufgtdiv_out[6] = \<const0> ;
  assign bufgtdiv_out[5] = \<const0> ;
  assign bufgtdiv_out[4] = \<const0> ;
  assign bufgtdiv_out[3] = \<const0> ;
  assign bufgtdiv_out[2] = \<const0> ;
  assign bufgtdiv_out[1] = \<const0> ;
  assign bufgtdiv_out[0] = \<const0> ;
  assign bufgtreset_out[3] = \<const0> ;
  assign bufgtreset_out[2] = \<const0> ;
  assign bufgtreset_out[1] = \<const0> ;
  assign bufgtreset_out[0] = \<const0> ;
  assign bufgtrstmask_out[11] = \<const0> ;
  assign bufgtrstmask_out[10] = \<const0> ;
  assign bufgtrstmask_out[9] = \<const0> ;
  assign bufgtrstmask_out[8] = \<const0> ;
  assign bufgtrstmask_out[7] = \<const0> ;
  assign bufgtrstmask_out[6] = \<const0> ;
  assign bufgtrstmask_out[5] = \<const0> ;
  assign bufgtrstmask_out[4] = \<const0> ;
  assign bufgtrstmask_out[3] = \<const0> ;
  assign bufgtrstmask_out[2] = \<const0> ;
  assign bufgtrstmask_out[1] = \<const0> ;
  assign bufgtrstmask_out[0] = \<const0> ;
  assign cpllfbclklost_out[3] = \<const0> ;
  assign cpllfbclklost_out[2] = \<const0> ;
  assign cpllfbclklost_out[1] = \<const0> ;
  assign cpllfbclklost_out[0] = \<const0> ;
  assign cplllock_out[3] = \<const0> ;
  assign cplllock_out[2] = \<const0> ;
  assign cplllock_out[1] = \<const0> ;
  assign cplllock_out[0] = \<const0> ;
  assign cpllrefclklost_out[3] = \<const0> ;
  assign cpllrefclklost_out[2] = \<const0> ;
  assign cpllrefclklost_out[1] = \<const0> ;
  assign cpllrefclklost_out[0] = \<const0> ;
  assign dmonitorout_out[63] = \<const0> ;
  assign dmonitorout_out[62] = \<const0> ;
  assign dmonitorout_out[61] = \<const0> ;
  assign dmonitorout_out[60] = \<const0> ;
  assign dmonitorout_out[59] = \<const0> ;
  assign dmonitorout_out[58] = \<const0> ;
  assign dmonitorout_out[57] = \<const0> ;
  assign dmonitorout_out[56] = \<const0> ;
  assign dmonitorout_out[55] = \<const0> ;
  assign dmonitorout_out[54] = \<const0> ;
  assign dmonitorout_out[53] = \<const0> ;
  assign dmonitorout_out[52] = \<const0> ;
  assign dmonitorout_out[51] = \<const0> ;
  assign dmonitorout_out[50] = \<const0> ;
  assign dmonitorout_out[49] = \<const0> ;
  assign dmonitorout_out[48] = \<const0> ;
  assign dmonitorout_out[47] = \<const0> ;
  assign dmonitorout_out[46] = \<const0> ;
  assign dmonitorout_out[45] = \<const0> ;
  assign dmonitorout_out[44] = \<const0> ;
  assign dmonitorout_out[43] = \<const0> ;
  assign dmonitorout_out[42] = \<const0> ;
  assign dmonitorout_out[41] = \<const0> ;
  assign dmonitorout_out[40] = \<const0> ;
  assign dmonitorout_out[39] = \<const0> ;
  assign dmonitorout_out[38] = \<const0> ;
  assign dmonitorout_out[37] = \<const0> ;
  assign dmonitorout_out[36] = \<const0> ;
  assign dmonitorout_out[35] = \<const0> ;
  assign dmonitorout_out[34] = \<const0> ;
  assign dmonitorout_out[33] = \<const0> ;
  assign dmonitorout_out[32] = \<const0> ;
  assign dmonitorout_out[31] = \<const0> ;
  assign dmonitorout_out[30] = \<const0> ;
  assign dmonitorout_out[29] = \<const0> ;
  assign dmonitorout_out[28] = \<const0> ;
  assign dmonitorout_out[27] = \<const0> ;
  assign dmonitorout_out[26] = \<const0> ;
  assign dmonitorout_out[25] = \<const0> ;
  assign dmonitorout_out[24] = \<const0> ;
  assign dmonitorout_out[23] = \<const0> ;
  assign dmonitorout_out[22] = \<const0> ;
  assign dmonitorout_out[21] = \<const0> ;
  assign dmonitorout_out[20] = \<const0> ;
  assign dmonitorout_out[19] = \<const0> ;
  assign dmonitorout_out[18] = \<const0> ;
  assign dmonitorout_out[17] = \<const0> ;
  assign dmonitorout_out[16] = \<const0> ;
  assign dmonitorout_out[15] = \<const0> ;
  assign dmonitorout_out[14] = \<const0> ;
  assign dmonitorout_out[13] = \<const0> ;
  assign dmonitorout_out[12] = \<const0> ;
  assign dmonitorout_out[11] = \<const0> ;
  assign dmonitorout_out[10] = \<const0> ;
  assign dmonitorout_out[9] = \<const0> ;
  assign dmonitorout_out[8] = \<const0> ;
  assign dmonitorout_out[7] = \<const0> ;
  assign dmonitorout_out[6] = \<const0> ;
  assign dmonitorout_out[5] = \<const0> ;
  assign dmonitorout_out[4] = \<const0> ;
  assign dmonitorout_out[3] = \<const0> ;
  assign dmonitorout_out[2] = \<const0> ;
  assign dmonitorout_out[1] = \<const0> ;
  assign dmonitorout_out[0] = \<const0> ;
  assign dmonitoroutclk_out[3] = \<const0> ;
  assign dmonitoroutclk_out[2] = \<const0> ;
  assign dmonitoroutclk_out[1] = \<const0> ;
  assign dmonitoroutclk_out[0] = \<const0> ;
  assign drpdo_common_out[15] = \<const0> ;
  assign drpdo_common_out[14] = \<const0> ;
  assign drpdo_common_out[13] = \<const0> ;
  assign drpdo_common_out[12] = \<const0> ;
  assign drpdo_common_out[11] = \<const0> ;
  assign drpdo_common_out[10] = \<const0> ;
  assign drpdo_common_out[9] = \<const0> ;
  assign drpdo_common_out[8] = \<const0> ;
  assign drpdo_common_out[7] = \<const0> ;
  assign drpdo_common_out[6] = \<const0> ;
  assign drpdo_common_out[5] = \<const0> ;
  assign drpdo_common_out[4] = \<const0> ;
  assign drpdo_common_out[3] = \<const0> ;
  assign drpdo_common_out[2] = \<const0> ;
  assign drpdo_common_out[1] = \<const0> ;
  assign drpdo_common_out[0] = \<const0> ;
  assign drprdy_common_out[0] = \<const0> ;
  assign eyescandataerror_out[3] = \<const0> ;
  assign eyescandataerror_out[2] = \<const0> ;
  assign eyescandataerror_out[1] = \<const0> ;
  assign eyescandataerror_out[0] = \<const0> ;
  assign gthtxn_out[0] = \<const0> ;
  assign gthtxp_out[0] = \<const0> ;
  assign gtrefclkmonitor_out[3] = \<const0> ;
  assign gtrefclkmonitor_out[2] = \<const0> ;
  assign gtrefclkmonitor_out[1] = \<const0> ;
  assign gtrefclkmonitor_out[0] = \<const0> ;
  assign gtwiz_buffbypass_rx_done_out[0] = \<const0> ;
  assign gtwiz_buffbypass_rx_error_out[0] = \<const0> ;
  assign gtwiz_buffbypass_tx_done_out[0] = \<const0> ;
  assign gtwiz_buffbypass_tx_error_out[0] = \<const0> ;
  assign gtwiz_reset_qpll1reset_out[0] = \<const0> ;
  assign gtwiz_reset_rx_cdr_stable_out[0] = \<const0> ;
  assign gtwiz_userclk_rx_active_out[0] = \<const0> ;
  assign gtwiz_userclk_rx_srcclk_out[0] = \<const0> ;
  assign gtwiz_userclk_rx_usrclk2_out[0] = \<const0> ;
  assign gtwiz_userclk_rx_usrclk_out[0] = \<const0> ;
  assign gtwiz_userclk_tx_active_out[0] = \<const0> ;
  assign gtwiz_userclk_tx_srcclk_out[0] = \<const0> ;
  assign gtwiz_userclk_tx_usrclk2_out[0] = \<const0> ;
  assign gtwiz_userclk_tx_usrclk_out[0] = \<const0> ;
  assign gtytxn_out[3] = \<const0> ;
  assign gtytxn_out[2] = \<const0> ;
  assign gtytxn_out[1] = \<const0> ;
  assign gtytxn_out[0] = \<const0> ;
  assign gtytxp_out[3] = \<const0> ;
  assign gtytxp_out[2] = \<const0> ;
  assign gtytxp_out[1] = \<const0> ;
  assign gtytxp_out[0] = \<const0> ;
  assign pcierategen3_out[3] = \<const0> ;
  assign pcierategen3_out[2] = \<const0> ;
  assign pcierategen3_out[1] = \<const0> ;
  assign pcierategen3_out[0] = \<const0> ;
  assign pcierateidle_out[3] = \<const0> ;
  assign pcierateidle_out[2] = \<const0> ;
  assign pcierateidle_out[1] = \<const0> ;
  assign pcierateidle_out[0] = \<const0> ;
  assign pcierateqpllpd_out[7] = \<const0> ;
  assign pcierateqpllpd_out[6] = \<const0> ;
  assign pcierateqpllpd_out[5] = \<const0> ;
  assign pcierateqpllpd_out[4] = \<const0> ;
  assign pcierateqpllpd_out[3] = \<const0> ;
  assign pcierateqpllpd_out[2] = \<const0> ;
  assign pcierateqpllpd_out[1] = \<const0> ;
  assign pcierateqpllpd_out[0] = \<const0> ;
  assign pcierateqpllreset_out[7] = \<const0> ;
  assign pcierateqpllreset_out[6] = \<const0> ;
  assign pcierateqpllreset_out[5] = \<const0> ;
  assign pcierateqpllreset_out[4] = \<const0> ;
  assign pcierateqpllreset_out[3] = \<const0> ;
  assign pcierateqpllreset_out[2] = \<const0> ;
  assign pcierateqpllreset_out[1] = \<const0> ;
  assign pcierateqpllreset_out[0] = \<const0> ;
  assign pciesynctxsyncdone_out[3] = \<const0> ;
  assign pciesynctxsyncdone_out[2] = \<const0> ;
  assign pciesynctxsyncdone_out[1] = \<const0> ;
  assign pciesynctxsyncdone_out[0] = \<const0> ;
  assign pcieusergen3rdy_out[3] = \<const0> ;
  assign pcieusergen3rdy_out[2] = \<const0> ;
  assign pcieusergen3rdy_out[1] = \<const0> ;
  assign pcieusergen3rdy_out[0] = \<const0> ;
  assign pcieuserphystatusrst_out[3] = \<const0> ;
  assign pcieuserphystatusrst_out[2] = \<const0> ;
  assign pcieuserphystatusrst_out[1] = \<const0> ;
  assign pcieuserphystatusrst_out[0] = \<const0> ;
  assign pcieuserratestart_out[3] = \<const0> ;
  assign pcieuserratestart_out[2] = \<const0> ;
  assign pcieuserratestart_out[1] = \<const0> ;
  assign pcieuserratestart_out[0] = \<const0> ;
  assign pcsrsvdout_out[63] = \<const0> ;
  assign pcsrsvdout_out[62] = \<const0> ;
  assign pcsrsvdout_out[61] = \<const0> ;
  assign pcsrsvdout_out[60] = \<const0> ;
  assign pcsrsvdout_out[59] = \<const0> ;
  assign pcsrsvdout_out[58] = \<const0> ;
  assign pcsrsvdout_out[57] = \<const0> ;
  assign pcsrsvdout_out[56] = \<const0> ;
  assign pcsrsvdout_out[55] = \<const0> ;
  assign pcsrsvdout_out[54] = \<const0> ;
  assign pcsrsvdout_out[53] = \<const0> ;
  assign pcsrsvdout_out[52] = \<const0> ;
  assign pcsrsvdout_out[51] = \<const0> ;
  assign pcsrsvdout_out[50] = \<const0> ;
  assign pcsrsvdout_out[49] = \<const0> ;
  assign pcsrsvdout_out[48] = \<const0> ;
  assign pcsrsvdout_out[47] = \<const0> ;
  assign pcsrsvdout_out[46] = \<const0> ;
  assign pcsrsvdout_out[45] = \<const0> ;
  assign pcsrsvdout_out[44] = \<const0> ;
  assign pcsrsvdout_out[43] = \<const0> ;
  assign pcsrsvdout_out[42] = \<const0> ;
  assign pcsrsvdout_out[41] = \<const0> ;
  assign pcsrsvdout_out[40] = \<const0> ;
  assign pcsrsvdout_out[39] = \<const0> ;
  assign pcsrsvdout_out[38] = \<const0> ;
  assign pcsrsvdout_out[37] = \<const0> ;
  assign pcsrsvdout_out[36] = \<const0> ;
  assign pcsrsvdout_out[35] = \<const0> ;
  assign pcsrsvdout_out[34] = \<const0> ;
  assign pcsrsvdout_out[33] = \<const0> ;
  assign pcsrsvdout_out[32] = \<const0> ;
  assign pcsrsvdout_out[31] = \<const0> ;
  assign pcsrsvdout_out[30] = \<const0> ;
  assign pcsrsvdout_out[29] = \<const0> ;
  assign pcsrsvdout_out[28] = \<const0> ;
  assign pcsrsvdout_out[27] = \<const0> ;
  assign pcsrsvdout_out[26] = \<const0> ;
  assign pcsrsvdout_out[25] = \<const0> ;
  assign pcsrsvdout_out[24] = \<const0> ;
  assign pcsrsvdout_out[23] = \<const0> ;
  assign pcsrsvdout_out[22] = \<const0> ;
  assign pcsrsvdout_out[21] = \<const0> ;
  assign pcsrsvdout_out[20] = \<const0> ;
  assign pcsrsvdout_out[19] = \<const0> ;
  assign pcsrsvdout_out[18] = \<const0> ;
  assign pcsrsvdout_out[17] = \<const0> ;
  assign pcsrsvdout_out[16] = \<const0> ;
  assign pcsrsvdout_out[15] = \<const0> ;
  assign pcsrsvdout_out[14] = \<const0> ;
  assign pcsrsvdout_out[13] = \<const0> ;
  assign pcsrsvdout_out[12] = \<const0> ;
  assign pcsrsvdout_out[11] = \<const0> ;
  assign pcsrsvdout_out[10] = \<const0> ;
  assign pcsrsvdout_out[9] = \<const0> ;
  assign pcsrsvdout_out[8] = \<const0> ;
  assign pcsrsvdout_out[7] = \<const0> ;
  assign pcsrsvdout_out[6] = \<const0> ;
  assign pcsrsvdout_out[5] = \<const0> ;
  assign pcsrsvdout_out[4] = \<const0> ;
  assign pcsrsvdout_out[3] = \<const0> ;
  assign pcsrsvdout_out[2] = \<const0> ;
  assign pcsrsvdout_out[1] = \<const0> ;
  assign pcsrsvdout_out[0] = \<const0> ;
  assign phystatus_out[3] = \<const0> ;
  assign phystatus_out[2] = \<const0> ;
  assign phystatus_out[1] = \<const0> ;
  assign phystatus_out[0] = \<const0> ;
  assign pinrsrvdas_out[63] = \<const0> ;
  assign pinrsrvdas_out[62] = \<const0> ;
  assign pinrsrvdas_out[61] = \<const0> ;
  assign pinrsrvdas_out[60] = \<const0> ;
  assign pinrsrvdas_out[59] = \<const0> ;
  assign pinrsrvdas_out[58] = \<const0> ;
  assign pinrsrvdas_out[57] = \<const0> ;
  assign pinrsrvdas_out[56] = \<const0> ;
  assign pinrsrvdas_out[55] = \<const0> ;
  assign pinrsrvdas_out[54] = \<const0> ;
  assign pinrsrvdas_out[53] = \<const0> ;
  assign pinrsrvdas_out[52] = \<const0> ;
  assign pinrsrvdas_out[51] = \<const0> ;
  assign pinrsrvdas_out[50] = \<const0> ;
  assign pinrsrvdas_out[49] = \<const0> ;
  assign pinrsrvdas_out[48] = \<const0> ;
  assign pinrsrvdas_out[47] = \<const0> ;
  assign pinrsrvdas_out[46] = \<const0> ;
  assign pinrsrvdas_out[45] = \<const0> ;
  assign pinrsrvdas_out[44] = \<const0> ;
  assign pinrsrvdas_out[43] = \<const0> ;
  assign pinrsrvdas_out[42] = \<const0> ;
  assign pinrsrvdas_out[41] = \<const0> ;
  assign pinrsrvdas_out[40] = \<const0> ;
  assign pinrsrvdas_out[39] = \<const0> ;
  assign pinrsrvdas_out[38] = \<const0> ;
  assign pinrsrvdas_out[37] = \<const0> ;
  assign pinrsrvdas_out[36] = \<const0> ;
  assign pinrsrvdas_out[35] = \<const0> ;
  assign pinrsrvdas_out[34] = \<const0> ;
  assign pinrsrvdas_out[33] = \<const0> ;
  assign pinrsrvdas_out[32] = \<const0> ;
  assign pinrsrvdas_out[31] = \<const0> ;
  assign pinrsrvdas_out[30] = \<const0> ;
  assign pinrsrvdas_out[29] = \<const0> ;
  assign pinrsrvdas_out[28] = \<const0> ;
  assign pinrsrvdas_out[27] = \<const0> ;
  assign pinrsrvdas_out[26] = \<const0> ;
  assign pinrsrvdas_out[25] = \<const0> ;
  assign pinrsrvdas_out[24] = \<const0> ;
  assign pinrsrvdas_out[23] = \<const0> ;
  assign pinrsrvdas_out[22] = \<const0> ;
  assign pinrsrvdas_out[21] = \<const0> ;
  assign pinrsrvdas_out[20] = \<const0> ;
  assign pinrsrvdas_out[19] = \<const0> ;
  assign pinrsrvdas_out[18] = \<const0> ;
  assign pinrsrvdas_out[17] = \<const0> ;
  assign pinrsrvdas_out[16] = \<const0> ;
  assign pinrsrvdas_out[15] = \<const0> ;
  assign pinrsrvdas_out[14] = \<const0> ;
  assign pinrsrvdas_out[13] = \<const0> ;
  assign pinrsrvdas_out[12] = \<const0> ;
  assign pinrsrvdas_out[11] = \<const0> ;
  assign pinrsrvdas_out[10] = \<const0> ;
  assign pinrsrvdas_out[9] = \<const0> ;
  assign pinrsrvdas_out[8] = \<const0> ;
  assign pinrsrvdas_out[7] = \<const0> ;
  assign pinrsrvdas_out[6] = \<const0> ;
  assign pinrsrvdas_out[5] = \<const0> ;
  assign pinrsrvdas_out[4] = \<const0> ;
  assign pinrsrvdas_out[3] = \<const0> ;
  assign pinrsrvdas_out[2] = \<const0> ;
  assign pinrsrvdas_out[1] = \<const0> ;
  assign pinrsrvdas_out[0] = \<const0> ;
  assign pmarsvdout0_out[7] = \<const0> ;
  assign pmarsvdout0_out[6] = \<const0> ;
  assign pmarsvdout0_out[5] = \<const0> ;
  assign pmarsvdout0_out[4] = \<const0> ;
  assign pmarsvdout0_out[3] = \<const0> ;
  assign pmarsvdout0_out[2] = \<const0> ;
  assign pmarsvdout0_out[1] = \<const0> ;
  assign pmarsvdout0_out[0] = \<const0> ;
  assign pmarsvdout1_out[7] = \<const0> ;
  assign pmarsvdout1_out[6] = \<const0> ;
  assign pmarsvdout1_out[5] = \<const0> ;
  assign pmarsvdout1_out[4] = \<const0> ;
  assign pmarsvdout1_out[3] = \<const0> ;
  assign pmarsvdout1_out[2] = \<const0> ;
  assign pmarsvdout1_out[1] = \<const0> ;
  assign pmarsvdout1_out[0] = \<const0> ;
  assign powerpresent_out[3] = \<const0> ;
  assign powerpresent_out[2] = \<const0> ;
  assign powerpresent_out[1] = \<const0> ;
  assign powerpresent_out[0] = \<const0> ;
  assign qpll0fbclklost_out[0] = \<const0> ;
  assign qpll0lock_out[0] = \<const0> ;
  assign qpll0outclk_out[0] = \<const0> ;
  assign qpll0outrefclk_out[0] = \<const0> ;
  assign qpll0refclklost_out[0] = \<const0> ;
  assign qpll1fbclklost_out[0] = \<const0> ;
  assign qpll1lock_out[0] = \<const0> ;
  assign qpll1outclk_out[0] = \<const0> ;
  assign qpll1outrefclk_out[0] = \<const0> ;
  assign qpll1refclklost_out[0] = \<const0> ;
  assign qplldmonitor0_out[7] = \<const0> ;
  assign qplldmonitor0_out[6] = \<const0> ;
  assign qplldmonitor0_out[5] = \<const0> ;
  assign qplldmonitor0_out[4] = \<const0> ;
  assign qplldmonitor0_out[3] = \<const0> ;
  assign qplldmonitor0_out[2] = \<const0> ;
  assign qplldmonitor0_out[1] = \<const0> ;
  assign qplldmonitor0_out[0] = \<const0> ;
  assign qplldmonitor1_out[7] = \<const0> ;
  assign qplldmonitor1_out[6] = \<const0> ;
  assign qplldmonitor1_out[5] = \<const0> ;
  assign qplldmonitor1_out[4] = \<const0> ;
  assign qplldmonitor1_out[3] = \<const0> ;
  assign qplldmonitor1_out[2] = \<const0> ;
  assign qplldmonitor1_out[1] = \<const0> ;
  assign qplldmonitor1_out[0] = \<const0> ;
  assign refclkoutmonitor0_out[0] = \<const0> ;
  assign refclkoutmonitor1_out[0] = \<const0> ;
  assign resetexception_out[3] = \<const0> ;
  assign resetexception_out[2] = \<const0> ;
  assign resetexception_out[1] = \<const0> ;
  assign resetexception_out[0] = \<const0> ;
  assign rxbufstatus_out[11] = \^rxbufstatus_out [11];
  assign rxbufstatus_out[10] = \<const0> ;
  assign rxbufstatus_out[9] = \<const0> ;
  assign rxbufstatus_out[8] = \^rxbufstatus_out [8];
  assign rxbufstatus_out[7] = \<const0> ;
  assign rxbufstatus_out[6] = \<const0> ;
  assign rxbufstatus_out[5] = \^rxbufstatus_out [5];
  assign rxbufstatus_out[4] = \<const0> ;
  assign rxbufstatus_out[3] = \<const0> ;
  assign rxbufstatus_out[2] = \^rxbufstatus_out [2];
  assign rxbufstatus_out[1] = \<const0> ;
  assign rxbufstatus_out[0] = \<const0> ;
  assign rxbyteisaligned_out[3] = \<const0> ;
  assign rxbyteisaligned_out[2] = \<const0> ;
  assign rxbyteisaligned_out[1] = \<const0> ;
  assign rxbyteisaligned_out[0] = \<const0> ;
  assign rxbyterealign_out[3] = \<const0> ;
  assign rxbyterealign_out[2] = \<const0> ;
  assign rxbyterealign_out[1] = \<const0> ;
  assign rxbyterealign_out[0] = \<const0> ;
  assign rxcdrlock_out[3] = \<const0> ;
  assign rxcdrlock_out[2] = \<const0> ;
  assign rxcdrlock_out[1] = \<const0> ;
  assign rxcdrlock_out[0] = \<const0> ;
  assign rxcdrphdone_out[3] = \<const0> ;
  assign rxcdrphdone_out[2] = \<const0> ;
  assign rxcdrphdone_out[1] = \<const0> ;
  assign rxcdrphdone_out[0] = \<const0> ;
  assign rxchanbondseq_out[3] = \<const0> ;
  assign rxchanbondseq_out[2] = \<const0> ;
  assign rxchanbondseq_out[1] = \<const0> ;
  assign rxchanbondseq_out[0] = \<const0> ;
  assign rxchanisaligned_out[3] = \<const0> ;
  assign rxchanisaligned_out[2] = \<const0> ;
  assign rxchanisaligned_out[1] = \<const0> ;
  assign rxchanisaligned_out[0] = \<const0> ;
  assign rxchanrealign_out[3] = \<const0> ;
  assign rxchanrealign_out[2] = \<const0> ;
  assign rxchanrealign_out[1] = \<const0> ;
  assign rxchanrealign_out[0] = \<const0> ;
  assign rxchbondo_out[19] = \<const0> ;
  assign rxchbondo_out[18] = \<const0> ;
  assign rxchbondo_out[17] = \<const0> ;
  assign rxchbondo_out[16] = \<const0> ;
  assign rxchbondo_out[15] = \<const0> ;
  assign rxchbondo_out[14] = \<const0> ;
  assign rxchbondo_out[13] = \<const0> ;
  assign rxchbondo_out[12] = \<const0> ;
  assign rxchbondo_out[11] = \<const0> ;
  assign rxchbondo_out[10] = \<const0> ;
  assign rxchbondo_out[9] = \<const0> ;
  assign rxchbondo_out[8] = \<const0> ;
  assign rxchbondo_out[7] = \<const0> ;
  assign rxchbondo_out[6] = \<const0> ;
  assign rxchbondo_out[5] = \<const0> ;
  assign rxchbondo_out[4] = \<const0> ;
  assign rxchbondo_out[3] = \<const0> ;
  assign rxchbondo_out[2] = \<const0> ;
  assign rxchbondo_out[1] = \<const0> ;
  assign rxchbondo_out[0] = \<const0> ;
  assign rxckcaldone_out[3] = \<const0> ;
  assign rxckcaldone_out[2] = \<const0> ;
  assign rxckcaldone_out[1] = \<const0> ;
  assign rxckcaldone_out[0] = \<const0> ;
  assign rxclkcorcnt_out[7] = \<const0> ;
  assign rxclkcorcnt_out[6] = \<const0> ;
  assign rxclkcorcnt_out[5] = \<const0> ;
  assign rxclkcorcnt_out[4] = \<const0> ;
  assign rxclkcorcnt_out[3] = \<const0> ;
  assign rxclkcorcnt_out[2] = \<const0> ;
  assign rxclkcorcnt_out[1] = \<const0> ;
  assign rxclkcorcnt_out[0] = \<const0> ;
  assign rxcominitdet_out[3] = \<const0> ;
  assign rxcominitdet_out[2] = \<const0> ;
  assign rxcominitdet_out[1] = \<const0> ;
  assign rxcominitdet_out[0] = \<const0> ;
  assign rxcommadet_out[3] = \<const0> ;
  assign rxcommadet_out[2] = \<const0> ;
  assign rxcommadet_out[1] = \<const0> ;
  assign rxcommadet_out[0] = \<const0> ;
  assign rxcomsasdet_out[3] = \<const0> ;
  assign rxcomsasdet_out[2] = \<const0> ;
  assign rxcomsasdet_out[1] = \<const0> ;
  assign rxcomsasdet_out[0] = \<const0> ;
  assign rxcomwakedet_out[3] = \<const0> ;
  assign rxcomwakedet_out[2] = \<const0> ;
  assign rxcomwakedet_out[1] = \<const0> ;
  assign rxcomwakedet_out[0] = \<const0> ;
  assign rxctrl0_out[63] = \<const0> ;
  assign rxctrl0_out[62] = \<const0> ;
  assign rxctrl0_out[61] = \<const0> ;
  assign rxctrl0_out[60] = \<const0> ;
  assign rxctrl0_out[59] = \<const0> ;
  assign rxctrl0_out[58] = \<const0> ;
  assign rxctrl0_out[57] = \<const0> ;
  assign rxctrl0_out[56] = \<const0> ;
  assign rxctrl0_out[55] = \<const0> ;
  assign rxctrl0_out[54] = \<const0> ;
  assign rxctrl0_out[53] = \<const0> ;
  assign rxctrl0_out[52] = \<const0> ;
  assign rxctrl0_out[51] = \<const0> ;
  assign rxctrl0_out[50] = \<const0> ;
  assign rxctrl0_out[49] = \<const0> ;
  assign rxctrl0_out[48] = \<const0> ;
  assign rxctrl0_out[47] = \<const0> ;
  assign rxctrl0_out[46] = \<const0> ;
  assign rxctrl0_out[45] = \<const0> ;
  assign rxctrl0_out[44] = \<const0> ;
  assign rxctrl0_out[43] = \<const0> ;
  assign rxctrl0_out[42] = \<const0> ;
  assign rxctrl0_out[41] = \<const0> ;
  assign rxctrl0_out[40] = \<const0> ;
  assign rxctrl0_out[39] = \<const0> ;
  assign rxctrl0_out[38] = \<const0> ;
  assign rxctrl0_out[37] = \<const0> ;
  assign rxctrl0_out[36] = \<const0> ;
  assign rxctrl0_out[35] = \<const0> ;
  assign rxctrl0_out[34] = \<const0> ;
  assign rxctrl0_out[33] = \<const0> ;
  assign rxctrl0_out[32] = \<const0> ;
  assign rxctrl0_out[31] = \<const0> ;
  assign rxctrl0_out[30] = \<const0> ;
  assign rxctrl0_out[29] = \<const0> ;
  assign rxctrl0_out[28] = \<const0> ;
  assign rxctrl0_out[27] = \<const0> ;
  assign rxctrl0_out[26] = \<const0> ;
  assign rxctrl0_out[25] = \<const0> ;
  assign rxctrl0_out[24] = \<const0> ;
  assign rxctrl0_out[23] = \<const0> ;
  assign rxctrl0_out[22] = \<const0> ;
  assign rxctrl0_out[21] = \<const0> ;
  assign rxctrl0_out[20] = \<const0> ;
  assign rxctrl0_out[19] = \<const0> ;
  assign rxctrl0_out[18] = \<const0> ;
  assign rxctrl0_out[17] = \<const0> ;
  assign rxctrl0_out[16] = \<const0> ;
  assign rxctrl0_out[15] = \<const0> ;
  assign rxctrl0_out[14] = \<const0> ;
  assign rxctrl0_out[13] = \<const0> ;
  assign rxctrl0_out[12] = \<const0> ;
  assign rxctrl0_out[11] = \<const0> ;
  assign rxctrl0_out[10] = \<const0> ;
  assign rxctrl0_out[9] = \<const0> ;
  assign rxctrl0_out[8] = \<const0> ;
  assign rxctrl0_out[7] = \<const0> ;
  assign rxctrl0_out[6] = \<const0> ;
  assign rxctrl0_out[5] = \<const0> ;
  assign rxctrl0_out[4] = \<const0> ;
  assign rxctrl0_out[3] = \<const0> ;
  assign rxctrl0_out[2] = \<const0> ;
  assign rxctrl0_out[1] = \<const0> ;
  assign rxctrl0_out[0] = \<const0> ;
  assign rxctrl1_out[63] = \<const0> ;
  assign rxctrl1_out[62] = \<const0> ;
  assign rxctrl1_out[61] = \<const0> ;
  assign rxctrl1_out[60] = \<const0> ;
  assign rxctrl1_out[59] = \<const0> ;
  assign rxctrl1_out[58] = \<const0> ;
  assign rxctrl1_out[57] = \<const0> ;
  assign rxctrl1_out[56] = \<const0> ;
  assign rxctrl1_out[55] = \<const0> ;
  assign rxctrl1_out[54] = \<const0> ;
  assign rxctrl1_out[53] = \<const0> ;
  assign rxctrl1_out[52] = \<const0> ;
  assign rxctrl1_out[51] = \<const0> ;
  assign rxctrl1_out[50] = \<const0> ;
  assign rxctrl1_out[49] = \<const0> ;
  assign rxctrl1_out[48] = \<const0> ;
  assign rxctrl1_out[47] = \<const0> ;
  assign rxctrl1_out[46] = \<const0> ;
  assign rxctrl1_out[45] = \<const0> ;
  assign rxctrl1_out[44] = \<const0> ;
  assign rxctrl1_out[43] = \<const0> ;
  assign rxctrl1_out[42] = \<const0> ;
  assign rxctrl1_out[41] = \<const0> ;
  assign rxctrl1_out[40] = \<const0> ;
  assign rxctrl1_out[39] = \<const0> ;
  assign rxctrl1_out[38] = \<const0> ;
  assign rxctrl1_out[37] = \<const0> ;
  assign rxctrl1_out[36] = \<const0> ;
  assign rxctrl1_out[35] = \<const0> ;
  assign rxctrl1_out[34] = \<const0> ;
  assign rxctrl1_out[33] = \<const0> ;
  assign rxctrl1_out[32] = \<const0> ;
  assign rxctrl1_out[31] = \<const0> ;
  assign rxctrl1_out[30] = \<const0> ;
  assign rxctrl1_out[29] = \<const0> ;
  assign rxctrl1_out[28] = \<const0> ;
  assign rxctrl1_out[27] = \<const0> ;
  assign rxctrl1_out[26] = \<const0> ;
  assign rxctrl1_out[25] = \<const0> ;
  assign rxctrl1_out[24] = \<const0> ;
  assign rxctrl1_out[23] = \<const0> ;
  assign rxctrl1_out[22] = \<const0> ;
  assign rxctrl1_out[21] = \<const0> ;
  assign rxctrl1_out[20] = \<const0> ;
  assign rxctrl1_out[19] = \<const0> ;
  assign rxctrl1_out[18] = \<const0> ;
  assign rxctrl1_out[17] = \<const0> ;
  assign rxctrl1_out[16] = \<const0> ;
  assign rxctrl1_out[15] = \<const0> ;
  assign rxctrl1_out[14] = \<const0> ;
  assign rxctrl1_out[13] = \<const0> ;
  assign rxctrl1_out[12] = \<const0> ;
  assign rxctrl1_out[11] = \<const0> ;
  assign rxctrl1_out[10] = \<const0> ;
  assign rxctrl1_out[9] = \<const0> ;
  assign rxctrl1_out[8] = \<const0> ;
  assign rxctrl1_out[7] = \<const0> ;
  assign rxctrl1_out[6] = \<const0> ;
  assign rxctrl1_out[5] = \<const0> ;
  assign rxctrl1_out[4] = \<const0> ;
  assign rxctrl1_out[3] = \<const0> ;
  assign rxctrl1_out[2] = \<const0> ;
  assign rxctrl1_out[1] = \<const0> ;
  assign rxctrl1_out[0] = \<const0> ;
  assign rxctrl2_out[31] = \<const0> ;
  assign rxctrl2_out[30] = \<const0> ;
  assign rxctrl2_out[29] = \<const0> ;
  assign rxctrl2_out[28] = \<const0> ;
  assign rxctrl2_out[27] = \<const0> ;
  assign rxctrl2_out[26] = \<const0> ;
  assign rxctrl2_out[25] = \<const0> ;
  assign rxctrl2_out[24] = \<const0> ;
  assign rxctrl2_out[23] = \<const0> ;
  assign rxctrl2_out[22] = \<const0> ;
  assign rxctrl2_out[21] = \<const0> ;
  assign rxctrl2_out[20] = \<const0> ;
  assign rxctrl2_out[19] = \<const0> ;
  assign rxctrl2_out[18] = \<const0> ;
  assign rxctrl2_out[17] = \<const0> ;
  assign rxctrl2_out[16] = \<const0> ;
  assign rxctrl2_out[15] = \<const0> ;
  assign rxctrl2_out[14] = \<const0> ;
  assign rxctrl2_out[13] = \<const0> ;
  assign rxctrl2_out[12] = \<const0> ;
  assign rxctrl2_out[11] = \<const0> ;
  assign rxctrl2_out[10] = \<const0> ;
  assign rxctrl2_out[9] = \<const0> ;
  assign rxctrl2_out[8] = \<const0> ;
  assign rxctrl2_out[7] = \<const0> ;
  assign rxctrl2_out[6] = \<const0> ;
  assign rxctrl2_out[5] = \<const0> ;
  assign rxctrl2_out[4] = \<const0> ;
  assign rxctrl2_out[3] = \<const0> ;
  assign rxctrl2_out[2] = \<const0> ;
  assign rxctrl2_out[1] = \<const0> ;
  assign rxctrl2_out[0] = \<const0> ;
  assign rxctrl3_out[31] = \<const0> ;
  assign rxctrl3_out[30] = \<const0> ;
  assign rxctrl3_out[29] = \<const0> ;
  assign rxctrl3_out[28] = \<const0> ;
  assign rxctrl3_out[27] = \<const0> ;
  assign rxctrl3_out[26] = \<const0> ;
  assign rxctrl3_out[25] = \<const0> ;
  assign rxctrl3_out[24] = \<const0> ;
  assign rxctrl3_out[23] = \<const0> ;
  assign rxctrl3_out[22] = \<const0> ;
  assign rxctrl3_out[21] = \<const0> ;
  assign rxctrl3_out[20] = \<const0> ;
  assign rxctrl3_out[19] = \<const0> ;
  assign rxctrl3_out[18] = \<const0> ;
  assign rxctrl3_out[17] = \<const0> ;
  assign rxctrl3_out[16] = \<const0> ;
  assign rxctrl3_out[15] = \<const0> ;
  assign rxctrl3_out[14] = \<const0> ;
  assign rxctrl3_out[13] = \<const0> ;
  assign rxctrl3_out[12] = \<const0> ;
  assign rxctrl3_out[11] = \<const0> ;
  assign rxctrl3_out[10] = \<const0> ;
  assign rxctrl3_out[9] = \<const0> ;
  assign rxctrl3_out[8] = \<const0> ;
  assign rxctrl3_out[7] = \<const0> ;
  assign rxctrl3_out[6] = \<const0> ;
  assign rxctrl3_out[5] = \<const0> ;
  assign rxctrl3_out[4] = \<const0> ;
  assign rxctrl3_out[3] = \<const0> ;
  assign rxctrl3_out[2] = \<const0> ;
  assign rxctrl3_out[1] = \<const0> ;
  assign rxctrl3_out[0] = \<const0> ;
  assign rxdata_out[511] = \<const0> ;
  assign rxdata_out[510] = \<const0> ;
  assign rxdata_out[509] = \<const0> ;
  assign rxdata_out[508] = \<const0> ;
  assign rxdata_out[507] = \<const0> ;
  assign rxdata_out[506] = \<const0> ;
  assign rxdata_out[505] = \<const0> ;
  assign rxdata_out[504] = \<const0> ;
  assign rxdata_out[503] = \<const0> ;
  assign rxdata_out[502] = \<const0> ;
  assign rxdata_out[501] = \<const0> ;
  assign rxdata_out[500] = \<const0> ;
  assign rxdata_out[499] = \<const0> ;
  assign rxdata_out[498] = \<const0> ;
  assign rxdata_out[497] = \<const0> ;
  assign rxdata_out[496] = \<const0> ;
  assign rxdata_out[495] = \<const0> ;
  assign rxdata_out[494] = \<const0> ;
  assign rxdata_out[493] = \<const0> ;
  assign rxdata_out[492] = \<const0> ;
  assign rxdata_out[491] = \<const0> ;
  assign rxdata_out[490] = \<const0> ;
  assign rxdata_out[489] = \<const0> ;
  assign rxdata_out[488] = \<const0> ;
  assign rxdata_out[487] = \<const0> ;
  assign rxdata_out[486] = \<const0> ;
  assign rxdata_out[485] = \<const0> ;
  assign rxdata_out[484] = \<const0> ;
  assign rxdata_out[483] = \<const0> ;
  assign rxdata_out[482] = \<const0> ;
  assign rxdata_out[481] = \<const0> ;
  assign rxdata_out[480] = \<const0> ;
  assign rxdata_out[479] = \<const0> ;
  assign rxdata_out[478] = \<const0> ;
  assign rxdata_out[477] = \<const0> ;
  assign rxdata_out[476] = \<const0> ;
  assign rxdata_out[475] = \<const0> ;
  assign rxdata_out[474] = \<const0> ;
  assign rxdata_out[473] = \<const0> ;
  assign rxdata_out[472] = \<const0> ;
  assign rxdata_out[471] = \<const0> ;
  assign rxdata_out[470] = \<const0> ;
  assign rxdata_out[469] = \<const0> ;
  assign rxdata_out[468] = \<const0> ;
  assign rxdata_out[467] = \<const0> ;
  assign rxdata_out[466] = \<const0> ;
  assign rxdata_out[465] = \<const0> ;
  assign rxdata_out[464] = \<const0> ;
  assign rxdata_out[463] = \<const0> ;
  assign rxdata_out[462] = \<const0> ;
  assign rxdata_out[461] = \<const0> ;
  assign rxdata_out[460] = \<const0> ;
  assign rxdata_out[459] = \<const0> ;
  assign rxdata_out[458] = \<const0> ;
  assign rxdata_out[457] = \<const0> ;
  assign rxdata_out[456] = \<const0> ;
  assign rxdata_out[455] = \<const0> ;
  assign rxdata_out[454] = \<const0> ;
  assign rxdata_out[453] = \<const0> ;
  assign rxdata_out[452] = \<const0> ;
  assign rxdata_out[451] = \<const0> ;
  assign rxdata_out[450] = \<const0> ;
  assign rxdata_out[449] = \<const0> ;
  assign rxdata_out[448] = \<const0> ;
  assign rxdata_out[447] = \<const0> ;
  assign rxdata_out[446] = \<const0> ;
  assign rxdata_out[445] = \<const0> ;
  assign rxdata_out[444] = \<const0> ;
  assign rxdata_out[443] = \<const0> ;
  assign rxdata_out[442] = \<const0> ;
  assign rxdata_out[441] = \<const0> ;
  assign rxdata_out[440] = \<const0> ;
  assign rxdata_out[439] = \<const0> ;
  assign rxdata_out[438] = \<const0> ;
  assign rxdata_out[437] = \<const0> ;
  assign rxdata_out[436] = \<const0> ;
  assign rxdata_out[435] = \<const0> ;
  assign rxdata_out[434] = \<const0> ;
  assign rxdata_out[433] = \<const0> ;
  assign rxdata_out[432] = \<const0> ;
  assign rxdata_out[431] = \<const0> ;
  assign rxdata_out[430] = \<const0> ;
  assign rxdata_out[429] = \<const0> ;
  assign rxdata_out[428] = \<const0> ;
  assign rxdata_out[427] = \<const0> ;
  assign rxdata_out[426] = \<const0> ;
  assign rxdata_out[425] = \<const0> ;
  assign rxdata_out[424] = \<const0> ;
  assign rxdata_out[423] = \<const0> ;
  assign rxdata_out[422] = \<const0> ;
  assign rxdata_out[421] = \<const0> ;
  assign rxdata_out[420] = \<const0> ;
  assign rxdata_out[419] = \<const0> ;
  assign rxdata_out[418] = \<const0> ;
  assign rxdata_out[417] = \<const0> ;
  assign rxdata_out[416] = \<const0> ;
  assign rxdata_out[415] = \<const0> ;
  assign rxdata_out[414] = \<const0> ;
  assign rxdata_out[413] = \<const0> ;
  assign rxdata_out[412] = \<const0> ;
  assign rxdata_out[411] = \<const0> ;
  assign rxdata_out[410] = \<const0> ;
  assign rxdata_out[409] = \<const0> ;
  assign rxdata_out[408] = \<const0> ;
  assign rxdata_out[407] = \<const0> ;
  assign rxdata_out[406] = \<const0> ;
  assign rxdata_out[405] = \<const0> ;
  assign rxdata_out[404] = \<const0> ;
  assign rxdata_out[403] = \<const0> ;
  assign rxdata_out[402] = \<const0> ;
  assign rxdata_out[401] = \<const0> ;
  assign rxdata_out[400] = \<const0> ;
  assign rxdata_out[399] = \<const0> ;
  assign rxdata_out[398] = \<const0> ;
  assign rxdata_out[397] = \<const0> ;
  assign rxdata_out[396] = \<const0> ;
  assign rxdata_out[395] = \<const0> ;
  assign rxdata_out[394] = \<const0> ;
  assign rxdata_out[393] = \<const0> ;
  assign rxdata_out[392] = \<const0> ;
  assign rxdata_out[391] = \<const0> ;
  assign rxdata_out[390] = \<const0> ;
  assign rxdata_out[389] = \<const0> ;
  assign rxdata_out[388] = \<const0> ;
  assign rxdata_out[387] = \<const0> ;
  assign rxdata_out[386] = \<const0> ;
  assign rxdata_out[385] = \<const0> ;
  assign rxdata_out[384] = \<const0> ;
  assign rxdata_out[383] = \<const0> ;
  assign rxdata_out[382] = \<const0> ;
  assign rxdata_out[381] = \<const0> ;
  assign rxdata_out[380] = \<const0> ;
  assign rxdata_out[379] = \<const0> ;
  assign rxdata_out[378] = \<const0> ;
  assign rxdata_out[377] = \<const0> ;
  assign rxdata_out[376] = \<const0> ;
  assign rxdata_out[375] = \<const0> ;
  assign rxdata_out[374] = \<const0> ;
  assign rxdata_out[373] = \<const0> ;
  assign rxdata_out[372] = \<const0> ;
  assign rxdata_out[371] = \<const0> ;
  assign rxdata_out[370] = \<const0> ;
  assign rxdata_out[369] = \<const0> ;
  assign rxdata_out[368] = \<const0> ;
  assign rxdata_out[367] = \<const0> ;
  assign rxdata_out[366] = \<const0> ;
  assign rxdata_out[365] = \<const0> ;
  assign rxdata_out[364] = \<const0> ;
  assign rxdata_out[363] = \<const0> ;
  assign rxdata_out[362] = \<const0> ;
  assign rxdata_out[361] = \<const0> ;
  assign rxdata_out[360] = \<const0> ;
  assign rxdata_out[359] = \<const0> ;
  assign rxdata_out[358] = \<const0> ;
  assign rxdata_out[357] = \<const0> ;
  assign rxdata_out[356] = \<const0> ;
  assign rxdata_out[355] = \<const0> ;
  assign rxdata_out[354] = \<const0> ;
  assign rxdata_out[353] = \<const0> ;
  assign rxdata_out[352] = \<const0> ;
  assign rxdata_out[351] = \<const0> ;
  assign rxdata_out[350] = \<const0> ;
  assign rxdata_out[349] = \<const0> ;
  assign rxdata_out[348] = \<const0> ;
  assign rxdata_out[347] = \<const0> ;
  assign rxdata_out[346] = \<const0> ;
  assign rxdata_out[345] = \<const0> ;
  assign rxdata_out[344] = \<const0> ;
  assign rxdata_out[343] = \<const0> ;
  assign rxdata_out[342] = \<const0> ;
  assign rxdata_out[341] = \<const0> ;
  assign rxdata_out[340] = \<const0> ;
  assign rxdata_out[339] = \<const0> ;
  assign rxdata_out[338] = \<const0> ;
  assign rxdata_out[337] = \<const0> ;
  assign rxdata_out[336] = \<const0> ;
  assign rxdata_out[335] = \<const0> ;
  assign rxdata_out[334] = \<const0> ;
  assign rxdata_out[333] = \<const0> ;
  assign rxdata_out[332] = \<const0> ;
  assign rxdata_out[331] = \<const0> ;
  assign rxdata_out[330] = \<const0> ;
  assign rxdata_out[329] = \<const0> ;
  assign rxdata_out[328] = \<const0> ;
  assign rxdata_out[327] = \<const0> ;
  assign rxdata_out[326] = \<const0> ;
  assign rxdata_out[325] = \<const0> ;
  assign rxdata_out[324] = \<const0> ;
  assign rxdata_out[323] = \<const0> ;
  assign rxdata_out[322] = \<const0> ;
  assign rxdata_out[321] = \<const0> ;
  assign rxdata_out[320] = \<const0> ;
  assign rxdata_out[319] = \<const0> ;
  assign rxdata_out[318] = \<const0> ;
  assign rxdata_out[317] = \<const0> ;
  assign rxdata_out[316] = \<const0> ;
  assign rxdata_out[315] = \<const0> ;
  assign rxdata_out[314] = \<const0> ;
  assign rxdata_out[313] = \<const0> ;
  assign rxdata_out[312] = \<const0> ;
  assign rxdata_out[311] = \<const0> ;
  assign rxdata_out[310] = \<const0> ;
  assign rxdata_out[309] = \<const0> ;
  assign rxdata_out[308] = \<const0> ;
  assign rxdata_out[307] = \<const0> ;
  assign rxdata_out[306] = \<const0> ;
  assign rxdata_out[305] = \<const0> ;
  assign rxdata_out[304] = \<const0> ;
  assign rxdata_out[303] = \<const0> ;
  assign rxdata_out[302] = \<const0> ;
  assign rxdata_out[301] = \<const0> ;
  assign rxdata_out[300] = \<const0> ;
  assign rxdata_out[299] = \<const0> ;
  assign rxdata_out[298] = \<const0> ;
  assign rxdata_out[297] = \<const0> ;
  assign rxdata_out[296] = \<const0> ;
  assign rxdata_out[295] = \<const0> ;
  assign rxdata_out[294] = \<const0> ;
  assign rxdata_out[293] = \<const0> ;
  assign rxdata_out[292] = \<const0> ;
  assign rxdata_out[291] = \<const0> ;
  assign rxdata_out[290] = \<const0> ;
  assign rxdata_out[289] = \<const0> ;
  assign rxdata_out[288] = \<const0> ;
  assign rxdata_out[287] = \<const0> ;
  assign rxdata_out[286] = \<const0> ;
  assign rxdata_out[285] = \<const0> ;
  assign rxdata_out[284] = \<const0> ;
  assign rxdata_out[283] = \<const0> ;
  assign rxdata_out[282] = \<const0> ;
  assign rxdata_out[281] = \<const0> ;
  assign rxdata_out[280] = \<const0> ;
  assign rxdata_out[279] = \<const0> ;
  assign rxdata_out[278] = \<const0> ;
  assign rxdata_out[277] = \<const0> ;
  assign rxdata_out[276] = \<const0> ;
  assign rxdata_out[275] = \<const0> ;
  assign rxdata_out[274] = \<const0> ;
  assign rxdata_out[273] = \<const0> ;
  assign rxdata_out[272] = \<const0> ;
  assign rxdata_out[271] = \<const0> ;
  assign rxdata_out[270] = \<const0> ;
  assign rxdata_out[269] = \<const0> ;
  assign rxdata_out[268] = \<const0> ;
  assign rxdata_out[267] = \<const0> ;
  assign rxdata_out[266] = \<const0> ;
  assign rxdata_out[265] = \<const0> ;
  assign rxdata_out[264] = \<const0> ;
  assign rxdata_out[263] = \<const0> ;
  assign rxdata_out[262] = \<const0> ;
  assign rxdata_out[261] = \<const0> ;
  assign rxdata_out[260] = \<const0> ;
  assign rxdata_out[259] = \<const0> ;
  assign rxdata_out[258] = \<const0> ;
  assign rxdata_out[257] = \<const0> ;
  assign rxdata_out[256] = \<const0> ;
  assign rxdata_out[255] = \<const0> ;
  assign rxdata_out[254] = \<const0> ;
  assign rxdata_out[253] = \<const0> ;
  assign rxdata_out[252] = \<const0> ;
  assign rxdata_out[251] = \<const0> ;
  assign rxdata_out[250] = \<const0> ;
  assign rxdata_out[249] = \<const0> ;
  assign rxdata_out[248] = \<const0> ;
  assign rxdata_out[247] = \<const0> ;
  assign rxdata_out[246] = \<const0> ;
  assign rxdata_out[245] = \<const0> ;
  assign rxdata_out[244] = \<const0> ;
  assign rxdata_out[243] = \<const0> ;
  assign rxdata_out[242] = \<const0> ;
  assign rxdata_out[241] = \<const0> ;
  assign rxdata_out[240] = \<const0> ;
  assign rxdata_out[239] = \<const0> ;
  assign rxdata_out[238] = \<const0> ;
  assign rxdata_out[237] = \<const0> ;
  assign rxdata_out[236] = \<const0> ;
  assign rxdata_out[235] = \<const0> ;
  assign rxdata_out[234] = \<const0> ;
  assign rxdata_out[233] = \<const0> ;
  assign rxdata_out[232] = \<const0> ;
  assign rxdata_out[231] = \<const0> ;
  assign rxdata_out[230] = \<const0> ;
  assign rxdata_out[229] = \<const0> ;
  assign rxdata_out[228] = \<const0> ;
  assign rxdata_out[227] = \<const0> ;
  assign rxdata_out[226] = \<const0> ;
  assign rxdata_out[225] = \<const0> ;
  assign rxdata_out[224] = \<const0> ;
  assign rxdata_out[223] = \<const0> ;
  assign rxdata_out[222] = \<const0> ;
  assign rxdata_out[221] = \<const0> ;
  assign rxdata_out[220] = \<const0> ;
  assign rxdata_out[219] = \<const0> ;
  assign rxdata_out[218] = \<const0> ;
  assign rxdata_out[217] = \<const0> ;
  assign rxdata_out[216] = \<const0> ;
  assign rxdata_out[215] = \<const0> ;
  assign rxdata_out[214] = \<const0> ;
  assign rxdata_out[213] = \<const0> ;
  assign rxdata_out[212] = \<const0> ;
  assign rxdata_out[211] = \<const0> ;
  assign rxdata_out[210] = \<const0> ;
  assign rxdata_out[209] = \<const0> ;
  assign rxdata_out[208] = \<const0> ;
  assign rxdata_out[207] = \<const0> ;
  assign rxdata_out[206] = \<const0> ;
  assign rxdata_out[205] = \<const0> ;
  assign rxdata_out[204] = \<const0> ;
  assign rxdata_out[203] = \<const0> ;
  assign rxdata_out[202] = \<const0> ;
  assign rxdata_out[201] = \<const0> ;
  assign rxdata_out[200] = \<const0> ;
  assign rxdata_out[199] = \<const0> ;
  assign rxdata_out[198] = \<const0> ;
  assign rxdata_out[197] = \<const0> ;
  assign rxdata_out[196] = \<const0> ;
  assign rxdata_out[195] = \<const0> ;
  assign rxdata_out[194] = \<const0> ;
  assign rxdata_out[193] = \<const0> ;
  assign rxdata_out[192] = \<const0> ;
  assign rxdata_out[191] = \<const0> ;
  assign rxdata_out[190] = \<const0> ;
  assign rxdata_out[189] = \<const0> ;
  assign rxdata_out[188] = \<const0> ;
  assign rxdata_out[187] = \<const0> ;
  assign rxdata_out[186] = \<const0> ;
  assign rxdata_out[185] = \<const0> ;
  assign rxdata_out[184] = \<const0> ;
  assign rxdata_out[183] = \<const0> ;
  assign rxdata_out[182] = \<const0> ;
  assign rxdata_out[181] = \<const0> ;
  assign rxdata_out[180] = \<const0> ;
  assign rxdata_out[179] = \<const0> ;
  assign rxdata_out[178] = \<const0> ;
  assign rxdata_out[177] = \<const0> ;
  assign rxdata_out[176] = \<const0> ;
  assign rxdata_out[175] = \<const0> ;
  assign rxdata_out[174] = \<const0> ;
  assign rxdata_out[173] = \<const0> ;
  assign rxdata_out[172] = \<const0> ;
  assign rxdata_out[171] = \<const0> ;
  assign rxdata_out[170] = \<const0> ;
  assign rxdata_out[169] = \<const0> ;
  assign rxdata_out[168] = \<const0> ;
  assign rxdata_out[167] = \<const0> ;
  assign rxdata_out[166] = \<const0> ;
  assign rxdata_out[165] = \<const0> ;
  assign rxdata_out[164] = \<const0> ;
  assign rxdata_out[163] = \<const0> ;
  assign rxdata_out[162] = \<const0> ;
  assign rxdata_out[161] = \<const0> ;
  assign rxdata_out[160] = \<const0> ;
  assign rxdata_out[159] = \<const0> ;
  assign rxdata_out[158] = \<const0> ;
  assign rxdata_out[157] = \<const0> ;
  assign rxdata_out[156] = \<const0> ;
  assign rxdata_out[155] = \<const0> ;
  assign rxdata_out[154] = \<const0> ;
  assign rxdata_out[153] = \<const0> ;
  assign rxdata_out[152] = \<const0> ;
  assign rxdata_out[151] = \<const0> ;
  assign rxdata_out[150] = \<const0> ;
  assign rxdata_out[149] = \<const0> ;
  assign rxdata_out[148] = \<const0> ;
  assign rxdata_out[147] = \<const0> ;
  assign rxdata_out[146] = \<const0> ;
  assign rxdata_out[145] = \<const0> ;
  assign rxdata_out[144] = \<const0> ;
  assign rxdata_out[143] = \<const0> ;
  assign rxdata_out[142] = \<const0> ;
  assign rxdata_out[141] = \<const0> ;
  assign rxdata_out[140] = \<const0> ;
  assign rxdata_out[139] = \<const0> ;
  assign rxdata_out[138] = \<const0> ;
  assign rxdata_out[137] = \<const0> ;
  assign rxdata_out[136] = \<const0> ;
  assign rxdata_out[135] = \<const0> ;
  assign rxdata_out[134] = \<const0> ;
  assign rxdata_out[133] = \<const0> ;
  assign rxdata_out[132] = \<const0> ;
  assign rxdata_out[131] = \<const0> ;
  assign rxdata_out[130] = \<const0> ;
  assign rxdata_out[129] = \<const0> ;
  assign rxdata_out[128] = \<const0> ;
  assign rxdata_out[127] = \<const0> ;
  assign rxdata_out[126] = \<const0> ;
  assign rxdata_out[125] = \<const0> ;
  assign rxdata_out[124] = \<const0> ;
  assign rxdata_out[123] = \<const0> ;
  assign rxdata_out[122] = \<const0> ;
  assign rxdata_out[121] = \<const0> ;
  assign rxdata_out[120] = \<const0> ;
  assign rxdata_out[119] = \<const0> ;
  assign rxdata_out[118] = \<const0> ;
  assign rxdata_out[117] = \<const0> ;
  assign rxdata_out[116] = \<const0> ;
  assign rxdata_out[115] = \<const0> ;
  assign rxdata_out[114] = \<const0> ;
  assign rxdata_out[113] = \<const0> ;
  assign rxdata_out[112] = \<const0> ;
  assign rxdata_out[111] = \<const0> ;
  assign rxdata_out[110] = \<const0> ;
  assign rxdata_out[109] = \<const0> ;
  assign rxdata_out[108] = \<const0> ;
  assign rxdata_out[107] = \<const0> ;
  assign rxdata_out[106] = \<const0> ;
  assign rxdata_out[105] = \<const0> ;
  assign rxdata_out[104] = \<const0> ;
  assign rxdata_out[103] = \<const0> ;
  assign rxdata_out[102] = \<const0> ;
  assign rxdata_out[101] = \<const0> ;
  assign rxdata_out[100] = \<const0> ;
  assign rxdata_out[99] = \<const0> ;
  assign rxdata_out[98] = \<const0> ;
  assign rxdata_out[97] = \<const0> ;
  assign rxdata_out[96] = \<const0> ;
  assign rxdata_out[95] = \<const0> ;
  assign rxdata_out[94] = \<const0> ;
  assign rxdata_out[93] = \<const0> ;
  assign rxdata_out[92] = \<const0> ;
  assign rxdata_out[91] = \<const0> ;
  assign rxdata_out[90] = \<const0> ;
  assign rxdata_out[89] = \<const0> ;
  assign rxdata_out[88] = \<const0> ;
  assign rxdata_out[87] = \<const0> ;
  assign rxdata_out[86] = \<const0> ;
  assign rxdata_out[85] = \<const0> ;
  assign rxdata_out[84] = \<const0> ;
  assign rxdata_out[83] = \<const0> ;
  assign rxdata_out[82] = \<const0> ;
  assign rxdata_out[81] = \<const0> ;
  assign rxdata_out[80] = \<const0> ;
  assign rxdata_out[79] = \<const0> ;
  assign rxdata_out[78] = \<const0> ;
  assign rxdata_out[77] = \<const0> ;
  assign rxdata_out[76] = \<const0> ;
  assign rxdata_out[75] = \<const0> ;
  assign rxdata_out[74] = \<const0> ;
  assign rxdata_out[73] = \<const0> ;
  assign rxdata_out[72] = \<const0> ;
  assign rxdata_out[71] = \<const0> ;
  assign rxdata_out[70] = \<const0> ;
  assign rxdata_out[69] = \<const0> ;
  assign rxdata_out[68] = \<const0> ;
  assign rxdata_out[67] = \<const0> ;
  assign rxdata_out[66] = \<const0> ;
  assign rxdata_out[65] = \<const0> ;
  assign rxdata_out[64] = \<const0> ;
  assign rxdata_out[63] = \<const0> ;
  assign rxdata_out[62] = \<const0> ;
  assign rxdata_out[61] = \<const0> ;
  assign rxdata_out[60] = \<const0> ;
  assign rxdata_out[59] = \<const0> ;
  assign rxdata_out[58] = \<const0> ;
  assign rxdata_out[57] = \<const0> ;
  assign rxdata_out[56] = \<const0> ;
  assign rxdata_out[55] = \<const0> ;
  assign rxdata_out[54] = \<const0> ;
  assign rxdata_out[53] = \<const0> ;
  assign rxdata_out[52] = \<const0> ;
  assign rxdata_out[51] = \<const0> ;
  assign rxdata_out[50] = \<const0> ;
  assign rxdata_out[49] = \<const0> ;
  assign rxdata_out[48] = \<const0> ;
  assign rxdata_out[47] = \<const0> ;
  assign rxdata_out[46] = \<const0> ;
  assign rxdata_out[45] = \<const0> ;
  assign rxdata_out[44] = \<const0> ;
  assign rxdata_out[43] = \<const0> ;
  assign rxdata_out[42] = \<const0> ;
  assign rxdata_out[41] = \<const0> ;
  assign rxdata_out[40] = \<const0> ;
  assign rxdata_out[39] = \<const0> ;
  assign rxdata_out[38] = \<const0> ;
  assign rxdata_out[37] = \<const0> ;
  assign rxdata_out[36] = \<const0> ;
  assign rxdata_out[35] = \<const0> ;
  assign rxdata_out[34] = \<const0> ;
  assign rxdata_out[33] = \<const0> ;
  assign rxdata_out[32] = \<const0> ;
  assign rxdata_out[31] = \<const0> ;
  assign rxdata_out[30] = \<const0> ;
  assign rxdata_out[29] = \<const0> ;
  assign rxdata_out[28] = \<const0> ;
  assign rxdata_out[27] = \<const0> ;
  assign rxdata_out[26] = \<const0> ;
  assign rxdata_out[25] = \<const0> ;
  assign rxdata_out[24] = \<const0> ;
  assign rxdata_out[23] = \<const0> ;
  assign rxdata_out[22] = \<const0> ;
  assign rxdata_out[21] = \<const0> ;
  assign rxdata_out[20] = \<const0> ;
  assign rxdata_out[19] = \<const0> ;
  assign rxdata_out[18] = \<const0> ;
  assign rxdata_out[17] = \<const0> ;
  assign rxdata_out[16] = \<const0> ;
  assign rxdata_out[15] = \<const0> ;
  assign rxdata_out[14] = \<const0> ;
  assign rxdata_out[13] = \<const0> ;
  assign rxdata_out[12] = \<const0> ;
  assign rxdata_out[11] = \<const0> ;
  assign rxdata_out[10] = \<const0> ;
  assign rxdata_out[9] = \<const0> ;
  assign rxdata_out[8] = \<const0> ;
  assign rxdata_out[7] = \<const0> ;
  assign rxdata_out[6] = \<const0> ;
  assign rxdata_out[5] = \<const0> ;
  assign rxdata_out[4] = \<const0> ;
  assign rxdata_out[3] = \<const0> ;
  assign rxdata_out[2] = \<const0> ;
  assign rxdata_out[1] = \<const0> ;
  assign rxdata_out[0] = \<const0> ;
  assign rxdataextendrsvd_out[31] = \<const0> ;
  assign rxdataextendrsvd_out[30] = \<const0> ;
  assign rxdataextendrsvd_out[29] = \<const0> ;
  assign rxdataextendrsvd_out[28] = \<const0> ;
  assign rxdataextendrsvd_out[27] = \<const0> ;
  assign rxdataextendrsvd_out[26] = \<const0> ;
  assign rxdataextendrsvd_out[25] = \<const0> ;
  assign rxdataextendrsvd_out[24] = \<const0> ;
  assign rxdataextendrsvd_out[23] = \<const0> ;
  assign rxdataextendrsvd_out[22] = \<const0> ;
  assign rxdataextendrsvd_out[21] = \<const0> ;
  assign rxdataextendrsvd_out[20] = \<const0> ;
  assign rxdataextendrsvd_out[19] = \<const0> ;
  assign rxdataextendrsvd_out[18] = \<const0> ;
  assign rxdataextendrsvd_out[17] = \<const0> ;
  assign rxdataextendrsvd_out[16] = \<const0> ;
  assign rxdataextendrsvd_out[15] = \<const0> ;
  assign rxdataextendrsvd_out[14] = \<const0> ;
  assign rxdataextendrsvd_out[13] = \<const0> ;
  assign rxdataextendrsvd_out[12] = \<const0> ;
  assign rxdataextendrsvd_out[11] = \<const0> ;
  assign rxdataextendrsvd_out[10] = \<const0> ;
  assign rxdataextendrsvd_out[9] = \<const0> ;
  assign rxdataextendrsvd_out[8] = \<const0> ;
  assign rxdataextendrsvd_out[7] = \<const0> ;
  assign rxdataextendrsvd_out[6] = \<const0> ;
  assign rxdataextendrsvd_out[5] = \<const0> ;
  assign rxdataextendrsvd_out[4] = \<const0> ;
  assign rxdataextendrsvd_out[3] = \<const0> ;
  assign rxdataextendrsvd_out[2] = \<const0> ;
  assign rxdataextendrsvd_out[1] = \<const0> ;
  assign rxdataextendrsvd_out[0] = \<const0> ;
  assign rxdatavalid_out[7] = \<const0> ;
  assign rxdatavalid_out[6] = \^rxdatavalid_out [6];
  assign rxdatavalid_out[5] = \<const0> ;
  assign rxdatavalid_out[4] = \^rxdatavalid_out [4];
  assign rxdatavalid_out[3] = \<const0> ;
  assign rxdatavalid_out[2] = \^rxdatavalid_out [2];
  assign rxdatavalid_out[1] = \<const0> ;
  assign rxdatavalid_out[0] = \^rxdatavalid_out [0];
  assign rxdlysresetdone_out[3] = \<const0> ;
  assign rxdlysresetdone_out[2] = \<const0> ;
  assign rxdlysresetdone_out[1] = \<const0> ;
  assign rxdlysresetdone_out[0] = \<const0> ;
  assign rxelecidle_out[3] = \<const0> ;
  assign rxelecidle_out[2] = \<const0> ;
  assign rxelecidle_out[1] = \<const0> ;
  assign rxelecidle_out[0] = \<const0> ;
  assign rxheader_out[23] = \<const0> ;
  assign rxheader_out[22] = \<const0> ;
  assign rxheader_out[21] = \<const0> ;
  assign rxheader_out[20] = \<const0> ;
  assign rxheader_out[19:18] = \^rxheader_out [19:18];
  assign rxheader_out[17] = \<const0> ;
  assign rxheader_out[16] = \<const0> ;
  assign rxheader_out[15] = \<const0> ;
  assign rxheader_out[14] = \<const0> ;
  assign rxheader_out[13:12] = \^rxheader_out [13:12];
  assign rxheader_out[11] = \<const0> ;
  assign rxheader_out[10] = \<const0> ;
  assign rxheader_out[9] = \<const0> ;
  assign rxheader_out[8] = \<const0> ;
  assign rxheader_out[7:6] = \^rxheader_out [7:6];
  assign rxheader_out[5] = \<const0> ;
  assign rxheader_out[4] = \<const0> ;
  assign rxheader_out[3] = \<const0> ;
  assign rxheader_out[2] = \<const0> ;
  assign rxheader_out[1:0] = \^rxheader_out [1:0];
  assign rxheadervalid_out[7] = \<const0> ;
  assign rxheadervalid_out[6] = \^rxheadervalid_out [6];
  assign rxheadervalid_out[5] = \<const0> ;
  assign rxheadervalid_out[4] = \^rxheadervalid_out [4];
  assign rxheadervalid_out[3] = \<const0> ;
  assign rxheadervalid_out[2] = \^rxheadervalid_out [2];
  assign rxheadervalid_out[1] = \<const0> ;
  assign rxheadervalid_out[0] = \^rxheadervalid_out [0];
  assign rxlfpstresetdet_out[3] = \<const0> ;
  assign rxlfpstresetdet_out[2] = \<const0> ;
  assign rxlfpstresetdet_out[1] = \<const0> ;
  assign rxlfpstresetdet_out[0] = \<const0> ;
  assign rxlfpsu2lpexitdet_out[3] = \<const0> ;
  assign rxlfpsu2lpexitdet_out[2] = \<const0> ;
  assign rxlfpsu2lpexitdet_out[1] = \<const0> ;
  assign rxlfpsu2lpexitdet_out[0] = \<const0> ;
  assign rxlfpsu3wakedet_out[3] = \<const0> ;
  assign rxlfpsu3wakedet_out[2] = \<const0> ;
  assign rxlfpsu3wakedet_out[1] = \<const0> ;
  assign rxlfpsu3wakedet_out[0] = \<const0> ;
  assign rxmonitorout_out[31] = \<const0> ;
  assign rxmonitorout_out[30] = \<const0> ;
  assign rxmonitorout_out[29] = \<const0> ;
  assign rxmonitorout_out[28] = \<const0> ;
  assign rxmonitorout_out[27] = \<const0> ;
  assign rxmonitorout_out[26] = \<const0> ;
  assign rxmonitorout_out[25] = \<const0> ;
  assign rxmonitorout_out[24] = \<const0> ;
  assign rxmonitorout_out[23] = \<const0> ;
  assign rxmonitorout_out[22] = \<const0> ;
  assign rxmonitorout_out[21] = \<const0> ;
  assign rxmonitorout_out[20] = \<const0> ;
  assign rxmonitorout_out[19] = \<const0> ;
  assign rxmonitorout_out[18] = \<const0> ;
  assign rxmonitorout_out[17] = \<const0> ;
  assign rxmonitorout_out[16] = \<const0> ;
  assign rxmonitorout_out[15] = \<const0> ;
  assign rxmonitorout_out[14] = \<const0> ;
  assign rxmonitorout_out[13] = \<const0> ;
  assign rxmonitorout_out[12] = \<const0> ;
  assign rxmonitorout_out[11] = \<const0> ;
  assign rxmonitorout_out[10] = \<const0> ;
  assign rxmonitorout_out[9] = \<const0> ;
  assign rxmonitorout_out[8] = \<const0> ;
  assign rxmonitorout_out[7] = \<const0> ;
  assign rxmonitorout_out[6] = \<const0> ;
  assign rxmonitorout_out[5] = \<const0> ;
  assign rxmonitorout_out[4] = \<const0> ;
  assign rxmonitorout_out[3] = \<const0> ;
  assign rxmonitorout_out[2] = \<const0> ;
  assign rxmonitorout_out[1] = \<const0> ;
  assign rxmonitorout_out[0] = \<const0> ;
  assign rxosintdone_out[3] = \<const0> ;
  assign rxosintdone_out[2] = \<const0> ;
  assign rxosintdone_out[1] = \<const0> ;
  assign rxosintdone_out[0] = \<const0> ;
  assign rxosintstarted_out[3] = \<const0> ;
  assign rxosintstarted_out[2] = \<const0> ;
  assign rxosintstarted_out[1] = \<const0> ;
  assign rxosintstarted_out[0] = \<const0> ;
  assign rxosintstrobedone_out[3] = \<const0> ;
  assign rxosintstrobedone_out[2] = \<const0> ;
  assign rxosintstrobedone_out[1] = \<const0> ;
  assign rxosintstrobedone_out[0] = \<const0> ;
  assign rxosintstrobestarted_out[3] = \<const0> ;
  assign rxosintstrobestarted_out[2] = \<const0> ;
  assign rxosintstrobestarted_out[1] = \<const0> ;
  assign rxosintstrobestarted_out[0] = \<const0> ;
  assign rxoutclk_out[3] = \<const0> ;
  assign rxoutclk_out[2] = \^rxoutclk_out [2];
  assign rxoutclk_out[1] = \<const0> ;
  assign rxoutclk_out[0] = \<const0> ;
  assign rxoutclkfabric_out[3] = \<const0> ;
  assign rxoutclkfabric_out[2] = \<const0> ;
  assign rxoutclkfabric_out[1] = \<const0> ;
  assign rxoutclkfabric_out[0] = \<const0> ;
  assign rxoutclkpcs_out[3] = \<const0> ;
  assign rxoutclkpcs_out[2] = \<const0> ;
  assign rxoutclkpcs_out[1] = \<const0> ;
  assign rxoutclkpcs_out[0] = \<const0> ;
  assign rxphaligndone_out[3] = \<const0> ;
  assign rxphaligndone_out[2] = \<const0> ;
  assign rxphaligndone_out[1] = \<const0> ;
  assign rxphaligndone_out[0] = \<const0> ;
  assign rxphalignerr_out[3] = \<const0> ;
  assign rxphalignerr_out[2] = \<const0> ;
  assign rxphalignerr_out[1] = \<const0> ;
  assign rxphalignerr_out[0] = \<const0> ;
  assign rxprbserr_out[3] = \<const0> ;
  assign rxprbserr_out[2] = \<const0> ;
  assign rxprbserr_out[1] = \<const0> ;
  assign rxprbserr_out[0] = \<const0> ;
  assign rxprbslocked_out[3] = \<const0> ;
  assign rxprbslocked_out[2] = \<const0> ;
  assign rxprbslocked_out[1] = \<const0> ;
  assign rxprbslocked_out[0] = \<const0> ;
  assign rxprgdivresetdone_out[3] = \<const0> ;
  assign rxprgdivresetdone_out[2] = \<const0> ;
  assign rxprgdivresetdone_out[1] = \<const0> ;
  assign rxprgdivresetdone_out[0] = \<const0> ;
  assign rxqpisenn_out[0] = \<const0> ;
  assign rxqpisenp_out[0] = \<const0> ;
  assign rxratedone_out[3] = \<const0> ;
  assign rxratedone_out[2] = \<const0> ;
  assign rxratedone_out[1] = \<const0> ;
  assign rxratedone_out[0] = \<const0> ;
  assign rxrecclk0_sel_out[0] = \<const0> ;
  assign rxrecclk0sel_out[1] = \<const0> ;
  assign rxrecclk0sel_out[0] = \<const0> ;
  assign rxrecclk1_sel_out[0] = \<const0> ;
  assign rxrecclk1sel_out[1] = \<const0> ;
  assign rxrecclk1sel_out[0] = \<const0> ;
  assign rxrecclkout_out[3] = \<const0> ;
  assign rxrecclkout_out[2] = \<const0> ;
  assign rxrecclkout_out[1] = \<const0> ;
  assign rxrecclkout_out[0] = \<const0> ;
  assign rxresetdone_out[3] = \<const0> ;
  assign rxresetdone_out[2] = \<const0> ;
  assign rxresetdone_out[1] = \<const0> ;
  assign rxresetdone_out[0] = \<const0> ;
  assign rxsliderdy_out[3] = \<const0> ;
  assign rxsliderdy_out[2] = \<const0> ;
  assign rxsliderdy_out[1] = \<const0> ;
  assign rxsliderdy_out[0] = \<const0> ;
  assign rxslipdone_out[3] = \<const0> ;
  assign rxslipdone_out[2] = \<const0> ;
  assign rxslipdone_out[1] = \<const0> ;
  assign rxslipdone_out[0] = \<const0> ;
  assign rxslipoutclkrdy_out[3] = \<const0> ;
  assign rxslipoutclkrdy_out[2] = \<const0> ;
  assign rxslipoutclkrdy_out[1] = \<const0> ;
  assign rxslipoutclkrdy_out[0] = \<const0> ;
  assign rxslippmardy_out[3] = \<const0> ;
  assign rxslippmardy_out[2] = \<const0> ;
  assign rxslippmardy_out[1] = \<const0> ;
  assign rxslippmardy_out[0] = \<const0> ;
  assign rxstartofseq_out[7] = \<const0> ;
  assign rxstartofseq_out[6] = \<const0> ;
  assign rxstartofseq_out[5] = \<const0> ;
  assign rxstartofseq_out[4] = \<const0> ;
  assign rxstartofseq_out[3] = \<const0> ;
  assign rxstartofseq_out[2] = \<const0> ;
  assign rxstartofseq_out[1] = \<const0> ;
  assign rxstartofseq_out[0] = \<const0> ;
  assign rxstatus_out[11] = \<const0> ;
  assign rxstatus_out[10] = \<const0> ;
  assign rxstatus_out[9] = \<const0> ;
  assign rxstatus_out[8] = \<const0> ;
  assign rxstatus_out[7] = \<const0> ;
  assign rxstatus_out[6] = \<const0> ;
  assign rxstatus_out[5] = \<const0> ;
  assign rxstatus_out[4] = \<const0> ;
  assign rxstatus_out[3] = \<const0> ;
  assign rxstatus_out[2] = \<const0> ;
  assign rxstatus_out[1] = \<const0> ;
  assign rxstatus_out[0] = \<const0> ;
  assign rxsyncdone_out[3] = \<const0> ;
  assign rxsyncdone_out[2] = \<const0> ;
  assign rxsyncdone_out[1] = \<const0> ;
  assign rxsyncdone_out[0] = \<const0> ;
  assign rxsyncout_out[3] = \<const0> ;
  assign rxsyncout_out[2] = \<const0> ;
  assign rxsyncout_out[1] = \<const0> ;
  assign rxsyncout_out[0] = \<const0> ;
  assign rxvalid_out[3] = \<const0> ;
  assign rxvalid_out[2] = \<const0> ;
  assign rxvalid_out[1] = \<const0> ;
  assign rxvalid_out[0] = \<const0> ;
  assign sdm0finalout_out[3] = \<const0> ;
  assign sdm0finalout_out[2] = \<const0> ;
  assign sdm0finalout_out[1] = \<const0> ;
  assign sdm0finalout_out[0] = \<const0> ;
  assign sdm0testdata_out[14] = \<const0> ;
  assign sdm0testdata_out[13] = \<const0> ;
  assign sdm0testdata_out[12] = \<const0> ;
  assign sdm0testdata_out[11] = \<const0> ;
  assign sdm0testdata_out[10] = \<const0> ;
  assign sdm0testdata_out[9] = \<const0> ;
  assign sdm0testdata_out[8] = \<const0> ;
  assign sdm0testdata_out[7] = \<const0> ;
  assign sdm0testdata_out[6] = \<const0> ;
  assign sdm0testdata_out[5] = \<const0> ;
  assign sdm0testdata_out[4] = \<const0> ;
  assign sdm0testdata_out[3] = \<const0> ;
  assign sdm0testdata_out[2] = \<const0> ;
  assign sdm0testdata_out[1] = \<const0> ;
  assign sdm0testdata_out[0] = \<const0> ;
  assign sdm1finalout_out[3] = \<const0> ;
  assign sdm1finalout_out[2] = \<const0> ;
  assign sdm1finalout_out[1] = \<const0> ;
  assign sdm1finalout_out[0] = \<const0> ;
  assign sdm1testdata_out[14] = \<const0> ;
  assign sdm1testdata_out[13] = \<const0> ;
  assign sdm1testdata_out[12] = \<const0> ;
  assign sdm1testdata_out[11] = \<const0> ;
  assign sdm1testdata_out[10] = \<const0> ;
  assign sdm1testdata_out[9] = \<const0> ;
  assign sdm1testdata_out[8] = \<const0> ;
  assign sdm1testdata_out[7] = \<const0> ;
  assign sdm1testdata_out[6] = \<const0> ;
  assign sdm1testdata_out[5] = \<const0> ;
  assign sdm1testdata_out[4] = \<const0> ;
  assign sdm1testdata_out[3] = \<const0> ;
  assign sdm1testdata_out[2] = \<const0> ;
  assign sdm1testdata_out[1] = \<const0> ;
  assign sdm1testdata_out[0] = \<const0> ;
  assign tcongpo_out[0] = \<const0> ;
  assign tconrsvdout0_out[0] = \<const0> ;
  assign txbufstatus_out[7] = \<const0> ;
  assign txbufstatus_out[6] = \<const0> ;
  assign txbufstatus_out[5] = \<const0> ;
  assign txbufstatus_out[4] = \<const0> ;
  assign txbufstatus_out[3] = \<const0> ;
  assign txbufstatus_out[2] = \<const0> ;
  assign txbufstatus_out[1] = \<const0> ;
  assign txbufstatus_out[0] = \<const0> ;
  assign txcomfinish_out[3] = \<const0> ;
  assign txcomfinish_out[2] = \<const0> ;
  assign txcomfinish_out[1] = \<const0> ;
  assign txcomfinish_out[0] = \<const0> ;
  assign txdccdone_out[3] = \<const0> ;
  assign txdccdone_out[2] = \<const0> ;
  assign txdccdone_out[1] = \<const0> ;
  assign txdccdone_out[0] = \<const0> ;
  assign txdlysresetdone_out[3] = \<const0> ;
  assign txdlysresetdone_out[2] = \<const0> ;
  assign txdlysresetdone_out[1] = \<const0> ;
  assign txdlysresetdone_out[0] = \<const0> ;
  assign txoutclk_out[3] = \<const0> ;
  assign txoutclk_out[2] = \^txoutclk_out [2];
  assign txoutclk_out[1] = \<const0> ;
  assign txoutclk_out[0] = \<const0> ;
  assign txoutclkfabric_out[3] = \<const0> ;
  assign txoutclkfabric_out[2] = \<const0> ;
  assign txoutclkfabric_out[1] = \<const0> ;
  assign txoutclkfabric_out[0] = \<const0> ;
  assign txoutclkpcs_out[3] = \<const0> ;
  assign txoutclkpcs_out[2] = \<const0> ;
  assign txoutclkpcs_out[1] = \<const0> ;
  assign txoutclkpcs_out[0] = \<const0> ;
  assign txphaligndone_out[3] = \<const0> ;
  assign txphaligndone_out[2] = \<const0> ;
  assign txphaligndone_out[1] = \<const0> ;
  assign txphaligndone_out[0] = \<const0> ;
  assign txphinitdone_out[3] = \<const0> ;
  assign txphinitdone_out[2] = \<const0> ;
  assign txphinitdone_out[1] = \<const0> ;
  assign txphinitdone_out[0] = \<const0> ;
  assign txprgdivresetdone_out[3] = \<const0> ;
  assign txprgdivresetdone_out[2] = \<const0> ;
  assign txprgdivresetdone_out[1] = \<const0> ;
  assign txprgdivresetdone_out[0] = \<const0> ;
  assign txqpisenn_out[0] = \<const0> ;
  assign txqpisenp_out[0] = \<const0> ;
  assign txratedone_out[3] = \<const0> ;
  assign txratedone_out[2] = \<const0> ;
  assign txratedone_out[1] = \<const0> ;
  assign txratedone_out[0] = \<const0> ;
  assign txresetdone_out[3] = \<const0> ;
  assign txresetdone_out[2] = \<const0> ;
  assign txresetdone_out[1] = \<const0> ;
  assign txresetdone_out[0] = \<const0> ;
  assign txsyncdone_out[3] = \<const0> ;
  assign txsyncdone_out[2] = \<const0> ;
  assign txsyncdone_out[1] = \<const0> ;
  assign txsyncdone_out[0] = \<const0> ;
  assign txsyncout_out[3] = \<const0> ;
  assign txsyncout_out[2] = \<const0> ;
  assign txsyncout_out[1] = \<const0> ;
  assign txsyncout_out[0] = \<const0> ;
  assign ubdaddr_out[15] = \<const0> ;
  assign ubdaddr_out[14] = \<const0> ;
  assign ubdaddr_out[13] = \<const0> ;
  assign ubdaddr_out[12] = \<const0> ;
  assign ubdaddr_out[11] = \<const0> ;
  assign ubdaddr_out[10] = \<const0> ;
  assign ubdaddr_out[9] = \<const0> ;
  assign ubdaddr_out[8] = \<const0> ;
  assign ubdaddr_out[7] = \<const0> ;
  assign ubdaddr_out[6] = \<const0> ;
  assign ubdaddr_out[5] = \<const0> ;
  assign ubdaddr_out[4] = \<const0> ;
  assign ubdaddr_out[3] = \<const0> ;
  assign ubdaddr_out[2] = \<const0> ;
  assign ubdaddr_out[1] = \<const0> ;
  assign ubdaddr_out[0] = \<const0> ;
  assign ubden_out[0] = \<const0> ;
  assign ubdi_out[15] = \<const0> ;
  assign ubdi_out[14] = \<const0> ;
  assign ubdi_out[13] = \<const0> ;
  assign ubdi_out[12] = \<const0> ;
  assign ubdi_out[11] = \<const0> ;
  assign ubdi_out[10] = \<const0> ;
  assign ubdi_out[9] = \<const0> ;
  assign ubdi_out[8] = \<const0> ;
  assign ubdi_out[7] = \<const0> ;
  assign ubdi_out[6] = \<const0> ;
  assign ubdi_out[5] = \<const0> ;
  assign ubdi_out[4] = \<const0> ;
  assign ubdi_out[3] = \<const0> ;
  assign ubdi_out[2] = \<const0> ;
  assign ubdi_out[1] = \<const0> ;
  assign ubdi_out[0] = \<const0> ;
  assign ubdwe_out[0] = \<const0> ;
  assign ubmdmtdo_out[0] = \<const0> ;
  assign ubrsvdout_out[0] = \<const0> ;
  assign ubtxuart_out[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_gt_gtwizard_gtye4 \gen_gtwizard_gtye4_top.aurora_64b66b_rx_0_gt_gtwizard_gtye4_inst 
       (.drpaddr_in(drpaddr_in),
        .drpclk_in(drpclk_in[2]),
        .drpdi_in(drpdi_in),
        .drpdo_out(drpdo_out),
        .drpen_in(drpen_in),
        .drprdy_out(drprdy_out),
        .drpwe_in(drpwe_in),
        .gtpowergood_out(gtpowergood_out),
        .gtrefclk0_in(gtrefclk0_in[2]),
        .gtwiz_reset_qpll0lock_in(gtwiz_reset_qpll0lock_in),
        .gtwiz_reset_qpll0reset_out(gtwiz_reset_qpll0reset_out),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_out),
        .gtwiz_reset_rx_pll_and_datapath_in(gtwiz_reset_rx_pll_and_datapath_in),
        .gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_out),
        .gtwiz_userclk_rx_active_in(gtwiz_userclk_rx_active_in),
        .gtwiz_userdata_rx_out(gtwiz_userdata_rx_out),
        .gtyrxn_in(gtyrxn_in),
        .gtyrxp_in(gtyrxp_in),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5),
        .lopt_6(lopt_6),
        .lopt_7(lopt_7),
        .qpll0clk_in(qpll0clk_in[2]),
        .qpll0refclk_in(qpll0refclk_in[2]),
        .rxbufstatus_out({\^rxbufstatus_out [11],\^rxbufstatus_out [8],\^rxbufstatus_out [5],\^rxbufstatus_out [2]}),
        .rxcdrovrden_in(rxcdrovrden_in[2]),
        .rxdatavalid_out({\^rxdatavalid_out [6],\^rxdatavalid_out [4],\^rxdatavalid_out [2],\^rxdatavalid_out [0]}),
        .rxgearboxslip_in(rxgearboxslip_in),
        .rxheader_out({\^rxheader_out [19:18],\^rxheader_out [13:12],\^rxheader_out [7:6],\^rxheader_out [1:0]}),
        .rxheadervalid_out({\^rxheadervalid_out [6],\^rxheadervalid_out [4],\^rxheadervalid_out [2],\^rxheadervalid_out [0]}),
        .rxoutclk_out(\^rxoutclk_out ),
        .rxpmaresetdone_out(rxpmaresetdone_out),
        .rxpolarity_in(rxpolarity_in),
        .rxusrclk2_in(rxusrclk2_in[2]),
        .rxusrclk_in(rxusrclk_in[2]),
        .txoutclk_out(\^txoutclk_out ),
        .txpmaresetdone_out(txpmaresetdone_out));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_gt_gtye4_channel_wrapper
   (init_clk,
    GTYE4_CHANNEL_GTPOWERGOOD,
    init_clk_0,
    init_clk_1,
    init_clk_2,
    drprdy_out,
    GTYE4_CHANNEL_RXCDRLOCK,
    rxpmaresetdone_out,
    GTYE4_CHANNEL_RXRESETDONE,
    GTYE4_CHANNEL_TXOUTCLKPCS,
    txpmaresetdone_out,
    GTYE4_CHANNEL_TXRESETDONE,
    gtwiz_userdata_rx_out,
    drpdo_out,
    rxdatavalid_out,
    rxheadervalid_out,
    rxbufstatus_out,
    rxheader_out,
    rxoutclk_out,
    txoutclk_out,
    drpclk_in,
    drpen_in,
    drpwe_in,
    gtrefclk0_in,
    GTYE4_CHANNEL_GTRXRESET,
    GTYE4_CHANNEL_GTTXRESET,
    gtyrxn_in,
    gtyrxp_in,
    qpll0clk_in,
    qpll0refclk_in,
    rxcdrovrden_in,
    rxgearboxslip_in,
    rxpolarity_in,
    GTYE4_CHANNEL_RXPROGDIVRESET,
    GTYE4_CHANNEL_RXUSERRDY,
    rxusrclk_in,
    rxusrclk2_in,
    GTYE4_CHANNEL_TXRATE,
    GTYE4_CHANNEL_TXPROGDIVRESET,
    GTYE4_CHANNEL_TXUSERRDY,
    drpdi_in,
    drpaddr_in,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7);
  output init_clk;
  output [3:0]GTYE4_CHANNEL_GTPOWERGOOD;
  output init_clk_0;
  output init_clk_1;
  output init_clk_2;
  output [3:0]drprdy_out;
  output [3:0]GTYE4_CHANNEL_RXCDRLOCK;
  output [3:0]rxpmaresetdone_out;
  output [3:0]GTYE4_CHANNEL_RXRESETDONE;
  output [3:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  output [3:0]txpmaresetdone_out;
  output [3:0]GTYE4_CHANNEL_TXRESETDONE;
  output [255:0]gtwiz_userdata_rx_out;
  output [63:0]drpdo_out;
  output [3:0]rxdatavalid_out;
  output [3:0]rxheadervalid_out;
  output [3:0]rxbufstatus_out;
  output [7:0]rxheader_out;
  output [0:0]rxoutclk_out;
  output [0:0]txoutclk_out;
  input [0:0]drpclk_in;
  input [3:0]drpen_in;
  input [3:0]drpwe_in;
  input [0:0]gtrefclk0_in;
  input [0:0]GTYE4_CHANNEL_GTRXRESET;
  input [3:0]GTYE4_CHANNEL_GTTXRESET;
  input [3:0]gtyrxn_in;
  input [3:0]gtyrxp_in;
  input [0:0]qpll0clk_in;
  input [0:0]qpll0refclk_in;
  input [0:0]rxcdrovrden_in;
  input [3:0]rxgearboxslip_in;
  input [3:0]rxpolarity_in;
  input [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  input [0:0]GTYE4_CHANNEL_RXUSERRDY;
  input [0:0]rxusrclk_in;
  input [0:0]rxusrclk2_in;
  input [3:0]GTYE4_CHANNEL_TXRATE;
  input [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  input [0:0]GTYE4_CHANNEL_TXUSERRDY;
  input [63:0]drpdi_in;
  input [39:0]drpaddr_in;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  output lopt_7;

  wire [3:0]GTYE4_CHANNEL_GTPOWERGOOD;
  wire [0:0]GTYE4_CHANNEL_GTRXRESET;
  wire [3:0]GTYE4_CHANNEL_GTTXRESET;
  wire [3:0]GTYE4_CHANNEL_RXCDRLOCK;
  wire [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  wire [3:0]GTYE4_CHANNEL_RXRESETDONE;
  wire [0:0]GTYE4_CHANNEL_RXUSERRDY;
  wire [3:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  wire [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  wire [3:0]GTYE4_CHANNEL_TXRATE;
  wire [3:0]GTYE4_CHANNEL_TXRESETDONE;
  wire [0:0]GTYE4_CHANNEL_TXUSERRDY;
  wire [39:0]drpaddr_in;
  wire [0:0]drpclk_in;
  wire [63:0]drpdi_in;
  wire [63:0]drpdo_out;
  wire [3:0]drpen_in;
  wire [3:0]drprdy_out;
  wire [3:0]drpwe_in;
  wire [0:0]gtrefclk0_in;
  wire [255:0]gtwiz_userdata_rx_out;
  wire [3:0]gtyrxn_in;
  wire [3:0]gtyrxp_in;
  wire init_clk;
  wire init_clk_0;
  wire init_clk_1;
  wire init_clk_2;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire [0:0]qpll0clk_in;
  wire [0:0]qpll0refclk_in;
  wire [3:0]rxbufstatus_out;
  wire [0:0]rxcdrovrden_in;
  wire [3:0]rxdatavalid_out;
  wire [3:0]rxgearboxslip_in;
  wire [7:0]rxheader_out;
  wire [3:0]rxheadervalid_out;
  wire [0:0]rxoutclk_out;
  wire [3:0]rxpmaresetdone_out;
  wire [3:0]rxpolarity_in;
  wire [0:0]rxusrclk2_in;
  wire [0:0]rxusrclk_in;
  wire [0:0]txoutclk_out;
  wire [3:0]txpmaresetdone_out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_channel channel_inst
       (.GTYE4_CHANNEL_GTPOWERGOOD(GTYE4_CHANNEL_GTPOWERGOOD),
        .GTYE4_CHANNEL_GTRXRESET(GTYE4_CHANNEL_GTRXRESET),
        .GTYE4_CHANNEL_GTTXRESET(GTYE4_CHANNEL_GTTXRESET),
        .GTYE4_CHANNEL_RXCDRLOCK(GTYE4_CHANNEL_RXCDRLOCK),
        .GTYE4_CHANNEL_RXPROGDIVRESET(GTYE4_CHANNEL_RXPROGDIVRESET),
        .GTYE4_CHANNEL_RXRESETDONE(GTYE4_CHANNEL_RXRESETDONE),
        .GTYE4_CHANNEL_RXUSERRDY(GTYE4_CHANNEL_RXUSERRDY),
        .GTYE4_CHANNEL_TXOUTCLKPCS(GTYE4_CHANNEL_TXOUTCLKPCS),
        .GTYE4_CHANNEL_TXPROGDIVRESET(GTYE4_CHANNEL_TXPROGDIVRESET),
        .GTYE4_CHANNEL_TXRATE(GTYE4_CHANNEL_TXRATE),
        .GTYE4_CHANNEL_TXRESETDONE(GTYE4_CHANNEL_TXRESETDONE),
        .GTYE4_CHANNEL_TXUSERRDY(GTYE4_CHANNEL_TXUSERRDY),
        .drpaddr_in(drpaddr_in),
        .drpclk_in(drpclk_in),
        .drpdi_in(drpdi_in),
        .drpdo_out(drpdo_out),
        .drpen_in(drpen_in),
        .drprdy_out(drprdy_out),
        .drpwe_in(drpwe_in),
        .gtrefclk0_in(gtrefclk0_in),
        .gtwiz_userdata_rx_out(gtwiz_userdata_rx_out),
        .gtyrxn_in(gtyrxn_in),
        .gtyrxp_in(gtyrxp_in),
        .init_clk(init_clk),
        .init_clk_0(init_clk_0),
        .init_clk_1(init_clk_1),
        .init_clk_2(init_clk_2),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5),
        .lopt_6(lopt_6),
        .lopt_7(lopt_7),
        .qpll0clk_in(qpll0clk_in),
        .qpll0refclk_in(qpll0refclk_in),
        .rxbufstatus_out(rxbufstatus_out),
        .rxcdrovrden_in(rxcdrovrden_in),
        .rxdatavalid_out(rxdatavalid_out),
        .rxgearboxslip_in(rxgearboxslip_in),
        .rxheader_out(rxheader_out),
        .rxheadervalid_out(rxheadervalid_out),
        .rxoutclk_out(rxoutclk_out),
        .rxpmaresetdone_out(rxpmaresetdone_out),
        .rxpolarity_in(rxpolarity_in),
        .rxusrclk2_in(rxusrclk2_in),
        .rxusrclk_in(rxusrclk_in),
        .txoutclk_out(txoutclk_out),
        .txpmaresetdone_out(txpmaresetdone_out));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_gt_gtye4_common_wrapper
   (gt_qplllock_quad1_out,
    gt_qpllclk_quad1_out,
    gt_qpllrefclk_quad1_out,
    gt_qpllrefclklost_quad1_out,
    gt_refclk1_out,
    init_clk,
    gt_to_common_qpllreset_out);
  output gt_qplllock_quad1_out;
  output gt_qpllclk_quad1_out;
  output gt_qpllrefclk_quad1_out;
  output gt_qpllrefclklost_quad1_out;
  input gt_refclk1_out;
  input init_clk;
  input gt_to_common_qpllreset_out;

  wire gt_qpllclk_quad1_out;
  wire gt_qplllock_quad1_out;
  wire gt_qpllrefclk_quad1_out;
  wire gt_qpllrefclklost_quad1_out;
  wire gt_refclk1_out;
  wire gt_to_common_qpllreset_out;
  wire init_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_common common_inst
       (.gt_qpllclk_quad1_out(gt_qpllclk_quad1_out),
        .gt_qplllock_quad1_out(gt_qplllock_quad1_out),
        .gt_qpllrefclk_quad1_out(gt_qpllrefclk_quad1_out),
        .gt_qpllrefclklost_quad1_out(gt_qpllrefclklost_quad1_out),
        .gt_refclk1_out(gt_refclk1_out),
        .gt_to_common_qpllreset_out(gt_to_common_qpllreset_out),
        .init_clk(init_clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync
   (D,
    pma_init,
    init_clk);
  output [0:0]D;
  input pma_init;
  input init_clk;

  wire [0:0]D;
  wire init_clk;
  wire pma_init;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg4_reg_n_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(pma_init),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync_0
   (D,
    reset_pb,
    stg4_reg_0);
  output [0:0]D;
  input reset_pb;
  input stg4_reg_0;

  wire [0:0]D;
  wire reset_pb;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg4;
  wire stg4_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(stg4_reg_0),
        .CE(1'b1),
        .D(reset_pb),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(stg4_reg_0),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(stg4_reg_0),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(stg4_reg_0),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(stg4_reg_0),
        .CE(1'b1),
        .D(stg4),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync_1
   (SS,
    in0,
    stg5_reg_0);
  output [0:0]SS;
  input in0;
  input stg5_reg_0;

  wire [0:0]SS;
  wire in0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg4_reg_n_0;
  wire stg5_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(stg5_reg_0),
        .CE(1'b1),
        .D(in0),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(stg5_reg_0),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(stg5_reg_0),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(stg5_reg_0),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(stg5_reg_0),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(SS),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync_21
   (link_reset_sync,
    link_reset_out,
    stg4_reg_0);
  output link_reset_sync;
  input link_reset_out;
  input stg4_reg_0;

  wire link_reset_out;
  wire link_reset_sync;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg4_reg_0;
  wire stg4_reg_n_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(stg4_reg_0),
        .CE(1'b1),
        .D(link_reset_out),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(stg4_reg_0),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(stg4_reg_0),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(stg4_reg_0),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(stg4_reg_0),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(link_reset_sync),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync_22
   (power_down_sync,
    power_down,
    stg5_reg_0);
  output power_down_sync;
  input power_down;
  input stg5_reg_0;

  wire power_down;
  wire power_down_sync;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg4_reg_n_0;
  wire stg5_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(stg5_reg_0),
        .CE(1'b1),
        .D(power_down),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(stg5_reg_0),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(stg5_reg_0),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(stg5_reg_0),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(stg5_reg_0),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(power_down_sync),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync_23
   (fsm_resetdone_sync,
    FSM_RESETDONE,
    stg5_reg_0);
  output fsm_resetdone_sync;
  input FSM_RESETDONE;
  input stg5_reg_0;

  wire FSM_RESETDONE;
  wire fsm_resetdone_sync;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg4;
  wire stg5_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(stg5_reg_0),
        .CE(1'b1),
        .D(FSM_RESETDONE),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(stg5_reg_0),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(stg5_reg_0),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(stg5_reg_0),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(stg5_reg_0),
        .CE(1'b1),
        .D(stg4),
        .Q(fsm_resetdone_sync),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync_24
   (reset,
    SR,
    stg5_reg_0,
    stg5_reg_1,
    stg5_reg_2,
    stg5_reg_3,
    stg5_reg_4,
    stg5_reg_5,
    stg5_reg_6,
    stg5_reg_7,
    RESET,
    init_clk,
    Q,
    tx_done,
    drprdy_out_5,
    \s_axi_rdata_reg[0] ,
    tx_done_r,
    \drpaddr_in_lane1_reg[0] ,
    tx_done_lane1,
    drprdy_out_lane1,
    \s_axi_rdata_lane1_reg[15] ,
    tx_done_lane1_r,
    \drpaddr_in_lane2_reg[0] ,
    tx_done_lane2,
    drprdy_out_lane2,
    \s_axi_rdata_lane2_reg[15] ,
    tx_done_lane2_r,
    \drpaddr_in_lane3_reg[0] ,
    tx_done_lane3,
    drprdy_out_lane3,
    \s_axi_rdata_lane3_reg[15] ,
    tx_done_lane3_r,
    ready_det,
    ready_det_r_reg);
  output reset;
  output [0:0]SR;
  output [0:0]stg5_reg_0;
  output [0:0]stg5_reg_1;
  output [0:0]stg5_reg_2;
  output [0:0]stg5_reg_3;
  output [0:0]stg5_reg_4;
  output [0:0]stg5_reg_5;
  output [0:0]stg5_reg_6;
  output stg5_reg_7;
  input RESET;
  input init_clk;
  input [4:0]Q;
  input tx_done;
  input drprdy_out_5;
  input \s_axi_rdata_reg[0] ;
  input tx_done_r;
  input [3:0]\drpaddr_in_lane1_reg[0] ;
  input tx_done_lane1;
  input drprdy_out_lane1;
  input \s_axi_rdata_lane1_reg[15] ;
  input tx_done_lane1_r;
  input [3:0]\drpaddr_in_lane2_reg[0] ;
  input tx_done_lane2;
  input drprdy_out_lane2;
  input \s_axi_rdata_lane2_reg[15] ;
  input tx_done_lane2_r;
  input [3:0]\drpaddr_in_lane3_reg[0] ;
  input tx_done_lane3;
  input drprdy_out_lane3;
  input \s_axi_rdata_lane3_reg[15] ;
  input tx_done_lane3_r;
  input ready_det;
  input ready_det_r_reg;

  wire [4:0]Q;
  wire RESET;
  wire [0:0]SR;
  wire [3:0]\drpaddr_in_lane1_reg[0] ;
  wire [3:0]\drpaddr_in_lane2_reg[0] ;
  wire [3:0]\drpaddr_in_lane3_reg[0] ;
  wire drprdy_out_5;
  wire drprdy_out_lane1;
  wire drprdy_out_lane2;
  wire drprdy_out_lane3;
  wire init_clk;
  wire ready_det;
  wire ready_det_r_reg;
  wire reset;
  wire \s_axi_rdata_lane1_reg[15] ;
  wire \s_axi_rdata_lane2_reg[15] ;
  wire \s_axi_rdata_lane3_reg[15] ;
  wire \s_axi_rdata_reg[0] ;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg4;
  wire [0:0]stg5_reg_0;
  wire [0:0]stg5_reg_1;
  wire [0:0]stg5_reg_2;
  wire [0:0]stg5_reg_3;
  wire [0:0]stg5_reg_4;
  wire [0:0]stg5_reg_5;
  wire [0:0]stg5_reg_6;
  wire stg5_reg_7;
  wire tx_done;
  wire tx_done_lane1;
  wire tx_done_lane1_r;
  wire tx_done_lane2;
  wire tx_done_lane2_r;
  wire tx_done_lane3;
  wire tx_done_lane3_r;
  wire tx_done_r;

  LUT6 #(
    .INIT(64'hAAAAAAAAAAAABAAA)) 
    \drpaddr_in[9]_i_1 
       (.I0(reset),
        .I1(Q[3]),
        .I2(tx_done),
        .I3(Q[1]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(SR));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAABAAA)) 
    \drpaddr_in_lane1[9]_i_1 
       (.I0(reset),
        .I1(\drpaddr_in_lane1_reg[0] [2]),
        .I2(tx_done_lane1),
        .I3(\drpaddr_in_lane1_reg[0] [0]),
        .I4(\drpaddr_in_lane1_reg[0] [3]),
        .I5(\drpaddr_in_lane1_reg[0] [1]),
        .O(stg5_reg_1));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAABAAA)) 
    \drpaddr_in_lane2[9]_i_1 
       (.I0(reset),
        .I1(\drpaddr_in_lane2_reg[0] [2]),
        .I2(tx_done_lane2),
        .I3(\drpaddr_in_lane2_reg[0] [0]),
        .I4(\drpaddr_in_lane2_reg[0] [3]),
        .I5(\drpaddr_in_lane2_reg[0] [1]),
        .O(stg5_reg_3));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAABAAA)) 
    \drpaddr_in_lane3[9]_i_1 
       (.I0(reset),
        .I1(\drpaddr_in_lane3_reg[0] [2]),
        .I2(tx_done_lane3),
        .I3(\drpaddr_in_lane3_reg[0] [0]),
        .I4(\drpaddr_in_lane3_reg[0] [3]),
        .I5(\drpaddr_in_lane3_reg[0] [1]),
        .O(stg5_reg_5));
  LUT6 #(
    .INIT(64'h2222220322222200)) 
    ready_det_r_i_1
       (.I0(ready_det),
        .I1(reset),
        .I2(Q[0]),
        .I3(Q[4]),
        .I4(Q[2]),
        .I5(ready_det_r_reg),
        .O(stg5_reg_7));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    \s_axi_rdata[15]_i_1 
       (.I0(reset),
        .I1(drprdy_out_5),
        .I2(\s_axi_rdata_reg[0] ),
        .I3(tx_done_r),
        .I4(tx_done),
        .O(stg5_reg_0));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    \s_axi_rdata_lane1[15]_i_1 
       (.I0(reset),
        .I1(drprdy_out_lane1),
        .I2(\s_axi_rdata_lane1_reg[15] ),
        .I3(tx_done_lane1_r),
        .I4(tx_done_lane1),
        .O(stg5_reg_2));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    \s_axi_rdata_lane2[15]_i_1 
       (.I0(reset),
        .I1(drprdy_out_lane2),
        .I2(\s_axi_rdata_lane2_reg[15] ),
        .I3(tx_done_lane2_r),
        .I4(tx_done_lane2),
        .O(stg5_reg_4));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    \s_axi_rdata_lane3[15]_i_1 
       (.I0(reset),
        .I1(drprdy_out_lane3),
        .I2(\s_axi_rdata_lane3_reg[15] ),
        .I3(tx_done_lane3_r),
        .I4(tx_done_lane3),
        .O(stg5_reg_6));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(RESET),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg4),
        .Q(reset),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized0
   (FSM_RESETDONE,
    out,
    stg2_reg_0);
  output FSM_RESETDONE;
  input out;
  input stg2_reg_0;

  wire out;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  wire stg2_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;

  assign FSM_RESETDONE = stg3;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(stg2_reg_0),
        .CE(1'b1),
        .D(out),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(stg2_reg_0),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(stg2_reg_0),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized0_47
   (out,
    gtwiz_userclk_rx_usrclk_out);
  input out;
  input gtwiz_userclk_rx_usrclk_out;

  wire gtwiz_userclk_rx_usrclk_out;
  wire out;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(out),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1
   (E,
    in0,
    init_clk,
    Q,
    \FSM_onehot_cdr_reset_fsm_r_reg[0] );
  output [0:0]E;
  input in0;
  input init_clk;
  input [2:0]Q;
  input \FSM_onehot_cdr_reset_fsm_r_reg[0] ;

  wire [0:0]E;
  wire \FSM_onehot_cdr_reset_fsm_r_reg[0] ;
  wire [2:0]Q;
  wire blocksync_all_lanes_instableclk;
  wire in0;
  wire init_clk;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg4_reg_n_0;

  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \FSM_onehot_cdr_reset_fsm_r[2]_i_2 
       (.I0(Q[1]),
        .I1(\FSM_onehot_cdr_reset_fsm_r_reg[0] ),
        .I2(blocksync_all_lanes_instableclk),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(E));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(in0),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(blocksync_all_lanes_instableclk),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_48
   (stg5_reg_0,
    in0,
    gtwiz_userclk_rx_usrclk_out);
  output stg5_reg_0;
  input in0;
  input gtwiz_userclk_rx_usrclk_out;

  wire allow_block_sync_propagation_inrxclk;
  wire gtwiz_userclk_rx_usrclk_out;
  wire in0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg4_reg_n_0;
  wire stg5_reg_0;

  LUT1 #(
    .INIT(2'h1)) 
    rxlossofsync_out_q_i_1
       (.I0(allow_block_sync_propagation_inrxclk),
        .O(stg5_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(in0),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(allow_block_sync_propagation_inrxclk),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_49
   (fsm_resetdone_to_new_gtx_rx_comb,
    in0,
    gtwiz_userclk_rx_usrclk_out);
  output fsm_resetdone_to_new_gtx_rx_comb;
  input in0;
  input gtwiz_userclk_rx_usrclk_out;

  wire fsm_resetdone_to_new_gtx_rx_comb;
  wire gtwiz_userclk_rx_usrclk_out;
  wire in0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg4;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(in0),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg4),
        .Q(fsm_resetdone_to_new_gtx_rx_comb),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_50
   (fsm_resetdone_initclk,
    SR,
    in0,
    init_clk,
    \hard_err_cntr_r_reg[7] ,
    reset_initclk,
    out,
    \hard_err_cntr_r_reg[7]_0 );
  output fsm_resetdone_initclk;
  output [0:0]SR;
  input in0;
  input init_clk;
  input \hard_err_cntr_r_reg[7] ;
  input reset_initclk;
  input out;
  input \hard_err_cntr_r_reg[7]_0 ;

  wire [0:0]SR;
  wire fsm_resetdone_initclk;
  wire \hard_err_cntr_r_reg[7] ;
  wire \hard_err_cntr_r_reg[7]_0 ;
  wire in0;
  wire init_clk;
  wire out;
  wire reset_initclk;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg4_reg_n_0;

  LUT5 #(
    .INIT(32'hFFFFAAFB)) 
    \hard_err_cntr_r[7]_i_1 
       (.I0(\hard_err_cntr_r_reg[7] ),
        .I1(fsm_resetdone_initclk),
        .I2(reset_initclk),
        .I3(out),
        .I4(\hard_err_cntr_r_reg[7]_0 ),
        .O(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(in0),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(fsm_resetdone_initclk),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_51
   (reset_initclk,
    \dly_gt_rst_r_reg[18] ,
    \dly_gt_rst_r_reg[18]_0 ,
    \dly_gt_rst_r_reg[18]_1 ,
    \dly_gt_rst_r_reg[18]_2 ,
    RESET,
    init_clk,
    \count_for_reset_r_reg[23] ,
    out,
    fsm_resetdone_initclk,
    \count_for_reset_r_reg[23]_0 ,
    valid_btf_detect_dlyd1,
    valid_btf_detect_dlyd1_0,
    valid_btf_detect_dlyd1_1,
    valid_btf_detect_dlyd1_2);
  output reset_initclk;
  output \dly_gt_rst_r_reg[18] ;
  output \dly_gt_rst_r_reg[18]_0 ;
  output \dly_gt_rst_r_reg[18]_1 ;
  output \dly_gt_rst_r_reg[18]_2 ;
  input RESET;
  input init_clk;
  input \count_for_reset_r_reg[23] ;
  input out;
  input fsm_resetdone_initclk;
  input \count_for_reset_r_reg[23]_0 ;
  input valid_btf_detect_dlyd1;
  input valid_btf_detect_dlyd1_0;
  input valid_btf_detect_dlyd1_1;
  input valid_btf_detect_dlyd1_2;

  wire RESET;
  wire \count_for_reset_r_reg[23] ;
  wire \count_for_reset_r_reg[23]_0 ;
  wire \dly_gt_rst_r_reg[18] ;
  wire \dly_gt_rst_r_reg[18]_0 ;
  wire \dly_gt_rst_r_reg[18]_1 ;
  wire \dly_gt_rst_r_reg[18]_2 ;
  wire fsm_resetdone_initclk;
  wire init_clk;
  wire out;
  wire reset_initclk;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg4_reg_n_0;
  wire valid_btf_detect_dlyd1;
  wire valid_btf_detect_dlyd1_0;
  wire valid_btf_detect_dlyd1_1;
  wire valid_btf_detect_dlyd1_2;

  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBABB)) 
    \count_for_reset_r[0]_i_1 
       (.I0(\count_for_reset_r_reg[23] ),
        .I1(out),
        .I2(reset_initclk),
        .I3(fsm_resetdone_initclk),
        .I4(\count_for_reset_r_reg[23]_0 ),
        .I5(valid_btf_detect_dlyd1),
        .O(\dly_gt_rst_r_reg[18] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBABB)) 
    \count_for_reset_r[0]_i_1__0 
       (.I0(\count_for_reset_r_reg[23] ),
        .I1(out),
        .I2(reset_initclk),
        .I3(fsm_resetdone_initclk),
        .I4(\count_for_reset_r_reg[23]_0 ),
        .I5(valid_btf_detect_dlyd1_0),
        .O(\dly_gt_rst_r_reg[18]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBABB)) 
    \count_for_reset_r[0]_i_1__1 
       (.I0(\count_for_reset_r_reg[23] ),
        .I1(out),
        .I2(reset_initclk),
        .I3(fsm_resetdone_initclk),
        .I4(\count_for_reset_r_reg[23]_0 ),
        .I5(valid_btf_detect_dlyd1_1),
        .O(\dly_gt_rst_r_reg[18]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBABB)) 
    \count_for_reset_r[0]_i_1__2 
       (.I0(\count_for_reset_r_reg[23] ),
        .I1(out),
        .I2(reset_initclk),
        .I3(fsm_resetdone_initclk),
        .I4(\count_for_reset_r_reg[23]_0 ),
        .I5(valid_btf_detect_dlyd1_2),
        .O(\dly_gt_rst_r_reg[18]_2 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(RESET),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(reset_initclk),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_52
   (fsm_resetdone_to_rxreset_in,
    in0,
    gtwiz_userclk_rx_usrclk_out);
  output fsm_resetdone_to_rxreset_in;
  input in0;
  input gtwiz_userclk_rx_usrclk_out;

  wire fsm_resetdone_to_rxreset_in;
  wire gtwiz_userclk_rx_usrclk_out;
  wire in0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg4_reg_n_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(in0),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(fsm_resetdone_to_rxreset_in),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_54
   (stg5_reg_0,
    in0,
    stg5_reg_1);
  output stg5_reg_0;
  input in0;
  input stg5_reg_1;

  wire in0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg4_reg_n_0;
  wire stg5_reg_0;
  wire stg5_reg_1;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(stg5_reg_1),
        .CE(1'b1),
        .D(in0),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(stg5_reg_1),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(stg5_reg_1),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(stg5_reg_1),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(stg5_reg_1),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(stg5_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_55
   (cbcc_only_reset_rd_clk,
    stg1_aurora_64b66b_rx_0_cdc_to_reg_0,
    stg5_reg_0);
  output cbcc_only_reset_rd_clk;
  input [0:0]stg1_aurora_64b66b_rx_0_cdc_to_reg_0;
  input stg5_reg_0;

  wire cbcc_only_reset_rd_clk;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  wire [0:0]stg1_aurora_64b66b_rx_0_cdc_to_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg4;
  wire stg5_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(stg5_reg_0),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to_reg_0),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(stg5_reg_0),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(stg5_reg_0),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(stg5_reg_0),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(stg5_reg_0),
        .CE(1'b1),
        .D(stg4),
        .Q(cbcc_only_reset_rd_clk),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_56
   (stg5_reg_0,
    in0,
    gtwiz_userclk_rx_usrclk_out,
    stg1_aurora_64b66b_rx_0_cdc_to_reg_0);
  output stg5_reg_0;
  input in0;
  input gtwiz_userclk_rx_usrclk_out;
  input stg1_aurora_64b66b_rx_0_cdc_to_reg_0;

  wire fifo_reset_wr_sync3;
  wire gtwiz_userclk_rx_usrclk_out;
  wire in0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  wire stg1_aurora_64b66b_rx_0_cdc_to_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg4_reg_n_0;
  wire stg5_reg_0;

  LUT2 #(
    .INIT(4'hE)) 
    prmry_in_inferred_i_1
       (.I0(fifo_reset_wr_sync3),
        .I1(stg1_aurora_64b66b_rx_0_cdc_to_reg_0),
        .O(stg5_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(in0),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(fifo_reset_wr_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_57
   (stg3_reg_0,
    stg3_reg_1,
    in0);
  output stg3_reg_0;
  input stg3_reg_1;
  input in0;

  wire in0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg3_reg_0;
  wire stg3_reg_1;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(stg3_reg_1),
        .CE(1'b1),
        .D(in0),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(stg3_reg_1),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(stg3_reg_1),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_rd_clk/stg5_reg_srl2 " *) 
  SRL16E #(
    .INIT(16'h0003)) 
    stg5_reg_srl2
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(stg3_reg_1),
        .D(stg3),
        .Q(stg3_reg_0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_58
   (stg3_reg_0,
    gtwiz_userclk_rx_usrclk_out,
    in0);
  output stg3_reg_0;
  input gtwiz_userclk_rx_usrclk_out;
  input in0;

  wire gtwiz_userclk_rx_usrclk_out;
  wire in0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg3_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(in0),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg5_reg_srl2 " *) 
  SRL16E #(
    .INIT(16'h0003)) 
    stg5_reg_srl2
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(stg3),
        .Q(stg3_reg_0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_59
   (stg5,
    rd_stg1_reg,
    stg1_aurora_64b66b_rx_0_cdc_to_reg_0,
    stg4_reg_0,
    rd_stg1);
  output stg5;
  output rd_stg1_reg;
  input stg1_aurora_64b66b_rx_0_cdc_to_reg_0;
  input stg4_reg_0;
  input rd_stg1;

  wire rd_stg1;
  wire rd_stg1_reg;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  wire stg1_aurora_64b66b_rx_0_cdc_to_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg4_reg_0;
  wire stg4_reg_n_0;
  wire stg5;

  LUT2 #(
    .INIT(4'hE)) 
    cbcc_reset_cbstg2_rd_clk_i_1
       (.I0(rd_stg1),
        .I1(stg5),
        .O(rd_stg1_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(stg4_reg_0),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to_reg_0),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(stg4_reg_0),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(stg4_reg_0),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(stg4_reg_0),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(stg4_reg_0),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(stg5),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_63
   (stg3_reg_0,
    init_clk,
    in0);
  output stg3_reg_0;
  input init_clk;
  input in0;

  wire in0;
  wire init_clk;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg3_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(in0),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane3_i/u_rst_sync_btf_sync/stg5_reg_srl2 " *) 
  SRL16E #(
    .INIT(16'h0003)) 
    stg5_reg_srl2
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(init_clk),
        .D(stg3),
        .Q(stg3_reg_0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_68
   (stg3_reg_0,
    init_clk,
    in0);
  output stg3_reg_0;
  input init_clk;
  input in0;

  wire in0;
  wire init_clk;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg3_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(in0),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane2_i/u_rst_sync_btf_sync/stg5_reg_srl2 " *) 
  SRL16E #(
    .INIT(16'h0003)) 
    stg5_reg_srl2
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(init_clk),
        .D(stg3),
        .Q(stg3_reg_0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_74
   (stg3_reg_0,
    init_clk,
    in0);
  output stg3_reg_0;
  input init_clk;
  input in0;

  wire in0;
  wire init_clk;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg3_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(in0),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane1_i/u_rst_sync_btf_sync/stg5_reg_srl2 " *) 
  SRL16E #(
    .INIT(16'h0003)) 
    stg5_reg_srl2
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(init_clk),
        .D(stg3),
        .Q(stg3_reg_0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_86
   (stg3_reg_0,
    init_clk,
    in0);
  output stg3_reg_0;
  input init_clk;
  input in0;

  wire in0;
  wire init_clk;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg3_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(in0),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_i/u_rst_sync_btf_sync/stg5_reg_srl2 " *) 
  SRL16E #(
    .INIT(16'h0003)) 
    stg5_reg_srl2
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(init_clk),
        .D(stg3),
        .Q(stg3_reg_0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized2
   (in0,
    gtwiz_userclk_rx_usrclk_out,
    stg1_aurora_64b66b_rx_0_cdc_to_reg_0);
  output in0;
  input gtwiz_userclk_rx_usrclk_out;
  input stg1_aurora_64b66b_rx_0_cdc_to_reg_0;

  wire gtwiz_userclk_rx_usrclk_out;
  wire in0;
  wire stg10_reg_srl7_n_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  wire stg1_aurora_64b66b_rx_0_cdc_to_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;

  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/stg10_reg_srl7 " *) 
  SRL16E #(
    .INIT(16'h007F)) 
    stg10_reg_srl7
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(stg3),
        .Q(stg10_reg_srl7_n_0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg11_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg10_reg_srl7_n_0),
        .Q(in0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to_reg_0),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized3
   (fifo_reset_comb_user_clk_int,
    dbg_srst_assert0,
    gtwiz_userclk_rx_usrclk_out,
    in0,
    dbg_srst_assert_reg);
  output fifo_reset_comb_user_clk_int;
  output dbg_srst_assert0;
  input gtwiz_userclk_rx_usrclk_out;
  input in0;
  input dbg_srst_assert_reg;

  wire dbg_srst_assert0;
  wire dbg_srst_assert_reg;
  wire fifo_reset_comb_user_clk_int;
  wire gtwiz_userclk_rx_usrclk_out;
  wire in0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  wire stg20_reg_srl17_n_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire NLW_stg20_reg_srl17_Q31_UNCONNECTED;

  LUT2 #(
    .INIT(4'h2)) 
    dbg_srst_assert_i_1
       (.I0(dbg_srst_assert_reg),
        .I1(fifo_reset_comb_user_clk_int),
        .O(dbg_srst_assert0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(in0),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_comb_user_clk_in/stg20_reg_srl17 " *) 
  SRLC32E #(
    .INIT(32'h0001FFFF)) 
    stg20_reg_srl17
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(stg3),
        .Q(stg20_reg_srl17_n_0),
        .Q31(NLW_stg20_reg_srl17_Q31_UNCONNECTED));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg21_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg20_reg_srl17_n_0),
        .Q(fifo_reset_comb_user_clk_int),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized4
   (cbcc_fifo_reset_to_fifo_wr_clk,
    cbcc_fifo_reset_to_fifo_wr_clk_dlyd_reg,
    gtwiz_userclk_rx_usrclk_out,
    stg1_aurora_64b66b_rx_0_cdc_to_reg_0,
    cbcc_fifo_reset_to_fifo_wr_clk_dlyd,
    in0,
    cbc_wr_if_reset_reg);
  output cbcc_fifo_reset_to_fifo_wr_clk;
  output cbcc_fifo_reset_to_fifo_wr_clk_dlyd_reg;
  input gtwiz_userclk_rx_usrclk_out;
  input stg1_aurora_64b66b_rx_0_cdc_to_reg_0;
  input cbcc_fifo_reset_to_fifo_wr_clk_dlyd;
  input in0;
  input cbc_wr_if_reset_reg;

  wire cbc_wr_if_reset_reg;
  wire cbcc_fifo_reset_to_fifo_wr_clk;
  wire cbcc_fifo_reset_to_fifo_wr_clk_dlyd;
  wire cbcc_fifo_reset_to_fifo_wr_clk_dlyd_reg;
  wire gtwiz_userclk_rx_usrclk_out;
  wire in0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  wire stg1_aurora_64b66b_rx_0_cdc_to_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg8_reg_srl5_n_0;

  LUT4 #(
    .INIT(16'hFFD0)) 
    cbc_wr_if_reset_i_1
       (.I0(cbcc_fifo_reset_to_fifo_wr_clk_dlyd),
        .I1(cbcc_fifo_reset_to_fifo_wr_clk),
        .I2(in0),
        .I3(cbc_wr_if_reset_reg),
        .O(cbcc_fifo_reset_to_fifo_wr_clk_dlyd_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to_reg_0),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg8_reg_srl5 " *) 
  SRL16E #(
    .INIT(16'h001F)) 
    stg8_reg_srl5
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(stg3),
        .Q(stg8_reg_srl5_n_0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg9_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg8_reg_srl5_n_0),
        .Q(cbcc_fifo_reset_to_fifo_wr_clk),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized5
   (cbcc_fifo_reset_to_fifo_rd_clk,
    cbcc_fifo_reset_to_fifo_rd_clk_dlyd_reg,
    stg31_reg_0,
    stg1_aurora_64b66b_rx_0_cdc_to_reg_0,
    cbcc_fifo_reset_to_fifo_rd_clk_dlyd,
    in0);
  output cbcc_fifo_reset_to_fifo_rd_clk;
  output cbcc_fifo_reset_to_fifo_rd_clk_dlyd_reg;
  input stg31_reg_0;
  input stg1_aurora_64b66b_rx_0_cdc_to_reg_0;
  input cbcc_fifo_reset_to_fifo_rd_clk_dlyd;
  input in0;

  wire cbcc_fifo_reset_to_fifo_rd_clk;
  wire cbcc_fifo_reset_to_fifo_rd_clk_dlyd;
  wire cbcc_fifo_reset_to_fifo_rd_clk_dlyd_reg;
  wire in0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  wire stg1_aurora_64b66b_rx_0_cdc_to_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg30_reg_srl27_n_0;
  wire stg31_reg_0;
  wire NLW_stg30_reg_srl27_Q31_UNCONNECTED;

  LUT4 #(
    .INIT(16'hFFD0)) 
    cbc_rd_if_reset_i_1
       (.I0(cbcc_fifo_reset_to_fifo_rd_clk_dlyd),
        .I1(cbcc_fifo_reset_to_fifo_rd_clk),
        .I2(in0),
        .I3(stg1_aurora_64b66b_rx_0_cdc_to_reg_0),
        .O(cbcc_fifo_reset_to_fifo_rd_clk_dlyd_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(stg31_reg_0),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to_reg_0),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(stg31_reg_0),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_rd_clk/stg30_reg_srl27 " *) 
  SRLC32E #(
    .INIT(32'h07FFFFFF)) 
    stg30_reg_srl27
       (.A({1'b1,1'b1,1'b0,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(stg31_reg_0),
        .D(stg3),
        .Q(stg30_reg_srl27_n_0),
        .Q31(NLW_stg30_reg_srl27_Q31_UNCONNECTED));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg31_reg
       (.C(stg31_reg_0),
        .CE(1'b1),
        .D(stg30_reg_srl27_n_0),
        .Q(cbcc_fifo_reset_to_fifo_rd_clk),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(stg31_reg_0),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
endmodule

(* DowngradeIPIdentifiedWarnings = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_support
   (m_axi_rx_tdata,
    m_axi_rx_tkeep,
    m_axi_rx_tlast,
    m_axi_rx_tvalid,
    rxp,
    rxn,
    rx_hard_err,
    rx_soft_err,
    rx_channel_up,
    rx_lane_up,
    user_clk_out,
    reset2fc,
    reset_pb,
    gt_rxcdrovrden_in,
    power_down,
    pma_init,
    s_axi_awaddr,
    s_axi_araddr,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_awvalid,
    s_axi_rready,
    s_axi_awaddr_lane1,
    s_axi_araddr_lane1,
    s_axi_wdata_lane1,
    s_axi_wstrb_lane1,
    s_axi_awvalid_lane1,
    s_axi_rready_lane1,
    s_axi_awaddr_lane2,
    s_axi_araddr_lane2,
    s_axi_wdata_lane2,
    s_axi_wstrb_lane2,
    s_axi_awvalid_lane2,
    s_axi_rready_lane2,
    s_axi_awaddr_lane3,
    s_axi_araddr_lane3,
    s_axi_wdata_lane3,
    s_axi_wstrb_lane3,
    s_axi_awvalid_lane3,
    s_axi_rready_lane3,
    s_axi_rdata,
    s_axi_awready,
    s_axi_wready,
    s_axi_bvalid,
    s_axi_bresp,
    s_axi_rresp,
    s_axi_bready,
    s_axi_arready,
    s_axi_rvalid,
    s_axi_arvalid,
    s_axi_wvalid,
    s_axi_rdata_lane1,
    s_axi_awready_lane1,
    s_axi_wready_lane1,
    s_axi_bvalid_lane1,
    s_axi_bresp_lane1,
    s_axi_rresp_lane1,
    s_axi_bready_lane1,
    s_axi_arready_lane1,
    s_axi_rvalid_lane1,
    s_axi_arvalid_lane1,
    s_axi_wvalid_lane1,
    s_axi_rdata_lane2,
    s_axi_awready_lane2,
    s_axi_wready_lane2,
    s_axi_bvalid_lane2,
    s_axi_bresp_lane2,
    s_axi_rresp_lane2,
    s_axi_bready_lane2,
    s_axi_arready_lane2,
    s_axi_rvalid_lane2,
    s_axi_arvalid_lane2,
    s_axi_wvalid_lane2,
    s_axi_rdata_lane3,
    s_axi_awready_lane3,
    s_axi_wready_lane3,
    s_axi_bvalid_lane3,
    s_axi_bresp_lane3,
    s_axi_rresp_lane3,
    s_axi_bready_lane3,
    s_axi_arready_lane3,
    s_axi_rvalid_lane3,
    s_axi_arvalid_lane3,
    s_axi_wvalid_lane3,
    init_clk,
    link_reset_out,
    gt_pll_lock,
    sys_reset_out,
    gt_reset_out,
    gt_refclk1_p,
    gt_refclk1_n,
    gt_refclk1_out,
    gt_powergood,
    gt_qpllclk_quad1_out,
    gt_qpllrefclk_quad1_out,
    gt_qplllock_quad1_out,
    gt_qpllrefclklost_quad1_out,
    mmcm_not_locked_out,
    mmcm_not_locked_out2,
    tx_out_clk);
  output [0:255]m_axi_rx_tdata;
  output [0:31]m_axi_rx_tkeep;
  output m_axi_rx_tlast;
  output m_axi_rx_tvalid;
  input [0:3]rxp;
  input [0:3]rxn;
  output rx_hard_err;
  output rx_soft_err;
  output rx_channel_up;
  output [0:3]rx_lane_up;
  output user_clk_out;
  output reset2fc;
  input reset_pb;
  input gt_rxcdrovrden_in;
  input power_down;
  input pma_init;
  input [31:0]s_axi_awaddr;
  input [31:0]s_axi_araddr;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input s_axi_awvalid;
  input s_axi_rready;
  input [31:0]s_axi_awaddr_lane1;
  input [31:0]s_axi_araddr_lane1;
  input [31:0]s_axi_wdata_lane1;
  input [3:0]s_axi_wstrb_lane1;
  input s_axi_awvalid_lane1;
  input s_axi_rready_lane1;
  input [31:0]s_axi_awaddr_lane2;
  input [31:0]s_axi_araddr_lane2;
  input [31:0]s_axi_wdata_lane2;
  input [3:0]s_axi_wstrb_lane2;
  input s_axi_awvalid_lane2;
  input s_axi_rready_lane2;
  input [31:0]s_axi_awaddr_lane3;
  input [31:0]s_axi_araddr_lane3;
  input [31:0]s_axi_wdata_lane3;
  input [3:0]s_axi_wstrb_lane3;
  input s_axi_awvalid_lane3;
  input s_axi_rready_lane3;
  output [31:0]s_axi_rdata;
  output s_axi_awready;
  output s_axi_wready;
  output s_axi_bvalid;
  output [1:0]s_axi_bresp;
  output [1:0]s_axi_rresp;
  input s_axi_bready;
  output s_axi_arready;
  output s_axi_rvalid;
  input s_axi_arvalid;
  input s_axi_wvalid;
  output [31:0]s_axi_rdata_lane1;
  output s_axi_awready_lane1;
  output s_axi_wready_lane1;
  output s_axi_bvalid_lane1;
  output [1:0]s_axi_bresp_lane1;
  output [1:0]s_axi_rresp_lane1;
  input s_axi_bready_lane1;
  output s_axi_arready_lane1;
  output s_axi_rvalid_lane1;
  input s_axi_arvalid_lane1;
  input s_axi_wvalid_lane1;
  output [31:0]s_axi_rdata_lane2;
  output s_axi_awready_lane2;
  output s_axi_wready_lane2;
  output s_axi_bvalid_lane2;
  output [1:0]s_axi_bresp_lane2;
  output [1:0]s_axi_rresp_lane2;
  input s_axi_bready_lane2;
  output s_axi_arready_lane2;
  output s_axi_rvalid_lane2;
  input s_axi_arvalid_lane2;
  input s_axi_wvalid_lane2;
  output [31:0]s_axi_rdata_lane3;
  output s_axi_awready_lane3;
  output s_axi_wready_lane3;
  output s_axi_bvalid_lane3;
  output [1:0]s_axi_bresp_lane3;
  output [1:0]s_axi_rresp_lane3;
  input s_axi_bready_lane3;
  output s_axi_arready_lane3;
  output s_axi_rvalid_lane3;
  input s_axi_arvalid_lane3;
  input s_axi_wvalid_lane3;
  input init_clk;
  output link_reset_out;
  output gt_pll_lock;
  output sys_reset_out;
  output gt_reset_out;
  input gt_refclk1_p;
  input gt_refclk1_n;
  output gt_refclk1_out;
  output [3:0]gt_powergood;
  output gt_qpllclk_quad1_out;
  output gt_qpllrefclk_quad1_out;
  output gt_qplllock_quad1_out;
  output gt_qpllrefclklost_quad1_out;
  output mmcm_not_locked_out;
  output mmcm_not_locked_out2;
  output tx_out_clk;

  wire \<const0> ;
  wire aurora_64b66b_rx_0_core_i_n_4;
  wire gt_pll_lock;
  wire [3:0]gt_powergood;
  wire gt_qpllclk_quad1_out;
  wire gt_qplllock_quad1_out;
  wire gt_qpllrefclk_quad1_out;
  wire gt_qpllrefclklost_quad1_out;
  wire gt_refclk1_n;
  wire gt_refclk1_out;
  wire gt_refclk1_p;
  wire gt_reset_out;
  wire gt_reset_sync_n_0;
  wire gt_rxcdrovrden_in;
  wire gt_to_common_qpllreset_i;
  wire init_clk;
  wire link_reset_out;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire [0:255]m_axi_rx_tdata;
  wire [0:31]m_axi_rx_tkeep;
  wire m_axi_rx_tlast;
  wire m_axi_rx_tvalid;
  wire mmcm_not_locked_out;
  wire mmcm_not_locked_out2;
  wire pma_init;
  wire power_down;
  wire reset2fc;
  wire reset_pb;
  wire rx_channel_up;
  wire rx_hard_err;
  wire [0:3]rx_lane_up;
  wire rx_soft_err;
  wire [0:3]rxn;
  wire [0:3]rxp;
  wire [31:0]s_axi_araddr;
  wire [31:0]s_axi_araddr_lane1;
  wire [31:0]s_axi_araddr_lane2;
  wire [31:0]s_axi_araddr_lane3;
  wire s_axi_arready;
  wire s_axi_arready_lane1;
  wire s_axi_arready_lane2;
  wire s_axi_arready_lane3;
  wire s_axi_arvalid;
  wire s_axi_arvalid_lane1;
  wire s_axi_arvalid_lane2;
  wire s_axi_arvalid_lane3;
  wire [31:0]s_axi_awaddr;
  wire [31:0]s_axi_awaddr_lane1;
  wire [31:0]s_axi_awaddr_lane2;
  wire [31:0]s_axi_awaddr_lane3;
  wire s_axi_awready;
  wire s_axi_awready_lane1;
  wire s_axi_awready_lane2;
  wire s_axi_awready_lane3;
  wire s_axi_awvalid;
  wire s_axi_awvalid_lane1;
  wire s_axi_awvalid_lane2;
  wire s_axi_awvalid_lane3;
  wire s_axi_bready;
  wire s_axi_bready_lane1;
  wire s_axi_bready_lane2;
  wire s_axi_bready_lane3;
  wire s_axi_bvalid;
  wire s_axi_bvalid_lane1;
  wire s_axi_bvalid_lane2;
  wire s_axi_bvalid_lane3;
  wire [15:0]\^s_axi_rdata ;
  wire [15:0]\^s_axi_rdata_lane1 ;
  wire [15:0]\^s_axi_rdata_lane2 ;
  wire [15:0]\^s_axi_rdata_lane3 ;
  wire s_axi_rready;
  wire s_axi_rready_lane1;
  wire s_axi_rready_lane2;
  wire s_axi_rready_lane3;
  wire s_axi_rvalid;
  wire s_axi_rvalid_lane1;
  wire s_axi_rvalid_lane2;
  wire s_axi_rvalid_lane3;
  wire [31:0]s_axi_wdata;
  wire [31:0]s_axi_wdata_lane1;
  wire [31:0]s_axi_wdata_lane2;
  wire [31:0]s_axi_wdata_lane3;
  wire s_axi_wready;
  wire s_axi_wready_lane1;
  wire s_axi_wready_lane2;
  wire s_axi_wready_lane3;
  wire s_axi_wvalid;
  wire s_axi_wvalid_lane1;
  wire s_axi_wvalid_lane2;
  wire s_axi_wvalid_lane3;
  wire stg5;
  wire sys_reset_out;
  wire sysreset_from_support;
  wire tx_out_clk;
  wire user_clk_out;
  wire NLW_IBUFDS_GTE4_refclk1_ODIV2_UNCONNECTED;

  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bresp_lane1[1] = \<const0> ;
  assign s_axi_bresp_lane1[0] = \<const0> ;
  assign s_axi_bresp_lane2[1] = \<const0> ;
  assign s_axi_bresp_lane2[0] = \<const0> ;
  assign s_axi_bresp_lane3[1] = \<const0> ;
  assign s_axi_bresp_lane3[0] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15:0] = \^s_axi_rdata [15:0];
  assign s_axi_rdata_lane1[31] = \<const0> ;
  assign s_axi_rdata_lane1[30] = \<const0> ;
  assign s_axi_rdata_lane1[29] = \<const0> ;
  assign s_axi_rdata_lane1[28] = \<const0> ;
  assign s_axi_rdata_lane1[27] = \<const0> ;
  assign s_axi_rdata_lane1[26] = \<const0> ;
  assign s_axi_rdata_lane1[25] = \<const0> ;
  assign s_axi_rdata_lane1[24] = \<const0> ;
  assign s_axi_rdata_lane1[23] = \<const0> ;
  assign s_axi_rdata_lane1[22] = \<const0> ;
  assign s_axi_rdata_lane1[21] = \<const0> ;
  assign s_axi_rdata_lane1[20] = \<const0> ;
  assign s_axi_rdata_lane1[19] = \<const0> ;
  assign s_axi_rdata_lane1[18] = \<const0> ;
  assign s_axi_rdata_lane1[17] = \<const0> ;
  assign s_axi_rdata_lane1[16] = \<const0> ;
  assign s_axi_rdata_lane1[15:0] = \^s_axi_rdata_lane1 [15:0];
  assign s_axi_rdata_lane2[31] = \<const0> ;
  assign s_axi_rdata_lane2[30] = \<const0> ;
  assign s_axi_rdata_lane2[29] = \<const0> ;
  assign s_axi_rdata_lane2[28] = \<const0> ;
  assign s_axi_rdata_lane2[27] = \<const0> ;
  assign s_axi_rdata_lane2[26] = \<const0> ;
  assign s_axi_rdata_lane2[25] = \<const0> ;
  assign s_axi_rdata_lane2[24] = \<const0> ;
  assign s_axi_rdata_lane2[23] = \<const0> ;
  assign s_axi_rdata_lane2[22] = \<const0> ;
  assign s_axi_rdata_lane2[21] = \<const0> ;
  assign s_axi_rdata_lane2[20] = \<const0> ;
  assign s_axi_rdata_lane2[19] = \<const0> ;
  assign s_axi_rdata_lane2[18] = \<const0> ;
  assign s_axi_rdata_lane2[17] = \<const0> ;
  assign s_axi_rdata_lane2[16] = \<const0> ;
  assign s_axi_rdata_lane2[15:0] = \^s_axi_rdata_lane2 [15:0];
  assign s_axi_rdata_lane3[31] = \<const0> ;
  assign s_axi_rdata_lane3[30] = \<const0> ;
  assign s_axi_rdata_lane3[29] = \<const0> ;
  assign s_axi_rdata_lane3[28] = \<const0> ;
  assign s_axi_rdata_lane3[27] = \<const0> ;
  assign s_axi_rdata_lane3[26] = \<const0> ;
  assign s_axi_rdata_lane3[25] = \<const0> ;
  assign s_axi_rdata_lane3[24] = \<const0> ;
  assign s_axi_rdata_lane3[23] = \<const0> ;
  assign s_axi_rdata_lane3[22] = \<const0> ;
  assign s_axi_rdata_lane3[21] = \<const0> ;
  assign s_axi_rdata_lane3[20] = \<const0> ;
  assign s_axi_rdata_lane3[19] = \<const0> ;
  assign s_axi_rdata_lane3[18] = \<const0> ;
  assign s_axi_rdata_lane3[17] = \<const0> ;
  assign s_axi_rdata_lane3[16] = \<const0> ;
  assign s_axi_rdata_lane3[15:0] = \^s_axi_rdata_lane3 [15:0];
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rresp_lane1[1] = \<const0> ;
  assign s_axi_rresp_lane1[0] = \<const0> ;
  assign s_axi_rresp_lane2[1] = \<const0> ;
  assign s_axi_rresp_lane2[0] = \<const0> ;
  assign s_axi_rresp_lane3[1] = \<const0> ;
  assign s_axi_rresp_lane3[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IBUFDS_GTE4 #(
    .REFCLK_EN_TX_PATH(1'b0),
    .REFCLK_HROW_CK_SEL(2'b00),
    .REFCLK_ICNTL_RX(2'b00)) 
    IBUFDS_GTE4_refclk1
       (.CEB(1'b0),
        .I(gt_refclk1_p),
        .IB(gt_refclk1_n),
        .O(gt_refclk1_out),
        .ODIV2(NLW_IBUFDS_GTE4_refclk1_ODIV2_UNCONNECTED));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_core aurora_64b66b_rx_0_core_i
       (.gt_pll_lock(gt_pll_lock),
        .gt_powergood(gt_powergood),
        .gt_qpllclk_quad1_out(gt_qpllclk_quad1_out),
        .gt_qplllock_quad1_out(gt_qplllock_quad1_out),
        .gt_qpllrefclk_quad1_out(gt_qpllrefclk_quad1_out),
        .gt_refclk1_out(gt_refclk1_out),
        .gt_rxcdrovrden_in(gt_rxcdrovrden_in),
        .gt_to_common_qpllreset_out(gt_to_common_qpllreset_i),
        .init_clk(init_clk),
        .init_clk_0(aurora_64b66b_rx_0_core_i_n_4),
        .link_reset_out(link_reset_out),
        .lopt(lopt),
        .lopt_1(aurora_64b66b_rx_0_core_i_n_4),
        .lopt_2(lopt_1),
        .lopt_3(lopt_2),
        .m_axi_rx_tdata(m_axi_rx_tdata),
        .m_axi_rx_tkeep(m_axi_rx_tkeep),
        .m_axi_rx_tlast(m_axi_rx_tlast),
        .m_axi_rx_tlast_reg(user_clk_out),
        .m_axi_rx_tvalid(m_axi_rx_tvalid),
        .pma_init_r_reg_0(gt_reset_out),
        .power_down(power_down),
        .reset2fc(reset2fc),
        .rx_channel_up(rx_channel_up),
        .rx_hard_err(rx_hard_err),
        .rx_lane_up(rx_lane_up),
        .rx_soft_err(rx_soft_err),
        .rxn(rxn),
        .rxp(rxp),
        .s_axi_araddr(s_axi_araddr[11:2]),
        .s_axi_araddr_lane1(s_axi_araddr_lane1[11:2]),
        .s_axi_araddr_lane2(s_axi_araddr_lane2[11:2]),
        .s_axi_araddr_lane3(s_axi_araddr_lane3[11:2]),
        .s_axi_arready(s_axi_arready),
        .s_axi_arready_lane1(s_axi_arready_lane1),
        .s_axi_arready_lane2(s_axi_arready_lane2),
        .s_axi_arready_lane3(s_axi_arready_lane3),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_arvalid_lane1(s_axi_arvalid_lane1),
        .s_axi_arvalid_lane2(s_axi_arvalid_lane2),
        .s_axi_arvalid_lane3(s_axi_arvalid_lane3),
        .s_axi_awaddr(s_axi_awaddr[11:2]),
        .s_axi_awaddr_lane1(s_axi_awaddr_lane1[11:2]),
        .s_axi_awaddr_lane2(s_axi_awaddr_lane2[11:2]),
        .s_axi_awaddr_lane3(s_axi_awaddr_lane3[11:2]),
        .s_axi_awready(s_axi_awready),
        .s_axi_awready_lane1(s_axi_awready_lane1),
        .s_axi_awready_lane2(s_axi_awready_lane2),
        .s_axi_awready_lane3(s_axi_awready_lane3),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_awvalid_lane1(s_axi_awvalid_lane1),
        .s_axi_awvalid_lane2(s_axi_awvalid_lane2),
        .s_axi_awvalid_lane3(s_axi_awvalid_lane3),
        .s_axi_bready(s_axi_bready),
        .s_axi_bready_lane1(s_axi_bready_lane1),
        .s_axi_bready_lane2(s_axi_bready_lane2),
        .s_axi_bready_lane3(s_axi_bready_lane3),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_bvalid_lane1(s_axi_bvalid_lane1),
        .s_axi_bvalid_lane2(s_axi_bvalid_lane2),
        .s_axi_bvalid_lane3(s_axi_bvalid_lane3),
        .s_axi_rdata(\^s_axi_rdata ),
        .s_axi_rdata_lane1(\^s_axi_rdata_lane1 ),
        .s_axi_rdata_lane2(\^s_axi_rdata_lane2 ),
        .s_axi_rdata_lane3(\^s_axi_rdata_lane3 ),
        .s_axi_rready(s_axi_rready),
        .s_axi_rready_lane1(s_axi_rready_lane1),
        .s_axi_rready_lane2(s_axi_rready_lane2),
        .s_axi_rready_lane3(s_axi_rready_lane3),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_rvalid_lane1(s_axi_rvalid_lane1),
        .s_axi_rvalid_lane2(s_axi_rvalid_lane2),
        .s_axi_rvalid_lane3(s_axi_rvalid_lane3),
        .s_axi_wdata(s_axi_wdata[15:0]),
        .s_axi_wdata_lane1(s_axi_wdata_lane1[15:0]),
        .s_axi_wdata_lane2(s_axi_wdata_lane2[15:0]),
        .s_axi_wdata_lane3(s_axi_wdata_lane3[15:0]),
        .s_axi_wready(s_axi_wready),
        .s_axi_wready_lane1(s_axi_wready_lane1),
        .s_axi_wready_lane2(s_axi_wready_lane2),
        .s_axi_wready_lane3(s_axi_wready_lane3),
        .s_axi_wvalid(s_axi_wvalid),
        .s_axi_wvalid_lane1(s_axi_wvalid_lane1),
        .s_axi_wvalid_lane2(s_axi_wvalid_lane2),
        .s_axi_wvalid_lane3(s_axi_wvalid_lane3),
        .sys_reset_out(sys_reset_out),
        .sysreset_from_support(sysreset_from_support),
        .tx_out_clk(tx_out_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_CLOCK_MODULE clock_module_i
       (.\gen_gtwiz_userclk_tx_main.tx_active_aurora_64b66b_rx_0_cdc_to_reg (aurora_64b66b_rx_0_core_i_n_4),
        .init_clk(user_clk_out),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .mmcm_not_locked_out(mmcm_not_locked_out),
        .mmcm_not_locked_out2(mmcm_not_locked_out2),
        .tx_out_clk(tx_out_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync gt_reset_sync
       (.D(gt_reset_sync_n_0),
        .init_clk(init_clk),
        .pma_init(pma_init));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync_0 reset_pb_sync
       (.D(stg5),
        .reset_pb(reset_pb),
        .stg4_reg_0(user_clk_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SUPPORT_RESET_LOGIC support_reset_logic_i
       (.D(stg5),
        .\debounce_gt_rst_r_reg[0]_0 (gt_reset_sync_n_0),
        .gt_reset_out(gt_reset_out),
        .init_clk(init_clk),
        .stg5_reg(user_clk_out),
        .sysreset_from_support(sysreset_from_support));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_gt_common_wrapper ultrascale_gt_common_1
       (.gt_qpllclk_quad1_out(gt_qpllclk_quad1_out),
        .gt_qplllock_quad1_out(gt_qplllock_quad1_out),
        .gt_qpllrefclk_quad1_out(gt_qpllrefclk_quad1_out),
        .gt_qpllrefclklost_quad1_out(gt_qpllrefclklost_quad1_out),
        .gt_refclk1_out(gt_refclk1_out),
        .gt_to_common_qpllreset_out(gt_to_common_qpllreset_i),
        .init_clk(init_clk));
endmodule

(* DowngradeIPIdentifiedWarnings = "yes" *) (* P_CONTENTS = "0" *) (* P_FREQ_RATIO_SOURCE_TO_USRCLK = "1" *) 
(* P_FREQ_RATIO_USRCLK_TO_USRCLK2 = "1" *) (* P_USRCLK2_DIV = "3'b000" *) (* P_USRCLK2_INT_DIV = "0" *) 
(* P_USRCLK_DIV = "3'b000" *) (* P_USRCLK_INT_DIV = "0" *) (* keep_hierarchy = "soft" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_ultrascale_rx_userclk
   (gtwiz_reset_clk_freerun_in,
    gtwiz_userclk_rx_srcclk_in,
    gtwiz_userclk_rx_reset_in,
    gtwiz_userclk_rx_usrclk_out,
    gtwiz_userclk_rx_usrclk2_out,
    gtwiz_userclk_rx_active_out,
    lopt,
    lopt_1,
    lopt_2);
  input gtwiz_reset_clk_freerun_in;
  input gtwiz_userclk_rx_srcclk_in;
  input gtwiz_userclk_rx_reset_in;
  output gtwiz_userclk_rx_usrclk_out;
  output gtwiz_userclk_rx_usrclk2_out;
  output gtwiz_userclk_rx_active_out;
  output lopt;
  input lopt_1;
  input lopt_2;

  wire \<const1> ;
  (* async_reg = "true" *) wire \gen_gtwiz_userclk_rx_main.rx_active_aurora_64b66b_rx_0_cdc_to ;
  (* async_reg = "true" *) wire \gen_gtwiz_userclk_rx_main.rx_active_cdc_to_stg2 ;
  wire gtwiz_userclk_rx_active_out;
  wire gtwiz_userclk_rx_reset_in;
  wire gtwiz_userclk_rx_srcclk_in;
  wire gtwiz_userclk_rx_usrclk2_out;
  wire \^lopt ;
  wire \^lopt_1 ;

  assign \^lopt  = lopt_1;
  assign \^lopt_1  = lopt_2;
  assign gtwiz_userclk_rx_usrclk_out = gtwiz_userclk_rx_usrclk2_out;
  assign lopt = \<const1> ;
  VCC VCC
       (.P(\<const1> ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT #(
    .SIM_DEVICE("ULTRASCALE"),
    .STARTUP_SYNC("FALSE")) 
    \gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst 
       (.CE(\^lopt ),
        .CEMASK(1'b0),
        .CLR(\^lopt_1 ),
        .CLRMASK(1'b0),
        .DIV({1'b0,1'b0,1'b0}),
        .I(gtwiz_userclk_rx_srcclk_in),
        .O(gtwiz_userclk_rx_usrclk2_out));
  FDCE #(
    .INIT(1'b0)) 
    \gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg 
       (.C(gtwiz_userclk_rx_usrclk2_out),
        .CE(1'b1),
        .CLR(gtwiz_userclk_rx_reset_in),
        .D(\gen_gtwiz_userclk_rx_main.rx_active_cdc_to_stg2 ),
        .Q(gtwiz_userclk_rx_active_out));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_gtwiz_userclk_rx_main.rx_active_aurora_64b66b_rx_0_cdc_to_reg 
       (.C(gtwiz_userclk_rx_usrclk2_out),
        .CE(1'b1),
        .CLR(gtwiz_userclk_rx_reset_in),
        .D(1'b1),
        .Q(\gen_gtwiz_userclk_rx_main.rx_active_aurora_64b66b_rx_0_cdc_to ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_gtwiz_userclk_rx_main.rx_active_cdc_to_stg2_reg 
       (.C(gtwiz_userclk_rx_usrclk2_out),
        .CE(1'b1),
        .CLR(gtwiz_userclk_rx_reset_in),
        .D(\gen_gtwiz_userclk_rx_main.rx_active_aurora_64b66b_rx_0_cdc_to ),
        .Q(\gen_gtwiz_userclk_rx_main.rx_active_cdc_to_stg2 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_ultrascale_tx_userclk
   (init_clk,
    mmcm_not_locked_out,
    mmcm_not_locked_out2,
    \gen_gtwiz_userclk_tx_main.tx_active_aurora_64b66b_rx_0_cdc_to_reg_0 ,
    tx_out_clk,
    lopt,
    lopt_1,
    lopt_2);
  output init_clk;
  output mmcm_not_locked_out;
  output mmcm_not_locked_out2;
  input \gen_gtwiz_userclk_tx_main.tx_active_aurora_64b66b_rx_0_cdc_to_reg_0 ;
  input tx_out_clk;
  output lopt;
  input lopt_1;
  input lopt_2;

  wire \<const1> ;
  (* async_reg = "true" *) wire \gen_gtwiz_userclk_tx_main.tx_active_aurora_64b66b_rx_0_cdc_to ;
  wire \gen_gtwiz_userclk_tx_main.tx_active_aurora_64b66b_rx_0_cdc_to_reg_0 ;
  (* async_reg = "true" *) wire \gen_gtwiz_userclk_tx_main.tx_active_cdc_to_stg2 ;
  wire init_clk;
  wire \^lopt ;
  wire \^lopt_1 ;
  (* async_reg = "true" *) wire mmcm_not_locked_out;
  wire mmcm_not_locked_out2;
  wire tx_out_clk;

  assign \^lopt  = lopt_1;
  assign \^lopt_1  = lopt_2;
  assign lopt = \<const1> ;
  VCC VCC
       (.P(\<const1> ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT #(
    .SIM_DEVICE("ULTRASCALE"),
    .STARTUP_SYNC("FALSE")) 
    \gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst 
       (.CE(\^lopt ),
        .CEMASK(1'b0),
        .CLR(\^lopt_1 ),
        .CLRMASK(1'b0),
        .DIV({1'b0,1'b0,1'b0}),
        .I(tx_out_clk),
        .O(init_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg 
       (.C(init_clk),
        .CE(1'b1),
        .CLR(\gen_gtwiz_userclk_tx_main.tx_active_aurora_64b66b_rx_0_cdc_to_reg_0 ),
        .D(\gen_gtwiz_userclk_tx_main.tx_active_cdc_to_stg2 ),
        .Q(mmcm_not_locked_out));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_gtwiz_userclk_tx_main.tx_active_aurora_64b66b_rx_0_cdc_to_reg 
       (.C(init_clk),
        .CE(1'b1),
        .CLR(\gen_gtwiz_userclk_tx_main.tx_active_aurora_64b66b_rx_0_cdc_to_reg_0 ),
        .D(1'b1),
        .Q(\gen_gtwiz_userclk_tx_main.tx_active_aurora_64b66b_rx_0_cdc_to ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_gtwiz_userclk_tx_main.tx_active_cdc_to_stg2_reg 
       (.C(init_clk),
        .CE(1'b1),
        .CLR(\gen_gtwiz_userclk_tx_main.tx_active_aurora_64b66b_rx_0_cdc_to_reg_0 ),
        .D(\gen_gtwiz_userclk_tx_main.tx_active_aurora_64b66b_rx_0_cdc_to ),
        .Q(\gen_gtwiz_userclk_tx_main.tx_active_cdc_to_stg2 ));
  LUT1 #(
    .INIT(2'h1)) 
    mmcm_not_locked_out2_INST_0
       (.I0(mmcm_not_locked_out),
        .O(mmcm_not_locked_out2));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ,
    GTYE4_CHANNEL_RXRESETDONE,
    drpclk_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_RXRESETDONE;
  input [0:0]drpclk_in;

  wire [0:0]GTYE4_CHANNEL_RXRESETDONE;
  wire [0:0]drpclk_in;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_RXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_100
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ,
    GTYE4_CHANNEL_TXRESETDONE,
    drpclk_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_TXRESETDONE;
  input [0:0]drpclk_in;

  wire [0:0]GTYE4_CHANNEL_TXRESETDONE;
  wire [0:0]drpclk_in;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_TXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_101
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ,
    GTYE4_CHANNEL_RXRESETDONE,
    drpclk_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_RXRESETDONE;
  input [0:0]drpclk_in;

  wire [0:0]GTYE4_CHANNEL_RXRESETDONE;
  wire [0:0]drpclk_in;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_RXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_102
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ,
    GTYE4_CHANNEL_TXRESETDONE,
    drpclk_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_TXRESETDONE;
  input [0:0]drpclk_in;

  wire [0:0]GTYE4_CHANNEL_TXRESETDONE;
  wire [0:0]drpclk_in;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_TXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_103
   (E,
    in0,
    drpclk_in,
    \FSM_sequential_sm_reset_all_reg[0] ,
    Q,
    \FSM_sequential_sm_reset_all_reg[0]_0 );
  output [0:0]E;
  input in0;
  input [0:0]drpclk_in;
  input \FSM_sequential_sm_reset_all_reg[0] ;
  input [2:0]Q;
  input \FSM_sequential_sm_reset_all_reg[0]_0 ;

  wire [0:0]E;
  wire \FSM_sequential_sm_reset_all_reg[0] ;
  wire \FSM_sequential_sm_reset_all_reg[0]_0 ;
  wire [2:0]Q;
  wire [0:0]drpclk_in;
  wire gtpowergood_sync;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;

  LUT6 #(
    .INIT(64'hAF0FAF00CFFFCFFF)) 
    \FSM_sequential_sm_reset_all[2]_i_1 
       (.I0(gtpowergood_sync),
        .I1(\FSM_sequential_sm_reset_all_reg[0] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\FSM_sequential_sm_reset_all_reg[0]_0 ),
        .I5(Q[1]),
        .O(E));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtpowergood_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_104
   (E,
    in0,
    drpclk_in,
    Q,
    \FSM_sequential_sm_reset_rx_reg[0] ,
    \FSM_sequential_sm_reset_rx_reg[0]_0 ,
    gtwiz_reset_rx_pll_and_datapath_dly,
    sm_reset_rx_pll_timer_sat,
    \FSM_sequential_sm_reset_rx_reg[0]_1 );
  output [0:0]E;
  input in0;
  input [0:0]drpclk_in;
  input [2:0]Q;
  input \FSM_sequential_sm_reset_rx_reg[0] ;
  input \FSM_sequential_sm_reset_rx_reg[0]_0 ;
  input gtwiz_reset_rx_pll_and_datapath_dly;
  input sm_reset_rx_pll_timer_sat;
  input \FSM_sequential_sm_reset_rx_reg[0]_1 ;

  wire [0:0]E;
  wire \FSM_sequential_sm_reset_rx[2]_i_3_n_0 ;
  wire \FSM_sequential_sm_reset_rx_reg[0] ;
  wire \FSM_sequential_sm_reset_rx_reg[0]_0 ;
  wire \FSM_sequential_sm_reset_rx_reg[0]_1 ;
  wire [2:0]Q;
  wire [0:0]drpclk_in;
  wire gtwiz_reset_rx_datapath_dly;
  wire gtwiz_reset_rx_pll_and_datapath_dly;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;
  wire sm_reset_rx_pll_timer_sat;

  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \FSM_sequential_sm_reset_rx[2]_i_1 
       (.I0(Q[1]),
        .I1(\FSM_sequential_sm_reset_rx[2]_i_3_n_0 ),
        .I2(\FSM_sequential_sm_reset_rx_reg[0] ),
        .I3(Q[2]),
        .I4(\FSM_sequential_sm_reset_rx_reg[0]_0 ),
        .O(E));
  LUT5 #(
    .INIT(32'h0E0EFE0E)) 
    \FSM_sequential_sm_reset_rx[2]_i_3 
       (.I0(gtwiz_reset_rx_datapath_dly),
        .I1(gtwiz_reset_rx_pll_and_datapath_dly),
        .I2(Q[0]),
        .I3(sm_reset_rx_pll_timer_sat),
        .I4(\FSM_sequential_sm_reset_rx_reg[0]_1 ),
        .O(\FSM_sequential_sm_reset_rx[2]_i_3_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_rx_datapath_dly),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_105
   (gtwiz_reset_rx_pll_and_datapath_dly,
    D,
    in0,
    drpclk_in,
    Q,
    p_0_in11_out__0);
  output gtwiz_reset_rx_pll_and_datapath_dly;
  output [1:0]D;
  input in0;
  input [0:0]drpclk_in;
  input [2:0]Q;
  input p_0_in11_out__0;

  wire [1:0]D;
  wire [2:0]Q;
  wire [0:0]drpclk_in;
  wire gtwiz_reset_rx_pll_and_datapath_dly;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;
  wire p_0_in11_out__0;

  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hF5A55E5E)) 
    \FSM_sequential_sm_reset_rx[0]_i_1 
       (.I0(Q[0]),
        .I1(gtwiz_reset_rx_pll_and_datapath_dly),
        .I2(Q[1]),
        .I3(p_0_in11_out__0),
        .I4(Q[2]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00FFF511)) 
    \FSM_sequential_sm_reset_rx[1]_i_1 
       (.I0(Q[2]),
        .I1(gtwiz_reset_rx_pll_and_datapath_dly),
        .I2(p_0_in11_out__0),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(D[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_rx_pll_and_datapath_dly),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_106
   (i_in_out_reg_0,
    in0,
    drpclk_in,
    gtwiz_reset_tx_pll_and_datapath_dly,
    Q,
    sm_reset_tx_pll_timer_sat,
    \FSM_sequential_sm_reset_tx[2]_i_5 );
  output i_in_out_reg_0;
  input in0;
  input [0:0]drpclk_in;
  input gtwiz_reset_tx_pll_and_datapath_dly;
  input [0:0]Q;
  input sm_reset_tx_pll_timer_sat;
  input \FSM_sequential_sm_reset_tx[2]_i_5 ;

  wire \FSM_sequential_sm_reset_tx[2]_i_5 ;
  wire [0:0]Q;
  wire [0:0]drpclk_in;
  wire gtwiz_reset_tx_datapath_dly;
  wire gtwiz_reset_tx_pll_and_datapath_dly;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_out_reg_0;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;
  wire sm_reset_tx_pll_timer_sat;

  LUT5 #(
    .INIT(32'h0E0EFE0E)) 
    \FSM_sequential_sm_reset_tx[2]_i_6 
       (.I0(gtwiz_reset_tx_datapath_dly),
        .I1(gtwiz_reset_tx_pll_and_datapath_dly),
        .I2(Q),
        .I3(sm_reset_tx_pll_timer_sat),
        .I4(\FSM_sequential_sm_reset_tx[2]_i_5 ),
        .O(i_in_out_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_tx_datapath_dly),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_107
   (gtwiz_reset_tx_pll_and_datapath_dly,
    D,
    in0,
    drpclk_in,
    Q);
  output gtwiz_reset_tx_pll_and_datapath_dly;
  output [1:0]D;
  input in0;
  input [0:0]drpclk_in;
  input [2:0]Q;

  wire [1:0]D;
  wire [2:0]Q;
  wire [0:0]drpclk_in;
  wire gtwiz_reset_tx_pll_and_datapath_dly;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;

  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h0F3E)) 
    \FSM_sequential_sm_reset_tx[0]_i_1 
       (.I0(gtwiz_reset_tx_pll_and_datapath_dly),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h0FF1)) 
    \FSM_sequential_sm_reset_tx[1]_i_1 
       (.I0(gtwiz_reset_tx_pll_and_datapath_dly),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(D[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_tx_pll_and_datapath_dly),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_108
   (sm_reset_rx_timer_clr0__0,
    gtwiz_userclk_rx_active_in,
    drpclk_in,
    rxuserrdy_out_reg,
    sm_reset_rx_timer_sat);
  output sm_reset_rx_timer_clr0__0;
  input [0:0]gtwiz_userclk_rx_active_in;
  input [0:0]drpclk_in;
  input rxuserrdy_out_reg;
  input sm_reset_rx_timer_sat;

  wire [0:0]drpclk_in;
  wire gtwiz_reset_userclk_rx_active_sync;
  wire [0:0]gtwiz_userclk_rx_active_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire rxuserrdy_out_reg;
  wire sm_reset_rx_timer_clr0__0;
  wire sm_reset_rx_timer_sat;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(gtwiz_userclk_rx_active_in),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_userclk_rx_active_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h40)) 
    sm_reset_rx_timer_clr_i_3
       (.I0(rxuserrdy_out_reg),
        .I1(sm_reset_rx_timer_sat),
        .I2(gtwiz_reset_userclk_rx_active_sync),
        .O(sm_reset_rx_timer_clr0__0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_109
   (\FSM_sequential_sm_reset_tx_reg[1] ,
    sm_reset_tx_timer_clr0__0,
    E,
    drpclk_in,
    Q,
    gtwiz_reset_tx_any_sync,
    GTYE4_CHANNEL_TXUSERRDY,
    gtwiz_reset_tx_done_int0__0,
    \FSM_sequential_sm_reset_tx_reg[0] ,
    txuserrdy_out_reg,
    sm_reset_tx_timer_sat);
  output \FSM_sequential_sm_reset_tx_reg[1] ;
  output sm_reset_tx_timer_clr0__0;
  output [0:0]E;
  input [0:0]drpclk_in;
  input [2:0]Q;
  input gtwiz_reset_tx_any_sync;
  input [0:0]GTYE4_CHANNEL_TXUSERRDY;
  input gtwiz_reset_tx_done_int0__0;
  input \FSM_sequential_sm_reset_tx_reg[0] ;
  input txuserrdy_out_reg;
  input sm_reset_tx_timer_sat;

  wire [0:0]E;
  wire \FSM_sequential_sm_reset_tx_reg[0] ;
  wire \FSM_sequential_sm_reset_tx_reg[1] ;
  wire [0:0]GTYE4_CHANNEL_TXUSERRDY;
  wire [2:0]Q;
  wire [0:0]drpclk_in;
  wire gtwiz_reset_tx_any_sync;
  wire gtwiz_reset_tx_done_int0__0;
  wire gtwiz_reset_userclk_tx_active_sync;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire n_0_0;
  wire sm_reset_tx_timer_clr0__0;
  wire sm_reset_tx_timer_sat;
  wire txuserrdy_out_reg;

  LUT6 #(
    .INIT(64'h00F000F0CCF0AAF0)) 
    \FSM_sequential_sm_reset_tx[2]_i_1 
       (.I0(sm_reset_tx_timer_clr0__0),
        .I1(gtwiz_reset_tx_done_int0__0),
        .I2(\FSM_sequential_sm_reset_tx_reg[0] ),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(E));
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_sequential_sm_reset_tx[2]_i_3 
       (.I0(txuserrdy_out_reg),
        .I1(sm_reset_tx_timer_sat),
        .I2(gtwiz_reset_userclk_tx_active_sync),
        .O(sm_reset_tx_timer_clr0__0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(n_0_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(n_0_0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_userclk_tx_active_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF9F900001000)) 
    txuserrdy_out_i_1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(sm_reset_tx_timer_clr0__0),
        .I4(gtwiz_reset_tx_any_sync),
        .I5(GTYE4_CHANNEL_TXUSERRDY),
        .O(\FSM_sequential_sm_reset_tx_reg[1] ));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_110
   (i_in_out_reg_0,
    \FSM_sequential_sm_reset_rx_reg[0] ,
    \FSM_sequential_sm_reset_rx_reg[2] ,
    \FSM_sequential_sm_reset_rx_reg[2]_0 ,
    i_in_out_reg_1,
    gtwiz_reset_qpll0lock_in,
    drpclk_in,
    Q,
    p_0_in11_out__0,
    gtwiz_reset_rx_done_int_reg,
    sm_reset_rx_timer_clr0__0,
    sm_reset_rx_timer_clr_reg,
    sm_reset_rx_cdr_to_clr_reg,
    sm_reset_rx_cdr_to_clr,
    gtwiz_reset_rx_any_sync,
    GTYE4_CHANNEL_GTRXRESET,
    sm_reset_rx_timer_clr010_out__0,
    sm_reset_rx_timer_sat);
  output i_in_out_reg_0;
  output \FSM_sequential_sm_reset_rx_reg[0] ;
  output \FSM_sequential_sm_reset_rx_reg[2] ;
  output \FSM_sequential_sm_reset_rx_reg[2]_0 ;
  output i_in_out_reg_1;
  input [0:0]gtwiz_reset_qpll0lock_in;
  input [0:0]drpclk_in;
  input [2:0]Q;
  input p_0_in11_out__0;
  input gtwiz_reset_rx_done_int_reg;
  input sm_reset_rx_timer_clr0__0;
  input sm_reset_rx_timer_clr_reg;
  input sm_reset_rx_cdr_to_clr_reg;
  input sm_reset_rx_cdr_to_clr;
  input gtwiz_reset_rx_any_sync;
  input [0:0]GTYE4_CHANNEL_GTRXRESET;
  input sm_reset_rx_timer_clr010_out__0;
  input sm_reset_rx_timer_sat;

  wire \FSM_sequential_sm_reset_rx_reg[0] ;
  wire \FSM_sequential_sm_reset_rx_reg[2] ;
  wire \FSM_sequential_sm_reset_rx_reg[2]_0 ;
  wire [0:0]GTYE4_CHANNEL_GTRXRESET;
  wire [2:0]Q;
  wire [0:0]drpclk_in;
  wire [0:0]gtwiz_reset_qpll0lock_in;
  wire gtwiz_reset_rx_any_sync;
  wire gtwiz_reset_rx_done_int_reg;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_out_reg_0;
  wire i_in_out_reg_1;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire p_0_in11_out__0;
  wire plllock_rx_sync;
  wire sm_reset_rx_cdr_to_clr;
  wire sm_reset_rx_cdr_to_clr_i_2_n_0;
  wire sm_reset_rx_cdr_to_clr_reg;
  wire sm_reset_rx_timer_clr010_out__0;
  wire sm_reset_rx_timer_clr0__0;
  wire sm_reset_rx_timer_clr_i_2_n_0;
  wire sm_reset_rx_timer_clr_reg;
  wire sm_reset_rx_timer_sat;

  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h00B0)) 
    \FSM_sequential_sm_reset_rx[2]_i_4 
       (.I0(plllock_rx_sync),
        .I1(Q[0]),
        .I2(sm_reset_rx_timer_sat),
        .I3(sm_reset_rx_timer_clr_reg),
        .O(i_in_out_reg_1));
  LUT6 #(
    .INIT(64'hFFFFBFFF00001514)) 
    gtrxreset_out_i_1
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(sm_reset_rx_cdr_to_clr_i_2_n_0),
        .I4(gtwiz_reset_rx_any_sync),
        .I5(GTYE4_CHANNEL_GTRXRESET),
        .O(\FSM_sequential_sm_reset_rx_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hBFBFFFFF0C000000)) 
    gtwiz_reset_rx_done_int_i_1
       (.I0(plllock_rx_sync),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(p_0_in11_out__0),
        .I4(Q[2]),
        .I5(gtwiz_reset_rx_done_int_reg),
        .O(i_in_out_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(gtwiz_reset_qpll0lock_in),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(plllock_rx_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFBFFFFFF0000040F)) 
    sm_reset_rx_cdr_to_clr_i_1
       (.I0(Q[2]),
        .I1(sm_reset_rx_cdr_to_clr_i_2_n_0),
        .I2(sm_reset_rx_cdr_to_clr_reg),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(sm_reset_rx_cdr_to_clr),
        .O(\FSM_sequential_sm_reset_rx_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    sm_reset_rx_cdr_to_clr_i_2
       (.I0(plllock_rx_sync),
        .I1(Q[1]),
        .I2(sm_reset_rx_timer_clr_reg),
        .I3(sm_reset_rx_timer_sat),
        .O(sm_reset_rx_cdr_to_clr_i_2_n_0));
  LUT6 #(
    .INIT(64'hFAEFAAFF0AE0AA0F)) 
    sm_reset_rx_timer_clr_i_1
       (.I0(sm_reset_rx_timer_clr_i_2_n_0),
        .I1(sm_reset_rx_timer_clr0__0),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(sm_reset_rx_timer_clr_reg),
        .O(\FSM_sequential_sm_reset_rx_reg[0] ));
  LUT6 #(
    .INIT(64'h8F808F8F80808080)) 
    sm_reset_rx_timer_clr_i_2
       (.I0(Q[1]),
        .I1(p_0_in11_out__0),
        .I2(Q[2]),
        .I3(plllock_rx_sync),
        .I4(Q[0]),
        .I5(sm_reset_rx_timer_clr010_out__0),
        .O(sm_reset_rx_timer_clr_i_2_n_0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_111
   (i_in_out_reg_0,
    \FSM_sequential_sm_reset_tx_reg[2] ,
    \FSM_sequential_sm_reset_tx_reg[0] ,
    i_in_out_reg_1,
    gtwiz_reset_qpll0lock_in,
    drpclk_in,
    sm_reset_tx_timer_sat,
    sm_reset_tx_timer_clr_reg,
    gtwiz_reset_tx_done_int0__0,
    Q,
    gtwiz_reset_tx_done_int_reg,
    sm_reset_tx_timer_clr0__0,
    gtwiz_reset_tx_any_sync,
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ,
    \FSM_sequential_sm_reset_tx_reg[0]_0 );
  output i_in_out_reg_0;
  output \FSM_sequential_sm_reset_tx_reg[2] ;
  output \FSM_sequential_sm_reset_tx_reg[0] ;
  output i_in_out_reg_1;
  input [0:0]gtwiz_reset_qpll0lock_in;
  input [0:0]drpclk_in;
  input sm_reset_tx_timer_sat;
  input sm_reset_tx_timer_clr_reg;
  input gtwiz_reset_tx_done_int0__0;
  input [2:0]Q;
  input gtwiz_reset_tx_done_int_reg;
  input sm_reset_tx_timer_clr0__0;
  input gtwiz_reset_tx_any_sync;
  input \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ;
  input \FSM_sequential_sm_reset_tx_reg[0]_0 ;

  wire \FSM_sequential_sm_reset_tx_reg[0] ;
  wire \FSM_sequential_sm_reset_tx_reg[0]_0 ;
  wire \FSM_sequential_sm_reset_tx_reg[2] ;
  wire [2:0]Q;
  wire [0:0]drpclk_in;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ;
  wire gttxreset_out_i_2_n_0;
  wire [0:0]gtwiz_reset_qpll0lock_in;
  wire gtwiz_reset_tx_any_sync;
  wire gtwiz_reset_tx_done_int0__0;
  wire gtwiz_reset_tx_done_int_reg;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_out_reg_0;
  wire i_in_out_reg_1;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire plllock_tx_sync;
  wire sm_reset_tx_timer_clr0__0;
  wire sm_reset_tx_timer_clr_i_2_n_0;
  wire sm_reset_tx_timer_clr_reg;
  wire sm_reset_tx_timer_sat;

  LUT6 #(
    .INIT(64'h00B0FFFF00B00000)) 
    \FSM_sequential_sm_reset_tx[2]_i_5 
       (.I0(plllock_tx_sync),
        .I1(Q[0]),
        .I2(sm_reset_tx_timer_sat),
        .I3(sm_reset_tx_timer_clr_reg),
        .I4(Q[1]),
        .I5(\FSM_sequential_sm_reset_tx_reg[0]_0 ),
        .O(i_in_out_reg_1));
  LUT6 #(
    .INIT(64'h7F7F7F7F2A2A2A3E)) 
    gttxreset_out_i_1
       (.I0(gttxreset_out_i_2_n_0),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(gtwiz_reset_tx_any_sync),
        .I4(Q[2]),
        .I5(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ),
        .O(\FSM_sequential_sm_reset_tx_reg[0] ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    gttxreset_out_i_2
       (.I0(sm_reset_tx_timer_sat),
        .I1(sm_reset_tx_timer_clr_reg),
        .I2(plllock_tx_sync),
        .I3(gtwiz_reset_tx_any_sync),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(gttxreset_out_i_2_n_0));
  LUT6 #(
    .INIT(64'hFAFFFFFF0000C000)) 
    gtwiz_reset_tx_done_int_i_1
       (.I0(plllock_tx_sync),
        .I1(gtwiz_reset_tx_done_int0__0),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(gtwiz_reset_tx_done_int_reg),
        .O(i_in_out_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(gtwiz_reset_qpll0lock_in),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(plllock_tx_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFAAFFAEF0AA00AEF)) 
    sm_reset_tx_timer_clr_i_1
       (.I0(sm_reset_tx_timer_clr_i_2_n_0),
        .I1(sm_reset_tx_timer_clr0__0),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(sm_reset_tx_timer_clr_reg),
        .O(\FSM_sequential_sm_reset_tx_reg[2] ));
  LUT6 #(
    .INIT(64'hF022F00000220022)) 
    sm_reset_tx_timer_clr_i_2
       (.I0(sm_reset_tx_timer_sat),
        .I1(sm_reset_tx_timer_clr_reg),
        .I2(gtwiz_reset_tx_done_int0__0),
        .I3(Q[2]),
        .I4(plllock_tx_sync),
        .I5(Q[0]),
        .O(sm_reset_tx_timer_clr_i_2_n_0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_112
   (\FSM_sequential_sm_reset_rx_reg[2] ,
    i_in_out_reg_0,
    \FSM_sequential_sm_reset_rx_reg[2]_0 ,
    i_in_meta_reg_0,
    drpclk_in,
    Q,
    gtwiz_reset_rx_any_sync,
    GTYE4_CHANNEL_RXPROGDIVRESET,
    sm_reset_rx_cdr_to_sat,
    sm_reset_rx_timer_clr0__0,
    p_0_in11_out__0);
  output \FSM_sequential_sm_reset_rx_reg[2] ;
  output i_in_out_reg_0;
  output \FSM_sequential_sm_reset_rx_reg[2]_0 ;
  input i_in_meta_reg_0;
  input [0:0]drpclk_in;
  input [2:0]Q;
  input gtwiz_reset_rx_any_sync;
  input [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  input sm_reset_rx_cdr_to_sat;
  input sm_reset_rx_timer_clr0__0;
  input p_0_in11_out__0;

  wire \FSM_sequential_sm_reset_rx_reg[2] ;
  wire \FSM_sequential_sm_reset_rx_reg[2]_0 ;
  wire [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  wire [2:0]Q;
  wire [0:0]drpclk_in;
  wire gtwiz_reset_rx_any_sync;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_meta_reg_0;
  wire i_in_out_reg_0;
  wire i_in_out_reg_n_0;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire p_0_in11_out__0;
  wire sm_reset_rx_cdr_to_clr0__0;
  wire sm_reset_rx_cdr_to_sat;
  wire sm_reset_rx_timer_clr0__0;

  LUT6 #(
    .INIT(64'h0000F0F0FF00EEEE)) 
    \FSM_sequential_sm_reset_rx[2]_i_5 
       (.I0(i_in_out_reg_n_0),
        .I1(sm_reset_rx_cdr_to_sat),
        .I2(sm_reset_rx_timer_clr0__0),
        .I3(p_0_in11_out__0),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(i_in_out_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta_reg_0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(i_in_out_reg_n_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFDFF00001414)) 
    rxprogdivreset_out_i_1
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(sm_reset_rx_cdr_to_clr0__0),
        .I4(gtwiz_reset_rx_any_sync),
        .I5(GTYE4_CHANNEL_RXPROGDIVRESET),
        .O(\FSM_sequential_sm_reset_rx_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'hE)) 
    rxprogdivreset_out_i_2
       (.I0(sm_reset_rx_cdr_to_sat),
        .I1(i_in_out_reg_n_0),
        .O(sm_reset_rx_cdr_to_clr0__0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h02)) 
    sm_reset_rx_cdr_to_clr_i_3
       (.I0(Q[2]),
        .I1(i_in_out_reg_n_0),
        .I2(sm_reset_rx_cdr_to_sat),
        .O(\FSM_sequential_sm_reset_rx_reg[2]_0 ));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_96
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ,
    GTYE4_CHANNEL_TXRESETDONE,
    drpclk_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_TXRESETDONE;
  input [0:0]drpclk_in;

  wire [0:0]GTYE4_CHANNEL_TXRESETDONE;
  wire [0:0]drpclk_in;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_TXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_97
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ,
    GTYE4_CHANNEL_RXRESETDONE,
    drpclk_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_RXRESETDONE;
  input [0:0]drpclk_in;

  wire [0:0]GTYE4_CHANNEL_RXRESETDONE;
  wire [0:0]drpclk_in;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_RXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_98
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ,
    GTYE4_CHANNEL_TXRESETDONE,
    drpclk_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_TXRESETDONE;
  input [0:0]drpclk_in;

  wire [0:0]GTYE4_CHANNEL_TXRESETDONE;
  wire [0:0]drpclk_in;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_TXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_99
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ,
    GTYE4_CHANNEL_RXRESETDONE,
    drpclk_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_RXRESETDONE;
  input [0:0]drpclk_in;

  wire [0:0]GTYE4_CHANNEL_RXRESETDONE;
  wire [0:0]drpclk_in;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_RXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtwiz_reset
   (GTYE4_CHANNEL_TXPROGDIVRESET,
    gtwiz_reset_tx_done_out,
    gtwiz_reset_rx_done_out,
    GTYE4_CHANNEL_TXUSERRDY,
    GTYE4_CHANNEL_RXPROGDIVRESET,
    GTYE4_CHANNEL_GTRXRESET,
    GTYE4_CHANNEL_RXUSERRDY,
    GTYE4_CHANNEL_GTTXRESET,
    gtwiz_reset_qpll0reset_out,
    in0,
    gtwiz_reset_qpll0lock_in,
    gtwiz_userclk_rx_active_in,
    i_in_meta_reg,
    drpclk_in,
    rxusrclk2_in,
    gtpowergood_out,
    GTYE4_CHANNEL_GTPOWERGOOD,
    gtwiz_reset_rx_pll_and_datapath_in,
    gtwiz_reset_rx_datapath_in,
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ,
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync );
  output [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  output [0:0]gtwiz_reset_tx_done_out;
  output [0:0]gtwiz_reset_rx_done_out;
  output [0:0]GTYE4_CHANNEL_TXUSERRDY;
  output [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  output [0:0]GTYE4_CHANNEL_GTRXRESET;
  output [0:0]GTYE4_CHANNEL_RXUSERRDY;
  output [3:0]GTYE4_CHANNEL_GTTXRESET;
  output [0:0]gtwiz_reset_qpll0reset_out;
  input in0;
  input [0:0]gtwiz_reset_qpll0lock_in;
  input [0:0]gtwiz_userclk_rx_active_in;
  input i_in_meta_reg;
  input [0:0]drpclk_in;
  input [0:0]rxusrclk2_in;
  input [3:0]gtpowergood_out;
  input [3:0]GTYE4_CHANNEL_GTPOWERGOOD;
  input [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input [3:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  input [3:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;

  wire \FSM_sequential_sm_reset_all[2]_i_3_n_0 ;
  wire \FSM_sequential_sm_reset_all[2]_i_4_n_0 ;
  wire [3:0]GTYE4_CHANNEL_GTPOWERGOOD;
  wire [0:0]GTYE4_CHANNEL_GTRXRESET;
  wire [3:0]GTYE4_CHANNEL_GTTXRESET;
  wire [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  wire [0:0]GTYE4_CHANNEL_RXUSERRDY;
  wire [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  wire [0:0]GTYE4_CHANNEL_TXUSERRDY;
  wire bit_synchronizer_gtpowergood_inst_n_0;
  wire bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst_n_0;
  wire bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst_n_0;
  wire bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_0;
  wire bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2;
  wire bit_synchronizer_plllock_rx_inst_n_0;
  wire bit_synchronizer_plllock_rx_inst_n_1;
  wire bit_synchronizer_plllock_rx_inst_n_2;
  wire bit_synchronizer_plllock_rx_inst_n_3;
  wire bit_synchronizer_plllock_rx_inst_n_4;
  wire bit_synchronizer_plllock_tx_inst_n_0;
  wire bit_synchronizer_plllock_tx_inst_n_1;
  wire bit_synchronizer_plllock_tx_inst_n_2;
  wire bit_synchronizer_plllock_tx_inst_n_3;
  wire bit_synchronizer_rxcdrlock_inst_n_0;
  wire bit_synchronizer_rxcdrlock_inst_n_1;
  wire bit_synchronizer_rxcdrlock_inst_n_2;
  wire [0:0]drpclk_in;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ;
  wire [3:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  wire [3:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  wire [3:0]gtpowergood_out;
  wire gtwiz_reset_all_sync;
  wire [0:0]gtwiz_reset_qpll0lock_in;
  wire [0:0]gtwiz_reset_qpll0reset_out;
  wire gtwiz_reset_rx_any_sync;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire gtwiz_reset_rx_datapath_int_i_1_n_0;
  wire gtwiz_reset_rx_datapath_int_reg_n_0;
  wire gtwiz_reset_rx_datapath_sync;
  wire gtwiz_reset_rx_done_int_reg_n_0;
  wire [0:0]gtwiz_reset_rx_done_out;
  wire gtwiz_reset_rx_pll_and_datapath_dly;
  wire [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  wire gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0;
  wire gtwiz_reset_rx_pll_and_datapath_int_reg_n_0;
  wire gtwiz_reset_rx_pll_and_datapath_sync;
  wire gtwiz_reset_tx_any_sync;
  wire gtwiz_reset_tx_datapath_sync;
  wire gtwiz_reset_tx_done_int0__0;
  wire gtwiz_reset_tx_done_int_reg_n_0;
  wire [0:0]gtwiz_reset_tx_done_out;
  wire gtwiz_reset_tx_pll_and_datapath_dly;
  wire gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0;
  wire gtwiz_reset_tx_pll_and_datapath_int_reg_n_0;
  wire gtwiz_reset_tx_pll_and_datapath_sync;
  wire [0:0]gtwiz_userclk_rx_active_in;
  wire i_in_meta_reg;
  wire in0;
  wire p_0_in;
  wire p_0_in11_out__0;
  wire [9:0]p_0_in__0;
  wire [9:0]p_0_in__1;
  wire p_1_in;
  wire reset_synchronizer_gtwiz_reset_rx_any_inst_n_1;
  wire reset_synchronizer_gtwiz_reset_rx_any_inst_n_2;
  wire reset_synchronizer_gtwiz_reset_tx_any_inst_n_2;
  wire [0:0]rxusrclk2_in;
  wire sel;
  wire [2:0]sm_reset_all;
  wire [2:0]sm_reset_all__0;
  wire sm_reset_all_timer_clr_i_1_n_0;
  wire sm_reset_all_timer_clr_i_2_n_0;
  wire sm_reset_all_timer_clr_reg_n_0;
  wire [2:0]sm_reset_all_timer_ctr;
  wire \sm_reset_all_timer_ctr0_inferred__0/i__n_0 ;
  wire \sm_reset_all_timer_ctr[0]_i_1_n_0 ;
  wire \sm_reset_all_timer_ctr[1]_i_1_n_0 ;
  wire \sm_reset_all_timer_ctr[2]_i_1_n_0 ;
  wire sm_reset_all_timer_sat;
  wire sm_reset_all_timer_sat_i_1_n_0;
  wire [2:0]sm_reset_rx;
  wire [2:0]sm_reset_rx__0;
  wire sm_reset_rx_cdr_to_clr;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_3_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_4_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_5_n_0 ;
  wire [25:0]sm_reset_rx_cdr_to_ctr_reg;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_1 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_2 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_3 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_4 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_5 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_6 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_7 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_1 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_2 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_3 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_4 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_5 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_6 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_7 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_7 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_1 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_2 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_3 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_4 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_5 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_6 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_7 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9 ;
  wire sm_reset_rx_cdr_to_sat;
  wire sm_reset_rx_cdr_to_sat_i_1_n_0;
  wire sm_reset_rx_cdr_to_sat_i_2_n_0;
  wire sm_reset_rx_cdr_to_sat_i_3_n_0;
  wire sm_reset_rx_cdr_to_sat_i_4_n_0;
  wire sm_reset_rx_cdr_to_sat_i_5_n_0;
  wire sm_reset_rx_cdr_to_sat_i_6_n_0;
  wire sm_reset_rx_cdr_to_sat_i_7_n_0;
  wire sm_reset_rx_pll_timer_clr_i_1_n_0;
  wire sm_reset_rx_pll_timer_clr_reg_n_0;
  wire \sm_reset_rx_pll_timer_ctr[2]_i_1_n_0 ;
  wire \sm_reset_rx_pll_timer_ctr[6]_i_2_n_0 ;
  wire \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ;
  wire \sm_reset_rx_pll_timer_ctr[9]_i_3_n_0 ;
  wire \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ;
  wire [9:0]sm_reset_rx_pll_timer_ctr_reg;
  wire sm_reset_rx_pll_timer_sat;
  wire sm_reset_rx_pll_timer_sat_i_1_n_0;
  wire sm_reset_rx_timer_clr010_out__0;
  wire sm_reset_rx_timer_clr0__0;
  wire sm_reset_rx_timer_clr_reg_n_0;
  wire [2:0]sm_reset_rx_timer_ctr;
  wire \sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ;
  wire \sm_reset_rx_timer_ctr[0]_i_1_n_0 ;
  wire \sm_reset_rx_timer_ctr[1]_i_1_n_0 ;
  wire \sm_reset_rx_timer_ctr[2]_i_1_n_0 ;
  wire sm_reset_rx_timer_sat;
  wire sm_reset_rx_timer_sat_i_1_n_0;
  wire [2:0]sm_reset_tx;
  wire [2:0]sm_reset_tx__0;
  wire sm_reset_tx_pll_timer_clr_i_1_n_0;
  wire sm_reset_tx_pll_timer_clr_reg_n_0;
  wire \sm_reset_tx_pll_timer_ctr[2]_i_1_n_0 ;
  wire \sm_reset_tx_pll_timer_ctr[6]_i_2_n_0 ;
  wire \sm_reset_tx_pll_timer_ctr[9]_i_3_n_0 ;
  wire \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ;
  wire [9:0]sm_reset_tx_pll_timer_ctr_reg;
  wire sm_reset_tx_pll_timer_sat;
  wire sm_reset_tx_pll_timer_sat_i_1_n_0;
  wire sm_reset_tx_timer_clr0__0;
  wire sm_reset_tx_timer_clr_reg_n_0;
  wire [2:0]sm_reset_tx_timer_ctr;
  wire \sm_reset_tx_timer_ctr[0]_i_1_n_0 ;
  wire \sm_reset_tx_timer_ctr[1]_i_1_n_0 ;
  wire \sm_reset_tx_timer_ctr[2]_i_1_n_0 ;
  wire sm_reset_tx_timer_sat;
  wire sm_reset_tx_timer_sat_i_1_n_0;
  wire [7:1]\NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_CO_UNCONNECTED ;
  wire [7:2]\NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h00FFF70000FFFFFF)) 
    \FSM_sequential_sm_reset_all[0]_i_1 
       (.I0(gtwiz_reset_rx_done_int_reg_n_0),
        .I1(sm_reset_all_timer_sat),
        .I2(sm_reset_all_timer_clr_reg_n_0),
        .I3(sm_reset_all[2]),
        .I4(sm_reset_all[1]),
        .I5(sm_reset_all[0]),
        .O(sm_reset_all__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h34)) 
    \FSM_sequential_sm_reset_all[1]_i_1 
       (.I0(sm_reset_all[2]),
        .I1(sm_reset_all[1]),
        .I2(sm_reset_all[0]),
        .O(sm_reset_all__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h4A)) 
    \FSM_sequential_sm_reset_all[2]_i_2 
       (.I0(sm_reset_all[2]),
        .I1(sm_reset_all[0]),
        .I2(sm_reset_all[1]),
        .O(sm_reset_all__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \FSM_sequential_sm_reset_all[2]_i_3 
       (.I0(sm_reset_all_timer_sat),
        .I1(gtwiz_reset_rx_done_int_reg_n_0),
        .I2(sm_reset_all_timer_clr_reg_n_0),
        .O(\FSM_sequential_sm_reset_all[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_sequential_sm_reset_all[2]_i_4 
       (.I0(sm_reset_all_timer_clr_reg_n_0),
        .I1(sm_reset_all_timer_sat),
        .I2(gtwiz_reset_tx_done_int_reg_n_0),
        .O(\FSM_sequential_sm_reset_all[2]_i_4_n_0 ));
  (* FSM_ENCODED_STATES = "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_sequential_sm_reset_all_reg[0] 
       (.C(drpclk_in),
        .CE(bit_synchronizer_gtpowergood_inst_n_0),
        .D(sm_reset_all__0[0]),
        .Q(sm_reset_all[0]),
        .R(gtwiz_reset_all_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_sequential_sm_reset_all_reg[1] 
       (.C(drpclk_in),
        .CE(bit_synchronizer_gtpowergood_inst_n_0),
        .D(sm_reset_all__0[1]),
        .Q(sm_reset_all[1]),
        .R(gtwiz_reset_all_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_sequential_sm_reset_all_reg[2] 
       (.C(drpclk_in),
        .CE(bit_synchronizer_gtpowergood_inst_n_0),
        .D(sm_reset_all__0[2]),
        .Q(sm_reset_all[2]),
        .R(gtwiz_reset_all_sync));
  LUT4 #(
    .INIT(16'hF8B8)) 
    \FSM_sequential_sm_reset_rx[2]_i_2 
       (.I0(sm_reset_rx[0]),
        .I1(sm_reset_rx[1]),
        .I2(sm_reset_rx[2]),
        .I3(p_0_in11_out__0),
        .O(sm_reset_rx__0[2]));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \FSM_sequential_sm_reset_rx[2]_i_6 
       (.I0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [2]),
        .I1(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [3]),
        .I2(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [0]),
        .I3(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [1]),
        .I4(sm_reset_rx_timer_clr_reg_n_0),
        .I5(sm_reset_rx_timer_sat),
        .O(p_0_in11_out__0));
  (* FSM_ENCODED_STATES = "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_rx_reg[0] 
       (.C(drpclk_in),
        .CE(bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst_n_0),
        .D(sm_reset_rx__0[0]),
        .Q(sm_reset_rx[0]),
        .R(gtwiz_reset_rx_any_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_rx_reg[1] 
       (.C(drpclk_in),
        .CE(bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst_n_0),
        .D(sm_reset_rx__0[1]),
        .Q(sm_reset_rx[1]),
        .R(gtwiz_reset_rx_any_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_rx_reg[2] 
       (.C(drpclk_in),
        .CE(bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst_n_0),
        .D(sm_reset_rx__0[2]),
        .Q(sm_reset_rx[2]),
        .R(gtwiz_reset_rx_any_sync));
  LUT3 #(
    .INIT(8'h2C)) 
    \FSM_sequential_sm_reset_tx[2]_i_2 
       (.I0(sm_reset_tx[0]),
        .I1(sm_reset_tx[2]),
        .I2(sm_reset_tx[1]),
        .O(sm_reset_tx__0[2]));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \FSM_sequential_sm_reset_tx[2]_i_4 
       (.I0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [2]),
        .I1(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [3]),
        .I2(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [0]),
        .I3(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [1]),
        .I4(sm_reset_tx_timer_clr_reg_n_0),
        .I5(sm_reset_tx_timer_sat),
        .O(gtwiz_reset_tx_done_int0__0));
  (* FSM_ENCODED_STATES = "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_tx_reg[0] 
       (.C(drpclk_in),
        .CE(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2),
        .D(sm_reset_tx__0[0]),
        .Q(sm_reset_tx[0]),
        .R(gtwiz_reset_tx_any_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_tx_reg[1] 
       (.C(drpclk_in),
        .CE(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2),
        .D(sm_reset_tx__0[1]),
        .Q(sm_reset_tx[1]),
        .R(gtwiz_reset_tx_any_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_tx_reg[2] 
       (.C(drpclk_in),
        .CE(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2),
        .D(sm_reset_tx__0[2]),
        .Q(sm_reset_tx[2]),
        .R(gtwiz_reset_tx_any_sync));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_103 bit_synchronizer_gtpowergood_inst
       (.E(bit_synchronizer_gtpowergood_inst_n_0),
        .\FSM_sequential_sm_reset_all_reg[0] (\FSM_sequential_sm_reset_all[2]_i_3_n_0 ),
        .\FSM_sequential_sm_reset_all_reg[0]_0 (\FSM_sequential_sm_reset_all[2]_i_4_n_0 ),
        .Q(sm_reset_all),
        .drpclk_in(drpclk_in),
        .in0(in0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_104 bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst
       (.E(bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst_n_0),
        .\FSM_sequential_sm_reset_rx_reg[0] (bit_synchronizer_plllock_rx_inst_n_4),
        .\FSM_sequential_sm_reset_rx_reg[0]_0 (bit_synchronizer_rxcdrlock_inst_n_1),
        .\FSM_sequential_sm_reset_rx_reg[0]_1 (sm_reset_rx_pll_timer_clr_reg_n_0),
        .Q(sm_reset_rx),
        .drpclk_in(drpclk_in),
        .gtwiz_reset_rx_pll_and_datapath_dly(gtwiz_reset_rx_pll_and_datapath_dly),
        .in0(gtwiz_reset_rx_datapath_sync),
        .sm_reset_rx_pll_timer_sat(sm_reset_rx_pll_timer_sat));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_105 bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst
       (.D(sm_reset_rx__0[1:0]),
        .Q(sm_reset_rx),
        .drpclk_in(drpclk_in),
        .gtwiz_reset_rx_pll_and_datapath_dly(gtwiz_reset_rx_pll_and_datapath_dly),
        .in0(gtwiz_reset_rx_pll_and_datapath_sync),
        .p_0_in11_out__0(p_0_in11_out__0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_106 bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst
       (.\FSM_sequential_sm_reset_tx[2]_i_5 (sm_reset_tx_pll_timer_clr_reg_n_0),
        .Q(sm_reset_tx[0]),
        .drpclk_in(drpclk_in),
        .gtwiz_reset_tx_pll_and_datapath_dly(gtwiz_reset_tx_pll_and_datapath_dly),
        .i_in_out_reg_0(bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst_n_0),
        .in0(gtwiz_reset_tx_datapath_sync),
        .sm_reset_tx_pll_timer_sat(sm_reset_tx_pll_timer_sat));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_107 bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst
       (.D(sm_reset_tx__0[1:0]),
        .Q(sm_reset_tx),
        .drpclk_in(drpclk_in),
        .gtwiz_reset_tx_pll_and_datapath_dly(gtwiz_reset_tx_pll_and_datapath_dly),
        .in0(gtwiz_reset_tx_pll_and_datapath_sync));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_108 bit_synchronizer_gtwiz_reset_userclk_rx_active_inst
       (.drpclk_in(drpclk_in),
        .gtwiz_userclk_rx_active_in(gtwiz_userclk_rx_active_in),
        .rxuserrdy_out_reg(sm_reset_rx_timer_clr_reg_n_0),
        .sm_reset_rx_timer_clr0__0(sm_reset_rx_timer_clr0__0),
        .sm_reset_rx_timer_sat(sm_reset_rx_timer_sat));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_109 bit_synchronizer_gtwiz_reset_userclk_tx_active_inst
       (.E(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2),
        .\FSM_sequential_sm_reset_tx_reg[0] (bit_synchronizer_plllock_tx_inst_n_3),
        .\FSM_sequential_sm_reset_tx_reg[1] (bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_0),
        .GTYE4_CHANNEL_TXUSERRDY(GTYE4_CHANNEL_TXUSERRDY),
        .Q(sm_reset_tx),
        .drpclk_in(drpclk_in),
        .gtwiz_reset_tx_any_sync(gtwiz_reset_tx_any_sync),
        .gtwiz_reset_tx_done_int0__0(gtwiz_reset_tx_done_int0__0),
        .sm_reset_tx_timer_clr0__0(sm_reset_tx_timer_clr0__0),
        .sm_reset_tx_timer_sat(sm_reset_tx_timer_sat),
        .txuserrdy_out_reg(sm_reset_tx_timer_clr_reg_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_110 bit_synchronizer_plllock_rx_inst
       (.\FSM_sequential_sm_reset_rx_reg[0] (bit_synchronizer_plllock_rx_inst_n_1),
        .\FSM_sequential_sm_reset_rx_reg[2] (bit_synchronizer_plllock_rx_inst_n_2),
        .\FSM_sequential_sm_reset_rx_reg[2]_0 (bit_synchronizer_plllock_rx_inst_n_3),
        .GTYE4_CHANNEL_GTRXRESET(GTYE4_CHANNEL_GTRXRESET),
        .Q(sm_reset_rx),
        .drpclk_in(drpclk_in),
        .gtwiz_reset_qpll0lock_in(gtwiz_reset_qpll0lock_in),
        .gtwiz_reset_rx_any_sync(gtwiz_reset_rx_any_sync),
        .gtwiz_reset_rx_done_int_reg(gtwiz_reset_rx_done_int_reg_n_0),
        .i_in_out_reg_0(bit_synchronizer_plllock_rx_inst_n_0),
        .i_in_out_reg_1(bit_synchronizer_plllock_rx_inst_n_4),
        .p_0_in11_out__0(p_0_in11_out__0),
        .sm_reset_rx_cdr_to_clr(sm_reset_rx_cdr_to_clr),
        .sm_reset_rx_cdr_to_clr_reg(bit_synchronizer_rxcdrlock_inst_n_2),
        .sm_reset_rx_timer_clr010_out__0(sm_reset_rx_timer_clr010_out__0),
        .sm_reset_rx_timer_clr0__0(sm_reset_rx_timer_clr0__0),
        .sm_reset_rx_timer_clr_reg(sm_reset_rx_timer_clr_reg_n_0),
        .sm_reset_rx_timer_sat(sm_reset_rx_timer_sat));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_111 bit_synchronizer_plllock_tx_inst
       (.\FSM_sequential_sm_reset_tx_reg[0] (bit_synchronizer_plllock_tx_inst_n_2),
        .\FSM_sequential_sm_reset_tx_reg[0]_0 (bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst_n_0),
        .\FSM_sequential_sm_reset_tx_reg[2] (bit_synchronizer_plllock_tx_inst_n_1),
        .Q(sm_reset_tx),
        .drpclk_in(drpclk_in),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ),
        .gtwiz_reset_qpll0lock_in(gtwiz_reset_qpll0lock_in),
        .gtwiz_reset_tx_any_sync(gtwiz_reset_tx_any_sync),
        .gtwiz_reset_tx_done_int0__0(gtwiz_reset_tx_done_int0__0),
        .gtwiz_reset_tx_done_int_reg(gtwiz_reset_tx_done_int_reg_n_0),
        .i_in_out_reg_0(bit_synchronizer_plllock_tx_inst_n_0),
        .i_in_out_reg_1(bit_synchronizer_plllock_tx_inst_n_3),
        .sm_reset_tx_timer_clr0__0(sm_reset_tx_timer_clr0__0),
        .sm_reset_tx_timer_clr_reg(sm_reset_tx_timer_clr_reg_n_0),
        .sm_reset_tx_timer_sat(sm_reset_tx_timer_sat));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_112 bit_synchronizer_rxcdrlock_inst
       (.\FSM_sequential_sm_reset_rx_reg[2] (bit_synchronizer_rxcdrlock_inst_n_0),
        .\FSM_sequential_sm_reset_rx_reg[2]_0 (bit_synchronizer_rxcdrlock_inst_n_2),
        .GTYE4_CHANNEL_RXPROGDIVRESET(GTYE4_CHANNEL_RXPROGDIVRESET),
        .Q(sm_reset_rx),
        .drpclk_in(drpclk_in),
        .gtwiz_reset_rx_any_sync(gtwiz_reset_rx_any_sync),
        .i_in_meta_reg_0(i_in_meta_reg),
        .i_in_out_reg_0(bit_synchronizer_rxcdrlock_inst_n_1),
        .p_0_in11_out__0(p_0_in11_out__0),
        .sm_reset_rx_cdr_to_sat(sm_reset_rx_cdr_to_sat),
        .sm_reset_rx_timer_clr0__0(sm_reset_rx_timer_clr0__0));
  FDRE #(
    .INIT(1'b1)) 
    gtrxreset_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_rx_inst_n_3),
        .Q(GTYE4_CHANNEL_GTRXRESET),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    gttxreset_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_tx_inst_n_2),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \gtwiz_reset_qpll0reset_out[0]_INST_0 
       (.I0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ),
        .I1(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ),
        .O(gtwiz_reset_qpll0reset_out));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hF740)) 
    gtwiz_reset_rx_datapath_int_i_1
       (.I0(sm_reset_all[2]),
        .I1(sm_reset_all[0]),
        .I2(sm_reset_all[1]),
        .I3(gtwiz_reset_rx_datapath_int_reg_n_0),
        .O(gtwiz_reset_rx_datapath_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_rx_datapath_int_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(gtwiz_reset_rx_datapath_int_i_1_n_0),
        .Q(gtwiz_reset_rx_datapath_int_reg_n_0),
        .R(gtwiz_reset_all_sync));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_rx_done_int_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_rx_inst_n_0),
        .Q(gtwiz_reset_rx_done_int_reg_n_0),
        .R(gtwiz_reset_rx_any_sync));
  LUT4 #(
    .INIT(16'hF704)) 
    gtwiz_reset_rx_pll_and_datapath_int_i_1
       (.I0(sm_reset_all[0]),
        .I1(sm_reset_all[2]),
        .I2(sm_reset_all[1]),
        .I3(gtwiz_reset_rx_pll_and_datapath_int_reg_n_0),
        .O(gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_rx_pll_and_datapath_int_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0),
        .Q(gtwiz_reset_rx_pll_and_datapath_int_reg_n_0),
        .R(gtwiz_reset_all_sync));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_tx_done_int_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_tx_inst_n_0),
        .Q(gtwiz_reset_tx_done_int_reg_n_0),
        .R(gtwiz_reset_tx_any_sync));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hFB02)) 
    gtwiz_reset_tx_pll_and_datapath_int_i_1
       (.I0(sm_reset_all[0]),
        .I1(sm_reset_all[1]),
        .I2(sm_reset_all[2]),
        .I3(gtwiz_reset_tx_pll_and_datapath_int_reg_n_0),
        .O(gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_tx_pll_and_datapath_int_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0),
        .Q(gtwiz_reset_tx_pll_and_datapath_int_reg_n_0),
        .R(gtwiz_reset_all_sync));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_i_1 
       (.I0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ),
        .I1(gtpowergood_out[0]),
        .I2(GTYE4_CHANNEL_GTPOWERGOOD[0]),
        .O(GTYE4_CHANNEL_GTTXRESET[0]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_i_1 
       (.I0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ),
        .I1(gtpowergood_out[1]),
        .I2(GTYE4_CHANNEL_GTPOWERGOOD[1]),
        .O(GTYE4_CHANNEL_GTTXRESET[1]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_i_1 
       (.I0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ),
        .I1(gtpowergood_out[2]),
        .I2(GTYE4_CHANNEL_GTPOWERGOOD[2]),
        .O(GTYE4_CHANNEL_GTTXRESET[2]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_i_1 
       (.I0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ),
        .I1(gtpowergood_out[3]),
        .I2(GTYE4_CHANNEL_GTPOWERGOOD[3]),
        .O(GTYE4_CHANNEL_GTTXRESET[3]));
  FDRE #(
    .INIT(1'b0)) 
    pllreset_rx_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(reset_synchronizer_gtwiz_reset_rx_any_inst_n_1),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    pllreset_tx_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(reset_synchronizer_gtwiz_reset_tx_any_inst_n_2),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer reset_synchronizer_gtwiz_reset_all_inst
       (.drpclk_in(drpclk_in),
        .gtwiz_reset_all_sync(gtwiz_reset_all_sync));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_113 reset_synchronizer_gtwiz_reset_rx_any_inst
       (.\FSM_sequential_sm_reset_rx_reg[1] (reset_synchronizer_gtwiz_reset_rx_any_inst_n_1),
        .GTYE4_CHANNEL_RXUSERRDY(GTYE4_CHANNEL_RXUSERRDY),
        .Q(sm_reset_rx),
        .drpclk_in(drpclk_in),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ),
        .gtwiz_reset_rx_any_sync(gtwiz_reset_rx_any_sync),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .gtwiz_reset_rx_pll_and_datapath_in(gtwiz_reset_rx_pll_and_datapath_in),
        .rst_in_out_reg_0(reset_synchronizer_gtwiz_reset_rx_any_inst_n_2),
        .rst_in_out_reg_1(gtwiz_reset_rx_datapath_int_reg_n_0),
        .rst_in_out_reg_2(gtwiz_reset_rx_pll_and_datapath_int_reg_n_0),
        .sm_reset_rx_timer_clr0__0(sm_reset_rx_timer_clr0__0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_114 reset_synchronizer_gtwiz_reset_rx_datapath_inst
       (.drpclk_in(drpclk_in),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .in0(gtwiz_reset_rx_datapath_sync),
        .rst_in_out_reg_0(gtwiz_reset_rx_datapath_int_reg_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_115 reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst
       (.drpclk_in(drpclk_in),
        .gtwiz_reset_rx_pll_and_datapath_in(gtwiz_reset_rx_pll_and_datapath_in),
        .in0(gtwiz_reset_rx_pll_and_datapath_sync),
        .rst_in_out_reg_0(gtwiz_reset_rx_pll_and_datapath_int_reg_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_116 reset_synchronizer_gtwiz_reset_tx_any_inst
       (.\FSM_sequential_sm_reset_tx_reg[1] (reset_synchronizer_gtwiz_reset_tx_any_inst_n_2),
        .Q(sm_reset_tx),
        .drpclk_in(drpclk_in),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ),
        .gtwiz_reset_rx_pll_and_datapath_in(gtwiz_reset_rx_pll_and_datapath_in),
        .gtwiz_reset_tx_any_sync(gtwiz_reset_tx_any_sync),
        .p_1_in(p_1_in),
        .rst_in_out_reg_0(gtwiz_reset_tx_pll_and_datapath_int_reg_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_117 reset_synchronizer_gtwiz_reset_tx_datapath_inst
       (.drpclk_in(drpclk_in),
        .in0(gtwiz_reset_tx_datapath_sync));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_118 reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst
       (.drpclk_in(drpclk_in),
        .in0(gtwiz_reset_tx_pll_and_datapath_sync),
        .p_1_in(p_1_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer reset_synchronizer_rx_done_inst
       (.gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_out),
        .rst_in_sync2_reg_0(gtwiz_reset_rx_done_int_reg_n_0),
        .rxusrclk2_in(rxusrclk2_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer_119 reset_synchronizer_tx_done_inst
       (.gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_out),
        .rst_in_sync3_reg_0(gtwiz_reset_tx_done_int_reg_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_120 reset_synchronizer_txprogdivreset_inst
       (.GTYE4_CHANNEL_TXPROGDIVRESET(GTYE4_CHANNEL_TXPROGDIVRESET),
        .drpclk_in(drpclk_in),
        .gtwiz_reset_qpll0lock_in(gtwiz_reset_qpll0lock_in));
  FDRE #(
    .INIT(1'b1)) 
    rxprogdivreset_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_rxcdrlock_inst_n_0),
        .Q(GTYE4_CHANNEL_RXPROGDIVRESET),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    rxuserrdy_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(reset_synchronizer_gtwiz_reset_rx_any_inst_n_2),
        .Q(GTYE4_CHANNEL_RXUSERRDY),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEFFA200A)) 
    sm_reset_all_timer_clr_i_1
       (.I0(sm_reset_all_timer_clr_i_2_n_0),
        .I1(sm_reset_all[1]),
        .I2(sm_reset_all[2]),
        .I3(sm_reset_all[0]),
        .I4(sm_reset_all_timer_clr_reg_n_0),
        .O(sm_reset_all_timer_clr_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000B0003333BB33)) 
    sm_reset_all_timer_clr_i_2
       (.I0(gtwiz_reset_rx_done_int_reg_n_0),
        .I1(sm_reset_all[2]),
        .I2(gtwiz_reset_tx_done_int_reg_n_0),
        .I3(sm_reset_all_timer_sat),
        .I4(sm_reset_all_timer_clr_reg_n_0),
        .I5(sm_reset_all[1]),
        .O(sm_reset_all_timer_clr_i_2_n_0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_all_timer_clr_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(sm_reset_all_timer_clr_i_1_n_0),
        .Q(sm_reset_all_timer_clr_reg_n_0),
        .S(gtwiz_reset_all_sync));
  LUT3 #(
    .INIT(8'h7F)) 
    \sm_reset_all_timer_ctr0_inferred__0/i_ 
       (.I0(sm_reset_all_timer_ctr[2]),
        .I1(sm_reset_all_timer_ctr[0]),
        .I2(sm_reset_all_timer_ctr[1]),
        .O(\sm_reset_all_timer_ctr0_inferred__0/i__n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_all_timer_ctr[0]_i_1 
       (.I0(sm_reset_all_timer_ctr[0]),
        .O(\sm_reset_all_timer_ctr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_all_timer_ctr[1]_i_1 
       (.I0(sm_reset_all_timer_ctr[0]),
        .I1(sm_reset_all_timer_ctr[1]),
        .O(\sm_reset_all_timer_ctr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_all_timer_ctr[2]_i_1 
       (.I0(sm_reset_all_timer_ctr[0]),
        .I1(sm_reset_all_timer_ctr[1]),
        .I2(sm_reset_all_timer_ctr[2]),
        .O(\sm_reset_all_timer_ctr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_all_timer_ctr_reg[0] 
       (.C(drpclk_in),
        .CE(\sm_reset_all_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_all_timer_ctr[0]_i_1_n_0 ),
        .Q(sm_reset_all_timer_ctr[0]),
        .R(sm_reset_all_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_all_timer_ctr_reg[1] 
       (.C(drpclk_in),
        .CE(\sm_reset_all_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_all_timer_ctr[1]_i_1_n_0 ),
        .Q(sm_reset_all_timer_ctr[1]),
        .R(sm_reset_all_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_all_timer_ctr_reg[2] 
       (.C(drpclk_in),
        .CE(\sm_reset_all_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_all_timer_ctr[2]_i_1_n_0 ),
        .Q(sm_reset_all_timer_ctr[2]),
        .R(sm_reset_all_timer_clr_reg_n_0));
  LUT5 #(
    .INIT(32'h0000FF80)) 
    sm_reset_all_timer_sat_i_1
       (.I0(sm_reset_all_timer_ctr[2]),
        .I1(sm_reset_all_timer_ctr[0]),
        .I2(sm_reset_all_timer_ctr[1]),
        .I3(sm_reset_all_timer_sat),
        .I4(sm_reset_all_timer_clr_reg_n_0),
        .O(sm_reset_all_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_all_timer_sat_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(sm_reset_all_timer_sat_i_1_n_0),
        .Q(sm_reset_all_timer_sat),
        .R(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_rx_cdr_to_clr_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_rx_inst_n_2),
        .Q(sm_reset_rx_cdr_to_clr),
        .S(gtwiz_reset_rx_any_sync));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_1 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[24]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[21]),
        .I2(\sm_reset_rx_cdr_to_ctr[0]_i_3_n_0 ),
        .I3(\sm_reset_rx_cdr_to_ctr[0]_i_4_n_0 ),
        .I4(sm_reset_rx_cdr_to_sat_i_3_n_0),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_3 
       (.I0(sm_reset_rx_cdr_to_sat_i_4_n_0),
        .I1(sm_reset_rx_cdr_to_ctr_reg[2]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[1]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[0]),
        .I4(sm_reset_rx_cdr_to_sat_i_6_n_0),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_4 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[18]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[16]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[12]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[11]),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_5 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[0]),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[0] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[0]),
        .R(sm_reset_rx_cdr_to_clr));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \sm_reset_rx_cdr_to_ctr_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_1 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_2 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_3 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_4 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_5 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_6 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15 }),
        .S({sm_reset_rx_cdr_to_ctr_reg[7:1],\sm_reset_rx_cdr_to_ctr[0]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[10] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[10]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[11] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[11]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[12] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[12]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[13] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[13]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[14] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[14]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[15] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[15]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[16] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[16]),
        .R(sm_reset_rx_cdr_to_clr));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \sm_reset_rx_cdr_to_ctr_reg[16]_i_1 
       (.CI(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_1 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_2 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_3 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_4 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_5 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_6 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15 }),
        .S(sm_reset_rx_cdr_to_ctr_reg[23:16]));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[17] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[17]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[18] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[18]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[19] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[19]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[1] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[1]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[20] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[20]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[21] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[21]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[22] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[22]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[23] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[23]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[24] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[24]),
        .R(sm_reset_rx_cdr_to_clr));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \sm_reset_rx_cdr_to_ctr_reg[24]_i_1 
       (.CI(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_CO_UNCONNECTED [7:1],\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_O_UNCONNECTED [7:2],\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14 ,\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sm_reset_rx_cdr_to_ctr_reg[25:24]}));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[25] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[25]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[2] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[2]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[3] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[3]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[4] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[4]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[5] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[5]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[6] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[6]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[7] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[7]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[8] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[8]),
        .R(sm_reset_rx_cdr_to_clr));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \sm_reset_rx_cdr_to_ctr_reg[8]_i_1 
       (.CI(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_1 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_2 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_3 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_4 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_5 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_6 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15 }),
        .S(sm_reset_rx_cdr_to_ctr_reg[15:8]));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[9] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[9]),
        .R(sm_reset_rx_cdr_to_clr));
  LUT4 #(
    .INIT(16'h00F1)) 
    sm_reset_rx_cdr_to_sat_i_1
       (.I0(sm_reset_rx_cdr_to_sat_i_2_n_0),
        .I1(sm_reset_rx_cdr_to_sat_i_3_n_0),
        .I2(sm_reset_rx_cdr_to_sat),
        .I3(sm_reset_rx_cdr_to_clr),
        .O(sm_reset_rx_cdr_to_sat_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBFFF)) 
    sm_reset_rx_cdr_to_sat_i_2
       (.I0(\sm_reset_rx_cdr_to_ctr[0]_i_4_n_0 ),
        .I1(sm_reset_rx_cdr_to_sat_i_4_n_0),
        .I2(sm_reset_rx_cdr_to_sat_i_5_n_0),
        .I3(sm_reset_rx_cdr_to_sat_i_6_n_0),
        .I4(sm_reset_rx_cdr_to_ctr_reg[21]),
        .I5(sm_reset_rx_cdr_to_ctr_reg[24]),
        .O(sm_reset_rx_cdr_to_sat_i_2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sm_reset_rx_cdr_to_sat_i_3
       (.I0(sm_reset_rx_cdr_to_sat_i_7_n_0),
        .I1(sm_reset_rx_cdr_to_ctr_reg[19]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[23]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[25]),
        .O(sm_reset_rx_cdr_to_sat_i_3_n_0));
  LUT4 #(
    .INIT(16'h0004)) 
    sm_reset_rx_cdr_to_sat_i_4
       (.I0(sm_reset_rx_cdr_to_ctr_reg[6]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[5]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[4]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[3]),
        .O(sm_reset_rx_cdr_to_sat_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h01)) 
    sm_reset_rx_cdr_to_sat_i_5
       (.I0(sm_reset_rx_cdr_to_ctr_reg[2]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[1]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[0]),
        .O(sm_reset_rx_cdr_to_sat_i_5_n_0));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    sm_reset_rx_cdr_to_sat_i_6
       (.I0(sm_reset_rx_cdr_to_ctr_reg[7]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[8]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[9]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[10]),
        .I4(sm_reset_rx_cdr_to_ctr_reg[17]),
        .I5(sm_reset_rx_cdr_to_ctr_reg[14]),
        .O(sm_reset_rx_cdr_to_sat_i_6_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sm_reset_rx_cdr_to_sat_i_7
       (.I0(sm_reset_rx_cdr_to_ctr_reg[15]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[13]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[20]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[22]),
        .O(sm_reset_rx_cdr_to_sat_i_7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_rx_cdr_to_sat_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(sm_reset_rx_cdr_to_sat_i_1_n_0),
        .Q(sm_reset_rx_cdr_to_sat),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFF3000B)) 
    sm_reset_rx_pll_timer_clr_i_1
       (.I0(sm_reset_rx_pll_timer_sat),
        .I1(sm_reset_rx[0]),
        .I2(sm_reset_rx[1]),
        .I3(sm_reset_rx[2]),
        .I4(sm_reset_rx_pll_timer_clr_reg_n_0),
        .O(sm_reset_rx_pll_timer_clr_i_1_n_0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_rx_pll_timer_clr_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(sm_reset_rx_pll_timer_clr_i_1_n_0),
        .Q(sm_reset_rx_pll_timer_clr_reg_n_0),
        .S(gtwiz_reset_rx_any_sync));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_rx_pll_timer_ctr[0]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_rx_pll_timer_ctr[1]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_rx_pll_timer_ctr[2]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[2]),
        .O(\sm_reset_rx_pll_timer_ctr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \sm_reset_rx_pll_timer_ctr[3]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[3]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \sm_reset_rx_pll_timer_ctr[4]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[3]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[4]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \sm_reset_rx_pll_timer_ctr[5]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[3]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[4]),
        .I5(sm_reset_rx_pll_timer_ctr_reg[5]),
        .O(p_0_in__1[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \sm_reset_rx_pll_timer_ctr[6]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[4]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I2(\sm_reset_rx_pll_timer_ctr[6]_i_2_n_0 ),
        .I3(sm_reset_rx_pll_timer_ctr_reg[3]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[5]),
        .I5(sm_reset_rx_pll_timer_ctr_reg[6]),
        .O(p_0_in__1[6]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \sm_reset_rx_pll_timer_ctr[6]_i_2 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[1]),
        .O(\sm_reset_rx_pll_timer_ctr[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_rx_pll_timer_ctr[7]_i_1 
       (.I0(\sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ),
        .I1(sm_reset_rx_pll_timer_ctr_reg[6]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[7]),
        .O(p_0_in__1[7]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \sm_reset_rx_pll_timer_ctr[8]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[6]),
        .I1(\sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ),
        .I2(sm_reset_rx_pll_timer_ctr_reg[7]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[8]),
        .O(p_0_in__1[8]));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \sm_reset_rx_pll_timer_ctr[9]_i_1 
       (.I0(\sm_reset_rx_pll_timer_ctr[9]_i_3_n_0 ),
        .I1(sm_reset_rx_pll_timer_ctr_reg[8]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[6]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[9]),
        .O(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \sm_reset_rx_pll_timer_ctr[9]_i_2 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[7]),
        .I1(\sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ),
        .I2(sm_reset_rx_pll_timer_ctr_reg[6]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[8]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[9]),
        .O(p_0_in__1[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    \sm_reset_rx_pll_timer_ctr[9]_i_3 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[3]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[4]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[5]),
        .I5(sm_reset_rx_pll_timer_ctr_reg[7]),
        .O(\sm_reset_rx_pll_timer_ctr[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sm_reset_rx_pll_timer_ctr[9]_i_4 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[5]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[3]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I5(sm_reset_rx_pll_timer_ctr_reg[4]),
        .O(\sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[0] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[0]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[0]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[1] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[1]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[1]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[2] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(\sm_reset_rx_pll_timer_ctr[2]_i_1_n_0 ),
        .Q(sm_reset_rx_pll_timer_ctr_reg[2]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[3] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[3]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[3]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[4] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[4]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[4]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[5] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[5]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[5]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[6] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[6]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[6]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[7] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[7]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[7]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[8] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[8]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[8]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[9] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[9]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[9]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  LUT3 #(
    .INIT(8'h0D)) 
    sm_reset_rx_pll_timer_sat_i_1
       (.I0(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .I1(sm_reset_rx_pll_timer_sat),
        .I2(sm_reset_rx_pll_timer_clr_reg_n_0),
        .O(sm_reset_rx_pll_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_rx_pll_timer_sat_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(sm_reset_rx_pll_timer_sat_i_1_n_0),
        .Q(sm_reset_rx_pll_timer_sat),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h2)) 
    sm_reset_rx_timer_clr_i_4
       (.I0(sm_reset_rx_timer_sat),
        .I1(sm_reset_rx_timer_clr_reg_n_0),
        .O(sm_reset_rx_timer_clr010_out__0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_rx_timer_clr_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_rx_inst_n_1),
        .Q(sm_reset_rx_timer_clr_reg_n_0),
        .S(gtwiz_reset_rx_any_sync));
  LUT3 #(
    .INIT(8'h7F)) 
    \sm_reset_rx_timer_ctr0_inferred__0/i_ 
       (.I0(sm_reset_rx_timer_ctr[2]),
        .I1(sm_reset_rx_timer_ctr[0]),
        .I2(sm_reset_rx_timer_ctr[1]),
        .O(\sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_rx_timer_ctr[0]_i_1 
       (.I0(sm_reset_rx_timer_ctr[0]),
        .O(\sm_reset_rx_timer_ctr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_rx_timer_ctr[1]_i_1 
       (.I0(sm_reset_rx_timer_ctr[0]),
        .I1(sm_reset_rx_timer_ctr[1]),
        .O(\sm_reset_rx_timer_ctr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_rx_timer_ctr[2]_i_1 
       (.I0(sm_reset_rx_timer_ctr[0]),
        .I1(sm_reset_rx_timer_ctr[1]),
        .I2(sm_reset_rx_timer_ctr[2]),
        .O(\sm_reset_rx_timer_ctr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_timer_ctr_reg[0] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_rx_timer_ctr[0]_i_1_n_0 ),
        .Q(sm_reset_rx_timer_ctr[0]),
        .R(sm_reset_rx_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_timer_ctr_reg[1] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_rx_timer_ctr[1]_i_1_n_0 ),
        .Q(sm_reset_rx_timer_ctr[1]),
        .R(sm_reset_rx_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_timer_ctr_reg[2] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_rx_timer_ctr[2]_i_1_n_0 ),
        .Q(sm_reset_rx_timer_ctr[2]),
        .R(sm_reset_rx_timer_clr_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h0000FF80)) 
    sm_reset_rx_timer_sat_i_1
       (.I0(sm_reset_rx_timer_ctr[2]),
        .I1(sm_reset_rx_timer_ctr[0]),
        .I2(sm_reset_rx_timer_ctr[1]),
        .I3(sm_reset_rx_timer_sat),
        .I4(sm_reset_rx_timer_clr_reg_n_0),
        .O(sm_reset_rx_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_rx_timer_sat_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(sm_reset_rx_timer_sat_i_1_n_0),
        .Q(sm_reset_rx_timer_sat),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFF3000B)) 
    sm_reset_tx_pll_timer_clr_i_1
       (.I0(sm_reset_tx_pll_timer_sat),
        .I1(sm_reset_tx[0]),
        .I2(sm_reset_tx[1]),
        .I3(sm_reset_tx[2]),
        .I4(sm_reset_tx_pll_timer_clr_reg_n_0),
        .O(sm_reset_tx_pll_timer_clr_i_1_n_0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_tx_pll_timer_clr_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(sm_reset_tx_pll_timer_clr_i_1_n_0),
        .Q(sm_reset_tx_pll_timer_clr_reg_n_0),
        .S(gtwiz_reset_tx_any_sync));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_tx_pll_timer_ctr[0]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_tx_pll_timer_ctr[1]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_tx_pll_timer_ctr[2]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[2]),
        .O(\sm_reset_tx_pll_timer_ctr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \sm_reset_tx_pll_timer_ctr[3]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[2]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \sm_reset_tx_pll_timer_ctr[4]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[2]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[3]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \sm_reset_tx_pll_timer_ctr[5]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[3]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[2]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[4]),
        .I5(sm_reset_tx_pll_timer_ctr_reg[5]),
        .O(p_0_in__0[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \sm_reset_tx_pll_timer_ctr[6]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[4]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[2]),
        .I2(\sm_reset_tx_pll_timer_ctr[6]_i_2_n_0 ),
        .I3(sm_reset_tx_pll_timer_ctr_reg[3]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[5]),
        .I5(sm_reset_tx_pll_timer_ctr_reg[6]),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \sm_reset_tx_pll_timer_ctr[6]_i_2 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[1]),
        .O(\sm_reset_tx_pll_timer_ctr[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_tx_pll_timer_ctr[7]_i_1 
       (.I0(\sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ),
        .I1(sm_reset_tx_pll_timer_ctr_reg[6]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[7]),
        .O(p_0_in__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \sm_reset_tx_pll_timer_ctr[8]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[6]),
        .I1(\sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ),
        .I2(sm_reset_tx_pll_timer_ctr_reg[7]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[8]),
        .O(p_0_in__0[8]));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \sm_reset_tx_pll_timer_ctr[9]_i_1 
       (.I0(\sm_reset_tx_pll_timer_ctr[9]_i_3_n_0 ),
        .I1(sm_reset_tx_pll_timer_ctr_reg[8]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[2]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[6]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[9]),
        .O(sel));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \sm_reset_tx_pll_timer_ctr[9]_i_2 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[7]),
        .I1(\sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ),
        .I2(sm_reset_tx_pll_timer_ctr_reg[6]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[8]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[9]),
        .O(p_0_in__0[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    \sm_reset_tx_pll_timer_ctr[9]_i_3 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[3]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[4]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[5]),
        .I5(sm_reset_tx_pll_timer_ctr_reg[7]),
        .O(\sm_reset_tx_pll_timer_ctr[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sm_reset_tx_pll_timer_ctr[9]_i_4 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[5]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[3]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[2]),
        .I5(sm_reset_tx_pll_timer_ctr_reg[4]),
        .O(\sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[0] 
       (.C(drpclk_in),
        .CE(sel),
        .D(p_0_in__0[0]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[0]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[1] 
       (.C(drpclk_in),
        .CE(sel),
        .D(p_0_in__0[1]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[1]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[2] 
       (.C(drpclk_in),
        .CE(sel),
        .D(\sm_reset_tx_pll_timer_ctr[2]_i_1_n_0 ),
        .Q(sm_reset_tx_pll_timer_ctr_reg[2]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[3] 
       (.C(drpclk_in),
        .CE(sel),
        .D(p_0_in__0[3]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[3]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[4] 
       (.C(drpclk_in),
        .CE(sel),
        .D(p_0_in__0[4]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[4]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[5] 
       (.C(drpclk_in),
        .CE(sel),
        .D(p_0_in__0[5]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[5]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[6] 
       (.C(drpclk_in),
        .CE(sel),
        .D(p_0_in__0[6]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[6]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[7] 
       (.C(drpclk_in),
        .CE(sel),
        .D(p_0_in__0[7]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[7]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[8] 
       (.C(drpclk_in),
        .CE(sel),
        .D(p_0_in__0[8]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[8]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[9] 
       (.C(drpclk_in),
        .CE(sel),
        .D(p_0_in__0[9]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[9]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  LUT3 #(
    .INIT(8'h0D)) 
    sm_reset_tx_pll_timer_sat_i_1
       (.I0(sel),
        .I1(sm_reset_tx_pll_timer_sat),
        .I2(sm_reset_tx_pll_timer_clr_reg_n_0),
        .O(sm_reset_tx_pll_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_tx_pll_timer_sat_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(sm_reset_tx_pll_timer_sat_i_1_n_0),
        .Q(sm_reset_tx_pll_timer_sat),
        .R(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_tx_timer_clr_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_tx_inst_n_1),
        .Q(sm_reset_tx_timer_clr_reg_n_0),
        .S(gtwiz_reset_tx_any_sync));
  LUT3 #(
    .INIT(8'h7F)) 
    \sm_reset_tx_timer_ctr0_inferred__0/i_ 
       (.I0(sm_reset_tx_timer_ctr[2]),
        .I1(sm_reset_tx_timer_ctr[0]),
        .I2(sm_reset_tx_timer_ctr[1]),
        .O(p_0_in));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_tx_timer_ctr[0]_i_1 
       (.I0(sm_reset_tx_timer_ctr[0]),
        .O(\sm_reset_tx_timer_ctr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_tx_timer_ctr[1]_i_1 
       (.I0(sm_reset_tx_timer_ctr[0]),
        .I1(sm_reset_tx_timer_ctr[1]),
        .O(\sm_reset_tx_timer_ctr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_tx_timer_ctr[2]_i_1 
       (.I0(sm_reset_tx_timer_ctr[0]),
        .I1(sm_reset_tx_timer_ctr[1]),
        .I2(sm_reset_tx_timer_ctr[2]),
        .O(\sm_reset_tx_timer_ctr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_timer_ctr_reg[0] 
       (.C(drpclk_in),
        .CE(p_0_in),
        .D(\sm_reset_tx_timer_ctr[0]_i_1_n_0 ),
        .Q(sm_reset_tx_timer_ctr[0]),
        .R(sm_reset_tx_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_timer_ctr_reg[1] 
       (.C(drpclk_in),
        .CE(p_0_in),
        .D(\sm_reset_tx_timer_ctr[1]_i_1_n_0 ),
        .Q(sm_reset_tx_timer_ctr[1]),
        .R(sm_reset_tx_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_timer_ctr_reg[2] 
       (.C(drpclk_in),
        .CE(p_0_in),
        .D(\sm_reset_tx_timer_ctr[2]_i_1_n_0 ),
        .Q(sm_reset_tx_timer_ctr[2]),
        .R(sm_reset_tx_timer_clr_reg_n_0));
  LUT5 #(
    .INIT(32'h0000FF80)) 
    sm_reset_tx_timer_sat_i_1
       (.I0(sm_reset_tx_timer_ctr[2]),
        .I1(sm_reset_tx_timer_ctr[0]),
        .I2(sm_reset_tx_timer_ctr[1]),
        .I3(sm_reset_tx_timer_sat),
        .I4(sm_reset_tx_timer_clr_reg_n_0),
        .O(sm_reset_tx_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_tx_timer_sat_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(sm_reset_tx_timer_sat_i_1_n_0),
        .Q(sm_reset_tx_timer_sat),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    txuserrdy_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_0),
        .Q(GTYE4_CHANNEL_TXUSERRDY),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_channel
   (init_clk,
    GTYE4_CHANNEL_GTPOWERGOOD,
    init_clk_0,
    init_clk_1,
    init_clk_2,
    drprdy_out,
    GTYE4_CHANNEL_RXCDRLOCK,
    rxpmaresetdone_out,
    GTYE4_CHANNEL_RXRESETDONE,
    GTYE4_CHANNEL_TXOUTCLKPCS,
    txpmaresetdone_out,
    GTYE4_CHANNEL_TXRESETDONE,
    gtwiz_userdata_rx_out,
    drpdo_out,
    rxdatavalid_out,
    rxheadervalid_out,
    rxbufstatus_out,
    rxheader_out,
    rxoutclk_out,
    txoutclk_out,
    drpclk_in,
    drpen_in,
    drpwe_in,
    gtrefclk0_in,
    GTYE4_CHANNEL_GTRXRESET,
    GTYE4_CHANNEL_GTTXRESET,
    gtyrxn_in,
    gtyrxp_in,
    qpll0clk_in,
    qpll0refclk_in,
    rxcdrovrden_in,
    rxgearboxslip_in,
    rxpolarity_in,
    GTYE4_CHANNEL_RXPROGDIVRESET,
    GTYE4_CHANNEL_RXUSERRDY,
    rxusrclk_in,
    rxusrclk2_in,
    GTYE4_CHANNEL_TXRATE,
    GTYE4_CHANNEL_TXPROGDIVRESET,
    GTYE4_CHANNEL_TXUSERRDY,
    drpdi_in,
    drpaddr_in,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7);
  output init_clk;
  output [3:0]GTYE4_CHANNEL_GTPOWERGOOD;
  output init_clk_0;
  output init_clk_1;
  output init_clk_2;
  output [3:0]drprdy_out;
  output [3:0]GTYE4_CHANNEL_RXCDRLOCK;
  output [3:0]rxpmaresetdone_out;
  output [3:0]GTYE4_CHANNEL_RXRESETDONE;
  output [3:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  output [3:0]txpmaresetdone_out;
  output [3:0]GTYE4_CHANNEL_TXRESETDONE;
  output [255:0]gtwiz_userdata_rx_out;
  output [63:0]drpdo_out;
  output [3:0]rxdatavalid_out;
  output [3:0]rxheadervalid_out;
  output [3:0]rxbufstatus_out;
  output [7:0]rxheader_out;
  output [0:0]rxoutclk_out;
  output [0:0]txoutclk_out;
  input [0:0]drpclk_in;
  input [3:0]drpen_in;
  input [3:0]drpwe_in;
  input [0:0]gtrefclk0_in;
  input [0:0]GTYE4_CHANNEL_GTRXRESET;
  input [3:0]GTYE4_CHANNEL_GTTXRESET;
  input [3:0]gtyrxn_in;
  input [3:0]gtyrxp_in;
  input [0:0]qpll0clk_in;
  input [0:0]qpll0refclk_in;
  input [0:0]rxcdrovrden_in;
  input [3:0]rxgearboxslip_in;
  input [3:0]rxpolarity_in;
  input [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  input [0:0]GTYE4_CHANNEL_RXUSERRDY;
  input [0:0]rxusrclk_in;
  input [0:0]rxusrclk2_in;
  input [3:0]GTYE4_CHANNEL_TXRATE;
  input [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  input [0:0]GTYE4_CHANNEL_TXUSERRDY;
  input [63:0]drpdi_in;
  input [39:0]drpaddr_in;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  output lopt_7;

  wire [3:0]GTYE4_CHANNEL_GTPOWERGOOD;
  wire [0:0]GTYE4_CHANNEL_GTRXRESET;
  wire [3:0]GTYE4_CHANNEL_GTTXRESET;
  wire [3:0]GTYE4_CHANNEL_RXCDRLOCK;
  wire [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  wire [3:0]GTYE4_CHANNEL_RXRESETDONE;
  wire [0:0]GTYE4_CHANNEL_RXUSERRDY;
  wire [3:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  wire [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  wire [3:0]GTYE4_CHANNEL_TXRATE;
  wire [3:0]GTYE4_CHANNEL_TXRESETDONE;
  wire [0:0]GTYE4_CHANNEL_TXUSERRDY;
  wire [39:0]drpaddr_in;
  wire [0:0]drpclk_in;
  wire [63:0]drpdi_in;
  wire [63:0]drpdo_out;
  wire [3:0]drpen_in;
  wire [3:0]drprdy_out;
  wire [3:0]drpwe_in;
  wire [0:0]gtrefclk0_in;
  wire [255:0]gtwiz_userdata_rx_out;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_0 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_1 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_10 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_100 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_101 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_102 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_103 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_104 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_105 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_106 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_107 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_108 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_109 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_11 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_110 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_111 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_112 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_113 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_114 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_115 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_116 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_117 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_118 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_119 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_12 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_120 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_121 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_122 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_123 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_124 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_125 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_126 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_127 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_128 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_129 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_13 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_130 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_131 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_132 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_133 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_134 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_135 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_136 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_137 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_138 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_14 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_15 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_16 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_17 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_18 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_19 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_2 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_20 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_203 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_204 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_205 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_206 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_207 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_208 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_209 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_21 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_210 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_211 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_212 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_213 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_214 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_215 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_216 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_217 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_218 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_22 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_235 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_236 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_237 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_238 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_239 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_24 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_240 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_241 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_242 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_243 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_244 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_245 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_246 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_247 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_248 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_249 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_25 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_250 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_251 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_252 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_253 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_254 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_255 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_256 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_257 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_258 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_259 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_26 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_260 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_261 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_262 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_263 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_264 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_265 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_266 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_267 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_268 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_269 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_27 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_270 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_271 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_272 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_273 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_274 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_275 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_276 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_277 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_278 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_279 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_28 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_280 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_281 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_282 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_283 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_284 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_285 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_286 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_287 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_288 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_289 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_29 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_290 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_291 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_292 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_293 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_294 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_295 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_296 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_297 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_298 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_299 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_3 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_30 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_300 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_301 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_302 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_303 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_304 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_305 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_307 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_309 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_31 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_310 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_311 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_312 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_313 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_314 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_315 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_316 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_317 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_318 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_32 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_320 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_321 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_322 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_323 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_324 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_325 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_326 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_327 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_328 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_329 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_33 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_330 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_331 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_332 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_333 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_336 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_337 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_338 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_339 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_34 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_340 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_341 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_342 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_343 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_344 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_345 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_346 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_347 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_348 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_349 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_35 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_350 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_351 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_352 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_353 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_354 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_355 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_356 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_357 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_358 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_359 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_36 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_360 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_361 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_362 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_363 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_364 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_365 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_366 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_367 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_368 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_369 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_37 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_370 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_371 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_372 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_373 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_374 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_375 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_376 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_38 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_39 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_4 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_40 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_41 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_43 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_44 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_45 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_46 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_48 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_49 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_5 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_50 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_51 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_52 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_54 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_55 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_56 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_57 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_58 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_59 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_60 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_61 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_62 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_63 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_65 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_67 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_68 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_7 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_70 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_71 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_73 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_74 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_75 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_76 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_77 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_78 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_79 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_80 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_81 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_82 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_83 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_84 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_85 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_86 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_87 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_88 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_89 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_9 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_90 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_91 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_92 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_93 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_94 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_95 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_96 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_97 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_98 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_99 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_0 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_1 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_10 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_100 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_101 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_102 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_103 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_104 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_105 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_106 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_107 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_108 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_109 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_11 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_110 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_111 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_112 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_113 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_114 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_115 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_116 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_117 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_118 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_119 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_12 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_120 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_121 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_122 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_123 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_124 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_125 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_126 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_127 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_128 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_129 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_13 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_130 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_131 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_132 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_133 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_134 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_135 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_136 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_137 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_138 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_14 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_15 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_16 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_17 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_18 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_19 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_2 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_20 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_203 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_204 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_205 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_206 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_207 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_208 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_209 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_21 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_210 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_211 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_212 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_213 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_214 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_215 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_216 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_217 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_218 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_22 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_235 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_236 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_237 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_238 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_239 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_24 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_240 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_241 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_242 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_243 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_244 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_245 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_246 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_247 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_248 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_249 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_25 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_250 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_251 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_252 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_253 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_254 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_255 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_256 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_257 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_258 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_259 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_26 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_260 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_261 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_262 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_263 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_264 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_265 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_266 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_267 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_268 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_269 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_27 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_270 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_271 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_272 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_273 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_274 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_275 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_276 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_277 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_278 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_279 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_28 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_280 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_281 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_282 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_283 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_284 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_285 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_286 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_287 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_288 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_289 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_29 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_290 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_291 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_292 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_293 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_294 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_295 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_296 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_297 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_298 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_299 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_3 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_30 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_300 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_301 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_302 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_303 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_304 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_305 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_307 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_309 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_31 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_310 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_311 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_312 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_313 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_314 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_315 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_316 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_317 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_318 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_32 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_320 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_321 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_322 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_323 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_324 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_325 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_326 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_327 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_328 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_329 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_33 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_330 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_331 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_332 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_333 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_336 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_337 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_338 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_339 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_34 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_340 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_341 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_342 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_343 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_344 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_345 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_346 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_347 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_348 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_349 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_35 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_350 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_351 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_352 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_353 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_354 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_355 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_356 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_357 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_358 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_359 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_36 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_360 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_361 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_362 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_363 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_364 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_365 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_366 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_367 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_368 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_369 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_37 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_370 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_371 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_372 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_373 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_374 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_375 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_376 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_38 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_39 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_4 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_40 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_41 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_42 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_43 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_44 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_45 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_46 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_48 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_49 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_5 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_50 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_51 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_52 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_54 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_55 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_56 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_57 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_58 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_59 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_60 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_61 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_62 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_63 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_64 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_65 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_67 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_68 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_7 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_70 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_71 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_73 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_74 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_75 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_76 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_77 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_78 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_79 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_80 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_81 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_82 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_83 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_84 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_85 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_86 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_87 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_88 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_89 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_9 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_90 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_91 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_92 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_93 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_94 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_95 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_96 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_97 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_98 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_99 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_0 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_1 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_10 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_100 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_101 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_102 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_103 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_104 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_105 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_106 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_107 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_108 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_109 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_11 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_110 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_111 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_112 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_113 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_114 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_115 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_116 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_117 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_118 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_119 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_12 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_120 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_121 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_122 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_123 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_124 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_125 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_126 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_127 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_128 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_129 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_13 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_130 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_131 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_132 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_133 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_134 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_135 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_136 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_137 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_138 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_14 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_15 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_16 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_17 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_18 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_19 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_2 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_20 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_203 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_204 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_205 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_206 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_207 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_208 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_209 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_21 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_210 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_211 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_212 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_213 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_214 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_215 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_216 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_217 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_218 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_22 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_235 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_236 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_237 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_238 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_239 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_24 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_240 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_241 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_242 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_243 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_244 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_245 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_246 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_247 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_248 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_249 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_25 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_250 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_251 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_252 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_253 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_254 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_255 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_256 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_257 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_258 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_259 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_26 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_260 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_261 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_262 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_263 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_264 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_265 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_266 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_267 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_268 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_269 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_27 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_270 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_271 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_272 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_273 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_274 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_275 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_276 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_277 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_278 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_279 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_28 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_280 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_281 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_282 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_283 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_284 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_285 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_286 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_287 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_288 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_289 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_29 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_290 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_291 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_292 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_293 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_294 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_295 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_296 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_297 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_298 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_299 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_3 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_30 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_300 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_301 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_302 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_303 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_304 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_305 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_307 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_309 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_31 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_310 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_311 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_312 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_313 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_314 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_315 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_316 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_317 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_318 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_32 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_320 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_321 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_322 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_323 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_324 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_325 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_326 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_327 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_328 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_329 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_33 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_330 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_331 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_332 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_333 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_336 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_337 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_338 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_339 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_34 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_340 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_341 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_342 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_343 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_344 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_345 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_346 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_347 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_348 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_349 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_35 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_350 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_351 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_352 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_353 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_354 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_355 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_356 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_357 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_358 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_359 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_36 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_360 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_361 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_362 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_363 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_364 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_365 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_366 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_367 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_368 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_369 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_37 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_370 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_371 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_372 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_373 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_374 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_375 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_376 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_38 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_39 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_4 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_40 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_41 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_43 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_44 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_45 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_46 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_48 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_49 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_5 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_50 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_51 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_52 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_54 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_55 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_56 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_57 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_58 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_59 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_60 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_61 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_62 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_63 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_65 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_67 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_68 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_7 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_70 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_71 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_73 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_74 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_75 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_76 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_77 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_78 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_79 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_80 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_81 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_82 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_83 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_84 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_85 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_86 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_87 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_88 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_89 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_9 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_90 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_91 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_92 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_93 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_94 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_95 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_96 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_97 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_98 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_99 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_0 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_1 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_10 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_100 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_101 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_102 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_103 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_104 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_105 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_106 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_107 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_108 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_109 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_11 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_110 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_111 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_112 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_113 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_114 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_115 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_116 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_117 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_118 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_119 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_12 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_120 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_121 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_122 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_123 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_124 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_125 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_126 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_127 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_128 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_129 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_13 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_130 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_131 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_132 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_133 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_134 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_135 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_136 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_137 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_138 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_14 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_15 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_16 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_17 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_18 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_19 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_2 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_20 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_203 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_204 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_205 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_206 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_207 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_208 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_209 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_21 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_210 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_211 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_212 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_213 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_214 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_215 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_216 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_217 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_218 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_22 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_235 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_236 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_237 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_238 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_239 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_24 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_240 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_241 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_242 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_243 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_244 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_245 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_246 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_247 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_248 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_249 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_25 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_250 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_251 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_252 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_253 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_254 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_255 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_256 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_257 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_258 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_259 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_26 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_260 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_261 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_262 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_263 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_264 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_265 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_266 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_267 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_268 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_269 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_27 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_270 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_271 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_272 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_273 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_274 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_275 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_276 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_277 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_278 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_279 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_28 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_280 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_281 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_282 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_283 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_284 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_285 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_286 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_287 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_288 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_289 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_29 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_290 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_291 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_292 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_293 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_294 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_295 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_296 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_297 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_298 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_299 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_3 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_30 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_300 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_301 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_302 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_303 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_304 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_305 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_307 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_309 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_31 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_310 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_311 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_312 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_313 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_314 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_315 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_316 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_317 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_318 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_32 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_320 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_321 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_322 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_323 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_324 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_325 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_326 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_327 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_328 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_329 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_33 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_330 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_331 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_332 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_333 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_336 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_337 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_338 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_339 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_34 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_340 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_341 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_342 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_343 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_344 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_345 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_346 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_347 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_348 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_349 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_35 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_350 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_351 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_352 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_353 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_354 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_355 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_356 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_357 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_358 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_359 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_36 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_360 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_361 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_362 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_363 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_364 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_365 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_366 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_367 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_368 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_369 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_37 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_370 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_371 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_372 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_373 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_374 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_375 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_376 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_38 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_39 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_4 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_40 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_41 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_42 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_43 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_44 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_45 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_46 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_48 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_49 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_5 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_50 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_51 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_52 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_54 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_55 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_56 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_57 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_58 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_59 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_60 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_61 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_62 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_63 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_64 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_65 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_67 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_68 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_7 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_70 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_71 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_73 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_74 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_75 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_76 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_77 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_78 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_79 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_80 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_81 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_82 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_83 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_84 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_85 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_86 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_87 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_88 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_89 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_9 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_90 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_91 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_92 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_93 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_94 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_95 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_96 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_97 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_98 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_99 ;
  wire [3:0]gtyrxn_in;
  wire [3:0]gtyrxp_in;
  wire init_clk;
  wire init_clk_0;
  wire init_clk_1;
  wire init_clk_2;
  wire lopt;
  wire lopt_1;
  wire \^lopt_2 ;
  wire \^lopt_3 ;
  wire [0:0]qpll0clk_in;
  wire [0:0]qpll0refclk_in;
  wire [3:0]rxbufstatus_out;
  wire [0:0]rxcdrovrden_in;
  wire [3:0]rxdatavalid_out;
  wire [3:0]rxgearboxslip_in;
  wire [7:0]rxheader_out;
  wire [3:0]rxheadervalid_out;
  wire [0:0]rxoutclk_out;
  wire [3:0]rxpmaresetdone_out;
  wire [3:0]rxpolarity_in;
  wire [0:0]rxusrclk2_in;
  wire [0:0]rxusrclk_in;
  wire [0:0]txoutclk_out;
  wire [3:0]txpmaresetdone_out;
  wire xlnx_opt_;
  wire xlnx_opt__1;
  wire xlnx_opt__2;
  wire xlnx_opt__3;

  assign \^lopt_2  = lopt_4;
  assign \^lopt_3  = lopt_5;
  assign lopt_2 = xlnx_opt_;
  assign lopt_3 = xlnx_opt__1;
  assign lopt_6 = xlnx_opt__2;
  assign lopt_7 = xlnx_opt__3;
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT_SYNC BUFG_GT_SYNC
       (.CE(lopt),
        .CESYNC(xlnx_opt_),
        .CLK(rxoutclk_out),
        .CLR(lopt_1),
        .CLRSYNC(xlnx_opt__1));
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT_SYNC BUFG_GT_SYNC_1
       (.CE(\^lopt_2 ),
        .CESYNC(xlnx_opt__2),
        .CLK(txoutclk_out),
        .CLR(\^lopt_3 ),
        .CLRSYNC(xlnx_opt__3));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_2 
       (.I0(GTYE4_CHANNEL_GTPOWERGOOD[0]),
        .O(init_clk));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_2__0 
       (.I0(GTYE4_CHANNEL_GTPOWERGOOD[1]),
        .O(init_clk_0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_2__1 
       (.I0(GTYE4_CHANNEL_GTPOWERGOOD[2]),
        .O(init_clk_1));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_2__2 
       (.I0(GTYE4_CHANNEL_GTPOWERGOOD[3]),
        .O(init_clk_2));
  (* BOX_TYPE = "PRIMITIVE" *) 
  GTYE4_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(16'h0000),
    .ADAPT_CFG1(16'hFB1C),
    .ADAPT_CFG2(16'h0000),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b0000000000),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("FALSE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("FALSE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .A_RXPROGDIVRESET(1'b0),
    .A_RXTERMINATION(1'b1),
    .A_TXDIFFCTRL(5'b01100),
    .A_TXPROGDIVRESET(1'b0),
    .CBCC_DATA_SOURCE_SEL("ENCODED"),
    .CDR_SWAP_MODE_EN(1'b0),
    .CFOK_PWRSVE_EN(1'b1),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CH_HSPMUX(16'h9090),
    .CKCAL1_CFG_0(16'b0100000001000000),
    .CKCAL1_CFG_1(16'b0001000001000000),
    .CKCAL1_CFG_2(16'b0010000000001000),
    .CKCAL1_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_0(16'b0100000001000000),
    .CKCAL2_CFG_1(16'b0000000001000000),
    .CKCAL2_CFG_2(16'b0001000000000000),
    .CKCAL2_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_4(16'b0000000000000000),
    .CLK_CORRECT_USE("FALSE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(24),
    .CLK_COR_MIN_LAT(16),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0000000000),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG0(16'h01FA),
    .CPLL_CFG1(16'h002B),
    .CPLL_CFG2(16'h0002),
    .CPLL_CFG3(16'h0000),
    .CPLL_FBDIV(2),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG0(16'h02B2),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .CTLE3_OCAP_EXT_CTRL(3'b000),
    .CTLE3_OCAP_EXT_EN(1'b0),
    .DDI_CTRL(2'b00),
    .DDI_REALIGN_WAIT(15),
    .DEC_MCOMMA_DETECT("FALSE"),
    .DEC_PCOMMA_DETECT("FALSE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DELAY_ELEC(1'b0),
    .DMONITOR_CFG0(10'h000),
    .DMONITOR_CFG1(8'h00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER0(16'h0000),
    .ES_QUALIFIER1(16'h0000),
    .ES_QUALIFIER2(16'h0000),
    .ES_QUALIFIER3(16'h0000),
    .ES_QUALIFIER4(16'h0000),
    .ES_QUALIFIER5(16'h0000),
    .ES_QUALIFIER6(16'h0000),
    .ES_QUALIFIER7(16'h0000),
    .ES_QUALIFIER8(16'h0000),
    .ES_QUALIFIER9(16'h0000),
    .ES_QUAL_MASK0(16'h0000),
    .ES_QUAL_MASK1(16'h0000),
    .ES_QUAL_MASK2(16'h0000),
    .ES_QUAL_MASK3(16'h0000),
    .ES_QUAL_MASK4(16'h0000),
    .ES_QUAL_MASK5(16'h0000),
    .ES_QUAL_MASK6(16'h0000),
    .ES_QUAL_MASK7(16'h0000),
    .ES_QUAL_MASK8(16'h0000),
    .ES_QUAL_MASK9(16'h0000),
    .ES_SDATA_MASK0(16'h0000),
    .ES_SDATA_MASK1(16'h0000),
    .ES_SDATA_MASK2(16'h0000),
    .ES_SDATA_MASK3(16'h0000),
    .ES_SDATA_MASK4(16'h0000),
    .ES_SDATA_MASK5(16'h0000),
    .ES_SDATA_MASK6(16'h0000),
    .ES_SDATA_MASK7(16'h0000),
    .ES_SDATA_MASK8(16'h0000),
    .ES_SDATA_MASK9(16'h0000),
    .EYESCAN_VP_RANGE(0),
    .EYE_SCAN_SWAP_EN(1'b0),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(5'b00001),
    .ISCAN_CK_PH_SEL2(1'b0),
    .LOCAL_MASTER(1'b1),
    .LPBK_BIAS_CTRL(4),
    .LPBK_EN_RCAL_B(1'b0),
    .LPBK_EXT_RCAL(4'b1000),
    .LPBK_IND_CTRL0(5),
    .LPBK_IND_CTRL1(5),
    .LPBK_IND_CTRL2(5),
    .LPBK_RG_CTRL(2),
    .OOBDIVCTL(2'b00),
    .OOB_PWRUP(1'b0),
    .PCI3_AUTO_REALIGN("OVR_1K_BLK"),
    .PCI3_PIPE_RX_ELECIDLE(1'b0),
    .PCI3_RX_ASYNC_EBUF_BYPASS(2'b00),
    .PCI3_RX_ELECIDLE_EI2_ENABLE(1'b0),
    .PCI3_RX_ELECIDLE_H2L_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_H2L_DISABLE(3'b000),
    .PCI3_RX_ELECIDLE_HI_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_LP4_DISABLE(1'b0),
    .PCI3_RX_FIFO_DISABLE(1'b0),
    .PCIE3_CLK_COR_EMPTY_THRSH(5'b00000),
    .PCIE3_CLK_COR_FULL_THRSH(6'b010000),
    .PCIE3_CLK_COR_MAX_LAT(5'b00100),
    .PCIE3_CLK_COR_MIN_LAT(5'b00000),
    .PCIE3_CLK_COR_THRSH_TIMER(6'b001000),
    .PCIE_64B_DYN_CLKSW_DIS("FALSE"),
    .PCIE_BUFG_DIV_CTRL(16'h3500),
    .PCIE_GEN4_64BIT_INT_EN("FALSE"),
    .PCIE_PLL_SEL_MODE_GEN12(2'h2),
    .PCIE_PLL_SEL_MODE_GEN3(2'h2),
    .PCIE_PLL_SEL_MODE_GEN4(2'h2),
    .PCIE_RXPCS_CFG_GEN3(16'h0AA5),
    .PCIE_RXPMA_CFG(16'h280A),
    .PCIE_TXPCS_CFG_GEN3(16'h24A4),
    .PCIE_TXPMA_CFG(16'h280A),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD0(16'h0000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h19),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PREIQ_FREQ_BST(3),
    .RATE_SW_USE_DRP(1'b1),
    .RCLK_SIPO_DLY_ENB(1'b0),
    .RCLK_SIPO_INV_EN(1'b0),
    .RTX_BUF_CML_CTRL(3'b111),
    .RTX_BUF_TERM_CTRL(2'b11),
    .RXBUFRESET_TIME(5'b00011),
    .RXBUF_ADDR_MODE("FAST"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(49),
    .RXBUF_THRESH_OVRD("TRUE"),
    .RXBUF_THRESH_UNDFLW(7),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG0(16'h0003),
    .RXCDR_CFG0_GEN3(16'h0003),
    .RXCDR_CFG1(16'h0000),
    .RXCDR_CFG1_GEN3(16'h0000),
    .RXCDR_CFG2(16'h01E9),
    .RXCDR_CFG2_GEN2(10'h269),
    .RXCDR_CFG2_GEN3(16'h0269),
    .RXCDR_CFG2_GEN4(16'h0164),
    .RXCDR_CFG3(16'h0010),
    .RXCDR_CFG3_GEN2(6'h10),
    .RXCDR_CFG3_GEN3(16'h0010),
    .RXCDR_CFG3_GEN4(16'h0010),
    .RXCDR_CFG4(16'h5CF6),
    .RXCDR_CFG4_GEN3(16'h5CF6),
    .RXCDR_CFG5(16'hB46B),
    .RXCDR_CFG5_GEN3(16'h146B),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG0(16'h2201),
    .RXCDR_LOCK_CFG1(16'h9FFF),
    .RXCDR_LOCK_CFG2(16'h0000),
    .RXCDR_LOCK_CFG3(16'h0000),
    .RXCDR_LOCK_CFG4(16'h0000),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXCFOK_CFG0(16'h0000),
    .RXCFOK_CFG1(16'h8015),
    .RXCFOK_CFG2(16'h02AE),
    .RXCKCAL1_IQ_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_I_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_Q_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_DX_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_D_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_S_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_X_LOOP_RST_CFG(16'h0004),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDFELPM_KL_CFG0(16'h0000),
    .RXDFELPM_KL_CFG1(16'hA082),
    .RXDFELPM_KL_CFG2(16'h0100),
    .RXDFE_CFG0(16'h0A00),
    .RXDFE_CFG1(16'h0000),
    .RXDFE_GC_CFG0(16'h0000),
    .RXDFE_GC_CFG1(16'h8000),
    .RXDFE_GC_CFG2(16'hFFE0),
    .RXDFE_H2_CFG0(16'h0000),
    .RXDFE_H2_CFG1(16'h0002),
    .RXDFE_H3_CFG0(16'h0000),
    .RXDFE_H3_CFG1(16'h8002),
    .RXDFE_H4_CFG0(16'h0000),
    .RXDFE_H4_CFG1(16'h8002),
    .RXDFE_H5_CFG0(16'h0000),
    .RXDFE_H5_CFG1(16'h8002),
    .RXDFE_H6_CFG0(16'h0000),
    .RXDFE_H6_CFG1(16'h8002),
    .RXDFE_H7_CFG0(16'h0000),
    .RXDFE_H7_CFG1(16'h8002),
    .RXDFE_H8_CFG0(16'h0000),
    .RXDFE_H8_CFG1(16'h8002),
    .RXDFE_H9_CFG0(16'h0000),
    .RXDFE_H9_CFG1(16'h8002),
    .RXDFE_HA_CFG0(16'h0000),
    .RXDFE_HA_CFG1(16'h8002),
    .RXDFE_HB_CFG0(16'h0000),
    .RXDFE_HB_CFG1(16'h8002),
    .RXDFE_HC_CFG0(16'h0000),
    .RXDFE_HC_CFG1(16'h8002),
    .RXDFE_HD_CFG0(16'h0000),
    .RXDFE_HD_CFG1(16'h8002),
    .RXDFE_HE_CFG0(16'h0000),
    .RXDFE_HE_CFG1(16'h8002),
    .RXDFE_HF_CFG0(16'h0000),
    .RXDFE_HF_CFG1(16'h8002),
    .RXDFE_KH_CFG0(16'h8000),
    .RXDFE_KH_CFG1(16'hFE00),
    .RXDFE_KH_CFG2(16'h281C),
    .RXDFE_KH_CFG3(16'h4120),
    .RXDFE_OS_CFG0(16'h2000),
    .RXDFE_OS_CFG1(16'h8000),
    .RXDFE_UT_CFG0(16'h0000),
    .RXDFE_UT_CFG1(16'h0003),
    .RXDFE_UT_CFG2(16'h0000),
    .RXDFE_VP_CFG0(16'h0000),
    .RXDFE_VP_CFG1(16'h0033),
    .RXDLY_CFG(16'h0010),
    .RXDLY_LCFG(16'h0030),
    .RXELECIDLE_CFG("SIGCFG_4"),
    .RXGBOX_FIFO_INIT_RD_ADDR(3),
    .RXGEARBOX_EN("TRUE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_CFG(16'h0000),
    .RXLPM_GC_CFG(16'hF800),
    .RXLPM_KH_CFG0(16'h0000),
    .RXLPM_KH_CFG1(16'hA002),
    .RXLPM_OS_CFG0(16'h0000),
    .RXLPM_OS_CFG1(16'h8002),
    .RXOOB_CFG(9'b000000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOUT_DIV(1),
    .RXPCSRESET_TIME(5'b00011),
    .RXPHBEACON_CFG(16'h0000),
    .RXPHDLY_CFG(16'h2070),
    .RXPHSAMP_CFG(16'h2100),
    .RXPHSLIP_CFG(16'h9933),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(16'h3006),
    .RXPI_CFG1(16'b0000000000000000),
    .RXPMACLK_SEL("DATA"),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXPRBS_LINKACQ_CNT(15),
    .RXREFCLKDIV2_SEL(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_AFE_CM_EN(1'b0),
    .RX_BIAS_CFG0(16'h12B0),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CAPFF_SARC_ENB(1'b0),
    .RX_CLK25_DIV(7),
    .RX_CLKMUX_EN(1'b1),
    .RX_CLK_SLIP_OVRD(5'b00000),
    .RX_CM_BUF_CFG(4'b1010),
    .RX_CM_BUF_PD(1'b0),
    .RX_CM_SEL(3),
    .RX_CM_TRIM(10),
    .RX_CTLE_PWR_SAVING(1'b0),
    .RX_CTLE_RES_CTRL(4'b0000),
    .RX_DATA_WIDTH(64),
    .RX_DDI_SEL(6'b000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DEGEN_CTRL(3'b111),
    .RX_DFELPM_CFG0(10),
    .RX_DFELPM_CFG1(1'b1),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG1(4),
    .RX_DFE_KL_LPM_KH_CFG0(3),
    .RX_DFE_KL_LPM_KH_CFG1(2),
    .RX_DFE_KL_LPM_KL_CFG0(2'b11),
    .RX_DFE_KL_LPM_KL_CFG1(2),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_DIVRESET_TIME(5'b00001),
    .RX_EN_CTLE_RCAL_B(1'b0),
    .RX_EN_SUM_RCAL_B(0),
    .RX_EYESCAN_VS_CODE(7'b0000000),
    .RX_EYESCAN_VS_NEG_DIR(1'b0),
    .RX_EYESCAN_VS_RANGE(2'b10),
    .RX_EYESCAN_VS_UT_SIGN(1'b0),
    .RX_FABINT_USRCLK_FLOP(1'b0),
    .RX_I2V_FILTER_EN(1'b1),
    .RX_INT_DATAWIDTH(2),
    .RX_PMA_POWER_SAVE(1'b0),
    .RX_PMA_RSV0(16'h002F),
    .RX_PROGDIV_CFG(0.000000),
    .RX_PROGDIV_RATE(16'h0001),
    .RX_RESLOAD_CTRL(4'b0000),
    .RX_RESLOAD_OVRD(1'b0),
    .RX_SAMPLE_PERIOD(3'b111),
    .RX_SIG_VALID_DLY(11),
    .RX_SUM_DEGEN_AVTT_OVERITE(1),
    .RX_SUM_DFETAPREP_EN(1'b0),
    .RX_SUM_IREF_TUNE(4'b0000),
    .RX_SUM_PWR_SAVING(0),
    .RX_SUM_RES_CTRL(4'b0000),
    .RX_SUM_VCMTUNE(4'b1001),
    .RX_SUM_VCM_BIAS_TUNE_EN(1'b1),
    .RX_SUM_VCM_OVWR(1'b0),
    .RX_SUM_VREF_TUNE(3'b100),
    .RX_TUNE_AFE_OS(2'b10),
    .RX_VREG_CTRL(3'b010),
    .RX_VREG_PDB(1'b1),
    .RX_WIDEMODE_CDR(2'b10),
    .RX_WIDEMODE_CDR_GEN3(2'b00),
    .RX_WIDEMODE_CDR_GEN4(2'b01),
    .RX_XCLK_SEL("RXDES"),
    .RX_XMODE_SEL(1'b0),
    .SAMPLE_CLK_PHASE(1'b0),
    .SAS_12G_MODE(1'b0),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SHOW_REALIGN_COMMA("TRUE"),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_MODE("FAST"),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("Z"),
    .SRSTMODE(1'b0),
    .TAPDLY_SET_TX(2'h0),
    .TERM_RCAL_CFG(15'b100001000000010),
    .TERM_RCAL_OVRD(3'b001),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV0(8'h00),
    .TST_RSV1(8'h00),
    .TXBUF_EN("TRUE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h8010),
    .TXDLY_LCFG(16'h0030),
    .TXDRV_FREQBAND(3),
    .TXFE_CFG0(16'b0000001111000110),
    .TXFE_CFG1(16'b1111100000000000),
    .TXFE_CFG2(16'b1111100000000000),
    .TXFE_CFG3(16'b1111100000000000),
    .TXFIFO_ADDR_CFG("LOW"),
    .TXGBOX_FIFO_INIT_RD_ADDR(4),
    .TXGEARBOX_EN("TRUE"),
    .TXOUT_DIV(1),
    .TXPCSRESET_TIME(5'b00011),
    .TXPHDLY_CFG0(16'h6070),
    .TXPHDLY_CFG1(16'h000E),
    .TXPH_CFG(16'h0723),
    .TXPH_CFG2(16'h0000),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(16'b0011000000000000),
    .TXPI_CFG1(16'b0000000000000000),
    .TXPI_GRAY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_PPM(1'b0),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b001),
    .TXPMARESET_TIME(5'b00011),
    .TXREFCLKDIV2_SEL(1'b0),
    .TXSWBST_BST(1),
    .TXSWBST_EN(1),
    .TXSWBST_MAG(4),
    .TXSYNC_MULTILANE(1'b1),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(7),
    .TX_CLKMUX_EN(1'b1),
    .TX_DATA_WIDTH(64),
    .TX_DCC_LOOP_RST_CFG(16'h0004),
    .TX_DEEMPH0(6'b000000),
    .TX_DEEMPH1(6'b000000),
    .TX_DEEMPH2(6'b000000),
    .TX_DEEMPH3(6'b000000),
    .TX_DIVRESET_TIME(5'b00001),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b011),
    .TX_FABINT_USRCLK_FLOP(1'b0),
    .TX_FIFO_BYP_EN(1'b0),
    .TX_IDLE_DATA_ZERO(1'b0),
    .TX_INT_DATAWIDTH(2),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1011000),
    .TX_MARGIN_FULL_1(7'b1010111),
    .TX_MARGIN_FULL_2(7'b1010101),
    .TX_MARGIN_FULL_3(7'b1010011),
    .TX_MARGIN_FULL_4(7'b1010001),
    .TX_MARGIN_LOW_0(7'b1001100),
    .TX_MARGIN_LOW_1(7'b1001011),
    .TX_MARGIN_LOW_2(7'b1001000),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PHICAL_CFG0(16'h0020),
    .TX_PHICAL_CFG1(16'h0040),
    .TX_PI_BIASSET(3),
    .TX_PMADATA_OPT(1'b0),
    .TX_PMA_POWER_SAVE(1'b0),
    .TX_PMA_RSV0(16'h0000),
    .TX_PMA_RSV1(16'h0000),
    .TX_PROGCLK_SEL("PREPI"),
    .TX_PROGDIV_CFG(0.000000),
    .TX_PROGDIV_RATE(16'h0001),
    .TX_RXDETECT_CFG(14'h0032),
    .TX_RXDETECT_REF(5),
    .TX_SAMPLE_PERIOD(3'b111),
    .TX_SW_MEAS(2'b00),
    .TX_VREG_CTRL(3'b011),
    .TX_VREG_PDB(1'b1),
    .TX_VREG_VREFSEL(2'b10),
    .TX_XCLK_SEL("TXOUT"),
    .USB_BOTH_BURST_IDLE(1'b0),
    .USB_BURSTMAX_U3WAKE(7'b1111111),
    .USB_BURSTMIN_U3WAKE(7'b1100011),
    .USB_CLK_COR_EQ_EN(1'b0),
    .USB_EXT_CNTL(1'b1),
    .USB_IDLEMAX_POLLING(10'b1010111011),
    .USB_IDLEMIN_POLLING(10'b0100101011),
    .USB_LFPSPING_BURST(9'b000000101),
    .USB_LFPSPOLLING_BURST(9'b000110001),
    .USB_LFPSPOLLING_IDLE_MS(9'b000000100),
    .USB_LFPSU1EXIT_BURST(9'b000011101),
    .USB_LFPSU2LPEXIT_BURST_MS(9'b001100011),
    .USB_LFPSU3WAKE_BURST_MS(9'b111110011),
    .USB_LFPS_TPERIOD(4'b0011),
    .USB_LFPS_TPERIOD_ACCURATE(1'b1),
    .USB_MODE(1'b0),
    .USB_PCIE_ERR_REP_DIS(1'b0),
    .USB_PING_SATA_MAX_INIT(21),
    .USB_PING_SATA_MIN_INIT(12),
    .USB_POLL_SATA_MAX_BURST(8),
    .USB_POLL_SATA_MIN_BURST(4),
    .USB_RAW_ELEC(1'b0),
    .USB_RXIDLE_P0_CTRL(1'b1),
    .USB_TXIDLE_TUNE_ENABLE(1'b1),
    .USB_U1_SATA_MAX_WAKE(7),
    .USB_U1_SATA_MIN_WAKE(4),
    .USB_U2_SAS_MAX_COM(64),
    .USB_U2_SAS_MIN_COM(36),
    .USE_PCS_CLK_PHASE_SEL(1'b0),
    .Y_ALL_MODE(1'b0)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST 
       (.BUFGTCE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_0 ),
        .BUFGTCEMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_313 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_314 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_315 }),
        .BUFGTDIV({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_368 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_369 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_370 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_371 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_372 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_373 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_374 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_375 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_376 }),
        .BUFGTRESET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_1 ),
        .BUFGTRSTMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_316 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_317 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_318 }),
        .CDRSTEPDIR(1'b0),
        .CDRSTEPSQ(1'b0),
        .CDRSTEPSX(1'b0),
        .CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .CPLLFBCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_2 ),
        .CPLLFREQLOCK(1'b0),
        .CPLLLOCK(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_3 ),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b0),
        .CPLLPD(1'b1),
        .CPLLREFCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_4 ),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(1'b1),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(1'b0),
        .DMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_203 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_204 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_205 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_206 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_207 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_208 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_209 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_210 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_211 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_212 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_213 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_214 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_215 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_216 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_217 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_218 }),
        .DMONITOROUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_5 ),
        .DRPADDR(drpaddr_in[9:0]),
        .DRPCLK(drpclk_in),
        .DRPDI(drpdi_in[15:0]),
        .DRPDO(drpdo_out[15:0]),
        .DRPEN(drpen_in[0]),
        .DRPRDY(drprdy_out[0]),
        .DRPRST(1'b0),
        .DRPWE(drpwe_in[0]),
        .EYESCANDATAERROR(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_7 ),
        .EYESCANRESET(1'b0),
        .EYESCANTRIGGER(1'b0),
        .FREQOS(1'b0),
        .GTGREFCLK(1'b0),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTPOWERGOOD(GTYE4_CHANNEL_GTPOWERGOOD[0]),
        .GTREFCLK0(gtrefclk0_in),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_9 ),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(GTYE4_CHANNEL_GTRXRESET),
        .GTRXRESETSEL(1'b0),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(GTYE4_CHANNEL_GTTXRESET[0]),
        .GTTXRESETSEL(1'b0),
        .GTYRXN(gtyrxn_in[0]),
        .GTYRXP(gtyrxp_in[0]),
        .GTYTXN(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_10 ),
        .GTYTXP(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_11 ),
        .INCPCTRL(1'b0),
        .LOOPBACK({1'b0,1'b0,1'b0}),
        .PCIEEQRXEQADAPTDONE(1'b0),
        .PCIERATEGEN3(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_12 ),
        .PCIERATEIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_13 ),
        .PCIERATEQPLLPD({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_299 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_300 }),
        .PCIERATEQPLLRESET({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_301 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_302 }),
        .PCIERSTIDLE(1'b0),
        .PCIERSTTXSYNCSTART(1'b0),
        .PCIESYNCTXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_14 ),
        .PCIEUSERGEN3RDY(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_15 ),
        .PCIEUSERPHYSTATUSRST(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_16 ),
        .PCIEUSERRATEDONE(1'b0),
        .PCIEUSERRATESTART(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_17 ),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_235 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_236 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_237 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_238 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_239 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_240 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_241 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_242 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_243 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_244 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_245 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_246 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_247 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_248 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_249 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_250 }),
        .PHYSTATUS(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_18 ),
        .PINRSRVDAS({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_251 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_252 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_253 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_254 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_255 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_256 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_257 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_258 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_259 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_260 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_261 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_262 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_263 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_264 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_265 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_266 }),
        .POWERPRESENT(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_19 ),
        .QPLL0CLK(qpll0clk_in),
        .QPLL0FREQLOCK(1'b0),
        .QPLL0REFCLK(qpll0refclk_in),
        .QPLL1CLK(1'b0),
        .QPLL1FREQLOCK(1'b0),
        .QPLL1REFCLK(1'b0),
        .RESETEXCEPTION(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_20 ),
        .RESETOVRD(1'b0),
        .RX8B10BEN(1'b0),
        .RXAFECFOKEN(1'b1),
        .RXBUFRESET(1'b0),
        .RXBUFSTATUS({rxbufstatus_out[0],\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_320 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_321 }),
        .RXBYTEISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_21 ),
        .RXBYTEREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_22 ),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(GTYE4_CHANNEL_RXCDRLOCK[0]),
        .RXCDROVRDEN(rxcdrovrden_in),
        .RXCDRPHDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_24 ),
        .RXCDRRESET(1'b0),
        .RXCHANBONDSEQ(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_25 ),
        .RXCHANISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_26 ),
        .RXCHANREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_27 ),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_325 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_326 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_327 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_328 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_329 }),
        .RXCHBONDSLAVE(1'b0),
        .RXCKCALDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_28 ),
        .RXCKCALRESET(1'b0),
        .RXCKCALSTART({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCLKCORCNT({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_303 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_304 }),
        .RXCOMINITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_29 ),
        .RXCOMMADET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_30 ),
        .RXCOMMADETEN(1'b0),
        .RXCOMSASDET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_31 ),
        .RXCOMWAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_32 ),
        .RXCTRL0({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_267 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_268 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_269 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_270 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_271 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_272 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_273 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_274 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_275 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_276 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_277 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_278 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_279 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_280 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_281 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_282 }),
        .RXCTRL1({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_283 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_284 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_285 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_286 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_287 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_288 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_289 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_290 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_291 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_292 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_293 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_294 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_295 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_296 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_297 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_298 }),
        .RXCTRL2({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_336 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_337 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_338 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_339 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_340 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_341 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_342 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_343 }),
        .RXCTRL3({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_344 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_345 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_346 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_347 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_348 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_349 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_350 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_351 }),
        .RXDATA({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_75 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_76 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_77 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_78 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_79 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_80 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_81 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_82 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_83 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_84 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_85 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_86 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_87 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_88 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_89 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_90 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_91 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_92 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_93 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_94 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_95 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_96 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_97 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_98 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_99 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_100 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_101 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_102 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_103 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_104 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_105 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_106 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_107 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_108 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_109 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_110 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_111 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_112 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_113 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_114 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_115 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_116 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_117 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_118 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_119 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_120 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_121 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_122 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_123 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_124 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_125 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_126 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_127 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_128 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_129 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_130 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_131 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_132 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_133 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_134 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_135 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_136 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_137 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_138 ,gtwiz_userdata_rx_out[63:0]}),
        .RXDATAEXTENDRSVD({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_352 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_353 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_354 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_355 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_356 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_357 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_358 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_359 }),
        .RXDATAVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_305 ,rxdatavalid_out[0]}),
        .RXDFEAGCHOLD(1'b0),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFECFOKFCNUM({1'b1,1'b1,1'b0,1'b1}),
        .RXDFECFOKFEN(1'b0),
        .RXDFECFOKFPULSE(1'b0),
        .RXDFECFOKHOLD(1'b0),
        .RXDFECFOKOVREN(1'b0),
        .RXDFEKHHOLD(1'b0),
        .RXDFEKHOVRDEN(1'b0),
        .RXDFELFHOLD(1'b0),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(1'b0),
        .RXDFETAP10HOLD(1'b0),
        .RXDFETAP10OVRDEN(1'b0),
        .RXDFETAP11HOLD(1'b0),
        .RXDFETAP11OVRDEN(1'b0),
        .RXDFETAP12HOLD(1'b0),
        .RXDFETAP12OVRDEN(1'b0),
        .RXDFETAP13HOLD(1'b0),
        .RXDFETAP13OVRDEN(1'b0),
        .RXDFETAP14HOLD(1'b0),
        .RXDFETAP14OVRDEN(1'b0),
        .RXDFETAP15HOLD(1'b0),
        .RXDFETAP15OVRDEN(1'b0),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFETAP6HOLD(1'b0),
        .RXDFETAP6OVRDEN(1'b0),
        .RXDFETAP7HOLD(1'b0),
        .RXDFETAP7OVRDEN(1'b0),
        .RXDFETAP8HOLD(1'b0),
        .RXDFETAP8OVRDEN(1'b0),
        .RXDFETAP9HOLD(1'b0),
        .RXDFETAP9OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_33 ),
        .RXELECIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_34 ),
        .RXELECIDLEMODE({1'b1,1'b1}),
        .RXEQTRAINING(1'b0),
        .RXGEARBOXSLIP(rxgearboxslip_in[0]),
        .RXHEADER({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_330 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_331 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_332 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_333 ,rxheader_out[1:0]}),
        .RXHEADERVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_307 ,rxheadervalid_out[0]}),
        .RXLATCLK(1'b0),
        .RXLFPSTRESETDET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_35 ),
        .RXLFPSU2LPEXITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_36 ),
        .RXLFPSU3WAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_37 ),
        .RXLPMEN(1'b0),
        .RXLPMGCHOLD(1'b0),
        .RXLPMGCOVRDEN(1'b0),
        .RXLPMHFHOLD(1'b0),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(1'b0),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXLPMOSHOLD(1'b0),
        .RXLPMOSOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(1'b0),
        .RXMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_360 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_361 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_362 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_363 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_364 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_365 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_366 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_367 }),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSINTDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_38 ),
        .RXOSINTSTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_39 ),
        .RXOSINTSTROBEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_40 ),
        .RXOSINTSTROBESTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_41 ),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42 ),
        .RXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_43 ),
        .RXOUTCLKPCS(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_44 ),
        .RXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .RXPCOMMAALIGNEN(1'b0),
        .RXPCSRESET(1'b0),
        .RXPD({1'b0,1'b0}),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_45 ),
        .RXPHALIGNEN(1'b0),
        .RXPHALIGNERR(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_46 ),
        .RXPHDLYPD(1'b1),
        .RXPHDLYRESET(1'b0),
        .RXPLLCLKSEL({1'b1,1'b1}),
        .RXPMARESET(1'b0),
        .RXPMARESETDONE(rxpmaresetdone_out[0]),
        .RXPOLARITY(rxpolarity_in[0]),
        .RXPRBSCNTRESET(1'b0),
        .RXPRBSERR(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_48 ),
        .RXPRBSLOCKED(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_49 ),
        .RXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .RXPRGDIVRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_50 ),
        .RXPROGDIVRESET(GTYE4_CHANNEL_RXPROGDIVRESET),
        .RXRATE({1'b0,1'b0,1'b0}),
        .RXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_51 ),
        .RXRATEMODE(1'b0),
        .RXRECCLKOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_52 ),
        .RXRESETDONE(GTYE4_CHANNEL_RXRESETDONE[0]),
        .RXSLIDE(1'b0),
        .RXSLIDERDY(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_54 ),
        .RXSLIPDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_55 ),
        .RXSLIPOUTCLK(1'b0),
        .RXSLIPOUTCLKRDY(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_56 ),
        .RXSLIPPMA(1'b0),
        .RXSLIPPMARDY(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_57 ),
        .RXSTARTOFSEQ({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_309 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_310 }),
        .RXSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_322 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_323 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_324 }),
        .RXSYNCALLIN(1'b0),
        .RXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_58 ),
        .RXSYNCIN(1'b0),
        .RXSYNCMODE(1'b0),
        .RXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_59 ),
        .RXSYSCLKSEL({1'b1,1'b0}),
        .RXTERMINATION(1'b0),
        .RXUSERRDY(GTYE4_CHANNEL_RXUSERRDY),
        .RXUSRCLK(rxusrclk_in),
        .RXUSRCLK2(rxusrclk2_in),
        .RXVALID(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_60 ),
        .SIGVALIDCLK(1'b0),
        .TSTIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(1'b0),
        .TXBUFSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_311 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_312 }),
        .TXCOMFINISH(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_61 ),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXCTRL0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCTRL1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCTRL2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDATAEXTENDRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDCCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_62 ),
        .TXDCCFORCESTART(1'b0),
        .TXDCCRESET(1'b0),
        .TXDEEMPH({1'b0,1'b0}),
        .TXDETECTRX(1'b0),
        .TXDIFFCTRL({1'b0,1'b1,1'b0,1'b0,1'b0}),
        .TXDLYBYPASS(1'b1),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(1'b0),
        .TXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_63 ),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(1'b0),
        .TXHEADER({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXINHIBIT(1'b0),
        .TXLATCLK(1'b0),
        .TXLFPSTRESET(1'b0),
        .TXLFPSU2LPEXIT(1'b0),
        .TXLFPSU3WAKE(1'b0),
        .TXMAINCURSOR({1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .TXMARGIN({1'b0,1'b0,1'b0}),
        .TXMUXDCDEXHOLD(1'b0),
        .TXMUXDCDORWREN(1'b0),
        .TXONESZEROS(1'b0),
        .TXOUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 ),
        .TXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_65 ),
        .TXOUTCLKPCS(GTYE4_CHANNEL_TXOUTCLKPCS[0]),
        .TXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .TXPCSRESET(1'b0),
        .TXPD({1'b0,1'b0}),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_67 ),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(1'b1),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_68 ),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b1),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(GTYE4_CHANNEL_TXRATE[0]),
        .TXPLLCLKSEL({1'b1,1'b1}),
        .TXPMARESET(1'b0),
        .TXPMARESETDONE(txpmaresetdone_out[0]),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRBSFORCEERR(1'b0),
        .TXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .TXPRECURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRGDIVRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_70 ),
        .TXPROGDIVRESET(GTYE4_CHANNEL_TXPROGDIVRESET),
        .TXRATE({1'b0,1'b0,GTYE4_CHANNEL_TXRATE[0]}),
        .TXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_71 ),
        .TXRATEMODE(GTYE4_CHANNEL_TXRATE[0]),
        .TXRESETDONE(GTYE4_CHANNEL_TXRESETDONE[0]),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSWING(1'b0),
        .TXSYNCALLIN(1'b0),
        .TXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_73 ),
        .TXSYNCIN(1'b0),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_74 ),
        .TXSYSCLKSEL({1'b1,1'b0}),
        .TXUSERRDY(GTYE4_CHANNEL_TXUSERRDY),
        .TXUSRCLK(1'b0),
        .TXUSRCLK2(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  GTYE4_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(16'h0000),
    .ADAPT_CFG1(16'hFB1C),
    .ADAPT_CFG2(16'h0000),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b0000000000),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("FALSE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("FALSE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .A_RXPROGDIVRESET(1'b0),
    .A_RXTERMINATION(1'b1),
    .A_TXDIFFCTRL(5'b01100),
    .A_TXPROGDIVRESET(1'b0),
    .CBCC_DATA_SOURCE_SEL("ENCODED"),
    .CDR_SWAP_MODE_EN(1'b0),
    .CFOK_PWRSVE_EN(1'b1),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CH_HSPMUX(16'h9090),
    .CKCAL1_CFG_0(16'b0100000001000000),
    .CKCAL1_CFG_1(16'b0001000001000000),
    .CKCAL1_CFG_2(16'b0010000000001000),
    .CKCAL1_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_0(16'b0100000001000000),
    .CKCAL2_CFG_1(16'b0000000001000000),
    .CKCAL2_CFG_2(16'b0001000000000000),
    .CKCAL2_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_4(16'b0000000000000000),
    .CLK_CORRECT_USE("FALSE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(24),
    .CLK_COR_MIN_LAT(16),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0000000000),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG0(16'h01FA),
    .CPLL_CFG1(16'h002B),
    .CPLL_CFG2(16'h0002),
    .CPLL_CFG3(16'h0000),
    .CPLL_FBDIV(2),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG0(16'h02B2),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .CTLE3_OCAP_EXT_CTRL(3'b000),
    .CTLE3_OCAP_EXT_EN(1'b0),
    .DDI_CTRL(2'b00),
    .DDI_REALIGN_WAIT(15),
    .DEC_MCOMMA_DETECT("FALSE"),
    .DEC_PCOMMA_DETECT("FALSE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DELAY_ELEC(1'b0),
    .DMONITOR_CFG0(10'h000),
    .DMONITOR_CFG1(8'h00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER0(16'h0000),
    .ES_QUALIFIER1(16'h0000),
    .ES_QUALIFIER2(16'h0000),
    .ES_QUALIFIER3(16'h0000),
    .ES_QUALIFIER4(16'h0000),
    .ES_QUALIFIER5(16'h0000),
    .ES_QUALIFIER6(16'h0000),
    .ES_QUALIFIER7(16'h0000),
    .ES_QUALIFIER8(16'h0000),
    .ES_QUALIFIER9(16'h0000),
    .ES_QUAL_MASK0(16'h0000),
    .ES_QUAL_MASK1(16'h0000),
    .ES_QUAL_MASK2(16'h0000),
    .ES_QUAL_MASK3(16'h0000),
    .ES_QUAL_MASK4(16'h0000),
    .ES_QUAL_MASK5(16'h0000),
    .ES_QUAL_MASK6(16'h0000),
    .ES_QUAL_MASK7(16'h0000),
    .ES_QUAL_MASK8(16'h0000),
    .ES_QUAL_MASK9(16'h0000),
    .ES_SDATA_MASK0(16'h0000),
    .ES_SDATA_MASK1(16'h0000),
    .ES_SDATA_MASK2(16'h0000),
    .ES_SDATA_MASK3(16'h0000),
    .ES_SDATA_MASK4(16'h0000),
    .ES_SDATA_MASK5(16'h0000),
    .ES_SDATA_MASK6(16'h0000),
    .ES_SDATA_MASK7(16'h0000),
    .ES_SDATA_MASK8(16'h0000),
    .ES_SDATA_MASK9(16'h0000),
    .EYESCAN_VP_RANGE(0),
    .EYE_SCAN_SWAP_EN(1'b0),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(5'b00001),
    .ISCAN_CK_PH_SEL2(1'b0),
    .LOCAL_MASTER(1'b1),
    .LPBK_BIAS_CTRL(4),
    .LPBK_EN_RCAL_B(1'b0),
    .LPBK_EXT_RCAL(4'b1000),
    .LPBK_IND_CTRL0(5),
    .LPBK_IND_CTRL1(5),
    .LPBK_IND_CTRL2(5),
    .LPBK_RG_CTRL(2),
    .OOBDIVCTL(2'b00),
    .OOB_PWRUP(1'b0),
    .PCI3_AUTO_REALIGN("OVR_1K_BLK"),
    .PCI3_PIPE_RX_ELECIDLE(1'b0),
    .PCI3_RX_ASYNC_EBUF_BYPASS(2'b00),
    .PCI3_RX_ELECIDLE_EI2_ENABLE(1'b0),
    .PCI3_RX_ELECIDLE_H2L_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_H2L_DISABLE(3'b000),
    .PCI3_RX_ELECIDLE_HI_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_LP4_DISABLE(1'b0),
    .PCI3_RX_FIFO_DISABLE(1'b0),
    .PCIE3_CLK_COR_EMPTY_THRSH(5'b00000),
    .PCIE3_CLK_COR_FULL_THRSH(6'b010000),
    .PCIE3_CLK_COR_MAX_LAT(5'b00100),
    .PCIE3_CLK_COR_MIN_LAT(5'b00000),
    .PCIE3_CLK_COR_THRSH_TIMER(6'b001000),
    .PCIE_64B_DYN_CLKSW_DIS("FALSE"),
    .PCIE_BUFG_DIV_CTRL(16'h3500),
    .PCIE_GEN4_64BIT_INT_EN("FALSE"),
    .PCIE_PLL_SEL_MODE_GEN12(2'h2),
    .PCIE_PLL_SEL_MODE_GEN3(2'h2),
    .PCIE_PLL_SEL_MODE_GEN4(2'h2),
    .PCIE_RXPCS_CFG_GEN3(16'h0AA5),
    .PCIE_RXPMA_CFG(16'h280A),
    .PCIE_TXPCS_CFG_GEN3(16'h24A4),
    .PCIE_TXPMA_CFG(16'h280A),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD0(16'h0000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h19),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PREIQ_FREQ_BST(3),
    .RATE_SW_USE_DRP(1'b1),
    .RCLK_SIPO_DLY_ENB(1'b0),
    .RCLK_SIPO_INV_EN(1'b0),
    .RTX_BUF_CML_CTRL(3'b111),
    .RTX_BUF_TERM_CTRL(2'b11),
    .RXBUFRESET_TIME(5'b00011),
    .RXBUF_ADDR_MODE("FAST"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(49),
    .RXBUF_THRESH_OVRD("TRUE"),
    .RXBUF_THRESH_UNDFLW(7),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG0(16'h0003),
    .RXCDR_CFG0_GEN3(16'h0003),
    .RXCDR_CFG1(16'h0000),
    .RXCDR_CFG1_GEN3(16'h0000),
    .RXCDR_CFG2(16'h01E9),
    .RXCDR_CFG2_GEN2(10'h269),
    .RXCDR_CFG2_GEN3(16'h0269),
    .RXCDR_CFG2_GEN4(16'h0164),
    .RXCDR_CFG3(16'h0010),
    .RXCDR_CFG3_GEN2(6'h10),
    .RXCDR_CFG3_GEN3(16'h0010),
    .RXCDR_CFG3_GEN4(16'h0010),
    .RXCDR_CFG4(16'h5CF6),
    .RXCDR_CFG4_GEN3(16'h5CF6),
    .RXCDR_CFG5(16'hB46B),
    .RXCDR_CFG5_GEN3(16'h146B),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG0(16'h2201),
    .RXCDR_LOCK_CFG1(16'h9FFF),
    .RXCDR_LOCK_CFG2(16'h0000),
    .RXCDR_LOCK_CFG3(16'h0000),
    .RXCDR_LOCK_CFG4(16'h0000),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXCFOK_CFG0(16'h0000),
    .RXCFOK_CFG1(16'h8015),
    .RXCFOK_CFG2(16'h02AE),
    .RXCKCAL1_IQ_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_I_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_Q_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_DX_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_D_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_S_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_X_LOOP_RST_CFG(16'h0004),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDFELPM_KL_CFG0(16'h0000),
    .RXDFELPM_KL_CFG1(16'hA082),
    .RXDFELPM_KL_CFG2(16'h0100),
    .RXDFE_CFG0(16'h0A00),
    .RXDFE_CFG1(16'h0000),
    .RXDFE_GC_CFG0(16'h0000),
    .RXDFE_GC_CFG1(16'h8000),
    .RXDFE_GC_CFG2(16'hFFE0),
    .RXDFE_H2_CFG0(16'h0000),
    .RXDFE_H2_CFG1(16'h0002),
    .RXDFE_H3_CFG0(16'h0000),
    .RXDFE_H3_CFG1(16'h8002),
    .RXDFE_H4_CFG0(16'h0000),
    .RXDFE_H4_CFG1(16'h8002),
    .RXDFE_H5_CFG0(16'h0000),
    .RXDFE_H5_CFG1(16'h8002),
    .RXDFE_H6_CFG0(16'h0000),
    .RXDFE_H6_CFG1(16'h8002),
    .RXDFE_H7_CFG0(16'h0000),
    .RXDFE_H7_CFG1(16'h8002),
    .RXDFE_H8_CFG0(16'h0000),
    .RXDFE_H8_CFG1(16'h8002),
    .RXDFE_H9_CFG0(16'h0000),
    .RXDFE_H9_CFG1(16'h8002),
    .RXDFE_HA_CFG0(16'h0000),
    .RXDFE_HA_CFG1(16'h8002),
    .RXDFE_HB_CFG0(16'h0000),
    .RXDFE_HB_CFG1(16'h8002),
    .RXDFE_HC_CFG0(16'h0000),
    .RXDFE_HC_CFG1(16'h8002),
    .RXDFE_HD_CFG0(16'h0000),
    .RXDFE_HD_CFG1(16'h8002),
    .RXDFE_HE_CFG0(16'h0000),
    .RXDFE_HE_CFG1(16'h8002),
    .RXDFE_HF_CFG0(16'h0000),
    .RXDFE_HF_CFG1(16'h8002),
    .RXDFE_KH_CFG0(16'h8000),
    .RXDFE_KH_CFG1(16'hFE00),
    .RXDFE_KH_CFG2(16'h281C),
    .RXDFE_KH_CFG3(16'h4120),
    .RXDFE_OS_CFG0(16'h2000),
    .RXDFE_OS_CFG1(16'h8000),
    .RXDFE_UT_CFG0(16'h0000),
    .RXDFE_UT_CFG1(16'h0003),
    .RXDFE_UT_CFG2(16'h0000),
    .RXDFE_VP_CFG0(16'h0000),
    .RXDFE_VP_CFG1(16'h0033),
    .RXDLY_CFG(16'h0010),
    .RXDLY_LCFG(16'h0030),
    .RXELECIDLE_CFG("SIGCFG_4"),
    .RXGBOX_FIFO_INIT_RD_ADDR(3),
    .RXGEARBOX_EN("TRUE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_CFG(16'h0000),
    .RXLPM_GC_CFG(16'hF800),
    .RXLPM_KH_CFG0(16'h0000),
    .RXLPM_KH_CFG1(16'hA002),
    .RXLPM_OS_CFG0(16'h0000),
    .RXLPM_OS_CFG1(16'h8002),
    .RXOOB_CFG(9'b000000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOUT_DIV(1),
    .RXPCSRESET_TIME(5'b00011),
    .RXPHBEACON_CFG(16'h0000),
    .RXPHDLY_CFG(16'h2070),
    .RXPHSAMP_CFG(16'h2100),
    .RXPHSLIP_CFG(16'h9933),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(16'h3006),
    .RXPI_CFG1(16'b0000000000000000),
    .RXPMACLK_SEL("DATA"),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXPRBS_LINKACQ_CNT(15),
    .RXREFCLKDIV2_SEL(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_AFE_CM_EN(1'b0),
    .RX_BIAS_CFG0(16'h12B0),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CAPFF_SARC_ENB(1'b0),
    .RX_CLK25_DIV(7),
    .RX_CLKMUX_EN(1'b1),
    .RX_CLK_SLIP_OVRD(5'b00000),
    .RX_CM_BUF_CFG(4'b1010),
    .RX_CM_BUF_PD(1'b0),
    .RX_CM_SEL(3),
    .RX_CM_TRIM(10),
    .RX_CTLE_PWR_SAVING(1'b0),
    .RX_CTLE_RES_CTRL(4'b0000),
    .RX_DATA_WIDTH(64),
    .RX_DDI_SEL(6'b000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DEGEN_CTRL(3'b111),
    .RX_DFELPM_CFG0(10),
    .RX_DFELPM_CFG1(1'b1),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG1(4),
    .RX_DFE_KL_LPM_KH_CFG0(3),
    .RX_DFE_KL_LPM_KH_CFG1(2),
    .RX_DFE_KL_LPM_KL_CFG0(2'b11),
    .RX_DFE_KL_LPM_KL_CFG1(2),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_DIVRESET_TIME(5'b00001),
    .RX_EN_CTLE_RCAL_B(1'b0),
    .RX_EN_SUM_RCAL_B(0),
    .RX_EYESCAN_VS_CODE(7'b0000000),
    .RX_EYESCAN_VS_NEG_DIR(1'b0),
    .RX_EYESCAN_VS_RANGE(2'b10),
    .RX_EYESCAN_VS_UT_SIGN(1'b0),
    .RX_FABINT_USRCLK_FLOP(1'b0),
    .RX_I2V_FILTER_EN(1'b1),
    .RX_INT_DATAWIDTH(2),
    .RX_PMA_POWER_SAVE(1'b0),
    .RX_PMA_RSV0(16'h002F),
    .RX_PROGDIV_CFG(0.000000),
    .RX_PROGDIV_RATE(16'h0001),
    .RX_RESLOAD_CTRL(4'b0000),
    .RX_RESLOAD_OVRD(1'b0),
    .RX_SAMPLE_PERIOD(3'b111),
    .RX_SIG_VALID_DLY(11),
    .RX_SUM_DEGEN_AVTT_OVERITE(1),
    .RX_SUM_DFETAPREP_EN(1'b0),
    .RX_SUM_IREF_TUNE(4'b0000),
    .RX_SUM_PWR_SAVING(0),
    .RX_SUM_RES_CTRL(4'b0000),
    .RX_SUM_VCMTUNE(4'b1001),
    .RX_SUM_VCM_BIAS_TUNE_EN(1'b1),
    .RX_SUM_VCM_OVWR(1'b0),
    .RX_SUM_VREF_TUNE(3'b100),
    .RX_TUNE_AFE_OS(2'b10),
    .RX_VREG_CTRL(3'b010),
    .RX_VREG_PDB(1'b1),
    .RX_WIDEMODE_CDR(2'b10),
    .RX_WIDEMODE_CDR_GEN3(2'b00),
    .RX_WIDEMODE_CDR_GEN4(2'b01),
    .RX_XCLK_SEL("RXDES"),
    .RX_XMODE_SEL(1'b0),
    .SAMPLE_CLK_PHASE(1'b0),
    .SAS_12G_MODE(1'b0),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SHOW_REALIGN_COMMA("TRUE"),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_MODE("FAST"),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("Z"),
    .SRSTMODE(1'b0),
    .TAPDLY_SET_TX(2'h0),
    .TERM_RCAL_CFG(15'b100001000000010),
    .TERM_RCAL_OVRD(3'b001),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV0(8'h00),
    .TST_RSV1(8'h00),
    .TXBUF_EN("TRUE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h8010),
    .TXDLY_LCFG(16'h0030),
    .TXDRV_FREQBAND(3),
    .TXFE_CFG0(16'b0000001111000110),
    .TXFE_CFG1(16'b1111100000000000),
    .TXFE_CFG2(16'b1111100000000000),
    .TXFE_CFG3(16'b1111100000000000),
    .TXFIFO_ADDR_CFG("LOW"),
    .TXGBOX_FIFO_INIT_RD_ADDR(4),
    .TXGEARBOX_EN("TRUE"),
    .TXOUT_DIV(1),
    .TXPCSRESET_TIME(5'b00011),
    .TXPHDLY_CFG0(16'h6070),
    .TXPHDLY_CFG1(16'h000E),
    .TXPH_CFG(16'h0723),
    .TXPH_CFG2(16'h0000),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(16'b0011000000000000),
    .TXPI_CFG1(16'b0000000000000000),
    .TXPI_GRAY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_PPM(1'b0),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b001),
    .TXPMARESET_TIME(5'b00011),
    .TXREFCLKDIV2_SEL(1'b0),
    .TXSWBST_BST(1),
    .TXSWBST_EN(1),
    .TXSWBST_MAG(4),
    .TXSYNC_MULTILANE(1'b1),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(7),
    .TX_CLKMUX_EN(1'b1),
    .TX_DATA_WIDTH(64),
    .TX_DCC_LOOP_RST_CFG(16'h0004),
    .TX_DEEMPH0(6'b000000),
    .TX_DEEMPH1(6'b000000),
    .TX_DEEMPH2(6'b000000),
    .TX_DEEMPH3(6'b000000),
    .TX_DIVRESET_TIME(5'b00001),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b011),
    .TX_FABINT_USRCLK_FLOP(1'b0),
    .TX_FIFO_BYP_EN(1'b0),
    .TX_IDLE_DATA_ZERO(1'b0),
    .TX_INT_DATAWIDTH(2),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1011000),
    .TX_MARGIN_FULL_1(7'b1010111),
    .TX_MARGIN_FULL_2(7'b1010101),
    .TX_MARGIN_FULL_3(7'b1010011),
    .TX_MARGIN_FULL_4(7'b1010001),
    .TX_MARGIN_LOW_0(7'b1001100),
    .TX_MARGIN_LOW_1(7'b1001011),
    .TX_MARGIN_LOW_2(7'b1001000),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PHICAL_CFG0(16'h0020),
    .TX_PHICAL_CFG1(16'h0040),
    .TX_PI_BIASSET(3),
    .TX_PMADATA_OPT(1'b0),
    .TX_PMA_POWER_SAVE(1'b0),
    .TX_PMA_RSV0(16'h0000),
    .TX_PMA_RSV1(16'h0000),
    .TX_PROGCLK_SEL("PREPI"),
    .TX_PROGDIV_CFG(0.000000),
    .TX_PROGDIV_RATE(16'h0001),
    .TX_RXDETECT_CFG(14'h0032),
    .TX_RXDETECT_REF(5),
    .TX_SAMPLE_PERIOD(3'b111),
    .TX_SW_MEAS(2'b00),
    .TX_VREG_CTRL(3'b011),
    .TX_VREG_PDB(1'b1),
    .TX_VREG_VREFSEL(2'b10),
    .TX_XCLK_SEL("TXOUT"),
    .USB_BOTH_BURST_IDLE(1'b0),
    .USB_BURSTMAX_U3WAKE(7'b1111111),
    .USB_BURSTMIN_U3WAKE(7'b1100011),
    .USB_CLK_COR_EQ_EN(1'b0),
    .USB_EXT_CNTL(1'b1),
    .USB_IDLEMAX_POLLING(10'b1010111011),
    .USB_IDLEMIN_POLLING(10'b0100101011),
    .USB_LFPSPING_BURST(9'b000000101),
    .USB_LFPSPOLLING_BURST(9'b000110001),
    .USB_LFPSPOLLING_IDLE_MS(9'b000000100),
    .USB_LFPSU1EXIT_BURST(9'b000011101),
    .USB_LFPSU2LPEXIT_BURST_MS(9'b001100011),
    .USB_LFPSU3WAKE_BURST_MS(9'b111110011),
    .USB_LFPS_TPERIOD(4'b0011),
    .USB_LFPS_TPERIOD_ACCURATE(1'b1),
    .USB_MODE(1'b0),
    .USB_PCIE_ERR_REP_DIS(1'b0),
    .USB_PING_SATA_MAX_INIT(21),
    .USB_PING_SATA_MIN_INIT(12),
    .USB_POLL_SATA_MAX_BURST(8),
    .USB_POLL_SATA_MIN_BURST(4),
    .USB_RAW_ELEC(1'b0),
    .USB_RXIDLE_P0_CTRL(1'b1),
    .USB_TXIDLE_TUNE_ENABLE(1'b1),
    .USB_U1_SATA_MAX_WAKE(7),
    .USB_U1_SATA_MIN_WAKE(4),
    .USB_U2_SAS_MAX_COM(64),
    .USB_U2_SAS_MIN_COM(36),
    .USE_PCS_CLK_PHASE_SEL(1'b0),
    .Y_ALL_MODE(1'b0)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST 
       (.BUFGTCE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_0 ),
        .BUFGTCEMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_313 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_314 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_315 }),
        .BUFGTDIV({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_368 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_369 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_370 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_371 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_372 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_373 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_374 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_375 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_376 }),
        .BUFGTRESET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_1 ),
        .BUFGTRSTMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_316 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_317 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_318 }),
        .CDRSTEPDIR(1'b0),
        .CDRSTEPSQ(1'b0),
        .CDRSTEPSX(1'b0),
        .CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .CPLLFBCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_2 ),
        .CPLLFREQLOCK(1'b0),
        .CPLLLOCK(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_3 ),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b0),
        .CPLLPD(1'b1),
        .CPLLREFCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_4 ),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(1'b1),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(1'b0),
        .DMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_203 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_204 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_205 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_206 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_207 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_208 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_209 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_210 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_211 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_212 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_213 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_214 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_215 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_216 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_217 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_218 }),
        .DMONITOROUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_5 ),
        .DRPADDR(drpaddr_in[19:10]),
        .DRPCLK(drpclk_in),
        .DRPDI(drpdi_in[31:16]),
        .DRPDO(drpdo_out[31:16]),
        .DRPEN(drpen_in[1]),
        .DRPRDY(drprdy_out[1]),
        .DRPRST(1'b0),
        .DRPWE(drpwe_in[1]),
        .EYESCANDATAERROR(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_7 ),
        .EYESCANRESET(1'b0),
        .EYESCANTRIGGER(1'b0),
        .FREQOS(1'b0),
        .GTGREFCLK(1'b0),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTPOWERGOOD(GTYE4_CHANNEL_GTPOWERGOOD[1]),
        .GTREFCLK0(gtrefclk0_in),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_9 ),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(GTYE4_CHANNEL_GTRXRESET),
        .GTRXRESETSEL(1'b0),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(GTYE4_CHANNEL_GTTXRESET[1]),
        .GTTXRESETSEL(1'b0),
        .GTYRXN(gtyrxn_in[1]),
        .GTYRXP(gtyrxp_in[1]),
        .GTYTXN(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_10 ),
        .GTYTXP(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_11 ),
        .INCPCTRL(1'b0),
        .LOOPBACK({1'b0,1'b0,1'b0}),
        .PCIEEQRXEQADAPTDONE(1'b0),
        .PCIERATEGEN3(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_12 ),
        .PCIERATEIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_13 ),
        .PCIERATEQPLLPD({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_299 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_300 }),
        .PCIERATEQPLLRESET({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_301 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_302 }),
        .PCIERSTIDLE(1'b0),
        .PCIERSTTXSYNCSTART(1'b0),
        .PCIESYNCTXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_14 ),
        .PCIEUSERGEN3RDY(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_15 ),
        .PCIEUSERPHYSTATUSRST(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_16 ),
        .PCIEUSERRATEDONE(1'b0),
        .PCIEUSERRATESTART(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_17 ),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_235 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_236 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_237 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_238 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_239 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_240 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_241 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_242 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_243 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_244 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_245 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_246 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_247 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_248 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_249 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_250 }),
        .PHYSTATUS(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_18 ),
        .PINRSRVDAS({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_251 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_252 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_253 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_254 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_255 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_256 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_257 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_258 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_259 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_260 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_261 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_262 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_263 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_264 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_265 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_266 }),
        .POWERPRESENT(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_19 ),
        .QPLL0CLK(qpll0clk_in),
        .QPLL0FREQLOCK(1'b0),
        .QPLL0REFCLK(qpll0refclk_in),
        .QPLL1CLK(1'b0),
        .QPLL1FREQLOCK(1'b0),
        .QPLL1REFCLK(1'b0),
        .RESETEXCEPTION(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_20 ),
        .RESETOVRD(1'b0),
        .RX8B10BEN(1'b0),
        .RXAFECFOKEN(1'b1),
        .RXBUFRESET(1'b0),
        .RXBUFSTATUS({rxbufstatus_out[1],\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_320 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_321 }),
        .RXBYTEISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_21 ),
        .RXBYTEREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_22 ),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(GTYE4_CHANNEL_RXCDRLOCK[1]),
        .RXCDROVRDEN(rxcdrovrden_in),
        .RXCDRPHDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_24 ),
        .RXCDRRESET(1'b0),
        .RXCHANBONDSEQ(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_25 ),
        .RXCHANISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_26 ),
        .RXCHANREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_27 ),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_325 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_326 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_327 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_328 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_329 }),
        .RXCHBONDSLAVE(1'b0),
        .RXCKCALDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_28 ),
        .RXCKCALRESET(1'b0),
        .RXCKCALSTART({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCLKCORCNT({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_303 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_304 }),
        .RXCOMINITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_29 ),
        .RXCOMMADET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_30 ),
        .RXCOMMADETEN(1'b0),
        .RXCOMSASDET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_31 ),
        .RXCOMWAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_32 ),
        .RXCTRL0({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_267 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_268 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_269 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_270 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_271 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_272 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_273 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_274 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_275 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_276 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_277 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_278 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_279 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_280 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_281 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_282 }),
        .RXCTRL1({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_283 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_284 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_285 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_286 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_287 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_288 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_289 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_290 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_291 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_292 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_293 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_294 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_295 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_296 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_297 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_298 }),
        .RXCTRL2({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_336 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_337 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_338 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_339 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_340 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_341 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_342 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_343 }),
        .RXCTRL3({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_344 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_345 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_346 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_347 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_348 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_349 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_350 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_351 }),
        .RXDATA({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_75 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_76 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_77 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_78 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_79 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_80 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_81 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_82 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_83 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_84 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_85 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_86 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_87 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_88 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_89 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_90 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_91 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_92 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_93 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_94 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_95 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_96 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_97 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_98 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_99 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_100 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_101 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_102 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_103 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_104 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_105 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_106 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_107 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_108 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_109 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_110 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_111 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_112 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_113 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_114 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_115 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_116 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_117 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_118 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_119 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_120 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_121 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_122 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_123 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_124 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_125 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_126 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_127 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_128 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_129 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_130 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_131 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_132 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_133 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_134 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_135 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_136 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_137 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_138 ,gtwiz_userdata_rx_out[127:64]}),
        .RXDATAEXTENDRSVD({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_352 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_353 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_354 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_355 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_356 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_357 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_358 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_359 }),
        .RXDATAVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_305 ,rxdatavalid_out[1]}),
        .RXDFEAGCHOLD(1'b0),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFECFOKFCNUM({1'b1,1'b1,1'b0,1'b1}),
        .RXDFECFOKFEN(1'b0),
        .RXDFECFOKFPULSE(1'b0),
        .RXDFECFOKHOLD(1'b0),
        .RXDFECFOKOVREN(1'b0),
        .RXDFEKHHOLD(1'b0),
        .RXDFEKHOVRDEN(1'b0),
        .RXDFELFHOLD(1'b0),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(1'b0),
        .RXDFETAP10HOLD(1'b0),
        .RXDFETAP10OVRDEN(1'b0),
        .RXDFETAP11HOLD(1'b0),
        .RXDFETAP11OVRDEN(1'b0),
        .RXDFETAP12HOLD(1'b0),
        .RXDFETAP12OVRDEN(1'b0),
        .RXDFETAP13HOLD(1'b0),
        .RXDFETAP13OVRDEN(1'b0),
        .RXDFETAP14HOLD(1'b0),
        .RXDFETAP14OVRDEN(1'b0),
        .RXDFETAP15HOLD(1'b0),
        .RXDFETAP15OVRDEN(1'b0),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFETAP6HOLD(1'b0),
        .RXDFETAP6OVRDEN(1'b0),
        .RXDFETAP7HOLD(1'b0),
        .RXDFETAP7OVRDEN(1'b0),
        .RXDFETAP8HOLD(1'b0),
        .RXDFETAP8OVRDEN(1'b0),
        .RXDFETAP9HOLD(1'b0),
        .RXDFETAP9OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_33 ),
        .RXELECIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_34 ),
        .RXELECIDLEMODE({1'b1,1'b1}),
        .RXEQTRAINING(1'b0),
        .RXGEARBOXSLIP(rxgearboxslip_in[1]),
        .RXHEADER({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_330 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_331 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_332 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_333 ,rxheader_out[3:2]}),
        .RXHEADERVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_307 ,rxheadervalid_out[1]}),
        .RXLATCLK(1'b0),
        .RXLFPSTRESETDET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_35 ),
        .RXLFPSU2LPEXITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_36 ),
        .RXLFPSU3WAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_37 ),
        .RXLPMEN(1'b0),
        .RXLPMGCHOLD(1'b0),
        .RXLPMGCOVRDEN(1'b0),
        .RXLPMHFHOLD(1'b0),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(1'b0),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXLPMOSHOLD(1'b0),
        .RXLPMOSOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(1'b0),
        .RXMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_360 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_361 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_362 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_363 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_364 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_365 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_366 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_367 }),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSINTDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_38 ),
        .RXOSINTSTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_39 ),
        .RXOSINTSTROBEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_40 ),
        .RXOSINTSTROBESTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_41 ),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_42 ),
        .RXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_43 ),
        .RXOUTCLKPCS(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_44 ),
        .RXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .RXPCOMMAALIGNEN(1'b0),
        .RXPCSRESET(1'b0),
        .RXPD({1'b0,1'b0}),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_45 ),
        .RXPHALIGNEN(1'b0),
        .RXPHALIGNERR(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_46 ),
        .RXPHDLYPD(1'b1),
        .RXPHDLYRESET(1'b0),
        .RXPLLCLKSEL({1'b1,1'b1}),
        .RXPMARESET(1'b0),
        .RXPMARESETDONE(rxpmaresetdone_out[1]),
        .RXPOLARITY(rxpolarity_in[1]),
        .RXPRBSCNTRESET(1'b0),
        .RXPRBSERR(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_48 ),
        .RXPRBSLOCKED(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_49 ),
        .RXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .RXPRGDIVRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_50 ),
        .RXPROGDIVRESET(GTYE4_CHANNEL_RXPROGDIVRESET),
        .RXRATE({1'b0,1'b0,1'b0}),
        .RXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_51 ),
        .RXRATEMODE(1'b0),
        .RXRECCLKOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_52 ),
        .RXRESETDONE(GTYE4_CHANNEL_RXRESETDONE[1]),
        .RXSLIDE(1'b0),
        .RXSLIDERDY(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_54 ),
        .RXSLIPDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_55 ),
        .RXSLIPOUTCLK(1'b0),
        .RXSLIPOUTCLKRDY(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_56 ),
        .RXSLIPPMA(1'b0),
        .RXSLIPPMARDY(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_57 ),
        .RXSTARTOFSEQ({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_309 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_310 }),
        .RXSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_322 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_323 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_324 }),
        .RXSYNCALLIN(1'b0),
        .RXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_58 ),
        .RXSYNCIN(1'b0),
        .RXSYNCMODE(1'b0),
        .RXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_59 ),
        .RXSYSCLKSEL({1'b1,1'b0}),
        .RXTERMINATION(1'b0),
        .RXUSERRDY(GTYE4_CHANNEL_RXUSERRDY),
        .RXUSRCLK(rxusrclk_in),
        .RXUSRCLK2(rxusrclk2_in),
        .RXVALID(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_60 ),
        .SIGVALIDCLK(1'b0),
        .TSTIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(1'b0),
        .TXBUFSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_311 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_312 }),
        .TXCOMFINISH(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_61 ),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXCTRL0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCTRL1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCTRL2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDATAEXTENDRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDCCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_62 ),
        .TXDCCFORCESTART(1'b0),
        .TXDCCRESET(1'b0),
        .TXDEEMPH({1'b0,1'b0}),
        .TXDETECTRX(1'b0),
        .TXDIFFCTRL({1'b0,1'b1,1'b0,1'b0,1'b0}),
        .TXDLYBYPASS(1'b1),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(1'b0),
        .TXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_63 ),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(1'b0),
        .TXHEADER({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXINHIBIT(1'b0),
        .TXLATCLK(1'b0),
        .TXLFPSTRESET(1'b0),
        .TXLFPSU2LPEXIT(1'b0),
        .TXLFPSU3WAKE(1'b0),
        .TXMAINCURSOR({1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .TXMARGIN({1'b0,1'b0,1'b0}),
        .TXMUXDCDEXHOLD(1'b0),
        .TXMUXDCDORWREN(1'b0),
        .TXONESZEROS(1'b0),
        .TXOUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_64 ),
        .TXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_65 ),
        .TXOUTCLKPCS(GTYE4_CHANNEL_TXOUTCLKPCS[1]),
        .TXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .TXPCSRESET(1'b0),
        .TXPD({1'b0,1'b0}),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_67 ),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(1'b1),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_68 ),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b1),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(GTYE4_CHANNEL_TXRATE[1]),
        .TXPLLCLKSEL({1'b1,1'b1}),
        .TXPMARESET(1'b0),
        .TXPMARESETDONE(txpmaresetdone_out[1]),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRBSFORCEERR(1'b0),
        .TXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .TXPRECURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRGDIVRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_70 ),
        .TXPROGDIVRESET(GTYE4_CHANNEL_TXPROGDIVRESET),
        .TXRATE({1'b0,1'b0,GTYE4_CHANNEL_TXRATE[1]}),
        .TXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_71 ),
        .TXRATEMODE(GTYE4_CHANNEL_TXRATE[1]),
        .TXRESETDONE(GTYE4_CHANNEL_TXRESETDONE[1]),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSWING(1'b0),
        .TXSYNCALLIN(1'b0),
        .TXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_73 ),
        .TXSYNCIN(1'b0),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_74 ),
        .TXSYSCLKSEL({1'b1,1'b0}),
        .TXUSERRDY(GTYE4_CHANNEL_TXUSERRDY),
        .TXUSRCLK(1'b0),
        .TXUSRCLK2(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  GTYE4_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(16'h0000),
    .ADAPT_CFG1(16'hFB1C),
    .ADAPT_CFG2(16'h0000),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b0000000000),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("FALSE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("FALSE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .A_RXPROGDIVRESET(1'b0),
    .A_RXTERMINATION(1'b1),
    .A_TXDIFFCTRL(5'b01100),
    .A_TXPROGDIVRESET(1'b0),
    .CBCC_DATA_SOURCE_SEL("ENCODED"),
    .CDR_SWAP_MODE_EN(1'b0),
    .CFOK_PWRSVE_EN(1'b1),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CH_HSPMUX(16'h9090),
    .CKCAL1_CFG_0(16'b0100000001000000),
    .CKCAL1_CFG_1(16'b0001000001000000),
    .CKCAL1_CFG_2(16'b0010000000001000),
    .CKCAL1_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_0(16'b0100000001000000),
    .CKCAL2_CFG_1(16'b0000000001000000),
    .CKCAL2_CFG_2(16'b0001000000000000),
    .CKCAL2_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_4(16'b0000000000000000),
    .CLK_CORRECT_USE("FALSE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(24),
    .CLK_COR_MIN_LAT(16),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0000000000),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG0(16'h01FA),
    .CPLL_CFG1(16'h002B),
    .CPLL_CFG2(16'h0002),
    .CPLL_CFG3(16'h0000),
    .CPLL_FBDIV(2),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG0(16'h02B2),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .CTLE3_OCAP_EXT_CTRL(3'b000),
    .CTLE3_OCAP_EXT_EN(1'b0),
    .DDI_CTRL(2'b00),
    .DDI_REALIGN_WAIT(15),
    .DEC_MCOMMA_DETECT("FALSE"),
    .DEC_PCOMMA_DETECT("FALSE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DELAY_ELEC(1'b0),
    .DMONITOR_CFG0(10'h000),
    .DMONITOR_CFG1(8'h00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER0(16'h0000),
    .ES_QUALIFIER1(16'h0000),
    .ES_QUALIFIER2(16'h0000),
    .ES_QUALIFIER3(16'h0000),
    .ES_QUALIFIER4(16'h0000),
    .ES_QUALIFIER5(16'h0000),
    .ES_QUALIFIER6(16'h0000),
    .ES_QUALIFIER7(16'h0000),
    .ES_QUALIFIER8(16'h0000),
    .ES_QUALIFIER9(16'h0000),
    .ES_QUAL_MASK0(16'h0000),
    .ES_QUAL_MASK1(16'h0000),
    .ES_QUAL_MASK2(16'h0000),
    .ES_QUAL_MASK3(16'h0000),
    .ES_QUAL_MASK4(16'h0000),
    .ES_QUAL_MASK5(16'h0000),
    .ES_QUAL_MASK6(16'h0000),
    .ES_QUAL_MASK7(16'h0000),
    .ES_QUAL_MASK8(16'h0000),
    .ES_QUAL_MASK9(16'h0000),
    .ES_SDATA_MASK0(16'h0000),
    .ES_SDATA_MASK1(16'h0000),
    .ES_SDATA_MASK2(16'h0000),
    .ES_SDATA_MASK3(16'h0000),
    .ES_SDATA_MASK4(16'h0000),
    .ES_SDATA_MASK5(16'h0000),
    .ES_SDATA_MASK6(16'h0000),
    .ES_SDATA_MASK7(16'h0000),
    .ES_SDATA_MASK8(16'h0000),
    .ES_SDATA_MASK9(16'h0000),
    .EYESCAN_VP_RANGE(0),
    .EYE_SCAN_SWAP_EN(1'b0),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(5'b00001),
    .ISCAN_CK_PH_SEL2(1'b0),
    .LOCAL_MASTER(1'b1),
    .LPBK_BIAS_CTRL(4),
    .LPBK_EN_RCAL_B(1'b0),
    .LPBK_EXT_RCAL(4'b1000),
    .LPBK_IND_CTRL0(5),
    .LPBK_IND_CTRL1(5),
    .LPBK_IND_CTRL2(5),
    .LPBK_RG_CTRL(2),
    .OOBDIVCTL(2'b00),
    .OOB_PWRUP(1'b0),
    .PCI3_AUTO_REALIGN("OVR_1K_BLK"),
    .PCI3_PIPE_RX_ELECIDLE(1'b0),
    .PCI3_RX_ASYNC_EBUF_BYPASS(2'b00),
    .PCI3_RX_ELECIDLE_EI2_ENABLE(1'b0),
    .PCI3_RX_ELECIDLE_H2L_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_H2L_DISABLE(3'b000),
    .PCI3_RX_ELECIDLE_HI_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_LP4_DISABLE(1'b0),
    .PCI3_RX_FIFO_DISABLE(1'b0),
    .PCIE3_CLK_COR_EMPTY_THRSH(5'b00000),
    .PCIE3_CLK_COR_FULL_THRSH(6'b010000),
    .PCIE3_CLK_COR_MAX_LAT(5'b00100),
    .PCIE3_CLK_COR_MIN_LAT(5'b00000),
    .PCIE3_CLK_COR_THRSH_TIMER(6'b001000),
    .PCIE_64B_DYN_CLKSW_DIS("FALSE"),
    .PCIE_BUFG_DIV_CTRL(16'h3500),
    .PCIE_GEN4_64BIT_INT_EN("FALSE"),
    .PCIE_PLL_SEL_MODE_GEN12(2'h2),
    .PCIE_PLL_SEL_MODE_GEN3(2'h2),
    .PCIE_PLL_SEL_MODE_GEN4(2'h2),
    .PCIE_RXPCS_CFG_GEN3(16'h0AA5),
    .PCIE_RXPMA_CFG(16'h280A),
    .PCIE_TXPCS_CFG_GEN3(16'h24A4),
    .PCIE_TXPMA_CFG(16'h280A),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD0(16'h0000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h19),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PREIQ_FREQ_BST(3),
    .RATE_SW_USE_DRP(1'b1),
    .RCLK_SIPO_DLY_ENB(1'b0),
    .RCLK_SIPO_INV_EN(1'b0),
    .RTX_BUF_CML_CTRL(3'b111),
    .RTX_BUF_TERM_CTRL(2'b11),
    .RXBUFRESET_TIME(5'b00011),
    .RXBUF_ADDR_MODE("FAST"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(49),
    .RXBUF_THRESH_OVRD("TRUE"),
    .RXBUF_THRESH_UNDFLW(7),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG0(16'h0003),
    .RXCDR_CFG0_GEN3(16'h0003),
    .RXCDR_CFG1(16'h0000),
    .RXCDR_CFG1_GEN3(16'h0000),
    .RXCDR_CFG2(16'h01E9),
    .RXCDR_CFG2_GEN2(10'h269),
    .RXCDR_CFG2_GEN3(16'h0269),
    .RXCDR_CFG2_GEN4(16'h0164),
    .RXCDR_CFG3(16'h0010),
    .RXCDR_CFG3_GEN2(6'h10),
    .RXCDR_CFG3_GEN3(16'h0010),
    .RXCDR_CFG3_GEN4(16'h0010),
    .RXCDR_CFG4(16'h5CF6),
    .RXCDR_CFG4_GEN3(16'h5CF6),
    .RXCDR_CFG5(16'hB46B),
    .RXCDR_CFG5_GEN3(16'h146B),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG0(16'h2201),
    .RXCDR_LOCK_CFG1(16'h9FFF),
    .RXCDR_LOCK_CFG2(16'h0000),
    .RXCDR_LOCK_CFG3(16'h0000),
    .RXCDR_LOCK_CFG4(16'h0000),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXCFOK_CFG0(16'h0000),
    .RXCFOK_CFG1(16'h8015),
    .RXCFOK_CFG2(16'h02AE),
    .RXCKCAL1_IQ_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_I_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_Q_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_DX_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_D_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_S_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_X_LOOP_RST_CFG(16'h0004),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDFELPM_KL_CFG0(16'h0000),
    .RXDFELPM_KL_CFG1(16'hA082),
    .RXDFELPM_KL_CFG2(16'h0100),
    .RXDFE_CFG0(16'h0A00),
    .RXDFE_CFG1(16'h0000),
    .RXDFE_GC_CFG0(16'h0000),
    .RXDFE_GC_CFG1(16'h8000),
    .RXDFE_GC_CFG2(16'hFFE0),
    .RXDFE_H2_CFG0(16'h0000),
    .RXDFE_H2_CFG1(16'h0002),
    .RXDFE_H3_CFG0(16'h0000),
    .RXDFE_H3_CFG1(16'h8002),
    .RXDFE_H4_CFG0(16'h0000),
    .RXDFE_H4_CFG1(16'h8002),
    .RXDFE_H5_CFG0(16'h0000),
    .RXDFE_H5_CFG1(16'h8002),
    .RXDFE_H6_CFG0(16'h0000),
    .RXDFE_H6_CFG1(16'h8002),
    .RXDFE_H7_CFG0(16'h0000),
    .RXDFE_H7_CFG1(16'h8002),
    .RXDFE_H8_CFG0(16'h0000),
    .RXDFE_H8_CFG1(16'h8002),
    .RXDFE_H9_CFG0(16'h0000),
    .RXDFE_H9_CFG1(16'h8002),
    .RXDFE_HA_CFG0(16'h0000),
    .RXDFE_HA_CFG1(16'h8002),
    .RXDFE_HB_CFG0(16'h0000),
    .RXDFE_HB_CFG1(16'h8002),
    .RXDFE_HC_CFG0(16'h0000),
    .RXDFE_HC_CFG1(16'h8002),
    .RXDFE_HD_CFG0(16'h0000),
    .RXDFE_HD_CFG1(16'h8002),
    .RXDFE_HE_CFG0(16'h0000),
    .RXDFE_HE_CFG1(16'h8002),
    .RXDFE_HF_CFG0(16'h0000),
    .RXDFE_HF_CFG1(16'h8002),
    .RXDFE_KH_CFG0(16'h8000),
    .RXDFE_KH_CFG1(16'hFE00),
    .RXDFE_KH_CFG2(16'h281C),
    .RXDFE_KH_CFG3(16'h4120),
    .RXDFE_OS_CFG0(16'h2000),
    .RXDFE_OS_CFG1(16'h8000),
    .RXDFE_UT_CFG0(16'h0000),
    .RXDFE_UT_CFG1(16'h0003),
    .RXDFE_UT_CFG2(16'h0000),
    .RXDFE_VP_CFG0(16'h0000),
    .RXDFE_VP_CFG1(16'h0033),
    .RXDLY_CFG(16'h0010),
    .RXDLY_LCFG(16'h0030),
    .RXELECIDLE_CFG("SIGCFG_4"),
    .RXGBOX_FIFO_INIT_RD_ADDR(3),
    .RXGEARBOX_EN("TRUE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_CFG(16'h0000),
    .RXLPM_GC_CFG(16'hF800),
    .RXLPM_KH_CFG0(16'h0000),
    .RXLPM_KH_CFG1(16'hA002),
    .RXLPM_OS_CFG0(16'h0000),
    .RXLPM_OS_CFG1(16'h8002),
    .RXOOB_CFG(9'b000000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOUT_DIV(1),
    .RXPCSRESET_TIME(5'b00011),
    .RXPHBEACON_CFG(16'h0000),
    .RXPHDLY_CFG(16'h2070),
    .RXPHSAMP_CFG(16'h2100),
    .RXPHSLIP_CFG(16'h9933),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(16'h3006),
    .RXPI_CFG1(16'b0000000000000000),
    .RXPMACLK_SEL("DATA"),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXPRBS_LINKACQ_CNT(15),
    .RXREFCLKDIV2_SEL(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_AFE_CM_EN(1'b0),
    .RX_BIAS_CFG0(16'h12B0),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CAPFF_SARC_ENB(1'b0),
    .RX_CLK25_DIV(7),
    .RX_CLKMUX_EN(1'b1),
    .RX_CLK_SLIP_OVRD(5'b00000),
    .RX_CM_BUF_CFG(4'b1010),
    .RX_CM_BUF_PD(1'b0),
    .RX_CM_SEL(3),
    .RX_CM_TRIM(10),
    .RX_CTLE_PWR_SAVING(1'b0),
    .RX_CTLE_RES_CTRL(4'b0000),
    .RX_DATA_WIDTH(64),
    .RX_DDI_SEL(6'b000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DEGEN_CTRL(3'b111),
    .RX_DFELPM_CFG0(10),
    .RX_DFELPM_CFG1(1'b1),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG1(4),
    .RX_DFE_KL_LPM_KH_CFG0(3),
    .RX_DFE_KL_LPM_KH_CFG1(2),
    .RX_DFE_KL_LPM_KL_CFG0(2'b11),
    .RX_DFE_KL_LPM_KL_CFG1(2),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_DIVRESET_TIME(5'b00001),
    .RX_EN_CTLE_RCAL_B(1'b0),
    .RX_EN_SUM_RCAL_B(0),
    .RX_EYESCAN_VS_CODE(7'b0000000),
    .RX_EYESCAN_VS_NEG_DIR(1'b0),
    .RX_EYESCAN_VS_RANGE(2'b10),
    .RX_EYESCAN_VS_UT_SIGN(1'b0),
    .RX_FABINT_USRCLK_FLOP(1'b0),
    .RX_I2V_FILTER_EN(1'b1),
    .RX_INT_DATAWIDTH(2),
    .RX_PMA_POWER_SAVE(1'b0),
    .RX_PMA_RSV0(16'h002F),
    .RX_PROGDIV_CFG(0.000000),
    .RX_PROGDIV_RATE(16'h0001),
    .RX_RESLOAD_CTRL(4'b0000),
    .RX_RESLOAD_OVRD(1'b0),
    .RX_SAMPLE_PERIOD(3'b111),
    .RX_SIG_VALID_DLY(11),
    .RX_SUM_DEGEN_AVTT_OVERITE(1),
    .RX_SUM_DFETAPREP_EN(1'b0),
    .RX_SUM_IREF_TUNE(4'b0000),
    .RX_SUM_PWR_SAVING(0),
    .RX_SUM_RES_CTRL(4'b0000),
    .RX_SUM_VCMTUNE(4'b1001),
    .RX_SUM_VCM_BIAS_TUNE_EN(1'b1),
    .RX_SUM_VCM_OVWR(1'b0),
    .RX_SUM_VREF_TUNE(3'b100),
    .RX_TUNE_AFE_OS(2'b10),
    .RX_VREG_CTRL(3'b010),
    .RX_VREG_PDB(1'b1),
    .RX_WIDEMODE_CDR(2'b10),
    .RX_WIDEMODE_CDR_GEN3(2'b00),
    .RX_WIDEMODE_CDR_GEN4(2'b01),
    .RX_XCLK_SEL("RXDES"),
    .RX_XMODE_SEL(1'b0),
    .SAMPLE_CLK_PHASE(1'b0),
    .SAS_12G_MODE(1'b0),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SHOW_REALIGN_COMMA("TRUE"),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_MODE("FAST"),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("Z"),
    .SRSTMODE(1'b0),
    .TAPDLY_SET_TX(2'h0),
    .TERM_RCAL_CFG(15'b100001000000010),
    .TERM_RCAL_OVRD(3'b001),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV0(8'h00),
    .TST_RSV1(8'h00),
    .TXBUF_EN("TRUE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h8010),
    .TXDLY_LCFG(16'h0030),
    .TXDRV_FREQBAND(3),
    .TXFE_CFG0(16'b0000001111000110),
    .TXFE_CFG1(16'b1111100000000000),
    .TXFE_CFG2(16'b1111100000000000),
    .TXFE_CFG3(16'b1111100000000000),
    .TXFIFO_ADDR_CFG("LOW"),
    .TXGBOX_FIFO_INIT_RD_ADDR(4),
    .TXGEARBOX_EN("TRUE"),
    .TXOUT_DIV(1),
    .TXPCSRESET_TIME(5'b00011),
    .TXPHDLY_CFG0(16'h6070),
    .TXPHDLY_CFG1(16'h000E),
    .TXPH_CFG(16'h0723),
    .TXPH_CFG2(16'h0000),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(16'b0011000000000000),
    .TXPI_CFG1(16'b0000000000000000),
    .TXPI_GRAY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_PPM(1'b0),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b001),
    .TXPMARESET_TIME(5'b00011),
    .TXREFCLKDIV2_SEL(1'b0),
    .TXSWBST_BST(1),
    .TXSWBST_EN(1),
    .TXSWBST_MAG(4),
    .TXSYNC_MULTILANE(1'b1),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(7),
    .TX_CLKMUX_EN(1'b1),
    .TX_DATA_WIDTH(64),
    .TX_DCC_LOOP_RST_CFG(16'h0004),
    .TX_DEEMPH0(6'b000000),
    .TX_DEEMPH1(6'b000000),
    .TX_DEEMPH2(6'b000000),
    .TX_DEEMPH3(6'b000000),
    .TX_DIVRESET_TIME(5'b00001),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b011),
    .TX_FABINT_USRCLK_FLOP(1'b0),
    .TX_FIFO_BYP_EN(1'b0),
    .TX_IDLE_DATA_ZERO(1'b0),
    .TX_INT_DATAWIDTH(2),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1011000),
    .TX_MARGIN_FULL_1(7'b1010111),
    .TX_MARGIN_FULL_2(7'b1010101),
    .TX_MARGIN_FULL_3(7'b1010011),
    .TX_MARGIN_FULL_4(7'b1010001),
    .TX_MARGIN_LOW_0(7'b1001100),
    .TX_MARGIN_LOW_1(7'b1001011),
    .TX_MARGIN_LOW_2(7'b1001000),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PHICAL_CFG0(16'h0020),
    .TX_PHICAL_CFG1(16'h0040),
    .TX_PI_BIASSET(3),
    .TX_PMADATA_OPT(1'b0),
    .TX_PMA_POWER_SAVE(1'b0),
    .TX_PMA_RSV0(16'h0000),
    .TX_PMA_RSV1(16'h0000),
    .TX_PROGCLK_SEL("PREPI"),
    .TX_PROGDIV_CFG(0.000000),
    .TX_PROGDIV_RATE(16'h0001),
    .TX_RXDETECT_CFG(14'h0032),
    .TX_RXDETECT_REF(5),
    .TX_SAMPLE_PERIOD(3'b111),
    .TX_SW_MEAS(2'b00),
    .TX_VREG_CTRL(3'b011),
    .TX_VREG_PDB(1'b1),
    .TX_VREG_VREFSEL(2'b10),
    .TX_XCLK_SEL("TXOUT"),
    .USB_BOTH_BURST_IDLE(1'b0),
    .USB_BURSTMAX_U3WAKE(7'b1111111),
    .USB_BURSTMIN_U3WAKE(7'b1100011),
    .USB_CLK_COR_EQ_EN(1'b0),
    .USB_EXT_CNTL(1'b1),
    .USB_IDLEMAX_POLLING(10'b1010111011),
    .USB_IDLEMIN_POLLING(10'b0100101011),
    .USB_LFPSPING_BURST(9'b000000101),
    .USB_LFPSPOLLING_BURST(9'b000110001),
    .USB_LFPSPOLLING_IDLE_MS(9'b000000100),
    .USB_LFPSU1EXIT_BURST(9'b000011101),
    .USB_LFPSU2LPEXIT_BURST_MS(9'b001100011),
    .USB_LFPSU3WAKE_BURST_MS(9'b111110011),
    .USB_LFPS_TPERIOD(4'b0011),
    .USB_LFPS_TPERIOD_ACCURATE(1'b1),
    .USB_MODE(1'b0),
    .USB_PCIE_ERR_REP_DIS(1'b0),
    .USB_PING_SATA_MAX_INIT(21),
    .USB_PING_SATA_MIN_INIT(12),
    .USB_POLL_SATA_MAX_BURST(8),
    .USB_POLL_SATA_MIN_BURST(4),
    .USB_RAW_ELEC(1'b0),
    .USB_RXIDLE_P0_CTRL(1'b1),
    .USB_TXIDLE_TUNE_ENABLE(1'b1),
    .USB_U1_SATA_MAX_WAKE(7),
    .USB_U1_SATA_MIN_WAKE(4),
    .USB_U2_SAS_MAX_COM(64),
    .USB_U2_SAS_MIN_COM(36),
    .USE_PCS_CLK_PHASE_SEL(1'b0),
    .Y_ALL_MODE(1'b0)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST 
       (.BUFGTCE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_0 ),
        .BUFGTCEMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_313 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_314 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_315 }),
        .BUFGTDIV({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_368 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_369 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_370 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_371 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_372 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_373 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_374 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_375 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_376 }),
        .BUFGTRESET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_1 ),
        .BUFGTRSTMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_316 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_317 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_318 }),
        .CDRSTEPDIR(1'b0),
        .CDRSTEPSQ(1'b0),
        .CDRSTEPSX(1'b0),
        .CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .CPLLFBCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_2 ),
        .CPLLFREQLOCK(1'b0),
        .CPLLLOCK(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_3 ),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b0),
        .CPLLPD(1'b1),
        .CPLLREFCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_4 ),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(1'b1),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(1'b0),
        .DMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_203 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_204 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_205 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_206 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_207 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_208 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_209 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_210 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_211 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_212 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_213 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_214 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_215 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_216 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_217 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_218 }),
        .DMONITOROUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_5 ),
        .DRPADDR(drpaddr_in[29:20]),
        .DRPCLK(drpclk_in),
        .DRPDI(drpdi_in[47:32]),
        .DRPDO(drpdo_out[47:32]),
        .DRPEN(drpen_in[2]),
        .DRPRDY(drprdy_out[2]),
        .DRPRST(1'b0),
        .DRPWE(drpwe_in[2]),
        .EYESCANDATAERROR(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_7 ),
        .EYESCANRESET(1'b0),
        .EYESCANTRIGGER(1'b0),
        .FREQOS(1'b0),
        .GTGREFCLK(1'b0),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTPOWERGOOD(GTYE4_CHANNEL_GTPOWERGOOD[2]),
        .GTREFCLK0(gtrefclk0_in),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_9 ),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(GTYE4_CHANNEL_GTRXRESET),
        .GTRXRESETSEL(1'b0),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(GTYE4_CHANNEL_GTTXRESET[2]),
        .GTTXRESETSEL(1'b0),
        .GTYRXN(gtyrxn_in[2]),
        .GTYRXP(gtyrxp_in[2]),
        .GTYTXN(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_10 ),
        .GTYTXP(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_11 ),
        .INCPCTRL(1'b0),
        .LOOPBACK({1'b0,1'b0,1'b0}),
        .PCIEEQRXEQADAPTDONE(1'b0),
        .PCIERATEGEN3(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_12 ),
        .PCIERATEIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_13 ),
        .PCIERATEQPLLPD({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_299 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_300 }),
        .PCIERATEQPLLRESET({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_301 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_302 }),
        .PCIERSTIDLE(1'b0),
        .PCIERSTTXSYNCSTART(1'b0),
        .PCIESYNCTXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_14 ),
        .PCIEUSERGEN3RDY(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_15 ),
        .PCIEUSERPHYSTATUSRST(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_16 ),
        .PCIEUSERRATEDONE(1'b0),
        .PCIEUSERRATESTART(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_17 ),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_235 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_236 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_237 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_238 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_239 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_240 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_241 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_242 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_243 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_244 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_245 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_246 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_247 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_248 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_249 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_250 }),
        .PHYSTATUS(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_18 ),
        .PINRSRVDAS({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_251 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_252 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_253 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_254 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_255 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_256 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_257 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_258 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_259 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_260 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_261 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_262 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_263 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_264 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_265 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_266 }),
        .POWERPRESENT(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_19 ),
        .QPLL0CLK(qpll0clk_in),
        .QPLL0FREQLOCK(1'b0),
        .QPLL0REFCLK(qpll0refclk_in),
        .QPLL1CLK(1'b0),
        .QPLL1FREQLOCK(1'b0),
        .QPLL1REFCLK(1'b0),
        .RESETEXCEPTION(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_20 ),
        .RESETOVRD(1'b0),
        .RX8B10BEN(1'b0),
        .RXAFECFOKEN(1'b1),
        .RXBUFRESET(1'b0),
        .RXBUFSTATUS({rxbufstatus_out[2],\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_320 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_321 }),
        .RXBYTEISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_21 ),
        .RXBYTEREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_22 ),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(GTYE4_CHANNEL_RXCDRLOCK[2]),
        .RXCDROVRDEN(rxcdrovrden_in),
        .RXCDRPHDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_24 ),
        .RXCDRRESET(1'b0),
        .RXCHANBONDSEQ(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_25 ),
        .RXCHANISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_26 ),
        .RXCHANREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_27 ),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_325 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_326 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_327 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_328 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_329 }),
        .RXCHBONDSLAVE(1'b0),
        .RXCKCALDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_28 ),
        .RXCKCALRESET(1'b0),
        .RXCKCALSTART({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCLKCORCNT({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_303 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_304 }),
        .RXCOMINITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_29 ),
        .RXCOMMADET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_30 ),
        .RXCOMMADETEN(1'b0),
        .RXCOMSASDET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_31 ),
        .RXCOMWAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_32 ),
        .RXCTRL0({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_267 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_268 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_269 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_270 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_271 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_272 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_273 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_274 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_275 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_276 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_277 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_278 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_279 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_280 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_281 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_282 }),
        .RXCTRL1({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_283 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_284 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_285 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_286 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_287 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_288 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_289 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_290 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_291 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_292 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_293 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_294 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_295 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_296 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_297 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_298 }),
        .RXCTRL2({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_336 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_337 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_338 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_339 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_340 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_341 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_342 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_343 }),
        .RXCTRL3({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_344 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_345 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_346 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_347 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_348 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_349 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_350 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_351 }),
        .RXDATA({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_75 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_76 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_77 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_78 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_79 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_80 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_81 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_82 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_83 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_84 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_85 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_86 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_87 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_88 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_89 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_90 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_91 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_92 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_93 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_94 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_95 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_96 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_97 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_98 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_99 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_100 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_101 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_102 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_103 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_104 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_105 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_106 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_107 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_108 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_109 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_110 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_111 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_112 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_113 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_114 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_115 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_116 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_117 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_118 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_119 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_120 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_121 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_122 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_123 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_124 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_125 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_126 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_127 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_128 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_129 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_130 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_131 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_132 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_133 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_134 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_135 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_136 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_137 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_138 ,gtwiz_userdata_rx_out[191:128]}),
        .RXDATAEXTENDRSVD({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_352 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_353 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_354 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_355 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_356 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_357 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_358 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_359 }),
        .RXDATAVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_305 ,rxdatavalid_out[2]}),
        .RXDFEAGCHOLD(1'b0),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFECFOKFCNUM({1'b1,1'b1,1'b0,1'b1}),
        .RXDFECFOKFEN(1'b0),
        .RXDFECFOKFPULSE(1'b0),
        .RXDFECFOKHOLD(1'b0),
        .RXDFECFOKOVREN(1'b0),
        .RXDFEKHHOLD(1'b0),
        .RXDFEKHOVRDEN(1'b0),
        .RXDFELFHOLD(1'b0),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(1'b0),
        .RXDFETAP10HOLD(1'b0),
        .RXDFETAP10OVRDEN(1'b0),
        .RXDFETAP11HOLD(1'b0),
        .RXDFETAP11OVRDEN(1'b0),
        .RXDFETAP12HOLD(1'b0),
        .RXDFETAP12OVRDEN(1'b0),
        .RXDFETAP13HOLD(1'b0),
        .RXDFETAP13OVRDEN(1'b0),
        .RXDFETAP14HOLD(1'b0),
        .RXDFETAP14OVRDEN(1'b0),
        .RXDFETAP15HOLD(1'b0),
        .RXDFETAP15OVRDEN(1'b0),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFETAP6HOLD(1'b0),
        .RXDFETAP6OVRDEN(1'b0),
        .RXDFETAP7HOLD(1'b0),
        .RXDFETAP7OVRDEN(1'b0),
        .RXDFETAP8HOLD(1'b0),
        .RXDFETAP8OVRDEN(1'b0),
        .RXDFETAP9HOLD(1'b0),
        .RXDFETAP9OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_33 ),
        .RXELECIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_34 ),
        .RXELECIDLEMODE({1'b1,1'b1}),
        .RXEQTRAINING(1'b0),
        .RXGEARBOXSLIP(rxgearboxslip_in[2]),
        .RXHEADER({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_330 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_331 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_332 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_333 ,rxheader_out[5:4]}),
        .RXHEADERVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_307 ,rxheadervalid_out[2]}),
        .RXLATCLK(1'b0),
        .RXLFPSTRESETDET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_35 ),
        .RXLFPSU2LPEXITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_36 ),
        .RXLFPSU3WAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_37 ),
        .RXLPMEN(1'b0),
        .RXLPMGCHOLD(1'b0),
        .RXLPMGCOVRDEN(1'b0),
        .RXLPMHFHOLD(1'b0),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(1'b0),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXLPMOSHOLD(1'b0),
        .RXLPMOSOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(1'b0),
        .RXMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_360 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_361 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_362 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_363 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_364 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_365 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_366 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_367 }),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSINTDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_38 ),
        .RXOSINTSTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_39 ),
        .RXOSINTSTROBEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_40 ),
        .RXOSINTSTROBESTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_41 ),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(rxoutclk_out),
        .RXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_43 ),
        .RXOUTCLKPCS(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_44 ),
        .RXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .RXPCOMMAALIGNEN(1'b0),
        .RXPCSRESET(1'b0),
        .RXPD({1'b0,1'b0}),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_45 ),
        .RXPHALIGNEN(1'b0),
        .RXPHALIGNERR(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_46 ),
        .RXPHDLYPD(1'b1),
        .RXPHDLYRESET(1'b0),
        .RXPLLCLKSEL({1'b1,1'b1}),
        .RXPMARESET(1'b0),
        .RXPMARESETDONE(rxpmaresetdone_out[2]),
        .RXPOLARITY(rxpolarity_in[2]),
        .RXPRBSCNTRESET(1'b0),
        .RXPRBSERR(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_48 ),
        .RXPRBSLOCKED(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_49 ),
        .RXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .RXPRGDIVRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_50 ),
        .RXPROGDIVRESET(GTYE4_CHANNEL_RXPROGDIVRESET),
        .RXRATE({1'b0,1'b0,1'b0}),
        .RXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_51 ),
        .RXRATEMODE(1'b0),
        .RXRECCLKOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_52 ),
        .RXRESETDONE(GTYE4_CHANNEL_RXRESETDONE[2]),
        .RXSLIDE(1'b0),
        .RXSLIDERDY(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_54 ),
        .RXSLIPDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_55 ),
        .RXSLIPOUTCLK(1'b0),
        .RXSLIPOUTCLKRDY(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_56 ),
        .RXSLIPPMA(1'b0),
        .RXSLIPPMARDY(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_57 ),
        .RXSTARTOFSEQ({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_309 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_310 }),
        .RXSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_322 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_323 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_324 }),
        .RXSYNCALLIN(1'b0),
        .RXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_58 ),
        .RXSYNCIN(1'b0),
        .RXSYNCMODE(1'b0),
        .RXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_59 ),
        .RXSYSCLKSEL({1'b1,1'b0}),
        .RXTERMINATION(1'b0),
        .RXUSERRDY(GTYE4_CHANNEL_RXUSERRDY),
        .RXUSRCLK(rxusrclk_in),
        .RXUSRCLK2(rxusrclk2_in),
        .RXVALID(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_60 ),
        .SIGVALIDCLK(1'b0),
        .TSTIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(1'b0),
        .TXBUFSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_311 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_312 }),
        .TXCOMFINISH(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_61 ),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXCTRL0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCTRL1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCTRL2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDATAEXTENDRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDCCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_62 ),
        .TXDCCFORCESTART(1'b0),
        .TXDCCRESET(1'b0),
        .TXDEEMPH({1'b0,1'b0}),
        .TXDETECTRX(1'b0),
        .TXDIFFCTRL({1'b0,1'b1,1'b0,1'b0,1'b0}),
        .TXDLYBYPASS(1'b1),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(1'b0),
        .TXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_63 ),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(1'b0),
        .TXHEADER({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXINHIBIT(1'b0),
        .TXLATCLK(1'b0),
        .TXLFPSTRESET(1'b0),
        .TXLFPSU2LPEXIT(1'b0),
        .TXLFPSU3WAKE(1'b0),
        .TXMAINCURSOR({1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .TXMARGIN({1'b0,1'b0,1'b0}),
        .TXMUXDCDEXHOLD(1'b0),
        .TXMUXDCDORWREN(1'b0),
        .TXONESZEROS(1'b0),
        .TXOUTCLK(txoutclk_out),
        .TXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_65 ),
        .TXOUTCLKPCS(GTYE4_CHANNEL_TXOUTCLKPCS[2]),
        .TXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .TXPCSRESET(1'b0),
        .TXPD({1'b0,1'b0}),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_67 ),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(1'b1),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_68 ),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b1),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(GTYE4_CHANNEL_TXRATE[2]),
        .TXPLLCLKSEL({1'b1,1'b1}),
        .TXPMARESET(1'b0),
        .TXPMARESETDONE(txpmaresetdone_out[2]),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRBSFORCEERR(1'b0),
        .TXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .TXPRECURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRGDIVRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_70 ),
        .TXPROGDIVRESET(GTYE4_CHANNEL_TXPROGDIVRESET),
        .TXRATE({1'b0,1'b0,GTYE4_CHANNEL_TXRATE[2]}),
        .TXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_71 ),
        .TXRATEMODE(GTYE4_CHANNEL_TXRATE[2]),
        .TXRESETDONE(GTYE4_CHANNEL_TXRESETDONE[2]),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSWING(1'b0),
        .TXSYNCALLIN(1'b0),
        .TXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_73 ),
        .TXSYNCIN(1'b0),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_74 ),
        .TXSYSCLKSEL({1'b1,1'b0}),
        .TXUSERRDY(GTYE4_CHANNEL_TXUSERRDY),
        .TXUSRCLK(1'b0),
        .TXUSRCLK2(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  GTYE4_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(16'h0000),
    .ADAPT_CFG1(16'hFB1C),
    .ADAPT_CFG2(16'h0000),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b0000000000),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("FALSE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("FALSE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .A_RXPROGDIVRESET(1'b0),
    .A_RXTERMINATION(1'b1),
    .A_TXDIFFCTRL(5'b01100),
    .A_TXPROGDIVRESET(1'b0),
    .CBCC_DATA_SOURCE_SEL("ENCODED"),
    .CDR_SWAP_MODE_EN(1'b0),
    .CFOK_PWRSVE_EN(1'b1),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CH_HSPMUX(16'h9090),
    .CKCAL1_CFG_0(16'b0100000001000000),
    .CKCAL1_CFG_1(16'b0001000001000000),
    .CKCAL1_CFG_2(16'b0010000000001000),
    .CKCAL1_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_0(16'b0100000001000000),
    .CKCAL2_CFG_1(16'b0000000001000000),
    .CKCAL2_CFG_2(16'b0001000000000000),
    .CKCAL2_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_4(16'b0000000000000000),
    .CLK_CORRECT_USE("FALSE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(24),
    .CLK_COR_MIN_LAT(16),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0000000000),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG0(16'h01FA),
    .CPLL_CFG1(16'h002B),
    .CPLL_CFG2(16'h0002),
    .CPLL_CFG3(16'h0000),
    .CPLL_FBDIV(2),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG0(16'h02B2),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .CTLE3_OCAP_EXT_CTRL(3'b000),
    .CTLE3_OCAP_EXT_EN(1'b0),
    .DDI_CTRL(2'b00),
    .DDI_REALIGN_WAIT(15),
    .DEC_MCOMMA_DETECT("FALSE"),
    .DEC_PCOMMA_DETECT("FALSE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DELAY_ELEC(1'b0),
    .DMONITOR_CFG0(10'h000),
    .DMONITOR_CFG1(8'h00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER0(16'h0000),
    .ES_QUALIFIER1(16'h0000),
    .ES_QUALIFIER2(16'h0000),
    .ES_QUALIFIER3(16'h0000),
    .ES_QUALIFIER4(16'h0000),
    .ES_QUALIFIER5(16'h0000),
    .ES_QUALIFIER6(16'h0000),
    .ES_QUALIFIER7(16'h0000),
    .ES_QUALIFIER8(16'h0000),
    .ES_QUALIFIER9(16'h0000),
    .ES_QUAL_MASK0(16'h0000),
    .ES_QUAL_MASK1(16'h0000),
    .ES_QUAL_MASK2(16'h0000),
    .ES_QUAL_MASK3(16'h0000),
    .ES_QUAL_MASK4(16'h0000),
    .ES_QUAL_MASK5(16'h0000),
    .ES_QUAL_MASK6(16'h0000),
    .ES_QUAL_MASK7(16'h0000),
    .ES_QUAL_MASK8(16'h0000),
    .ES_QUAL_MASK9(16'h0000),
    .ES_SDATA_MASK0(16'h0000),
    .ES_SDATA_MASK1(16'h0000),
    .ES_SDATA_MASK2(16'h0000),
    .ES_SDATA_MASK3(16'h0000),
    .ES_SDATA_MASK4(16'h0000),
    .ES_SDATA_MASK5(16'h0000),
    .ES_SDATA_MASK6(16'h0000),
    .ES_SDATA_MASK7(16'h0000),
    .ES_SDATA_MASK8(16'h0000),
    .ES_SDATA_MASK9(16'h0000),
    .EYESCAN_VP_RANGE(0),
    .EYE_SCAN_SWAP_EN(1'b0),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(5'b00001),
    .ISCAN_CK_PH_SEL2(1'b0),
    .LOCAL_MASTER(1'b1),
    .LPBK_BIAS_CTRL(4),
    .LPBK_EN_RCAL_B(1'b0),
    .LPBK_EXT_RCAL(4'b1000),
    .LPBK_IND_CTRL0(5),
    .LPBK_IND_CTRL1(5),
    .LPBK_IND_CTRL2(5),
    .LPBK_RG_CTRL(2),
    .OOBDIVCTL(2'b00),
    .OOB_PWRUP(1'b0),
    .PCI3_AUTO_REALIGN("OVR_1K_BLK"),
    .PCI3_PIPE_RX_ELECIDLE(1'b0),
    .PCI3_RX_ASYNC_EBUF_BYPASS(2'b00),
    .PCI3_RX_ELECIDLE_EI2_ENABLE(1'b0),
    .PCI3_RX_ELECIDLE_H2L_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_H2L_DISABLE(3'b000),
    .PCI3_RX_ELECIDLE_HI_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_LP4_DISABLE(1'b0),
    .PCI3_RX_FIFO_DISABLE(1'b0),
    .PCIE3_CLK_COR_EMPTY_THRSH(5'b00000),
    .PCIE3_CLK_COR_FULL_THRSH(6'b010000),
    .PCIE3_CLK_COR_MAX_LAT(5'b00100),
    .PCIE3_CLK_COR_MIN_LAT(5'b00000),
    .PCIE3_CLK_COR_THRSH_TIMER(6'b001000),
    .PCIE_64B_DYN_CLKSW_DIS("FALSE"),
    .PCIE_BUFG_DIV_CTRL(16'h3500),
    .PCIE_GEN4_64BIT_INT_EN("FALSE"),
    .PCIE_PLL_SEL_MODE_GEN12(2'h2),
    .PCIE_PLL_SEL_MODE_GEN3(2'h2),
    .PCIE_PLL_SEL_MODE_GEN4(2'h2),
    .PCIE_RXPCS_CFG_GEN3(16'h0AA5),
    .PCIE_RXPMA_CFG(16'h280A),
    .PCIE_TXPCS_CFG_GEN3(16'h24A4),
    .PCIE_TXPMA_CFG(16'h280A),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD0(16'h0000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h19),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PREIQ_FREQ_BST(3),
    .RATE_SW_USE_DRP(1'b1),
    .RCLK_SIPO_DLY_ENB(1'b0),
    .RCLK_SIPO_INV_EN(1'b0),
    .RTX_BUF_CML_CTRL(3'b111),
    .RTX_BUF_TERM_CTRL(2'b11),
    .RXBUFRESET_TIME(5'b00011),
    .RXBUF_ADDR_MODE("FAST"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(49),
    .RXBUF_THRESH_OVRD("TRUE"),
    .RXBUF_THRESH_UNDFLW(7),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG0(16'h0003),
    .RXCDR_CFG0_GEN3(16'h0003),
    .RXCDR_CFG1(16'h0000),
    .RXCDR_CFG1_GEN3(16'h0000),
    .RXCDR_CFG2(16'h01E9),
    .RXCDR_CFG2_GEN2(10'h269),
    .RXCDR_CFG2_GEN3(16'h0269),
    .RXCDR_CFG2_GEN4(16'h0164),
    .RXCDR_CFG3(16'h0010),
    .RXCDR_CFG3_GEN2(6'h10),
    .RXCDR_CFG3_GEN3(16'h0010),
    .RXCDR_CFG3_GEN4(16'h0010),
    .RXCDR_CFG4(16'h5CF6),
    .RXCDR_CFG4_GEN3(16'h5CF6),
    .RXCDR_CFG5(16'hB46B),
    .RXCDR_CFG5_GEN3(16'h146B),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG0(16'h2201),
    .RXCDR_LOCK_CFG1(16'h9FFF),
    .RXCDR_LOCK_CFG2(16'h0000),
    .RXCDR_LOCK_CFG3(16'h0000),
    .RXCDR_LOCK_CFG4(16'h0000),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXCFOK_CFG0(16'h0000),
    .RXCFOK_CFG1(16'h8015),
    .RXCFOK_CFG2(16'h02AE),
    .RXCKCAL1_IQ_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_I_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_Q_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_DX_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_D_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_S_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_X_LOOP_RST_CFG(16'h0004),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDFELPM_KL_CFG0(16'h0000),
    .RXDFELPM_KL_CFG1(16'hA082),
    .RXDFELPM_KL_CFG2(16'h0100),
    .RXDFE_CFG0(16'h0A00),
    .RXDFE_CFG1(16'h0000),
    .RXDFE_GC_CFG0(16'h0000),
    .RXDFE_GC_CFG1(16'h8000),
    .RXDFE_GC_CFG2(16'hFFE0),
    .RXDFE_H2_CFG0(16'h0000),
    .RXDFE_H2_CFG1(16'h0002),
    .RXDFE_H3_CFG0(16'h0000),
    .RXDFE_H3_CFG1(16'h8002),
    .RXDFE_H4_CFG0(16'h0000),
    .RXDFE_H4_CFG1(16'h8002),
    .RXDFE_H5_CFG0(16'h0000),
    .RXDFE_H5_CFG1(16'h8002),
    .RXDFE_H6_CFG0(16'h0000),
    .RXDFE_H6_CFG1(16'h8002),
    .RXDFE_H7_CFG0(16'h0000),
    .RXDFE_H7_CFG1(16'h8002),
    .RXDFE_H8_CFG0(16'h0000),
    .RXDFE_H8_CFG1(16'h8002),
    .RXDFE_H9_CFG0(16'h0000),
    .RXDFE_H9_CFG1(16'h8002),
    .RXDFE_HA_CFG0(16'h0000),
    .RXDFE_HA_CFG1(16'h8002),
    .RXDFE_HB_CFG0(16'h0000),
    .RXDFE_HB_CFG1(16'h8002),
    .RXDFE_HC_CFG0(16'h0000),
    .RXDFE_HC_CFG1(16'h8002),
    .RXDFE_HD_CFG0(16'h0000),
    .RXDFE_HD_CFG1(16'h8002),
    .RXDFE_HE_CFG0(16'h0000),
    .RXDFE_HE_CFG1(16'h8002),
    .RXDFE_HF_CFG0(16'h0000),
    .RXDFE_HF_CFG1(16'h8002),
    .RXDFE_KH_CFG0(16'h8000),
    .RXDFE_KH_CFG1(16'hFE00),
    .RXDFE_KH_CFG2(16'h281C),
    .RXDFE_KH_CFG3(16'h4120),
    .RXDFE_OS_CFG0(16'h2000),
    .RXDFE_OS_CFG1(16'h8000),
    .RXDFE_UT_CFG0(16'h0000),
    .RXDFE_UT_CFG1(16'h0003),
    .RXDFE_UT_CFG2(16'h0000),
    .RXDFE_VP_CFG0(16'h0000),
    .RXDFE_VP_CFG1(16'h0033),
    .RXDLY_CFG(16'h0010),
    .RXDLY_LCFG(16'h0030),
    .RXELECIDLE_CFG("SIGCFG_4"),
    .RXGBOX_FIFO_INIT_RD_ADDR(3),
    .RXGEARBOX_EN("TRUE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_CFG(16'h0000),
    .RXLPM_GC_CFG(16'hF800),
    .RXLPM_KH_CFG0(16'h0000),
    .RXLPM_KH_CFG1(16'hA002),
    .RXLPM_OS_CFG0(16'h0000),
    .RXLPM_OS_CFG1(16'h8002),
    .RXOOB_CFG(9'b000000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOUT_DIV(1),
    .RXPCSRESET_TIME(5'b00011),
    .RXPHBEACON_CFG(16'h0000),
    .RXPHDLY_CFG(16'h2070),
    .RXPHSAMP_CFG(16'h2100),
    .RXPHSLIP_CFG(16'h9933),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(16'h3006),
    .RXPI_CFG1(16'b0000000000000000),
    .RXPMACLK_SEL("DATA"),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXPRBS_LINKACQ_CNT(15),
    .RXREFCLKDIV2_SEL(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_AFE_CM_EN(1'b0),
    .RX_BIAS_CFG0(16'h12B0),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CAPFF_SARC_ENB(1'b0),
    .RX_CLK25_DIV(7),
    .RX_CLKMUX_EN(1'b1),
    .RX_CLK_SLIP_OVRD(5'b00000),
    .RX_CM_BUF_CFG(4'b1010),
    .RX_CM_BUF_PD(1'b0),
    .RX_CM_SEL(3),
    .RX_CM_TRIM(10),
    .RX_CTLE_PWR_SAVING(1'b0),
    .RX_CTLE_RES_CTRL(4'b0000),
    .RX_DATA_WIDTH(64),
    .RX_DDI_SEL(6'b000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DEGEN_CTRL(3'b111),
    .RX_DFELPM_CFG0(10),
    .RX_DFELPM_CFG1(1'b1),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG1(4),
    .RX_DFE_KL_LPM_KH_CFG0(3),
    .RX_DFE_KL_LPM_KH_CFG1(2),
    .RX_DFE_KL_LPM_KL_CFG0(2'b11),
    .RX_DFE_KL_LPM_KL_CFG1(2),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_DIVRESET_TIME(5'b00001),
    .RX_EN_CTLE_RCAL_B(1'b0),
    .RX_EN_SUM_RCAL_B(0),
    .RX_EYESCAN_VS_CODE(7'b0000000),
    .RX_EYESCAN_VS_NEG_DIR(1'b0),
    .RX_EYESCAN_VS_RANGE(2'b10),
    .RX_EYESCAN_VS_UT_SIGN(1'b0),
    .RX_FABINT_USRCLK_FLOP(1'b0),
    .RX_I2V_FILTER_EN(1'b1),
    .RX_INT_DATAWIDTH(2),
    .RX_PMA_POWER_SAVE(1'b0),
    .RX_PMA_RSV0(16'h002F),
    .RX_PROGDIV_CFG(0.000000),
    .RX_PROGDIV_RATE(16'h0001),
    .RX_RESLOAD_CTRL(4'b0000),
    .RX_RESLOAD_OVRD(1'b0),
    .RX_SAMPLE_PERIOD(3'b111),
    .RX_SIG_VALID_DLY(11),
    .RX_SUM_DEGEN_AVTT_OVERITE(1),
    .RX_SUM_DFETAPREP_EN(1'b0),
    .RX_SUM_IREF_TUNE(4'b0000),
    .RX_SUM_PWR_SAVING(0),
    .RX_SUM_RES_CTRL(4'b0000),
    .RX_SUM_VCMTUNE(4'b1001),
    .RX_SUM_VCM_BIAS_TUNE_EN(1'b1),
    .RX_SUM_VCM_OVWR(1'b0),
    .RX_SUM_VREF_TUNE(3'b100),
    .RX_TUNE_AFE_OS(2'b10),
    .RX_VREG_CTRL(3'b010),
    .RX_VREG_PDB(1'b1),
    .RX_WIDEMODE_CDR(2'b10),
    .RX_WIDEMODE_CDR_GEN3(2'b00),
    .RX_WIDEMODE_CDR_GEN4(2'b01),
    .RX_XCLK_SEL("RXDES"),
    .RX_XMODE_SEL(1'b0),
    .SAMPLE_CLK_PHASE(1'b0),
    .SAS_12G_MODE(1'b0),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SHOW_REALIGN_COMMA("TRUE"),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_MODE("FAST"),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("Z"),
    .SRSTMODE(1'b0),
    .TAPDLY_SET_TX(2'h0),
    .TERM_RCAL_CFG(15'b100001000000010),
    .TERM_RCAL_OVRD(3'b001),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV0(8'h00),
    .TST_RSV1(8'h00),
    .TXBUF_EN("TRUE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h8010),
    .TXDLY_LCFG(16'h0030),
    .TXDRV_FREQBAND(3),
    .TXFE_CFG0(16'b0000001111000110),
    .TXFE_CFG1(16'b1111100000000000),
    .TXFE_CFG2(16'b1111100000000000),
    .TXFE_CFG3(16'b1111100000000000),
    .TXFIFO_ADDR_CFG("LOW"),
    .TXGBOX_FIFO_INIT_RD_ADDR(4),
    .TXGEARBOX_EN("TRUE"),
    .TXOUT_DIV(1),
    .TXPCSRESET_TIME(5'b00011),
    .TXPHDLY_CFG0(16'h6070),
    .TXPHDLY_CFG1(16'h000E),
    .TXPH_CFG(16'h0723),
    .TXPH_CFG2(16'h0000),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(16'b0011000000000000),
    .TXPI_CFG1(16'b0000000000000000),
    .TXPI_GRAY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_PPM(1'b0),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b001),
    .TXPMARESET_TIME(5'b00011),
    .TXREFCLKDIV2_SEL(1'b0),
    .TXSWBST_BST(1),
    .TXSWBST_EN(1),
    .TXSWBST_MAG(4),
    .TXSYNC_MULTILANE(1'b1),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(7),
    .TX_CLKMUX_EN(1'b1),
    .TX_DATA_WIDTH(64),
    .TX_DCC_LOOP_RST_CFG(16'h0004),
    .TX_DEEMPH0(6'b000000),
    .TX_DEEMPH1(6'b000000),
    .TX_DEEMPH2(6'b000000),
    .TX_DEEMPH3(6'b000000),
    .TX_DIVRESET_TIME(5'b00001),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b011),
    .TX_FABINT_USRCLK_FLOP(1'b0),
    .TX_FIFO_BYP_EN(1'b0),
    .TX_IDLE_DATA_ZERO(1'b0),
    .TX_INT_DATAWIDTH(2),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1011000),
    .TX_MARGIN_FULL_1(7'b1010111),
    .TX_MARGIN_FULL_2(7'b1010101),
    .TX_MARGIN_FULL_3(7'b1010011),
    .TX_MARGIN_FULL_4(7'b1010001),
    .TX_MARGIN_LOW_0(7'b1001100),
    .TX_MARGIN_LOW_1(7'b1001011),
    .TX_MARGIN_LOW_2(7'b1001000),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PHICAL_CFG0(16'h0020),
    .TX_PHICAL_CFG1(16'h0040),
    .TX_PI_BIASSET(3),
    .TX_PMADATA_OPT(1'b0),
    .TX_PMA_POWER_SAVE(1'b0),
    .TX_PMA_RSV0(16'h0000),
    .TX_PMA_RSV1(16'h0000),
    .TX_PROGCLK_SEL("PREPI"),
    .TX_PROGDIV_CFG(0.000000),
    .TX_PROGDIV_RATE(16'h0001),
    .TX_RXDETECT_CFG(14'h0032),
    .TX_RXDETECT_REF(5),
    .TX_SAMPLE_PERIOD(3'b111),
    .TX_SW_MEAS(2'b00),
    .TX_VREG_CTRL(3'b011),
    .TX_VREG_PDB(1'b1),
    .TX_VREG_VREFSEL(2'b10),
    .TX_XCLK_SEL("TXOUT"),
    .USB_BOTH_BURST_IDLE(1'b0),
    .USB_BURSTMAX_U3WAKE(7'b1111111),
    .USB_BURSTMIN_U3WAKE(7'b1100011),
    .USB_CLK_COR_EQ_EN(1'b0),
    .USB_EXT_CNTL(1'b1),
    .USB_IDLEMAX_POLLING(10'b1010111011),
    .USB_IDLEMIN_POLLING(10'b0100101011),
    .USB_LFPSPING_BURST(9'b000000101),
    .USB_LFPSPOLLING_BURST(9'b000110001),
    .USB_LFPSPOLLING_IDLE_MS(9'b000000100),
    .USB_LFPSU1EXIT_BURST(9'b000011101),
    .USB_LFPSU2LPEXIT_BURST_MS(9'b001100011),
    .USB_LFPSU3WAKE_BURST_MS(9'b111110011),
    .USB_LFPS_TPERIOD(4'b0011),
    .USB_LFPS_TPERIOD_ACCURATE(1'b1),
    .USB_MODE(1'b0),
    .USB_PCIE_ERR_REP_DIS(1'b0),
    .USB_PING_SATA_MAX_INIT(21),
    .USB_PING_SATA_MIN_INIT(12),
    .USB_POLL_SATA_MAX_BURST(8),
    .USB_POLL_SATA_MIN_BURST(4),
    .USB_RAW_ELEC(1'b0),
    .USB_RXIDLE_P0_CTRL(1'b1),
    .USB_TXIDLE_TUNE_ENABLE(1'b1),
    .USB_U1_SATA_MAX_WAKE(7),
    .USB_U1_SATA_MIN_WAKE(4),
    .USB_U2_SAS_MAX_COM(64),
    .USB_U2_SAS_MIN_COM(36),
    .USE_PCS_CLK_PHASE_SEL(1'b0),
    .Y_ALL_MODE(1'b0)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST 
       (.BUFGTCE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_0 ),
        .BUFGTCEMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_313 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_314 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_315 }),
        .BUFGTDIV({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_368 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_369 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_370 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_371 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_372 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_373 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_374 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_375 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_376 }),
        .BUFGTRESET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_1 ),
        .BUFGTRSTMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_316 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_317 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_318 }),
        .CDRSTEPDIR(1'b0),
        .CDRSTEPSQ(1'b0),
        .CDRSTEPSX(1'b0),
        .CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .CPLLFBCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_2 ),
        .CPLLFREQLOCK(1'b0),
        .CPLLLOCK(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_3 ),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b0),
        .CPLLPD(1'b1),
        .CPLLREFCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_4 ),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(1'b1),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(1'b0),
        .DMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_203 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_204 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_205 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_206 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_207 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_208 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_209 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_210 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_211 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_212 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_213 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_214 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_215 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_216 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_217 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_218 }),
        .DMONITOROUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_5 ),
        .DRPADDR(drpaddr_in[39:30]),
        .DRPCLK(drpclk_in),
        .DRPDI(drpdi_in[63:48]),
        .DRPDO(drpdo_out[63:48]),
        .DRPEN(drpen_in[3]),
        .DRPRDY(drprdy_out[3]),
        .DRPRST(1'b0),
        .DRPWE(drpwe_in[3]),
        .EYESCANDATAERROR(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_7 ),
        .EYESCANRESET(1'b0),
        .EYESCANTRIGGER(1'b0),
        .FREQOS(1'b0),
        .GTGREFCLK(1'b0),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTPOWERGOOD(GTYE4_CHANNEL_GTPOWERGOOD[3]),
        .GTREFCLK0(gtrefclk0_in),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_9 ),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(GTYE4_CHANNEL_GTRXRESET),
        .GTRXRESETSEL(1'b0),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(GTYE4_CHANNEL_GTTXRESET[3]),
        .GTTXRESETSEL(1'b0),
        .GTYRXN(gtyrxn_in[3]),
        .GTYRXP(gtyrxp_in[3]),
        .GTYTXN(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_10 ),
        .GTYTXP(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_11 ),
        .INCPCTRL(1'b0),
        .LOOPBACK({1'b0,1'b0,1'b0}),
        .PCIEEQRXEQADAPTDONE(1'b0),
        .PCIERATEGEN3(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_12 ),
        .PCIERATEIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_13 ),
        .PCIERATEQPLLPD({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_299 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_300 }),
        .PCIERATEQPLLRESET({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_301 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_302 }),
        .PCIERSTIDLE(1'b0),
        .PCIERSTTXSYNCSTART(1'b0),
        .PCIESYNCTXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_14 ),
        .PCIEUSERGEN3RDY(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_15 ),
        .PCIEUSERPHYSTATUSRST(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_16 ),
        .PCIEUSERRATEDONE(1'b0),
        .PCIEUSERRATESTART(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_17 ),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_235 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_236 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_237 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_238 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_239 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_240 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_241 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_242 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_243 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_244 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_245 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_246 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_247 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_248 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_249 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_250 }),
        .PHYSTATUS(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_18 ),
        .PINRSRVDAS({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_251 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_252 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_253 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_254 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_255 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_256 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_257 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_258 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_259 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_260 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_261 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_262 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_263 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_264 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_265 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_266 }),
        .POWERPRESENT(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_19 ),
        .QPLL0CLK(qpll0clk_in),
        .QPLL0FREQLOCK(1'b0),
        .QPLL0REFCLK(qpll0refclk_in),
        .QPLL1CLK(1'b0),
        .QPLL1FREQLOCK(1'b0),
        .QPLL1REFCLK(1'b0),
        .RESETEXCEPTION(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_20 ),
        .RESETOVRD(1'b0),
        .RX8B10BEN(1'b0),
        .RXAFECFOKEN(1'b1),
        .RXBUFRESET(1'b0),
        .RXBUFSTATUS({rxbufstatus_out[3],\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_320 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_321 }),
        .RXBYTEISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_21 ),
        .RXBYTEREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_22 ),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(GTYE4_CHANNEL_RXCDRLOCK[3]),
        .RXCDROVRDEN(rxcdrovrden_in),
        .RXCDRPHDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_24 ),
        .RXCDRRESET(1'b0),
        .RXCHANBONDSEQ(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_25 ),
        .RXCHANISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_26 ),
        .RXCHANREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_27 ),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_325 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_326 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_327 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_328 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_329 }),
        .RXCHBONDSLAVE(1'b0),
        .RXCKCALDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_28 ),
        .RXCKCALRESET(1'b0),
        .RXCKCALSTART({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCLKCORCNT({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_303 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_304 }),
        .RXCOMINITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_29 ),
        .RXCOMMADET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_30 ),
        .RXCOMMADETEN(1'b0),
        .RXCOMSASDET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_31 ),
        .RXCOMWAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_32 ),
        .RXCTRL0({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_267 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_268 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_269 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_270 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_271 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_272 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_273 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_274 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_275 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_276 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_277 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_278 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_279 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_280 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_281 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_282 }),
        .RXCTRL1({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_283 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_284 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_285 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_286 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_287 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_288 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_289 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_290 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_291 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_292 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_293 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_294 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_295 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_296 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_297 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_298 }),
        .RXCTRL2({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_336 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_337 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_338 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_339 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_340 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_341 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_342 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_343 }),
        .RXCTRL3({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_344 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_345 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_346 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_347 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_348 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_349 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_350 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_351 }),
        .RXDATA({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_75 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_76 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_77 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_78 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_79 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_80 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_81 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_82 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_83 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_84 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_85 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_86 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_87 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_88 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_89 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_90 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_91 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_92 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_93 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_94 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_95 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_96 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_97 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_98 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_99 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_100 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_101 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_102 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_103 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_104 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_105 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_106 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_107 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_108 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_109 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_110 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_111 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_112 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_113 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_114 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_115 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_116 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_117 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_118 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_119 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_120 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_121 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_122 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_123 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_124 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_125 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_126 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_127 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_128 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_129 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_130 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_131 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_132 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_133 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_134 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_135 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_136 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_137 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_138 ,gtwiz_userdata_rx_out[255:192]}),
        .RXDATAEXTENDRSVD({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_352 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_353 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_354 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_355 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_356 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_357 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_358 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_359 }),
        .RXDATAVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_305 ,rxdatavalid_out[3]}),
        .RXDFEAGCHOLD(1'b0),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFECFOKFCNUM({1'b1,1'b1,1'b0,1'b1}),
        .RXDFECFOKFEN(1'b0),
        .RXDFECFOKFPULSE(1'b0),
        .RXDFECFOKHOLD(1'b0),
        .RXDFECFOKOVREN(1'b0),
        .RXDFEKHHOLD(1'b0),
        .RXDFEKHOVRDEN(1'b0),
        .RXDFELFHOLD(1'b0),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(1'b0),
        .RXDFETAP10HOLD(1'b0),
        .RXDFETAP10OVRDEN(1'b0),
        .RXDFETAP11HOLD(1'b0),
        .RXDFETAP11OVRDEN(1'b0),
        .RXDFETAP12HOLD(1'b0),
        .RXDFETAP12OVRDEN(1'b0),
        .RXDFETAP13HOLD(1'b0),
        .RXDFETAP13OVRDEN(1'b0),
        .RXDFETAP14HOLD(1'b0),
        .RXDFETAP14OVRDEN(1'b0),
        .RXDFETAP15HOLD(1'b0),
        .RXDFETAP15OVRDEN(1'b0),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFETAP6HOLD(1'b0),
        .RXDFETAP6OVRDEN(1'b0),
        .RXDFETAP7HOLD(1'b0),
        .RXDFETAP7OVRDEN(1'b0),
        .RXDFETAP8HOLD(1'b0),
        .RXDFETAP8OVRDEN(1'b0),
        .RXDFETAP9HOLD(1'b0),
        .RXDFETAP9OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_33 ),
        .RXELECIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_34 ),
        .RXELECIDLEMODE({1'b1,1'b1}),
        .RXEQTRAINING(1'b0),
        .RXGEARBOXSLIP(rxgearboxslip_in[3]),
        .RXHEADER({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_330 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_331 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_332 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_333 ,rxheader_out[7:6]}),
        .RXHEADERVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_307 ,rxheadervalid_out[3]}),
        .RXLATCLK(1'b0),
        .RXLFPSTRESETDET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_35 ),
        .RXLFPSU2LPEXITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_36 ),
        .RXLFPSU3WAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_37 ),
        .RXLPMEN(1'b0),
        .RXLPMGCHOLD(1'b0),
        .RXLPMGCOVRDEN(1'b0),
        .RXLPMHFHOLD(1'b0),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(1'b0),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXLPMOSHOLD(1'b0),
        .RXLPMOSOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(1'b0),
        .RXMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_360 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_361 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_362 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_363 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_364 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_365 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_366 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_367 }),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSINTDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_38 ),
        .RXOSINTSTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_39 ),
        .RXOSINTSTROBEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_40 ),
        .RXOSINTSTROBESTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_41 ),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_42 ),
        .RXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_43 ),
        .RXOUTCLKPCS(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_44 ),
        .RXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .RXPCOMMAALIGNEN(1'b0),
        .RXPCSRESET(1'b0),
        .RXPD({1'b0,1'b0}),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_45 ),
        .RXPHALIGNEN(1'b0),
        .RXPHALIGNERR(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_46 ),
        .RXPHDLYPD(1'b1),
        .RXPHDLYRESET(1'b0),
        .RXPLLCLKSEL({1'b1,1'b1}),
        .RXPMARESET(1'b0),
        .RXPMARESETDONE(rxpmaresetdone_out[3]),
        .RXPOLARITY(rxpolarity_in[3]),
        .RXPRBSCNTRESET(1'b0),
        .RXPRBSERR(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_48 ),
        .RXPRBSLOCKED(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_49 ),
        .RXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .RXPRGDIVRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_50 ),
        .RXPROGDIVRESET(GTYE4_CHANNEL_RXPROGDIVRESET),
        .RXRATE({1'b0,1'b0,1'b0}),
        .RXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_51 ),
        .RXRATEMODE(1'b0),
        .RXRECCLKOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_52 ),
        .RXRESETDONE(GTYE4_CHANNEL_RXRESETDONE[3]),
        .RXSLIDE(1'b0),
        .RXSLIDERDY(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_54 ),
        .RXSLIPDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_55 ),
        .RXSLIPOUTCLK(1'b0),
        .RXSLIPOUTCLKRDY(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_56 ),
        .RXSLIPPMA(1'b0),
        .RXSLIPPMARDY(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_57 ),
        .RXSTARTOFSEQ({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_309 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_310 }),
        .RXSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_322 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_323 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_324 }),
        .RXSYNCALLIN(1'b0),
        .RXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_58 ),
        .RXSYNCIN(1'b0),
        .RXSYNCMODE(1'b0),
        .RXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_59 ),
        .RXSYSCLKSEL({1'b1,1'b0}),
        .RXTERMINATION(1'b0),
        .RXUSERRDY(GTYE4_CHANNEL_RXUSERRDY),
        .RXUSRCLK(rxusrclk_in),
        .RXUSRCLK2(rxusrclk2_in),
        .RXVALID(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_60 ),
        .SIGVALIDCLK(1'b0),
        .TSTIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(1'b0),
        .TXBUFSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_311 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_312 }),
        .TXCOMFINISH(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_61 ),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXCTRL0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCTRL1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCTRL2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDATAEXTENDRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDCCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_62 ),
        .TXDCCFORCESTART(1'b0),
        .TXDCCRESET(1'b0),
        .TXDEEMPH({1'b0,1'b0}),
        .TXDETECTRX(1'b0),
        .TXDIFFCTRL({1'b0,1'b1,1'b0,1'b0,1'b0}),
        .TXDLYBYPASS(1'b1),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(1'b0),
        .TXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_63 ),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(1'b0),
        .TXHEADER({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXINHIBIT(1'b0),
        .TXLATCLK(1'b0),
        .TXLFPSTRESET(1'b0),
        .TXLFPSU2LPEXIT(1'b0),
        .TXLFPSU3WAKE(1'b0),
        .TXMAINCURSOR({1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .TXMARGIN({1'b0,1'b0,1'b0}),
        .TXMUXDCDEXHOLD(1'b0),
        .TXMUXDCDORWREN(1'b0),
        .TXONESZEROS(1'b0),
        .TXOUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_64 ),
        .TXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_65 ),
        .TXOUTCLKPCS(GTYE4_CHANNEL_TXOUTCLKPCS[3]),
        .TXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .TXPCSRESET(1'b0),
        .TXPD({1'b0,1'b0}),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_67 ),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(1'b1),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_68 ),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b1),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(GTYE4_CHANNEL_TXRATE[3]),
        .TXPLLCLKSEL({1'b1,1'b1}),
        .TXPMARESET(1'b0),
        .TXPMARESETDONE(txpmaresetdone_out[3]),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRBSFORCEERR(1'b0),
        .TXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .TXPRECURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRGDIVRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_70 ),
        .TXPROGDIVRESET(GTYE4_CHANNEL_TXPROGDIVRESET),
        .TXRATE({1'b0,1'b0,GTYE4_CHANNEL_TXRATE[3]}),
        .TXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_71 ),
        .TXRATEMODE(GTYE4_CHANNEL_TXRATE[3]),
        .TXRESETDONE(GTYE4_CHANNEL_TXRESETDONE[3]),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSWING(1'b0),
        .TXSYNCALLIN(1'b0),
        .TXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_73 ),
        .TXSYNCIN(1'b0),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_74 ),
        .TXSYSCLKSEL({1'b1,1'b0}),
        .TXUSERRDY(GTYE4_CHANNEL_TXUSERRDY),
        .TXUSRCLK(1'b0),
        .TXUSRCLK2(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_common
   (gt_qplllock_quad1_out,
    gt_qpllclk_quad1_out,
    gt_qpllrefclk_quad1_out,
    gt_qpllrefclklost_quad1_out,
    gt_refclk1_out,
    init_clk,
    gt_to_common_qpllreset_out);
  output gt_qplllock_quad1_out;
  output gt_qpllclk_quad1_out;
  output gt_qpllrefclk_quad1_out;
  output gt_qpllrefclklost_quad1_out;
  input gt_refclk1_out;
  input init_clk;
  input gt_to_common_qpllreset_out;

  wire gt_qpllclk_quad1_out;
  wire gt_qplllock_quad1_out;
  wire gt_qpllrefclk_quad1_out;
  wire gt_qpllrefclklost_quad1_out;
  wire gt_refclk1_out;
  wire gt_to_common_qpllreset_out;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_0 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_1 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_10 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_100 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_101 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_102 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_103 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_104 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_105 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_106 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_107 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_108 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_109 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_11 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_110 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_111 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_112 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_113 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_114 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_115 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_116 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_117 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_118 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_119 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_12 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_120 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_121 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_122 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_123 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_124 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_125 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_126 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_127 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_128 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_129 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_13 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_130 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_131 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_132 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_133 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_134 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_135 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_136 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_137 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_138 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_139 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_14 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_15 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_16 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_17 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_18 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_19 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_20 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_21 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_22 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_23 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_24 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_25 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_26 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_27 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_28 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_29 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_30 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_31 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_32 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_33 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_34 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_35 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_36 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_37 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_38 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_39 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_40 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_41 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_42 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_43 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_44 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_45 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_46 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_47 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_48 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_49 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_50 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_51 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_52 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_53 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_54 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_55 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_56 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_57 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_58 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_59 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_6 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_60 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_61 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_62 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_63 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_64 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_65 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_66 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_67 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_68 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_69 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_7 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_70 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_71 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_72 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_73 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_74 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_75 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_76 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_77 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_78 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_79 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_8 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_80 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_81 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_82 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_83 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_84 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_85 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_86 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_87 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_88 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_89 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_9 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_90 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_91 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_92 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_93 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_94 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_95 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_96 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_97 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_98 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_99 ;
  wire init_clk;

  (* BOX_TYPE = "PRIMITIVE" *) 
  GTYE4_COMMON #(
    .AEN_QPLL0_FBDIV(1'b1),
    .AEN_QPLL1_FBDIV(1'b1),
    .AEN_SDM0TOGGLE(1'b0),
    .AEN_SDM1TOGGLE(1'b0),
    .A_SDM0TOGGLE(1'b0),
    .A_SDM1DATA_HIGH(9'b000000000),
    .A_SDM1DATA_LOW(16'b0000000000000000),
    .A_SDM1TOGGLE(1'b0),
    .BIAS_CFG0(16'h0000),
    .BIAS_CFG1(16'h0000),
    .BIAS_CFG2(16'h0524),
    .BIAS_CFG3(16'h0041),
    .BIAS_CFG4(16'h0010),
    .BIAS_CFG_RSVD(16'h0000),
    .COMMON_CFG0(16'h0000),
    .COMMON_CFG1(16'h0000),
    .POR_CFG(16'h0000),
    .PPF0_CFG(16'h0800),
    .PPF1_CFG(16'h0600),
    .QPLL0CLKOUT_RATE("FULL"),
    .QPLL0_CFG0(16'h331C),
    .QPLL0_CFG1(16'hD038),
    .QPLL0_CFG1_G3(16'hD038),
    .QPLL0_CFG2(16'h0FC3),
    .QPLL0_CFG2_G3(16'h0FC3),
    .QPLL0_CFG3(16'h0120),
    .QPLL0_CFG4(16'h0084),
    .QPLL0_CP(10'b0011111111),
    .QPLL0_CP_G3(10'b0000001111),
    .QPLL0_FBDIV(80),
    .QPLL0_FBDIV_G3(160),
    .QPLL0_INIT_CFG0(16'h02B2),
    .QPLL0_INIT_CFG1(8'h00),
    .QPLL0_LOCK_CFG(16'h25E8),
    .QPLL0_LOCK_CFG_G3(16'h25E8),
    .QPLL0_LPF(10'b1000011111),
    .QPLL0_LPF_G3(10'b0111010101),
    .QPLL0_PCI_EN(1'b0),
    .QPLL0_RATE_SW_USE_DRP(1'b1),
    .QPLL0_REFCLK_DIV(1),
    .QPLL0_SDM_CFG0(16'h0080),
    .QPLL0_SDM_CFG1(16'h0000),
    .QPLL0_SDM_CFG2(16'h0000),
    .QPLL1CLKOUT_RATE("HALF"),
    .QPLL1_CFG0(16'h331C),
    .QPLL1_CFG1(16'hD038),
    .QPLL1_CFG1_G3(16'hD038),
    .QPLL1_CFG2(16'h0FC3),
    .QPLL1_CFG2_G3(16'h0FC3),
    .QPLL1_CFG3(16'h0120),
    .QPLL1_CFG4(16'h0002),
    .QPLL1_CP(10'b0011111111),
    .QPLL1_CP_G3(10'b0001111111),
    .QPLL1_FBDIV(66),
    .QPLL1_FBDIV_G3(80),
    .QPLL1_INIT_CFG0(16'h02B2),
    .QPLL1_INIT_CFG1(8'h00),
    .QPLL1_LOCK_CFG(16'h25E8),
    .QPLL1_LOCK_CFG_G3(16'h25E8),
    .QPLL1_LPF(10'b1000011111),
    .QPLL1_LPF_G3(10'b0111010100),
    .QPLL1_PCI_EN(1'b0),
    .QPLL1_RATE_SW_USE_DRP(1'b1),
    .QPLL1_REFCLK_DIV(1),
    .QPLL1_SDM_CFG0(16'h0080),
    .QPLL1_SDM_CFG1(16'h0000),
    .QPLL1_SDM_CFG2(16'h0000),
    .RSVD_ATTR0(16'h0000),
    .RSVD_ATTR1(16'h0000),
    .RSVD_ATTR2(16'h0000),
    .RSVD_ATTR3(16'h0000),
    .RXRECCLKOUT0_SEL(2'b00),
    .RXRECCLKOUT1_SEL(2'b00),
    .SARC_ENB(1'b0),
    .SARC_SEL(1'b0),
    .SDM0INITSEED0_0(16'b0000000100010001),
    .SDM0INITSEED0_1(9'b000010001),
    .SDM1INITSEED0_0(16'b0000000100010001),
    .SDM1INITSEED0_1(9'b000010001),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_MODE("FAST"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .UB_CFG0(16'h0000),
    .UB_CFG1(16'h0000),
    .UB_CFG2(16'h0000),
    .UB_CFG3(16'h0000),
    .UB_CFG4(16'h0000),
    .UB_CFG5(16'h0400),
    .UB_CFG6(16'h0000)) 
    \gtye4_common_gen.GTYE4_COMMON_PRIM_INST 
       (.BGBYPASSB(1'b1),
        .BGMONITORENB(1'b1),
        .BGPDB(1'b1),
        .BGRCALOVRD({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .BGRCALOVRDENB(1'b1),
        .DRPADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPCLK(1'b0),
        .DRPDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPDO({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_48 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_49 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_50 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_51 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_52 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_53 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_54 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_55 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_56 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_57 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_58 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_59 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_60 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_61 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_62 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_63 }),
        .DRPEN(1'b0),
        .DRPRDY(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_0 ),
        .DRPWE(1'b0),
        .GTGREFCLK0(1'b0),
        .GTGREFCLK1(1'b0),
        .GTNORTHREFCLK00(1'b0),
        .GTNORTHREFCLK01(1'b0),
        .GTNORTHREFCLK10(1'b0),
        .GTNORTHREFCLK11(1'b0),
        .GTREFCLK00(gt_refclk1_out),
        .GTREFCLK01(1'b0),
        .GTREFCLK10(1'b0),
        .GTREFCLK11(1'b0),
        .GTSOUTHREFCLK00(1'b0),
        .GTSOUTHREFCLK01(1'b0),
        .GTSOUTHREFCLK10(1'b0),
        .GTSOUTHREFCLK11(1'b0),
        .PCIERATEQPLL0({1'b0,1'b0,1'b0}),
        .PCIERATEQPLL1({1'b0,1'b0,1'b0}),
        .PMARSVD0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PMARSVD1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PMARSVDOUT0({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_108 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_109 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_110 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_111 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_112 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_113 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_114 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_115 }),
        .PMARSVDOUT1({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_116 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_117 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_118 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_119 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_120 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_121 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_122 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_123 }),
        .QPLL0CLKRSVD0(1'b0),
        .QPLL0CLKRSVD1(1'b0),
        .QPLL0FBCLKLOST(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_1 ),
        .QPLL0FBDIV({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLL0LOCK(gt_qplllock_quad1_out),
        .QPLL0LOCKDETCLK(init_clk),
        .QPLL0LOCKEN(1'b1),
        .QPLL0OUTCLK(gt_qpllclk_quad1_out),
        .QPLL0OUTREFCLK(gt_qpllrefclk_quad1_out),
        .QPLL0PD(1'b0),
        .QPLL0REFCLKLOST(gt_qpllrefclklost_quad1_out),
        .QPLL0REFCLKSEL({1'b0,1'b0,1'b1}),
        .QPLL0RESET(gt_to_common_qpllreset_out),
        .QPLL1CLKRSVD0(1'b0),
        .QPLL1CLKRSVD1(1'b0),
        .QPLL1FBCLKLOST(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_6 ),
        .QPLL1FBDIV({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLL1LOCK(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_7 ),
        .QPLL1LOCKDETCLK(1'b0),
        .QPLL1LOCKEN(1'b0),
        .QPLL1OUTCLK(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_8 ),
        .QPLL1OUTREFCLK(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_9 ),
        .QPLL1PD(1'b1),
        .QPLL1REFCLKLOST(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_10 ),
        .QPLL1REFCLKSEL({1'b0,1'b0,1'b1}),
        .QPLL1RESET(1'b1),
        .QPLLDMONITOR0({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_124 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_125 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_126 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_127 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_128 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_129 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_130 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_131 }),
        .QPLLDMONITOR1({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_132 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_133 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_134 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_135 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_136 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_137 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_138 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_139 }),
        .QPLLRSVD1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLRSVD2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLRSVD3({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLRSVD4({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RCALENB(1'b1),
        .REFCLKOUTMONITOR0(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_11 ),
        .REFCLKOUTMONITOR1(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_12 ),
        .RXRECCLK0SEL({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_96 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_97 }),
        .RXRECCLK1SEL({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_98 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_99 }),
        .SDM0DATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SDM0FINALOUT({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_100 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_101 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_102 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_103 }),
        .SDM0RESET(1'b0),
        .SDM0TESTDATA({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_18 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_19 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_20 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_21 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_22 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_23 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_24 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_25 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_26 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_27 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_28 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_29 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_30 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_31 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_32 }),
        .SDM0TOGGLE(1'b0),
        .SDM0WIDTH({1'b0,1'b0}),
        .SDM1DATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SDM1FINALOUT({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_104 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_105 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_106 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_107 }),
        .SDM1RESET(1'b0),
        .SDM1TESTDATA({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_33 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_34 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_35 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_36 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_37 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_38 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_39 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_40 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_41 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_42 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_43 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_44 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_45 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_46 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_47 }),
        .SDM1TOGGLE(1'b0),
        .SDM1WIDTH({1'b0,1'b0}),
        .UBCFGSTREAMEN(1'b0),
        .UBDADDR({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_64 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_65 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_66 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_67 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_68 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_69 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_70 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_71 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_72 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_73 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_74 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_75 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_76 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_77 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_78 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_79 }),
        .UBDEN(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_13 ),
        .UBDI({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_80 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_81 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_82 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_83 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_84 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_85 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_86 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_87 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_88 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_89 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_90 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_91 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_92 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_93 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_94 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_95 }),
        .UBDO({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .UBDRDY(1'b0),
        .UBDWE(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_14 ),
        .UBENABLE(1'b0),
        .UBGPI({1'b0,1'b0}),
        .UBINTR({1'b0,1'b0}),
        .UBIOLMBRST(1'b0),
        .UBMBRST(1'b0),
        .UBMDMCAPTURE(1'b0),
        .UBMDMDBGRST(1'b0),
        .UBMDMDBGUPDATE(1'b0),
        .UBMDMREGEN({1'b0,1'b0,1'b0,1'b0}),
        .UBMDMSHIFT(1'b0),
        .UBMDMSYSRST(1'b0),
        .UBMDMTCK(1'b0),
        .UBMDMTDI(1'b0),
        .UBMDMTDO(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_15 ),
        .UBRSVDOUT(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_16 ),
        .UBTXUART(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_17 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood
   (out,
    GTYE4_CHANNEL_TXRATE,
    GTYE4_CHANNEL_TXOUTCLKPCS,
    \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 );
  output out;
  output [0:0]GTYE4_CHANNEL_TXRATE;
  input [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  input \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;

  wire [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  wire [0:0]GTYE4_CHANNEL_TXRATE;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.int_pwr_on_fsm ;
  wire \gen_powergood_delay.int_pwr_on_fsm_i_1_n_0 ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]\gen_powergood_delay.intclk_rrst_n_r ;
  wire \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ;
  wire \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.pwr_on_fsm ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [8:0]\gen_powergood_delay.wait_cnt ;
  wire \gen_powergood_delay.wait_cnt[0]_i_1_n_0 ;
  wire \gen_powergood_delay.wait_cnt[8]_i_1_n_0 ;

  assign out = \gen_powergood_delay.pwr_on_fsm ;
  LUT2 #(
    .INIT(4'hE)) 
    \gen_powergood_delay.int_pwr_on_fsm_i_1 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .I1(\gen_powergood_delay.wait_cnt [7]),
        .O(\gen_powergood_delay.int_pwr_on_fsm_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.int_pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.int_pwr_on_fsm_i_1_n_0 ),
        .Q(\gen_powergood_delay.int_pwr_on_fsm ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_1 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(1'b1),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [0]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [1]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [2]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [3]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .D(\gen_powergood_delay.int_pwr_on_fsm ),
        .Q(\gen_powergood_delay.pwr_on_fsm ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h7)) 
    \gen_powergood_delay.wait_cnt[0]_i_1 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .I1(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.wait_cnt[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.wait_cnt[8]_i_1 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .O(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.wait_cnt[0]_i_1_n_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .Q(\gen_powergood_delay.wait_cnt [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [0]),
        .Q(\gen_powergood_delay.wait_cnt [1]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [1]),
        .Q(\gen_powergood_delay.wait_cnt [2]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [2]),
        .Q(\gen_powergood_delay.wait_cnt [3]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [3]),
        .Q(\gen_powergood_delay.wait_cnt [4]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[5] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [4]),
        .Q(\gen_powergood_delay.wait_cnt [5]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[6] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [5]),
        .Q(\gen_powergood_delay.wait_cnt [6]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[7] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [6]),
        .Q(\gen_powergood_delay.wait_cnt [7]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[8] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [7]),
        .Q(\gen_powergood_delay.wait_cnt [8]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_i_2 
       (.I0(\gen_powergood_delay.pwr_on_fsm ),
        .O(GTYE4_CHANNEL_TXRATE));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood_93
   (out,
    GTYE4_CHANNEL_TXRATE,
    GTYE4_CHANNEL_TXOUTCLKPCS,
    \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 );
  output out;
  output [0:0]GTYE4_CHANNEL_TXRATE;
  input [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  input \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;

  wire [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  wire [0:0]GTYE4_CHANNEL_TXRATE;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.int_pwr_on_fsm ;
  wire \gen_powergood_delay.int_pwr_on_fsm_i_1__0_n_0 ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]\gen_powergood_delay.intclk_rrst_n_r ;
  wire \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ;
  wire \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.pwr_on_fsm ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [8:0]\gen_powergood_delay.wait_cnt ;
  wire \gen_powergood_delay.wait_cnt[0]_i_1__0_n_0 ;
  wire \gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ;

  assign out = \gen_powergood_delay.pwr_on_fsm ;
  LUT2 #(
    .INIT(4'hE)) 
    \gen_powergood_delay.int_pwr_on_fsm_i_1__0 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .I1(\gen_powergood_delay.wait_cnt [7]),
        .O(\gen_powergood_delay.int_pwr_on_fsm_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.int_pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.int_pwr_on_fsm_i_1__0_n_0 ),
        .Q(\gen_powergood_delay.int_pwr_on_fsm ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(1'b1),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [0]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [1]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [2]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [3]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .D(\gen_powergood_delay.int_pwr_on_fsm ),
        .Q(\gen_powergood_delay.pwr_on_fsm ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h7)) 
    \gen_powergood_delay.wait_cnt[0]_i_1__0 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .I1(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.wait_cnt[0]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.wait_cnt[8]_i_1__0 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .O(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.wait_cnt[0]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .Q(\gen_powergood_delay.wait_cnt [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [0]),
        .Q(\gen_powergood_delay.wait_cnt [1]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [1]),
        .Q(\gen_powergood_delay.wait_cnt [2]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [2]),
        .Q(\gen_powergood_delay.wait_cnt [3]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [3]),
        .Q(\gen_powergood_delay.wait_cnt [4]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[5] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [4]),
        .Q(\gen_powergood_delay.wait_cnt [5]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[6] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [5]),
        .Q(\gen_powergood_delay.wait_cnt [6]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[7] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [6]),
        .Q(\gen_powergood_delay.wait_cnt [7]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[8] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [7]),
        .Q(\gen_powergood_delay.wait_cnt [8]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_i_2 
       (.I0(\gen_powergood_delay.pwr_on_fsm ),
        .O(GTYE4_CHANNEL_TXRATE));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood_94
   (out,
    GTYE4_CHANNEL_TXRATE,
    GTYE4_CHANNEL_TXOUTCLKPCS,
    \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 );
  output out;
  output [0:0]GTYE4_CHANNEL_TXRATE;
  input [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  input \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;

  wire [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  wire [0:0]GTYE4_CHANNEL_TXRATE;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.int_pwr_on_fsm ;
  wire \gen_powergood_delay.int_pwr_on_fsm_i_1__1_n_0 ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]\gen_powergood_delay.intclk_rrst_n_r ;
  wire \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ;
  wire \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.pwr_on_fsm ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [8:0]\gen_powergood_delay.wait_cnt ;
  wire \gen_powergood_delay.wait_cnt[0]_i_1__1_n_0 ;
  wire \gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ;

  assign out = \gen_powergood_delay.pwr_on_fsm ;
  LUT2 #(
    .INIT(4'hE)) 
    \gen_powergood_delay.int_pwr_on_fsm_i_1__1 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .I1(\gen_powergood_delay.wait_cnt [7]),
        .O(\gen_powergood_delay.int_pwr_on_fsm_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.int_pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.int_pwr_on_fsm_i_1__1_n_0 ),
        .Q(\gen_powergood_delay.int_pwr_on_fsm ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(1'b1),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [0]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [1]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [2]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [3]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .D(\gen_powergood_delay.int_pwr_on_fsm ),
        .Q(\gen_powergood_delay.pwr_on_fsm ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h7)) 
    \gen_powergood_delay.wait_cnt[0]_i_1__1 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .I1(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.wait_cnt[0]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.wait_cnt[8]_i_1__1 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .O(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.wait_cnt[0]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .Q(\gen_powergood_delay.wait_cnt [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [0]),
        .Q(\gen_powergood_delay.wait_cnt [1]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [1]),
        .Q(\gen_powergood_delay.wait_cnt [2]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [2]),
        .Q(\gen_powergood_delay.wait_cnt [3]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [3]),
        .Q(\gen_powergood_delay.wait_cnt [4]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[5] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [4]),
        .Q(\gen_powergood_delay.wait_cnt [5]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[6] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [5]),
        .Q(\gen_powergood_delay.wait_cnt [6]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[7] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [6]),
        .Q(\gen_powergood_delay.wait_cnt [7]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[8] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [7]),
        .Q(\gen_powergood_delay.wait_cnt [8]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_i_2 
       (.I0(\gen_powergood_delay.pwr_on_fsm ),
        .O(GTYE4_CHANNEL_TXRATE));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood_95
   (out,
    GTYE4_CHANNEL_TXRATE,
    GTYE4_CHANNEL_TXOUTCLKPCS,
    \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 );
  output out;
  output [0:0]GTYE4_CHANNEL_TXRATE;
  input [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  input \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;

  wire [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  wire [0:0]GTYE4_CHANNEL_TXRATE;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.int_pwr_on_fsm ;
  wire \gen_powergood_delay.int_pwr_on_fsm_i_1__2_n_0 ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]\gen_powergood_delay.intclk_rrst_n_r ;
  wire \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ;
  wire \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.pwr_on_fsm ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [8:0]\gen_powergood_delay.wait_cnt ;
  wire \gen_powergood_delay.wait_cnt[0]_i_1__2_n_0 ;
  wire \gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ;

  assign out = \gen_powergood_delay.pwr_on_fsm ;
  LUT2 #(
    .INIT(4'hE)) 
    \gen_powergood_delay.int_pwr_on_fsm_i_1__2 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .I1(\gen_powergood_delay.wait_cnt [7]),
        .O(\gen_powergood_delay.int_pwr_on_fsm_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.int_pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.int_pwr_on_fsm_i_1__2_n_0 ),
        .Q(\gen_powergood_delay.int_pwr_on_fsm ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(1'b1),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [0]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [1]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [2]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [3]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .D(\gen_powergood_delay.int_pwr_on_fsm ),
        .Q(\gen_powergood_delay.pwr_on_fsm ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h7)) 
    \gen_powergood_delay.wait_cnt[0]_i_1__2 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .I1(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.wait_cnt[0]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.wait_cnt[8]_i_1__2 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .O(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.wait_cnt[0]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .Q(\gen_powergood_delay.wait_cnt [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [0]),
        .Q(\gen_powergood_delay.wait_cnt [1]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [1]),
        .Q(\gen_powergood_delay.wait_cnt [2]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [2]),
        .Q(\gen_powergood_delay.wait_cnt [3]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [3]),
        .Q(\gen_powergood_delay.wait_cnt [4]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[5] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [4]),
        .Q(\gen_powergood_delay.wait_cnt [5]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[6] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [5]),
        .Q(\gen_powergood_delay.wait_cnt [6]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[7] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [6]),
        .Q(\gen_powergood_delay.wait_cnt [7]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[8] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [7]),
        .Q(\gen_powergood_delay.wait_cnt [8]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_i_2 
       (.I0(\gen_powergood_delay.pwr_on_fsm ),
        .O(GTYE4_CHANNEL_TXRATE));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer
   (gtwiz_reset_rx_done_out,
    rxusrclk2_in,
    rst_in_sync2_reg_0);
  output [0:0]gtwiz_reset_rx_done_out;
  input [0:0]rxusrclk2_in;
  input rst_in_sync2_reg_0;

  wire [0:0]gtwiz_reset_rx_done_out;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_i_1_n_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  wire rst_in_sync2_reg_0;
  (* async_reg = "true" *) wire rst_in_sync3;
  wire [0:0]rxusrclk2_in;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(rxusrclk2_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(1'b1),
        .Q(rst_in_meta));
  LUT1 #(
    .INIT(2'h1)) 
    rst_in_out_i_1
       (.I0(rst_in_sync2_reg_0),
        .O(rst_in_out_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(rxusrclk2_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(rst_in_sync3),
        .Q(gtwiz_reset_rx_done_out));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(rxusrclk2_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(rst_in_meta),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(rxusrclk2_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(rst_in_sync1),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(rxusrclk2_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(rst_in_sync2),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer_119
   (gtwiz_reset_tx_done_out,
    rst_in_sync3_reg_0);
  output [0:0]gtwiz_reset_tx_done_out;
  input rst_in_sync3_reg_0;

  wire [0:0]gtwiz_reset_tx_done_out;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_i_1_n_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;
  wire rst_in_sync3_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(1'b0),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(1'b1),
        .Q(rst_in_meta));
  LUT1 #(
    .INIT(2'h1)) 
    rst_in_out_i_1
       (.I0(rst_in_sync3_reg_0),
        .O(rst_in_out_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(1'b0),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(rst_in_sync3),
        .Q(gtwiz_reset_tx_done_out));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(1'b0),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(rst_in_meta),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(1'b0),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(rst_in_sync1),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(1'b0),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(rst_in_sync2),
        .Q(rst_in_sync3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer
   (gtwiz_reset_all_sync,
    drpclk_in);
  output gtwiz_reset_all_sync;
  input [0:0]drpclk_in;

  wire [0:0]drpclk_in;
  wire gtwiz_reset_all_sync;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rst_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .Q(gtwiz_reset_all_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .Q(rst_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .Q(rst_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .Q(rst_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_113
   (gtwiz_reset_rx_any_sync,
    \FSM_sequential_sm_reset_rx_reg[1] ,
    rst_in_out_reg_0,
    drpclk_in,
    Q,
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ,
    sm_reset_rx_timer_clr0__0,
    GTYE4_CHANNEL_RXUSERRDY,
    rst_in_out_reg_1,
    gtwiz_reset_rx_datapath_in,
    gtwiz_reset_rx_pll_and_datapath_in,
    rst_in_out_reg_2);
  output gtwiz_reset_rx_any_sync;
  output \FSM_sequential_sm_reset_rx_reg[1] ;
  output rst_in_out_reg_0;
  input [0:0]drpclk_in;
  input [2:0]Q;
  input \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ;
  input sm_reset_rx_timer_clr0__0;
  input [0:0]GTYE4_CHANNEL_RXUSERRDY;
  input rst_in_out_reg_1;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  input rst_in_out_reg_2;

  wire \FSM_sequential_sm_reset_rx_reg[1] ;
  wire [0:0]GTYE4_CHANNEL_RXUSERRDY;
  wire [2:0]Q;
  wire [0:0]drpclk_in;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ;
  wire gtwiz_reset_rx_any;
  wire gtwiz_reset_rx_any_sync;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_reg_0;
  wire rst_in_out_reg_1;
  wire rst_in_out_reg_2;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;
  wire sm_reset_rx_timer_clr0__0;

  LUT5 #(
    .INIT(32'hFFDF0010)) 
    pllreset_rx_out_i_1
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(gtwiz_reset_rx_any_sync),
        .I4(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ),
        .O(\FSM_sequential_sm_reset_rx_reg[1] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    rst_in_meta_i_1__0
       (.I0(rst_in_out_reg_1),
        .I1(gtwiz_reset_rx_datapath_in),
        .I2(gtwiz_reset_rx_pll_and_datapath_in),
        .I3(rst_in_out_reg_2),
        .O(gtwiz_reset_rx_any));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(gtwiz_reset_rx_any),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(gtwiz_reset_rx_any),
        .Q(gtwiz_reset_rx_any_sync));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(gtwiz_reset_rx_any),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(gtwiz_reset_rx_any),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(gtwiz_reset_rx_any),
        .Q(rst_in_sync3));
  LUT6 #(
    .INIT(64'hFFFFFAAF00400000)) 
    rxuserrdy_out_i_1
       (.I0(gtwiz_reset_rx_any_sync),
        .I1(sm_reset_rx_timer_clr0__0),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(GTYE4_CHANNEL_RXUSERRDY),
        .O(rst_in_out_reg_0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_114
   (in0,
    drpclk_in,
    gtwiz_reset_rx_datapath_in,
    rst_in_out_reg_0);
  output in0;
  input [0:0]drpclk_in;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input rst_in_out_reg_0;

  wire [0:0]drpclk_in;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire in0;
  wire rst_in0_1;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_reg_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  LUT2 #(
    .INIT(4'hE)) 
    rst_in_meta_i_1__2
       (.I0(gtwiz_reset_rx_datapath_in),
        .I1(rst_in_out_reg_0),
        .O(rst_in0_1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst_in0_1),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(rst_in0_1),
        .Q(in0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(rst_in0_1),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(rst_in0_1),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(rst_in0_1),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_115
   (in0,
    drpclk_in,
    rst_in_out_reg_0,
    gtwiz_reset_rx_pll_and_datapath_in);
  output in0;
  input [0:0]drpclk_in;
  input rst_in_out_reg_0;
  input [0:0]gtwiz_reset_rx_pll_and_datapath_in;

  wire [0:0]drpclk_in;
  wire [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  wire in0;
  wire p_0_in_0;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_reg_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  LUT2 #(
    .INIT(4'hE)) 
    rst_in_meta_i_1__1
       (.I0(rst_in_out_reg_0),
        .I1(gtwiz_reset_rx_pll_and_datapath_in),
        .O(p_0_in_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(p_0_in_0),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(p_0_in_0),
        .Q(in0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(p_0_in_0),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(p_0_in_0),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(p_0_in_0),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_116
   (p_1_in,
    gtwiz_reset_tx_any_sync,
    \FSM_sequential_sm_reset_tx_reg[1] ,
    drpclk_in,
    Q,
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ,
    rst_in_out_reg_0,
    gtwiz_reset_rx_pll_and_datapath_in);
  output p_1_in;
  output gtwiz_reset_tx_any_sync;
  output \FSM_sequential_sm_reset_tx_reg[1] ;
  input [0:0]drpclk_in;
  input [2:0]Q;
  input \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ;
  input rst_in_out_reg_0;
  input [0:0]gtwiz_reset_rx_pll_and_datapath_in;

  wire \FSM_sequential_sm_reset_tx_reg[1] ;
  wire [2:0]Q;
  wire [0:0]drpclk_in;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ;
  wire [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  wire gtwiz_reset_tx_any_sync;
  wire p_1_in;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_reg_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  LUT5 #(
    .INIT(32'hFFDF0010)) 
    pllreset_tx_out_i_1
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(gtwiz_reset_tx_any_sync),
        .I4(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ),
        .O(\FSM_sequential_sm_reset_tx_reg[1] ));
  LUT2 #(
    .INIT(4'hE)) 
    rst_in_meta_i_1
       (.I0(rst_in_out_reg_0),
        .I1(gtwiz_reset_rx_pll_and_datapath_in),
        .O(p_1_in));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(p_1_in),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(p_1_in),
        .Q(gtwiz_reset_tx_any_sync));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(p_1_in),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(p_1_in),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(p_1_in),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_117
   (in0,
    drpclk_in);
  output in0;
  input [0:0]drpclk_in;

  wire [0:0]drpclk_in;
  wire in0;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rst_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .Q(in0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .Q(rst_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .Q(rst_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .Q(rst_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_118
   (in0,
    drpclk_in,
    p_1_in);
  output in0;
  input [0:0]drpclk_in;
  input p_1_in;

  wire [0:0]drpclk_in;
  wire in0;
  wire p_1_in;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(p_1_in),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(p_1_in),
        .Q(in0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(p_1_in),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(p_1_in),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(p_1_in),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_120
   (GTYE4_CHANNEL_TXPROGDIVRESET,
    drpclk_in,
    gtwiz_reset_qpll0lock_in);
  output [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  input [0:0]drpclk_in;
  input [0:0]gtwiz_reset_qpll0lock_in;

  wire [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  wire [0:0]drpclk_in;
  wire [0:0]gtwiz_reset_qpll0lock_in;
  wire rst_in0;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  LUT1 #(
    .INIT(2'h1)) 
    rst_in_meta_i_1__3
       (.I0(gtwiz_reset_qpll0lock_in),
        .O(rst_in0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst_in0),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(rst_in0),
        .Q(GTYE4_CHANNEL_TXPROGDIVRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(rst_in0),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(rst_in0),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(rst_in0),
        .Q(rst_in_sync3));
endmodule
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2020.2"
`pragma protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`pragma protect key_block
SFoQ2tXDMrL2nCJbfpmHXuteJlKaWDWl3o9OY1miFvmYb8EDywmDpLUHQktJ/VoW+17fK5WHgFVI
FZV1B91GDQ==

`pragma protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
mxGWDRjEAsKmBqldxevT1RKZvqK7vn0KlTODVXNGlRcGf9zOAmj0Z7Ppu79POBDb8oNQyCY+2q1q
BddzhQfh5WLIVX9BNUMIF6M6IF0elM4GMSLHGeYEwqSaMPC+thuR8FGj1J7z6rH+43gDYhtIeyY+
ZuZUz/Pqg8Lu63Xwe+0=

`pragma protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
HLwPjQzkuqv5FEDBriEJS2DikBeIHB/bWuVWooHY5ChdoHatcmqCHpSvnGxVzLwObZWHFys2nR9y
P3zxywjtgtOWq/n3cYVa5li6eyiUmGXv2OE8nw1nLnAY1kzBvGd6VwQ45t6l4Hx5+oqpIfuU2KI2
7/Qpj2atiTN3Y+q5He/BMXLIxF9vWuU6XL/+HsxriGAumcZDuESdidlxOztbW1bFhYr1/qWwou2q
wynnRVKYHL41aWycgFdkDoDEFFxv8ft8+F5Ux+J5Hg5XdgRULJc6uUQE/lDG3zOqzPftlODB52zU
d0cm8gFOvSZ2nO8ZB8THnxoAGe33iIZJfMcefA==

`pragma protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
jlR0iZ4fp9QXiFgaT07DMAK1YFLyBpsOGOOR9j2PWImFEh8oTBt4cvmGo+2z1Umbt9OMQwOhyepO
QIsKLFzUXYUba+SFFLBoCiaww24KICecbUfd3VV5sg2bEJjAdtYTT6mJqyc3vQRvBlONeBFdIGy2
AXqdK7QtXGLsLAIF/z4FG8cfG6nSD6e16gccBC6+kl5MoShdnmebKLyoo6UKFdMbDK88sHvTcD9S
LNCau6RK7FkTZg23FV0tf6cTP9Rray9YEcowm2AAh51Wldo2lGJ2W5iiDatRKH/W1bu7FGWZG+OT
+VZE+Ckiuf4T6cuu+G5IbrtMv6a4U93R0gtxXQ==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
p/kq+JjPPJbOTWT2SRiPJ99/iH6kkVGEiluRRXpuRN+j+cVPgJD1v4QVjw3zMWLlvTGB7OOqC+JG
Lc62Wiizd/BFfGj2JYkTZMatcOWok7A87HK+vRTjr4nZMApD2jKaneJdU1279KsIEeRfImCQ2uRl
QRNMH3PPdNGYCnOGgNk=

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
kyyI/O29YYc5VBwhz19i7AV7MC75r43hHVKAOTBiGBhRu8zZxCwGGcNFqc2HgHcWC6nq4jCIbIXf
S3FDzPdasegnERlWvoob9/SXM88zKsyeTbUf+DRu5lB8SPROBMaIhnj375C5XLowL17MXZdmB6fV
X5ukCg7cNhCjssKt/bIJibWkfna7hvj4ye+CLWmi3LdEiix8KTwRoBS3ZJrjM4/N6FfZkXerVxs+
txkhdsmG9ga1g/xErhTRilhqrV2WetlpX86qH/64sRGVxrWeEfNoHhMZsqEK0jWDx4WavKt8XY7W
NDzMXLZ2m5Dv5HMiJWgFG+ntPwgiYYtBuwu7Eg==

`pragma protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
tv6UL1ZWqo3dAIlhN5UTNGzJyqzdHpCqh217JPvIvHiWJgcFh2tw1n7HWnOPcK3VhCt31AGnCEFe
HpTiinXvHna65L2X2HhtNUrsgvZlUuh/oQR273wp5JPFDPD97NQ4ELkGI+w26HTYLgZ70K5rQo87
D4AkQNRuzTRS5G12yb4RU7ZYgmkYLuq1UyqjlxyN62Del4XoqZyivOGw5H+7wlfkNRu98iQwqq12
jthZbH/ue5wxZJUcb7NmEwL+3abpyDNmWs1qORHOFoE3t97/9XMmeSCpM2+KnSKJvsV5VbuoTCOT
964fsEh7ey4IVb4aum095gQjLCqTmDm8DWFmaw==

`pragma protect key_keyowner="Xilinx", key_keyname="xilinxt_2020_08", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
Oxo3AgNmVWgrXtMKDIThYfXr0YJfyFr7Bsjn2ge/G72mb25MA8Dbkd9ZZPtwqU1poazNnTng5Cx5
s8C1zMNEoo38jNY8zEUBjCCuasJgeMo5xsiha+3ZIBiuHS0KLrjLaPFIQZdsYevb44fg6J5YQLn5
jd1M6YdNMd1VwSezDxtbk9sN8ExPrmtwum/6L1ia9j9UlIzPTEaJ60Xz7tloPsgsbkborO2JLiIk
kIAY2q1b8tuhHzJ5DoXlvIo49wSDj75ncLrkwbAd26huob7aOmX1bS34pJLF17JzqYH0MoPJbHxb
RPdD+qUawXFsMSs2fOLnZrNxeG8L+TyAT0N8tQ==

`pragma protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
CIR/vwxo0IBrPr5+bMp2YuBCQTNBRIIbqgEB18Oewkc8CuHzGCAgPyQUBUKaUG3bBy+KDOPVxBP5
cE/d3QYZAT11fyB1OMMTrjmEIZcr0Vk3nVTAnivoxxxkmdzPjkj0OcGcU9fMArPi3dfTgIsKdtCq
94+mV/70WeprgijzuZFWD7uH+gVioY/+rq/Wc1O6x1n949w8YGgSCTurUvhsobx2bonoC317J0Wm
IX17XRkSBIFgzqA8iC+GV5oCfxIGkihKmXxjIJbMamlOdCOycEkjkh3JYmm7TLNxmI65iffsabR0
t5+iI0l8eJxFhElzWeREqE43cnJYLaKZBUA+DA==

`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 223280)
`pragma protect data_block
W8LDl5wqNytBD4351fnllyCf4ovuNu472oUlnDorIru7rVz9aJ3zrc+HkW9zg+1no+S7g7eeL7Uq
nw250p9bYClywIHd5LEUcgttIgjvMzUaw9xm/xwRIrnMhFd3K3kNCoSUkMbekdDo0y2441E07p4T
icvjnaphnI1I/5bv5XMshlNeKPrdpTZJNPIwVr6iNyLhb1A8/UdZjkV3IfACofW29Y+32L+e5dbf
IQgczex1dyle1A4oXeFKrsXD19A/SQE41DoXSaLbRZ2XDQiiDIfHIauoMM8qZbsM69sBwE4cA3yM
rXssew0EMUehTslHvkic0cCL9QwzaCwK+SoAcITE2xWFREiLy6sMqJSFjguSCJmSFQcb5j1SVnOm
zuqLl+Di0x6eYgYrTXhC3b9tMjROtM+a3I0BYRPByxOWRUgd2FhupIz/E26qT2Y+R3uJrpn/si71
bigSV61Ggo3/F7v+2ZH7Tpx4B9O4MsWLZ420WLFVRK4KExtxa9ClTBcEr/3SiRKHPgJ83fp8ZCls
l0KZsyXJ0v1PUmWx8cx2GxwKJh2zCr7LlWRrG7bHYSU0YfyoO8OlT2wcraHQ8g7LNLmahkI91fhv
oFBU98j9hAbg/yF1lJ67+RDXlVq48Okoy69teGNmtBWNQvrS2A04mPklZqwTUbM+b+F7y5U6bAxV
NUwlWwEPC4DmohWvxDT6bkD3LuxkRPivRmNLKww8zWvNLslbWqxcOAzKeYN/UfN30Ijhi19alVuE
dhSX/1TL1tZEtSLvfJiKVOO7QGp6j+9LKD0RrO0pvcDoQForS2KByVZEisdtn9uckCCg0p4N3zrh
q+dnoF5tAYhVmFG+/1mgLXiwlRpVsB/QSFOulqfzqQJrqV0zsUaa75Qrje0B2v4fYgdI7MoziV/j
HtRONsIwp8qKZ4omnGg0zk+csgh3DdHXMXYI5g0mZFzKmv2Q/iqFOB9kOJJyB3I8WNxCxj2DAQ31
Y5TimArxHzc+TrB6WNJmMi46ulyD0HEBwUKeotud682y2YuVeiagmyr0mB23gk3UUjtFmd0QoX/4
LAzwqNE32y4KzIg88d2YzEzsIYeC0k7oG8ovtrL8ptTo3SU6v++Olthl685NJbt06Bkl/dTKZudl
ZU0Ww4s/lloxRgdmFbDA+1TqkZNhNuxCr3sJWkWg3tWH5gYs/LSHIGGvJd0isfmZW5vtGiewZe/N
tecpwHXz4f4CRmWTyDSSILaFqGYSQdNFEnzbduvKO/UIToJ1QNOe+h6vgUtiJHaeL3beJFacM2Ve
8wNo6efGS6WYukqGQd2GZhTleaTaoSPTHf6Uj2yqpiDeeka962r46ohmRTHAC2T05TeNMANCCymL
uCEZaEu0SVthGOGzJbFQMpqD3yKK1ejzXt3E6+t5emiQeUDIJohtgTI6sdRZMaI+TxFsWRmOp+dP
DJN7vIZCbG8a+0TUzOwH7e3ZaeXGyHRBFxrcN1/J06/oZV1V/6EUo1WwTonhtBJM5rfUpEKxKf9I
pukyW0qI+ZvYbVwNXNcZIMLWca0sBCroH2Bxm2e1qZpIgfXpFp++rXVdGmMX0byTiMozpLvrgCYz
ahRDMY6zZyO+Rw0Q3Ye+JZ6+El7jBMVQ1gAHay0npjywxdYXnefnvmYmkAkCQJ4RZLcOqsX0uAS9
hhmCVj8WzHzjOyB7g8v6i1z3TOCdQnYcpADUdx5+gtKoTDfKCrq8LlvqE31eS7yr3EpuvUFgmGjS
aDC42NM/bAQLQcFFn2iFsIzMYu4zlIeTC8GX6WbV1X4RwiURNy6eNYnwkYoCgeFxmqJN6f2KwX3P
y4epBIaQqQ7Lj9/Xx4vLx2Arx2qLS2lMxZMBWAL6nsdKsmmzgC4yeOYVIaHmURNwyJFz/MXcif/9
di1rk42tzcO9WrjC63i5xS5Usvc90Tpg3jUOHYz9vjxY72zCiW1097cCmgeCIn1VutI4rCrhFn07
2Vb+tFRSD+Z6IL75FURxL6nGwC7M7vAXRReU9NLeIzYhGRl0zPkMrSkiqYPkDSPQZzHhdgi9HJdc
EuREMVBcJptQgx50AsSKwiV3URJP8dmnnRJcgBRXLxl5teWl/HEiAuFkH9c3whBnpaFV44w68RXH
G0tHk7PqKynoDRPowI1gHF+sRBpD/16SA4FffHSq5vyZ7rAFMhX9tA9cKF4uxTahRzg2LWhV6PC8
9oKoqb/DgzqjpDSt4FxrqYl1PuWyN+s5YUdJWOR0xTpCZ4+vYmGCQMsNmcLouVUFx8QHPh2hN0hf
QCKDr+43o2WeTLMvv46Mi9NxxI9+sUXlraote5ZHDzdjXr3vz3fquY7ryQVLN0QBG+6UIDOwGsj2
tGJE3NLX343BZEKkzZB2523SHL3hFSMEfaFaSxdEN8tNYyoi1S6AOBYq4MUx7km3L2TUFmFFbjyD
bw9OVCTVUHt+jZltgIfa8fJyNIdAbFBN9VzPoe2yRJAyGf/z6Rq94SuHVleDCUv1r01TM6HeeP17
b8f9VhwdY/nBdcfqILKqng2fw0zCaM2e7LMLYmYVzVL7AUL7fi9c+8Wtt+eH2/Kd+4fKtkFEoBbU
z9P0BccCSuHU5UP58PNTgxCeq27iEDyO8mjBVKoc1ol8khnHvKpDRETw6CTCR+QbiZS24RVMcvG4
7eEOREJGVsEtdoX7dV5PsLg/Cv0L5EyDjgqElADDFCgZNdw42PwL7X9gcx5LA6fH8zDbyqqb+MKy
13oheEMD/VD1bjV40VEMZLv73oMG/r2EDnuPvXzy3gUqTnwOdVcxbxZw7rUfUDnsJ/q6e8h2ERL4
kokQTKO3vytsVS0r4ie74xfpgE0WVc+8/vUJKx1XXTXVS36zOBFqyBLqczU5N0E6VifqhUBhW0ng
hu/ouJ7FqNP8L7Gho4PtaRLRomp9ZQtVPLw/iCe71M//Y5l8p47PY7J9BLVBFZbNpZHOSdUlM1Kl
8ITEC1sp6hadrv0WkohNq9KHV3ua6tx8kJrXsg2PnU3ojLCkA3G1cVLHDy9NMj/G9LfS1S2rqROJ
WQRRe086ejow7teDjxEELUxo2E8+fou2TTvi7hOOJJR7wkOYjAgN9H3U0+Jud1xxvrQWfZtSCNta
leIS2+BdYbWu3fq0OaOSgyJ636ssML/61zM+Vb0OdqiG4KWMXC2BzJCj8KwwsRS9ocSRFcuk6HFs
zCNOxb4BePmHWIYJ4HojIqi95RCoM++acQA9Q/m4/kd7BYWU1H+q0z95qT3BDhH3M+auDH8IxR4u
bBPYlbZ2RHgr3wksI4UxbUTdTGg5ruxbSfjarqtc9WprzcC7WFz7EXlZbB4QbGvdTdv6fOBpd4HV
6giQoMEOL55vLFTbXT8rKUoYGl229jJLFUmhB76GiCY4OcOZRTIG4UkUSJk91xqiktmMENDGiRqv
wQz7YS9cjgoW8VkeSAymX5QiRhsjeYahzOzcZTmmHCBw3otBsWNvKtHA9JHAd/bTIaft5Qp2LFOQ
Q2+FSqBNnGh73qYbHBZ+j4tu71sdD50nNMgPBMQIT33334DonMqbiS9ojGY6FjPP3zhqjdK4a+9J
nIJ0IxhCt+Xix6VTBFxeCI6NHkouTirc8McBeRpV/Ea0CZWWiMBLnML2THl0ctS9AgN9vN8esH20
d3/0w7FSDzfBn3e+sqy9UPQESGCGUnu0ABJWD7OjHaE0flpOFtpTZ6LzUCvKfcBosK5zqMUpDP7r
UxKKqCmb10DiUfjY7oQ5bzQ+yXXpG9lYz/F1m4UjJ5C0Hha4LKUC8PrMPVa+COKD5uzgThyCYqD7
0CdZYJRCrmcVURyD+NQSuvGBJiXbZOi9Nk2DfoVj0V2zS133r3o+g+P5LtX001h6tJngFFPoHLfi
bkXjgNK/hEYNpstfSQCLQVk1znCUDIkKh/O9OUGplevaoRY7kptwcvm3BGd6HYkg4BbHuiHUlQA8
0Ll8heSfvlhyAckWp37JwJGIJDfAIgJPzWrE8bnvQuK457nXq4G+n6oAm/e4splTeAURkDEXZY/N
PFKYE3A1yXV07fDZZZ0RzIGHUnATa3RpviPJvZUBSUg6mkdkieGKdZnVjGN02AzErxnR2ta2BI38
bGoelarHen67DuHRBRpulyhWpg6YPcH0khpl8UNfmqmROgPSSYoFfN3Pfxuj6IFJ5G4wEQcEwkD4
p83o0XtRR9Obn2PPcjSbcLV2nHP0GBMrHTnUAuYq1OVQT6JZrvCmWC7vjjvdfUXAyre858RpG4fp
VmuZPoN3gyL3FLrNo0tVb3WBmx1ow5w00D6hfFjtTJgYkA+CX+ege8mRJZgdzIcftph/IY7ZZrdG
N9h65CkQ6D59X0He7XhLBWaXVb4hIwRX6JPE05HYgYJC7lqaAF4dZp4layNowOpLyZ2QHjqN+Jlm
L6QWW/snRU18LgUdaqkLI9F6xUXFbanSJ59j7YyOCTUCG0JR6eXXPoA1JUaPpaGYUFBNg7UAgIAu
QGtL24i2hUXpnl04Lzm5KOxFReUDpOUkyA2HsciooqLq6kqOoAFTZEjdhxXP6WYG7C8bEacluw8b
Alh7I1xwPYqgww3Ls9JRjrM/MFecnQp4BG9w8ksII0x1BDtlUe/LDPFkf5/98T7UkJpa2GKYuXts
T8CgBmQnYHGFPz5jRf66lfMQ9dHiDfg8enCuedaIR8rtkdNd5+bdvLNeOKcd5bkzzF1rMNcN9hRJ
8K0Y59H7b2o0yYagq6xKXslZ7RdnZ6ln59WW9U+HvgTs3yDMItbRoQwPy75WeWdIhu6027MVU1HB
jGUHvZCJnLN1jX3Qy+HvzCbp2pXuIYqNh/x/OVt9EbDS5CncSvNME/hckkazaHKEgfvVxKavsYLh
+DDrC3SaeAuP94Y7iRN3LLeCeC7oGuM9YKjorf7jIaoUfKN3LVn8WLYWfsTvihOgsMTrn/+a35Or
OnXcf4gSFUU+zB9vlqzvrp+O9Vb/eq+PXg09UItuTkIafTp+qk/RGv1VvuBg8FWbuC4wm2FdCdUO
ZoOHqybiuW2Nawyma0OQKhEEER33viead6JLeRkYQL2U23YAC8ScB4SyLHId9Y4RpHjWKZkOpARV
re+gXv9eXIA3rkhp1upvSC8oUakKn4WgVm2gySfEV3qcThdAcMtLKLhpa16J+QKQOnkbCmyBjFXE
KSvzKxUYgxHuq+35BOChXZIm8TPp8PPYJ1CWZ1UjBqFIx/4CNmk8vM4xDJMZiHSZOIL588vLeB4z
ViQlICKffeJ9H9ivhnuCbGZijSzTp1RrU5XqhX1/L93aX61hE9Z4KJjc5A0QySlQVmIhLslkrTCc
bNjmG+IU8a7g6IPa0d0btGK9nh1SjUr0QvMNgA7uCrl69M+Tx7ARqowncfUXqYKFzoeXYLzxOPVg
kFpqWHd4IHZiMTw96JgTygaTa4FfBs+DLSmWe6/9IBCuK/SU32ZACE25sXssoSTiA6IzTi8aLhTS
IWqI8ttFR51V900W2jz1s+/odI5U883zig7Fqwd7D3UqJHEq0IyVUZYbblpHqZSQChROosoMy112
4NXcUf92ZrhNWThIOSPggPSa7iej8lUl3x+0utEap0Z6B+kUUZCepCmmy3/W+xbbemaq9x6yXjh8
P7myWAgSUMcFLuWPAmzNVEPZS/c1N+TMtO9jnpzChmbyZ3sXGURGI8mbVHMrx0UjwoHYRPEcw3NO
ViGewB0hxCje0WFgYGUINjVw5TVcZ5B0vwYcrM3iXS5DSbWbMzGLN7oKO1gkzJjwDfcSclt0nI5Q
oIjVP33PboHb1J+WY3jbjsKOM/1TfKeL1NwpqSiDrpbRjd2eE1p5/fWs/N7DaFyD8BHXqQnT8eh1
9qVlQhniDn2XUv2ZWwNOIFQ2xoPgF/5PbR+OII3tPZeBmbsdEW32dP6ac0rYMEWq9uWtPhEDzWHP
KfltmLXyanwj3U0e2aYSBaoGpCSaU+aK6XpfMQBfc5hjiDjFRXXiVVjfk+yMTFekfkPiR9p2sRc6
nlH5o3cQifoHdwYq4/CJqwvzHuksIi8oCqbbWSsNgjOtfRqrxxVrfda6FKYHAx7oTJbx5kzVnc8C
rT6Is8jvE5lVZ7gjXociDQ9irxgESgWIB7FXM94LxIuc5jzYFheZayYur4qSMJl2L+3P2dY2B7/r
p7VLuxDqIrYmQf4z9OJ04QZg1ZNUrP34h0EgkD/5MhZyoa+aFATBs2Sa0qAJMBCZfFJ6cV6ZH8In
BcPYVQBDBcEU7bRgBaOPqtwNJ7d4AgHQyeOr37vPJqrxHbyHxPGa0IFltQ4eSCGOJRngNJP6ghWL
sAYSFPGsEmKdkpOKei2iDsGctquBIHWdSnY6ko8G1DI1Uryn+m2ZVUFq51uZ+7f2w1hbiDVWSzRB
FMiSMZMr8zcNCvwyz0Tsack0duE/fOBfvGhR8rXiCrZfO4amOcVakbBtntiINCAItJf1vMIiewhH
nTESrVrMAFy/1A7psA/TCJPZNrCIl9SVtx3/PDa3dakjDZ2/LUpg00Q2eiCjgthe/KOWhvUS3Nfq
521ZmO9wW0rGsBM6UabCcn5T5289Vb9pyWuue6OGrXQW/q8bIWuLhFVxdp8ms1wZxeysWulGX0Ab
GC5LLstFkpu5EAA50CBH3etMPdhG3RnBR/CRabdFPAOaiI3eOcGk+XLZO+hhumfXSXiOGmcEM+m9
6yyKXGoTKDFuhn5czZXMnBSqNu0BN7ENtdQSTxgM1nPjLTj/lX0yOIBMT4ej0TgmvbxLW8aqv0O3
IcIcj+OPYIsBPh2rJ/iKlCc9c4c9uQE8CK41DwN1efVqMQDvgDCssJC88DLzcFZxJe40dHh0NVM9
Gs1ZHmyamzJhNSx0WNWcOmmM49W2odvW20j8MAN3KlS5tUeFxMrkEpc+wAeL+PiDSINvLFmLtU4w
LHba00VUJ2m0j6t647RthznQyP22kW9tu3SpH7AS/nCILpqc0v55zMvvQdpXGPfw2f+qlZNH/1yp
3n7SVgnfIiAd46PjX/u8boYWlLbFQsXyDeOG9a76HaUjjdXn9UnktlDvf9/SoCP7XtZvk9amQNqY
71ip3PWur68RdThLZPeafJf1izCKZyhdV8Z/h02hRNQaZTTvkBUiY04LR45Ln4zU8QX4ZZCg9+U/
JwHod694wNHQE8dv/sO+odNSaFPl1G0lfb4k0g4TTH/G2U+r/LigDi89RuZOVgPW8LfYW0uUBEqz
+iTDnhCxsSNAgyhEy5nLNXF8H83/rFzSv9ZlmstP9zAE8Xdj6PTU9jeHrAOgn8kSBZQYNOQWu44e
KzKBVPFwc/sEmd25IK6EFQUg3LckWeTGnVmy19f3fxP2xf+2INl8QDDds7A9aDeV29bHFFgnH3kw
IH8WfXiypImyZOiirKiT3bzFfo08cmTwYeo+/IGLQSAdaf6xkrchrnkgPQrrK5H4abgoKqqcinOw
WWnxK109eQCsPT+6RLnqpCbND0SM5YrUJkbmbu36ZO//xKm2eovE063ImdyDtXdDPRvox5e1cqtY
9VN/DlyIe7BeEj2+HgX86zXhSQ2hcxJUQ34eyBJoeddp/GbvkDFtrLRSDy6gP0ZV5VpRChzstyLC
JSlLM/cxTnPLKu8pD0pdOaNtjGWzGk/DFMtzifJ9SpzWoQ5ZCBzi1DpELp+1CekTQkcbO3FOcEUj
WUv8n/Ob40/vMFhGNT5GYnKBtRUNKEnDOZ0NAAMRBxoCgSAZwn3NGsI0ZL7aQopWT7H06Rtxbfwh
C4GgO/qjCLcM4s9B6OnNYWmwvh2qU0JT395SqZ9JwwTdj7N+jVKF/vlXQj1+lxtfs9Z0S0Fsobr8
Do+JNjHT98pzAM+6Crw3N5LAaHsr4k0CKnHXkB7X0c9+qv3Xu3ZiKVv/Pg5XfsIEunPh7xMfTvWN
QmgvAuUon6TZbSoSMEt5z1iEKotTetJ+K5lKT6S9NQtWS67h/jBOv2vURFPWvH7m1OVkTYEqgScC
WdxgP/os64NcghHKywT/OYdS5LWVYXVjoLt9M2VN/IhVkDL55DwIk1LHZDfrSpcfdYDV9pVFvSoc
GEV74RGSmgkmmmjlExorY9vIVBQ7EuK2ZQXh0Nhq0+2kP1WJoNB6t84P22rKx90sfCD0i/tFJwo8
wQrGSMBScksDlxcid5teteLAP56iOUDkVwdR5sxuKF+41xJsVRES4ykJl9hnPGbEKUl2wVXKLkTy
D9Yscq9OHuiAADf5CoQqFq2GhU1CTZvh8P08VyuzVNSbKkPy90bw8J1WBDBTfxGfHzZ424c4JuXT
tW378Jj1CLgSqdJ8t9ycH2B6qCVh5mZnCtfoDLTyG2T2D8kNqYX6VUwNWPaC5hqXkn+RBgTr7pzO
IJhEG1cGDrb+swZeoGjb7PYE0sgSz6Z9IEkeHtYAn/+KW+khMolgz3JyAtzSCtAt65jvB3T4t3I4
Bi07ixrHtlkJg7Kkso+FG+V4MU7/K182iHDVMT4vzwXHuKRM51VIMx9eOmqkYGLKG2nRDqi+K66W
X+wywe4d/k52rQ1caaA41D6kCud8sc0zUsnmP0Vs4AYye6fvprSdPY2XeX8HH3G51/dRhuIDFzfk
oZd9IYU23dsmSKSHRSKGl7GyuS1BOuL3/edNH/Fz9mxsYD7WQ3HH+B96PIV45uQrGUEX3wK1mEjO
wn9D46twpm/JEdBGpd2/sCJH9/hgu4ed+LN9ZjGFBhP3YJElFxmZoyjnOnoDxEHU4612/RvYlTHV
VBsTQeWhg/0DsdVQi2Dyk/TvWlTLSf7n92+RuZ56TuRgSvelWcOWhpkGOnWYi2Z+6qjvyPMnylBX
TnAogSDJulnHkxSqKysmk8mofhklZsYglIOueymYO9KjSuiWl3EHIxKXz5extLn0MDEIPraFUc/t
mC0D/AD/IlzYM/hWibnbTjB6ZWPu9hcA/oPO2flzFcUsVvWlDDBTzxKvS6TkXrr9UwZEWz5Et4Yk
4wbqAZyPil2HqVTR9Y7xAa6P9jjtIM5nwC4F9iTdSzvaIi/om4p1ggbzw/vnf+kO8ybmCZ7pJgRC
/wpKEeWs/eBZSUyNywUlHucZw8aVD/zxrebpaVr9Z3BLSOtMnIjX5jo3YKcCH4/1C7F+v3/1/qTt
DI/x5tfxYJlE7q1uoQ2+XN+HYMlUx/9Tci364JfTYpWI9eDznhZMScaJV7xVFJwBmC3Yx25civ3A
S46yGX55Rp/ZsYWKkpY6qS9YMPyTCoMpTzzZwWGn8MweifL4CB9SgbbwlASj33Fav50Ru23qak5R
ad3Xbw7bYgw4IYbBZ5G6Ot2XwjMBCH9gMWRFwiRS5Hs1iey18acvomBym6GnPuStHT2ckNB1mzSf
2EPjPtjWLEJT4cKwqlTCEgf7WhgcPrXnXO9x7itEtPtahV/xh8djDW79J3nbZJMsL6uOSGO0zPBu
mTD2rnQPBAAaWOb9jstMSpShwyhIHdt8YQyxUDJTxMCKvxv+ivGmyjgn0w697T2TPMDhZIKgUoFc
2yPWyGfTIt1fB9C9l7LkvtHCjjYU+Eps0BtcyeB8e707W3aJDJUKxQonmIOR/IYsCUTU0UaioVn6
dUufBQTAURJCoeFLpX4M/KwTGD/A/pjFduuM/CzR9DbtkgVCNbQitt6UvgmsVP/n6YV2a8Z0AD96
9F6lX1L3yV9/d+BM9h/1+a8BqCVNFbATEYGh0Ge9GoLixB6C2ZdEQj0/heAyEaTYHwl2qy4aefj4
5KHOOr1aWp1DRWes1YuSRryE5a9k9i6rqyNwcTgEILAbPua1YspXJ5H1sot5C6OaGJYTqP9HTuwX
WtdWn8dLXdISLLmT/cSj98E92hWkLFwwS7vzJfK7ili/vw+rOscad0qyFutMfKTH38iOKGTjqCdC
Y4z5UdC7pldNU3QoHqE9oLNGgoMlj0TC21rTDSIke2mBPK01HcDxL0gLGBdLCoXtzl2TqGr23b4K
7RexdPEFbSOJxSlJ4w/1Qd1YnO3vK4mdum30nG+G+sxyZK+qJYUOizximCLWs0AN8+2ixJd/Gybs
33t6ErIPI2/AM7vtJei9YAT+CvRAc7p0+vnBro6hxVqunAuHyq+QTL+8q6Csm0wl9w3voRqLaulN
bXhoYrsVMvY7W+ctxN/mZStdpFJLqj8H/PxoAIq4jg2XJJwqql5RDsgng5j5r5ZboIwfivtK6hYz
VWn3kWAu+FMe+tAZ9owc5HwRjSgMKfxn5SYxX2NhNsHq4K8NENCisXtJCDBjL4wJh/PbUkqdnUW0
FIAVWx8tpH2kMpyA97dE6AewQNQTyltL9UOz1rp4n0DC+Z89scx5diBqcsOvcveBmMZADplvORiO
/nyrNAo4L12RPUt8Vt1noMvJjkQsFi/o2jhKAyuRVSZlVMFOgqZDMtukwtf2QsAX9VTFFwPWzocA
ukYewjVjtBWqtURskey60+T6Qx0pBNwWKJG0x+oLDzC/ip5fLWRuuukN4Lc91ebeKsmvVXhBpyzo
818ggZuXG/QhWpzHUR0m4MwuZ4K9FjBaLEu+NLaS/atWcVI6tJZFPhOrryXn6VVYLg4wRGkUNObh
f4/vGWbI33fHsOAxBijpyz1t5fsbkndbcLGUMwlBPO8k9ph9FYSg8LiyB4xfyaMD/WWGKV1/c6EN
Y6XdIInhhiZF5W9cK9agc5FBLpQyTJYyp089+U5/zZPGPZwYjl03dtkqqrTG06GGDPe0s3oTfEs5
OuSKnC+HFqEiltsWSidkotrYgwPhqCTn7j9R+q53fNuv/srS3vtMx5M2uMyhfscq6isnGAwk7xxm
Wx+wUH8Stbh7M1V1BNfRJjnlbgS85n7crSe6lzjWSlUu7qmi+50K/4SZOnUzbbLVIj8Yr/k4iUgg
0CGIOBk6J6nURVJwoXfjeWohLZRfQm4/iFKDNzbHqtvL78aJP9pWfLjdlVwTOGumEFcitj14tpxK
6v5tbvrvN8cBgjAs2PH3YeCbtVQdv6eN+COjB3osMJIaikTVX7UnBI/vi5JXgfDS6ofTSmsARVX/
3hxtAUU6yYGXlh9XWxW+CiynEAOGwYwJoVfUKP3s8pNbs8GkodBGvtm+RcifmbL6ODqbWpschtgk
tWd/Q5q203actDIahBrog3lFdUh/uwihUn/RQa2Z1gAwNr2bAY7MFhL+xYE2a2VyqkYGISeiVkO5
Rc3WLAB7stZHQBWoFbUm5H7qQkRHkZIp/no3DIuwnHRlfTODv28G9HaWoRr1E8I34VVpIrux+fxU
DFRj+rFWmPl3fIq5HYxhutcRTWZNuRApIVcxHvc9H/RvGhebaK6vaI0HA+aDa/HK4eYwoStzcMpM
GyZV5B+8KLd9Uj8FRHvyY8Kk3f7MLaD0x5tAKDmtGe1byQZ9dvPK9pF1rlcu7y6tCmcfViI/3ROG
YXPnzexA7SDfDknUhfVwQYw+g3uRw/h5mqbfHBj3N5f+GGRC0GXwSKezQN1B/IQzfBTVAm/5MYoc
tZuWmhKxBDO29fphnUk6UZWZ4Bh3x7g+K9ktWpDpEwBDMOIfg+Y3V9V+47tAlLYIt3MkPkbWfnGE
aMo2jTIK4vx8fFM1yKKweu654xq+Q55w6syLSM4do3K0QbZQzx8ye9plSF/KK8sRkpssUNYZsRpq
h5ImFUWHUH4sMhVQw81n8gqMQUIPxxK0QwIzxHFjYSuf0ZWRBNinZ5S0gQb3LIsgmP55y0zKrZg8
eUAI4JFIzrY6y7gkU3xvs8guaynOpAasGvIX7UcbC7OFvfMOY1qYbgtfPITicCARixYenH0hYF1s
GfOjhCnLhu+uNUlgFayKy0DafDH52qRW1jpoWOeKH2/AuJA7LIiPBnc6l/n46Cf+8LF/MQril1au
xCbtkm3aiygx68pGYMetzsILy51lPJXoIp2UrEmzbeLuSatuyJQ+z4Qu8gE/Kecol+ctFDJCzVBA
I8Qu5/RY3qSQJNtff/gqpidt8mp0tg3ehporuO9fPsQa558FpTzjIxUKFTaP/lFdLDgP20rmDVr4
689Fo1E6HgHrxiDJAlOW5Whke0TPO83iZj4ih9ctAxqh+azAszWjR0Jhh6IpnxwoLYpvA5cp58Rb
//m9YCYkDx6YDWGjlXKOsXxRjzcv7Fxu2bNH6kJq/QV0PLhZckLNA4/H4hM9IXq34v+AIg5NV+YQ
IJ3Ev75mCxbirYvshd9bAZNXbnXEv48gXEXX+G79Xw/5juNRno626452qunolaw+OvzkbMNfYTY2
oUlv2/yobnBDyO7Hr5Ij41W1ZpwW02Uewfo0XfgnQXnKrpMKhAwarlpa9lDnWPblb/fsFushNFmG
ZaAIb4DBWqroqFnflAiVz1tv2PstAHccRrFHRCGLyjNOgRjsCfF8QmI1D7pd5AGwAzC3kjCypoc3
DFPvA/wfmtBOGpIEQRIpQowcfAkzFVcEkw3nhgNfOEbkn8Ns2WK9X0OSi/b/0QomFGJmCJ32g0Kb
P5LvL4tvU1LNmPlJzdo25HcbmtJB/3qwR6MQAtf8m9kbiyrV8dKYNVvUZG2k8Hvk1A+Pobjpv+qM
Q7MF3VIuBK2EYcpatS5ScakvqOkC7YlnHmVag3RSy6Gs6rmtVlWFgdlq49adzooxbwWIEwPrBR8z
cuaWWGHF7HDw+Rm/dGDq1eY6M1GUx4RB4TqLDNRB67SE2xBV8HUvyVYO912ieLgUss+wtOjKST3x
T2ZQdHOz3AsUYZEK675DMKTh4yo3barrPz6HwUYVmpqMRHS0vcTmX9AobRBz0/h3ua1DYjcfyCWv
M/6jpUKiCK79LAH3uXI07FjYqMhn1lL643+mLQwOCkVElkfGeDz/uRlCf3uMlGsHK8PWLNT2Nv3W
Oi1w83WZRiDeM7XDbGnUJBJlk5i3qVRfWCuma8Nb4W86xTHgToJEFCruEh3g+Niup/r1tS7bnGN9
8O6IhleE7M1rq8gTeTPl5JIYEhGoF33akAHBTxRKVspAIvbyIOwtjsiONzFrjMLpjgl32UHwcJQu
2BH1vRmx5pdxHyUBn53WKYyJil1/SbsAS7LFiasmhPI4Usnb1Ylh+OrcGAaJ2heytOWga/5pLLSU
rRmutG2zAXXR7N09l3U50XZJ76MQCF2L2wnc5sBzvJTtEf5v1TvAySH/FNoBU6107U6lLDNGllsQ
nmm0r9rNo1YntsqW0XTLo1ZOxQA6DLjhVwcpDb7VC0kHiYUhBFP48/YNDpXl7luOHtmSNAonPtrb
8//9OI+r+rm1H3256jkEPx0vj7lM+eBtUX0tnS4F7mpXrkudoZcDU23nTU1cgZCTvRTCMTd5V/kq
wriC2kyf5J+eIVVUyC1LZUHdRR+bPq8aqZVhuUx/CvNeYtArhdxo8mFuU1MlYtSAiG9uQ2QKCBkr
21sVJ97M/UNPXqC7QRbObg77Mj1EaCSPJDEyL4I4WvY0TKeDzEtGCaYKUjFjUUQnJ1nOxO2zxy8d
PLVD2ZG7UHmAfJCqWDbfeOc/I+dJCgG64GI5pjZVV3UCgYiHlRYjDQ6mKMNvEx9FoWlu0ZMbxYFg
ryFM7fwEPMEBvjzKWQsv815HAJnm9L8m8+0T5mvH2/6d8nSaVRA52gkj6tQ6C8wxC0w0bmTxaDWi
LVTler4rv0JqMgXHgfvLnz0l2q8/WpEUmfF5J58+RkwpjZ8K8YLM9/rteM4tWZLIMCKE7vgT9uDs
/EkY7/YmahyGCTdekmevJ7ZA9iN/DYCchG9SO7LAgrP9zZvvx70ULeppwaGYZrzitRDH2aYLPSc7
AuUcZz/tEQN2lotSsrAOTOOqw0GIYsceW39XyGpBvu0Zrgf+CzFdk75yN6kXxXcPyaG4X4mHRKmk
QA80DNId3euNuC3z+MP0ytW1tHmFitLSpzEi/3mrB0BaqTCqvaiwkRCYuTpxW0Dtbys20TyFm9iq
JdPuFOFolCwNXYuUcEXhVM2vAoKRTNhvqoU6SP+chpyEy08tzga9zxg9UTD0JsXbHAErRIAysCUh
BAGsy99Dq4bDl5omgikwhqm68tCctcI/hSIT8LaIQtCwFxVA/6OWCT2aqlMwAuYbgVRBzoeh7jd4
ys7te1sk9mMSGW5dNByuttzIKRo6qgtUB8eYZ+FHQigZe0Wd8cIZTTwJHj3iKEeZ4bSWuXkQFUdI
6bWxEmvHrOr5kxZio9wiSNvNVATqoNLreZRTf+ZjxDIu0gv+RnoZHASlc92VksiIxE0GMpQhKbUo
KEBGnSLqQDwjI/iWI9mkwZZBnDhqNR64D2/4l22EZpa7txFnTOktdhOWGlT40WB/SgSsjMQ7v/Uu
sz6r87ZX8/Svbx7EXnnA8fLqNJOKwxALVIEPofWWvsrJLgX2T+0F5yRyFKRDOrOwd2OlZFyA7rDn
7jMrAkOC0ssLUr8OVdNgx9pxTdj+2gWLnU9LcnHIS875jV8/n4aXjdDYycpREs/JpfG1/TAQJESI
tq6f7UdcM+DSQeo+D2RLwXJ2HheAzAJm2sCdsDrknElm35Xh17svFufJVjIOUbfhe9deQPZvbguS
fNvWqTtd3NOBiV+8lDMZDocgkHbtsUK4Be1o4Awn9su/ne69pYLaTrBHn/87hZx0pug9H/HGTxzd
PZT3jZ8mqrzOSKMZ4P46wNhUVDRykuTt9CMSVV7YRRh9HePfok1qtvG0d3a0tXql+azwgbf6IFsJ
7sqJ2Ctn4uB0WFLK/Q9ncU/MjJ4uuvNBeHCIBIQjZW1YOI3SNdqI2SHXIeluPay5MGULE6EeZhPF
XEEHAQFvrd5WJ7ROpKaVNx+ALJm74j8DRVdgZJ5Gk6V/cOfYAT0nl/twHo7cx0x7TjrSGyTJkLFH
yr4GHJXuBx35zmASkYjjwd5MWiXTwrSGB5fDz8tjo1QpQAug7Zpg2SUEX5gQbh1bw/5oI552qcwF
+wq5Pb4TmLg+0UScRXfSY9O3Q22LTYmuGqABzaklj6LoQ6lWv3oEmJpubUBJhXf1HlZKUNvki/49
d/DGVrbMht87wKCWSNiiXAE9cXvCkAEYyPf76u583QG0krKteYjCjogFUJkmkclGXyTW8/JStrL5
6rPw2imsd5tgFwHVeD9RKqLoMUE/05H/eUN9ESed5Jwwl/kaWEc54wUQy3ZVQ3kXhWJ94D/lvoEC
1m9au++KUidwIJDWrW904nrx3+Y8wEvOGwhhMvED6ssvlAy8GpMQAxMNi+9vf/PiyZ/B9gWY75Bz
RrVct8d6UHr4UuKF972GObSivVSfPBUVC1GR/Tp/8LadgqV6R3z+nGZHTsT2ePI2VfP+00ulLoaj
6hLO3lx7FswLGLb0t7CDnq6bw1dHxOIl4DRp00nGi9XCRJFGSSYnp1IRC6ecELrsXtbhyMZxcsW9
R5eYj3ii7vz6sC3/LRKCTrMm2RWoglJKQqAuyqJhktEnM3RFf9XC0EhCwCzWFgtvngzslLoy5gTD
TGQMqTmBaSrH6WxgYaWMxda9fJ8vxJCoKSDTj5U2FfIoX5Je4hYuR33YqsP+GC7UPqbnxW5YRb+W
y2wfGTN0Y1f/X6EVbNP+BCd+slqGcAiIZs8uVi3CDKE3swOLsmErQLvTDUTY7VjDrf81q55DNEqc
BDbHjeENlNHbLAgXOft0Z3+rxEx8BDjVtEEjA1zbwqWd8VoMTf8JfRwmsu6CN0aqzxnA3HGj0Ymp
4fYOETtqkG//EAGaZlbBJBaT8ab0sR7jtNo+DWSRn7p3iJu/lFCNQxqSsepROBp2v8GgGlVweKp6
ItCh3OOgh+DtFTB5NBwhElX80WKszXCDR535VVgjPM2TsR996rJuVxrrW4htkcR8TYMHXzOblcHC
9fNQ6S7Qhqhg2Gw8qcuV1VaRFSZNffmCd6OlI7aVodqptE6Jb+JD7L+vdZzGDLsF6qZ3dmwnMpU3
bN9dRlt3yPIBi2TrZmPeKNIwVJpSOctLMpoXniFyNGYeLuLq5qLBWrlonn9bmIBNJveRGQqCKv5u
WlIYMPyW2YL/PsFo9Mkhlen3UWyOU3Ap8kQiWIkm/QCWzuFaFDvcHqxxZbfpW10FE2X26CE01ti6
0F4xjA/MGoDU/1xSX5WktQH4wf+ZP7acD3a3TnvrOm99j+FDVH/DyLXdfImBEKgxa7ALmYyXJPsx
Hzrfp2zGjxkQE6pRifxJBGgjnkN5hNGQ+LhVQTWbEmLC4XRT+zIWp1ARwcVbw0A+FqllcS+KjZq6
ELxiXzq4+aVtcaWDYBo/cgyi+sNTWBue65piJV9MIGGr6VzavlMb/MmZuO/j4JqzURes2mv9mrzg
YF3wgaeyZdsX6Ypi6l03phJMkYvU6NaUPR7hbDsLEJo2y3q/nWAeNdl7cDBEkHEc21mvbRtD9GPo
MUr0SEAvWL1x7/mAPfFAIYus/G95JatjFqts5Ewv0ayy79Dez6xCpKqDBLW672C0M4KG9SkCpUAc
yxAL/FSfU6NbOXEtNm/3ltLepYPthf2Y4LwNjwRYAEy/5nNNH3V2DIWt9BrIbfQGigwR/bUSQCLx
RsTnO3BCpIAGQe66zcqmPxW3uzp/mayXpfbx7HH/DbhIuwnwMXnlf1X96G67BVneXbl0Pisaeosu
XDiO0jdGI1fFm96l0K1ySUXGaFtpUC5LUAh+TRkeUertUp7HfvEKtqjEkO1XNVIBEUIIsYR6RGFg
EzneuMcyj8kZbZ+2ch9A6WmCTNND9ZTgbrUIQnclPYlmGqsCi85uBDSgIbUHC6ESvazeFaYbT9Gg
bVwOqok4rtOMrV66gg0qxrt/ejKG6qUs9k/CB4+2pTjoUYmzvJyZ3SI7HNiK0VLCgpolDQFCbtq5
B2dlINfYTFvkdhcriNL1n9PBcSPYKqnR9l53y9o5MO1Eo+7QM9xQh2yPyDWG/N+BCc3mp8l9XlNR
keH641Q3zrW5wSZniDsPRjOIcCpcTFL2jbcvZz6sKhpu1mIQARtgZhUDwiHExFSXzJcOd9S2eU+D
YprLas7aTZGhQsL3vriS9nSMe9/VOm4GzHlupA0OIEIkgnFTMtHriktiddsnxc5uooTmHZggCXWD
K6cO7ZnN5TyEqQlOD8eoalmDVl5HOQFU7qtzXzwmbnviK00as0F5LfrQAK6aK1ByI+Rl8L7uRqgm
6H1NHAbVATkdNaCjZ4vecaqXeHT8Bb2eeKtCtyP43efmhnVNjbob20StOW3jLsbOdDhStH4LM+FL
S1RshFEIFIfV+5n8MSERFGy/iCqAJivyolQGu0Vsnp2WDD/ptikLg2SLMaEKRwY/uQEGmeagnxFP
VDIaFI8X5ya3UN7c/dqdvG9Vhtox/2KtIRbSf3bJ4wlrFoBOUXcUVzJCIZYZpX1VKlWyLgV7dzR0
5sIXyvOG+8SW/PTv4FX9TgKJcpWEDccxFLYxi7EXQ12S1tyn9XovA7D1U2YNT5sGVeKhbKByZPPk
7NJeccHxlMDXRaPvlkVt1oCNbqISJ/IkNnt93sLgtK6EUUJfAq8HrJmMDQaJLcJ3WHEG53ltiR5i
qMXXSx+GUD1qVFfCntnC2nkDH6tv5HpZG3fZvQfMrorb45FsqJFdDQ+vGN37U3gIJ3IL1ylWas4Z
En8DaNMCc8l83CSFGO/CXUInwnWTQRd5xc9JFtUBUfkP+PIFWEbLBAReJSS4j4C4lJu1dAG03lmx
9U/KI6/a/MWFUA6YXeJm1lMg7XWgXIkON9xRZ5Tdm3f6u7zf3y5urF+YlPD1RkOnSHjapa96ZZSp
3ZokktymvAky4jqNFA1rD/Zw+fYd/RjbuGFMWkAg6iY9f9OKjMsciB22XdbrGUAPdVH+z2HBqRzZ
zeznPjxbeTpXPZv9wKKiVZAXNCZ5ZRnMNyb0ELDZU2wcH+rCDEmSv66HxnKe3jnCAJqm6kYuYVFG
AXW7K88V2BiSyldv2BkYLW53CVwwlk2g5LGeQtPqu6LKXSYCrUYeCcnJJ1IQnV8VfLfu8MAJGHfR
xKoKh6ZKZg0vvIRlrJzhYun5LumZ98jd3TicBIDs7/Co3h3lN9KSJPISOP5ztlJmlqpy/gm3FMz/
j9MgmFtGQb6T1N/baW5T0ruX48vvF4nKInb0/Pq5+FmrAV89gRJMbbiEEzzH6yxZPeiOzzSjJ/34
VDQcydczFYpPFnYforHlVOtylDBkvATJcwZ3hG8FHANG0X4pGd4abdpz7pSGpNBu2MwIuA2h8f2p
XkZnceoWIQWTm/bYrntsj6/Dsdh3pNX5kUuF3REXhHx8HEMPkmC5ndYv6cwNsf4imBaYH/4ov0tm
+YHtT1oNYokB32J1Yflp1XuVdQrguG3xg7q1CYQfHwdyofrmmWP67ADxMgZifLVkOwYLPtXRUBAU
/TPBUyxFQTBQV3wZk8jaihNH3wobt+THUOdXf0uHdgZa3aYL6AmUEgEng8NJi9k8zWHb6GKiihmm
/IGEFSuBjldW+D38y6EIQct12aStp+XjbrocUn+BN+S96YGef2SR9z0PXbN17xZjmc3phl34Qv6c
k+bC75/j0rlq42sifHiAoh/Bx3SMZPnBa6h3hG31lhZ/w2g7JMYR0rB+eXsL1rHC2EpNkKA82rOf
QDBp2TGCv2oZLrhLaEj59xiHkTc3cQ5rchUNLq3ha/BFv7N0d/WdFOMWb5dvIsteX44M6YLHt/9m
Gs6Iu13p6ajWC84BZNUOEculYaeQmKhGje22BrxrO/X7FhIhlLwnNk/vCT8F2NiceDJT7iQo9GJ6
6CocxnfTFdkva+nAhtWM1saI6l2E2vEDgmq78Bu3kCi9x4w2KONWuN0zO5Id1ILdFm4mQj2zYLDW
Rjp5LGMK2cYKfbpBYtgludw2Pn9/4sUoF49xnd3bwAZWeVdZ331VF7jv/QBZRrxFUGhAByNT+POf
h1g2Z7xwaajrnWktzsFt8thdwoPc4kLLFay3Es8Btp1Fz31FB4DZNWd4U35v3garQq0n4zo/2P4L
62pQe9dv4A1pd29cLqfO4qJITaso02uOOxxwK0MYKLBn6YW45wuHhuu3kihAAKf74yshvzc8DDFH
Uc67Y2xvnQVPAAfcX9XVb7TDZ8wRPOatuNnBBluufgMkgKMRLHyzWfi771SmG1z9ANVPUbXdnjDo
V03+O96n4gvcUYC0U9gsKDHpWQMkJv2qs8ONxRHf/mh6LwTm9S3+nja0K+qv8RZO3K64lDd7H0rI
OO4Z01yiqXyn/063oWWcoaBru3ePJpv/UIl2qLk8jlNi8tD9xgZnLBMCpEDaWhRdp+qHdZYe/nM6
eSDtSW6JdhVrTHv0KyFbhYp/W1YRm03Sa6xUQXuukF6kR52MBNAsrWFPJ0Gl56QgEVA65/UFYMe/
QnBJJTs7D08kGrUIGc/2YtEzGq0aAGT4kDiv+7JGNxZluNFr05E9A1y90dzK48hzjfqwGOMwtq2g
S446JOdNna93H2NvGmOIipBFFTfZBo4Mj3yEMgdXegzeZbHi48IpKwh/TS49djHQ6QmW/ovkAhZG
opjfsaRp1qI7nA7snUyYNSyVxVej+KP/Dgz0kDMPdeBGShJ7xffXYY4aPMXVgY3MF7kENSZnYJF6
h/Y5RnUDjviRs5l4+4oY8enatKjKQedH69rujj8/cZBO+Xo3S8gC4GCVigEsEJeTvFH7Q1teiZL6
8U9PCEeE7XWTQaOf8rTOIF/lbZfN5/s5gU07FpObR4xo0WXLfHQOmgjB/xl3NkLmjBr4vluwQ9AR
uNyQcyQ71T9dzVfS354pu5dGSUZr/JNp8aWLabF1V8ALP38GMZznJXra3xe0u9DXnmgTlKfVFpKH
PrzQowxwkAuJASR2qqajlPWNywRptv+Pu1UUeQeYUQl6w6mC4tx5Qcpn0qzyQWVSoes9dvS5oatY
owqn4I26D+DaXjhp4ekF/2MvCWbbr8N/wOKG+hgdGNeee8jgvaHw1WjZsF5OgnSPum/CdEaH7y4S
Ct/0Fvbbeq4pCGHqfH/YQrQFEJnf3WZkKwIvDq7IyOZ5B8iAk9Xw9zHC1IShKuhcVoWpRh1F3eHA
R0NuOpkcBkyDcvRYpHpcdr6FGIHS/wxRz/lnTTjKCJHw6BP2+JsWYYoVKO73AIMUH7MSP6gfvqVG
D/atIHmB6KiV9hhhN4ucTmh2WYAbVGx0tuLwUfvIANsxNVDSReJUvlWXM31QPc+zDuPjhlhxEHRZ
KJvMLLR5HEgEK+PwuU12ptBF/SNNMnrMpeEW9ggoNgMqCzFwF3UygXkWSgB/VbjYHEhv3VoT/fJ/
pU+ISt6/MoLYN26QptbqR5LFFYtGDTDS5DBOPggW8YMWLHSM65MwSx/UZ/REVYAE1k3ruGFbCcDP
6dY51+a4K/X9y4LgoxIN6ruCPObHqE+eM4wyZhxAl855C0J3q8t/lwX8DeHgcdxzhLYU9gfM+49A
fJcFYPHQZbz89MnPPWff+T4thKZkU8GHu4lDk1kCMf2VDIAyR35ZCOYEqJKIKuMMDHKTtg1juydI
LiIXNHHpGffkoXUMeBrSnPchT87vJMxsJFOYidEbUDxh/krYJk4Yen58k6b2xvGvE5/S66V3RlST
g6L8Bf6nFb9ACtUGmjFMNNtQKzmLXmhYh8W6q0NNN35B2aM0RnP5UD9XgyjGh1s6wzguLZZmmqcf
oBonpTH9DiPRnAR1gAJyMP+kD5mXr2b9Q0GGyHsTzBgrOqDVC2u26zL+Q7+/RDfMPHLXmQ0aW33L
gklX1VJa5RZfp5e8dCwQPHdaHAQ2xii4kfp8pWjNSVOm8zS5GlCyX2DxfAReAVO0f3R+CFY+5gRJ
09XzuihCikjYcMe9HBGZKU2BAHlfcfdkaMF8CDPLMNRWVZNeWYGiGYsyyUZBookqcx93L/UK82Ng
F+r1vOy82ZIjFTuyHzaf2OfU1K0SZgKgENYMfcYZUAKDOuJbXb1gAxQW6PeEYQsboizOb6IRba94
NHlhJPxlJw9HKExl9jA7CEs3rc5ljH+oRKuaFYvunBt8rREu/wlBPMIiSvQh9qhleOMhLiYkCKwU
KCHgUSAw06JzxbUDn2DpeSW6Sb4bFHoDRguUQZrYDkEh+5zFLz5a0x+Hm0OKe6M5ux9IxlR9tYNZ
RK6hwh1aMwFkB0NoS4msBisd8Zrajiry3eF9DNxvwe/5D+f3Cyn+cujJjqI0IPQTdTQYUTX/Isx9
p//7AmpJhX6nn3zqvsS2lBaI+8tumHzd4THINw4LNa9/oMKLYP4XpMrwu6IXP2Rhc4l6ImaWpzZk
ANK2uknHzOcPJQYn9EB/pdtg7qjLxYP4kzSomI16r6lQBXLtxX6nDZvPiL73ow7592qUORDVMicv
dt/j3dkCyXVLgXrh8Zi369p+/BskjRYcQtRBc1lupTYCtKjowc2g8si1JH3jrepjxdD5FrvLU6SP
CCdAEJsrQq1ztRsEcA81Mx3MdcGEpqxe6ZHB+yECD+yVjp5hPiSEuYH3k5rtKXyW+uGkeTnhSN3n
R6r0CDO8vy5iWYpQPS3fUzGE79Liz+UGfiIOvjchgXYPhsNJ6v++ic/evHdroBtIzLH0nms+3j8Z
ta3WlCVIsuW4tkzViOuGv431Lq4zmmB2SxUlumAMgBijTGcBb6IZNnuV9AxbA4Ur5ENckkbq4ITc
qguvNBMAiYT5Rq7Cj7y8bm+DiUtlC5MPkvdOscfo322YwJFwZcvy8wZSAaWWSzSHcSMvIUulW0/q
NroUGGle/dM/KiftZ+N/7XkayPneb8kCU/K7VD2Ux26KSfoYumc6frqu2QyadDjoKztYlHl+SgD3
GWaJ9okcg1lWWEigOgC5oMrvFB5OLm0aGslHbYXcV7BCOEeH2127Suhrbecytn+d5JL0cwq6Hfi7
np3nO4KbUPCFQgv8BJd5yLRBcsDfFdPKyekoeSFDsPtId2ta0TXDuuwHlw56OomWBAwjG9EiQ63s
KqYZzk+TXi4vymglQn+DdIjjFJlh1iy1Ty9tshWeoBbIzrmbMijlUubYlTFbi3VbA1twDLKbz9Oh
hTNzj/ppfeHY/GOwW3V4vs/RDg8nCH7TBq0s2hZS3HcTefev+YCERWpqx/AJPyROhjHZloQAQXAz
aPJvLfj1Aypg5d7ABUikKNmEsHpM67/qpFoxxy/HsyHrgaUG4oSyEdRLU0sz7WdwvD1ocUTxA5nK
rllzZcFCyICcOQFAM/72ZgPmYU9+y3ABHj0v8qhh51sEfV2Wvr0KC6SfxRf/C9MxAAeI7nhGjUil
VXtqGmgVFonNU2dApQtnb/x/LkMGTKIvCD4hZkL5TsY+yoQBb2T1j+YnWJaO5+fGFEnpjFZ2xTc+
vXF7XU7CyXnVlVjhYHLqrULG6ICWj0K/w9ITplWezwmiOrGXOhFYhJrR6LbOKtvkMWP+ZBT43Q3q
zgkOYLsI44eONN7Vz0nA+4mE5tUlzKiS6mUpJ+xxRDzuHeO8D9EtSZ6JO4gzfyWATs6ot+js95wd
Ixb3DsLepJCJ0a3mYklttzdf9L9x4C9GF+1R8urA819vmacNfC8rqsBowu0irXtnvBJhYORHmvxZ
Sv3X06PnCQxoOXw6WhDdR66/9PmHf94twpA59GqyYILztKMrDCrwi9YCFtIreOuPPaHeA0a6f5WO
oyI6/XUq/WKZI5tuSrI4U+TSdvyltbBbldv6VlFHnF6fLPOdsSpZZO+kdKcjsZsDZm34iLCZWd3p
sKaG7U+wsCBDxpI133eN87dpeCTG5W2jNIQUEkJXVWuaZVOe2ALsHCjnc3FurIm1cNSNDazoPfyu
dheqfpok1na4laLxf7vyj5+HKNBfxZXyPuyjxc3QHuPf98mhLCd0xssgDLRQlD39FLoTbGZ+psbe
C+AFcxt/DuyO9Zi9KosJG92nRt0Cnxlcg3WulTnwRCWwx4l0El9Hy+PfK0NDBXNZdo4KtLdHKHR+
e2l90IFt10u9m3cJ5P88uwAHQuwbGHFO5ApKsHHLr1eIMZFwJlTpSiVajHVZzA42+UouO0J9QWPD
nBp/C6hc2I4UYw7y0IVVlQnzOFU4qoWf5qCiOd8rDkb+N5wwF4A+Hs5dDbQLH21H6k/kYnl0JvA/
uF5eDXMxqzL0nAum3QDfy5Fl9yLc/o+VpqDQFYhNjwp7IBls5YD0LANrJanpOePuhDSmcJ7TS5yg
dODH5tv8gKD0gG7eE1lTUi4cvBiAIsCwm1eYlXPvCtKY58ZtVe+4Zg6b6HUr6es8/lTsL+AtXyIP
yVT0voBqbSgGKQ6RdzDhrt8ckGflOAZN3v+9KmlF5g5GSYy5b5vnNZsWwztptrLTjPHKMeh9ub+x
0gwgsqokUgjNnZwcAkAbqiIxH2JIrOk+qOUg/mcMyyvJXgF/QCyeMWObmuHPxSgnCFJ72PGMoARu
litdbdDPnsuyfSgITyb9TmNPge4GaJ4rT70IscBXix7Ts5OGDAR0Ryme9n8OT62OJFE6R18plhFE
9eamnfqoCTA2TfoPOBSprBHXe3V8suOOmf1CRH9jxxlGnRUpBSXrENhB0X/L5F9Ki9enyoQKLQhH
6DGbZ/eLdbiYXD02pCI5WEzHNBIDZ4JFs7AAfYJC9cvKZjxRB3Cc370CgIv7ITzCDJbAFdUIaJ73
28URrbUt3Nvjm3O7QdKihCMP+n30y++iIeOjYestFS/OhfNr9CwSpfRI7k0x8Kk4A3IpFIFJOjzA
3tsOPqvddsvGLgLWwoBQfwzqQdqLU7ETDTLQwWLm3WaMCt24SB5+6qVF2hMD+zjEHuia+nVdugzP
8ZHG10pRoXx3Y4v77Z6ZJkWHNQ5L8RLeF7oP3y6EGbbo30iT0tQII4tdu8EMyptQbDUl9ghWyuRo
ggtBjz/nYNi3VD0fKU1pVkNJ2SEz8R3RnahB5iH43diqqzBXBq0z94hJy6NqyhFNguqp09N6xNQA
Ipb+dE4Ge0W6fdqIa3QVzlLxEH0tRG8CGbRuwLeevcRR32juBZI9b1Acx15wkyZSQsmdYOSEWaFh
nFyVSv14U4a0upGnRdHcLjNipuPPfd4iWY1lF1zprQQAHDhLMvJpRXw2RzYp8juafhYeDf7J8ycS
7l5NTyV86iJHrTeU53fwv/PJLDztLgcOtVi93LBeOMC22ro1hyPkORls28p336Jy8eoVcFSvwH32
wXqLJeWJk3cIA7kZoILmRVek70ui7m4EoB0zsyD0lXxUYS40Ox+7Pu1ov05AH0jiax5M/CbJGM3T
WfYzQpHEUjDXspBA/M8SlUopGFI4B9PkYPefgTx4splAhxvZbODs/4qOEPzYcPZ7n8KmTRgtrHFP
YgdT9NbinmNUfRFL6ym+gzNjbwvpS1AE3mtYG26KzRw5u8F1pVt1xWD3uythyL9BZh//PF7Dci0V
WHdi1seudIW6cO2RxFu9Cs0CQh4vL89O503p5M3/hImJVfh7s3slt+wXEIHO2dnChD69aJzjLbEp
VXkAQPZI3Vm2TTmKM9Qrz//L7M7YU25wfP94Aihy4Jj3kRstiKdQ3ddbxBh7dDMpYw7aKRU4B9nn
nlljm6bkOmr3+ruFO1YkoLMQNpgoMChwGTj3ekJxDhudF8SZDldaos+6RppwWfyV4nrCNAzt0kXh
offEtmbkONqjam36lH3oJUEhVTaUtsOuuxe+44N6SBH1DNE3dUZFSnJB62THDu0+N269g6KXkN4Z
DBB0P0/85bWLegllOfiACOmWWrfMnaZSyYYuG/fa+lZkZ0+FwmhI/0Ml2VONyBCQl6Ho/8ikuwpo
DeT0dJGCaYcQhy5om5RCLcsJflanZxY/LKGRKbm1U/IU0WtfRJHjMoRzuuJhPXQ8xmtU0jHQ3lit
BR3EB2cIZrdbRxksObQ/6hiw8KTV5Y+CTSjG5IevW8YDVkZTnH5dEyavi1cb11J+kim0/aCdEsze
C2rycEUQ5c3G+K/bG3cu/lR2W7iw9ZmqsExzf6nWe57gyOYnfhTR6rMupQi/8p5f58QVRFiGEptN
BkcgJBc2syI5bPiGApl0pGq+nfThM8uBEQFN+r64br7+Ea9hkPH2yKHEKWJCXYp6qTxHa5BR4VhG
hRbXF2gz9W5tKxTvAkiC+O3XsFPJSut4qz9f7ghDx9cutHSVFEapqlYT+TLFHFiELEqMAwU2tSKu
u4yBov7TOO5XlYqa6xxFjCHBQLx0RHL93UhWsIPs1Mf0q1k+0ymFnadT8JXH3HoSIp1/5tBMa+BS
TJrMbY9fbq13ircvMWlNx2+pTq67VgNxH+2GTtJ47k4nhCLVnWRGIdd/JV0S00xqYMy7OCD4b5RT
jMpgVNEAH1tTcXrordINFt24Fpl2vyzmHkOc/ZJ7wnXooHFe/CC4ih1d2xPWjIFrvmlSrfgD979M
NBaLU5Wf45TxAboYoKNaGhdoe4Ykb+VOyX4iBME7I18QgnOg7Y5AIX/8Is0XkCHE738tiJZ9bWX8
N/f4w6JXisiYtOQCBI0FSaE7OvmfbrfBZSZ6KnQkG9uIryEoIjSO3nN46k7rFCESOVzBUA6qrYrn
a3pY5vn+r3VdZBUaT4ZLdMQ0CwgFE6upkLbUslXShC6wsit6kZoedlWGp1dDR0lhSsp2uiWw8kpM
ARH1jfPlcOHaJ2Kdkst6J7I8V2ZNrmj9oVW2+lRDkUF6Iv5QEm6+Fp7hnrHFpeMDLlVRhQLOhhx0
q+0U8hfHjkPbAqrTPDE00F/I8nmvZTezqdi3z0N1dudR3LSG/J8GEjERRJ3c4ACeHFkXCuhw+68l
olfPT5roFHZCZAJYRt9kqYiz3/OFti2pOHsDonS0XmHPradYsHHdoX7BVCOxHpVgcAYi9UXjCnRF
VEMS44cG3T9nzyo1usgH7BNok1UywnHIU2ly5VMWbyewPZtfCQiq2DoijGvl32WectePEjvvASdv
tNcQVv1Ei4kxqPjsKUmSOgc2kbppyj8PGIWh797zM0f33Vz4qS1lwg3CaZFVhADMCM+QObO7IuPm
KC0BB8zrIulCQG4A9wU7aPuHi1intcsnlsteg6yhzC0w/pGRpzP7HmIX48L5Nl0Z7Gej4gzO4O7R
3atgha43GHar5BtVQhsuq+oQHYOhafdwvlFDu35gV/9wGQ/uyX1VuguW2M1HBqN8DnyYngaU3Nq9
p8fEWrzEqqF3xR7nuHmMF4Y/4cs3e3vYeLCV6bIVJsKmmloDOHUBc6MqoPl2EfnptUPDKeYExL8/
3PJ699aHO4Owd2RPp3zx7dmw1GvyzbeDVahedcwQzhbgcOK8feKetbDDlBibz3WVS8P8+gyiVNwl
J/iPAKvjqaiZWKsHY+PsbvFBoOUDy+b8K7htDUMyJ3S7HvwGMqYOfnAfRaSsdlhWTfY5Fet1gCeg
cQ7kE048RU9Iess9uWLpwWLNgJwQdRLM7fll3xr6k7ql2rj5vVoSjkM4qc7Sea9XWgSEaouMavFm
kWiCR+z9+4WSt9Rm5DIDvEB0kjc4ygV+Et/TN4VR6lhlTi+2tIMUA76Uj9eZFD76agNW7C4TeW5N
v3j2ZIULmuOhfRjLVi0sf5Q69QWdOcETRdDnW7LPJmhg4+mcK/6epU7Pp6l+yhipV+VRtYz9zVoA
N06cGNvTAfTccIYsK1wu9rM31xyXkiJfH5husLG0UFQf9omk8hUjR8tn20bP2YpD2w1+TMqf46h/
QBvwYbC+gT2VGtu19UFn6hTQp2etAmz8E0wtpQt7eZocOaj/GAzMByDESwoEe+6MEfNKQQSVBZpi
+IzuZ2VCIBgMHmZMXldmj0uLWHL66SY+4bUMP5aoCh98tKlrNhwVUKPvob4BM99+tUrhNOi8XiIQ
b+WwTMKYPxio/YBCBMC2q58GTGrxnHJZEatULAbSH2/N04LUrhDDE8K8xAIZn9gf2hQBtPsdks5e
Wvp0d44dN0PJULIY94QQwFtjLNvKF09AvWJ9cKu2HBX8cSvZkrFX/B1sXZ2NF+kEWA87fPygJ3Lj
eSr4jip2q7SMqXMcuXCcmDvWbAfbu2NKIO04psgo2M0ZP1VC1E2sfOUQ+AGuunuduVrZQ+oftqX8
5ILfv8nsVUbrct8QpoepX6Jk3O2RS7p+1mvp220weFJgZdMci+oO29vWySNHNid4ELSAfWP+nc1F
VTsqctv0OEUYy7qWd5wzbydQ/Axf89SECwZ8DhZOV4Jl4RB46Q2hvx6GYw3cKXfUwvHtZZGlzIeU
f41aVlI3DltZFgASw+hBo0vUfyZvkp+DH8kGTYORjLjhlYiK7y3a5ahm1fHDBZx4Ia2ely+XQyTN
rKnTzJQnm5+6K+cJu8NhN3Hc0+BpHg9h51WG6EIqbWBtErJpcr9iOssaLuiCOV9du8kYekYeF/go
KTl0yKJK2mmlWPTRcMHJ18b4NwPdk5gSqXEwTyxZOCLIezx1gsNJv/IHJDXrf//76dufWWffpIzl
3FAgGolIMW48DA+ML2tCNePs8kRVYty6Av2nI6/+wO9ILxw4uwbQ28eUQFOwYkBbh25qv49mvE7j
ZEKv5f4y87Vx2Lgnv72B7YugkvlTkQ0glHXKrxRLbGT9LtJK12N+3NJSKIClF7+GWI2FXOXKr41I
S3IDbPIOQeu5cwZUHjAMOql0pZvgz2uFdJpY2xwzvb/227ukHCnUXkDcz7MJ11wBtYGQXwjGgW8s
hJ/bPU5IRdsTQjh1ygLYpEEHusRN1fkcl7JSNwEhbivx28MZCBJQVnncL9QbuYnR4M7CSOVNDjl2
ubkAc4EI7WYbKYIwqQUQrrunBx7fDgPkmOlOGB/6uy+1PGGvDsAsJZlcyCt+LUKgCZYRPM4BZIFi
eFR3sWS4YDc/c2XIwUhT21lG3ugrdPXgxX7+m229rDg/e5khLUxuppwmaUHZw/Go2r0l7Hi3OP24
LojHVPV6x0py+JsUpGC7/QB+mh3n+W0sNuw37PUM3KWWbnNwRKYj9ddvf7+Sejv30ub2RvCAWp1l
qnIVQsJPcitqQIuOW4CnkdjXiCCv8QVpxjmoBvKuJf6vq+stT3yBp6mkfOS1K19xLha7qVd+h92d
7R87zg5y9qYWdEQD9A3y2o4tadPDm5bf6C8QOZfoedLjpoRzP8mKhg31/KlZqZ2yoqz0QGTE2ucF
tMMEwR8Hv2kYFO+9FEl7vPjCQFdYn+lcpGufojeoNLYPRezKe/iBqqUbKt1k/0Hmw9EnknHWddpX
n6KZO3nkA5+ZeTKOvmat7uraZS2YK8oW5vzO6Ib1433KCPKhAh5CIqM0VOwnURClLx7x7IVa7L19
zJenSzY2fov0oXQwZahWSXt7dkKMEOUdRPPeniDpUEKliivDtlU5JwlsJL7dGXMxIgugiFYyWn0P
CWEjzg27rtkp8MzshUyPtiJkMMoPwnarQTqBQT0lZotZND1oxaXJ+SGy8zmrCxMB59EpuVFv8qBe
YSSYzXjtRvueHM4blCSzTIKW7Y4HGEvXzZJQgf+mmmXj9j8LeTLoNyGWRDEhGlP8typLa+nI0P1a
fvZAVA9XjUg/jiXgZYPnEVucvih8/xm0RHumQQjsrjGNUi4FpDsE8DC4/9Is/SzNZRn+0S7OeeZG
Ncf6pQWYHe3vz0dVPIzpPoO2sZZfIHvzBK2B1Z1sucwBuwbFy36+Fuc2Nbs5Tt1XMxcuoB5jafGr
gYbaGam9fNCdCRjxuWIn8uH5uNbXpB6mfs/nXeDLUqLGAVo/Dz8jGlc1evNw0dnXgP+GQEQ5OkMB
V4PZzaUPGPd4SmqwFNXwqIxLhMU1+XCrYtr+OLVlfHcKQe1VuXvpaY3W3rSJETiyj9ouQ9mvM7YP
uTQRRbX/etO0hcVKERFdJvdHBka6FfJUuavAFWeAMha94Ls3V6nJ+TlYNRs9LlWonCVWlP74ZoJ8
NVDt/ueAo9hMNpmeg5Cbb6y0QtXlteheRsaLENhbgX9Cz4UX2ePI1KQ9uSdnDiVWMqZpHiayIamF
lKhgxP5us6d7pDN0qPd9ybE9O2snlunvNu7XYJZzZv3ndoY7xk78ehszQaQOOLTgQg9BKnwYa45a
/PeM884XPmotRJXyxm4JuhWaOYctuhhFkmIVHVZujJmABJC7BuKfwK0vrhfVJ/ydMOjfqSGqwhFd
QZ32vCi6vvd1sl9Qczg2RRox0MB4hw0JbmaX6wTXOv4WUjvMEecCCDvB+IcnGF1yGALQScHeBv/C
ADKzqdmw/HlX1U+Ae+dOkq866mJHUJsLiUSKJ/5FQtRa+ri1xmA1SWxsnecPFUhxxdAnMSNvQw4x
a8VX7vyOErI30QdX1iV7VCgxzxLN2vIcLUVf79qhanBjrkYeRF6KxFDS2MCDRewvVYkb36RdcTnq
TI6c6fbiT/GQjC9MVqzsItSdgtbOo0JK0rkEs4+gjBy+sT7+2TI4n+MdWPbRmW4rUgTA1doRR84B
S4QFjK89Q8s9qV3SOopfL8a/embBbBn5jJ3apa+GLa0xaFkhpClZDCXvzqywpE1h3CkM9x57qvpD
sDDQervf4DIuYx6dMyTdDxcc0QUyfqtDiAZBcr/+CU0MYUe7fdlM3oMHbD4VmSqh+waaYT0GCamZ
jfMqxSoDvgbbxNCusG7lT81GpkZRdazKhM74eHo1i8GUloVwso8MujmqBqI/nddpmlXQVmHMvpRp
esC8qjuBUHFjhhhCR/PrV+S7MgplBAB+ENZZseCQcGegtX92S862+xNPKH2PABvOk26yQec1TacL
XqZ6M3Oqe7ArPL6ux1Z7LaaHK1xlQPksJm9Lxia7b0o6INUHdS07KUrF8xQ7BtTWcY1BcbGpvV0F
keWB1bBEv9J4A6qOVAEX2fk/6PVjLBV3HJ+jM6AnydF+yvxZxCh+JDibYiBMjg/XrZliINcz8IqR
tPwa/78q2DqojewaVuEESvD7K9ueU3iz8gZY8XCFyO8JyHIpJkxGo2k9j0l4nooxuR9xsgggjw7U
C5Hj5t22VhADNbaXsvIQUoIxLdGnfh2BpQ/nyjOz2VHtzUzbxsizc8irru6oOYKYgT1OtaIwrgJU
q5API3jN6Nrdzax8Od9B0WChTVQ77776D3G0K/Aa0AY31lDhiJ3Nrdjsb0OKWOvikInkCumaQugh
vF1ZMWgo7FnhwlouI96gBmMdtSh1OxOVa+OfUv+vrSnGk78adxLv9Zxcz07/KwDnl3V3mifs+mrw
jKI93xffHc6LBVrp2dOv67yyMZbmt6HIn5PIl6OJo8DZjIC3uEYe0zS+z3LtS7fPPjCgGmMzx691
DvSydysnfo1UprschfHQjlz5bxkwYW3vpzIM4sgn8Ueti8MSRdRIxMeK32PeC9uGyqRTcUZex7tf
V62MEmpEVrXzDrhDFBBUH9szuThJw+PSc3rJaHW1KLscYSriG3RUDoHelUsTqClkqe7CptywkHJe
pXFaTmy3rzSd0aZrCXiDD0EUPkPZhhSC/oUC2+ScgFwnAMzNbg+UDgabxOEN3MFLNqNghyYLSCl5
9tvAz87SAvSoAGnOVla0gjf/qZusQIsyBYYfoH3T8DlvdKJkJg/5Tuff/8NsDp9Q6zm657bf8kla
L12bis4y9S0mw79eyiRrQNvUcnNDQoGJ9UBUGYiv3g069lN/vvv8oGBqHioOHLgIAFAVZW6pvIGR
KKVn9xvjpKAX6LT2GE7e3Tnq9RK01XSIBWISOVkUbofOMTb/zKMbYmhgfsFjViMDulcvO7CATTQq
GWLHmTum9fxmdXEhbKSrMqkCASbDwnTSF87H0i0uf9Ur1lsrIdYIjdlinfNUU/zIwgu1DKaS3oig
FXOycLG7HmXIeRQYvHhQ4/15YcXMLYBKyIdLCZ7hioh5dZAfdgEuAn7mZzbch28yUcQrs0zshUO/
sW+mxBjyLkpNe15uvdfO7YE59yE46HaPoEMFxHYO2uyH1wTRhVIIgDQG+P32mUkG8SBchaQSWoIK
4TT9c/EnE1IyDFXC9mlN8ru3uu0t1izdmv7zDvEYlnL93b7p18anGU5hNW+Bq3KXn3AgpYU3Vxmi
7O+SowsO6Tyq0S5FHJcAyte0HobwKwmvHQ4PFRY1Eekk7jxCUpWxiHxJdaUK1APw0cgfIGULWea4
3O+TtEvydDt5CYbPlIYiqUzuod1O+3LjG+4vB94UvA0SF9uerJm15AaXcd4mOmJaqqAccg3/dHFa
8VoHj/SckCw0Oz3ep4ncd9KiJrgx7s9fo1e0RPOLMWVX/EMOmPwPqkLn7lnFyR9Svo08pjAKC5pJ
Mo5bn4ZkWjAdcksgvF5d6zsuyIiGaF2CxKTL0C56KDqlGyDIBmI5qr+5SNos87RQhK+LdzK2CBca
jkhjT8Jw0A/aIObj6CXUk2frKTH0OHJN31TTukXgYM5X514WPFiCIM68csm7kn92dPQqdaldhvgf
FF0gKgG/vatX1Pdu84TUNTbm92B4PzNZa80c7bUzYEVOcANeLZTELn9a0h0fFEYTJTl5LvaAdc3S
bsnYt5w88Z7UyQWPyS0462pvtyByBP3hZBACQ/AofyprGzpEWTVuzpeIVnOmsmhy04u3ZUjYI+zu
98dqOP5RN/BDTFebZ2A0YGD+GqDSfiVqK1mpV3Ng5HOTATUPSiBCuK2RAuCheeDqGWm5eu8I0eee
Q5tgbA67ynyBZRbaoXaEKCi7SfZDZLgQonAuaJQ6jSVZNM8MVoy5KGgnS0FFuFRO24r8PXXFeoZF
27ArtShdGZcI8el23jY7oA4uAyHxbMzK+3aGAZTWTKkhM9AM6/pVDItqBcAsHuat7FRzg+7QJ09m
dRp4WrvwnfSJW/kMZug/3y+ypzj3d2cfGdff6rlS+U10e6tUcNa8CHgGPZ7TcbqV+9sqaUzFuCGk
zJiyRE3/RInRf5JgtxynTLRtk3BHyCJX+CyMgfowBsn+JMn+BOw+Q2zrF13EU3Ks4Q8vJfft5mJt
MJMLO4T09cFX5kGex6l4vN0j+WH2wPJ3jFDCPP0I78z70YuG975Qis84DVaLCGugsP8DAUpVpK94
2fzbLzhQoTP4vDVPq7W13wtIBqYZrMfBANslydwJCQVz6oviUYgvNjJHFEgJgNx8KxXDMXB+UeQY
ofzjIRfRoOYiLde+U4ssbuZ24xxRnmgLJpl4axP7SRu8RgecDIgdkQLqT9HcHJOETdqiu4UGgO07
GVpYtnDCjFp+Z/0iRUzmgHZUt9JYsuhCtmxWTOUTFj1Sl5aCEyLHsyw7vxPDEofj5yKbfKrgErID
6v8DoKupd9lgJreXc16uurtGgi5asdhMakMiH23kx/qRrC74bZmrSoHVufljggsW+Ep8+Ah4XEA8
9SFkrRcz7nbT6k+GJNa8B07UklsoQQIIwmP97QBby3xlJ/Fl/UkMTcanGOmdKyykVSj+/hccrJkH
xiMV2r5rjKbB9t5T+MbyBU2v+wixAVy9PKwUnWx/3jZ8jsV+RjnAhucR90tad20TjA3o9ItuFQWN
EQPwb7GZOFcx3PiIr1lk4cHt1lUALpjWza3skYEAQ5rDvpWrcyTTfjqLGMMmE/DVbVovxsS1LZ4t
SDYRKtRe7bZe5D6pHZn1PHaG1rLpFSp2J3Ds2B6sB2KX6xISIzm2Siq/wS7A9IblvTCbjgZWdWVU
7UgYs0K4NB1insfImmDahsb3delPYl98PV5lmExZ/fJvbwD+nA1vDgMHwmflkbg8vv49e8QpLYKK
jpGQWWAKydg5ifIeNxZf2sBNwBIPj32zZS9EKbN+havXcX+xxVpWts9jd73sGzIYk8nhYd4UKwEK
npeHXBYiEQSuHyagIY7PArrs5GxvEYqHR9dFkrp4UZkgujWDTBtPNB/mvyTiKKAp97vQKdD8GvsE
EyqaGmQj+II7IacdsHqHl2PfWeK1WRB44Ja8soUFhVBoa1WANmocHLetd2pkCU4XluF6SbCNHl2W
uic9KIJgnn5Z6E7dqEvuURBFH5f2Ngibn2xLNbA1sjkF+IkHbJHQd5IiXRx9pplxB2Ps6d5KDtJW
MDm8wMB3AWFXLJOuahnFQj448bKxdjEa9wi1x8LLVGvgEGV0ZeWb0VDFOd2QEjgh5YmTdVjpsX0A
RafClBiUtbANngfEmQss+4zuYefaCRIIoSXsH6zlt2uejlIH1CWxTTZi9TixvQ8zX3YGFCqd2CD5
tCTVhJIIpPQI7izVfdMHvqJIFYOd4D0XVmGfP7cP9UVw7YO4qfFXF5seD6zjNLNPF4QQl2aB1RC1
8ZzY/UCbObXC03hg+6G1+1FfpfBMfQFewRb98cQPQGBQERE2QQ1MRVLn3le/uDZPAtEHcrW/FO01
fcR4UwWcluZ1jkJZFFJFgO6igvbdivGWaOTXG1ese9yW6pImLQovGiuLgAaRLcl/0dL0V4RPUyM6
A9/Ip7o97n11/Kn3vEaw2Pd9Kak9rJZNm3FabRImy0qnEqM82xhVB4nFV3od5F49TQVDzCo4tdyF
fhtbkPly6QRHjFwYuZ0sSGX2hWCkjL7O5kBkjcmCGzpF89U+wVq1RVUXELgJNvxNIj1HyeNgaVzv
DJnBQlhf0fuOcNQ3U7BVAYRd4NfnSSq437vBpOGnaIZeYb0ZrtFDBYuZ9rLR3lkOTqICS3A6gBwH
ydrffa+JZGweFmA0XN/lgdHQOk6lKg62VM2gT3Czjo2geIhT3Sn1bkkivoeTRn70658sRE+Pxc6N
ICjVNG+eywh5aqXy5rbRWKy5dot9D5bcRG9Wb3bZ/bdHed3aByQmP6OvoXqcXmoz7XKd0rZMO49d
Hyxt01ay3V/ilDdMWeM4uL2/xb9UOjR+6Skhwe1ogPqaYTD5UEKL/qK/P2fKqz/n2lEL9LGZlrw4
0HJZzaTb8VrqJ7bk6feOCEJ5AzBF4bZnlA4uQ4Yy2L/JgKL512TnDzewZQSGdXles3WfgGkcCIBZ
fH4J2iSAgLK193n0KOmCl0yZ59xHaiwtw5/kRq0zMnVr+6kXCpNwsYQqsjQo/tR4/XrXOeOrUTeK
puyrBjH8Xdkmcm51iBzcqNnsjsimigyCKQQ+i++9wC4hg45mKjPaPO4vzPW8ZMcFMkAnGUowIfSv
EFuC3eTjcm78QJZIbqEd6USXICQ3xJcoyFcxHvZg7mlzhjPePzspOv0ij93fIqRkwqApLrX9Gf9h
9FSjBpPXiWQpDKUqS6CJQh4Asg8LdmtrCjs+pxgLBwCoL4xpP0bu7nvGZCKznNNPIOwenwU5XmFs
eEERK3zkwV67frjlKaATLGaHBmNpIx44+ga2w1fpA/g4yBBhTSmLFx42GKJ/tKjzF/IVzrXS7swv
x76YqK7R9ySj+sUrqANBhr5INQY6KHQof+xHIyHZvKn2YL0z+yopKMtOdDhgBwYtykF8hRP1Ff0G
1VyWqtNPXPsL1L3mYH3HTMcwqEY/TaMcPDWo6RN+U+iW36KfQTEhk6LopboQbzsBhRcJe88n1Es+
7hGkzj7SmtSIo+/JCxlieLQIImA2RfjDNuUCwvMc0tb0p4LtMruvbHZ+y7fpym8wafa7qsyPARav
j4u8llt37Db1Ze4Kb9Y/pnXasXpRk2PPX8Et3DF+VstOJOpNSL99swn21/iblQgMeZoyiiDGEax/
5IPCEByXQodDlW7FxUi8O/ZJ3O1vboT4X6ndmclfpvz0tPRSX87QcVj657ugzoONJ7UJiKS7cWxc
KCluwwykxvD9vfnOiUHmGGN582JZJs/P8CvkADclE9dJxP4T1yxS3nWTr8F8N9YpInBougbW3snU
/jliXv7JRxHMNyYUHaNnK5wj3iY7q8jnKdHm8SR3/nzpdNFVl4d9tyDjYmiq5Tkm3peNW31r3zVq
u0wD5Gj2iFrITiubteBL/E3r0LSgfMfTgwguFL5NHDlOgFncklMKZVPvQ9yHOpPgO9k+EDtwYm+v
KX6ciC59fn3U0zDoYyMpJuJTqibYfSuVnHlwxCTMmmO/TiLwE6QCch9e1wem9BllKxhKonq/SoVp
5AUD8TpjaD9ltRaqinZZSMclsocdTkczcLtRUjPiJkxR7U3+BkE7QZBuk+d4kN/OXXxq7bAygsAe
aJo5cOcXobtsQu3XFfLsPlYWlx6SFoglth7T/P9BPtypcCkCaxrVFioZLQQ8/pfasfd8BAvMDOEK
LI5f0YaeIhuMm0muR1zuL+YXs0Dw26B5InMh1OkiyU4I7fC0I396WqXBuJCB+UG3Kpxb887gMNio
6kATnJBtglGB6mv4QuudmMIjiQqx7FKhPREmUsMLJ6oM+Hc9Xu6bYPJLiXBocyP8xhDoTPvFcrN/
OGZgjPAOhPR7zdvrGwnezjozQm7lTd7oQ6L+ED/XpxwLsG3GiRCcZyCatlJQQ8+bhXG88WYCDL6o
U3p4c6uyfBFaALkRGDgiJfYSeS/fcG7/JcnOUC0c4yFh8c2RNGtoQ8FZ+LLcddp0yUVHQs60Ik5e
LKs2BUSQWn8YoMEo1/5v+p+C7zGL5dFobEjlzqYNZZvcwgNFpQgOnDbsJ3e6fX7OpDh/QDMEMNk6
5UhbJ/wOv7UdUUOp+Keqse6BWy5vEHWKEr9CE6pL9e4d5xt/N/pH1ghB3bI5VJbsLT+uLlQZzFtF
Nh1maJ5uFayON6fwz2krd7xqqyIqpU6ZkMVfnb3+T5I1LlaP9QcS3CiGcxQZu/Mmvz8k2qLgDbrN
tATAocy/0+hanYRIS6NeZvIcH5gzNqNpF7xb6StpXeAOZphKhLL3EVn+h5drKGWPjhbkaZXKIKX4
GVCQBCOzcy7l6fviHREqh6TzuBTwUfzaqMCaxfW/QKxl9GB05znhJMaxpJN5sm3t5c2riNO4Qu0v
IoyStRmfqNKxcFIWci4DhJxkyRNoGwHOhjofj4PKm5G2GyLOdXzAeSD8RBlcZbz241KClw6wRjhS
GgGilQ5kkXZNJK2tlVVq72S3gghEh/o3iLoqPX+mgf3oAfKjo9s8zTgApiJGhRE5xskS8QegCHhi
JifjhH5DJsmTJtRwKEZEQljqPzzXCigqlVfM/xGYoFrCEqJVLMIrTwqq5xePO7G+8pSnLRIYhoZk
4rMpw2bHYqIAx70yLlcEtj8txqMb5pl3Axlp9LY2cUV7jUef4gnTOGno6fbqVADLbjlEmzBbaICe
+POLc2sSAKut3NC2O31GcmWk6UT0ffAECyW7dU3SKOvTj40Xxwh5enBEqiaEPnJrRTj6yWsYNO8q
4rldwnD+sL1VSBslMqTASJuRZGiGXv1rPLo1T5dbMImtxeDcI+HrQdMNQ5as+MYIDJcI3C5AUeo8
7ZAYPudE286JPVVhO7u0WjarZcduCrgct3YOJAUKtWIRnClNCu8JAR2FVaYVSWyOb9EVPQCMXM+a
4rATeOuCMWBARnnvuMU4F3A0uWBf957Qeg0cUKb5diy8dmFDHWcnUccKB5G5CA7EhKffrwnaQK20
fbj+iQDs75T0JPLdVRcuGUCouNIqtFcJIDbOuJFUh4hmeYGmQg18LLxXsngkI4TuWx0EJHW5Oop2
abYESq4tSQ1GOOsW2keW6ixgtWAO+TWXOXZr1/EqywKeh0WlxM7MUNUjsvxcV+GVQFAm7aby0nCp
mEfJWutMXOhKxboKmXfyZfu45mV/bGRINnLXfSAnbP6PCv+UHkqPuygCvIXjfhigeOpD97jRKvzy
1k7ahDxuLKySCJ+ZzGBYJiN19IivEHyuCxk7PtIRYkDieu+at4+3hJM8SNoSGBZg9zemfr5JFR0F
dZ2xGH90FXbPGql0UcO+bGEMXJBVFq1Xcw2ouDBuT6plcxoLcMhXlqeZJrkUfxbfqjnVThuvcUr3
JSqoksBUs/hftuBpXVubxrj2FJBOBXc8lGRWdrxfgGDyqGU5KE07Gzrr9k32kEohvkPJyPkxt9J5
3sBgNG6R8eb7HF6OJhYvcrAqYlryYNlABzc88+7v8hS+43Mr0JOlPjSjY7ycao2MjXVhbW0MeFMK
t92fJP/iBneGrw7ek9OlctsYQaeHtfPtFMHxEoyRM8EJ2vm0KIGSbX4EFCeKHC0s0M6HakUpmUYX
FO0LBT+nMWYePwJKxhZAl2CDjCppEEdLzhIgaGrwknZvz8qlio73R2FR6PkUXqQ14lXuJThK5fDv
BSOt4nG84DD7qqCcSe/wNkGxGcYmv5N6vkIGYYmt/U8MnQ6UZ2eP64Jx6xylxOJZWoYfM6/U+FqJ
k1Q+QagyGHoW7U+z1vvSa90fYctS9zOCWcbGFenP4YlU64H2tfgblZpNZXxu4+hDBEpY3rHOAwvv
xElW4Q5CcbdbOJ+Dj3kWYT0+EcT78CgAG9Y6t9FH4bbsNtMF69CC/JRxb/NMfUxU9dOdRzl5+2+o
cH4tshOdaVW4AVNcFwiWxnx6Fcq3qw9VkEDKbrr+NnDol6U80lSBuMhDzHh8dyQVs+dndRNcFTUH
jqRHjBoM/8xtZnE8maNW0IJQG6CPPArk/Q7jl7JHOZHnpgQfvql/oqg7gTTSyExx98gOLQ8br8tm
yAV79MZ4XCbySz5hl23aaDJJ8iN2FLA7pPl/QILNUgLBe7iLzv6IC3eCNWpn/++qausGZeENzWf+
kqmdV8qQl7qvndOlJtjCfR0HWU6x1U3W/QXI53K59k4Yu+fYSHcd3AoBiFZuwdoeEKzkX99EcNfW
3MLmtm46BriZCE+6/g/RkbRslbfh176zhLdU8HX4OQ51vc69ThqI7zA11pdlmRB0v2bF9e9SJ6xS
+3/Y/nG7As8/6sh5eNgO55xqlVVvJTqTW6aUvBtunauJDDrf3Wz2bUyd1lzCP7KzmGRvhBttnP4M
ESL1XhFg/6sfjRkLybIkLhQUkPLSflFzt47H9R7OawGLYSrJs301P2Rje0nzIMYQh6P3Vu/ZFFbb
v4PoIdfbS/LoFcLVbO3CNX16dBkJq7IdtiqZBdi5vLYDsjVSf9mKBP1uTy0R/BQMN8GLZRdLrLM4
e4rD1CCvU4OC0OAemzhnSFD7c9Gom3nhstR68XVxhUGcwe4zP7b+cAgtPECXgVqJHMsFa618DFB/
QV2LtKcxdOzM6o7gUF8cHfdoUnBc+kn2Lsg3FLTQYBcBzX1tiNhV6XIezRUFdVvoqa5QcdRvC1X8
zrVqm4g/d+hyVqbVRe145loS8BUNZMq35fU6p5W7c4wZh87CRiTfugkX/EHYLQMtRgUXoDlmaH3h
PuI9SgZOQxm1YvHmH0x/OQ72t977ZByWrc0DXGcStQdm+Utfiy6GivjDUD7tmm4Ul6vGpPoCHTK+
jiOQP7cbM8QjDvESpyLtQzF+Yh8zWkvC/r3MlhZ/IPDAlU6I13U/aFlHvrDgNI1/qYkqaxF0Pxcf
n2Vlknlsuw2NddHZLWQ1F/VP0dWlJes3H6Czf0Wcl1RtM/RcjKddxye05UYOQcm5K9kocX9CPkwK
dgol0NL8g2b1LEGSjQ30MypmzdgKisXKK5DQiJGPM2VptL3AW+81VbdMokdqJQLMJB97CEhWXy+P
dzaqvYAcGlGyVOeZKeNqNQISKTkkebSeSJuM0TG08qM8cox7/NBQbGivM/BhEX3i8v2EMrEnebGU
2bs+IxDUAMF7nIv66UjfqA9CImER+sOwEXCm6vfUwxcQsMhwTiGhUDxO2A5fCcW8LcaL6XnX7iLZ
1rqK0dzDgS66gUV0PviZ8l0X2t76nr4YsLjA2u0LeH5V7eG6vPc2w64uTwp9RLGAV4ubGKluKsJR
7ddLsOmTxfSFa04JiPm/GcKO1tGgpMTCflUjIGXFqL+TMhkbn4K2R7EeWt65/JnM9kEf5HnPWuS+
IUKv5vddQQt0/KVyynQfMJgJvqgPKMGjrqHZkTjmUlXpLI1a9qG1IKqkRFx3DMjKktchBgjuPtjK
6sT2+EJthc7WoQv+ZMWUIjqaldebY0ZK6d9GS609ABGm51o2JCAeZFWmtf5QsOcKN+999BvJJzBz
pvqI/7pbU8o1mLBzuaYxmSP0hSyX2sFV8rLzLnwPjLwj1z75MLLV3rk14mRUG1R9Gnh6ep1qxVay
j8eRiHfh3rYJJeBWZqUOXvNlWV5dQU/MCtA8ezw/gZDDDIj6Fe7qCAi5a0mosijU61dE6LwXX+X8
aqAhfQrJ9Ck/2iYiM/KSR7Z1xBTxiGuKfEMfY9iyROgwcgramVh4GgsIoG1mPo8W7VZUNOFKtXDS
YRJLnxkBbhojetOPelSDCjtYSOJde3wG+L9deFmaz86MAKFJ+o3MfmUxcV6sJ5Mc8N7ow0Brm1sB
z7Gn7c1xA5OkZSHn2c0Il/ReTPFHQYVZuWKNtkNasORMM4zgocyTipQKbOy9t6WYaTeHOg4ME3pV
nFGHD6OiMzWAgbQEohIkw6qS05xJRF+KTLhI7O2ZajvyRwM/NnalzQ0Zd7OYXgEP7x7XB66g0nou
PgygITVaFNOWa+51sXZsy1lzCYu5+O72QSh64D27vDV2xZKBiAgglOcqB7sJ0Bv3Gvo9SI0jgDpQ
bIVHIimJew0V55v+51RdHtSRqP0nqXo7/VWSCm1JZjQCWwAUgYV3oJrHcG9vsgSAb5BMJ1cDj58/
N/NJN/seLsfOfnTGDiP/0KFh+pY5+S09aNmH8bUNf6inftPp3qssttaGwmNCuxhGBpmYwIFJaT9Q
LEcOPW66jCX1idxh7oEH6V3nI5pw1DGbZK42m9I09BN9gP9kUtmhvbRXUAfQT4nDVSgGljf622yF
2db0Yj8j0tfPIxpJ+EPRzoK/eQkQ6UIsyEVObmALFT5zIeXOa1YGF6NGfhOylN0uYVYTYIRF+HZy
XAu2XJnWWu6bv77GQxORRUTj9XH8UhVx9Gp65WE4/pUetW+vUUU7dk/Jjiprz+v0WL6IuX7YRFwl
Kk269Z18rOkErTmO4xF3OHhv/rYRKI6XfFWVVMsrY0qwasegIyRuc2izhMQuNL7KngVmJMFeK5FF
pVcybpgkUR3BZCGY7gCBdvGhYSzpENptp5B3vTYOTUaCnxHyJ0erFIfdUVng/E2yqs2+rTt0CD+u
b0XP+wGsTc8LL+OlgKIB26d2Yo13PKM/aiIuzum8JOLxiqnu76NBKNhCjcSL1WpQxIT0QqI7fCOF
ydFA/cXnuPFVlGM3HMt4H6Os2Lq1MgoCoB19bib/TglRvdYU7OA6uweNBZrr2hfUpLmRjZPlf84g
TmX6228774OdVmLVkxzha7JWiKS/th5Wr28dCBXpjxN6yLZnhAv0mFUh0sRgKY1eTLPPF2kuqPZ+
r4d9u7iM8L0tKGAQ2uj87CXpZKP19eqVrUfXjIdKccCRCAxoTy9ynJmlr1DJsFbImzcObIA/sTa7
6i1opNkhrkWdCKM+L9G/I7aJeFp3fLbIIfTpw8hxdsyk5sNBBO8BM7w2ts+GoCruZ9jK8Mol2mTN
T9n5kaj71LywCtiLrT66vBM+qUpPakTIvCcKC6vw74NbhoidqTkhWJvlimGCJjoirxhSpnfYLgK7
FIXxJZwvj75FVwZHopXGA1dgiwz2IXVwMDe4Hl5OZhrbQiYiVp1YUDhx+8QECBmBXaEjJqDCy2v8
zDemrn0vg4N1MMLvvJ1tllrlnN9gnVNrfJYOj4tR6Lgki2tI+PTuMwWi1OT/Vfc9LJQHQIfFfYNB
iYdV2T4RdqMcNESVjDBcWQA9/Rq/tGCNyl8Q/HMltc2v5YoJLFjBntWVfLs+stcWke+hV5+ZBoc2
r1XcxS8XoSbknPruUEx5n7Mh3tSLD3VZ6Lyekz8WJ440KCohaiZ0REMNYL1cZ98sumrx6GAG2hxO
z5IITS86dl3QX1Rtogkq84n6kAGfAlFjMMr696GNXxqKXGPHNoVEYmIBKALH4WpjyMvFk25hWr5G
WSJyrv0syeba8Gyp22T0EV9Sr4a5NOM4TfmYL5H6YLaG9dEohNxYIf21eSyMaAT6BkxNmG8HiB5e
T9eYvFdILjMcwPZ73+yjwIKzreh7a6Ogk2NQgarxqaKhciLya5YAUAfhF25zyK+pevm4L2jinhW2
5slpgtkPO9EGi0xsx2HA/V2/PHQwEk2P4+ry0EnVmkuDZGRBHvpwIqSd+UvEYmHQlFYvj9Sp08q1
Q1Ozl8lEaCZCb0P0Zi6Q/BuGm+wLbFZT4/WCcFSab9xPWGxpVP5yMvPxlhp9xhFVy06q+VDNgS2G
LuBFD2FsCNNwIZrrfqDn0hvm49aKRNs0Dp17FlqkK/DFNKvM952rBd78wH3UTXU4DmtPec2wFOTW
OpGCbsqbBx2YNGmvvUlTSDvYdKNhbm/WsrqS5ClSzKMjcMGqqb5JuUtwhMCUNL6nEWfji/XKG+62
IPBLw23YFTShXcafKl0jUYeL0DppwtTe+0/UAa7ppzK9VtlZeeKww60uG3Lio2747B45FHHY84SM
Vk5KTsWcItLNvWbHIpukXLlkjKdKmyB9ztfsNTUzU+RHDs53W+/WTcP2bYNLhXVxn5hJHk7S2rWG
heXuEp5u/cA1zzMi5iKZPB+/4lMfblIhtH+EchNnOUX+CKkmHGYKR0biWcwbjGcIEVovBt623kAB
mGU7AZq2n/CbCxgjZsvR7UToawJngPy6DK8NwQ43HhndIATaEFA+U5pcUasS/jpMleM1W5smQWi5
SBXjgapnKY4PhPDqs74RWHZWD1rE5dGi2FyG1C2Ss2mEXKEQ6RxjDCfUcepGRJAcrVP0vJCBVkBF
cuDbAm5athb0SvbaXeq//8ft/qFQTO5+KIlpTmuMr75mQ1iL8xYCDblOEwBg8Iqwru5VUDHdvvEd
C4HxctwxrLd6VkNteVE6s91kChOM21mISikOuxJ617p6PHrh/aNU/YPC/SqHxKZuWqUSnhkdMya9
MRGXx/kDxFX28HInl0nx0Z08SepEFqEygi3as6+eB8bSKoa+1rsZcNLeBouU1StUt2FZSB/WLDmY
Lt5OmnOY/rTHa4DihQmgC4rI7GlzFwd3C0e/p/eXsH94kyVUbjQaU12MDcERQFJNNdm3eEB0r6vI
/kKH/Sf3Fi6GuYXcUbBvl+K2LJE6sPiPisOgbYpoQfLkVpfPcGKEEWYTK82ofudhc10/NnT833Ay
VCyDaM/GzpOHBWJ5lup3T1zGRfuEvkf/8eYdBHUZ+jgTWw0bLGiDEFCH8KFav0tzXwMzN6GvaBVx
63xqswa4g9Yw9GetLqhj/94obaRODdCxUPuSIHAJMG+NeQmHOVoPF9ttPrR7ttpFjaSx/rtR91y/
Q4yAMxbjsMoDTFFrHNXpFxrfuwz19vSiEpydLhouEJegkFx1T+VmiVnUmp4n+UnA/JnY7NYEqB7y
+LBswgvd1xbeVmbqOgFK+Y8i8TMQyXyXARZZE8LcPg6Of9ciNNUDkHRnX5oea78xPN47+V1L7qA3
pGvXeSPJQVIfE1JZwFNR+1cZi3WEmIGfYQdwBtBJKKMbVbAE4mlHkD4LqBENwq74QPWmFXFMVknI
L0WmhUs8HMVjkbfyjX+JOZvl0IhixDgjnEp/AcqwOY3nt2Qxc3KiJUofXj0htO0KGvLSaV5KjZfW
EnzdE4Pa8rTWqu/nb7KySl5XNjXU7hoZLAmCX469iqllDZd8DDPzrmnt1cLxyOOYGJNL6uyneKtO
4E7ihLILLrmeOyAD2rTtOhaZpdqDAe4gsZ8qA3c6Ykt6M1eaoigBCtWwexYCUbas1bkHKJ4vGVEk
QJZT8ZK0KZCQo4E4Ogzp8dda95KWf/EsheD5dQKEbccEr8R+II8qWavCl72U0YNyOHQtUfEh5Mtc
rKlNux7V9TkMfICR1Ekkzj3zSvUAaETu4mMEaw85D4qxTrnTFILIkV9IC/uB7BLlrw77xMxAxkqm
QbYolxHb1iNkRQwsCoGIYKJ6oQ8/ns5/fM5viG2K9sNkqW84P2mI19FO+m4GXDn/HsGZu4qmPhpg
AQJo47UtbrsvBwgg5+gnu8W7wN/VVB1xYNmSIHUEiLdl87WlAcTJD+H5HTPkcMcNWP/K+k2/GQXe
dh2isoXwKEylFO3P5f5sV34NHs9tk3Frxc6e9SqT2cimzlU6AZzPABzHeNADtJe3tHDDVoMmcSM/
DjqKzHPfy/hcORRMzKBz7I01O2gtfvbHrDofvJevN8soGlm0TbxSKJFwNLvYKuOAEvGrplk7iy7K
9r+2U3FuMNiiWc1wX5ZFhs0rsTcJqULLfP2LDrpBkRUIX+XPsXndevnIqNVCbZnYMoZb5o1zW0Gb
agH0yTEEXujcgLCzSj1M5lrJPgTNPTE4j3TwlF0sFxjD6vzjxTlCzqXsFgyx+rcNvJXx6p1rjYK6
Vo4gD7/yt12OWIt36u4Qpww5CT8gAyTEqSoYG153ioHminfTHYIXVSRSnNCVTVPzTgGwxP6Bm8/z
wMnIXZwMo/6PQF5hpTOBJheRrKR0JUWCx5A3GJvnnxvwPQlIk4pKHoPg9bZ5GRnqI22qfGg6xoYq
gEhiHptRfw5DFrSzJT8wLr/C0wiR1iAV953f8O+BTOVNLytzhKX4AgBhGWQLNl4jgS1Xcdyt5F3q
RQMytPqz8jkBgdOh505TAdBJMPT0cAWH2+2IeJexOLN97v54WgDmRXivvK0IL/ru6IdgkXn4LQob
SzrRbdfnqPwfXr5fM6ftQ7CgGxceA/sUY/ZYAZjqesStyAfVRENjAthrmV3tdRhiBq37wyYwS3W+
HVNqIQYDWRc3HN7py4MhyioP3bDUledZVFNiAgiwzC3/ZkMDWT7IKi8Cl8GSXgJJ4JKwKzzxXEOa
FWDJwKXuo9ae+HkbPTUSqy1TVt/l6MlA/CYTGLOT0A1L5JLY+AWg1++YcWkk0Hnv9wTOB/3lffDi
2H+5cSjLsqow+cKI0gWHCxqFYQWc//V7cGQkVwZr4hCRU0zYJeWbxLW/9w+e74FQwC0+g9SYbQ/M
zz6fav6W11/JlBqwUThw6nuXCf1529rahPLobRzITzJX80v+G0WSpUsIeHo+d7XoaI59gtlKpDWe
jnOxcnp4pGkjVuAPx/GOCknwhrlCUfdBaRpMKNDKOCe+iRAJZ2oEJs4YpwJ1noFtobVsX/pRdIlx
vgaiHiUXMtcVXMATl788Pe+ELdHrRv99xSYJn+5Phhi4O2s3GhhgwCtJLMwK6pS36eiwRi5AAce8
LsU4xN+POOXrFY63DXtlK29xtUbDqKsrSYkUIebYPo5Os5bl1Rh2sqFd0QfWa9z9PEjTHpbLzXBU
nM560eAmGuK/MphscXMy2dYm+DE2tPruKllsQKoQ6F7T+Em2kPdyfiUbTfi2VPkjhw/jYrxuOqR2
vDXK1QqDUzhPrFFrzpgzRx8nflvjcmfieXemXw/cutIemMadbQhixp+kcUpKfSBCUWFhaGCwSoMT
El1OYJwMyHwKLZEcL7oXJYSHH/ieJNpVjVleqGhB1kWQUkyxuX/dO8pS1hKItdY+hNiRIlM7YBB+
de4pZDubPyDhAc9BOuhKA3hjq+Vdc2pqnp71ncrNgJNo5U1+JGTivcyqwoD/6VP2rtCOupeyi7RA
KcbC9nRJZtDl+6mpMcCJjFs95JqSlujOBEDnhHqKTY0Jw2gVf9klv5KoIVUSnga/+JPc/ldoaUei
s4FntdOAVL+OCdWxcxTgCcMCAm6Sud/V9DRaN3x0aUFb8s4lGWUakcYtEAEoSOh6x5M4uAFif12c
+7HAUKIpTYYjdBKt5VPwZ3qUx780eeZabGRvm5LtzZNUF0tVfapYaHQpW41t3So3Gf6qD3n/hhm2
rzPiZFwwoBAGbvyQ4eB+8dgXltcEDDSsgy/56sNe8n+YITvAHLlEwza7VGEFSxqew9vuhNjquRta
SdUljz3pcD5I43YaFfvFJm3S0LFG6dPS+BWMbT/t6+XHuPNVb/S7RiW51xAgqSZ3xjD/PWqnXFqj
KGOpVJoGcB9reUWrvxIpq7JANtnogdINeT0oulvnE2QBvThGBk6hW+yOGlzuu/9mq8FMOYo9dpOP
/ZDls0py6si+a4VLmUxkb1gZ3bDBRqrLiwWL3Ehzk+rfG8SyPpblTgeYi97omCcC/+5S3w6AxLn4
Z5zM1uR4YmkiQo9jwqaI3nv9MIG92LA2J5P2yxGlvS/bqoKZ6b0iQoiPSVpaF8YtN15rI35pdcGU
cJqfPQdNAOX1nWONMj1A41vhOrrO01wewSxqbWkLwNxvvGmI2hRy/QLgHHZowpvhd0DuIM1eLv71
nq4XXK3B0HvojZ488hNGwYEy6zBZ0jO4DyTBK2RbZMMcph3+np/y4/T2NRLZ1QPFPnfQrKFyVxhn
rl5uZyp4yEchkn24jm3ghubLnbNN+4z2OqRjBormQq/uh55YDBIRj38TWvscE4vUvtI5TmctH1F0
g9JF0ZJ4/RlNHkwwvDP0RM/PHrWj6KKaZ2zF02RqIxBG4qbN64ebVyRgSMpRSsprt9x/oKgVIu4n
ya9rN44UNWAQlr51eqGYubXVFP5hia8xI2kycRjVl99tu3vuDYm0dTB74XXSl5RIv1uDOqrBjhIc
1X7k/IdRiY6FzVBBivok/j94/63tupygGDfByS2DTNpri62iS28DHiT7uYxQpQlcj4lDHgswMUd3
p2hKxKEtFf/GLxUtBrHx7zKpBBVIVeGEb47oMDlLqT7qJs+qN8MFVgSWj2xbAALA1U/9m2MXf8V0
nB4InJ9kKbWhcUdkzg8RJCoc3HMmte4wZw5p7ymC6ARJzQU+it8RzTbE8T4o5A2vX9zw+q14vmAJ
iXjDyN5bVXzqKFu/yDZU45/PhWooaVUmMzxyIhOGZQUJsvIutheVxfBdjYl8Q6RhWXvX9o8SGC4o
kkKEM3rB1gUhB0pcxcMQ8zmt7nFk/8wwPt7sElIyZ9OZHX3jmSclX7skbo1yi5/Ihca68P53XiFP
dqNHSkpzgtxhTZMhVu63EWw3UlDRaNIbttFYAARiYqR/PYkiBa1xSDlZRD45cdA0ZYyLCL03Yg3u
NmV+CcSbRSnVl5byK+tOhScywWKyR6ldWEtCaacTmBnThQKjkrw5xaWdGq5SK2tq1hyW9of6fjyL
nI8wjH7zA6ThelqShtgwpslHfOMwBWql8+s1LAjVqtwJyLdXRTwwdEojlUhifY3+nX/8ya04l+8O
vV02jzAlTGFhZRYI4SFSV7o0DHlx8ItFAVvGlFt/geaM7a45gYzGcgiq2XaFssvkmBNAyq39OuPF
moBpvDr6Js/tpf8tBqhhcKES+OejSiU9766aAqdU0OVvRm/lBDWlCk0RIof6XFXglDNx1vNN/NPo
6EVSpo6TaLsvXZYGRg7jWq2eiT1p1VyqRTpHsP/wZxBMGslkBcrfQ7HJlY7etEhhJesWYTdOlzAx
fZsNim7ZmJu2OZie9EydLbhm1n2/YYAm0EiMiex9L2Ep9Ul6kUk5FnYCCS/hiPebGR/f94LiXIoR
kMuxLUsZf+pe91PgIUWfwzhgV8Hyax8Jku0ZU5MP8DmuRpXhpcd/GcmImgvtRbduEHPhVi6AXmnS
IPAe1/m/2biqzOALYF/beLz6mdH5HJ8ldIXikdLDNGGjfs4SyY1OQF3f96Iulk1VQ9l/76zci7Ep
itmc1MyTpMx00Iq2UunvjRbnK2tk7dq3/PY+aDGDdV8dq7CMm3aQPIHgXtwpVbj/iBnGb9gC9Zju
7Lrf0+epPdIIydUWpZ3+L1dzcLyW92YX3fhVQCYkh/X4Jbs98vUskRFRbC1HokkbPU7uxjBaiefP
pHmpJPQ+cmmwjOu/UjYvncgOfA1kNuZsTbiWyV8PikctZ3GXacTF2/biVAulyW59oZT+in2nnpdq
ff6V/QpxJ/SXG024HpO0FEq59M5CBYFT3Lc1E1JBW6kYkdp7RvN6NDSqnJQrwvz0kn22QiU/vy8C
nRD9YFpuqJkHnu6+lIy4sMEwFffZoGGegyW/JDt8pjmg1OsJhVtIflBhl13GSd0hDVjdr1jbPV1J
tss6z0OUG1JlWfOyBmoFGwm57CW1oAx5tZjC6sEHf5B3iQlyXBVER7awD4JnaJyVp2AvXdwvDmQc
Ph40xJBzqmjrCX+THdorOMNCISEq6EqKPn5uDfEzvKbnSNGOMGdcENjA/IkCiSkNx5cl/QVx6LGq
d8H0WWVbFnZVMCOdFVC17vBo32fPgwqrMeEhPY0K4gm3cFqbjbKRupSZg6H8961lJczMZshP/92v
c3QWG6/k1i8RDl8G+SG7wOLkNEWKgnhGQUxa2WGnoWBwgx1W0XsyBzGOBWo4asf2kxN1CWyjfCo3
UcsyGTwvjg2l+FerBlirWUxoLBoueqiZKhzG9J6147vDvm+dEfIXTdYhF8eBUjkmzd8nUlnhoO/E
UYwbWJiuNkacpkSmuxjyPMWiy5G6b7kIX1jqo5igeqgf+5mz11GQuWyL/bZ3R7DD/nCKtDCajMma
j9DLWHZ8DVubNOkBOkCuIT45BNgiIVvoD9BYgg8+TjSBZKzxXXi+Oc+GhBHkDIrTO2xRpdExxl+R
VJUFRKhdzZD/irysnZcParaRT+EkuEgSexxy2+K1w7tVAo7rKtk2dcfmwbXIGQ0p1M17cEjVv8NW
WS8WMtiKYaZzMLKYzfpBk2CR/L5XHIXpmbsyfEA862xrTO66fWzy+h/Q0AHgR5eXsJvfQ/JCQ5Tk
O2NYHdjlEnsXofot9aVG+wLYX9PapUlKkAHA8qOAi0Jq91PqPfDMyDO16lWkySz2BzozLJEFjALB
Px72KnikApaKiWX1j+rXK+yy1zXsZQisRER+Jw93U97txFP2vd9PbIXC+glwDyXLhweRwrOLEfM7
HSTrJ7y14r8DVM2RMPYqvWy8pSoQYFPwv9rHrShgc8ciObOBNvN92MOIedVj0ei7t0fGAlc4qEej
uCHzWLwj46NvzeUp72jMlnSUsQH39Ij6hdtjAJnI+ENfDTOz9uk7+swiNlmLLCToJlLKm5yqzKbo
yRnBtfS6Mxc67fpmG6/3Y9VJMBud0SmtM9qIqZscVBHCDhqzwnE/FOtsTFEnUn5dg2Z1AKzLf81b
JMMMNV47Gu1Zao1DoFMxaV5cIQ2XQ+5hSrjYYvG/mkx5cw2UMKH9BpncpC6y6jEFZ62Ewv1VC6wH
oeFAiHUC3xMQDNMWm67QAcUX+Ai1uBbQB8lu0IKC2Es84bfidAsyQjs1QEtHPgHzo2VI1aCwRTAU
Ssnml7nyGuHp8ojDuQHaikN/ZJaGTocoD7p89eM4OI93Wi0hqxSfZ0AEpe8aXVWmr2LR+ptuxfRu
D8cp/rEE2UUo3Yn9uDqRMU/uh5HFLIl7aloRnPNU6hhVd+BMfOX0XE4qI1WPC/ODwUVfXC9sgoT6
qhRO6C78AVRIE+wllSE0AO5TANEcTxFavT6Bd1qzmMnorwTF67P2l3yl/EeOgFWRzRci84sjYmbO
NSLgX0ZyUg0IcpnaIeBiifgqD5WgS0xrNKQR1zovMdw/z3k3zE3BFkNWejBO4SWCu4f/yg++7r97
FnSnHnwyyf7Z97W9o4OFrs6+M9aB+QO2IjJwmr6msvVWpXzTiJV707K/jRTPqVqZvxSmDxh41g1E
EO8T8pRmQPgivne89ndOH0mRNorp1gMRCdtwjfV7cGRDq3i36GzfMxEs8YwPxvVbD8ihO6CfCgrs
j5U9zdtbiM3mAi1GwarX+Bspn5iV3FTbH5dj1aFbhkbWCQNfr5NsWe3GLjkaFBrBBbjRzqH39IEu
jMfsOBH8L0VAU6nDiefHkiPFWi7DQTJx0z4y8r+NYzUo1OzFr/vV+sDhtax6YmsHmFFLkNDqSkO7
O1rAdLXe/XgndDoYkbPkbaXj6ZNSyCZOW+KtADcDtiueP8xKKZVRf5CqORFzcac12A8grq3xZWNF
QOiXSifRw/JqcAUMJUkjsFZMpQm1wGCuHy911wOna3E9WSZOOyfGQiZOG0+mXkkbNqTd9BBGoSGe
Q22FgR/L9FWqvskScI1ei7PK96PurZSTB03ViVwpfysCAcKilLJrxQWmTb5Nn55y1Sr7bsst56EU
wMVfV3U3b4yWJm/OdqyfUqntUgiS/bErm0q35aApol1wb2fpuSmArvK2K30HQmxi107ywFtZY4/2
cuhV7i8+QKm/q6cMxPODjqkB+CZwVyfzdEobnlEjhfg/PXyqVVOOfTmHu9LzC+i87Ymd1+Xo0IkU
9wxh8LL04ofe6Uu8nl39TcO9Mpmmbyogg6XhmViNgYIeLf1FrcJoX2W41nc7CasETHlsE5nHhTDV
GR8HHRPQFbHXW9j6Hs5qu4fkQaPNDxBetO/ympPmOmabcwaKTIu9cBvt5JNpkrRQR5PhqRxb+sFG
fxRTklyrLaG1yGG8ihfla49iPHyeycB7ovpad9y1WcnZccH97t84m0QP6KU9CfAPNbmscUsYFjOo
n8DrdNXfW+PcsFJJxnEHca1MTCjt+K2LaoGh5x2UD8CHJjzFyCsR3kgIGLyHMsqokx/tIn2tZf/v
EfciItwlx9m0YW8btdQ3udSi0jLjEUyt1BC/5xbyvouoS3pdrnO7suZxglYPON4SpNaRPBIOc8OH
wBW+qbi4Cobp0/1HiOMoPaCiGt27pzaOwSgePwKCkU515OwjNLjn1imVgOwKKnKuqh5aYoTSKfV4
AvW342X9skZDxZkhhrJiuIazrz5B22N1b5SXHe0t31NQNG1mB6LLa6qOmzMp2AIED1HGgJr7PKq2
cJvgr6FNI2XjW0KL1BztBWP2iQt1QB+xOHvlAcpnj7K5Rq579Y+fb/siC4UgjNjwZu/7HkATzOkh
uyYc22xHKFHlzIVmo8a2FDsctuNYXnR6sZjo/VdUYulHnMetImYvtOM8jZW3zXdLrW3CsAQjDt69
QK9s6W7GCpbZB2sjX6OUzeggee1IYjSDhatn86Qsp3KBknf9KqElCFmcgK3ng0d1oZaLryH/hXSS
IP2Fil8a0MxVN+sM0G4jVE+ZGUMfulbOLw+KoiEozMDptnTCsrCTFQYnsziJfIg1qu3V9oHbP4ox
+W3EKyE8NRrwgW7KHMd0izpQj0eaZGBPKI2bRyQK17kcvgkwNYJDqG/sz7lGzuFLXo5Wu4Z89kwo
4fVoomz1v7WkexGkXdTqYMwbS5fg0tK14ps7ybPCHsXbxtbOZp7G8kVp+THj0Q5/veBlC6Nx2TbR
jAyJUBHFozLdTkMAwzmgS1nlxjv+0mKYHll0SSiCOZfc8bMM8MjLBToPqDlUrlO9mp/dLeA1kPou
Z54fA+PPFV3WRbUZNda7FwCI0UEQmSuEpjaGrerEkpYfeoHSDlTgKlxZAR91tBmgqvDtSpwLp2MJ
loY/cjlg3Da7n941fDOvnixjg5fpWzKnw80pU3srdWxnSarc+uonnwX0B9B4x9IDUGQlGyKlj9ld
P1oBpHu1s3fxAAMOZOEXq1JL90oKva2etosXz+OwrFWL8Bn4Qv+m4v3Pme7XnvzBgMX4ebxcLgsl
E2KRJSKDjQO3y5bhqbQ5kvew0wEdgzn7zN6TS/ntxku1j+COIDlbupRKkpsJrsAVB8Je7FhLl4lJ
c0bDJ4385yvUpxbXxiCWWTkKp/RHSIqVOplo1slD35GBeLWUPKWYlueSq0FDKRSXDQNeI0nyQvTs
xYhy07dQ5CB4N7ea5SsgfyN/j/FdNJgfyHVf10D+riEt4J+2LkAOARUgWcTynv/tgUkryx0F0cQ6
/XTx3MFI1ddnVrhE0BbG96rTwbVLuoR19MXOAiSmaDgt9wKLUxjRevowJ7R4jLWU98rULxyodrR+
GaSOvjb7xr3/3UtAmd6jECHVsUynIxbrUetUvhXd50l3rVSnmsGjPiYbPQN8xx4LkhwVDYE4PQcj
LyAZlRYos6eAcdXiBfeH1OqDVacUbB4o5qxo+dlYyzwZ9c5rK97YsmnIOESCUiQjaOkkefTYjymG
6mMHKbpEu3Ajvc9AnHffw/tVVRas3UYSgKh40mcLuVeaqi0SYfc0UepibS7a3HYm6yZc30SXdZDE
RE4DVlYrqulNwEpaM7F8Ek2AC9QKa2B3Ukf3rSMxwt4yuXBDZ6CuI09khYtfStT2jErm1pfFVHoI
uTgFvBJXiipmRQJQjRalPqYWWo0q1f42PcrUvsGdTADARpQ8DD2iDq7ZyKDZdXBKLZ3SAt+PGocW
7AQ9t5RK8nENipj4yziumAmYCn9PWL37uNs+LzbLijeWMBs3Cj89UdU3tFAwqa8O0Igv10UHQ0yI
jaI4w57QpObBeC+kDbX/wmxaG+4WtcGGwWk0ooqztShtJ0dc9oV/+x4cVEjJASv5OxmUh8ZfEl1U
nSPmgJkfj5Crnti/EZErbrmnBBJ3dNJZSxjOn6eN23rM2vxKPH/sQx+MGxDj2WrFyftlMsgurxll
KAxoVNO/xNDK1zhjk03jp9GIcdDZaV1Lcx9bTW7yAKMc2gDSqCmccaOKzkGxzRiEVq+8i3ShBcTF
j2ee0IyFe0H1xSBrykwuY8LoGipjEgGWBp7uYiEQqQHoq7PiMSpyDQdSEnt6D/L2utRNB2nx1LBg
i8mUuGgSbsmObYvPv+SPxCLytGxVr0uSObs5LaaMroet3X5X+3joxgd0YhkfZKuniskDxLaT9c2o
H3YnjnDCEXiAJwa6OUC+fe9NySi1dKGSp1GgEUZWVnkioliNTJr8Wxh52LdfOozw5fsMgYyUnZ4P
LgE3RAMDr/5+aXMV8RBxrr/KsAI+Iv/oV4YpE1R+Qc3B6q9MEXj6ySEJqR5CLyDkeQ5/ZyMfl9si
JeIskyOEO8q4d2hnkxtctLUtvXYaGemgEHz+aNepPLCGK1CZVFU1w/pcBNV3RVHbVWv+WNKs3kJa
m8LEZeTyYgV5twojTkbMMusFDFuEMbBy8m8vG/ejYWKOYtc/bQ+Wd77H6zQ1NhPraLova4nQhUcO
N+nN+ExPYiNtrqVFzs20P8x6pfLxUqfnR6l/lX34Ymchqg0krwIyD8NkLhC3b0L/IU9/kPJNklHl
65hKENprHhwZ1D5XCEwcOx9LyET9QcNH5F6GCPb0rOHW2+7ffAVRTSPKOKsb22SptmXhcl2liHaL
LasUpVtsjnbD5gKcchY5o38w4hSEsn9qrJF4LYDYy8rwlnQFmMBDNe4VsBElTbmWBOj7QZ2y5KSG
xNm1s8pstcTmTTS8eIObDsCJ02OoMePSFc8jBv42X5q1fdmOir2mwXbrgLTd5zmVIqvLVWMPPnHy
yBvz9ZsBby+D8Goy9lY8WK44D+QStIEDNTVNclrPtfgq8nuSW5W2XsLgLGbjKFTCAyZ6zBa8j/tx
uuCfkCpgZTxHdLKtcq6PJdhNAPYPuAlDNyskQ6LbYnYaoaDFwNaNbpiliBgwurhqXTWaHVfL+wDj
oTKMoIbUwLtPml4zw3F87Y/kzW/lf34RxCpSxOnUz9ALGihZYCtC5CIQ0T4KU1npp3Pud3iL7XbH
yrUiF3idB/rCQNSlYRn0pfEJEozVm8IIj42soygVosswPhoS9dLGYFCyZh6ZDU7B4vVqTk2tmVnQ
bUHv2SGS0AopLq1Ah1Y/NQdCTVDlZ96gvV/RdzpQCTMR1UmMWMTvlvKwQjzPEIzZwlU6koW5BsxU
GYLYiYA+JXi+43g+fFiWT6vkO2R/UKZASFs0ohSxywR4bCgXWJwBBCEXbws1pJRAMuJlPDFG8r9a
BVdme8CChwYdm7v+mOqSYTnnOta3wwlpIP20i/XanxW8o9LiHAn4VqWnH6xyQkSiS5Mf/KXe+gwC
N8KUf1sNZgaZTxZrIdL0irOWb2980WuaIl/wmBQPMG17qLb5/GrRaQibJcRZzRfiD9vg0sPWOhYQ
LwoxDUeKNgcf+X5+52fr1evH4bk2Z+647clJAK6c+osBW+UaBm3zNY1+5TAoXkrsU+HK1Kp87vn+
augTYGTCHqTba+nMFHoa9w/oe4oVVA239lyYRHgW1XukbkyQjM94tuzJJLmvAnHgVNG1h2kYuWCe
ZKOmTIuyZgDf5omupOnTqT5zJo9cBpjDxu6ADrcFMWMKPM3175FhKqftBiJCymeaxrXObMiDDlMs
WGcZewsbykKJkY6SpBPM94dT75525OQ29Nm3H3muV1ebswGB2jFz62r9ZGEtQzNUulugyTT91F4H
Eobca5qSZQ3u28FWRTHGHM4pjlBDgKmggvulblBcI9GJfsYn4idHRxmAE6y47YgJ1n5YHYky5tOr
zQ6g4rIM2wA2mGeCqdgHIf6Afbib7Ew7mpQpm1WIoiuw4U12AdRmO7K0ogbrO5D6Z98sP7L2c/8O
F4OcxrilSR3tF6J/Y6M4ik9a+z0Yrby9G+LzfygyRkQbpTJD/aD+EV4KqPuiJr7kJI3jeQ+qnPS6
jYx6MnTf2VNIdsADVMedHyXyW0McAC4RpDUqJms6suxNFb6D68GxtcLEiB4my+AW5EyslgJVfRfa
h6qVhVmBa1nG5nDToY4W16uvleY0K4p9X/5WyL5FVIiDAdziSp975MbWH1kZh4S4Pd3uFae0RDKa
3TYpE2F4cRTwsBZI0ayf8T5IxmEGydaUiv4mkj/8+5RbVHQza/dx/U5at48o/IrrT1E8MZqHuJEd
Krc2Q3wxbZPfDmfxAB8mBa08hVUyj0KWOaHGwvoJiAzrHGTGwXmRHZQJHWiGwVAw56K8mI9lQ8+L
u9iUfggqKL41goRdopNqvUGzNKDIkUYO/8sZGt1x2DLHQt7I3IyNyqo8aexGihvdcAixnG+G2W/U
dP5zzZ+pEGwtVBjIBFtfafJBP/NV6/IGKvyiSal5vpQGmeA5fToqllQ+QGSGGyKcS2s435itb5Wf
zGV5/oKYrty/m7tDuH9y0/01a8QWxSS/+6lyE6shF7JxoFWYCIS/a9zYTS0JxVki3D7Ld/g8MJzS
FTYqnVSj3j/oHBgEFSQjqqWg8O59YN+N80VgopH4AGFiyDdd7qFCXI6MaMWTANqz1yCZXy1ZvNoh
0deqN6C4lLbUQm6ev3nbUER54r+E35a4iAcM0BJQFGmTJ12xbBjlR8vi9x2B9KFJxsHPryAAL7pB
LlupyAsFydC5kdjo6O8TzvSIyWoUh/gcEi+QWhzOvY9N3gs4r8QjfmFseVNZlRwhrQUyg+83GtBY
91cPHqvotGawV3PFX8KQsFkc5DW1rsQw3NnwuQRyOci0zEhnQlnd9tmOGhacLvQBctlbAyxrUxhf
4wJ4gthf9HmlzIe96pJKbIOKZO36YD0m/W2z4qlNioZO5E790p6wYuQ6VnY7Xi1NwL/7OuOGxmU7
egAKhtw2l8iPNpmcO8JdQf5i3cD+J2XEJU1WkmGQPug5qeZSWdqzC/yO7aKwDiUINOhZshh7W9dO
VJKVZY/K+Ujw5XpsE1DrPRs+4L8IhW0K40Dc7ugEidU7Ejueqtfw6eNCIQdlKEZaMksPOggLbQlX
lfb4J+/35KzdxqdqBv5A3GknItXDL6Cl0GQnd1SDGu7vc6kToy6mjzcEh4aF/ZxueCxaifCrWB4r
KLx7cfPwF1AjjqdRgZ4VTnbqR7Kd2aQaAKDrfnOebjjhCPSp4U+H4hwH+mbVAm/hcW+kmPnUC+is
zj/sYctB4zaB4+/C5LK6tDlp4FJdiTcvf/XjMVyo0OJiBKXmDnstvk0FeSm/KpbclQg952XKcGKR
v8EiyNYNZ4xG8hzSuSLOi9qY5GeGkx69cUqs49zkfA1YWjTMQ6WIMmybXlHyuOTZ4q6Z2vJqWxjI
h8LKp5Zqk8HSuLLkSP4Xv2PblhektvQPt7ZHGMkTozq6MhlkPhku5X6auoiziDdNtt/q3IwEs1KY
/WulIhwIES+uS1Pw/rJ6HfFht3zPyRmg0q4JEdXghj4Jwy4cuNplmEiacSpM4uCxGuo6LmvtMDTy
uJLf+h5Tftm4PVlBhsfM5EJN9qShjQwhycfP5vUvKSGHdA5kRYybUvoUrOEr+pY+E2fuLmpHFyBH
aMDJANB97RROccfta/0Nyb9tL5ar2YNkpVIBfbFgcJCWE2WaDP9E1WSXB7Tz/8IbgF1Lv3V9nMCh
O7QxFoUHiMQKI5Lv+0UHAiczu5IXw+6UOY8Q7Z8pttdqmmkzI4nB8zgJtBl9S8LwH9sTncMGlu/9
e+H+4KvZIWkZOxf33UF3P7hVXc0oKYFdCwOIEr7ziiPPlNjk70Baqq0lFPueCaClDTsxwNNC1KNo
Ol3QqQ32FITAP6/h50IM9ZStObc0JzIAfeCqwtjhPlFzlMoBi2++KKLsba5oZ/qQD+N91dor5AGz
bYEM15LcZiVb7Gz+O6dd/hDRXzaConIIjlvRBInTn/pR9luklEjUnrk/MkLJeV1eDQqQZuw9XSag
8qUJJFq+YUcpx7I/aKoPXmkrc5EokO4G2oPXG/wU3pbHhOCTm0Nd3vdEKdsRACoLcadMnTdjl5Js
5c7tLkR71YooYAQEcmI6rSn6QI3lU6RDFfUa0wTPhGCoXGol3ZfhXCY7nI/v3brqdjEQ34jKaM4g
IcvBicOzELYdKPqHoKPV6sbLJIPBO0cnkiCQrlhTUi6Uqd1QG0wPqEpVf5LxX8GkDXcw7/w2APKJ
TsrktAWiiKUfDnLC1f/YNlkeFfBtzpeMPeVsRh8ozgEOdFoD++gbAPbdzIvqRqwRZrhc/qumIMA2
8x7nXpd0FzLcQeDz3Ql5fJVqpGnPFOvJ2tBE85KIhgOQsDwORvOlO388NCpI4R0Kz6xp9HGJyqIy
jfCGX6V7LqriqwzrwQWqZJH1KuDGF/fqbkKHFP862aiuETbF8OaWi1dATO9rdkTcn935hxaL81TM
I+cqqcFH5fKhxIaxd0zP4Y/PuibhuPYNOF09DPVGuaz93VPoLPvrhG6vCsc6LB4CPrrn/98Nj9T4
DTCnlWFH+ViumT9EnrX0Na894dnwHZg+y7HHa/GnP3pZjftbwP9QVdlm8KEJDOQkzzFnGFqkxJwP
qOLaGuiLbg1TQ0I9quUOIw6sAiecm6ovyxZxs0WuhFe4D8DcLsi3LnpW/6UVc5H0q20A6+p09RUv
J0GgoFVvwHU7Mx27+jynZlStpL5S5QJaxSWe8+GYPZ5iE4qZHSaRLLuH6/OcGkB7yOfivMOLaYpe
0SV7KlYf4k+MR089Sh0TrGw8ueNC/r/GO3tqX0QO0sDImbUe70rDAzSd4ZeIqA2t/8+VNtaduudZ
rzTXJgf4aGMrGEh2n5wGQk5mSriLs4YDN91nnjhGW+8h8Jlbg1EzEgRD3+DP1Gj6Z1teUaZw+Z2T
597kKPyhA51xrVhWnFB4EMwUQOa40y27pcNtp8P5LTl+M13f8zNZyUQpArHuRXVMC0X8WIQIbhe6
EL9HOPMQgG1SYruvWdl3s0egAgBluXDoOTMhsQzP1dRALo0Ctpw2Zz+G2lUbhJ8PC97htDXwmi1X
z1BSh/630A9gaTVgTbVxf6Js8qEeKO9XPuH2ccq+noeJbRZswkCvjwce92DTkJrBpcOQt42S/wUV
ItJHQb2NWnmPGnVewWOSwJs3AmRjt50FxlW8xDft2v6ZEGZvnR12zZUIpWHO9b+W+en3LC35ZZax
iXwMXILu7KdXVuW514hPFT0kOQ0+tl44aG2uEEUK7rnDkxOla5qEEr+hSyHYxfOEaty3Z26wPmE2
SFc9t6VtpO8lRldwF3xhvurOW9Mwrd0Xnewq+QqVhS89VGlsvmL7iCUCXxhc6FkvKomazyAzkgv0
kGpB6ehjIxL6B/LqoBfkb31rcmlcpYRFTPBRnx6oAmu0zwi8b1uPdCjLSsdIxGbAIPWm5KtMzxo2
izTweFQvj2XYPjqPJY8fbo7mX8bL9DyeuY7Vo320+ePEQ2AKSMmWyz1i6NrIkdtwJXJnykHZgXJl
yvYI56CyHonf84ARfnoebZvxurvWhQNxJsm7dqP1upRA/+hlzA6Ug4/qnBbUPyEFrhEMntiCJs9g
UvNiytp/gckSfIjnljI8JWPuQKAawV76TxwJUCYZW0ckGoh8+l7d3TiiedASnWxdfTGUbfQG8IQP
V4cbsWUTubUCO0qZgM8j+Alvzkjx1/aIVEWTjbfREqbZYAxExE0Mgi38H6OTj2KnfVKntQ/0FOUe
N8zB458daD17hCn5lc0iziuRYlcAOrHHMoHXowwRYv1H/mZady3H/akEEYhnIMdWIhDRYZD8wKHh
Cw2JN3aVySG+hswH09p+uJolk1PkVXUJ9OSSrBiUKynroiS9Yw61H8Ny06n0RVj3JJmiQ0TmqHki
+VlVa/BtefoQuiWorN3T13GH6g84T55L4OnjJKVl9ocEeq/Hk5ESjbvDSI7gvm0M34ot53Zv9Fpb
BfkDhn1SJUKY6uyYDMDlr8NGfIFRRnmwijP9+Md1vAVWNouUwqq870Rfvi8N2EoGLuGhFLZH9pbd
g1AUgNi8m+j/8HcMkABpXMhTSl+jdTE5w4M7OIxNv21SpI5l2xJtFeIUiv0oAB+yO2VM6KCMI/ka
TzXAnk6H0ZAaBThbqSJjDaN+wVi78RSvmfq2/NDhm0u5Hlw65oVx5IM91DV90KZJZ0Zapse8unhc
2KYw8COETqODGBDGcCV8REXv24v+1CEOoPwGhIl/1qibqNk1XJA1vhBK68CxVZmagwWc9QfDsePQ
tPdvH6FtAvWfvHyfZjHvAkMOUOn83/1iHAiuU8wk2vVcZ2VcaiICz5gkSDNvnlCBlNwk/eJlvNQR
EqrZkKo6+z7iZVmqrxGbwFTKUBJsf4hTQ+mY4KsNesf+UDI7KcWmIZwb65U5PL9Vwn/KmlMR++oc
aiR8mpiWAyvKSZfr4WWHmgaYCd3dsJUFJ4EeN0HbcmGFh9BOPF8ObSFhwBTK/fAdeWy5yvrKA0g4
C8BQhNKaoqZNec/a6+BDdfSYYIA2SqWwjubRLJ+JAU3FOFmQBx/RzV+BEnSut8MKcFSPMcMCvlIl
LzlaPI6/2hIGDDIhMOfAyZ1Ajqy956K4ceEQ3SA2hZRWjaRsNekJ4wzUgn6Z78yWV4T+xs3q5DyB
CZ99h+R9+v5LC7uUTPfaAsw7Y+WfHV9CZsmJXHBGYdkkf8nw0B8iHIbwxftTXHanSXagyTTds9J2
bhBwxzX0mSm/81mXbRKTxS6cdiER4KxrE2iLgcHwtjVKryeQbzLYs/ztZENoEt5v6W8QwIu3ipKO
OHR3iX29zGw6JpXCuuu/ll7GpgYHwy6T757LJhQd+boDMtJR0FapF2XEGOCeI5bGssGmsyKHwEcG
NfonBxKmrtlSj+yr7AMz6DtHP4BdRUZijCrsDNyGDluIvk5tngkaZJdZlsTiFxFQh/XSBF+hXzB+
6+Q85rJkUeIZBftAV+sNx+2Kf06XxggSK6ZSTIR9ZuLUBIiSJQVT+Xp7cIGUpXATFO8ti6lIVnQa
mFmXp6xvf1nBPaHGB+YgeuPFGa1oH3jzJGUGvI6AHqVxFmbqRAWQwXPFAmmkacObByDGH6uTqt+M
nB6rG+mrbKJstAJDnlpw/tZ6YVqzEko7hv6hyuImcVcWnPUIcAi6o6jpzY/OffFB8ibJEPQyT9qF
lRE83dP7JfNxunJZt00KwTrFL/thAbCsq7Wfe9n5nZqcNj67C6+9fyM76yvoqVqapCVjJSceizrX
mg94ZAxwNMRD0j8MJlbLYeDxao5gJiwY/2P7mynkmfKX9OqQpPwYXp+pzCgBLVshkRySM1avduy0
EDw1W8L7tHrQVq6MgNcyirAHiQCpMeIc6mocG5ogVUp7sZvydDhChT+PA1+3F9GrSMhIM8JpBzs4
8NuQX3EL7Y75q2ye326sc4PAwoEaQoebvXk/6d4kHN07knZUCB6pHkGzkU7BrnmBDf5VOakfDfMK
CM8TtZDCfJiAk88QUgO2lF8I0b4aXzYNelNFaRyRo6ulitgYe4yUjAx/48zL/6kfCsztNje2c3+X
fEKhyfWyl/yGsqPbYjW+2pfRnYDJkma6KTpGyyUirA3bGIc64Pq0vsSVAQ0sDt+rng9F2bABxR+u
B/ueHwyGbs5FDgF9RhhtUot9MDQlnAhBkmWOipTr8W3NPonqoMTpWTpqUdhtFhvh+LbI3Uizc03o
opt3dYD9zS85sG53U1kZENUw4l1r3bq+0W5s/kcy1gxi2o+JBmQScdVP0v9cxxpRwKCkNzpRXK7h
/MuVzzxbvJcWFt07i5O3WfzDcjbpoM8nKrrwLSCIjJcmzb2Ip2PyI5R+Yijx57hRxVGn/LqAubVV
ULHr0ArbGrsIc+fAs3I1JzchBVa55pEdT/cBlZbDP6b0us/WSMdqsYKgTFc8ORdya1J033HNCT+X
A/vzri93/dZ/cT2lC8kb5Ic64ETn7gA9Xly1qwY2+ohCDiNBTmYxgr36ecDugW3IqLW159S8X8Qw
1AqRDpolKM/eNICIKZWrABhoFINTNzdU5SKye0nVV2QqEYqpe27vobHmCefx4ziN9SmmBu0DbLGc
Sdvansd8huF402M07lR9zLtH/XfdbeiG3I6PS5BTo42pbGZ5fP7uJsjenqiHzoZ4KVWSVj4Ct452
QRV079xdOkSQiJe8Dv2kGAWpgr2fqWFr8+9XHMuo4Ln0KdgtR982wgu5P22rrJ4eBQdbVmrmFb1L
OqGkk76rJFIuLKuVDxJtM0KL+a+dg68GtT/FBCs8yn1aDWy5TJuUhCzpSrV54pt+OFSbyUSNIPY2
JPMtlkC3W+0HtQ36LI4U9EYlk15Rb3L8qWu+NZKLC3HlfAeXykXXddBWBhKxlD+zdNdFrM5pCn8S
VFbn3fWm8Yz6p+y1b7Rphue/W8rgOe7C1HIam/EDz6h5/3w8eI2q696jbqVce/nI7TPu+2uiR3DS
b9WGuqGTDTwPHKMykZzy2A62MfjLlL1rkXDIQwsq2Su78H4PJ9OlVAPJ9Dluxis1vUzsaTJ2IU6U
EgpjPOOCB+mRzRsPtLBqo9JTteKIp3jX9ZV1RhORvjJ0xeE99OiC2UtqYwkFYFRZmmzBUk3niPau
sNqHk83ksFvUI+NTlvVUC2b5IcvmV9zLfB/KFCLDdJbxKoId9nJfutr3zIWgx24P6Hd15KpzDqkB
SqW0qUobvK+lulxOw5rtfGWQzTDzoXPXnJLS9gm6+HMy8qF5sZ2Lx5swCJuMP/su2su4GW1va+Cq
mnq2KoDcbtczOP7YMzqQ6oTgbXMuQ3Pa9mdm1BnLE27pp4xrJkmS0zB4ylbO2IBe5V2Cq0xr8q5T
0Cw+fy58NgVm8BqOdqe860afv2LiQU6e8oWzcIm81tVOHdpWN/pD/cGobp8IWkxPUHEn2qeEGOiH
bmsC8bOu1JOYKURYt79LR7OIwZSE0EfJPKBkX1iWm4vEFn8/JDIrGl8W0Xx5Pn2/KEAnUa5xNM6V
OUGcsTOGEVclwCFoEyWelgmWZ17gDrGfpQDSHlebiehqyuWLr+4PcYdhAvsPpbaxX2wNiqtRTd7s
1QYfLJeCVmkzgFcxcexgtT3AIUJKustEWdQGZf2jXqQuYhV7iwXlkXk7V5m/DvhQMJ6Df6hNExl4
lO6UKgsR3Xx3G+albmPaejLB9kL00/9s76IzAbBs6BHayTSUhhRtfma4wMHgFFymsmLPqvrHDv4M
NPKM4MkpNscW+jvnRh/F72wZrf4GU5dBFPtyQNbHKFDJh+4F71NNDajmt1dtIVGthMQ8sMrqnSq5
FK4MZVs+rs0vkQCOBaYBY06P/BIt+h/Xzhsy4VJR0TbR0RHMZTb3MsB12FHbqnuY5/W7ch9r0gXR
wC9lHjkXZ/S1QICykdWUcTLIWJWl/M9joXiu5aFpjxmHMXZmWuNyXZ8gNcCpyyaD6EMeZvjb9Lhp
uiTm3wk+n+5U4TSfGGmAAFI+uLO94jhb7eqHYkxZNZF1waMbP9Ul2ptcg8nS0pNi5KMmNsS4hU3q
PjoE4r7ODQG1WNGOJJzaTJBg8YCnrMeTx2yTqDO0olRAaqa32M3PMjdoQERW40TSFb8iglTARRX6
kJfx/sRt2Coi9PK5+KpzN8zjVnLxkYYWymBvTiDtgUC9KsHsjyDwk2yhrXhdXBvzQa2BFyvd0PgJ
Yu5Wsd8t/MAOeJenW+9GlACjUrWycKzS+l2M9zvwSXd8x4xe8xh9ppw8m982EwDLW8gHVfvPjKfI
izQy/oVH3yehf1eX64eIT0UQ9aIeMDFB1oTcDcytuhT1lHxkArWdYIltk2V0pre37wHJZz/LsyoI
+0cS/7cv68REUwcw4/qVwOge+DxQpORtcHxmNwpHpTG8/6xWMFwsJkQgGV8D+0rVLB73OQ+3fhSc
JRuC1/9WJeVLyOzQacfEZJrAiov724uIL6eQgzCO/z3rngeKdHt2Emwuaz9kF0l3qtB7wcWDTxZQ
Z3R2YuuXOgyxeRatqtODdXA/yErMnteej/tA/L1pG9lgvKSxgNdU4ZL+2Bkuh3n2blhIcp2PEZd3
G15N5ulpMn+wrrwTpLBXudtozxT1ytkIC/Zwpc69gZ4FwVJkXYXAdhGRcJcYAEBit0qawzC5kLt5
DqS2C0GeFSmuCb0bdJXeZmRROt7yVxnjrz2xesCzy2zAhyUCHdWingFcWKx5N9YF0bvoUP17yykM
BxD8vfUj+deDwjuNnlOr0XRoIP+1KQa0tBXg9tZ2C1avBf3HLQhI5CfxxBRlD02/l5lBeboXURm0
0fv1xe/H1Ta+QX/pVw5VpZ3XjOez3FzW5CYrn3s3zQuAghkAHlCVC2SvsFnY7f16W0JKFarOHVgv
tEMifYApJqXIywNps4jljawg4aI33OzjzGZWkjRkCG0dI7AVuqhnLbGhlwCQo29G+B0pqbhJB4b+
T8C3aUq5YIZ+YLqIwu4OmJB+rlCr8KfMU5shwgaRschrMEouwGaGH2+02EaMYZX+tUjwJqH8iMj5
Ia7sLThLRYTvlfagxGVpUIjk2Id7V1Vda752yHLXXT0GKygZ+H9+TgHNREp+Y6iCT2OVhasV4h6U
RrFJcKkPw6c3ad8kT1Luf6nWQfKNrCdh7B2odqVwxD4spF8Y34r4uAtlbfsxs0Oc75YKSjnv+OKE
Em1QtPpZDWcdpIDovyzbQJouDIf+Om6v682ftQEmhOM2zGE3ld6nSwrX2EtjduJh/LArd8JYe9K6
xE8rvX93eKLJml4WtF/i/tpg7UdCi52Qs5l5isRC3UDWmaYJMid9RcLewoR6oF/Tslu/o7KfsNWN
K2/H0iHoZ0EvGCuLdV8EzBNrEzmOmzS9KRXSXNh4RFG8IrEvzeOcMc3ROeeMqypQrkeHt3m8ykZV
j1kakt3g2Sx+hgva6dF0B3uixPFbAg4cmNSG4MzXIEsx6vAFu7quG2TkCNurVJtoUkJ3DZANvxdm
8YJlLqdHC725jaPU35XtkppIGcNxvxFfqVaUigAl7NiQHuKqFnWWE5ShevUzUgwC6ev8+1yzP+KF
fzxT9r0EDEfPXyuS+eupabouMy/XYeUxL2NCE7xtpz8qcb2Jz/8Rc5fyBlC8BkKlbK5YUAX8bf+Q
vkq57SoPLMQ0S60DIV9nZPTx29TvB1a9A/3d6PMHycmqeEoqJHgWSVuU9POqZiSGOhVX/SgOiBjx
AYAiBGKtOfeaaUZqBvPQZ89wKk4GgWjO9HBjJKf341E/8H6TKTSmh/iuY9fkXuoEiDRVKLvZ8Qgo
BUFAMZvSedVSHHI05E/hs+qmqT7WPZWQM/ykhurJ4BLyzfi+UgwXae7ef9yEpcjvITkUp5j1//4G
M58A3pCk7vG5HFFjRQAKZQNDadUbq8TgRskMeBpsDDMmwxmkEqC/v5mMTnz6poX0PKPEt7QWerM1
g45WGN9WHS1ccVrLdnJsTWqiRBCyGtAXVgNJ/VYXN/9+rj+etjhXDN4jo49cO/I3ZV5pdYmsG0LQ
eJ6BQOolVKkZUnIclCMcTVIXxK7OQEUEMeUuT7mORRTwmuIfp/mo7IXVjn4IaYI2jU2SuIBSdPXx
nyuEVl3jWSXVq06oicnP3e2pOpHdKW4bcAsQpoyosLsvWTwDCXnFIYFX31J9BILxrs9Dx9nfNh0W
JjCtgo9XJb5m/vY/JxkblxxO+kz4zEoyLZAC+12CEoD3K2DHv9S7P7L01QEocUi3RDk9I0XVVZeV
wmGoFoXFIJI51xWsvJ/L44BfgVnrnSKHLAUADkYUTCSnndpyMDSg+57esZlMPJfF25EXmvHGDreA
ls8EwF3eHinV+mEPwGKforkHbawzephP8+b4N7AfwGFBKPDRx3xqxfv1dgl/Ta/3nSfgE+oCcM73
ji1a7YC5qCI83lBBIFW5l9dQyb75AefXOwgroIlAf/oJDXfqryCB4Ko10+sT4zvw1eWvXjqXvnm/
O5sVv2eGHjrs3ju6Gj0pv0EaDmj6ovXIwHz7bKHQJTWQLm3iwkubRJS7o00bZl7lOX2OdpAmcRww
aJNBtUWo5Nx2F+HZR7hy68R2yaLlyV8mqPJwqa+3o3wS49Duk9kwVnsRnYn1RKGucmMIIJjsqoRd
F/XFIh3Hyh6uBxSK5PmskS9NzitbBibWvzGuh82GfB4FnfAkhfVKmDItu5nX+48MAk8+AJ6DlyyM
azkNt+5q8ATjDux3oAKlz11sUR49Mwrmv0UFPWWV3+Kt86iLERCTDiYVNnnJs+1WeoHSZo5m+Mvj
AsJIHHDuCHy2z0/cJO/hEWekr7Au+bdmkBXmJA05J/YuzHhFqNByH0aK9XlSPOLTAeEmDOEGC1lu
Vhlugz32TMH9rc3YXvBes6toKXJEaDFLWp/Vd414q3XM6aPoBY6SCJVMhO5b9BaksSgKmBCf6GWc
BX+m96NDlicy8S4ggK9Gv61me+rr9PZmEBWGCxqwnSpFJAkRBXrJuTPtdnZEa5Dbdw3cQVQZtHLf
GxjY+JJv+EcYUO0kPwAUVjshfNEbh5vJOCMvjWisEcq7MtSVEuanahdp8ZeMN/DrHjIOlZNnwebD
oUtoimoBjFs1g+1J9VUdImbnNOdkCnas2usDLRZ1yVVNjX3XDF43iG85bj05vAKsir6y+E3DZUC/
vVAER0uM70vT2Ymrh6ZJW6yz+oTsSBn/kOHW+6NhDi8rjjUhdBw+4ZE2go7wxqeyeA1QCRtxXUA1
OMUSpIzcmFU1k1IvefDbB05plx0O5ExZk4LN6Wt0t7RVkBW1/sbPSEwhEYD8no4j2pYrzRnIV2jP
OgLNfLgdRIC8IabUzigTqmlaJ5F77uY8B8abAX3ErHIzUUwxwCxDrIjfV3huK/TNIdQ4RJC06Eiu
tYaL9+tEu0h27VPPmcs2pluUnjnyqftGb3fjFAZ9U0HZqxnxvvx3zrsNMuCXLBoSykBMeqMfuw3k
1Hw3lUEFBL36fzDcFgRzUXj9pftL8ad46ZdXCg6UeUSzQWDNriG8rt1IlZ9m8FfjEPdWCeESef4T
EEQfRVBTA+cFWYHJHRB/+eUkSECsgfcQqUFHfwaRKa/lTDKLTgYdKddhFMWSIw511z3s/4RbMklg
FmL0hz41BaMJA169e16kFi+45TCc8JLInkenw+1rncYNAl2jTUwx/fwNOTbXS2GzN4HfsN7QPCg3
baah8T8lzFuV7hHApT6ctuu1V6Q4o7oli9Wp1+lK21E+xiHX+4y0S05s2nFKOO5tjctjnIGWWA3u
VqW3OmNiW9/wMANjijps8UNhI2kTRAK/YPc9H+hSIJa4LK50+L6UZPJ8qLYFPMHQqG5VRXHzeUmg
YBg1+u0Djg0w5dgabvvs+FIRphrZwEKqfU8rn2TBcIPeSfEkhvudi6GWujKDOdGGsHR7tNgwDaop
1glfOllSP9r+tDRK8YYwtR6VH9CO4yHboYL2R5jXYyfieMbEHkws5Bmr7vxjnbCsrHh+5m2pXC9n
/fvrEn6cZR+6VPy7AqvDXQ21A3SMB0pBBjIBxT3mdfjoii2CD+ZRVW5eM+u2MOPef9wNbBOet110
oom+OjBcxTwfDkwR5ZYaU4Q1IATvD5rtOS0rQqS27XIhfM0c6gsMCaeiErHHX3UPALFEpVuHAvAa
1QtCbjCKFkLbrGjyz0UvP3feH4zRe9cKbYsc4TR6lWZGUpXdXYcWxiFg7wjN5y5CGBkoYJMI7ulS
iQex9sF8Hq/2QYcc5UM9CDU0xaH5NIh3186kqEImVo0sDOUk2XGu6WknWvXCVC1XNtSwD9yx47hZ
SWG1no047k7LaMDb6w+yNr7xbNl6yDmFg56keYrcTTVyYcvHUV5vzz+TA0LJTFPRz5hcPCYO4qeH
Fyyy9c75qx4NJCdIrk7lU7bSwSF31mSa/2nmA5j8k8DeWYX9+3Wr9s3IcQLFRN7Eft9u2dFUAShn
GYVtC2z3mQvhuRmNqT47My+YX0E+EEdy3RhAqrY0xRIkj5StcKvOdz4kUg2tcQdayKV48SsVI07t
nb/05RM2gG4CWppJHrM06bIlqhbYbuKhw8IBWlcVCSrgffby08/we20z94VnGUwVGV/xr32jXX+r
CPkMtuXBxebsMs/XZks/vH/0wg/ojurR/g8tSg6skRzG8Hb/bOL42jxJi/L7SJXbzCbMoWkFg7d5
IMHWw7iUrJsrp8dqLm+R0CLKJS+b5FPgzVko/JNLyjf5/hO0Syw3mj+yyQ3tVIERsXKvyZqvcm3y
ROXYulqh/Xzblo3V/24RDyU9Q3DeMR4LHhzLmTo4wsZQl/O+AwbxAf7LqDIxsipvaxyqUgsKnrM5
ojRFC0Kv8pq39KbzTjrtrYXBL0l5jj66vMCmI6pRO7/uGc4jmjWMaApD295H6hpeAe8fCZAwIJ/x
e+g3AT+rgaUtbaWUfBhW1YZRyIfHyZr0xEmSZol8YGt7YjXs2TJA9YXE/EzJjLVwGj3d00IE6WNZ
HZrE1RXuQ7GItQZF8z02O6clHdARa+3QTgeNhhFax6dXfMMCETE+T3czTHWla3heoI5Lxx4DSxZL
0Knad0wBQRqm09Fd11PBjTRfNxwROhw901jOSpt1bAcPH5Xs0hpC1dMzy4foCzB7SW9dLFF2Q/KU
VAwIORT8ovmNzCMMj7cX0mPFLZS6fMA5glqpKtI0OgK33qcWjdx7kojs1nnYDTH99JzGowheRdqZ
BDKhTY57VHJUABC+QX1WnIkPk/ncJLCjcUut9W7+VmQja4a7VItS//FXpkWKYF75H2dA4oUmC3s6
Mu7Osr2cZE9UXvplMR3a3iBmP6kdJ4A7rXiYR9tLEimqLlGmByV/qyzIbVHeiz1en68YAuQWEg23
WgLjuUR4HqTP129uLN7kYqHsIX3iwMMYMNhGJW6aN6HnWM90fJ+K5STFRT1+B0oH12MisSCXp1gR
BfWmpKFWGshVFQWRQBfN+zVF7szHh6z4sGCgUpP0I4R7qpulL1xVRVGWeNBUHzmoxaEHpBXAPtHD
CZK5cvioEnjHD9j7EodXS072CWTFPD85+DILN/YnrDvhUqaF4wRt9Uz1jD1Ax7LEeju0K+EEeQ4M
INRqLbtBCsLURFe5/rrKgzrE3weMubeLB1qI/Ml6N5UbKN3hRFFtiga9zkAsYNw7a4Nt5dxh2Lbk
8eIEMPMRbeZ9lvDGbR4oG3BsAbF+ArqmKcyqeSNF+D1jyjwiVXY2BiOuTT5StcKmeHYgIukS89GN
iw2stLxRkFjso3KdbjSL2ORUyp1bmMrZjjO6Gwn7qHDfk1xzS6WEczEq0bzLYbJKNub5IeVzuXk8
rD4zqzy7CxDRqscLmHhq8kruZ0C6iffOYsy7JqZdcsaGOY+krQ0kdPK6/JA33XL14YzaL3a5qTh9
4KNEYIg19MbOfaK9ClP+SWJB7fUK4lWoD8DsgNEruYHp/XMbZ9XQJKXCkEnCCWd6nZhku9oANm9c
JqPdFxHGAulwQsH86mZALwQa3qmoMIFA+kXUzggTJwJktOCidwHc2yt7wab285DBDT3tEUfKU5em
xlAPoECCcBYrUibkULDI+tYPcnsDi/GKKoWxW5eWFqcpv7j7SXXI5kJt6xKDTXBd1NPSQeDBAhRf
a4BSj3wePWSNzekXiF9kF5jPEvguJqTJjMRXnCjl/qKxpAtYiZW5X8WNyZq2Zmtvz7B/i3CEBhol
fkmF1e7kZe3p0m+cX2lJ5bPF6DZk5/sCh745153zVUhnX4cF2dPX4XNsuRgd1Ii416c3SBHRyxxK
DuBvKUIwhTiEqFPmUUd3xs3lFABr1l70+v8JM1vXV4yLIUb7ebtjIGhrG9qmMqPrSb2z1cyebxqD
Z0TjNLmMbGrPDpwkovpUZ89IjDIwBuTE9sgrmjIok6OFTuG32Fz/9qS02Etq3uSskScG/vdIhGxM
/uhAL5rG7whMqfesp0seFGxcCtVwFeBC+NuTEswczNduXUD/o5ZFDBn5IClz4gdwB+ttR2Wa2sE0
5upxzFRETBYrz1C1OPgrshaGYaN907Gz6Sln8uVr+krC92HfsgxaSOlvOEUe55rOEAiL7KPYmGmH
JrHGwdgfhDWYqgn/iAR3siTeIk+GCsTJwP2//NuLkb4hsksbhXSnrbWVXKY2hOPHPvfDesOsxl8+
C1ay3WeDKoV/3/amhtuLDpoHTywQemYsl9EXgGUl9k2yqUlQ+2Yq/AeciBQk+vZvX9mwTur5Wu/q
/VehKyUaQep5jO9+w1kf2XXCvaC4xPx+eN8GElPDRsCnB0D12Z0pqtJunRlQwxZDSLtG6Y8GJGaj
jvWwCfoAWtLgU5qCc0731GLM4WYyWLNy0R26X+CorCLgXb0uBArYlqmlZUVbXbVPPQrkIKqfybrS
WnMj+GyJtQ4aJru5mdTwEw6Q5ydbkMOA4wXxdbvaNYwcJYt7mz49FcKbs814JegftyOqESADddWr
mgLDpV6R9ConrA9j/y+lrzsk9QzdyTRz/fbGRiLqIi8eoYGs44JgMLi5DQD/IQq/MTcG4Vm4BHcG
iOfYeEui5r8bh+59x7ovt5aLL4L8M467Obl1ZcJmp41chHRhIHZFnUoEAaeYeUrMQLxeDsdvBPE8
Pr5JjXryIql/RqURfD2MAximLzkJO5auSPbG5KA6TGz9VCAFIRXxKKg0P6nde+bqvwStJmIzVyp0
tkZuVRiB7xoDSUmDx/VwRvnv6/nkgtsrxABMA+mWd7CQfKJ+tkUsAltmrC/7bAIIrnI7zzeAjOej
4dprdF49wfa1qLwiiCaFnOS7RBU86wEvhMqTDK4RwOdsIBkXUd060+SFB3drWZxiZdTuXPbq8wtt
NIH0siUum5XNkCwbXxL8yZK32dH/OuXs3MiR8UWRvZtG2UzUTgULEQrh7ppQ6BR5ymoESKh2Yyr7
FtViSuE1kUIegkzoNWpEQug9NJeoVagXesFjqk4c7MJmPkRxPNkEtTyZrUe1UyZxV/MFEmA2SfoM
dMl4+zd0JO3kzCQ0aJvw6J5LOPJpKn097nkLWMAD3jwMxYwd217BchlRDqfq8LeOBKKxFQQl3ZmP
KTZLMJt/syHO+Ciu9t78rZAMbGPZ7RNP67yirbqbbQaDD9EBEHodfvdbx5IdgXpywK9jSVaC7oaK
VL1zwOSzHgTSNiT9HbsQneH/6e54J7sdhkFcWPb+/jvD3/ye34KQXzcI8u8+s58xsujvT0cTtPC3
MTQtVYJfLkQmSktftFUkWNKyYBD0Mc6SsYtlQy4mHzs/IBa4CHf9uyURVIOfXmFW2svw5zZfXYsP
oLnMyEBSmUcepq2dJWQVwwfDZ7dNiHgABLyV+PxbR/QktfjVnqeiF71F+Qiil9JkyVGtMgH5r3wz
Vw0KtmHToq7CnX9JZVkpNpvG+BZKOsnBJmIFsrWcdsEJGQsdb6LA2/ovmgyRVJ7WpmBCOktYVfUR
xU3KL5I8UD+A/mnnKawt9nt5zyL9XaC4a/vskGZLZH+i46DDNJBBbe+Z72nOj0IBQ9DX0xUVYO1y
65BZDq0ubwDoUtkr8/tQl7FKqfrdftCtdCjG9zuYesB+IKezJTK7ZNLFcQT7/TmsgAp7Z+5/pXcN
sVN7BXjzhCi0iLt5gtELTnUSYRhaZDqe71BLk+uwISkcm3eZ3sPaVhYjwehUX5RGHK6pJrLzASDA
wCmd42O4J8u8T5Hx/OH0oxs4sF2NOzuOYzOa3FAfSrB+HDlFTsRfSm1/GOEEXtw7NRe0d0s9Gx6Y
Hd/LK4IJr5pv5KZqN9mrl+6mYXe0eR+Hfh2dE5Ws4o+Nyz+LFeNsn6h+Ka5fHN2QkDHX3IQerooL
d96PbDGkKh+TCQTMSunTq7k0Iiunq4MwN9oIhIhcyQy9a8hntjFY26Ziod9M6ZDQDsh7jwp5GYH1
4kqrLCCQRHoYnlaOP12hWJkN+AnoGWreCzYHEAYC1Tf5mY0fcR+L9HL7vrbW9dWc8gqy+CZSIZ81
qWDGNQkBZ5oMK843h2ObTBBj34TdE0uvPKY+1AopqUNrEI6tmUA08sfaXDVrtydR+thFMwnizdTu
hgLB069MYL6Dm8iMei1P37+pwV57pfh5U4nX5WKQomVo0hgUlPYnTZ0wfyv5OL81UBmCff3vZ1yy
p+tQnx3FNXVLq8j2fvrrzgcSbIMK+5/utvh9kfXQau6hq+VF6hJ1/OIHpyWhU23fNNnfBDySEi/a
KC5gYvxebfwTYyBSI2w5fobMY2AtwKXCP5vN3XnEZkrVgJe72BS8LkLWn4AKC+rtAaLAud51eKkL
UZLKNA8p3RLCU2YH4gOikW1Wl0MD3P736fdGHb5UzL0hr4MbX5MRsNS7o0Pwn3OKnpEwRGElstfC
jHhcd41qRyn7+vApSVHc/ocLu1P/JqXGj+AhKdZ4hZea7vcizx5TOHrUpdciW52wwgKG510zKI3b
WtD/IykepIO8VPSrG2cpbPwS8kCCyL4+o54Hb5yTqmD7YmzDcAFkqDDS52oMxB17neqqqrNccAzv
PYQ5DcDzgTuap9ylHuPEqjhu7iBZ0ZHfW6hePdIifmkUoqfBS+S3uVfSzjBBJaA1mck6hvAYqdf1
JTWGB57R/nKPNO+Jq/K40ZUuYlhCWY2qdWd4HY36TqS4AJajO9tvwKHJZDGJWxeKsgu9p0LNxoBL
A0yQ/ENxW8U4sgVsBbOO9xg6d1t9VMmH0cjwwgyeCK3PaQyFS3e3XaW7da70/vSnmr41ZuUYjbCl
3ARujhOzhNiq4xpBbyz99VAs/Q6nJO6BZDdTXdp82A9N+en0xyfLPrprbMyJAaqOjJOU+aG8SAmK
pqLI1WCnTypCa7zWefb8n5vFiAQGBXPcbqOpXv4sdUrBd5mri3wYPMdvme2thWY2pM3MIuQXt7iR
PszhgfKF3JkyKnnevNGhmvWbt5O5u+29685709a6d2fI5Exih9pqPxcTvLvZbkcBZTJnmKPDSNeB
ZzVFEMZI9BbBqV9LZsukeQZC9IRnzE/95dJ1tuRZkLKz6W+D8l73CvdP/zE2qeXJxmd5OOi02Uzr
8r33tlsfGke8fnwoir4STCYbDyj/35qOCHmbna8DRT+S9ucnZDJXjkGvX/Y++brjajmAPX2ac5Ui
JhunQfKRv18UYzgcVQU5TXL+jJrgcKnXIZTLHBB9GswUH1gDaxXN5YHWPiJ5PQ2OB8JAuDtPLYY3
RxVku1e85vli9JME/lREKDbnT56X/PlOSyRpmIWwYVCSIyfoSgMfgn/BIaSeZPogjgkY4kzIc44O
+UF8vMDYsKu9r672Js8rxzTEg4ENZs92pJ16YCAZvrBad9x/wu7I7Xi3oUWAmCy0MwMF/GcbaQRK
TX+Emi19xdyrUZBj2hG70cCAEoiUyfM8hAs/z8WZkLe8fE7VlyCnQ7249J9A77mSSMoCW4FS16GL
IpdxOocMz6fflRrS7XTCf0TuWMThMwa55eCdeo31K33vPbcaS/ebm5HDpvd4EagPt1KTUS1r8pj7
HyMxofOtfLgbrM0IyFURUpgQYzPAAmy+F/1JhH1NgjonoG9DBtZbpnM2aq030a5WeDy4Zyry66Mj
bNQ2Ouu5YE/7sWtnojTSz5O9n51sdNZ8BddLc5wfwq7nnyzfUY1rHnRwAd0NNfwK0Rmo58NaC/ha
Ms8UEDkfpq/MXZuqaQDYPRGRTfgXvvCVepyTpwG0O4fPOuJAN1vvXI/WNHbgY96UbDBpJshwoSTA
mWpurtXhAgy6380rcsWju0mO0rDsr0Cg5l39+keQd8+2OD6bEhiE/ANXQxmx3E6tMNSePw7KZQDq
frHMQkbOAT21c2TuPFiru8ayvl7+Hd6LMkhpsAxEoQXGQ5zruNmU1NWCQPBuwL7RkKrLTKLhm7Z/
Jkk6ObWTmFp3DehUZQv7IYqzrk1k+FoLiOxxObmAg6bNSRDeL5G1BnHh+4ZeogCdskc7eKK4UySx
ib+uPHlsliiofkFbsjWvWuwRaTaSxxaUdXAIvLmxoyTWnB1KB2jUYLuSAp5Hk+xzfBMZ9B42VO1b
l4Olg151T/c3wVwp6qu/+IzwEJd6vnYsfKGCpWF5GdySov7bw84IChaCLWchzZ9h182/+TiFCRKJ
w626vRozwNCqe/MN+eCi4L0RzHoQlUowtXAVZJ8apVHQ8YFRTWTwt5ImtuhXDjh4+N/fV/+zmJR/
f+gk2UH4QfEjb3zbU9TQ1RVI1I9mLiGHnbEHCnQvAf0/P8ecL9Uhh1TEN0OEGxz9QxjKZX75YQ7B
0fXttkYdLRDQsuIUD7kqPwvt6dwwMFMAXv/f1giR4fclyo0k1LdP6TzHZjQ72+zq8zp8aeQ45MLv
qnisBwM5ujFZUKs81Ls8Lbjtg2Hat9m5ThaC+XJJsC/E/+qGlfmmou4Lq9xxjVdzspD8IWwElJgW
3m9tYkt4gOzuXv1nbJ8jVqTTmBFIhGpMmfnQH9DDzX0ObdNXXM+wiRcILo7fVYq26ZTpSZJfoRQL
jgXFJozbgTQvXfsbFQr88mJZvtLzInt+qaYCQj5oYj4Ml7zzRURHuwbJOBKJXu0+PbqjxXpYBM2E
5EsxB1R+jWArwhMu0zTKpp5sDz1SQQAdw/f3+JyCGiAgU3E2aoIuK2q8Q998evXnHC1jyyR72Ofm
5uzw+5yamp+WVmYDLfm7erqeHiFSBX6skgbWmDWwjDXXW0FFQBQ3TOjUmrrq1sBty9RJf0TgrX/g
M1HkMwNVoeflG2rcQ+OCVxJqW7pljIIn3Iso7XzB1M8WdRkU8Utsg9MJYNctsTceanknY5IUzrLU
i98CIwofmwk0dUzw2hnn9aAR80QwR5Gv7Q1roOP9wkRJBiSA1AVdUi9BgjFQOYWnBzvwplFGbDi/
Tp4oueDfj9CwOD1YSfpKke4ROo6pTmMui1Ciaxww7EcWm8h46qVzV5M9Vr81Ywb443k5bO+0IyDD
uAaCj9h5/c12tzdUvhCk45dSPTw/P1UX8si/SLvCQ4CkrfWbGTLIVMndMTA2QKOfnPo0vqgMNDvk
a232aZRu6BEZIdJljV/+myjBiMNMcSfXE+D3UyZLruKqVOZVhGzKsrrcvyPdqbfq5yb+PlTz7R9L
EdAaw/ML8kVKTV3uDT2mYrXte6Qjzs8bl1OJTwHY03jHz8RbokzL/6Gm36EouJ8Cl+SDdPF/bXio
6Z+ZIL5Ws2/HDUJveP3rN3hvGDMVO1kzpK1if1CCKE9S+TkEyCZxwe4wLIB2VH8NIiviJltxtKfE
gan8NyBrieaU8zgbFgya96LuToXzRFt6V7fBH8BxuOR5szG7a3MpqJYOMTVkk/7Su2QkUk0G/4Rf
Xm6g05jpC5gZPgceo6rCXWqEmnEFpdJDBTvAfCvVQre2gu4mVsCB2XeSK8JL/jgMIOyfbl5AmX5Q
itp9jVAr6lT/sDALDkyDxfQDC6kyOKWxSa32TusGl7DIWKYOGVfYbHW682qv+RQ0aaAZDt/e3XZa
nBV301MPRreuod9OcZ2iOXXS5p4w2CXhu4lKDXmVRvMsXWHhePNCCkL/dhBA+Pc/kRRflimPV8dT
d3f7udvMovMwq0AUbqWFJ2ajKt0ErYsRLZtFnKyLhI5lu+kRBIeo39dU3FF7I3kEYTe5OYUvKM7d
bDHCZaKYEsrKit0yEMP0joteiZ4+0OrTSqJgsRhushOtGGSvZPtk1Z1/Ms2B1Cl//GDrQ8VL+e3D
+3VCX3Yc93uNtZlyEnuzN0h4mQZemN/52/qB4+1CoVimTa56lpOsC/lcic5kek3iWi2as3NO5EeQ
0qIBBQQfKG6SXyIwEYNh0qDu2JvRYmE90LoDrIFEd+XYnhW43PcWoDvDNpdcBGblVTkqOYunaBQl
diopnVQ3/uBCno8wavke7brSvBdk2hCklNzkPRKEFnm2P8y1rCzm8eB7YAHAlyCilOSI7j/lb5+v
wyr4EI9oGf0oceFn6EF2tm5j+tghD9AJR7yHbtEZst5hwh+7l1ujpD17/G7BLJr1qOVLLWePPhSf
S+YKShGu0vWCtYAVI3Qi7fVh5L73zn18eIJBuoH3/z60Cz2yZFJp+7YZCjOtB4clEx29y2S4afQT
a3zN/qfZvUP3mYVr+SrT//q67VjE+3gSIfQFtwj6mJCe4S3GGKrWtaehKKw3kNzGP0omvC+aWfg2
nT8iBeHughNpo1OuN0q0BZqJZXZuDsjOC1cFt9S1jutQhV9QR+6QRyY+85JugAwXNLuMTZtnArIA
m8M+QxB5klh8XLhl4al3kyr3HCV99H0amLFEh8YdA+WrKEgqONrueIpYViY2hTqErPCRqn6r17o6
g+C0eb5xx7Yrhm7f0mkfsHax9y5YlfiXW/H8LNHt57emTp5sNR91PDgFdb7QHT9kqBLYN3wZCgYT
qudEGndg/lziebbxfpMFx6jh0YcH4RWPSx8QtGjb6EQS5VRNlgNIbOg+0diZt/xFhxSlHoTEpp8L
lvs/1ZIWWL3FmjhH+wX8oRwpT3UTCMB0cI2M5uLmXWdYbCqn/AALB95WUANaOlKxfY14JCTFX+2I
8gicB9s1+HTZtyDpD2cApn/0Jz/jQRasvXziaYpU4m1SiuNkq/VVrO2dKRit1MH6udhJI1wGxIG4
uuUY9K1u0jhS/ekMyIjn9F1MWk99uX3MYq97ZQflmvjOkkiK9Si2ouqpkp2e2j8xJ3VslNNniqCU
6f5/Gme4wbCTM522UxGN2phiQlL9B7zz2afVfNxazMCABqILagRHOmqj3gXXcdZuBrBmRB4A+oBQ
4Qh17+XCQYIYUnz/iofHqBSjR+wtfW2Kgn9w8ywWDuO2eMINe26qaETA0zyDlbvkDtgaZq56Kfu4
0hMbDFUfadBG6920nSyss1YQWWxLyMTCzT1goE6//kYnF2N4R78ODP31PRJV3f6WHSpsACKV29jn
3vGOMM7TVExf68hMfA8l87Zb4bnFBNor5Hiukm4rTGNrB8s2l9zi+r8KcX2WwieKedosJr+qMRO8
5Dd2GnGSK+NzoYSxLmlMQGuhHDuGB6vOC/Uvd5SZvFtUZr3Bca0bePL+F7jTgg33IWtOM2zoG2zB
bMiD7jtJMDG3Gm27sUZj4hKTLaK5gwJKdPPB5ZbRunFRzF8hlY7mvm+Rw6ousAnJGHEixw0fAXDF
CLmnyPQhE4aio55vBSU6N6ctj/5HvsvB60UrzkyE+UG59zq6B66p7U3rx8OqZF6L+1jFpz9Nx9Qk
1w902HZMeXYSLs60fLRH30ZTqfBjeaEX79SukngOKs0IPo4d0cAhEKNUHlN8NMuvZPL+6kogbm1Y
zFmyTi+nRVWRjfYXj4Of7D6kW2uqN73oul0SG0gVHwSMcfgUUDgVm5P87wj32yYyTC9Y5X7/TJrA
Cq9WXVjtw4NPSd5QzXeJ5YuKX6K16rdPCzlOJQ64e71INuQuELUIQWyllvP04iNuegldSi/2u68b
ny1/HfXuHKFAOxquFW3Pf01v9eAu3XkplXE4iKlHEviCK+853gRT7ppkwDPMq8yatoG2XlX8nbJF
O7YuOUH+MBWBf4xzDqALFB9Ktv5u6P+RroR+hk56iB7MP9U6j+/JTYsMV+J76ddZ2fLjPhqjY36D
ZznvFWgQLobTWiggkvNv749lBbyuZKAxwY7ZWKcCVBo54TdKZuuj2t+Vbo6HpMmw7KSsu25rj2C8
tQJSpqQZj4dMNNssnrSyw+1ZCBwvb/zjt+UZtS3Cnn/sI0AaXOJZ/B7H5WeMO/LC8eP7geViQzh5
AvaP2Ue+yKygvFRgtD6uHpC0ix2567/vIn1irpZdv7Er2Ije9NbDJ5Gvt6X0kfj4tE0Z+j2WFgm8
5xm5+Nqes3YIrbK0bq1jIiO1ZIUJY0eStLmZewcW6tx/jhUg9rZes2uI0VFxh/b4gpBTW526bt8o
mryju52vrJHmgS6mF4oYN3KqnQ501mZa+ex2q91/qtCy+Z5pD4HklehBrlx6hjq9PmlcJVuECJeD
brTQRdkBdZBl2iHJEVhJHRU9okouYvdUDFrec4sCvZ0W1Cez5yYSWYTGJiRos5o2W8duC0+N7+sq
tMs3pFNmvk869CFuM1z83i3WhXg9T5EfFO/29oOUqeeq0RxHeTHZDHsB5pLT6KFAvdA7zK9OjAxe
1c6shR9i2VttcchdvA7/YH4x6qqqtubS3q5q8xdiAEksTh0MyZo9MCGOFBPsxTukgLRspiAmR/ap
YGHspuRp+0Q1EmdQd1Ez/hbN46NVZkDAYiDvtqEQjTIqLt8aR3sEfD9kGJ3ZXLvIPAAU8TgW54D7
X6SzH3pDP0QI2e7NLuNtCCK27LDGl9WllsPZWC4dEzHsDQC8L0bTJdB6y/2e5l8BmLEhU1fYjkKm
3oC+loLZSblmECn9+TBsoD3UmAiT3i3gIiS/wHn1Q/khnemhyh/m9D/5J6K+1IJy85xFuvvWh5Vf
X9y7+YlnCYcFRCwfUFK75wfnB1FAsZN98Ez6p3rwU1/P5bEASg8RAarjpEC+WG1JxZFnRw3UZIHR
xk3K89lAccD5hjHcoflpl9vDPwVBAh7yD+TLccz7/iBIKTVEp8KqoHRbBAB6R6UAmhHavCnYCYYG
AofaXv9rJ0jORAXknIdNLqy0aR4IbIlFd09hHBQesk0nS7kTJ6Ld6kuCq0xRYCQia0aI5dwm4bk+
bpVfLfogd+lpnZA68jw1QULFSsLpOTAU7frVoh2pCcmX7dnaiw4wUkW9YXNDqaik3dP9Mvci7bQd
TJfxYmE20A6rM8V10MUHu6+UACWvMmwJm1mxHu9Ls849LWWPq8TeHbfDThXzkxi0SdZua4BZMLsW
2tJW9PsfWcm6hF2GonugFDeStxlEqqbHwf5B4Yz+z3kGHq8d/zNVC3eQL8kaXncMXteessEKoe25
gCy0pZDbsTpMpgubCGBymHhWxlVVh8cQY8iOu/P5JMDfQ8/Nv+uEIEGvJYGj+WfCYnp6Y9wHCeTK
kYbjHZ6dFyWMQL1ipLS33DMLz4h1I+dGSWBmmVRNlkWMBVMFw/o/FT7Lsg3ZDeYUsszwFVTvMdjp
IDPYGawOPEUTNUr54IZkZBokzaPfk2rrCifLj9ALzAt9AhzloAlZ/tM11NOtTJMNaY7BB1AYpRU0
3wGu8+0bttWP1U4b/uwnTjJpdubJkJMiQUONigGTH0FbYfbzsptM4nF3rNbU6gNuqxv1NmbLurP2
Dy4s7fCe84iOwX1HlaKzHvdnbv623KHPv+GSuV9Xl1f+iEUpBABs09BbKKcXUuHVG5pmO/ktHqt5
KDCeYrPazRVjGp/TMe76FVx6MW7wuApPfUfQY069toPE9rCE4nM7sYOzC5SWW2aSp0GGdNSyXN8u
tgsPd/ZaCc0NDQjJ7Vs61Sqge69E5RJEwlaAwr2qsoiRPMUJDgbcCh1lx2QIohZOwr43n2rNW9aI
e4t4WmVYVWRHjx6g3iGwJnX8IGzh0NolJCfukd8qjfkh4reBVZcKPhywgdknVyOzPyeSDD7z694+
ZBtlN4DAxK4rZAf4f/3ZA5u2tX83z4Apq+VCQwjps6JbeEMrvI8lcRsQcEOuYEp99iMXgOifkrJ+
zS73PhOfpZb+AVqcNoo54o0mUR2h9W/yIDtR0gFoTwFNwBVRskKMwqyKcccw4+u2COf+fpBtWpIs
bmZ+urBltvoXGuoNxjwwjCbqvpwNXCfHiFwvT5L2vuD2Qx+IL75BRQfwzqleZPcBvQSfsdw9LAUf
w0RnC5+9Qx6xkUMqNPzOqcPnypIgiAQo2kPnXfs8vxsJMulqHRt7HXyK8+5ej8hAc0fP2N1vOT7y
hut4NiiI7mP5cn2GZ1Y3EfDgqFMW1YjcO0Ka81UBinyOET/RthdfqErDSkAWZR9BnzYBJn38tlCz
LoAHppSD6JA3Gx3BH8YeUtrp8yQ4LsqhyfaSb0ZoHJZHWdFcE4Ay4LdbJbsINZQeCgTD3ztFnph5
/rPM2xjd7TZ823xmeYdCUUBhJko3mXPmMmzQ3EaF9MNybqdpcSM80+brn9Kj0kv2i/OtUYdfaxxr
uj2AUr9H+4Zb/zXbW++T5YI2eNxOtSZCXDLsXxFsEs+nB6hueEYgQ2aGkoJMUYZotiKpPIgW/E2m
wbuIsnKwtHMwsL0DZ2STVJjgWgLTb59ruVl4mJehWJeN3CoYCDDX55bC6JFppGmAbZ8g/PmfLrge
nFum8qXxsjmwzXG6nnAM0eObFdUZWLhGR1LC1I1XTCDKU94clIjU4mffJ1dF+o76AN4QHcrSfxbW
4g/m+obw+zwpuJHvxPSVo/AFdZyNi2c/FzR2BLwx83miaU9Q/Z3dtmJ/9/Mbs9bRLT9hS63HktW0
MgOE/hFIPOqoVeoLL/P7Olmv9Yh9XPuHbCnAhHZcIdxW5wW6GGuKRUHm+AZoy8D5QKrwaKVn+D0Q
trS6Po+5f+Ae1yiMyYHLZA+AcOst8Z6EPyjbl7AJK4RNAZ8TFtR9thYOrv4RheDtPu7KlhCaZzn/
J6gEiOvBZbzIOS4EdOlAlGDpaDgQlswXJC4L7ADqfnTLAJ1xzQYb9xTWuSF5F9EoJlCsf//EFwtM
zQY5onzngyDt74Sdou4aIZ8OuYsIeoFPhjMPGQKUYqd98yYfRb+LECjg3DTLoWkPnc5dB869kYvI
s41t+TgPOM6iD/sXmjacAZonHtOm7Ia/0pdbyCh6S2clTLOAj0NVNkpRlyppff4TO5+8GYBVP7iE
zWEKl7Kl+xK7LPkcw4+lORduKDXHNEohiacRSOAa6GVonlhitRkIyWex6Hq+DAykjwbK7U92ASyE
NAz6HguN4v28msWvBQxOzbL88guNcgCxBKs3qlq2GZW61B4vQCy6e28sRShirOiPaZOu2cqt1b2c
ivnGyqoEH7Xb6iFSZI4wWkFLWXIG/+U3Yh1SOGeH4Dt6rgLLq/w7BCFFw2iq5BZcIJZ7oMORfka+
aLsO7q3uNE7CpU85QTkAHKGUuIstvUsaEJINhXPcjZowgpwfNUaGaKcs838OAnCh4iTeawiX8HWM
YuPtQP9USl9XFDJ7N2j7E5x/mc19G5i9A1CUl3ye7aXnS87SnJpoJas2jN0uYbNo9ssEf5p+dgM1
6OO9syJrUwU2yw+BERUfr2/6+bf/eu1inwKN3HsWauyaC8BOnxwq/Ap7mrHHGZSIYk2cL3reWTzx
dLoRZR/YhHCXxNZntE4qiTNWRe3Cf7yzJl4huBtL4IdDSEQuQ8LkZtkSbTKQWoHfqrW8BR/FDRYq
4+qC06Enr1n0D7fHEJq+rU8Bz0v37bX50MdPKOcjkjuiLwcVdDb2jPu/UU+JO2te7AkHrvCWVKVt
jME5NYmAriaxtt0qoKe7/VAMxB4Y9xiBlzlA+fMAG8WyvVgDHF2xl/Qwbib0kzh4L6IlnZAEXyCy
hkxxu9JyXvhpQVHZwgQCVMr3LcirV+6L62IN6OC8XaygPh/URS4TiwbfbVCJeL9Yy9jJk+wktG6J
Dcg2+VcRzgoAahKUu9UVrCF9GegeG/pTZ+TwgDiqHk7e7Wmy4v2/10xs0oLZzhAPAC0CMRms3lI0
2nYZKX7oGyl3yx9VagNN4tq9QXx9xUsf7i6QlaiZcZpCacQWLaOX3sDM/wYQIoBS4fIeDNKMDgSA
gWGwXHsFy+XbaWuwN55Mo/gr9C9ktzQqpS8/mMCVhaMVvGe1nv0uzckVysEMRVjjJXJp0ZOEKZsX
6uH9wqO9fioz6SH9ZVdJibHmDUrgBaZGs+tSE9T+tR1EFIfWAaGFRMvJRmkOI/0UDqTNhavEI1g1
hnI/2InapO3jSrhPL4j7pX47hrQ1nfYrKN43fOhalukoYcYanARzJ38JGiTp5R0AHC/dp+MmQ04Y
0MaOWUcCSGRGCeJaTtCc5tPX48KAQtB7/iU32H0/rhJoLf7ABaVfX94PGl/zvFPuecpMEUgbGG4t
Z+1f3L+nKokrIr8yvNcb1uzvqO5y4o8AkhtqX2f1wGaCYIy6dFTKiHk9R4ayg049rvgnqOalEct3
Mi7i3dLdb2f4Kk/8uo/GzVxq75q1v6KjJKDWQ2tpLTV4Uk+DhYkLNFCB0AE43iaUDB9Y80G+X2a2
Sm7sqzY3YyQWLY3Ypu6YiNENnFSHKj5nxZt5pJFPLWnBso4AVwPhLNU3hgg8JTIK9bVvSn2eCrB6
7Tl3sXWPK6iG6ODqAipSIj89pJ73SnCv31NqkitjoICDvR2HJ50cERb4DoOYymwu58Ecl1utTQHJ
OCrqblfBAf2uG288Q03HfcuG9mt5xKnGjCSsRj72Ucv6CKo+QYgjkbTXrzINuhWti+QBJVsk1BRB
Bl9BS4LmU61WhVS+q60iTpQuL8A+H8HmkUkLG2eL063uxMtmYXDDPRlavtxqpaFQqfrDJn0Mqrmh
/E3R1+1IhgD8cu5OPGn4umVCtvj/RhZ7rak2H/wpN2kHYWpr67An5tFBQ5ikaFj0RQAFJ5mO6dO1
o9a8KDPQYoMSihE3sXQVAYyTkUnxj1JUIgh7jTHyIxaaA7478WQ7VA9bOGxIYPsaEcnPtWxhFUf2
kQR0zK5Ibu0fyuUGiWvDvrI7IiKAEfOQFsjR4PbIwj7D+wgxww2bgA4klpliWOlw+P8KUMzfZhEp
CDyAYp5hzAE35woSbm7x5hQkFGmjWZenDOLJ7p+uyOYVEPZ3pct3Rbb1z9S2i2cBr2Kzcq1ugnU6
avjv+YQ0U231agzXJBXnEon9E9KZ6MTrwSe6aDh4gBq/yGQzTyhhWeT9F30MMU1TxghZp+y/k/PC
qecas2/ubpAjbYLMVBeJME9WORSCpBi61pzp1rX64i0pfahYkgC1v1N62PyYn/WG3oyQNm2icWyY
AeG58i8idRavx+fDAOQkeF/ngqsIiMu1JZCoPc4DJ0aeSbpg0ATGikrAOY/bJCXHDJmoeMSvGTA0
xvHZbTcI51nLk5iFGQAseXR9i3bg5Yegyg1ixEXJdKUzD5Hw31n/BOWywHrVnI7f0t80omcC3yxd
ahGqraqvgeM0d8CJ3FMNBseS1eUT5yx3a2jS3FzF0Vfnr6IxH9sz9+ZDeceVWeKRLPHhwMTLR/kK
06NoeQmuD/Yui4Hb6UrSZpsWmBvsQEmJjEEGZoHty1z94mH7j9k6lmfnJKH0A5tCowwbo++uGqNS
c4jv8ZJ7UUuYDTi+ug8T70E3003/15KlE+BTriW7oE+Zy6aFH68nyTsWsD4eTaPeKE9RfYrIq2kG
80Ds4lufZinXQhwej9lSGJpf0VQ8r0RSedMQ0W75yjOErE3Cy2e+ed6HTaUojaDghu9usOjGdGnv
vQtwoxsMiQwobK3uFF+3XRH2CsuRPfc0EQdWl48c+iW5WQLBjaeAX33iwcdT/5NyA951Qlqta6D9
H1MuFEWJQCAAJjyl7DeZJgjwihQ2Mih+mClA/AOhwVqIQ2IEqGkcpkdrg5XJTr7ekmDXA5N/Dc1P
ShPc/QkghF3Fu0IpevfV9H/uJAUItHC4M0E4rsnPCrGucpCFjx6Xe5H0s17QS2TqxdkYmcRssM1/
E8JWTcE8LpPaoYL0pAwTvfKYEsPKIG9UUzCe2ipL/UyXyQy7I8mQs4O641ulW5WYy2HKszVZQBgo
NsJdB2brNbeS+o4mbyxnoL+q04u1hw42mL/D5SiPFO7/Av/Bbbi6B6JiuD0hvsql/wne0KU4F0tR
EspWcHibB0eJkpro4b9Sxr8FGJWrXxaNkgaqkfD3m/l2WQLZqhifG+Fqws+/jqEQIjmI8zkJtG+q
r7fdx/PGbG7nYtR1WYx/F117jmKRnwVcUYrdBiy49Yg179wKb7tHg4ZgsbxcAfUa7wdIOOcQJBVq
E/FrfGbdJC7kI5x3WV2Uvs5mzd/e8WshtI4TcNwKlNjXBfxYe4zSXuf9dAMoCOpaMEzj9rrGP0md
w5SpAzMtM/MZv5xyRooccu2yadGhlNZrxz/4vh/UhZEXx5pbaiVLmXT7xe014BRorcQE5Jh2efmx
dboEjQKPShYxgwvjFvBounYMrOx926DCjXl0qrvXgFCo89hvH/NOUUZDHquZ7Kvt/sfoBAM1s0Kf
eUE1TIOpACXkyeOjFDqihgLUi1K6FD1AB0H0cQAlce7XagymZNJDdIrjdLJFu0CrQY+TydwiDaON
jYSqG0VOy5x1DcTw7CC8tpYQfB5iziAkD2FBeijk/mo2WVgb/Ez/Rxp6+Nj8ijaEyrTWscy0gC4e
Lm+75WAKjzNjZ6LOG2jNO+gT5bwabebcctw+S+ziFcOYNGMWSETWHaWq4rOiFz+HRdwh00EZo8Av
+QTQ3H0NJxJUsW6qKcpgEhcyFlNG4epmVhlt7psaUYRKAXk6K7dyAXjZgdtImB77Yu2VhCnfbf5A
7OcV5D/yIxtqKIGLuYghaPO28y/gp1vE59GwVwTLZNWomGEEOxf65RuteKu6tCdhq8sFD54Fh3RS
mKq+YmSDNBZjrkKifPFxr3qx1+5cy04ZKY4fJ8CkeWeDnHX34rBIiOoV3qUaV/JzO5IR7z9xbYV3
36AJMBXYK1VWXmNMDrho7gypGjDcyCWiYp+l7WKeWCXtwMksgniy9LnQZ/mPu9MjkA0VwdSxlnJJ
umt9mpg+Ely5rgHXBKdtF2h6Eo2CZ5C+NTs5mm0N/sl8VwxOOodEwJF9g3yP8cvm3RY8eA5Ws6wD
cD6LjrHiApEcj3kVnzx0hZuAfly3hx6UnAEnblVWg+7tp/5qmVvCKLAkowQ8kdQcl/9y8ryBJgHF
bYtUnRPKXihqC5VJZB8YfkLHx+2xRZs3y+zpU9IePSNeWtLzFEdUZiTdeuCLHq9btxR60fSKpax9
hiWtg17WYPUoMlc6O6vPBLuMYW5707kub32fBGAh33Cnzw3yNR8GroU0Ve5uEM5ieqSZA7c01xEZ
yDattgvidReaErxSTeKEbitU7WfIhIvaPstE6FgeLGSfE3tEuV/PQ/DC3bCwTHcNX9uuk/mvBL77
UBAQOrMMR5htC9piz3vvJMWiKJn7ug4DLbl7+8vciBC0ZVo4SFklhbu3HFWwY4QF9VUaDhICUK0x
SD0BoaxFVRtPkdkhwXpXtP6Aqe/L7P0Iy4PdLcZpt74XJ378lt60dJUYN054pfG4mh3APMzMiUXk
vF0Ze4U6RHDDBkSFzmFAdlFWHT4QDOq15vqKGdznTmknwhclhko7Q15J+kl6y9ZMAXZhct8TJQvc
F6FbAcCMVvlrbwtzvuCeYTIJVclOSy8uDKP9+pIoQeQ8xbonR2jK8KI0cqcAdWJBgG6RPU1OiXw5
g/9qYiAE5Hn3RQlEE21qM8SUX8YSGMQcxAnBh6ZTe9shEbi7J3DgDjUY2RKQbfWjcsR+TX4yGSay
h71bIu20rR/fkaMNCxgjI1akZQmEIyE70wNs2dCEqBGpKx7sLELpbQP9F1r+bLtrHZJ3ecXenLsL
nLGiS2W4CjuVz8mKOFhl5/RsUbahQM74dhtqaVNRhqTt0QQurp3bz0Y/owTyqagOrlLAWJ2jl0ay
Nz5W4BbPJ6a6GgqzmmW4YBP8T1SYoF9osDaL1TscWI3J0REFpzg5zuDb2q3f34wdK4/oEd22yYgt
ScgXxX08DHi2qcxxQPehlzbe6AAwPOYsoQZPI/7LBcVAuK1UZnVTcMO8COuPycRK49hPR3mQQ9WE
uNTtyrUk1+G5YUvu8m+hO3YoWJRMgv2aLew39QoSDkGP67HBYF1JkQrbxUtQT68jFzuLz0tVGAh0
7/peTTJnq5+j0JBtIv00vDwypHy7avzXnTLaa6oatsdP5hqGyx6gK6hEPXHlGTWg4oeyKD0woWwv
QhI52Pr4LSoWQCOzvA9xBo0NE+bfomabR3+RY2UZF75uucZKtYp9BF/pOC/PQ7tnwmRLb75+6+6Z
oP7GYwewe0SCEbpqpJEqxuStNdIHOiXdM3R03a36/h+x0NSdRm7s11MkKNRjCepkSMwTwhB/wa7p
hIIyqdKBSkA8l3ZvwmBFeyY8ZILCBDk6evt21CG3vlRlZxfpOz6tmF8xGxK4YFwky1MERLcE6tBk
NZaUXRlid947fJCfetU5otyCeOU5HK0TwGPmUqoo812jJgIF3OyKYl2T6QHVFwZhuxvwgRRbg/Av
dS/QrVqd3gZX7vU0g4iAhwlRvPogqEee0hzpsCqE+EWD+bmcDi+ipKql3CU93S5iEQEkH/VYdiY7
M+0OisVKB8D6XKvZ4/OqBMLF9rAQw6QxaRoth3EmCsqy0wFxC6GpYxJEQUwYqjT6ptStAMxv1kMK
h8Y5KCjNOUPq84SquHOjk1g2m/LCDurQNAtUM+W4SE2eMflKgYtwNrhzP1RJMfC16ZDDtIIx5nEU
ndH5VrOIsPy/PVA73zNcG0RSKDC2/qFrXbxUNriLreb1xz0R1GM73GsDf8NzHiMfBKqpGi7BCde0
q34G3OsNBw8FoVK86Lv3UTjGu1sK7kj2a/2NelL3l9r3i/4/IsRI7jMOm3plu1tJD+0pjylwF/JF
JeKwl2R7nUv0mUpUtTE5s0ZZoFHqLKmdqkPHUaqQiZeqZjqZGHBu572DRzJFJsGtZPuu95hmqiKc
sExf3+e2HZI/mtcp2ojaATuFQcE7WHXwqbrq5tbcWT651fw+OLb9Vwl48PWmSx3sldG3G7P0dkDE
Ak83Oy76B3u6rbTGh9xurmpn544C7GDzxmAiVqy5M89QWoATv8Oodn8UR0kJo00QHozeBFi4cHpz
VScsb/qLvfempdUlhoSS5d/MQCyrQw8y81gl2i5SOxYjkIvcKtp7P6p+DUJpRZCy3rYQMlXj/zWA
1wRRS2WKFR8Mr2HeicqXdk9hvZbyzUE0nZUHGkELiqgoQ1rHJN2cJMw5oZYfMZbJ+d1Ekm3V/kWl
mEfn9+XF/Saft3Em3KxVn1KXLNVDGMxG6NKva2cCi0RiC8wJOhWQSc1Lek4Dnsy3h5EsWgSG//h7
MqwYWCsiQnU+yGQEj4Hcxj49xIDJ3sZt2w8fWt/nmqd+du7EQ7AkvuKI/ZkdXV0DPT2Y9MNz7Am7
EZe2Q0ET4c8zMiiQwmSSbbdauQGzVXeOkCZLklG3QENRyuLvxRXEDfUQiX7wFixmIWUNT58r2PXK
vnBnEVljSeCzbch1zKTRFBaaPRSKWZZaHbqCK0m+Js9nGKa/iO3ofi/cN7bGzkErrauQx6mN21/u
Dfhm3cqANxqWjKYdPRRCvzFfIKWsPG9jX0N3Jtd1GE+Aj/DXR/o4jlCt1iKfUL3VBAwiLhODccUv
Zb/JIJVpKEn5b9tphFyEedx4Oqfm9o4aIjhTc8YoHSfjmAOL7rUwJByEfzgWUl3Sia4dLCvs0knE
639lxPJGDPX7SfuVrCnt8mpy1yT/83AsAEY58/R0KNIWt/PYcCZ42Jd8pDFW6/sPDk/8ihdvHBKZ
Z3SChoGfQhd2rb1u0oc1ju8JRDo68t91+t5++w5wqYVl5R5G6++uMjd2nFHnKnvEXXoZlD0qIUpm
4wUjEW9Y6PbVwditmGd3tR0oacI9m/IrIl3kGyEByMbHTRrG/kGQf4NELBERcWSjUparNehv9mIy
9+mNmY4LC1XEdsd9Y4qh2FWqUkwi1IazxJg0zo/kQjewtHnkfGwYQTG/AB26ttW/85JRr7gZFm6+
DDMYBy3xsmFm6J38vuPIXSPSy2RnU65JizqdVbof4sah4uTdmV3ZrrMVeYf03QkNK6DougavNSXx
BhjwG9zH9cfeHj6w8TBBk3vkheIlmv8KJy9jbTZckYKNZgWkwlCEUb5raD9V6G1KWC1u3GuswnB9
X1JCH3DxI3r6NqwXLF1PBZnS4DiAvy+EZx1I8ZDDNTNRX1IdQGLtTMMWsdrkpqnBShjkTeo6s43M
UULE/VqAcq2cKumV89XYDWKGLjh5Uqr7sZ2l6T7Kx/oB+KUd0AXy/xCNkSpEuPuxt73/SBr34qHD
stHxsjhxRLvQupXijEPqCTaXI+xpeWern/K3NoMnvLmwK/K1BelEb2iCqONCt8jGCTIHR3roJ+3L
ULRVPaD8a0G8X54bguAL7r5PcWkg6D3eZCS0VEOQkCPIGOyGpvwOEB9UdmCigM2cVbuFSB+aBCaV
RUTb2jjg1/lVd1Hlo6KYsdw5QRwCBER8Q4UVsEmKA14y0xZJ1Q+MSsAFRFcjFJC3LG6KXC/1sP/o
vTNg8aio8OUjnwuljsqkbrrSaWTTbIHQKgicctcRtA4DUNima8jFGFTH9RNr0Z9AZymtp1atyvhm
jcZA55tosl+C8XHAbslTkMUnTLKFCwYg7FlerGzGCkQtIg11k1fYSOkTZqG8g5R1h8NBiJ2HzmFt
oTSFzvJLf74URvcvazbTcCl99qfFd7+yjs63JnGcqGxgBS6Ov7BJvBmZmFRH6WshBcp5ZZHM0RS6
N1eTLnyUiR+LXtMiqYKUwIXjmKqTxWpa2ZItu9wj5u08XJEEm5l9ewKgFgGMWlkVa/3Rc5CLBKTn
Cz9LPzRJo9xgo7fcW0gRD6H7exc2wglzYAVNFeai4CirdrhjZ4Y6RfOW7Zu/Tt4OkQusYq8jXXVg
8j/+ZXwe/v3CaU9OyckNQx/+18xU0p0ALMolIHrjR4rd6IRtaREVA7r1NtVKRsBJkZX8Vs/k/Fry
vpKP4DVSgCbsNcXHtN4IYUN+vUWB4f/PgPsd0fr438UQcrHFFjRkyhujKC+7fmGfoXi/JcbtD5gF
e4o3uT7Yj99Nl6soVcHhxOpv6hAgeBjUNFqy6IcZ3paFMnXpjVVfm8ZAHUlPaT4ga19DyKjokFMV
oQAEXzrHG7g2hVC+iBJUZxwq24HroRtt7tWjBqZvbNL51C7nBdjGZP+1xuEGfDbb1JDgKN6ro9Zc
Su099CwsLGQrXXGr/A/p+kusgQDWLAZBSpFUONeu0xSCzB4XIB8v5ixVXUWozXdYChNyFHZuvp0z
mHxJ1DRHGtiXFqFramLVV5kQ8UgnlPo31M0/SHTo80tuZqto9fdQjxWzWWhJPmI+NsbSeXfAhl4q
oenD4f8CRTAD+DhWeyNIBUivk6Zi4bagGKfY0E/fLXNqoqBgzhm40B10/4dCnNEL4zoBcyfvzmpJ
/NIsXbobbvRfvqWxUBuKrSMBaDh9RVVubLW5LaxkjQDjryyfWGEPxJzK+pQOunc0ZVUS27zdrNCE
KINi0sdEBQg1KsUvT7jL26+LLA4kjKkd82vdr7xDcjgIq8T+FtC9oyLxF5o6CvHOktLlUhDquTF/
4lbkw/zp6ylSn0THB/3KreIGFxxnxA+dSt+j4GtKajVPgAl1nPX5908icGmS1QCCp6o/VbEg9vrE
jSyzTe1l7kJu61/9ccNi6YSa2RBivbc8fvuxfWtzf9QrNcTzTuwLimQQt+//uNUYRlkH67JFNemu
1zFbJF15mMgYtzfc6V0eXrK4slHOe16dp3Ipb9f0pfe7f9cE/RBvKwfiHm5mIAuP3cuOqMJPyWwW
537wWCOI2ruEjMHRVFGaBh1U6MvpjyShnA4VO6qTvDUJ8PfXnGZpr1vwJoF72OJhUc3M6D7yFVTI
K879pXNhnda/RTjqCA7x0JC4CBSH82PgVtbI2KTbnRepuQoPPRbloP+kF0FqK0dov+Ob179cKfQ5
EbsC5AhO9/r133rAnu+rQLCmMF4LAgXhbFnT5R+W5XEUGgP0F5AvrpMuDUqgLAEbQlH0GbGQYpK9
SAOdWUYIgP4s2i4iYJprGjcHFOISq1wgt5I4b6ShJBbHCJ2A+bbNIz2BTV2JljPuxUm/9TUrl8W8
RtATDBOadZcUKBnDwG/W+sb31Z8RSWRQe3OkRqe/M/o7dJwtwDo94w2Y5R2P4PclhPJS1GtQXcXo
gvSdq4JLOJ+OX1/8FHiEWOSKvdTIK5Ac1Pg+qvgI1cE8JXh6D6OmOCkkMJGllCOtKoVePpNmOIm3
rkFovhlDFM4vnJ/443iHXwP5hm2fIZ5V1oN1VokbiWQQRyhWhd9bwnXlohBFdWW1l1nVhAaWHyC2
vj6ZdveDeMz12c/AeNWeEUS2Ch4lfnhZPWFC7rfJV3zArVrMk0M5lnt6ckqz7JCBI5Fya8yK/XdE
V9XSD+yi8cm8FdrMD+GW3jxMN5nVUnRP7+WC9MJlRjYsnWa5Zo6+8Iaxt7xf4QGLfkmgCZe5skjj
UQphsEvNlZMvqDxKhZm+POGor2erGpPd9sjclv31HhWnXZlUz2jN6JTaE3Fa900y/XJHS89JQ8c7
NK9ALAS9MJJdRWi7n0ZYiGNIz8/jLeJ7gBfSN2XLooJ4WjcefDFOoeOhDMjfdGsXF3bOIzby0m4b
DOsEm5Hri1TgznEE//kh/8zPgkIu+DWJ9Y39LSL9rnsEVuk1G8LlKh5/zN9Njb/pRQfyaLIl6EBi
jWgvCh3jNli7iMg2LsPYgn4mOyxuIe1QJD0Io0nc0QrPJdQj/YmqgP/fss2ytnKHHzs4aWvWv7fh
Ti1FnfWfsdPi8pfqAYqbP7/EeSRsABF+qXuJtOCj/k4N2Zly9x9BN+0rBPEa69Uy7msGl91HCRPl
2meTJ4vdUbGdyqEdbtTYa2TdFudIrcAAElgI4uWSqmZnamE9jF933vjd1ux5v5u4GDCCADAriB+r
R6iTR1RkKOg1WGZNr9ycERETQd1KYyXE+GfijN96ahEWANBNtHm1jSf5D2PsHL1bk4y/DcWlgQxT
1GP88TgcEyB/fPZKPnBsPMHhbn1fpT/KI2nVhrDOYSbO8SOc/zTq3hcCLDAbKpKEEIvBXJI9BGZo
mjuiShLMTEdrHTn/oRlnBq51EbRVIrK8vfknCzxWfGFb1Mulax0iwuhdQtPXeTJrnrRoGd5as3x0
7UI6JVfeJax+LAzCxSnyk4zMjSygLXYLS4J6Irfp7/qOz3Xn4ts4VETrV+zyOObR1iWLzlPreLW6
cGdpqabF+I7IM48bYbPHEXFUOHE7YILQtj0XcA8nPzeuK4Zqa3C9R8rprA0S2XyQ5BHAKhmuZhV3
LjJsK2SXChKR2KgRczNDsfdyozerw9WXt1/B46JZoHgHwh4pF+0Ybm1QozGYlTOnodHz6CDt+2wT
TyZGTiJI+b6g6pwmvIp4kwBmNt3yGEzBYcewyfJNMHeZbZ32cGR9vnWW7MJkKitJWyHFlC9ZksED
qdovt2hEqOyomgBc7VoTDRyl//QoMcrlsztvGyF5lPI8zaapufkw9RTFW3tHDhizYnnFCmbAUor4
wWKptpliyxMHsvuFtXQ/0SVhQF97/Di5t/l31A9kB5QOJSQGiQ26j0+rdHayHIAm3tiuvTnA2MGf
sQmJh1/ND31QXh3pqFKSNsNX3qfJcJ17NvriOoX+54+aK2U60J+9WFG1me0HdsJte9EyoWsH9LMC
j6Z7Q5ifRaW1iy4W1OtxA41cE5bTKwZE+yWPhh9NKnPsx7ylGNvZWnPwVbPQAtwAVN4xAq8htg0z
OyUpnWmIP6ReWyQUbsYSMXuJCasvwlQqC8dBPZno38f7yV2dZ+RipVdpw4DClP4Tw8MUQG0B/IFn
7y80y3PtU+7b0tnlL01Dx5/QCUHdOMxcpujtwRGx2Xfwp+bOoeSaQzOWkwrNuy4u3WLgl/Z+2m6O
JYn5LVVHvoD5Q5UP4F6VPzXncQ13uV0gVGcSm9OXOtXWdtNJu113WiN/FNWpLhQLnKR31s39D5or
ONigs/N10bOLOKoLGFc8SgxJ4cfI8chOh6yQaLgqvo+H1WCQODZOf0uYYh6T+xMLmbJwWJpsWGf5
lvO6p/uMRho7WNrHU/IFZj+WyFhTdmB/svYHxq4y0RKtPDLp0pD/Vh2yFhH41fl/x+Q2fh2AD6DK
ddu3adgCy91tARrznB+80l849chz8F3a4/JXmt1d9E+aXljSR1rtuExG61XXVvLB5Spykjf+iR8D
UjHLOQvJ0NzroRrqlN+k9EIeA2g3dEJOaqNhyvmoNSey2Rl5WHltj1mYDn5sskwnCUiSvLIa9JEm
vKHRdnW+13C330AQglRF7FTu/wshpcrXF1aA64EG+G1eGnB1uYDs+QcECfRsfbvSJKapmGrXRVvF
+k8fepn+UqXPPNCxAiPNjMZw4Cn+/Nhxih4thCDxS73QdkMHDHIp//LLHhPkWuhr11mZ62zoWzIG
hDzeVrViGgyUQuB8+/vn1Q6xCFOdKTpcgefx/N8N5o8tqQzL7ABlLnBUfVlmyaHr2yL+XDd65a/M
UVQypMeJ5lnLn1T1sZorvceMsrou53BvZJNABlxX6mNM1eDHpsYiJD5Aif4v4smMNDQ8BHyYhP02
HuLXkyOq7/rUdCyejEkJbdWjPCheTJXMLqZ8nd+QQ8Ig/rUQ+73DHe+AO4Eww9kVyGfbE0N4QpZN
X4RWB8Ah9oIfb3b7pkyvek/WF63DBGzG0O72Mb/K6EvsgJqRL8IrZefPSREyQeNODaKtg5nSGjDI
aWTRl29JmSXGFGyXzYHqTbWp8Ll7U/IFt2l97kWRjoQv0cSZKavdspDW8IQdu5fe9vzXX97o0o3d
WSUeWxnWufC+tfVNzYr3lFZfdQLHoM3EyFKX1ZxBXb95IYfCJeSo7o1k6iZtwvL1NQF1sRA3BKW4
zK3kxkuARZJ2ywgRj3jnPfiusBWDP+BNQaJiYOv8AhBf2YO8Ne7ZknDaxL4jYC88yApF2r0hzt53
xexyZw2HSrgVsANCbGjnPuNOPxiFaPU8dwrDTVkyxtxCFRIA2w7a5B7hnANWgp9LUkfCoIvXY80f
MzvDQzR0SBem3L9PaPlMPdCt2+BAqGQm5hVR9VlV3zNakFpxhRZn4gJ9ASBkWa/aJaK11JkNpDX9
bZYorvJEjdR2DjmNahYbEsyktXg0ZSDo7q3qrgRubplus581yqnj1wKkF4Afk9SIDCuPRMkFoc9J
vFQ9s1X+PDvAQzeVPbrZJoohuDDhDXxByKDVt917i6S8AZNJochqWhESMm0KIs/re/2vMfeZZqK+
M27BcDQFsvEW9VlswjypqKYleaDNL0yQ+1vUkJ+KKMYJ6DsNRukT+dGiK4gmgkBQTMEvzxMoqgG2
jr+6uRDSN9ObUSHD+RHcI9yyB+pt3t8Xt69/uRMCU86avvtRVsCOo5VnYp1SZN1LnR3efQ+MuVLv
UOGlN6igPsyjyorRz+I2EBh7kvRjnYs6sRECkY1IJxq2/Js03TeaNa6HE4fDXiczAoB3GDhfygqj
Rso6WpY9lpAazaqFxAXxd1Y70VjCamzZfAIhjTF6nXDxlPb/uBBjtLucHqDj/IpAksfZtn3yo29u
JyEmB7PzGWpFU5dYshhdyWGmMVQqpb/EWYCpqI9u0coWqR43R9Hcvt/2JI1x1aLik+JFrLvmOnnK
OL9JmTo4bzt1JU5YhcXF3mic91lovNhyap0UUMYzP7N1Gr2bhCElXke1kT/ZmJNaLnRLFZFirO+J
Otm70bt31+9J160UX+2TwSHiY4m1oXwxsS5nLhqMTso8XUHIUj9KiArN727o0m2pjTZxdvwhdhhf
ZFkL8L1USzM2EMaH5k7ZSpKT4qQNsFZ2ag5aobyTcN3OrkMH+wApoMfgO/pvvRoWvNvI4EIUST+e
cl9CM7CK6gTrHx/Ta9Vt1737gU/3GGJ4Yfe+zHHcP1b9uBhWkHDd/ItLNuwvMXZ5ateGe80YQy7l
TJ3zoWH7GbZjh6Pwn5rM201jGPNMSwXeqjWqEPScck7Ttof0t6RJvSprP9/6UpZ4NHAs/fzXmjje
YqBXHKbTYNHnWMIXwCibTuWTy/euVdzsTbVCaumLDLiAba7V2CBpt3VpUpveUT2pLJX9IxeJ6lns
gCoe6jRczrG+2tzrE1fGxVmMtmW23j2GvrmpXbOIGKs47uzoinZ/AHY25FxSgaH5kJu/sSMxhUf/
I4fuw06AY/k6w9IOqz3/+nExjxTfu5bvuC/Fd8utNYZTP75XZ9TGgXGxtfyBhDL8sUQCIPs4ewE6
/V/TUYwXxe3SkYwmGQSkVkGT9gNX8hfdVTGPrNyXeh5nMrHpWDE2QwpvpOtguL4cvDqTUACR9Nod
L6PC2z/fToFacMyRGfwTNpLA2EVeP8QRsIwchXECABvHni0hiXiXzUwS+KHjfKSByTKgYdZMH/bA
xXUmq+6+JIyrLwp1BCc+9052cxIKCXr59bI/8iPLokUpw2GAgaasckretEgD+NNFUq5vkBmRxrzf
87J/HQt0fsHxzQ89sPwmy9lirVB7Bc2ZuJovXCpRZRYMybhrXLIfhOkxzjNjGvIX5JgYGnqrAfIn
vKZ9EdK2FyJdOhmSfVZjQkHpY+mbxqy2IszLm8ihExLHdbUXmIKuNRwktxe5jnQ6/xKEPmbtqiOk
s4WYgnYGyvpn/L0TdgKNudrk1MukusrZVsJEMtLhvvOkgvGOvMFK7Nl6+YeTDCHC2yXKZaBHex/h
b+n8ZMgkDSxH9Y/rau1yJ214L3qgkdlOxhXkoA7DR1IO43tlxmKj0iMRvSeSQtDu28lIGkd1dz3A
gLGPQMmYiL3yCa/5Q3yoKE0BiaDQAneXE8sgGSJ6RhEUgJfn+t+bXOkNuK1u+HBCiNXa6sOhpjWX
nVaFTPUfhiB9p5bT4HmhDlq6U3PSzw6HyN8OyXxY/4czA0JUHG6DX/v7Vta8wUzCHtmMAu4VM8eQ
zQ08RYNA6mUA+eVeUGnHm+I3mTdosCEaoP/RwFgxEqny3fAQv6lR+QeArniEwxGiX+W2bxwC/+IL
6zqCxSxGMJvj6bo8S7ZMtIoCGvKWzL8EKH6RXjOIvlz8NXhgwjLQYKGjJg2MnJ0p40XY+y/plAdv
qJDFLvNMmMRKVyLCFWZdrVwnKazpgyNwAKDSSioD/arnwcvwoEeGR0pLlDq1fbwnhbj/4sH84E7q
LB8xuhShBZhulpFeNh+wZ3zOBAR5w7uWbAeSXOS8uPv4UUvyVFfB9dBtB2wKEUjRmYfd0thVUz3d
M6/AYq9OZdpoZmu6RWXueFOpTMOw0QCXGp7tvMmcn/w1oCjFiy4fSB9FViALnSZHVNpmAyBCqX9R
G9ZEflNqNhLK0Y2Xx+gN6sIY4DNSwz7bM+KjMJsSkxlScVOs+ACwCJaWSNc4/nJhJgsYirsuMXlV
iTR4qOUTh1tcMrLMSscXwXQSCVtIpdV7X+51X6EFWaVnonGzhKJtWsqCDHWSVCr1IM82JW8QQdWj
EdpNKpo1Vaw1ahaH4f718A4U2PkZoq9LXjbrmlR7MW6/ArqaA8KxF9fn7wyCwxXkBA1ran/m/FNA
9AYFsGLhE7EqvvbfIhtv44Q0FWNDkKcV50L3n+J4M5053CrXR9TF0ErJ4glbiIKDrjjm4jDhk17S
aztnQEMLYx/SyiuRzMPJxI1AUzTFjUm+zdlRhpOARpAxMHl0thqcAB2PtffkIl3ldpLV5sS6OUdD
tJ8DzDPerfemFq0oLmqd8FpjYMN0C7SXKlAs4QGz6YNtIB0hchdCGZydbFThh7OBweYRif3Sn/wp
zw0cZOhZ8uTja+51iNMp7yZEAhLIHIJam7s0etVVdxE1EYvrbI3QIk5Ha4yjkGNZJEvHY53RmkqK
m1xW/++/KEx5C8FXKnLTOdZ+yEadSTlb+waldYF8vQiydepvfosguFs4NyFRqKC73EY44AuuWQ3C
NpQ8C9VajEae0zZxwmEOPcRjL6hHshsdK15eiKFDxqn2Lqy3OAXJCsS1H2lbo/BqgYbcq8GKlUUa
pbCdOhIsXMYvzaPR8pHgXroaD1zWfUoY5/i7NsLvAucUbK3cC4mIB1T/WrX9jmGTYwSJX+8L+nsM
eJmaj7kKA6Tvy3MoHGg/RSUkqhC4QzDbJUj3gPVrzLEQPggd7P3/8LU4tzsCylWF1XE9OwzpFlrl
CEEGJOXhTC8Eo0ybRZMN/4Qm2EyZCsDZ/Ed01CO032uM1nu45fXQKzEwhqADw8+9TwVWnd7RKd1/
2uUeXuR0bByeCcd2RuxcrbczH0epCwnm+dVNAgYjSHBBTAQQNxMJvqcAahH/C6CGiEjjpqvdRLfh
vIl/9pES4JmZvMkEuRXDj/YhpbVApcKD+S+4kfVNSvLAUsalfpwtBLX9y/lwq/FBLz95sfsClGkW
euOqsK1Wg6P8SVbohf05gkme70Nvn/Qd4DErXnjiYsTPeUP53uCdXTi3ppLk9hDFwoGk/C7oQssb
pUheDfl7PgMIQ+1rYm/QCB0GQmpb1DrByb5E32R+FAEkuHIxan7bKngF0WWYfZFyW5oqR/xx3ma1
ZOrFEbgOQdPcwxayCUQVht3wLFLa/voDcjMDbX4ZaKcO4yKO63ujcbMz3weCyq2UdYiAPC6P9Vls
39XnQhuB1jAHnAi+veEIzN+J5ev/85+ijBnIICLiPP1HVCO+A0tw0Nnsgkl0rtm7qXkIrFf1gdz5
7R3yVGgL9FnHmhgho65a7+i+oFHYTvIMUXyuzWpLZS/HXZ1OzXu9StYPL7WoIsjDC7H3pCdm6Jlq
Z9lNj1sdRqMgmuQ9hOpM0dQflUYujokIsZZrcjqCNf1oP19JUASUd+Dxc4ajls3MHDZv1lTjnUyL
5FVHbFZh0xYiDJXAtJcwUH7aPyRdnxyiohE8HLH0oGRa8mC38jw9OmewdyNMmXoXN+ifXd4hxPWB
M62wB+oKVwmY9jMk2yvn6fNQ22uf2jVi7n8FNUNlwi06/JyrJxVREPqwABxXg7aGed/math6u3Z9
cbxwhTgBDXWFbs1uLrBCcJ4ImRDWNmRXm6d0VRSYuq6a//8+X4NAmaXdB6Ls+hdgetVGGA+qEF3B
uraH7NtCJHUP6Q0ja0TK2N6Q4BBzpwO+IiuMFF0q3nrytIEF6KN8m+ODUOacfrAnK5Xyd253vSN0
BMjnYhIG9LGXAqi05hF2MRgZqRob0mmvljw9qcxt2eHWXiJCKP5P7cCc4RZsukxydC8apILVJoyV
98bh4j00Rdf1gRCAdZs4/LjoUUuxX04zLXszAOZITGJAqrz7+MOfbeiw4iGm4abE2785IZDoy3x0
1U3/NFuRXJIm4XY2zfcJ/kQP+28fXyLs6h2Q8dlaBuqT2HAZnOtfel2xbX+x8VCStuQZdv27BJPm
HPwj5SGqY5cm6F9upSZbdwQYR/heyhttW2hoxQORpFQDDpsBOIBe5lYLptgpHbuyGC9hlFLFvhrr
U4eYis1FIRmEd6If2UU44bSKD0xJCq+5Zuwv2KPIJRt8JViMGmsCCyPxUA2zKmqXZzquYcO6Yxky
woEDLqT37O57O76P/UI8fALkMR9ojRWo7Q4E2sB+RGspYWPe9I4eO7AxbToKDzAnW9rvDp2/LEqe
xOEfFopTmAePSxTx8hYdw85pONwtT5FhRLvTtx+FDcLBU7knKmjddlERcuVkurPRJHRjSvisPA9u
LI9ni36tEkTVJ0zTuDVGaobz4TllKoju93jUbv3cSzwjxfdQIVhI+IjM3iIRhAX0CWhatQ1RjNWs
AdQj8ZLBSlMNrTAae8mpugGR//7sHN2Cgp73sx4FZAxurviuoKkVw6lIfqmJNC3jnVW1owND0eUV
XD23KYUMj0rEJEGy/X14D8KC95w69w1mnTu+tgMO4+4I5JZBGonFJhHVV8gTOol1hmXrxRrwZzo5
Sp587WU6aJe80iruWHGOfNgN6bbEx7YdxuTV2bybazyS5PN6ZlL7MigFT3Bl5kXmx2qN9JZBcYcM
/pfTXChDOXdhBDn9Zxp8utNd6F6ud7ouB3L+pWwA6zrZ0QUIGlaSoUZ/ToT91jzE5hcdyYBQQBug
5/TF5Kx3NynQVoinNJLndfN30vIuij9vS3yUtFH/D5cF85Ahw7rb/i1nxLWZX8MjAe/M7vQ5Xf0B
9A/JVOuIIl/0sqm1JhJTdFelWr+74tia74EO+vgJCHWUwrvMC7pN5mkQs2SHyWYunfTCZ1InEgxy
54623oo2Ed1+XIE5fKHLVObY+3UUWtAVFh7/NI6hBO1G2QD/DUBLJJL4AVfEtzft6mISHWxHtdta
G/LfoIVQTcV0BxcC2LOwWrBMiiLI3OTY9HJsrugCtJHPv1a6oCMnlEh3DTypH0zlV1+CLE8G3o7r
UpIFNkAZ/vc3caKqrX6/jt1ymEWcN20WCE2wItTn3FBjW+8R4MxpCF/cyGYKmzIAxAek1QWpuoWB
FmjmcVCpydXKNxGeEuvZc/Zcz70ypGYO9+tu8d1uTsTzXGUwUCtQGdi+/haN7bLEOHPQqJ7HvEho
EoKa5DVbq1tbV2R1VAKPv5QflkxEC9ntelYoHZuZum2OweFEsA2Vglm7EYpfcyD/0Zy0zr5MzGj+
6U9avh8DrCkxh/JqfqfHQ0tBMY7Gv5FYSNcpmGgIgDoUbZgwMi8KHR9K+5jgc/l/dbHe+LGzjHcB
Y+Nwoc1GN8IBpJb0XyRjsa9vd3SIpijZtVjjkJ6IHHSAH2rqShXh2ziJyDioyispbvGvZ5pYCzlk
9fg2UoiMeyWw3Bygw4QemmV6um6c4pxP7XjNBYtClNUh25uystWNM04scbTWuDfnnwfMjgCEsgje
jWJqHOVpuVTk8jaI/yMIz6Aq3IClhsJhbmhnY0NF+bW/EFXnLmWBcw8ZidKCZ6Fp1XZQe+Xq82Tj
eQZTjJgrTWPjddX2fllhuFuAgZvNWlcRj3IwyVJtz7FEHqy6fkvqqnwoGANQAyVOJueGdnXxmftq
eqC7M0ygcrxsX1vRzYuuG0Aeu+2kNPjIpFwO/nbUHsyCfW4F7uxiRaGu4X8el7o2TIYyUYSg4AOo
EmWxk9s3jYn/XDCMfhWOgFAC+QTlxpf4hjosFZ49HrWQPuHV67katCBYiclV2HfwS8kRjgoFgjo+
7iYn5M4eArCMJXM+7cJgTh1MtQRq2eYMcC5GFgywcadQcKec9MkKp/ykslJgy/bqZqvx1yqN9/rj
IkHkGVAnOad/L0AQBFAgda3Bf/9fbsaiKw5QmZWTdbdsbBjeEKdYKVLWYQav4OC1/teI61p6idu2
YyrSBBRaSGmOZiY1RdObk8nqPhBIdhDhsqC3+HjCu+rXwxn1juZ9eDlMy9ey8FyzaiwrpIjpMMaQ
41Ky9WyjKzZ1ccVlozclnrpwH3cx9M2bIPqQtDxIZQTu4IXIO4QY+3cPZEKug+za4qkATOZ2JYhr
VqAyhpjKuDYV/YgK51C2G1Tru1+caLrcmvhfDY2dhOrCqQB6bWSrIwMrnJoelfom01qbn+Vcso7X
EEY/XwMLXx3qVzxOQhamD5DVlHmC9BZOMKWh5gWetrEWwhbxPsBIotZp1ESxze283n2zlAtbuLLE
qnjNa5oyxIvM0U6HfyF7JBr5PrpTw6FAYjwEbQQTH7LJB5IV1lxMh84N3OxXl6I0AjdrxJ5qVUT7
hUDgKLyefUcnAcROjt0lU7oNJQyqHB+ic6e4FSWsoqmGcDyYuwT6aXnF/hm8Sqz/rhUV1FlfCa/q
qvMonN+4CmZew9U8fiyYrTu50JXxDUZnpej58SS/U0HWYPkFiB4YjU1VzOd50VsjeNkIwct0LNVi
8zSByrnbZeE7kM3tmlu3Sdk/R8sT3fueC19Y7wTyXsTjmJIBnO2+B3H1c2cMuybEx6uK3emnkv5k
6wcz2LheNXGhLsDbjg7XVK5uyy+0pIvdfWMY93E2CDJCLGQSMcJJ1UXX5vDCkriykiXE/HzQHOsu
bLJ0JFBnYvvmilPa3BtpXvmxYRQN/k0G9yTuqdl/fTgYQI7QqEaeDG8Q0FBi7T8qVUDKlny3qRUA
EexsxzgbAJ7ScvVDXFOhCY2o8LXEX6SqIePOqgsyGqoe2E/gpwMJv5jYJnxGRctF2OTmvLptil4e
y5n1ESmQTVWff4vc2cpnKpewG5tXzfM9d2H+PeoJ5tc4Ecob6aaJfy9G7ZWQ7vJnH72Fydufdkqx
9hAPbgyOVr3Te4kPok8/88zkqsBWPsmho8MBKF4b9QEK0ynJJJhr9IZEkuKl+2mywYrNWZECVodO
XPBwxeYkPHRIVdBNofuZd4GzRIfFsNqPc4C6QI+6t94OV0Z6PIHPfZyfzvuYb03eTeLj/fQxroeC
9cgTC686Dy+8VCD+H8B8v6InY8wN16aNiHEMGrymBgDDYMZ2gVUgcXY9Ab2EHJBpR9BDijyAdTGL
GQ+yn5pbGbP/kFptHVW+mb2B+NawSD1IVzgZt2uoZ3LZ3CuVZphhj1rrJfs0PgTjepa4FXMoPl2L
twv/9tEFKHUBOE4eeBJppOSTtgMIAJCEF39zlbQifxZcusLYOu4AduXMMzS/Kztc8tkoV8qJy3Zp
WcL54M9wmrCjhAbRbvgmyUOCku9lRrTmiqIZFeKRZnHFOujKgbHKk7x0OpFM0lwKESfnW6FU7e3Y
nWPbOFGQKdhU+QZ+f3AazUEYUlnK9aUViYe2bvyYDDlwqMJGQFuMgloXhXOM7nNUsbfDbGRhziNd
UvQB1p5kWVXRNx2Wj8ZaQ/UbATQibkVutzoV+byQirORL9LvvMbZuByq2cG9UStfF98g0oClF9QT
eq3XuzpD759cGM+y5gKN6jNu0kKJCv3MpWFaUvfRMHAYkqggnsqzopTP4A0pycXPU/PjIZI6xxWc
uC2qGvsIB/egIHaKPEWTNpRgRbaQbM3tzQaebnEzAqWEo0AyOHzqqMvbFHiwoyHfIOZDezwxds+y
7rgrSETFoNJenKybraQdqSsaXVCo0oYGxxpTNFPai8xRzkjPIfHTwvyWMAPEbxpJwAdFY63pRg3x
b/xi1WVntXw6LrnAlmLb3YLP/VCim5gXFUs7QEgVOWzpUKrR3I4jN18++2w0M+hw1KcjvkqNiTGE
kwW7FFGYvIudf8IpCyl3EFQ+DBj5KA90OGUGQ/46kVXPQKqszy6MwSUe0B/+ryJWZIwGFh3YJ8Af
XvERF97N4L8thmww1JY633OSmiW72G66tD7qOgLk26xZsCLOIVi/7pvbaxZLSJACVm4db8c22cjQ
A0/YXR66ru1nu4x3eJ97Jo00ViZa7fOY+L9282KEMYvHTFMq7zdusJe9KE8AuvkMMAqEuRGiZ2vh
8HN+hIIdAZKUZzHDel+Fw89POBn2CpLKTHY/ay8MNbZihITQKcLeb6vmi3QUusAZulPvp/DZshZ1
ssKJbMWZN9mxw/3iWge+VMHly1pI1oghjHFs/AmJ+ep2uOy2PXelRONvD1k/ameX3S6QvfYq3V1G
gpv6JUXfUr/ir5G4Iv2hXdOnUyEUvd3RmVv5qba8D8VzgdSjrzrPywbr/UAsgLJBKO6nBqmrXFdK
Bjqvvs+r0jDSHTtHX5IQCcPtQ3uR3Ep+ui9CE9GQ3QqEu8vSC/3vYtBmY8o29aeDVG4FbjR+qTPD
fAo/lonHfubz1I+vkPWBJeXN8g24JfOdj/PuhLLqBUaVta13bBCHgVoIpp+/J3jlD98lnS+RPbTR
Oz+lm56PPyitEpCzxYgJG49lykvVJUHpTUJipmdjnuG3AbXaB+sRYFQ56bAuZur4F6DEmv6KTmsq
HupgvfE3iRtJvZx4u/1zppjsfR9WP+DQStlwQj+Ya4JoNrxk9Dqy14yizKd/u0EmSKeyz4eaMEW6
/nTuqNlEiSPVg3dyFc4x+kVetPIHg78LmLcUqRee9QHYl+Vd/wg2tfSRU/SH0Wd0VoXox9UmcxGk
s5ssxJx5ofNe4in8RlE+gAen+doKTQhN3PrfpEdAHIvgjayb27/t4x0qigmkpB3GkIRaLnGxmA3r
lD1+TmeLpAQfJABZ8t9AxZgxcrdvkkoIwQsOtqcVmYhC+8yX+UUeMvlAWL/09oRzchYrVPBaxngL
hWawuQY6nBHzZS3si8vaoi8G8GaDNwtH6OouICq7g6/Y36nWMMPxCabGmh5zoRWcR07P+nc+7f3k
pT4YO/AclgjKlzAwM3rgJx3p1NObPHKA8kmr6S1XaWWxA4NT4cOrfVb9ZtEITxNrtg5k68N7BzWq
2T0cY3jybWhHN+ap/yY34vcWa5NsJZUTZbaqmJos6Nzbb5A1Soh9V5stpXLpfbq8fY6Tm4HQtjX0
qYazozdDCXOrGcVpGsEMIKrHP1ahVrKz+Mbb9vSzevdPeY+iUI6OtqeiwD2qa+1cCHptXjBSzYt6
BZtPs8d+zevbO8+UN2wysYhddb1K9bqJxc+FVUm+v+HPgY8+F2lNdAd3RdcO/2PsnmYRVAVCGsBv
xJ2sm3ecn+CPOY44P7AgeF4NaDG1J6mkERX4b6HJAuIe66SUDNiKxXe27VZijaKo4/B8NDDwWLsa
On/CvEzOrih1XCx7MoEkpzKfbwcKwRvDuQXCrm0JCWSo2WEwbczbwdAOfNJYncyrFFWKmT+qw/Lq
EbYRnGAwkuslbQdlZeACKixPcrwUSJuDvx2cDg6mM25w7syz3ZtU3J0p/QDB/jMXB+Mi1WJacHGt
9MnjZQ/9HNjItJXx34PctjY53UwmVI08GdYPfigKWGFLm6z4oFZNuhRcRXZqsOP925gs2CJi/tJ6
soUlNXO80jnP86M6OOFGR3TTpuCuFwROEPUl1DAMk6LTfC0kGT8m5SUTmNLW1kwwIF3jFUh1ZiSn
6ySIKwx/rM7Zz7AjC+7qe+RPvp3cdm3oKge4HEBZYg5E0QuJH215VPrv5kXjomcEXBVZ9o2XMxJk
qLOE0BSQ426U/WkdDGmOlD6XEOzcHt0cL9zTzYFwCihhgFiS0DUdkxAgufKoPnE0EQM0a1R+8O5p
+zZ1vsLoYFBbzBAZ1cgMii0uCQS5yqaYMdsxzsOFlAjpWLwlD/N3ufbFtzFW+fzvZBEOLECtJg9A
UTyq7KlkLaJqtAP/UrN2mASrm1Ky3jZm4wAdCiZgKu8KaOtlwd5vUH2yVByFzAdhigJm/tZ/jW/d
P9NmSNzppZqdb1UOY2/r9WZ+cI4Z9Ij1qbS+0tmy9v3mrZiDzD0L10x+keQOPt4gfb7snSQqtDaP
vhlX9GhersE0b5wwM4DiPF6HxFH7alghRglPgfL6QHTjGMTIov7iuehKNeeYZHW+6/fnMdohe45s
JdWsh0yMmHqFmmiv97ggdBwQApfmHN2OMYPmSdFUs+eRdSXz4b9gtJabmXRcZmPCVDouw2qj0X4e
mHNvDqmN6qVoFhOsjUJ8K5/IWFZS/dmRE560nVV8+ga1TML0t5P2HjElVH2Q2pops4DAFaCgtmpl
Kebfqid9I7m6H2qtKtEXpq5WJCp1Gkbi1ubjv+04Jq/fmAmOcUAfYQXBgO+yGJwIIDs5uSqzj4KF
SgYccgx9AWKAPD6PaZwzeyUSj4yBVby8KkE0qPoF3TgKLptn5PngcaaUmGFnSjbUah238ct5Hace
87zoHedm6mlDLv33d9VrSxGX/GQH1B2veKwvkKRl81HloGPI1jsdFqjcSViiAkihSkNxIiK1yNtM
sdFjnHdoOkmpXvGpAqL8Zi9DciLRGPbYS4WoYIw4Xq3qBDY9zNZgihfDCzBuhkHrnGTgtMvijl/N
iwPKeXYbd3GphUOKA42ZeP7bKmGVY3Oee0iYuI0HOoAYJST25xQDMZUHLtYqVLuy8M/Bzkwa0Xv0
5PZmYsNcfNU4/R5+XwtT5BV9yjYXurKxZ/UPDqxq4xeVnYsLT0BF8/MEKCMiskwh3JGu/7lSRp9t
82uRQuQBrq43kkJShOr3edzq8ibGxjUF9D7h36yOSJYtl8DN8soqybAxed+RU6kx0tq746hskcpw
Hk1A+/zLsEqEMYCV+KaR7amyO4gzp4QdOxT8Jy7fu570ZlusqzdZ362hLbekHslGciyVNnUHBTFe
7uDscBwfPtAOE+IcyvYPy9WPCrjWLP1UO7RggLCoar3HufASJYL5cW6L6wwVweXcq/mAa1dqZuK1
tkcOAITZvW9LHc8zB7l9QrOIyY4Yl3RK3aDzApko9hNli/we1bKk3H3cA017gdtj8PJBX6q31oeL
hsxX0knoSd13swYA0bbYNN8XU/w4Q5huUdwtpspbr45YGKnXcR6d9mfugtykUdWNxJdPI2T6a2xO
TI+c/DnlmLA7TfBUVLlAv1hLM1e12jjR3xda8fk15J+300I003wvVO5l5WuLli+g7ydbFjOIwIHq
Kg3l7kXRKs1kVUoPc3UTkjH1HKh+hZqfFvVm/xnWrNp6QHVr5NjL1LeYyxvDPQ3/CHDRObzgms6J
u3cX1vwFNW5v2STTORSSH/EHtGGFASnzPCbtPcuOpTRdNUX0o0jcuVzCsN1ug0WgnNEj89AWGb7q
QLZzBsCaSPE44a/ewmI1F5bOB2sOHPnFTHHhQ7smlXaevEG29GilP2X+elpoO0SzmEnJgiTVjjfN
Ez7B2ayNUQ2Y4sFkNgwYNT0Blt1tPpr+prHmGCn/LhqnUvDVSG+omIBgxC4uY+CiPq/SSEB2Z66y
JHWKwIJNHcDLf9ecVDO8Pv115uYdrf0yNR223Xa2cdyxMU/aKfkssabjrJjMFEaa6flgy37sZ8n1
ggaty0cVeG7bQ8M+Unnqc6ljGHb89idVpqlxjy1OIwlSs5LEwmrCI5Ym/3wpd6WG8xhRFWCqMgqr
cikGwjyRcckR4aEAUqdAaZkpZ7A0x5yCC4nv9Oz2PBj+flESy5fc3dn641y5PllN5baiD0Of41Wt
hqMw1DHGsJZyPa/AiN04tYZ9gtZnHXye2Gjn7CUkOlewzlDeQtCe558YmcuES9vlXfya3g2RbVFA
J7wd3YajwH1DR6krMI5nGJDRylMAiPSsCzWRJKKQiMQG5lWH9nKTtvJjL3vw+9L0wzaRdWcFBDI4
6RkbJMwMILpaUhOf3VZpg9wVEwHtcL6onpGHu48XZ44PuRMFDH3t1jOufZm5wkRMywsL740K837e
1Zps/JBhQhNUaXW5emGiVUjXJYIhPUtfC/rBZ6d7+eXExZjyPFHdax5kYA7e3jzCAKAuH77XXWUj
zD2esuVjxbDQ8fATlAj2gQZxBpYacRMnKJA29kVDjJVXW3o4RmBJyQ/Srl03+rQmzsssKbw63xu1
M/pbMH2n2hfPYAmRfO113QycdOfnaKNT38gOVYLsR7PgqfEIG9vXk10zy1UWIz6csVJgMTRmu1kY
N9idT3zDg3PCuUtdeaMMJ2nQyBhQDx8kUbvldiLyC6Q4CZE/rkJ24kknKCg5MDQDuhnVqrtP3Fyu
9ejMbrD1+ZME29cgjiBwODW/GYzDCbMCxg0QajF457BbzKgKvgnsy/lmVBgzilcRL2G6G8wX4fY6
zgF1W5bPdfepRvdXnjrPpih1041lUs4h64AO3UzchFPsmIRbUTg5yfAHyGxw1Z1zsmvY9G5MPyf3
ZVMmpEzWLnkJoeeEs8ol6871r2yi/Co9+Zg8muXz7JeuvE1+v/0Y9zZ1kQFVBhnryAWBZCq/fCUq
yRFL7ttBTllMI1hHI4WcayR91D3HvtX25GXwXu3MDzlQ2G2i0gl6t5xDSMZkL/70hj+FcPXoRkm9
eaYIxj4ECPJo+CSmeyxHEGT8Ha/OcroK0bf+yMhyIqGaj4/Io7GSf68GwOhwwZVBRc2+YrCTqRGo
+VLxIE4hvXGVkdY22NrqFywABW3207BqRwx+bjhfzeM+Irn+aLBVFiZRMR//40XllAmkg7H/9Ccq
jVAd+5zdTHIrc9nRPnjszUCt3P6omd8IzMAovNE6sWGFagYbdj6pHgfraD7cMaBSEJyI7DZt+lOD
LctF0HKFgbZoVNBeaoLUww4GcVa2CrLlgAx8Wd+IKob3fufW/eJElWkkfP0mqy34NfqXq5/ANrJH
ocZyJqX8Syxetr8LCcfLF/QM51/or1bH28HTaLCnz6GNIdhJ4Klfb4C5v+KYigaG6VXS6W5gWffX
jSuq0ve0zS0qiRcSTwcQKgeKIDPcj80IkNMsoJBIUgmExXHJF0IwGL1Wk4aI26b2ktOkggboWJTi
5bTa32opW3w3fsoihq5vuI/27pKo5nmXyFV/UF7fZJ+5RoxwXdS3h6H7V4bNteDZpQeE9HnYtXml
hhum+cc9qUu5+7VQAR//YoJcBrrJYN5LoKjIbQEF75ZnrGGYILgc5K/kCDgS1fyaXbHSnuvOYjAi
2P12cLP53pVJ8IzWrpVJ0UkSSo79n2BvtbZ1k7ifACq3lU2gbHThOJ6rc3B/B0FOYgAk1QK+a6fv
p6oYE8q2VHF/Mu+K+T6eOCods+nB1hXuHJydPxKgcfxIZ//8ko7RYNsKU6esdRFPmJCTzi4401Zj
XFnIlvSilvytpFZfDHnnqRmX9zWDOfLeXmZNqLNvNwyOetytnfj6QUl+T8RwTgnSlwXv3jFYq37g
zdhvm+aNli/Nbkwb984xqR7Hg5BSUEZJWnYk2aTHicAuN6CL19ejCCNVAFqvwrgI9T31vJzirPU7
E2MaK40AFLxdBrA4XJN4DzsmLOJB+i9mhwPUTRLVAqt18jJQB4awgPT12nR/02xuevlw8SXT2F+1
AIA9oa8/W208Vt7rqCb+T9m4OzHF21CbAHliFK/feQCqSapZR3M2cblHnvHoNzyP0X45DVVcQg6j
oDAkC5Gx+pvpJjluolxfw+jJYFJ0dOplY3gTXxFH6dZu8LLXzLzu4A1iq5FlBAip67DOBPcmib0G
rfXubVQy6sRs0RyvkvNi9g2xadUVBwBlBnQcvhHOpWfYnX8I9aCytOFugynZWXnYlEoaTLpp7fw3
OYuPXQn+2YW9+FRNpvLLvSEq8ytmTuH9Y1ZPbV6YNrS9UeqocJOMBpWDSrMN2qs+7GfA+BG8/nGG
xPn+u7GZGe1OudBYbEHkJ2t7xBOHLVXfwVVd/Jn9kHMO1MaMNCapBqAZZrLZLmkKlhQPmEcsES00
Gy+0s8d5J0LaXmbuWW1ZEHr/krnldDgpHJPXxSwSxNxf6hnf3w/QOSKl/bv5KTo4rF0Rh7U7X4ND
m1XULo8hDaEJOxcRQruIda2IS+EEtlJ5ZmH3FBEfNndZJKQmf70/UFZU+jMHiKA/++OKlGW2Geoz
UWOPY4d+AVCaHk9KbP16JvWaPA0XLC2iWDbkFNXu/gJ51tn3po/SbjK+0SVGv8Z2vVwTgj+CePfe
AmCJnztzsrT4YcM/L3C26/p1oac++QH9Anbhg0L5w3bILiCKSad1t4Go2KWsh4Gs3VZYKmCxu8B9
vR484vkNM0K6mTEAWFq/6b+hiYPFw+957qVm1tb1QswrbzwZ1EEtQA7hsvQegcjTcZhsEEfDzMsb
4Ns55Y8+Na2zevqD/ckw0eeeBYQRIYelCBwqHVjmRYBd7rbY5c+WkPQh1Cys+dczIOlbwnMkq2eB
RCSNj/R9a9wfrjAy9f24zk26eJOojybmidmH148808BfDThZfZj1+TdYpqk0rFmJUpcPgMfPsa3x
OOLJpBeaUkrEcB/M2P0GVjzsdLL57yuw+NMsKrlBQ3TTHnRHBLZ9PJhAtGpaFfGV8LaQO6ETI89C
z9fLMomo1fKkLcii5l72C93t5K6swiuzzpxDOYlb2wakrduNqpgw9AiZyn7QbuH9I9HBAZZhM4uB
1kfbSsuPf1hk1M5kmjid5j3izwqUIz3p0jrRWhDmPeQQYHPNRbeqwCFbtXYfDxrtQOYoZtDYiH40
usPwBJCtMbURCj2dNVj4nUOBQaW6M2fG1Zya7mFcnIqldkHeFulbMhoF9tXbfHIygjdAy2Zpw8zW
a1HS1gRZTMF6astEB7XqMzFCB3+Wo2mtwPniib1Hzx9FijobRm1b/6VlYZzPiebAgF6B4KozN0Ai
kkXaRbEw+7uh7XTy/c49JZd2fwMtERa9vnt1BBmmj034lwMu3JIia8UXEj1me7cxayXoPnq3fNMO
4qga7Ud6+bdWAF3hi/UJTFTGSn8q/J3yaeixPB5JEIHe4Y3nXzncatiJjPLZydpNpvH95ygIpp4R
F3OUDRsNQfzEyNEoCoqCVEI3E8sys55qY0n0RF7LHAL9oP+q+NfhGXzWcyVefaDJ+CqM/da5iy3s
ozVZfRAwkQrBowvyOoDAn9p/vpSN7iAKEfiwAHwwBppuz+klrJaDDxUUoiSN6P/mA8/ua1PLLGd/
Rfv0PMM3x0xaaBbTFNGNd8pgaYPa4/YMz9v1U9wlByYfyRnwmUspzljmIfTtowE3YGIy9brb9wrl
bdwkVrxil7v+PRqyT/K7vStKRESIRrLV+/fo1EVZ8XNCy0N1zLHRvtLTzghsXfb2gzAKKj8NZjp1
qYAy9Xtkqrj2DVvRoZM3ydu9ZymKq7Bvr0jfqiVYuVD1kBQEqRFqcexDCcXzseGJH45u7WucnP9k
YnEKmq3Wl2neK73qurfFHoGPW/4yokC6fHzeJhtH0btPinvL2MWjV28uPWfcg/9nBMmpChQwD4xu
nIw1QGYKVhnQX5zDZKSHOsRSYb6mljySNDn3psddMfWqwHopfoLI8NGlktRCLdf+zzKiEjuoQvmA
9c6Q+/excU+ubuoLnIRzfTMZP/EK0sgHnW6EXsSX3LaWcezDSb/PXb2gKvrG6/fplpCDck4CKgum
cKQIdUY1PW7SqEd74E0uMdy2DPnD5UfP5HJTFqQZJokt9oPO7Gml5wLJFP+RWQpB7nBGwjldxK3t
ALX3K95d+Xa8vJKvoA5JyhxaSnvZTpEEsXN/j+EDgsvTbpWuNC1l5oiMQQdBfNGKAdRUvRTEXb6x
CVdE6UKHcv22kI6ST8rbZPFRwEIa2KFe2XM8zmnw87JvCH80/vy2OXeF/KIHSfYQDUgLED+K4SPV
yhENb2GYyQ+UFVqIfyY4snYkENfeAJJolp2aSqtcUMn2KlAjeBnR7/qNg2E94nIzMJjYJRK2z429
S71Qu4wNEVd7W+0xEYE1Rzs517VPwQOJl9W8GK5upVsgHbtAeu/xQlgWBoVzrrYcfJeqh77Ly3j8
TmCZo1iQdlatt2QKO35TzJdhIAVb2DKMcoDY3VfQ8Q/WKVZUNPsn2G/u+RtHFnJvkBpCmXnXzobF
t3Zf/s67ppkD8gSQ3wtfQomfBGaxIbN4I+jLyLplsQHBOKkBUE5s/i25De9Jl+IhHYQ6EkJhgqWd
TWoDJvEdvCxhMeY9G8fzv9BMXBEZzJWfPKy5u2DxDcKgORVrq/q8nqBU0iC8qIVCUPf7qrW33AQu
q1N7hiTuSJ/jObn9wPN9Q5Yb3/wke/atFZq/5UNqgc3UG7YLMSCAKCPwBEzniwVrAwV9xxRFW/h1
LT8iZhf9hWXlap44RRQpaitpkqQZA2Jm7ggPUMjA78eySOc3f6w5XEWPvWXK3DRwH7jGYrzgiFoz
LzcrbFVN1V8Hf8s+1yl6TYm+BkbebthfnxlNSE5Nwf8KitguPYcgW91VaWlpQuxzRSNckIGaYJ/z
1awLcQUtM1g0g50w4+eg8IzQnzpOhz87qa9AhDWYLxc9Rdg7BxUaDj0RT1j20bz6n2xhB74e0FBm
itOUwX0q/yXOv7jxgR8q6FFV2Ao4kRBVoaA/LoW5QqLlhSMksgQRIUy9jVXqQ80+h5e/TYMKmfGN
jeTkh/eli6bmMcRiWXtq/YJb7CWogorrYEj0cAjYzAtPS2vCjW0oT9mpoZ1RXWOfsN5tU01KDBJd
+t2F0uKP/x+4m9SdY8Go84AC63rEqXKT7JhnYX3gSzSrYLHaaQwXZPHQe8owfjPgDRUtu9RWhSOO
WtP/JTRoKwDtdnTWO5zHZ4g2bXErlXg5qL2zyhOxQ4hdaWpHd963rHc2ElGYT8M9m0qQXXRTjeT4
e0bYclX06lNz+I23QpxoEyNwu4tWNa+t7HIfh2+A7VuXxMxCBV5zt2dQIA+2lTdhmntKgXwdMJ50
eX1qW9zLFKfBIYmO7to/UZI0R5BpTwC98j2gZFjNTxz1Xr+vtCfVRV8SKNwKic0d/IQoYdTpjykq
QW4CYtuzX5Zw16uSAZm7KwLp8PnU0C3umePBA8Lcv8atsOy/YmZ+mi2Q1+gn3LFSBoJ7nWMqr4al
PcMIDdYEsIneGTAqTivMksq/7klvZlQ7uKF/dbeNaDeJsyeCFNYrVArZD9TQfbE61UdjURb3lyll
8KlGHCUIkKENrLx0nsd+ZiKnqBLW1sIMgiX+4IoLUsWkZPx1of40QKHPLmRw8YZo3J8tcy6peczh
m1Na1FHxTk0Bzx8ARYEw5SUg0OgcMg5iVC1U0rx/h0zgceph+lhvIWlc5cvjN1nDvUCac1gPQHBG
FTlNHFHBGsTjgFRh2KSTmxclgtchY8rUxTUFS6Vf8jXoJigQ/VpkJ6Fa9TdK2wBp5/QQSUirq9q5
Dp9Rlz3TJjmuphRI+DYsRPzYQJIJGURLvJlLIebuqupcK0/halsu5quxEK3Vz6hR5Obk4ZhvDkBc
BfsYdq6E7atAeamx4jA5iC+YczkyawhrGX52MmWWLeIfn/VosKRaaN3QlsS0/nHcEYHuKRB1V8GR
uuisu9HJdHngT60ZOWf0F1Kr7PhHxnfrzOl90qrBfQjAVZNb5EJyAMqmPMJVipnlKodxSeQi5ZG8
dvQABWypDvWKv/D/LRTvUx56yBo80l3jJlxoHR7RTB110xqqJTzFASBgu9Ch/niiDft7ySVLEUhS
KyIcSk+sRJZOdaQMYWCSDRGnDJ63RLqi6YHr02AsjKVoSDdNp/0zn6re4lQ6mbSNZmR06/JmlFfb
PRuSxcTWbkzWYM6QcS66eh9Nqt9CjdLd8VoG9GcNjL67Fowd2qQ9l3PfXECRB4/wlSFFqNqT1rPZ
dkfuhUD8yRnzu7FzFooKuHtinV/6WO8LwB/DXP4eabrMvnykPkWmicmSrVNfNh/bROI9LheNAEu4
OQPo7iyVTrNWcT48FDkIGjNEyV2dKG4n4XjmyIoYlBLU5PM/brE+dG9ftcgPjnrDPegwkj7tXyPq
0NgymrxuldboiudOlS76zVnUT8phHi378ZzU5wirNQNijQ7Ms8tjycO8KDVD7VLs5zAJCj6I1RFJ
rNYraCXyMqQO0QdhSM9RjzmTqqjYHoi0Wtyvn++277iuiCqYj5VfGOrknJ6izd5AW/N9Z12vIhdH
GFzZ/Vlg/l3vNIivcyb6zYxY0ROt5dFaV6eLrT+Bnm7qJj6QOwtOstyr3wsqpipVeuiZM71jUw9y
rgaa1C1AroEGD9oySj4SwLHTZE3ig8tpKg8W4k7n+L58UV+5N7jdqKeMMI9Fitmot08etM0fSLNF
+nlXJYPHH4/P/o8199XrjPuHQOhiVJpjVFBp/yL2NhoXRAQwNd/mix+ZaN1c19j1GDXcZTP/lrVP
cHRbdpaQWyvj14dwP1mwU+/h/YGqkbQqyBcMgd7gx3g7qdu/rIngj1r1t29WJROIP6s7lKGbGuzr
Cxh6/1w8r/m1q3pUGjPAr/fZqnGZhVSlXvCj2cRhzTiHS6PxtlhBltPdg/CROtc28rCwDBUkpGXO
4AMhPj5o965eFMNqR152Xy0T5qxYmBxmC/VB+MEdWcmIkWL/EGE7AP3VAv/n/n459LOac42kaqPZ
V21DG3kIQ2EFsfUamS2NnZIXEQPA03QK2h1y5ReMj0Jju9RKgJoMFizgvP1Jk14rbZ339eNv051h
o+qmvi9vL0Op22ZxL35n0ArxEu+w7Jy1/bRr2197+9Mv5XVVmlOA93IIx0NlD8z8SgV9rOXvnUq2
nE9ZbY6Qqf9cS3/zUBBCe3cdzslrGQNxPZPDv+6KhYroJVlSJeJ1Dlx48pIChnv3S2J3YxVIFBay
N2giqjcFt62TwSqLeT5sRKdwcM1eXTRQcGb262Xc7ExMn3Q23yBeeFYmIY3a4PKg9B8cquuXh5CW
jotKq6LFoT6IglyixobZvWHNx9rfd6nQG+1bBJZlB1YKMTURiy7Vb/T8Rq2OF+b2keqxn+WxDFiW
3TXQWfOcSDoQnMUNYOqvZvZbwT3KWmyWyGmn8W+qz7FuTdQJ7/1zwSVDDvjWka5ox1Ij4dkHxl2i
eFbpGTzGpEysctNPBDuQeY1XVGMva6bqlEljDvc/QtOQa85D44mJq9M9m40hRtHPt7agG5n8hL4g
2Wl2G+//O6MXuQ/SxHcrvqO2NbUbZNcIEGeYdkbVhuDtTlQ+5fxziT4HLRZf9bImIOCExKOMrMOl
qmqDBW6VJzLpSn+gCvpThcSIfpcZeBceyhkhtIHZS6xuOSCL1g7s7p3M5fgvKR4h4ofbC7tP/Dr2
wpADrHGqrHpMaLle6VcSdo1HcmJkEDUvoxPKOZK1jIhegMC5w87wmDxsOZRXdPgIxvPXDlBDznBB
VTh/frkCW/7Htex8Z/OrrL1J/WasEcVwsnvW4WQ7wlPCDVxWfL8YBqyUtpCECvRZu9ye4hOnItzR
qHRpyzVAgnO21ei9fUjCstGf3Mp98yDqsWeqsHu7Pgqfkpa2RdGVaWWBdhblGuxU4O5/kaLAIBJ/
QKhLtd5EeD6Fbjfwen4VKsG8qKB6Zk2gLVfLCS1YKj/RAghGPQtaF5z4Z8UfAnJ8St1UMpeSR78H
WYPDlmmUboPJo9yPB92N1KSFi9NZwCKip59LGX4GIZ0mZG+M2sFCcPVUWqREJ6fttToPnXMfX2/x
Wv1+aTOuA9gjMFiL7A/YPuyJzp/NmHVwOq9aW3u58vojOLzQMTPqaWqOVLWlOGfnhUU7aAFs6Qwa
ie9rHHGFfKXRJtuxUBMCFBvYvkutcoj1Nm+iBo1OPm1eY6axEHBolf/z9Gmx0bj27fDvyYJEAMn2
Rt6K42t4bZFNX4y8lgqr4ZZlmR7yyoIbWqcbS7R9Zdto52IvjSPIMs+T7MyHCxSV2k4Kr/fEEepQ
9UZCKvnCp+DsRO5WcyX+b4LpJtDsTPfjwj5Dgga8GtggEBe/bRGOqt3+jmrNhkDAp0ZyU1mLekii
UZKpztndd3UU4MoB6vw98jUl0lrW+kNeX7Xub2/kxOMXnTAMmLCrpkpBCjUj25u94t+G6+I2SbzO
C3OSlI5q9LVPXcACy6KaJRoTMSjPGgsPtsOoMe/k2pKBW16uAKw+6fTRfei5En1uBHicRLbv2Mkc
kg7k009Th2YGwD5PsI5XQDvEGoQIUaH1kIx+95oiauWNZk/Lr1/wS8W9DSHWGerFGTLdygpct/C+
E1jlYD3WFfSoKv+piq+xZR9QTQAla7CafPn0/bFLfEiA2zVmGBiJUGta23S830DnwLan02+0moVs
lr/BEbjthIw3Z3Fmzrj/mayzVUnJiy7qzbGKVmV74peH7xt2sIUcOVhT11RcH1EDrYpgkOgmTMQi
BjrYBB0E42QL8cTr4V/YKxNh/KXHDd0vUdSVPhPK0h0ifsy9LGgwtS7a/8HiqAd0ForD+CKiBI9r
IL2aLQ3wkGKoCvCZuWNdvA7iEXkvB4fHv0b4IzW0nRL6QMd9YhrkFjRRaqoM0eiCwlPgagpjNe9h
PYdqVODS0elS67hK98F0zoBmbZamBrrPpd8nSWVUD5j23RGhYUPOoyNso+sogGtPRyMc4ILSiR5W
nqZ4O5G39iELJZPUFAcGtQo++YlrZa/3pJXUz5imQMyBlPaV8SPgtraF32C6zZI0QP1PMDXaag6Q
L8oAJfxrfurXnNj3R3xYpxq97HkG/JWRBndM0jbNPvQF6QWy4ifb28GAVncUAUlZQyeYg3YOhT7l
eqVw7YNusCGkFzgg0aB2ALVAh0CwFetq1TTYRRUfCJf3IXBFIumu8a8ah9R0kE88SQH4CfJIK17z
Hv0dPRVzyF1zDaeFfRiScQgAwOn/HOX5Dhc/w0oh5lBnC4gbNMC1PTEIN5H2YXiiT149b+fSxaOW
SAAT9DvS1K7Ca3RY9tEgWsj5E3TBfrIxepER/REizFc50xMMNZ0FQgDZZBSYAPd4mJ1t/hEx9Pwz
qWURmq0s3set5bpRmvHzz8zPhD+ajBlqb+OXwyBjSIPO149F83h/7s5qOxj9JfP0XYdeWC/OBLhF
OFYBzYeJEcCZBeUbI741DJLiZpoA07c7XNbMWH0jdzrkDO9jRpdPlNms97dRRqEz1sV6y7XYtiuP
YIBjNu7HI3iIPcZ34GRqobNjm4kPuVh/U0W/+E7im6gFGVXsdRX+eao781YXRKZe8iU+batB8Vsh
gKCGSo0j8ZU99jnFeI0XnYLTEf/6S/BQBn3tq8eu9JCBayFS+a9WBccYp6XZ30jquVakn8J32zwT
W+KlEKRSkFDCqZE2YWIEovke2s5g3gyA3/+5drxT+czwz3bdhyzR+jD/fi1QJLFtV8Jlw+rtu4vz
eNsAKA4chd3ZjiEGRew5amLlVsS1dQ1PYQTs7E+h75+kOMY8J7ZtGcMWX2F6EtnqNJDmyAdUHV3f
a7iyLcHB6MO+AO5+zs3iIKpY5IGWtyYBTqZXGGJiXcwwHGR4I1ShucXfjutDi91Os2l/d1bDvY+B
aMCTf3G6CPpOR3oeCqdf9NjJ7RTmckMbHSqqKPC4VD2oYWak2r+CGNge1yJ9pRGDQiGM/BSxjodx
A2Y+YnwyYagyVDMB0bG/TtU9TzHP3D5gAuYK5Ii+QL7M89ZoohEuIVH88H4Dnaq9SB6rnUtBSCs2
vnGAm6am3DQRjCvygZ0NwHMnnwDhJfLLYjh3xlMWUay8vdCMMEswajHyMKuhZJ/j9KIY0qcnt4+H
QKRsA+r4+ikR5yGshs9WvbdBF7zaJxznIndzRfgjrWv5hvGoDBJilnbm72ngsg5d631GQnDE77v/
18oW7Yfmu99PQ956cbK9J+6lvIVXZ2ONyM7bCbWFAk6HsJcv+qSY7ekjkhacHmXtptQEZJhGIEHY
4NjJv+FTJJ8uIdORuWHkTcrXwHoBbYFOv3bIy2xHmF2RC+2FhnPh7QdpE7ssuy0TPCXA+urBfmMe
akJwOEWsVrinrQAV3hu/lp4OT3cbGlzAtWOSR4Gf9SMtwVufV/6u2UMOma9KkBOQ47QIdXeyqlGV
orzQyoi7eyN7x1pJEtNiZudi/TjYKTfzEQIZB87Z0ktzTrPsJ0kfAByVFr+Gyx9r6riFO3HDzLD7
O5aTPKnQZVNqlkG8FGlpMipR8YykSGuW5viEfmsU5uJRDp7zLrXgKYLpTEvD2gN1Ymc7hRv5o8Tq
M11DIDdYUKN11VJeQKqgJjTAUG520EBy5UQM8aqXKhbYLsaXzJFpdB7N4rwivPzDE0irTu7EHhtd
CGhD2VEDRmttSd6ZY51jrLI9o0ZjHMq+S7AruXxpyGtlAFIJylWZ10ZGGYocQ6fZoxHqFOmG5HW8
+WR5KZqTPADh333Wx7eusrpFZ8QE7Qaj7xYUAp8TTqhrXuO+RzguHyKTZCbEb6iuuH9pmPyAcIMw
27PSgTxQmrGY5WH5kK6LhpNX5Omzha+u6U4iUgVyiZGCcfN4L/DNEia1uKFo3Cb3jSmn1IWt9ppy
xm4iPWv+ugQxxPA4e2Y1rmO6lI1la6uU+EGqpjRB6/fRKIP9UlAEZ2ly1MN4dS/5jIWf++feFKDh
S9b9wgmH3jlPQwZyJmmoImi4OY9Eu2jDrWbDNGoiA8b70V1E5p5m8eynEbcSdUFIl0BzklkHCq3m
fJUD0y8kIdkeEQ5elsjRNP452XJo4U6e4p4RuPIBwUsXFiO/dHU0psLuKRReDVErjGAs39cparWG
+ufO39ugF94mVg9FVUojHbbL6tdtiUTCduGyGBNhltlYPNA9aDJumsX/qLR1dxxuHyTEVgxsnTam
DHJP/iD9RpMjywSy/iT34m9Oi8p4DEXTjcoxm/yhKhwzv5k7/Wrv7XSMiLukm329SdKLHhwOOzNM
Hpbs0h+Xf3JdRkZAQ7rbOdMzREEWecs+fVGBg3h64G09VSbxYImxf+KfVQPl9kQvE47klq+OmUlf
81VXVg6O6xfGW7/8MJWfOKP4oBR/llwMgJ622Xxro3yBkqsCgaCKTttS5q76GErhdHC3nFI0os53
VHW1tguGVUqC/5C+DNeCRzWW4TbKYWePBuIWk9PY0LPKeR7hDO83tRJ7aTD1XarBketDPtfcg+BE
IPQda4JUxKVjiF5pVi3Rc+lKBR9NyqsKGrbJgRtRx8qgw1mJtW8oyzQ9lvZ5YxGcyWDYGll1Aw1x
ovxxHEYoLjYQogtUhTVJlUW1qDx/ye2uz52gYWuj9abtJydff0XTmO9ytLoyx/H0kVD/WjTvVA6Z
WDxOuTlE3lilfH/ENL+lwoBWTDyRWg4FRcNej4QO3Zlz4dw1B1DTQ/MoVRV4NvF1+jfZMEm0Jceb
/zaO3cndgt+yrdFoxwjm/+0A3p3D7LPKgAqbNt1BVvSsWLHKQF+J1gpZssbAFjNkWogkbsfbPeA/
2grgNCKHM17+SCtfTzzx11Lr/lzUQ/f4hAH/kwrqU7I9EO+YFxj8sjY5hs3TCXhQeDq4gs7L4nLv
hrnWGTWuJWde+vcoKowwUlJ+CKudHt8oTqhC5neFbJ9u1tDKc4S6tsHjSeUbONiFbFb7d2qNT7eB
YxBv9y4DGHLoek+mlriMTUu5QBvWlsiBkAwC2H4pu9fudBIRXMl0WOqxEQCzDkPJoV0LUMEBfuMU
UND1VFsdkzz/cuFs0bpk5ihZj4kfCNtW6JDEPNXt+phrwUgcgKhWv5jxOMsiOzHdtYn0X9BqiQ1q
kXe99DidE2SpJyiJ01eZWTCn+bNXvOTj6fl2dfFy2ct22BYOPMj0HSrNOMwO9FoM7Sr8rD8aXm8f
GRSx0M53pcs/W9DnfwY0nEGPDlqNSGv4aJbK1sSxn1HkAnvG0RXhC0XQgLqy5XUU1GTWf+5VIouY
kiSKFhsj+lDhKnmjJDHwLBjCkHwRKcKGO53sDjOnTkLpa5jx2+990xHMqd15dA3Kpi4VdgCNOmXA
GQMtws883Jc4mWc+xaGiJUL3JyszRDjWMmnNM65Z99HduTWRQPKySX7OdRetsm+MRY8TmV8LFWeS
45Gg4feGEpKhd0bPihtzpaDDRByBfXei2kQSpl8/NkDOgmr7sbaN3Us1IpNbIosMLtWX8g421bpN
VXG+06e7T74bAp8vieAr5wtFncA/rtVNmXOr9sK0JEJQfqSrR/WXYXJ+rf1+3LgjrbOcVz2ePns0
5nXLrF361evt5JiyR7kJ6tRn1YgBQGP6Qlcdu5zIsCDBk2pOPWx/GD2/H4jKqWavYJrmVgFPASG3
Dj43XNSU7SAyjoknW6+Y2KffEC3OXtDq7xKvYqQi5Uop/VyBv/K2MutnU3nPTaB6YkzFPSpt0zsy
HxeucGTfScJATwxlZcJ09UVW8zSCVqN4ulkToM7qNkSa/rT75at/cti1BiSsjHbQNg3CM/ohV2wZ
WVKhVphNQeKRlXswSjdqTq4wIQVX+O5cbiA5JfgIQeQ3yuamX6pcpW3EgzUTe/vChrnzHYPDvISj
GMmrZ1I8z5BfEzzIV2WgF9lO9tRzIdY4HemVFUWN795zwhBrm21eVvhAEaFFZcwzfMeMbtnvhQWy
rh5n1eZ60Pk1137RzOwBAN3HXUdgyBkgz56rFfj464N8OOTjJ5lQsN7lrkigaJK6TQAhkk042txy
ZpYsH4TQchhbgjHhiCVgtgCL5o+DHCadgU9iyJ0UrIeAsC00CkhEdet6GQscaRsN4zl1wq+xrng8
puA+J5TQCbV4yLuqgQTt1JOT6HSDBRg4d5hnPcms2yLq3dTBvKAiMmvC+p9Z5di3JZPhw4m9BWIC
WjtyUBs73pp+opnlSer9Uhx2d4mwRNhW4ciVnqzrkzu0ak8L+4NETWnJa9184Qb9XAXSHTXiAdCH
pYDtXpLB01/SqCDEwroHuxD5SjQpHI372vv53m279/eSYeOIqIij57as3ok4jBw7mCrAKgNK/N3j
MWdIt1EBYpSKN4VemlGoFVB2ZJJt4LJNzvAbg5XJwhsKB8eqxRk/1q4JYFJe+ez/wVeFnSvs9vif
RhED2J62HG/9JF/8Ic4Fxn3A8KNImOmuUUywcyE6Jn9vVk5/t5ru9XoXvQRkvTjrXGsV2TbvWmGd
EVz8XmCCH0bgZhCgUadK+esxcYSbo6++xRSkaJVVSYRZX394a5iIGQXB0nONGABEVVc/G8+8q5rT
UiRpgdIbeI92ZAo7+eNRrGsx4bW3R8bO93ZHwt5BoAykxTPUesZKTSyeeiBnyxcQtNwZfxCi/NOg
yiiHWNiK5gCDT8w32ZsOOa03r20d+zYrmZzA+UbqqcslEDgvXT169brZZRfHE1VmVwc0mqK2Q9HG
GAj1WcYx5ZwZdw8KAW0j3LvPpnIxRJM6IlRWNlgIsWG8VNYCZJTlSRJJSxV9KWYx5T8M7jbIVmwX
0pqtSDIp6DuMek1tpRZpsMOfpkyeVntqpDGSoxTp0sff+n9GFBqObevYMEzbp89ZktP1KAUskjWu
9HHwK7r+5freDjVRqx/ujqyhTa0pSJIcxYvVcwWlgcCpCICYULx/ZLrb0FNmFJ2Tujw/9tgvunze
/+u6WH+2RcOhcTrI4cHk5dv3yi8Kgy11s3BBn2TLVxyhxXd2VGq1m21XMXeZaS4CeSbI5Z569rHc
7jFOkJT9vN20kMzqYR8Pdp3XesEuznhvG3TazLshARVByvzv35Tm70jQFqx3MvlWLgJXx6l+7cTk
vBRt1Es2+LzPcn5wxvy3MaaKpfoZYvGkARs18DPPe7Ra7v+EMHdhdLKoSBTL77Tc300lB9VLcBO9
ioA7YP68zvsivzBWaLnBfGyltaXt/K0vQ5CCkgy3kgzRNIqCOmraO2RYqvQ2cgaqJxLEdRVQsf7j
nXn7XAuKRZMDc66TuZBxg3RfeyS8zyqSpV/BEb+khGV0CFf8lNwgDX/z+ifnXaQlThQxlM91KxYq
dJYd/NHLcf65FhBkv94LczIqVRKJE485COiugiHZnVumOnVEVkiU43WCm91bvQGe+mVmhzMhaTO0
HmOe9iwrOpnlOWtrCAJWSZ/m227WXRmfZYIiwfMIb3IsCm86hLVCb56FWdvGbRIQaeKlZzl1ES1T
8k8V/Dp6Bla/bLGsrxJq21vJ2LINd9ZEtM09keAcQ1FmQE7aFLPfka7aW+O0ft6yF87izGWEZjYr
DcKScphh0CiEvX24nDQnRZ1T8SOHP8MnvJ7d0y+sJcocBSokWggHc1xkMLkyWRB7KlD6QafaZtoD
VOGcmbfZ1mPexONjPeiB8bvts893U5mFbO647kg75QGBEUeGnvITgnwVuHZSqqQ3VZppfBYNxeLl
nDO9PRPRpXSNzgPFbvNO8QDuUWAdWa+k0aAwlDR/O6nYOXHHSxF9NO6ZcYwGWeJkmO/lwYmtC1OD
5/uDMI5d2ANqDaylHboaa9iDCuvt561DBlMWFL6wA0nreIQbdGLGJaebgucdIvepV0K18OdjRRxk
IzSYbKyD71EkgR6ahVVgxzqbN+Q1jIdkTYpBS1vVmaIEAR6pxYKxnrVTPQiBtl0oKl224/WZ1dKF
gyj9i3gVfBaXKt79E97e4MyRvLsaDQrhEDITEq13Gqzm04hwsedY+vCBJxl6rvg5Li3MS/T0lkJ7
FBIliBfNtkjFiJM6uAMX+drMJMQwCxltWoexwoqqntQApJHNzDT1dPcjGk7K0meIh43Omx/F7He8
/zKJsiorAA5B0OPB0NKfmOaEMMbHJ3Uenh5YWpCWdpRwSc0lJlZrypprAoKECyw3uNQ96bOyqhUP
HhD//WZacuAeKZP8C08RJnlPGDP7eHJBqVAWSKYT0+SZrP+v0vLPQ9qlOkkEDEo9zLHhXyTGcFah
0MKPiyj7B5LYBMX0HxPcm80835oMtN/C/RH1MZIenH1+0KqZ9Qr6I4bdzfpxtaKIPC46R1supBFR
PV5cru+2Y0xTOmC8MrlBOxt4rgxy8NqTKIzPh4ogdIEtIfsGxmVXOmps2emxYApRRhFSjdogpLXF
wcQAv+VzqXuUHslpm9AQQ/0subyigz3A0OMahjjxgYL9RvB4Fmxfu7vGg5ABYEHA8qKNvC9EpBWd
SqsBL/qNTgGPjFsd4RXGRifoEe2tg4QM6pq8CX4U6kI9HMyoapIbGKmpzRsjGcNmcDPpOJekuYy7
2fF+1GdETF2zPITuB/jgmhXrNLcTZGUmTAi8Aa42qZJgvm1Sy7eJUjG+yy4anxgla5i/xroNKkTu
EHK2Wse3mxzWOSYoiNm9y76aIRv2CWDpUQk6JyVsOH3M6gddK5oabXnvq5JbkFb9q/WhnOST1Uad
FfNLXuX6S141IaEWn0oPbRNK+VNPwJz/ZjYGW8+Ge0nra4BM0yUNRxdfsh4DdSOlOJnE/7iVv4KD
6NZnQF/NuIYErZoPNCCymaYCENwYGMJxBHD0c5XgAxmz1voqCGd9Os3D8kL/8h4hrWf4JMAxhQT+
r/2Sz/iJ4rp48yHrTEOD4+RF1E7XpIMPSqj/xmRgTUKd9+VGKKJcG2R07n/MpUMC2eCRuzVJSBci
Rn8zt+N09U9l6IldUIGIezZQD0mnrpwEGPtb+wyBZK4N1v3062QoZEEaDscPsiTslmgpus0jITDh
3ocCjYbtQ4O3iz5a6+vP6Di4QROZXQAPfWQGRen4Nb5IFGesiDcZtFMWvFZ31cIS5BYIC1UTlzCR
nVflbyNxYxwdQkRr5tHfkBMvyKUT5IP921B6xRbMJKtr/tl2dcnFqrWYB5YtzqUIxPGBbeYwjENA
nxQHi27vuHFu4ocE0tqo/lye9iwxbtPtWpAWCyWkB1WrM2K9lza0DItGgPvSLgSNSxWIKKsoGsLB
PEnpKpBXp2VRVkUbNn/FrNnx/9BrdxnyYSIK5eC0RPSMnlsQwqJj6KeZIxno6Md5H/sQ6dK6bmAV
dgdROmgn4OhhKblhtD+Ilrtqycd2b57TRE+WjR5JAu2hTWnD2vBb7qpn6AnYuO5xfV2wfVimIf1B
V+Ou995uyCdNpfm3+DEnr20uvLQ68rBFd49oGQNfMo4RHg8k/P79BcxDPR9oMm0F42rpTBoWGA+x
flFetDT5w3MHwSZXKBTkWQig7Cl95FYGiUrUmXKqd8ulBur+QBHPi7IVZMwVXo/zsse+qE4Om0My
GhQe9Fq4WpYSUcS2hUCnwdpPXz9zoJ+X/eb2AoR2uUTWif0kAxOoRW+HuG706AaKBozs6Cws8wU0
7D1ajr1evmItHg8yPPrxYjix14a0+Y4lVpKaHmHPBND0F6ywSqBxUrgmbnlTeLSTPr+ygjWL0QI8
s+l7bJJBtXorWoUaOsRFyf/X7IaEgWYnUZEQGxH0vKTW2YrwtbPGLF1bIgqiOGhWJhsu3Myy80K0
ypJuRzyp9Tcligl9yLMC7bysJHHqjLFdx8JAsBwfoCOArSPm2eSJwtDtYmai0Y4qBDr/6ZjA8euQ
Mw0ooSBrLRIhg/zaAe3hx1VJaBXPTX4fB6zuAxKsnE/+6QSDxkATN9arggZoSDF4lbAK6nS+90fg
djMAS2me48gWJs3l+vI8939QvlTB2hV9i0Qzivy1xt8WQKA4sX+rXok7uIdAqDMvXMlywL383tQj
5dpKwvN+omuNdYr1QGxVfoI03QAkwC098yHvx7I8/iUes2DZG0lX0GGkCWAX4bRwSeTlxX44hF49
EEFMKuGnDeNle2c1PqoEytrZwWsUotbxg3fVy8RJtYSawuzmwKXqcVaUOJCBS00EmquXizoMvESR
fc4eulXi896ctlDb6SVMESrek7OkAmUZBYE/FQwG90TJQWVdVhETxW9OG6Rp3HjAmrkrpD1ZbjlW
C4G1e01HHa5BIQcxxCmk9UmjpTWcE2DF+5mEnkx3fm3fItXikq8YNmxsfrLAtlGePqURWpVmnDMD
GgYE2SQr199KBpQgdhrD4jD20FkcQPUlg8beqyvobqRZ6BMfvV4vCF0VadFTckDFiCMT85iqx+Rc
sNx5Xu1rHZEslwtLY+dTZ1GnQGD59AhKoc9daUAwt28dnkCDiylZNyI5UaH8Yw30CbOjqyPukj4i
Bq4kPuM13EZUcW9+nsXViISWDvdSvP0VWwiWQRkA/WWe617YzmYOokqwvUc5UVzS5izjow6CZ3+Z
3Y7t0CUm3Y5z14I5KSyLf7+k/OzRv2UpfC4Oh9rMi/g0s7sW2niMud3fwSs0cOfsmvaZWkVHy/Gs
LLLtA2vEZohp87n16i6X1mlRf8vkuZZ5/Fd8V9PG2qBO/sG5JW0R4vBCZ2XM0q1ZXIrrhcpITCNJ
ASeutWx8esBnJ8VGTFXhWjLdMNX9r/vn0nW39HJBwV32+MzL/kbcVbMDVvY9SXjcAnmj/errb75/
88SeC8AJg84XHvtawLrezzPmc6/vm8CU/94+n2aMsvNojnE4uCIoo8cSCXAyUFUl+fMP06YEH24X
xB1mY9yWJQN/Z4OWOv/s6hNrjA1vu5O4cEnJ7h7j0+zOjb6I55M+8i+FAOwAj52JsYHuunG2sp1z
JW+7bbOpHlJu+Lx0t+po1NB+BhnhLs7mFYsDeOHek3Kr6qqg86BqUc0Vw/1+D2v/+qufgypkf2ws
pV9J4IVecUPWvS30UccdCr0nFWBTRX1JBBeP3L4l0Wy3lZ9VEHCPHPbWVTzHximkpNOq8StHftsU
ApgOiE7sYteUJsQtPyEl2m1jPCWAhh0lmQ5Xgm1etsKGZ1JVUXy7FQVVB/zaxZe5+obszgcSu2h0
1w02Fdci+zNZIiyNZwobFQnmQoyrizAf8vB+3Ozx9sv1bLoDU8HLZe7yC7XbJ408KeP/INEvyHhP
ynGFv9qU03beRxcyKGYOLCrYBH6D3QBDWOVfNEY/IPhrWIahFJuFxSqRhAWGWrnn3HPO3Vq5DNPj
f/XGVYCLY1e+XhhLUNv7W8wjr0e9I2q02qDmwbmUA0T/e1roNrAllSMWWofX9W0fg5L9PYTEqU4+
ppQj3yTMgBISh83KO23I49QYOmM580f0OGFvaCjYkJo5LFDig6pwwkM98DKpXOWCYI/egQRi28bP
TIVPkt5PvquVP5qutmy4lfKqOd6d8Zrkm1HFMkmGcPbKiI9m8eGq+ERjmtfeCfBP0Kr33V6XZyxH
clYl9ndOcD1dnPoLDJSuYYEQa5cPQfyiIJ5YxvPSQSBxH1P3iE2kpad4EhTOT6WQ+sveHip+nP5o
5KEn6FRvW1ze0RdjJyRfFY97astsmrYtm2ZMtX4VV0CtULpUboYT51dmnMiTDTy3KSP1DJvOt/rk
XPZCjlWCG6a5QNmiY4in1LmNpNSbnOSJ8TzR1FH3EVJa+P3sNGe8Ia2TqludpZ51mj7FaRCeNdsk
W0dFs/TTs8EZ2B++FGzZqyAim3MjOtTzClMsPboKMxaAuyLLBO3CYzdL7Io2O4POgtEkMjjphCSg
A5JITRFmKiRL+rKUuxWy0mosR7p/KxvPvC7U0ZR74bQfjPw2Ts2T+wRry3EnhHkFKiNDnQftPisM
N3LjWwo9tFl63j0SgyyHFXgGSZuKZEdspF3SZ7DtHmuglCumEKCUvc0hgfdsJGvHmyUQpBGsp82k
NS1JjrJDaSqmBWlcWdJL4UpjtUK+zXx6Ry5UQ5juGLh5l4QKiFZBRfExesgjBbvMvF02UxCy60nB
IqGgQvCP/IICLUgFwID+afrdaZWskacV7tiMGwgWGfCNniic986UZ/5gs8tLNo4SZc4X0Yur8+3Q
D7q5cGZJdk4K/YDZJ2+AjmqLl8OzIGmUH4gI0JQlxV6D/6ZD/NGmWpZfIRL2vKimMHahKHpwyFT4
ymwSw1dMk2uIVyOowWUQ//67twCnE554ZFDc1PP/Stj52TSjlFge+Opm2q/hPIzpRR5HgEf8c2lm
qSRqMhwvq/otL9KEy1bJJeA1SRBxxaD4EzbBRgNGVgdm+ZDDx8vFyAusZBtnZ1NqUt7oe9mkVEuN
dEdrqzk3L3XuHnSISwOlxelz6x+xp/AFypW82l9Ecfxg8iZj6WicffQ3ENCwJMsme2nW3Y0vnkjB
XoV9zbJxvC95fKve9N/YTAO9TdvIdcLXnz2RgGo9N6wcMQJFsY7c2p8YLu6GJONhSqPHuV+JUtX0
c9NPfyx3Lmgj9WXxWifxhwA8TK9cS7v7/QJ3g2/vQ3EYBdTOBXR/nYyn8I09dh4MKBmWl2FccDkj
Sca2VVvXWpbS7iXVAj2+kLM6z9kgAnMNazAu+lJl9hT/Bs3kubBQpS7T8k1NGu7yYORBz5/KiGhy
F4igNRv1bSvtCn6Z8gC31dQRJwr5wUpW3fp1AZmvowbjfVrbK2uQK3LzCU0VWzZERl1OcbT2l4y6
Pv6Sq/Wr5CGR5FCQp3bZZKUxvyL18PUL3hyWAdjv301lFJEzD1tzGTyLLZ0+LK1qOO2srXxgQVrb
Cwv6XeL1iZ7C4uO23WTEknyEinm5KrOnssg9pMYfwhG9uye8AFgHKAS2Cuqm9ixxA0xlOUoCwbRE
zECNezUFvGMoH8LHO42vqII/c7/Pt7i8RvisqpGM8XmHoJlaHyGceWmuZgix9ZAOp/1FplrkIv1y
bXaw8unlYQSN4pxZ+RsqEOFo5oavCHz4k8BIo2F09CMU7gEeLXLNwKq350Z97/51Mfz6JXKuYHOW
iGgpW5OLKPSeOzaR7s5rA53QjQKNn+F6dU8Pv6u7HzAUBC9wBjqORPuNIOFiFLrqWrO5+MGbVqkx
5+b4hICR2zDNYUPSVPt977hxLOREelsr5ANmLjzzvnP9H9JesA8yhmKyoN8mlSA4OOH3cH2aHs6q
Fp/JdhIjNlMiVGdzZ4+9N0VCFQ38MrEdp+bJ2d02BoCoy5SYFQDSJludBXgUN5u7tEmoeQP49tU1
HaLNDmu6qE7trieTd0pO3t15wW5aGigOX8YjAjRjpqt3bPg9COVF+wVAtbG3Z6i2Ob4wpN8EmXfV
JpD9YM9GYevsSF6h0q7FhRcFLBeKdQFuH8TInOd6i9mzoxODnVlABxyp6Wl8FdJ7Nox4r/FRUEDH
CsISMoi7NeNEo5VEEXB+hOWAjX9Uo5vF8zEtyE7KlhAofUI3TifxKJFgZ5ehK501jycCZynF3Rfq
xSiO+4Ms419zcjJtUOkqkDVX2cPgRtB7ne3NfQjxEdilxBN3ZUn5u2oNWdkyVNAXp4HcIlBizLWd
NnTWpYjni0Vjw+nRFwFi5NnSry5ALdBhdg/ezpthbhvP1dqsWkhTX7kkn7cZMUOvi/Z75KW+tFnJ
8l3LZtbMqVpCpkW5s/SD8f9+TD77NPVkzE8ZqJ0/aq26jJM0e7yNC8jv7DCd+8+3w6VLvJzmamZA
Lufm9TW9StfvO/Vo+ZxupzzHbopUM1Oxf1vjhudTO361sfT+WOuqISb5WHkmJ3ExLZDWT1n+02qB
MSQg9KprmIge1yMsLIx2OSyX+g4Byj+chR8MGxjWVo6CCamm0w5yoGpN3miP0pcUbFVaC7Wx1F8d
WbkXfpOWkvb2fg2uP+7RgJ9TmekChRdl+jk3h2WsNuGLbblO6uAsTe8vxmstQjLyOPl+dZ70xBM9
pwCdEPuN7ixZLh6RnUxPdrR9AUFOGICV68t93w+K3HjsNTG/y8rpIyRULRsc73Zzaky7JLu++8Lq
WthO9IgbmfFiUtGUgEl2mIEXVnKSmCaHHtfUm/s5zcREtPsuIQ54lVSnhHM++t0kLmra0KUPDTit
Nvb/FIYLBmcbeh7W7PKPW5gGM+w98L3bcn7ljgEjM7mr7susObTa5B7Y+hJ8bcZreMCulPeVclJA
JqnnsAytYKjou86bT7g/K10IucrxjEb76aLEHReXG0BgEO880ZVJiIpD1hra4gkHfc28jNdGwmLq
Hehx8u/ujDpyzZZuHVP8/lQlCAzBDupNEzttmvigT74kzA9LwDNwAxC4q1j5lgBGX2ipWu56Uzij
6mUkJdQNXQo9xvTH+w0cJG8cB42nZ4ZK/+WSFh5MNpKhelTeUT9vMbBUBFjBZqqSEUi8gJwGYKM5
mJ3l8Ht0mrle1QFFTiDM7CATmrTKd8IXqTfMlZ5axgTZx95/KS1XA1tBmUgnnk6WiFkHF1Fxp9Sz
JmFZREquBSqxnP3+vszJeV4mxg/Dc2ARK6pYK0Q5FR/UOBSmRFvY2HnRFMd/1wfUJ+Jjjz7BPhSX
BYOhoqPcuwbUL28ETrjAiEGNRvfGzq904kuLfs+GpTZduT0a+aoaTayNBtCwZ5Kx7Lp/VTNsu0L2
g6Ju8m1ymRlnYFIPwI5K0gU/Xz5KRYaZ7l6u3n5IRQAaGnDj2lXUrOKsg0CkCRP8cb7f+SQZ7o90
6OucCesxrY3iQyUBD9XGsdtz2mD1s4Jz/gHX6gm5e73rZjIgCRNNGt2HfmNn5P8BESiiusgNEuoK
AFMdzw5HnNY5PvOOJGQbHFaul8+L42dneqYismcMpDt9RmVyH3i/FQ9naYEZXjmgX6P/SVJLECe2
SNVXAHEx+yEeR7Vd9lIaduqgv2/wEw/RxAU9Y9upV/L7GzWVdKS+vWU3Y01Zx8T16oN2Ik6Wxvx8
m22Gv3EozuTV9tbYMsjhc18PwKMwgwUQReUYrx1017PjuYKkXsFrcEUNjSNFDseZBaZnc8YJ4HfM
pzvM8pcNa/0Brbb3MfyeoElI1ET+x+K//mF+mNIAjSRVax1BS0kSmxqN5F6mCPUMSSx51BxPwu4g
QcFxrNd6GR6Tx9doqR0L9FwPbpVcd27TP1zDv3iCl9D3zTfmlyrBCvSHCttKkGWQ5/B3XlnoH48f
fFSd1Qrf8wdVcVS/aePaDJbmQAU/wfUERKy2xQ0c/juq5WVy9HfWPBHPFz3IxqDpr+loZS94iMBY
9bNo/Qav9UYmQZwbF7oneesnp8LHBhoLGT321lMQFxjgKuBOJ1k4e5mtUeZBhXGZqIrjJkJeZ8yN
k4+QmmoET243FnClXt9On2G8q4JumXwicenx3l8Dk7GX1TY9DEEJ4myOrQHgxXGE+mkVovhVP+lh
VIQKY/6Rvlk6yK8UFWSDYl+0e+woamrVrJd9F8x+bXDa1oPNBh843L6u80KvyMuq25XEoULjj22o
3toEfacjWm/e6P7UpAIFu7ifUCfbufrq1pn+h3Qjb/P74DIr+3WiVkzHnkiLeeO2lQu2TRjFz50+
+m3SbWNab5jiQwCvse/Ut+wRV8y0gR9RJgU59J22DtAZpwBD01LuDeufy4TszZOLrZNLaZY84t1E
nI1J3iY0NneXjjYpytIfsC3pgWPCUi2liW2PD9oMriFidBA8Ztnf+RvVOjq8D9HtKpKbK+L82jBI
8QFon/sECI2LGrE4+e+ssNxmmDDqsyrd2O58oRl2QhcX99EfM1d3DG1/h72K7KgczGTU+xWBHQ+s
iB/IQXDbMwM4PxzSWmSli9rAlh4+rdlcvklhrFx8boZbP6sp+bwtitLmADdxQShNPOiw9JNq2t+e
NHsYD6V/kgIB1hEVNG2amF4l5iGzsBFs+SCAjE0DGAqd1etSAkqF63pxweEbNs6ce4GuwPF8+c7A
0x7le0m4auwJmNHW3zmEYHNTkHVRsHF7ZxPJjyUkqwp93qvcdJUKUBnOj9c92morPcRPeETKhgW/
x8zieMvWHOe0jhl2NvTvVX1lo7jyI1hzgAbKylDc4N954xE1Hc9Fn2lWCwOfXcf+6sSkUt6LdSHs
LV6cCb7ZHD8wxnUQn/VU0pqwVyfuK/THZJW2dgJoTMKX1BeCJjeqWIv7QJ3fb/57X+mAq+MJc5EX
l32+lvM8MrmWLeyyb9yO6RTUoOBf5k/+/TOx1li45T6D/tXgK6ySjTgVdsHiv7GPqhqeftjWtwNG
GGeEpaDvT9vpdFGadjhBZzSq6Hf5VWe4cZahIXYZW/EpruVGCpyQS3o4B+82kYbBuyI0Ebh7WO6B
BwsZO2rr9dWnSU5/bs11H5SM23yO6+ckBYxyoa5jGdFyULHzx59+p0E0R30oJZ8mlzof0kaPSeZ2
/sSgegAOWG4fYQ1XW9szMDEzmwFGyyqwqoBqYo+DAtXX4rdRWXEE3WfODS+I2YbKeoaw6bcB8Qdb
P3vw/O/yGn+QhAkkjMGycLST8jEn4pclGrF6u7D0aVeZnJqZriqHj2sjIUTSgfkK3wg3d2JkP8GS
eoG2RJxLNQvFEL8N8j9TT6GkqWxKPYVI2btiV5QdKmkdPmqQVC9b10VUoMWlHOMK0Ys3jd3QNcSc
9+DRhjKd7IpCRE4zX9k9qqze+s2irwJf3ri7qXjS3gRtbL9A05jvzsrE+8TIs+tQBJN/PwYvpfpY
I8aZJvZrprVLJ3gqZkQkGMNY9t9VX2aKZ8CMwAWQvWAOV5JSdsKgPDk1igmARXfUOE874NzjKnNz
0tKK5bYmwjKjMjHq0bthQ0t0G3m6efh50BhGgCXU2Oz7FKUqEuGuH5tU5QBrm80x0cOIrgL3jd/w
sYjDDegmQSzMH7mT7aYSiClKvi20h4blKspFBcLGmOgk5P7w9of02LHQXsggqkg5l5GDbkhdWrxk
M1fEN3FfnmdRg28pLHTWnGrzxr3BlgCinDMjwxgB9rBW7XgVMFJh85DWYT7vLEJ4Y1S+7FwK05oC
Yg9c9fyITn2djGZMMiG1P4T4cqGAdOr55tMntfD56b9GtwbKojnoP6Jjh64b8zmTjX7pPajd5s0k
E92uxfWeNRi4GZIJBJVpqs1oh26qX5qVcd3oUSLw7BFw5wwDfgcSPjbRfYWQKiePf4lSekN0uePp
WZFx7SU+KxEMtu74Ognq8mNdZ8ocPQ/U88//CWwJL4gIq4uTuaeVftZsWiI5Eq50NmgvoDlGLFTc
ZKEnYNtgcqmrhh0pYmGwxTuuRYjsoRhAsumJlVucqjitsw3/eRN2022jua4LTj6smPofxglwQZrq
KFVJTETagQVZ2RI2fq3xAkN1hHtjHPPcxU2MjbWN8i2qdAdfoGpdmNzzF37jzAkSlOBecvHlsuu2
2ZU6DJdUKOWCcjGpemWRXujRqfRBmh99aetgq5df1uU0A8yZI1JHb+Wg8OjV01xcylGpT7dMmIhI
vwSzU32jw0GmBMOVutNFL/nkkTxqjh5AGyUUlig1utxNBGV6nWc5olpQxBHQsyW02fYk9bSPhNgt
Fh4TyEz7giN3c1eSJhrm6byfw5YSj2mOMEfuiZtr7TGEAvHdYoRiIMPy0Lmjd9uRpTHrOnVpFLOC
zMBmXEZ//pGooxAnEuPiZiHkzSHpCn8Xxve0jfSzF/s7hEE46Ha4J65MeKLytUUvoW8R9JG0MB8b
xQchcBEdyAju+ZOsv6m7eQdcV2Vy0I5RosC0ZYQJ4NfVD1qXYu2Ix7IWJZrKbttOMLl39xvNSyph
z1zT3i7ueGmTT+Gnn7X57u7GkLPbPxfU4KF2Of3NSiiJ2URZGJJZFvLVsa+WV1sPP1/T5LYSv9FJ
RYziqUKHabwxxPK/ecieSRMTctPZbKkc8eLproJIBbOlmWbdaFnDoeAvBT/2OsVxc00hD0ROFifV
BtyyzbIBOIahsFX+FacNXGrSHEMsnI4uQ/H33S81pPH6qbsV7ZjYDr4gs84V9kSF07aBKQbmF76Z
KfNlh9pGaG1W08wEaxCWL9KhCQ77BIK86ROwKcEkFL3gKqTSYDCUUY/K66l44SSDdcPgXjXFt1nx
vCgamvC+73xIywQOVc5cs+yhHgZY0SHb5eLY8HN6tpe0xsHl2LsKMn2LrFO7mRf4qoVP4W08/hrl
Gn/lbpgVXfVya8oGne8/P+ymcJgrvPJZ0sfYhS2QAxPRoyIGMCDXRK2OIRA6Slagegl+hcI69TsB
kSqqg0ZGPjc6M7ayiF4ZOgODG/AmscsqnPoHwska0Qo0GOYinBvTFPmsGvDx+OY9R8DnuWYQRFRb
pXQ8lKa8QEyIqdqX0nKz7XPpYqZYh3MP05Auo069rqe6sgqtc/8YyUGAC00e75TYLkJMRAtsdGVB
Jn4GtWBnMWjp1q3pH3iaX6Kp8TVucdnbSW/x5VSKdAhVdkFGyJ+ocsTgvtL+drPtWY1Q+PYSnYEE
F99ekdGwSp1xyQ+jsVhgxIvW/255drRcARHDlZ4nZm1ITU4VWZsx9IExB1UeRRJsDVr5Kzv8MSjA
3sTMszxfNPna+zBcKUe0L3V6KGBlmFjucjQl+U6ZcWHqg0pIqJzvWhkHL+jc0h2DFTnjFVjczGpW
TOrm9IMz6c7eMTEdYzoeeLt4TO8ByeZfMlZu+aRkGPi+Tw8DBQz5udqtQ/xXqH5I9y9N4BDB9Cpe
sjY7IuaTUtmDxlBCRO+KLQvvOA2AiZj27qBHk8TWGLoJWb8amoQ3lT8RAlRkxqTePRYp4fwDzTbR
pSBaWdcpBgtlu6jUeuHMQ5zIqZGOKqyBDcOZCz8NPrSc2NJOHrmo+44c65zbH+P5D3vnXK9DOgkr
w7cI9GvsBqSrlaPnJ+dMpWoBLZ4W75Mrm8yl+45kZM9OiQ10kN4aVP3LBBpINa+ESu/AMRtFsoDc
/srXEklRR31oAnc9+8GJDiHEbBsJfkV7uwRZoM2alzjgfSfAIakBb/PwLLYC/kQFu3hvrDXnnUQ6
bgkRy2TbRZvMpvUt2ihcigIpGLt7erf+Z88XrQWi7U1lrRAG9xc2fhisSU4WimIWsX8ONxEtA2vT
iwoYuWZdu0vkeyCK2/KgwFHnz+qx4DuRmB75zk3vxROS7WgH2JDthz+k3ulcKKbTCtfOoY/uCnOS
9jAcxGtXPSbKJMewhFqhKNqCOMQRL6spUyO4Kv/32hYX9YmPiNI4Z8tsgShy+OdNtI2SVuTrbh4o
wEDvT6xtqhVojkneg+f7sMnAkPcKMexZsug2XBD8ribaHqgyxcBy9dk9wbUCdmHGFYTblJ9DQ3y7
D/6pOHjaCRQ/4p7aQmLmGu1yGEf44mptS7nhBJPTL7xelu1/GyhSVbko2zDso49xGKCpMSBSKKOA
gU1PXPfhqRht3BiNGloicD6HbGGZpkBIihxyADFISZZQbxQzZioQo16Nol+I3wqbWOzMWk6ahClz
oilKGRO8zwNmpZB45H8eoMaHnSztsf8Q54TkJjqtf/p+Y0zCyeQagzC92BicgvX43b8XiPa1CFfV
fjWDS1ImCez4cIwhbH+MnaUYGDDu/+cQtDLy8arwQ3l3ofQ2iIjDZv9ChXVCxBJz6AYX/T3KmNGc
ZY/WlznFUS8JN8SGVszgahav734IMkui/hJd+dWhztzq8g1aCwmcPjHfDO9yy2Ch0DGZyltQKsDd
io0eSO3PHWhShzt8FctPHJu7jAfWVvcoXFiSuo6IlateKL/vFxkBmlJeNXnkjWkcoq+1CnH8pGfN
Oj+FOmRS59utfP4he63pvrKDkLTOvyyxnR/fIrM5AU3xsDpJxkiXKK0u5y8AclszsqalDG/6sBP9
BsAhMo6oh950GdtWhl81N0WlhEZTTiRZZOSMOSi/KbwBDc9qie5MrwCHkawn6eNJ5UCepTX8AZ6b
jeEf2alNVTpo4Uwmb2MlJPd+WZyfX8dyJ2P9dX/DAEmlX4gvXMh7KUPTPzKyVTuF1IHJCdT4TAYE
q7K7yN3vDSCKtFAdkPkO213wzuPB6Mtlp5iEOKmbCsB7w0+eWJlHetFrilCjpVGPBf3dXNE1susI
vtmLjubw9OXHLxqRQYhb+sKr9xvq6fNB10R0QotiPjMFzvFBukRu3GXRNc+PLrsJK36EIegmvb6g
/zL6zkMsVdWoTHsj1YWpV6j2WMFxMbSSFH2H/Ef0ZF3/UzG5eq/1dbVcSKdnBTvl+/ci3pm1TUxS
UgHxp0JGNxTEA7S+WJ0NUu69muJrx0SnOaxAOmP6HMuChQ4V5RBIxw4qtM9Gz7XOs7+lXg048Ter
6DzTZu764VcEv4ypxK8BT1T55R4lG2QNeJEectqZ3Ixvd55QIUb2Cm46+XbXWgxnLGFfFcazfmTx
Wm2t6+7PD0F1sxWt+DyS4b3XzMoJlPijcM21csnQawefK1em9IuJMq1uo+RfSkcJXngqOaVhwPXi
fEGvIHyLD/EdDd6wwieRs/0Tg4ufhnNObjq8/7AlezJLmF1Ba8sWv4UqN0Z0YToh69FyMBanTAnQ
UYW4DX4xRfEB8t06bmo25KDk1+5qge9zH5MCXDep5GAJb4M0/1L0rHtmz1gfFRR+msI4NLr1VFMH
TR1RaPtz56U6OpjDAGoOdLtsJxxjuasIzRj9edW4DTx5ZXBFFBbSHbbPQD1SSr7Ppr0Y8N/+E8b3
/JZ9wlb4nAcDKd8ZLcLQkkNFz9uepc6wnPI+BumwCXr2Y4zCcJJOoWt22szNfzGfiTSstdjQf9JD
XfgpSWMT5FuVmdM0rM3fHRawwgs3K6fQ2Nrn43rd4w+g8oFBwR1k0TtpzUlEJGm+Rjz08EPHl9Ji
+/5kT508+JOApsrJLw82rXqzErbAPAK/QG6E+lwyjxk3uSB5MXgqjwQflzSp+rFA5ZcekNUWXvv5
hiKj1kjWH80w5kMbnnG1mYF+Lu2e+igNnNmCH7tN9gpC1DN3VMHKNGpX8skL/Ou/+W0MWEecpoJH
nS9oGL3xrlwn5MVFab7m/gq195bYKAI2+h42J5h+9cfGePuY1Kh/Kf8WEmTHeqSCPrroZcb09mmK
0GLrjoqOEBQsOS6IRZFG/0kJ3cpEXYjja/kzfg2vxkx5fy6RlwsjwusCHl6itw9AYKUIT+22tt3y
4y4gRdhS3aagZG99ktIBwHwheWI3Uo6yrgz+rey5gqPE6XS1dIg8yi+RAehe449oD6Efa7lgAP4C
+cT0IQ0U1Fg/hz/0JGCLAMDztW4M6TBOHKVNuK5sSLahyzvSRVHGtzKgOiADTHaRhmW0rUgDtUIK
doOu9bqnvXlkiUD1RAX3u5dugOYh+OSEiiwLcSSOw0zyzH+sP5M3jW3ike/FY3bQchHmk8a77lSg
Iw16KPI/GZTWslI3EFe3BZ8MuQo1Y2b4FHgzw2BHXbkTBnaopsWLZJtliQ4m1u7wfQYgBmXOBZHg
WdmrVq2qFY0b6rrc2Ah+1xd5X16AV4c+/mJ1tdKfioy4gHVn996KSUIBsF15StWS2PQSnDnGFt6T
jMtsTrJbfdK0yxuAGSn8d76tcCVjuggOLkgg1Z5T5/NEccKKBA5HTMxTpI+83UuugOjKuNjBElUi
ciJ7YAYTIY9dYDfPdZTdMBrbAKgYt2ZdM3w99rqwkVo/6+IMdjAp/324RESqiLfFExQjY0iPnivy
vbNjg694jSb0noVjguVOANF6ujfTpYTivBc6yIWB0a2PbPTA9JrkrVzpupCn/fvVkckJ8GRBWdu5
1X2kRYO8kDN/1huZLYs57bfJFCIypFRfndTVtMWnbBSamZ6OS+OTA2hV5Q5JQG+snqfni6uSssAm
sYSBjSjd+Z02SNab3SAIgRiMwTpMVarVVwmFVZoNrZebP7vXg3wzbP1Wr4uxrlfHL9DiS1O44JDK
+fw2RS84x4ivb20o3w3uuNCFIFExnf8cfZfwsmnU/xFkoD9USw3pxhF2Q0jLIxoCOuytCspUFxsq
4jK7hehVI7pnFE85MCBBNyhxBMNGShMInJ+LB0273Jf13XKhP+LgKajbxlo92mF+sWoyvA4eKAtr
EttpqqpdsueRaUmgURzmqFXBiVVsOmtqe8j6ysCkt56J76ff+Qz2AsWEE9NyVMxxQ00e8nOElKln
y5A9SEOpBzpi6IDcutns4qzvDZFMi2LVg3Nh8ulWfTK7vf5PaSDS3bS1gDf2XPEtY+IHROQimRUB
w8P9wltgc1flq4N6Umb7qmnwxl5BjVTy/tOxOzZZvjl0mtj69hIRHyGKXuYJdddCEq7P31ZOuvSV
6Gr8fdIj8Gf0pbKoftXes3HTvNYZqTAVYIStqxcztJRuqMdRVKwdfa3TYgx5PvGz4yxvJfQqvb7y
9pLRtzlhdYmIo+SAcutn+5gWQbIfTCdSe3H4H3k18LKsjrSe99B85QXELF+kYKgCNdk2qaWvbfLq
Upgj2S8C7yQRhhO95FIWiGcGQlteKwAXrBIt89AbmagJ5JZaFRX0PzWPW89/XJxsz+FniYpISiVe
ditQNSV/10e1qcoAxT8RH9yjpF7eccSgfQYeKw/KrZaC835cNyegFHt4ILmJTE6XzYXt3TMLAJqU
enhkITjQUHcyxU9UKQJ5n9YflyF+qMARwXr/0iaO79cnbZDOMdVyXH48JTrefktA60f78NZm5ObS
TXJIum92hgq5TvoJDohpkTAPpTlaIMUdvaLAvZOQAYDgoQvtmpT4cjaO7ZGyJWACLrRWBrWOHi+N
DQwECH0jlJmInSaL4mObZP80JI9TORw07J57tUCiloEYsyQTqRhji9C25sVpByr4D2/nFoIjQMfP
aRBgMLLMcudC2dzDWCFEAminiKsn1H59RdYvECJmAjx0UfNLurHh8UZ+sivU+wEFKAxZlYWVIBxt
+BX0dWHhdyaErUE2bP7jpnejO6Vd8pAoF1yWV2HVJC30iqrrA6APOvIS5rly82JigEgXqnLiaT4U
f5BdybQ9WxO2SutVUm2j6zJ8yQHiERSHFx1RKVyB6pxODLAqclMCc69M6yukl9F9rHfSk4YPyaZr
GQd2OVfAwDl0Lbc8Hpiz96T8rF+ldHXSJ5YhUPMmaGI6YJFzvCCsAglr0jn3FqsZH0aBoDs0blch
9zZjdSK/Hm8XuX87GvUrts7eMJrDx3b8NNk2qquMxm9+dT2V6O+qXAlTVy4PQrSF18sVNxhAcwxH
lTfiazsTe1LlWVvZZaTTocSZ6PW/YweXlOr+o0xRv1To/UbgyAJwfn3kj6pgxZNMNBA/zYYY689r
0XwV3tp+sHvbTiA1itHrWYTSUJDpCifmOfOyD3PFDQIA2S93AIt6VgH5WHEY5UJopKYzM30QqAiF
owJYZnno9d5RwHxyxTzZSKRq8Dl875DQHcfw8AuD9uG1vPynoLAsSlELU5Bj+Z22Q5S+AhuPosE5
7iuIwrJASRUAxcJjQUgcRWy11/DGJkXBZ2CCOwpvPiXUpAb3FxX7lMJe8v8KNEFR1PGLiv5y/0HH
GLzxJhaFgSZFS+tlw6hA64eHFxxn5YOTeW9A2f3+fODvxt9bN+qcQRqFsTSptyoF2RzP2LkQ+ZaX
Dv3nGexzs4ensIOmFLQqMHwg1y+c+vwUjqhxQ25AptWdQDFY913l28+mVFpow5xYemSyKZMxqUsv
TDnDMDsX2jwlDLiHf/1eqxtQYwN5gqyMrfLGpglqQW38G5G/VCVozlkYWAGV4JNXQI0juBaEqDB8
T+tDUMdnMom3HPGKAdGNL6Q9eHB8fbzWV8s/RjZvJA+CLS9gu9JtJcka/myy1cS1q8FamtGu6ayv
XpPEwrfLIMvRH8EVDYZ8jgr4r7fXJHfojt/P6jBqS5zLaqsMNraSwYdP2GMN+epa58dEzEbDvAnb
H01AA3IB36JRpWmgfw4CL0ZX0Q/z4oLRJXsTMudqcWWmKAetCMNcovEqdf1ovDCz2hkM1nO3yNz/
psnYSdr2diwT4PligYBDiLnZHKY1qSAtp3gKlwJisczlgRzN0m0zszl/Ge43nT6aN/l0Sl/mmvho
bC9s3ynJy/nUN759CXkWY6LLRz9NpN/0sQto9Uv6Oe4o2E7EoJEQEj2+VJkSTy9VB/Uh68nUaYDA
v5kHbChkSiG8wi1ygTPVv5fmOn9BQ1RY/P4DjMLxYqGo4pI+GpdnOeH8q97z38aDXlnCnkGtm8aU
pEFnOERT2ztnoeKXnaK/YQP1VOMaKLBWsPx3CQgho3cjUyfI/MlQLhk1angbR5wX6zT1n6xij8ox
2kdcplcF26RURKcPLBAa8jICNCumjgs9AmaV7GhopNKwFNgn9yIP31rAv0EuEk26MCbB/myKc/H1
z+bMM6pMm3HLOJfMNEd3aX0hU/iDtH38mY4omjLGhtz+vsBIoTV8uyTfh5HX2uz8AtiyvaBsyQ0G
+hxdOBBpqgYdDuOCwaaCF+gsoe4tCkMuKKtigCi6Kqco6If8dXvsW6fWUBubjWQmEOqjpzhp+684
+kl8eIgxOemmbpgZ45JEFpViDopUO+WG6t3dWyaIbj6uuP7NVKYxadBNuLk2KtYGpCQDUBuqxdTC
6NrXto9298Wa0YyakE5V3ECLq7GsRx2ZDYPYLVvH2CBTDg+Y+OHfdakDILu7GOUTQLJsa6nkc4uc
/cnY8yvjmZXA/D9C3POGEQ3AAT9u1YO7vFFBG8MjCjzC+jXfqlCa264VMGLvytPqX/Ecrc1vbgZg
ricQX5dgzdTk8Zlav6eOWFtAszDNc3H2Hiv7AuGU8iAT8ebPyV4iNII7HS8HLjHFC8PtVjkxLTUu
q17xuTLtTx+v41EJyxpiuNpBJc+ltriZHOTTEdDgWKBohGyvxQNVJSYjt0ZIMq/Urbl7VLWDCFPT
/+zxUpg6Wi/Pcv7angCmEyzYK9m/2r7eYn30auCJYIjH9ctSy4LygfM6AtUVwfMgoqNz/KOgDgtd
HWPwEjzsrcUh0KBfHH8MZXn2UJxTz0DkUv4AfGXzIu/o8BnkpjUYxNpCn5UfHVQ4oVdtmIKQAeDp
MUEWpvpmNpEGlfVDfFSQC86syArzrc+4qpGybbt759K7dtK5Aoe1V8HBbyRCkahM1KDU1oFHKLJY
FTD2VmUECn9iErKNaxcnk+wCCCQxNFeOvLrXLkCBXnVPsnmRkpkG921bDltuMI2JZjyXq86+zHAx
E/eZ1FFeTGG4KffvYnFfq2VhGcHn3qmcQMOZUWcX1x3teNI5ixClyfPWOV+/1sqpR7WuG5sDf+I4
Y0sMlx9p6CKwiyRhgcxZgu7XGZuf7RHgzUOURQPCQUqEqPD0qvpD6RJZkSRdvoMgyDWlQMwgX6KW
LqJonYgAB22W5ev3WQyKT1nmjbeN0912MYY86ztTxWHRtBuj3EbeIuLA6cMof54CT02jftBMyDpd
ULtQAf4pLAyJajvhspZZfiM7ZzydMlnb/sN6kvdV3Zr1pizY/4vSprYTmyw7KxhsyOEJnwOksZp+
HvInO0fofspeKUEpJyX+5+GlRP2Dj4eAjyOaErqLRseOYYtytYnTII2NCSXZ6QH9daHKYU7+YTa+
L6Ia1gdRaJKYoy5BokuLB+VHgUPfEmWTqbD1Mi3GwYDSiTxoBvjMA3Si27w0+skoDXN3hN/aoMcw
dRnJEEBn1Dkz1h4PwfSHMCth6BRr6G2YLlejLSdYjJZ6lqnxquqOwa/l8eB3DJDgUfmMXfi/eVhs
pa506EHokq12TSP3ZTeahDv1uwseW+kraz4kRART6auQjmIRQNIVvdfVnUck7szYBca0+oPkux1B
eDrEaKA7MGkY4eWF+M18O25PcTFedvVHEZXfZVzODtqUjD2c7BB1/z8xvnpIocRQ2iYUQ2yvTNvM
huQQ4GEbfMFbndUf4fQgNa9UBfu3OfuCpqIpMClfEfp2Sbmaj06v3VoR9M4MODsP4dQdZiM4EaxP
9DC1Io753LNGQrLiyLMMqGKH5ItTm5Pwncla6RZ3LKmmBbCUnn8e2dKwRx3SRcLhANhHKSZGZ/mt
4PsCPl5hal+NXA20N0we17ilUUhcMp7JfEyRUJFIpUEzrluO9xprZTKeKemT87LizTQ06cKPQBZr
gq+vbHYftA+lzLGNeZVJz+hwQHcQac2paPHbeGjLD9rcLBmWtSRjKpEl9R+LVV1LNBOeo10BB4pq
fzgmWPQrEwvYFl1GojZuAtzq0EtrvvaSx0Adu3PH36jOAmuseodaoqUHSdIGBhalu7x1ofGVqGLj
YkcAt5yMBsl/FTRdq+Qg5lEfYd+iLYVjCRhwBJV/JMCUsV4ApITPwsvwWME6abs/FLBl5OvwBYkw
wsd+jM6JvDEQyavb1PH8d2LUm59WAbN+Gu1k3jRNUBVUqgSvS8pEuKUqvjzQyv9OgrK0iBBEGVlb
aZVuEqBeELRO8NiJ5guSGnt3Eq+1yFlLHkHRVC0jcHAqiTwTFaolkraR4AVpCHCx5r3OsNIt2Aw5
uCWqZL9dkjUgiUgbxhx+2bWXR9w+VPqGAtAMTpsdj9IsKeU/Tfryho1WVrEgjuQ04s8ldP/z8+rD
H5Y+HmXZ5/6eOLM8Z/ke2uqNJ5iuo5HEepavxG8tDwCS0NzeNQIe7cpOiMULv149u9aWPfuQCSfr
d/ELN5WddOKUqXkZi1YPhAX9XwPYpMp/lx6piXKV/mf70XSYAJ7dIXkPvnKZAru7wjXK7K5v+BUv
IPFLNHBa+z/1Mz5HhCUZPMagcvMLFZBd/awtJz71YgDCb2zmAV1sNdzGn+JgzOFNyA3MM4sTGeEd
gf9zhbWr1oG3IfqyYOveKCWBGFM8witaBR9UiuotAB2n5KE7TAei/7szmlu4up7gWCuTnnEKXaPg
mlYauPo9mxagKFN2APKAEoSQddRCwF3DYNkLLwdj2IMm2FH+W56OF2VSq67bAvSvKQvdvn7/PvSc
jaME8l6JPE33eMP7aX4tQ54Ngta8xQFYCwW4WYo9Fonxdg06C1X4oz0E5xjXYt7Iu5LT88c3w6Ce
NdQDW+89CnutNNhke4eHkf9mtDKvMclNp20eMMYuOij7ebMISwz1oMO9AdBLK98eixQRi3f9kQJL
MtvfXubZbscM6eEIh4EwCkFULIWecf2QvobL9sTyIfbTuJZ4Ix/qe2VP+Rp2sDrjrNjO3cg8OYmg
Q+T/g9rZr5s7APtQ3YLFxRuaTRqYKNdSSYLIVIIXna/NmKiMeNwFuiLlEARstGhJfw2yCdLS+8V2
k5vRK+zLBPYfRZDnbvMcxw5ZjUoH2Yi/YhA1RZjLtyT/twC92PLToiWrUCdaEVkDJ8R6kHL2g6Ug
VBvswrQNYZVm0cqiwxN0A3AREwtGGWj+7ecMDZaw4DiIf/2tnslGTkMzvlUPD+EOaVO3Mdz2DTjs
urLCcDRwq+CG/EWtSDmkwXL1djlnL72JVa8daykxhvKcl7yKYmnNwnkw2CjM9/lBZ7fhs3FV1roR
dkXbqSUiGWjxW2ZAY5J02awgaPS6Sbcfrz1XieN6SJgp2LYOl709J9eiinLQAjBlzAm9pGGP5k7l
PBTLGLZ2O+vG9FsnE6l5s55Oy6Qg8Up0L5lHTp5twnehYrRigBT3vWk8GwWjNX10EIXaE9GLItJk
cV64W33EAKN/18rza5+Pc60/4WmoSCaXAHG0HQHHh9s4qOUpIIagABoVjrH3x56JO8A1J0GH5I2A
RT/Gq/j4t5hVZ8DItfohuGO6P64iA3rfgCTZ1j9hNkYFqqVQTV6W0He7qt1JC3wpLPrb9i/1B2oy
fsNwh3sG2cXb9c1Bhj4rVWtsr4j1j6JKDqE4CSIyMkKq6nLHL3d04WmxBN2Jg9Mk7XHOUgVuZW1A
Kj8JVYcVyQTsQWpU+Ry2ZkKFJpvUhf8eHeAUi6vudg7GSqMUwogTX8bSV7BLMDGvAPHY84ihCwGR
58PMj31UlW1tuo2Baqq8v/ZQ6WMM9DKqIE+v1ixt32CWcX6K6C8sN4ibniBahI4x9L8Sr4KwMFT3
zcpehpE2bLxS0Z5Qw2N5sJLQbEmqHZIJWMpX3yK7rmYvZHebAS83ia3PElgwbcl0wTCd61idxJ7e
7Q+K1Wb0Kb8WbOQ0RZf5HRDf9uMip1roB7G2DlrIul6NyefAF8qD4o6JBFiw91VsDWpm1KldMbNU
9kFzHLChvbAOrqdOTg4ImfJrDCnDwWEfHsYOGnK5s5wvsnR8VYXjBa5wLElNjbznQs8Jm1F/5UTg
vpRRtS6xBAFD7r9f3LStqTFdWyzQwaLbQgNlsOsLuSfVU++o4RSOQ6Vkpui9M+Z2AS3tDpiQ9JF3
XGjeI+WSOBe59jWLeCQnO2vTaOCvUaLy5lQ0I0BUo1IipcXfljIyuKNn4RKzmbWUQL9lmKNVN6nq
JLc1ycJBwg6CftEyfIsozF4X3mjOIwRKLZQQpRtVr6tktomUXUf9yhwuKfNVLVlDfDAYTjtNYSTm
ra6i9jm0VLL6DOFzGRNa5/curQ3zxHJiZSToXiT48G5Kqs1KqaaUzVIrmwDCtLQvrObCF/lUjUsF
dFSGdO7CISIo8mdJLiCf4k46GWgOr267KccW5xUYIuv8BhPw1l3UEv90BiD5YWjA5weiz4OQ0DqA
C+Mj51Ra6KtsAT/z23x+tU2oObIq7l9PLQNLBfZcM8N3lZPCbIltNsBO2C0rnDuj+9XFGiY5rehe
dF3YSo//MLZQHgJdre0kNPtQH08/PjHMJP5+0x5O9ydL7N3HqjeANeBK9xMJT7gpQwbdhI2TcdcZ
CHj/YGJZslKXkUElBTBqiDNMJBb1QivHPjzxGKZyr3SMHWRE+QwKy1r5pfwhOhHYituojyDjOrsj
RtZcVGqTBAg5zB5uIeuHoSpAiuvkZdwcH1Z1EY55miJc6VO5nVkbaZq7CgdHmAqM38kxM+edB+de
Fh5NZ4ZjyOWD/MrUJAST99HmNlN542fbgWARgqbT6/+oCpSxMIAusQefNihkFLxUtXUFhr3+guMM
qWHMa/Vl6V+8onE1oAd/y/EASmq1zi+sWiwKpSbABi8Jc1BYyptWq6tX7jqQPSiwUYTevcskssun
ujogS21pnZ+p97SwQUEgTW7JO391WIzBqPsR2pnP77dasBIb1xpsfhEqXqdpmsyXSe4PLVLqJVcM
12eyQyxY7pP/s7R4U1PHWhAgFJT3aDEwZI8yKHaMJwlBoDx37zyeAd/G2Ams+rvjMmJ8bYCNGZTg
rDIBucwNjEyFcVrArDgEn6h2AZoYKMzRndR8+UKSV2En00xmLpcQlBJz7Ak8O9bxA0bhkn/zEzFJ
YdHNGl7/JyhzZ47cnTBhJVzYZPHJlBAfhiFvctzllghAAOWyMSIQxQhMM7dt27rXb4waUP1Ztfl3
srpywpj9MrEGLVw9LcfACo1eM11GwUHfiAktR4QFvqUC+Gf4U84TvQz+OwaZ4aFfY4NjP8BpqvPZ
fT5YSmzqOfCrPAhQXsTVZqyjASNvZK347TBBYKDBEay+RoMV1sWyI6hAmtk7det0Ul99b3zZcZbX
PeizOvWM8CSqz2dhQufaIxYxoT2QT+bLBmoX8kxYu5U6VyiDsJjleRnKgrdZPY0Ig0hGuUJv+yqg
NjJFIc39Ek39v8XxsgdhtgLu6UkwtFB1wUDgMZlh67YbEhCBQCC7ANYaNZQYWOZbwEwB8PbO/KeQ
SDP4W4KS/su0TLFxZCd8uJr+8ONE94B6CJvto2ovxS3krcl8C42A+BFalbHmZLOe81E4skN35Fxn
XSfWDHVOz6TKo0ZpFtHOTW+DEmKqS+cpdOy9D3ZesZqurYlFTEuZvlxHzA92NWDLayAhM/lnVl6l
AiK1nnFN8zr85Y7eRenXPPoLYryxsg/h5s7QoqxAjXg3diRm60xWWQvCO0JFZMTtsmOftEDFM30W
sfLHkx5Y6izTEQewfOl0GP3EwtiEdsjqgDVt93Px4crCY8sDkfGa2lXO9ucBpAKGavsqWhda9bis
/fPsQdY2JO66KqElnMsQQEcbbKy6rPgI7JSeZ4zO4YCyGwUXZHtQOzb2OwIkXtUdMeIbatFU+oA/
4tMaaE/sX3VESb4jBHz8vicKjt0h4Xx2pC7+oAYGieIsalmRubb1OCrZ5S3PDR4Hq/QY5PEsV4zb
EqjmkPPTONHKTfoFj9gAU8jq0PLzV63VYzqH0iWKqdq7gm9l/AQM65AXgg3UvVOMNgS6j4EaRKj7
i/aj/PAHX+3s6gF6lHKbbAJWmdaOmO5STJGn+vW4vzKaQbF7YT+w5wIPr8gUqGyx9llaQ609qy+k
JHcDMAlaRBxB33uTD/PdlWvRHdxc0bU+qcz4psjwVW59oC7uPK+8lzXqZAeNYtTcOe3NxiuTgzu7
LjXJvh244rcBTemSYNv1mTbjpfMqahPs0goXW8UyEmCnrxWcAu6MLkSPLmrox44SyCQkqS/ZMVGD
IGFt8IvYkLNwR/siMNxsCD0JwKgQqYjNRocL6xoZMHBaqhq4WvBDgwswLzySyAxjlnQVcLGazHj+
cPu+aAhUCn2ouy9+dH9pehJSNXQHRVZh/bJhmgiOSPWs4DpDjsQFxgOVYfwY7mWMjus3iQURpMhK
6/1UIMJ+C56nz23vJ7BSCClZbGVgTKlHpnW9J4EkUR9MxaAtmLDtPigAHWTlL1AJZ/gC7IO27xXU
2PHxgZ9Jlhr0lwVyAYQ/HqygHL12NPt8UXMd9qAuxUAsLdmvn3qdMj/fe59XIGAVKwkAW2Dwkc3P
8azGsCj/qiD3UGALf/ePK63LzqRSfG1dGKhFyVuqNtAWHBOp6tA1qLBwqfvWeV22l3e2PQy5LkZt
F1ma/FRJI4q4N2Zny6BHtnLvY2YPgtXpMywGsS6T5X5z+Nm7hIaj2F9g7i9tgPner9t6cDVY3fEB
2yQfaAxDkiUyOzkE4OOQRqtwLEZyJMw7iY0yxJQIGGcx57zJ+IdmgsBwtB/RIzEuoWDoSk7WnzOq
/F27bq//+CjbW0+dECxv9QTxT9zTJ9r7XKfOGTaEsHmn0w1hcP7PkRM0Z3ueN37WDu0Xw4Z6kc7C
Yq2K56CQ+UBJJY2XczzSnfqgiVh5y04jSTM9snGkC+WA1AaflaX54yN7BniAzt5L0aIDiprNNmNF
DwYEJ37GtsjrD7MrcrLv1hepgedj9UEMaOlkSMWMNwtuq68bXjrK3Xzuou5HAG57+TZ0WlNswFwV
3Eea6Y05hpo9rGcNHipfzWd8QFcAqxeOrgsg+r+l0n0hp4QB1qFG0/Tzl0LkLE50RuC2bUuULdZU
bI+I9PFTulPXKt9l7GGdQhzY01QQArp/O6WWjfTkbLnyzI834iBSTZK5Lcg+JJzcMTs68NHCOtrX
ljEeHbI8x6fqCRWkXLkXxHn/zzqKW/pl+5feFLv7ajggih26N6DE53xD3uujpInl/OXYEKddP4jJ
5WYnT+i540hbbmyn4+6bUVzBN0QZ+cv+0dnN23i1IrP+P4TNa8Mw7nUWNgeOm6JRADICgktPVYj6
OMREfKzHGPLx6/irAIYX90Pb2TVP9LWrB4SrCck4yJm0puST6Wg7wXYTpozfB3+SssHHFwqsuEoX
jBgR15qWHH4zWXrnzV/w10foV4Y55YqwIzE69smy9d9IYtwGwxKp1pYwQRdHtLY0SMP4gGbA2qUV
yuy69lLvkN4olniubPr3VnEKALUndSb1zqDmlW/UTNTzf8S6nuSOqBNpTVqXoTTF51UHeUU27JSx
yj3btZkGpa2XjrRGSl+7JmZkap4ND0vZLPHDXNdIgPahdufNmpWCmX6ez8gHKNZ0CkQC6yfeTlbj
B/IP3olxfdkWQw5wnCLL4dxa2rUC914xWMdX4qes+XU3O+1bbexPs3sVmBrDzL8JWSmbHTqXsH8H
RGCo7BvQ6p31PpgVwP/To1asWkh+U66t4Aq/PVtV8rtUFwSNmJ5rRaqNIOdn23DjaGZEiO2cAV4i
o71cmSFDcwqYnYhdPB8kz0I6+1U2G7VCuySuK63bmzPcsQAf+Te9XaPqUdk5IjF0TS2Q/MaNPpjh
xGuQ5TSY6ocS+e3OfH71CZC1lHLszQxhqJJVMsXZRz3QQOv9/gIXkfEBgX5Rh1QFsN/nw1fdFvca
6cpCFngMtWEU0FBRafh5BIf3qNaBhGP3QMUXEgEp2M2+btvABE03jMuBYEVKS0LHicK99d2Y3b5V
w9BMMQKYaryAttpgt+QQXQ6FahuZ9c2wKuN4ivzhxttxvTHG0qNQoBgdfDUyFl5aA9m50Ct0Xfa/
xHLaWSuGImPpuLb5jd+ahtb4iujTq8Hbz9XZJ3gtnKhfE384DkuSaQBO47c05l/2+/8vqeS3Nmhk
Um0Gx8R/Rup67wgH0nRSuhUMGYoBJ+E5dwY1nVG3XV1RrcHde7VBLsZl4Y9ZbdvH0TE+DJ+8O7Vl
/NPSDttCoTt2tK1pxyQvWQmRjuwRN97X7h8F+KIz/z7Z43O62QXmZydMbpZ7k/uypbxoE+R9/9mC
2NClcFhYgFcoMrU6qdHZxs2g3EL4p3RT8CxG6ue6h6XUgBZKi4u2qC0ajWk0tJI8mBmeBA8tFjzZ
E9PWQpdaiHoyTKmbVTnx176oWz7pF3tZinMD6ECAsF8+4WkON2mhgR+iovF/HXpX7qVlfW6cfSQ3
gPY09xWFndXRxnPl23nysyFVt1jnrrLW+cb7BZHWZ67LAfaFbh4kuANXSLcRCLraCVm0vbFRuAcZ
1pyyNtTKBWj005e+2e4bkMLlQIJSl21A9Q4RC3afc7o0BW9kVErOQLZtscWnzD3KlkMgq0gDh7K9
Y849JCg69LuRWw92nKYVrGFywPOSIrGTS6vEx8ci/MfMx16G6uUbnocEidyuxsI8Lkte6oEcRGv3
TJDB+M669yU+WrEaha3/cHY6hjGgpkUZgoqd3Sc90OUWHgT9Pl9pOU90+O3ZYVbjl9URUEfKU2PL
un01IQpYrkX7sU7AAwWTdcGB01UoIpZoaYWowkGEANisQhrAR8bh/srCePv6KwaognSoWwXqQjEv
IAKe0dz7H+BYyh2douinYeYGt9beCMeZVK/PLt9Vxejqg5976ydrzC5HHzWG2oVjLzaJKt2+c9nG
nJSJNiUA5Bmed/HwyLQp88zZ8LnJ7Gl7kW7RqAH914nmPaMwcBHjjamZOgXSYvykPOeckCedQFI+
yJl3b3aZkVhojbJk+vRXLgh9VMMD3M72XmTuAwB9DIsV/KEOfLHNKeUwnKIdyOOQTWG2oYLgCu9F
R585TDY1j/PGcSN0p7OPpMz22rRTd0imXokQ8nT7WOGsQACDEYLWYSQXIYaO3lX41ze//+gnzV6c
9X9B6KN7tEk224Ht4H+uD86vql3Kuq7k/WWQmGC7X4WKAvO8gvVTVqxocgwog69mSMSw4YytOfCm
4NUWdMOJGaiW+YaWiFxER4KAxfUnBgeaUUv8TXUU5IN6reh2xqrk9lwvD1aY1nFcq8doSQMpzl+Z
FqQs/ebapXV80X9ngC5DXhxJQXG1e/1jshlF6nlbWS/pvC6I6WogT9DYcbwfv4+/c0/x1slFIvdu
Aky1X0NQ0vl+yQcpiacOj70O5ub/oyLuct5mZ2RcqLoxXNxC/+YDEvU1Z9P96bjoj3/DLy6ye14i
ai0PriD9En4nwXhTvrf3bsyOSr7H/DRAsncJPAqmbFsEiGSBPAysF8O8Nx7KTQA5+25uEoZ2tRBy
zsgmDucRIv2pYBR07WNEQl6jseTYUS5YqqYm0BFHKqK+c8+NkjLf4BFEuYZdcYcs197wdbpvIwvC
2xzE4s8h2wmStvuebczQPAPoqxmHx8C+i7qdz90RSEpegIx8BlVvPO6hSDK432MwoGIQmT5HblLd
gpD0LKBklquzkmWK9hZuLlzRupwAijQG/TcmIxzi951quGUPnmvntgWyiGuzEB8MK5nrsWosk94n
cyRhICEkiJpW3Wnm1hwDH8KyP59b3JoYSkFKBQYpy0RY0zS4AEvMKdEyALNzniPwUALPrJhtirZ1
SfZBNGVsrdBBqkQp/ueAh6fSPFlUA5pmMnaeanAdcQ38PgmslD83wk7gUd/xnWv3UFJM2Dh599x3
ZVfnx4tWaL6oWb9mFkYHDYcwno2jXjMEeCB4PSnUfvaj6+FufLvxQ3/RMLrnuqIqpRuHdHGdO9Cc
kCiXboumO5OSxKtdmUfxq3xfhgcBJiF1+u5IVh4KyguMAKpk2t2l39X41Y0/gL6r4stZz8QVOA1R
op48IbjZE7lLCaN+GS+D/nIHP71TVFKj1IHAlQ3amLGOS/sdleFmpnoRnFwY/cBsur9Zji1L3L4G
++xF2TXhCDnRs3HTXuaYGUsUQ5JFOgcAanlJlQO4SdwDKzcRljasCnmK6gza8Voq0rdKiJPzd2CV
/Ikt4WGl5/S3BZjM/7WjBvAHgGfu+eJNgFO5seo21e30SCfcZObslbFpYyxqsZmnI70zra78FnXY
OcktfgLu9DEqycFFBf8wbLOXqxvAmJ0HTO0Ml7EF6+lFF8NvP4lkdstm14jPS0/1u3SqAy4LxdjZ
bxUzhooB9ImFD545gPDzWcjVfEfRAzZ40xJTr5jmgVWosRXDUSljtJOcUoE9OP8BlGk8I8sK1iKf
x6y+uTYbrbt6fOouBEyj/u9ZJlP7/KKtif2MvKIlMI+MoPFzxcCipXBoTbOihaWZ2nBzMeGTpBh4
9i8FUKtgEGFfjRATCDMXrgThaqyXOXHLFYYFiA/wfdJTJ0OD+7i6smt/na/C0bZuE2OTpan977NB
WRUGbb82Rqy7t81mejaNAeGf3JGrZF7Msqkti5s3vZ2x8sLGrH7iOjmAq5l6QbfIqbWlN3L+LAU4
Dw0TDzZcs01pT3H9gQdFYE1VwSxLMBgYvn34pJCN07uCDWdXgm38fMXbj6UI6V0NEFj+1/0LLD2D
8xoQb/8EFss1cP/JAlHcVHY1U6H4Og/j9QnId8emXBIMp1ok7/UHm/AAqWdnjNH0w/eYnw5eWW9q
x+mTPakwPyX08F06He2wwEE2i7Vb4GhsXXCbJcCT+9YC8lD3ZGmwMLTLlSY7CZ1BOr/v+LdVvnZn
j9Fd60QDS8aqNhHXSGP662MxXSuYzD+56Qprdr+wv/rMnjKXvg+VC6KtI/misdwZYd3yPSLDTtJP
sq0D3CGCfRyPOvOXv0Z847FR1itafIEc54/WNJKNg7Tk3SWMyGDRpXfoVt1+FrFlBEXDoQxzrxar
elx9toJREv9xAmqpte3VclIONRUPD//nIPjiPoydzjSKQkgZXHz1px5Jj1jFsT5k+0HqIIGs1Nfc
q5V4LBJ46vJvnp9WluAmPs75GgGKNU9Gt+SgVkca9DIAeFhNW6qHSNgDOtHpCqnXGHklAkOxg/o3
y5nFWI4SyzmfWNMGmcqd9eufJu/DFdbAndCu0RQdNfIkpZmYKlCoY0H2fnKnBIpR8Zc0pnuuhk8T
enkGGZ2vIKX2fy6fXnw0rQqPW2Tq+uXooUJvNurXQZ+3Ddhv8TA7DJtyqBaIECPMSNkLgL7aPrR8
/U45HqOienchFgdedugMwDh48CTu9/zX2T2IIu5RIqg92hOLHpMPG+bsGERbBeFQ280aoA41uV5b
lbiaA9H9R4Vc84hryrEVsSt6c/F3ecAe8TOlwaZRb5WlBZX+Sa8uAZWXgJwOGJ+GzBkA8hKcnrM0
ubD/SDbYspQwlcONwsDC5N5HM9IZqFv0+BGs4wR5H7L/46rUrVwzZ9IgWGjCOGTuX8KwgUKDkc8v
4wcDK64kbi/PA079II2dVQBUZ4TbELTQNHclaKGFiPqAhTvGZfmUKTDLfb+2BguM2RgrR3qFb9FD
pl50HIhtzpcf+uIrOOTGa2fyga6vYAnnw5b7G59prk/I3m61g99dTVUAaNc3bwuTLFG5wYE/DfhV
J9pGPLP5ijwrOpQv6YaWCgWzlMMTUkGCg7WhJRLl7P/qVM3RwK0seXQjVbfvav7+nDixWiAD6Auq
o2qrNll1Pgm03miUgZruoiS2izmFdKi0WB0UBotBY6fCtd1a19ACiNzUBOgT9l5BfZzwC+QaKzIy
HTOZ9p3BiTv+KeoR/yhWoB+Z2OuOcknIJSJlnMmJ5Oyh5p92z6GpsoRzJINb7pnAYATSvGnKI2Xk
1El+dHTrPzzhZEHMd+ZD44zmOYK6OPJAh9SVcsqg0sChVQSOa9b5duq650D92Mr6eKLIjtqyiwzi
5AJ2ldGPPifaHoXtQZA5cpVWon3CZ2P1Cy7Q9kjbm5TVKpv4JxOfDjmoyCypD4LnU68MkIUkWD09
O4hITZn8oxt34ikfumvNTNSqyJhNiNi5+sNgHgZ0wtfIB7iT0lkyct5MiqVjcgV0MM5WZmmAGW1h
k9jtvi3k3Vkifkip4OiuYdWHW+5d9QQAtEaNrbuFy4YPHgLCFm2G5+zoawOfq1QVmYtABZAhHYCH
YWX2sH+QUm3Ptc43IwvyCWzRnKVYiEPQTQjt02/5xWwhaZtL9ntiOkDX6GlQBe4yTOfrY8RE5rbN
POeu5nYJuuJpusQ6XaPQqmkFRCeSZQisfcIbUKd7mwcyjMGTOCqkOR4oKR9Y8ezIVfcIWfdTBlBj
APKfU4rPuJmIUmm1xwZe2ILOH8NCNqwNmAaAnlZuselkSGoGMQdpeU80nHrfKb6Uv/4YjztuzJIQ
mVT/GZnwGQdNNcviqUfLnYd05dDZESwnAmwia1F0pNgKe12HgMNuMPK/WEO0TKh1/h5SQVurnY80
sgS46KGQ2SfkstLDgsYXEom/ZMlHeom3zU0YcgToGsm7usN5HNkHtue8BHlKylzxbEKPoSTHjmNQ
TGxfK+BY9MiGHLZOl4gvqL6eBMvh5D/xLUULHYcG2Os3riT57ExEvhH/VNhmLg+srPN0HwgzE1Lw
cOXvCtch48psy057ckAA6U3mLFsFAO6ZhXWwgJp3cxNWnFMSMRInPUKfLtvv7bi6FEOqE7pjOD3n
JVTC/K8CtC0oyx46yEMlMQeSg0cvb+B31cqcku93UycSqXGYynh93s/Aby8D6SaWPDDooo+L9WLv
BHe2u+X//T+CCknttSf03aWqcjL85fUPCj/obacS919KBKQPYL/dAo2C8p/PoSO7s9pwHviJDNa8
esHDO2Ufg4prCWYS2FRgN3jsHZENKwlEChLiBE5OjwETLVNMVVfR919FJCsuqUOVxznNLXWOGwxR
31+t0qUsDSMci0J2DgDxIOd12LptnJAgBvkYuy1ls903QaSsZIw4Ps6dpmQ/nvAR/033Pw6axVjL
4rF4LATty7qYpHG4FuQ1CTQkthCzkSTcFsJ3CAtUdP5bjTV4oTh87X7Lm9b67Y+c18JtCo53nGmE
bktuSOzvXfRpD5vxZ3BRtucmYp8N31EWBhNIhlwgkkWHAo2TPT8ogzMJMHSZTMxoaNEzScZDUyhm
/hrZv5icY1OIDHcxFdfwvBsgl/Wt3W7T+k8ji9lnxeqSpKfsZVmskePQwb1C3KQdexB/R7XJCmhK
9BHO84ip/2R5oKbv3x70kEiNMhHhpzlBH4a2CzcVwg5+o/MUZNCtd9QRUJ0SI+HZQYsM19XtRNkf
MfRpiR5Etf199GO8fbm02hglIVlZD1kiDRagUL0t3vkRicAx26I5a31CZ/Rnj5Zsus/sy3A5TM9W
CwUyvz1OTS2LNMbMhwXhuLiCmZl5G8Or78yf2yQkM8/LsuqabyFdzIQMI7BiJXV9vRYOSDiIxdzg
QzD0nEPuQLgnCE3zLPX2JZl1m/LPqlu/hTwHzRzxCb/Kbw37K/HmZEV7OlZVDrX/hTNuD7A570YG
wEgqr0UBRbcP4bDFmB7+X5akPS4WTAZfrGcBnnMonEniguflYzww5zaF1IDJt3fkpUEfIz38UC/T
WUoc0ovPA9V+z+MUlMZ3GZ7/E7GRgF7++QhvWgEaeCdbD6lLMpyMSTeIwVqZZP0FokZaR5IOx1B8
kga9XN64S+QnbmHNNPEedOq2FrfZzNKWu/WZHUq0MUyttn9H1jOHCRrHL3ipuXTen6iCcj0Fc5TI
HRzKcq5Rf5vxGkfDGi2Y0hyKxr53mkyDQfNI3gJKjsQ/9oG8ahvwX4AOT3mu40rDf8i6nHMkssYs
YQFw0NnlYjgCwv/P8ZO6TtAWeq6cPstWdu6b0X0cRLoIvwigWTq9faav4IBlVeciOdxp2C+Twdhy
FQsfYVO994C7Ap3prj47dFPSyTMMJ7h3RsivMyK5bCbhwSnkqhtFlZzTjsBfBIROXI/jO3VpWznU
XPUyrG+qhBK0Au3X3gOvIn7xIKXcaXBjCqxz/zE8ewqi+uLg3WkoouzD96hn5ZGd0c+0Ut5z2yYs
tQ2zE44xEKjhJwEByYXr8IDD4m5Q4dGXq8pU0QSSAgbtZ0F36xOMWKH3rBftBQ+xmSzmKmmVrli1
OI16aPMUSiTSM0by5YuVqVl7SQ9vJdbhAZPVU5wzQ/W5lHfFL2//INiqHBTvxKeZCfv/s/PoJYxX
ydjOewXvixWYRghXxxNPkb8yvvWWD3Ugon18AiH6L4Nz+fiGOH56XWQtCPsUM2E/iufwxH49H3Tz
DCXfbSb9I20r3w7xadWOrz3Y3iwyr2j/bQRQKE9rM2xsGAHe9ogXbsCh5bG8N599nz5p9JqgWq51
bh7k0JHCYg5sTyH6sRqZ1NsCFtU/n9lp0ChrBUjAgWj1h/k/i+u8kc6L+gRjVrqv2vwnAuuj2Os3
7rA264esu1t9Rx5AS5zj8G2UEfaSRyDATX9GUjf17xrGu6RXnTpNRedSs+kwStJd4dafg9MrUcaj
sIGWxIOcAtnyR2nQqQtMl+bJ+wJfEdXr/XzfV8ddY6nHJv8jz+mRvN0+Ve1k/oV2oVwXiZLG3Rd7
IWcT/ofMF2ICe7AIjdbf8kIXhQxuVTTgld3CwCeqRsPrGBUCYashSIOvJ3UfJH7RN2flW6qi8UKz
zAiwtu0/Nb2AxFU8CI7tK6levgI9Fn+bpXZ1rLrujnsfvoz5gnsyUPqSKZMwdePhxtz9lWnohady
hFUASwbKyiMj2UqQ736JJQaD6p3DAjun0paMy4DVb/RehWRnEO0yjDZdtKkzLF+D7TmT9UBZGGqc
Ba8Wpv9Key2QzDRGh2T3It/7p8CAl2yXfLqPxLg/FHuIKSPVOtpOYOgMOLeICGlfJ5Cxn1Xzbgno
ATdJ7a93C43+hs4xyxm/kM5LWM6gnfHGrsDeysPJ5XvmekzzOFuxpiqWNvyFyDBgAmk+CTKDR8iV
u4A9bNPIWIQ6m/xl4j9sH8qT4DkH34qVPQytNMkTTzD5UYqE2jUSrn2mXivMRIQhVcZaiTI6WfUb
qYhB077pLdG2j8MI33+DanKOOsT9Gb6UpLpXyLcYYBNmpU0Oe03tNVZobbNYAU6aIAVwifHBfkQL
w2P6g3NAasFDSTZEkhnLEmR5vyHnuM9Fqz7NxNAu/fbz/XHF4gL6jNylZBs/fTiOHIYtd0XAN3lN
98OSw3gyl+Zt5xyNRCKOW2u4yfOz2xrM8Wqu9QCklUbjgp7Zzv/iTYK7fRfr9fu2qMbjl7YujXFu
Tvv5y/9B6jPHjDeOaMRBg9QKwOz55AOXBU29+0l+bK+qR54p/xZiy+wIgX9IR8yCw41+oc3XhX7R
wOAZ4OyjxiM52T09kPM57yMiyvePLcmwcUZ94qPJ2F8Zr3nEbLvWF9pd+I4weHy0CX7PZamrUBL1
Ara1LpK5YS/067r7NgPVJn0iq6uMUW/ol+v9fj1TbzdgVJAHYpxJbjmDJeZacLdJzExMD05nJ9e9
bUfBsb79TzbwouB1KGaWxTcNbXb3xAM1Ix5vYIbT1M8SD6zQLUtSAXX14IkU1mC683+gbeVCt7w1
xyi75w674L0u2UQ4+Tq9VtIOpsm1s4xO3wLyOd7jGgTBS0aq9F7wWpjqKPg1ddYp1GoNBRtBwB2X
Ci3wBBVVsNEqA+QZeHir/sAd0SubkwlVY3epyHNt3J6h30dPtQVLUQMQ0CqXPfIqApqXMikHrjs9
9Q6IAXHffLmjw08qh2F4umWU6Csj4gmR4iipoqoVSUljO9D3pBAc92t0dBRzbShBDbYtTQs6YVOf
4/PJpY54B1Gw4XzgaS6O7TrwbfEvxc+LK2B7DPVUfXJhIU/8iMXh2jORtnQIthzVv2U/VNfPWaO+
yO34fRY75Nu1+PVTYNyeFq5NQRvKBIVA3yIs5c8k+/1pOzfA6BLktDEcq5OGv7kJBe6d1UuQ55Cu
/wH3dFUmE4ECZwDomMZARqZODg7gCVdJkEGnGgx25brSiC0Jp/WG0iNkqgOJwn6qzfeMjswJX9aD
VrG8JgfQgVfmL+YiH9M6gp1eFEFA6J/1K2iJmU+vGE7nHL1LtophJjalOUXUvhD0ljtdxaLqGW01
cf0HXVsgK8ghzCp952XaRUKRj5bGFhlUuGkbWAfmK5eSm0p56fNvthWNRqjA1wJFGwrbyeZ7ZWEt
mxyNCwaDnLuhRoaw8ydp84SxHMjhv8IZI59FZB17S21pl1Su6LP4/7M59BCJfeScoSjlNxjAz5rC
wt8yoWF7d67fkI1Daws/0laE4GomZNIJKJ9dSjM6u39x/w4WO5fFq0oQPS5xByMLxgA6u/C9KRxl
SgoN+fTFALMZ/NHgaIf0/+2jWCvUQzeg/VgnRuyrrPQfETCm0yz6L0/kbIZ4nUYW/bL+9MVzxxPZ
nMlncII8qY2AjUijeb9dixDu+YXaesosRiX5OQ8QUD67GCygHitZEXlgsII1Ar5+7STZzuscRZ8x
oErvfHZiKIDGOPRSK9ZcjN2xGrbqgv6pct5y4wzD5l5qdA7s0kNoXq4KyEHTzzZ54cC5mteHW2iF
xj0UUEd45XhR8GKPzOARmAM7Tu6QLiE1BG4ZO9kEg+5T/tfbreSTLmEf9SdiHFgPNnMaUX2ZLgNS
0bQsi0pz3TilnDt0CosFom4PCrFxppOavCemPZodRwRJrmGg+jLu5qSUxHVIKEEsHu6tVVh2auFy
QGCDVCBBTvDOMEKUE4mX00VMI8C1bowR3CYLhmHveH+sUuVzTq9oi7JqnBUlijbxudBiRrWmtCFj
96AEnQvOQcfzFlO8ghUhw4bUv8Di0aynMSbe18s637n9+jaIobrGH5NdQvYlFMpAgT+vZDK7Zvhj
+SF9lQLW77lCb4y+Tn1rYGBMDyjbwkyw3FWdLLZbpN05pApir3eSyblTioX5VSKKdryXMNKTdW1f
HfDQzEgdqEu/47v/gr1ExyXXRcvK3rPgPgHhvgqOdpmN7FLX7oBc3OvF1UOqNA4HKcjFxeOyl+VH
J1c3qCtlD2reZTgzTibXH+SA7fmuff7Pi9KWWPUVFmdr4YMcJ/BWPlfiT0JbbF6aCpdwro0rlM/U
uyoRCXg3rqj3m+O4yq7jSKt4B+nEJWvwhHnoG7jLYEcKl8+hc4UXsvNB+8JXITeAqnwuzbE96viZ
DKL2dWS+lgexEmxkc1MP/8oG4Uo6xT/enYU4eoOAUo0AU8iyYvEO/ZS0BxbKdOAAN/PcoQQLkK6P
Ka+azqX0LoSZDReJMkNvgyxGafaGYMvT5VVUstnH+X7aCG4ct1nmaL5bTq2Vxk5W0vmwns6StRJh
/Lk8iVh2sw0ac4GUhfcNIjRka9Y2hah2ZfQTZVu0L7N5OjYYgmBxRQLQ7z4aGDOioCNQeHqnTsKz
5vN8u95ibgp2TxYrkuty0yFMmv719x6Q2CIMr3u206oPhf9St3LN1ONAQTqAJ3eDD9NaRRyavK/1
L+Td0R/HbqZovAY/ZK1Z5fNxXQOfhLyjBXr5kCPYia01gzLl9TsPBRNcxhnknZ/o/VoUTHF0bxmx
vQptgAyawKhwtL8Q5rM23Cz38gvXVqoQtCD3P9NlTk7HQwsKOBuPJPGajw9vlz9MdJh4dWo64kkm
dwZ4z2X2jxrxwpd/CgCAKKhWsCY7lLJ3OMaQRJO4dsPQmSkTdVkrI+nK/IFG+/0yW+3GOPAn6WoF
FKe3RHIcmNoeOIOaFW9NclJee1nSYV+604ZRBZqNPUEDXXeYPVdXEp1P1siynNXDF8ddDVHa30zy
To31at3Gb7F0pYyvxt4RLFHDEPMW4BB+7r7ntrVKeYTLX7yASaTenILp+xd8qlTVEgCcslBjTZp6
emoPqlwSSxhzBD+hkwQORIdAryikj3pprrEVb0oJisU0bongsWTzrRU/tPcRLH8Z1xdDPZj978b7
uNij+pXyVijpmNokRd0FyUiz0fgOn9JWRdxxlZfUEs1hFuT5LVuIXs+94v5dNvpsWNmW4pkIZc4e
ua/0k/aZoMq7zmhf7jue9J6MMHqeIUQQJeefmFYSHxIClf4BoRQ9CGkVVu1Hz2wLCRpQhTyVV7NC
Rw90dhalZcJB0n1YDjWaj1exy5ZM0OE/Q+iSWDEo4qpRG3dcDljSnF34oK8pJiGj+XNuT9XOM91k
Capoxjs8YTdriB8mh2BalsWkMA6w/eKhT2pcHShsCkYODoXan5m/OrhjMEBcqns54scjcHvoBuCl
LWjAudixxcngyoE015EsTIiqF7T3JUlDbcFTCWfQfFqjK63tsJZHgDjG0I7X7NNjnklzlxl1JhhN
7aedFWqn8N2eEqzUZo0o+DJLXG3wLGy9BVnB9F+L60r8bryxCOH0qBTJKUPM9rZOuIhwRNX90eGo
XAYW3erNXhDsYt6y8NauCte1y+MO/nsAuaxhULCV09wCL5/X0ZncnqkO1RQWad9RiwmuzZMBUaKN
atfdJMeukKfUpzqZKCq5BXllpY9vmGyFy0cdClgo3DKUwVlb+xm1S0NGTMH6b8lFVwO65wQQM+rL
f+uAT7oNWYwt0z0vGso95lr3xIfsa/xVBKKCHl2finb/6S1pmSKLdhb8KiqS0oVkSyqSH3uPzMzj
wKiFYJIEmRvENCH9sZ23m8azE9gjsTA4wSB1uXda3Kh73eE6UavSOpXDBt7Vfxdrljtiy3z+2EAc
hO/0t2RYUsL9C303gMehW9hqhGr/LaZppAyzBRpTuEaxlW/lNl4bMTD6pXvzzIhYtG2VyI/ijIx7
MTFb8MfAterZOHQEMhrwUejTRjzf1pR08cg+gmtQxTAnfZuoo9ZJYDCgYzmkWEGqfZJwZwZxK0eH
XIyb06beI6ecxoE/FUgz/wvPSPPI8+bbJkcyPIbipgrl0EHMuMCNS/3+FwDRz4SwNAb9bzAuKArX
USNG9fyTjEembHWtKkde/b6FysG1BEEChX8Hmo2NUQLdALVcaRDkXvdpDrnS+B9HZ01XXmknN3Fx
Vuvg9C2GPX6l8M1UCys3lEAFjAqMhd9Csg2CGfty0pliGlw2Q3Aah5EQ/J2L/xb82d8fckXq6AYl
Ip7MahR+rX/5ETcL13qHOZuwk0rYgtuO4NQ/vi37eU1p9cGtld5sHpBuET3whX6Rm2qOxjsCkaMO
qXJW8hZihfwY4xC0WQkEUUibt/bULEZFd714jmgDHO6WAAuX43NaOkaai0l4JfPNCGpmihYLoxc/
tacOVY/hy2UvtjQzwMK7hp4e4qIheZIklGQ9Vefd+JLZlhk4yAWQ/lOk7KbWPh/1BbrMisVhHez1
0TgN5ukQJzJoJFkmBL9EHK3J8c4Cn+TQU64FSNl/Ik3dpbnUL3LKSaI5+2aHeLd7xQJ8T60Q4m3e
XF7VwPlF5QGz6ApQj6EtopaAlUMpQ04Tqx7o1APmFZ9oNMsqIb1u6LNZVA3FWrbZ6zOZiCY4+F6z
sGoqQva7w1VVthg6zo0N4bImD/1UaX3iNUss7DIeTVXcSCq1xOK2qTfulDmBacgkCy7VmhMFFxfS
nPQM6NItYBNW9hPJ+MmgfMdPJWl2xDTzFb7HDd6xKUNGnYSQx3ekWwf4ViXa7nCLXq63y3HuFbB5
+RfZJ7QQUX0P0YkXxsP9ifabRZod4X4eOIYgt4J+liozh698fRWN0FeQJjGab3kjXsZ12yKNfZwK
52p0DujbLkJeG7l3oLzHC6yHg4Ckzpv4KntoDm0QCsU9+yWb/zNGk9GH1r2Jl9LH6VIAnd9Ut8FG
ViVpH1KRAKOVa6g0MR+35F0g6BVEWCTOighFMuzYw3Me884M/dEB+92JUG9Rxcbhsa2H+NauXfqE
DIx0jkiJNLWxnxIqWyWEceMKXQu9mWnzTisqTmpygcINoZVitREmI4zR/K13BGAzJV/J/ST3ecfg
yJgakLaTJ9g9GMBaklZsCHCpWcXQa1Xxjx9hxJJ6JV0WTHn+UCLEq7ZFj1KXBliAadMeDC/rRLg0
yUaKC72o2EMIourzd2GPjFFE7TOdJZuU7ODPMNV/dAMtUhbi0dEKYGPgLc9rPzy20KS/JaQfEAMI
FinCYE7qD02qb2SbbiGi6GLXaippVXyq0maxipUIf30ZcSYe8sNEEeJc1YZ08ZFEjsi5dsvB9/Le
VXCd9JRi2D2qKX6lCEmjRBmd5fgMuSVhTXPVUTnBhDm8d2XxGzirMq9drZuyJ0fkMR4ukusQGxpl
07MyIDSWxH7BctEdQyY8LgFV8XZhrWBGx8VNLNhN/MHcVTDV7r6DqZ90V80WMG3OmmmaaVFMQtz7
qKHDCFqD/jg9hMiqSl5Q6XSvuiiZj1Wp56XGy0xug/RXHQKO5idSDV0AousueomShJMOM7/e+z2N
+WFI+zplOUgBXGrlRYOfRet6wWfP+D2SxJ7IWWLWtzPKY9LvQUzSuIEK7SojjiLUpev9MnZV9Z5M
hLR59Z7tpVkfMbvDHSLlxmMluHW/7BA/Njii1in0Kyfg2VtzPpKaH8t1kQGxXoVgrOqbptrI+THS
yF7WapY5NJvcGTkWEcBQVdwjF0/gmosMarPMLJep+lmuQFb2QSYkomJVPX9VKCcHTl0dkwj7NXOl
+EIhPVyiwDVEAad36bs/597mog2k1YEsfBUl23XIeBhf5b8EcRkXtn3D7TnJoPFIkOOgnDleh7b6
YucU6PVBrljiPeTE93aZ064CV0kn+foAIT+CQuZ3USJtDoQx2OKN5kRglKDI7Fu706CBf/W2VXdV
YnGi4NHNPc2ByQs4yVkmK/l8JwLGGJxScb2GsqlqkPgo9S2AThvSpkrdULJmxShWj040tLBfR7hj
7858jldal2ZPWYEKxb3jfjTZYaT5XVIUJLso9BckMMp4/GGMWNApcbKyE0IAi5LLtt9LbD6wamuQ
+LbU0Cl7pGbCZEVNFWEFk1ltj5aDfejVBdNRRgBOmyu98OOF8r6iGbh9xnWfpAqH9i5zQmeJqp05
P0G/mD72atMzDZDgeHSK9rGNOWOcrKSr0fihclUid8a0bqwEHZFlTAH0VsDc1yyE8HEqmbaC0enf
vhndf950f3UvhUKESATsoEHIHYweVgdFiUmQHrIajzRRdaeTvEcQCvmJBEshdx9bQ7gZ1BHHu0ti
30Ggqitx2+uoctv+3yavkeZ6bZtf5RgjAyVS0g3exdV0KERjz8IV+IUwT5MyPcA20Dp45X9+jXtf
POAtIvOd2ZXKwSaqLlDYkynpTRQdO1N7DSyrmN/yPReoL4n447xbgYYddKoQk9ob+ltUvxULC1z+
bVKecoVLktraDRUmo3l5u4VCAqLQfJ94KgDF8zSXoWjmLa+fyKH78S4/hjkXbND+FKa0LI6A9mjT
iPdHA+nKt79rWuva/P4gttbiC13Sn46PBlvNs0H22hS1h97Pw+ykv6T+WQ69B2YNMDgrHFCeOoD8
mjuW5a9HKURpS1JiKy73+oYMmE05mCiopdYAT6DDfKUjXXfpCg70gEY+favC9cM4y5PgilkLh6Nr
DQXNxfbo7DfderBMEZYHTFaHxnGT23YDVstUMslvXBRiWk4dlsQzVnbu50mkh25MM4k54mXDq43h
aysSFPKEKee0B9feA8adzQjdvrucMpEdzUZU9LJX3sHGv+Ca8FS1JR+KXWAbc+wUTYh9kINyu2Ek
jPbO05b+PNOijXtsCRCmhF+lgFMsxaH5sScyuVp3kZ1dNlbFrz80uazm2cgOmyloDDGaXzDB2W7V
9z2bCdSNgmFk7/7tD4HQ8hPAAHpJh9fwhuTu2dCuZmmqVdSD7f4vOyV15cHUYJko9YtES1mKZVuU
Sl8VKPtz8UH1aIjpMp+d47Nw19Hif48fTGIRyfnwwYv6SQMZ2dtRSz/1rT2yykUCCSRrSYYTCz6r
ZjhBHnBHqz7ncHcppIy1mCO6cIFVCDk4DaZz8erPgdFueYuKDtdxFpNrs+eHXjSSS3PE7jFmCxjB
5tAcPIpe+QQ7NkfSUhWbyK3k0rMcMhVgLSSjZiJlMi69aANP6XCE+nn7yIHnUZOUtZPNz7X7pT5W
uHIRdB/H3ipCPKctIsb0jd6GCuCt1GSkUIw+EK9q0iqUfKK6jihykUVwIb8MnkimEQyCSyoUroIY
z+vgmPj9+bYW7zOUHuV7SKrmgCbwHTej3zLbn+T8/DFHzn1uzVCD/xsfzvx5ymEilzBxXHbczq/o
d5jsJrmiKMf9GkksFW1+YUk2oOTztJaFsHLHx0/uBJBWJzxnok76MMsEltHDVfaY2s6by9P8rGbt
Tdqljihx5y+xVgRcDbUY4mO+W7l9znWnp8cft9WVvLHF5mu6oyW8Ua9xQZqvhRc9rEBxlcfCbGRs
lHzvgjdf28bUWiZOUVyROeXb4BYcldGfYQa7qUvq1FCBKzQNY87c8KgMszn9iaKdTIVjmiZKAl54
e5sRxUBR9nn3UBJSuzKZ4S6V4MYWgmcPICZtHh1Y8sLgnux9aWRVfxqUA2G6DizBt/OplOsr3src
F+G0pfluJ5yklAwXKTVlqigiGBD3bV3YIQ7LoLp+mPRL7MgE78gxgc1KJU2aHXYQyyuTtn3N68qX
Y9jVWxAgYmaSH1iOvm0HgXlQXXSF6uWVBZCS3ZDLWPw7ApF4/hPiHBCk2N8QVM1SphYahHHAgdL2
TwT+bL2yMuMfAWooiQsW7ro42+mSfNMg1mYbhk6FBPLMC5n224KQ1gBE4M02/9163UMscWGHBjzs
CXOfpRJjRVvLBDCL2W7+3W+pW6bqYHMkK9EQvtUzp6natmapUyaNqAYCX9iyRhzZwgu5amvL9sjZ
HNwiCO4ybZjZLp3OaLs20eBj5k7FVbtcuniEB6lvNMezR2kA7F2EgmuhOkeefRQGewyOsDA3Q6+X
WwPr6GycAg0AjVh6dsFUya3MB8asSLxl4yZwBpT+1bEXQI+Ci4nLm8enY2B84JnflPFxEbrhnJc4
TBr0D2BBOtvBn2S6dPoUe8/AZwUVM+RIJ0PBinsdxies3VL3Ll+KZ2SqVGmMpwKRdavJPrM/BOsU
uYhhbw9XQWD0q60slwdrCTBZs2Bqbb5nUORgwBuuoWIPEQejm3jcMOnV8j+yOALcOC+UmSOzSceH
NClkmxI8c5oV4Bht7zCJKs9lnZ24x8sQvVGpfAbT9fUToe8UeAmExkzFn7v2/CJGcz8FRBLaL0XG
mr3pzD7da4gTU82SpxlwvEqjPFUqmUE6T1ACELqMHQCA2IL5J/9cLJyoGJsm4jrbsxuFC9ZfvlSB
cMnSKTtJ5WcCtevDkMi3YiDD46agNM1RESGEbw2ItRMDOprTt7Gn46jg69MUBXx9yOwg+v10/1b9
EVvQ4pW2bBZAd21izGDtLFpanbob98UxwrS8a4drObyQOwE1rwrf/gnouklEBYIvqwc99Cy4XITk
gdwVGJpvRvkE6+Zmhp9+LTRnnoy9vHd1qC5oyX+M8KVXNKK7iVJjB6NkGNP5xnWjyn8/k2+txni1
DBPo/QXk7END293aS4jxUm8cpcohoq/GC7Xxt64BF5l4jZZ24g1U848u0+OlEuDtvNk90N1PPbkY
RpksOaGOYP4QaJv/GJDfS0vhY2Eh7vyrhIXbNvBogZBWR4OKfuFcWDA5ZLzfKzdnypyX2xseWT6E
6DfXcq7b3fjG13tWsKz6XhE7W/lXYUvVFhdz/8CSp/bMoainmy+Uw70wQt0vuvnqj+JbVFk0Ligw
m3XE7+xiwZDRSrJylrFiCBwihw8n1R8cWPfVXr/oz65jzqRL2LGGU8Z5Nb7XNBzEnQJaUfqF2JLA
AxmQmrk+XnyWg9fnM0jH8ny2vh2uPhrD4FayM6S5WOYXZQBmYKgOf4ZgWDW3dr6fO/DUr/9UfHJt
XpU7AMtbS8+qhy3tRbr96alJ6K/xBZaFZ9EjSegXnOEjGeUPj2IgzJeZwTMAR3rL3vk61leergVN
JZypiu3wiEiIJbqcOCgjiGH8ykrH1V6K8tXzHk/aQvIoUNSulrrR7h/cEpFeyeox4eW2X1ca9Ihh
dFmAN4zityUIsIVPEJXEQPP4+zlCskRjb5Psupd3CGcQ070ny5mBMUyGOfffZqibfz7Hb5wpbuh0
owwCMhXqTZWHeX5ZMGKiIMsxJSXQtSCuZjzu53QapV3QSe7U1N8TZmMDpdyOyP27ZaAaDuRlD9zZ
uIQlMakfl2TZglVMnz4+lz7PR8txRpArwlMd9uGWsFgAjcZUscyyd/p0uPrBxnuuk5e6YggLMKw8
ZytrCByxSDy8G52JIhkJ8WaS6CHDXOstCyLAgTSap+qB0Kr4wK55jRw6CoNTcJnh+HWTyRzVNPb1
Z70iy3axzK7Qxk/JiPk8bP+WkywDY37AqgNRgFzoB3Sd+/LRW0YVDDhn+w7nUEuae+K4uF8iM+5F
6HezBTl7XQwk8ID6b2AqNk4h0Z8Q7riykL3pztd0YLO2T09niFIcTIsFMfeJ0XQlVoW/76AdhqJU
DSgPM5bG2JwW42SRes2YxJi0oDWbIGoSZOcaedmr7+ALNhtisyXP3ZW20H6V+/RM3db1jV5GKF5i
T5P7sYwpFHzEKF3XLEriruaXRBmAvtn9ldMKzO8k9oPOSos/icDneESENWC6KQxLHde7Py3DY6bR
/8G8nZP0PvIpZDZOCrlyrl6bBWPzh3ZDAXUr3ZmQWGAOSNa5QhmYcqI7UNuPn5Yqp4K94OrJe3B5
iaWGKrHhn128iipxMQJhLSiJbodYjuHQpd+hnfncKcY2z5zRRYx50q788PApO5BMnZSvZVTFopv4
o+Gkl8IAy2J76wKllkG6MYpKP0owUYthpcalQ7BLj7yemlLagCaqRXTDaX1+z9zfvMqMq3fKbMOh
CMRJT974pL4mjcnVOND/4p1Vx9hQkMmAi+Kgpxe9tzNkhjqf0jslg1Slz7os7+kA/1DMBpGyMnPe
jo0v6XjJXCuDPFVLqJe5qqjFpo0rcVSxYGKKmOvT9iYJLRdR/x0Kb2VLnLJrlaaFFXW9mGgP6zt0
oO+uFVMvrDZsDKyXa8kHzY2aDdI2zdKWc2zJc6vT4TW28WGcKXjYsWD7WqohHnAlpGTt6pdyID1r
CaIr1sGkZfXudP2t9VNrhMfrYxPWNPx/XLWoORP9BM6B5E6nXKf6DKSzLti0Rnzb4tkdnjRqthIk
DaJtLw4JfYsuRu5OWFAKM3C3fG8k0IIVuv0lGgu/YsGcdtlnZNJeEoSUop0gBqoKUxC/drdg/xBd
ycIGiJDa3bsb6PPQiKe5lcRMr003jJOZSxXjLe8JJzksVzTbCENXN2DURukEnDTi7hlboWqX+J6y
X5DzBLaEs7wxshLl2c/O61TrzOcal7WsLhUWfTXuqrG35GScJDLohK5lbMCKp+YnnxvUaeKB+wnv
1j0TM1advoAVBMDjDJnrC23SiYnJUG7ybtWNNTR7wHqUTjHbbNv4cS0/kJNGWhF83BNWn0PMoMaA
4v9EopT1RzRLL065JBNyBb4qCb15hnwcF3FflMf10Bv89v+vSYm3VjcU+w/rJm08STdP3V97n66B
sa0pMp4aw6PI9935BBS5wFjKvurCwpqmjTSkw1dCEHjMaJQ9qG2PoHFWUy6gSfT3EjNjLOsai1zb
sJlmiOJC86EjXav+NiY/qz3x5+rnnFuLIY6XMqUja4r6XOZ10h4D//7icuqIpiVjBJEgOum/bJXE
65yE5c2sGoA/PMb/8Od2u/5907IBqXqHkuaW4bbobWDYl3CxqjuVb4JJK963ggwwz8BCTqh/lEHD
33cHEPrIhZn0BBtBrwRw1mHpxUgWY77Ygf9KAJn4wBRRXT2+ilCJZSIz+YVlHltlgAMBsJN3CvSz
idymz1RgH5Nsf6EEh3IFihFFKlFxYzpYtxEm5cb9k7hWPj6wovVWQE29wPuOliR6wQ8N4AYa4xb2
Md+jDAxaFbXhwtSzNLXP0yn4C/2gRZf1b57zX4VP14pA/5NPlRRCOraU8QrWwXM7ysz7igh1ddjv
MmoRK2g5nBzKvRbGb0AkQp6Pb/AYwsj0dTVsf0wbeH7cVXK3bwWlr8Fx07N7fyabPXj9UJ3ShA78
f4aQ3cnWSV6CqbuN4USQEADvrk8nSJUcMl/M/ss2S3MVrjX+I4o/FlTkDYTKsVD+6Y8UN40+g8/6
R/zWiQm5tI8Lic6ac/GNa3jvUDTTQHayjjwqpK0v+XDbIn7WNMbiVerSoFagHEjcfME+DJp8X3z5
OSsMkcJD9eZOWv1eTGRwXXdmehl13sEZfkLztff7gUrNKr4nhTwbQ3Rh6nDrrOjDYvlN75Rdb+DU
kjUbZzNScmLZu7+k2Zm1OnUyEKXf3n7ErcjPCFQMflUotv20+3vRCY/5nxj726c/1jDEhHOp7rDb
CrHJcYmM4pBWv6VY7cj/UegEF/Otb8abacJhSFVMkGMUt/obsBDeKBHaXGmBSPAVY8K+r3GXA2qG
jvKUb1SL+NByRHZ6lYnv5ClgQGWn2mLvYesD/ek3ptOxdKU8OFp5vZgY4SETdLeSs51x++RQX3D/
RtjgnmCUSU7eD8RlYKa5TQ2oDH+0GT3MAyEwuCC/xwnzmLh8pR/oXN+28P1NkbhqvE8MC7e5pBPD
QVrUyvXZV6cEe/gSXbyHt7dJUDOGIr2X6NXBVrEZh1VlgyD6LEsmyhnZ5Luxh2oLjK9tzSQ2STT+
Z4iSi66E3N5Ab8ZhzuKZ00bG2pSW2CExX5m0YC9RGXhTTaz8M4Ft2YWbQ9oyaoZLqXpoOtmlIewf
x3D/0iepSYf2+gl7hUKcBrie0u5kdNq5U5EbhxbbsGYiC/IVHTK6J0dTqKet61OmwZCl7bZ4n7EH
BuQpiVKMeXcmjm4Dsf0pJwEURkNbNe/MxXiJorWPmd/rdXTq/AciE7U+3SNMIm4lRpxC7ctslU5l
1Yr3vP+H+HXRwy1tcrcd1NqbImO1gb2SDEOHNaWARPTmDCE1JwYf1RRQRxEKlJeHOtzLPCfcCS2O
9OJ9hi0A9EQ1myP0EnVYFbQ0tU/csjs2l0xOW5oMAf7pubQtzKcohy3o3DJQYrx5eB/0nFekHaif
22VSxDMIMaefLz0Zc0xU6DgovRHqK/itaBTpiVZUVrZFpvTbllm7Ifw8iIDWnETzO9kcU7pPcMvV
I7L8Y4/TsZmSHZEPm3o7slC43s4d1ygPWcCWCdqYWpCrqS5aNE8gjFndiYZWSCGzA1ReBVMoROyQ
SXAuRo/+d7A3krH05FXqXJNZT7e41QIDR6h/vFQLfoXyH2Un2VMT+ZRcdX5v/CKf+yzw0qDXSJvu
4NLRwVweWT/xPiTdM+jcdc1hyGe4gFH7Ydkz9qtDio4SagL5RJ7EtWDtl5XfKGWUhxDNSr71nyJv
3xEQLQt+i+5ApBG6d1+k8CWkrUT2QAtrXfA+RwiNjzD9g5P29Q4RASOum0dKj620rsPLV+jN1RPc
EW6OmQ6a6Z7EYuMPzxUGUlc7HxmXwghlNsC9qcBTmzi0PJNt/lp/NoAG0nNrROqbv6Q0wXyENOko
0NsRHucSLUvYTZnjmx3KzhZo9eb3xy5h558UBNyX2ajVIEccplzHXsK9A/x4eOAC1Th3iJ+kY0zU
Oi4yHib4LkPgnxN1hfHEIQjJPcr2PnscXKj8DKaIXqrSeqjTKgIOkDeZnlV6T5Z2hpxIitr4yJ8l
1kn+L9c0IlI+npKAIz3M3qz0/BTr/1fwDKuYarH2G0QePBmeHelVUsaBJAevKrm+e5CD7spemDdG
LnRWks4OArbxJWR9UXaOBEorJNSqgrJ8wJjz1Q5PTIGsethcuOgPZ35iAffKchNSpMo6w4BcWBsG
nHxuVMV8feAqy8jTM+rjrDI4pnvLou/S2fwyG6UR4uRyFQcnrpctGHYz9A7mgLFI/Q7iO1/iDf0k
X+9Y32oGHFcqwed5lve0S8HIQHpttc4v2hIl5jk9QLPcXe8rlx5VIsBgIsvuyAN/fvNE/Yb3gElT
fOtj/4mclVhDR9ZoSv86oqkqawUhgmbX4mHzGJFXksL8ssAeotKHSohNFuctOlCnGbHMb3J+O9Hh
kVrlsr7icz38wHNI8QT8yXZjsPSln4IaT0zYjU649YQGuwblMYgh0yrz35C6ph3idMPhKvwZnwAF
zIxCEId/PfIC0kxxZzhO6uVtO2bTcYIY0hYJ8BgpXEVohmlZPBKjuUPKFq28AXpGvKudaQ3uJdXg
lSlhOZ07prHWGDQF9Xgs+IpFEHxDNkHUVw7Ead/utS5txFLdp6BiuRLc0bvwWf8Vr40ZTs4ThaDe
sclqtXSZmwq6DkPyu+rccnWGTbnrRowRKSVixS8y7wshqmXkkOypGrGYxM/7Q6SiYEaF0zeWMJOR
D2xybxfFlssztLQz8ndmV7PJC706x3ey2fOnTfKWxyAqNpsc32vPPXBUqP42tAymEsiMPpL51Dqe
SSL5HolgC4tLPuzpSjvw9uvRUNkLLdpZoBOc+T2vI573eeDSRWCUHRuktEgMNhJALOUmYMlNRTNo
ImpbUivzLYaMHqm2+HD+o86jQRoMnUk1O3VaUOkrOaoX/IQTu+xqM5sIx6jDYoqLqeSlT7wDSNhd
UBQgVPChmYMu1cDj7G2n87n3bjIqcMKt3sXyuf1opTft3poaRETMMKD2BQUdTafjDksnrxt6A/ZZ
W+WT4AbkhL8BjRL+t422Mqk4L78Z6/85BszaJQDaiaJ/EY64P6i7so0Rl0W5TlczNZ+gZvzoFb/w
DdtFk14MPiSie3HlnK8qC0EefPoqsy41gAsh7sYF3eBgYoDa/OYnJXF2Z/iIwzu3ABIlaSDjIckF
HpXbw3ftR/fYlS2POtBvUgCDM3iVkLfrT9LaqZd+qq0WMh4NgKPVwRkTp+JN/ivEwjY9x6uw93/z
p1jHY+oToULP7HLKY0Lv14ufRRTqDKfuznTjKmqJIUr9A8Q4UaPdbii6N6Ip78MMNGpx7YbROYdF
nLcL4fh7w2QCX86GUrD0QX4qW0O66rtnnnNiQdraqtkrU++v8AjNE1GoOky+AKn/FBOLK2k/Czxq
WvA/OSoCi4DW4434sS3bdhhQXTMVStCvJsort6g2Qqi1106PGdamjao3A/3R1oEKAMWu2Ciz2X4w
GpgLefevkNfSzCqZzXp7nR1jeRA3SeoouJAu9LK0Wez/dNO6/1DGJtGZ++OVY5nXvHEtA9wiU71S
DKWE9bcj1Gd2qozwu1sSgl2pvJPINIw24eYNgRSMtqTAyRR1vugAVVhpBXoFvWtu1WKH6ubcJLg5
wLRRpeXiylPSxs/JYrIWXk8QU921SvI0A5Yk9qxKxucmyXemy82Uz+DmU7IF94lLcdejyYZmoX85
6DUBNHBkPNXvzkyUbyvSTGB2PED2gmFfcgkoJXVRT3tfx8sZ+eLkKQNMUKR4WzYbV8eGXvLfUfJh
5Wdl7MPwfp9wA5L0FeJxNOGhwOsc24L6Jitpgzyq1vAU3aRkn4CR/a8ixuXDBFezEJRpsnE4L7FC
I1/M9ou8c8HFAyiHz6PY+YKs2qdEqyDMgDa4+Hl8cXrr4JmvBvrKr+eY64/kSoyCQOkmz5cY4fgp
iLunrx2t90nuGhSInUaetGPL/iMImos4CUo1IjI3v+dbpW7jrhpVVnd18/rbGdcFIgFanIFRvvsf
+A7gdFpveBEtIDPox2f5GBP4kgQ+0OwnbD5HvyMzTuSrlBtL5CuYHr0BGH1GrQUYdhKg3MSBurlH
NtvRrvElyNytyNsvbjzFp4YU7zskNkOgr45BK1aPUtHCysxj6r9KaaGOulTt24DEPjdkvvO5f2j8
2jI+2jOPZ7waybvMlXBaahUkdNOJcSBNL1sHL3Zj9r1jzs5+ZXyVxnzfTIz9TwwD4dX+LojjoBDv
yKxoBaRcf+zkpjuFz/iQbsBuN4zCCccv7e3EAAV7NMh1ilrHr17SrIpXknqKuuOKLU8F0Zfj9ZoY
F9+7wOjjVosD7KkA6QOs+9A6OTKNZ/JUU3/Q4lxBnYEMupXhY4quCEEIFqaO6iZDc+I5yTeei9KP
o+7IdOq3bmHYvEWRCniolwAsRlr2/R9PscghbZngUx18909w5fXZoZEUDdXMlLBTE6xhN+2CGV9X
vUIzX8vtuYWoe8Ue98+alOjWLEAxdzYOT2BvUxPP9BTDjVmVn20BMxZaWWP2jrgxRv1JNY124kvN
1je/FHLYMlzd+Qm3wU0kBkZDEv8PiR0ab+UYeL+QrFfiyhsdE7e0IacxaTPzNnrTZLcUYlhj8d1D
/zXy3iwwN1scQiBBqChCF7IYbPWx2opzeK+ZLPxsRJ18RG0F5Lw2c0eQMLIGkwYfv0h6kpa0fmcs
8qN2uvf2l6HNkxQanhumbexKe9a0m5u9wBqGoI7n016jrJckuzid763UBhLDI0Rnmrkz5NPd2HSG
u4v6dGIFjBsxcEJbrNxm9fLj/BDIuhUsj6bBACuV6eqM/gPQjBXqr513pPnHLhiNPO6MxclkNtRL
viM9V6x+inwBIOAUOjg8T65HhNqzb961VXckC4KKE7Qz48Pk3wGkHJGgBSfDDvaDcepWzQ8aXUKl
seUVxnVE1AmyCb2b1j2g6DNgBwucipPs/voUqjj+idqNYVUTCMT/Ai6QEXDdBkpI5GJnCjqegpl7
kGCFDz6NHohqLODkSIfN0/wQM2SUFcXwDiUPcwUi+d2Ux04bhKAl142Q6pKhUNpJ+BpVCNl3lIPJ
jvuIuNS0rGOxNhl37rgAS8HbzruGV05J4G+Y07dW2etzaRYvYc4k2AG3GhYTrzX5iwpSsGz+0w5p
5Jg207lQ84sgUztWetaf7kv1Om0DeLEC1EigI8CoiQg8WmQB35ZfbsE29y5K8jh+c5pRNxr9jW/4
iFnn6jIlH8a7rlIQVWo4qlURXMNQc9Kspe5eZ72RWHZ7y2aJ0eUQuHSqWELeBjE9KWcQyhkgCU4B
HhOvZMpU1m2trl6w25KO/nQfq0zQNsSsZMCvI8TK88wbmAk3eMX2YIxMmNoDBYi8/XhOziAYAF8s
ZGQ/XHrGwL4kuoaWthR4YAh/xCswdpgpOqVzPyMNcH8v/f8ucwUflWidyq/h5r9dpPn1MHCXcIxV
ephFWGQ4WFewbLXcMl7upxuWkraMoiWY4lkuJORur8TPJCwVsaqplD+Jac/aiDQnr8i6CbcMKouN
f8agTBknGx43MSrVpJgW6xq8Ad+25LCY4ZyxrSnV8WFAOxlZ/f0Ekv6bIiIhRqMkbn/rh2ciKMxf
hNzA4/02NhSe7c0tXdnLKVOoNTR5Qh9x3Dd7agzNJDAzR61Uz6l1CQ+OGo/q9HE6okt0ewiBStKM
RUkFHUrNATyn2VK5oqSckNOF7lQ0HIdLOrZRdVkocdO8ZtijPNhk9eVt8L8fswe2MxhtQAAQ7U9+
hRHHyka9yUhqOSogKFcGzYGJDrza6Uux9cWxne//3wRzOwT1+dBcsC0yX84Iw3SIdpW3UtuXwy7P
udhiWu0qrMrK7XCeyrN00mcSnxjS4EI4jPPZe6Agrv9EwfUNDyfzQgpXbotJ7lqY20/se5ymIVDI
ak2DSQAuSW/QpC4IGh0E2wh2sCPKhvzah8ZavCrf0aSDy7gJvLqzs9bp1dcY8+5/N3++XAaN/Ayq
XXDM3PKUgLUwOh374u5zL9CnYeX1dSMSt/gFYCVqdGNqTO8xHpZGXqmm0R7Z/s/iCVzsO3fMRP+4
MZZ0zbK8AUtvIEhTAy/JZP1V7AIprQO7VQ6Ie3V7Y7MaVAKx2kdV7l2hL1TxZ1qDe7dqUuYMB9Ni
eIi0lWz42juyUbWQkgihq0/cxVvLI75rIFH43hn8nRo7laRTdrrJy9eRRWhpBhJOaexoKGnbX0nU
s9Vo3JmiTIAm/KargcPYllpIg4IZMkcF0FzhNrhW8i8r9+/bW0FwT3SvV7dCbiIbwxJi8TT9MvB5
+hoPVZOn2Sq5PAPa7LVKri+vT/I6GLXbQqncf4CRlq8P3B0X8x5eHTqdYw+7TEfw5K1dqqaYLU8c
jKiRzONMFjs5bvmXcRypACYNd/UZg4fA93HwF7sSmONEkS55y+JDOfAVhZPnIkTMLdpyBs+CqUPN
pQvsMwKDVXZ1WQhU2asCdxdcubIjpMyVFpzG7a3rADF9XFKl5kdgKxz6VMM6n+krphySIDjbVGLl
47g8qKi4pEXqX8h3f3BgUGvg+ipnBFc1cq9V9r42VL1RxhUlpitjtgsYEVlYkIe+yZcl/doCymjz
Tn4oxKORx8ITTwhrcaolV4oO8ODlvc0pZCtLoHfeCbZKluxHgSWQ6s8SBWsdqdZBRMbqOcdTxCX7
DSen4H2UAAAtFN8T3CMTUQu/mYGOP53Dec675OD9sUqfH9/E6/smgEbbot3JJ5iRVRrImILjNudr
rqCst25D+dPKoXWo/yLqrjFTxOKB58OPoXSvwrohCnseUlrMUfZUztVTSDsfsyEBerW/Ulnyf7BN
VVKP8I1icgdlgHS0dYl+uEjIDc/K0aTzRf1QxZnqLSG2LFwM2TCMPcnHfdeE4RKtGCteRfM9uC6S
J/jRQRTSiio4BHt/7WG9YXzD6CbFPf8r4HA2DhWf+CVv2BfjOf/soojjr6yufKIfPg3z8Y08Cabf
JEOtvgho1+BraSge6oov+MAlIUdmTneTUdPd/qokaRjloGuHZY9MSqmhBTc94M7Pamwi9Val42VU
eLBc9Dz+gtFXJp4tkS5p5Rrq68drYuxDu9BVv6xZAdQhwlGq1HrUk3fwIkKPD7wPsfzOgTiudqsm
4ok29gKEl2yE1FeNiuYEG7dBrYkiZngSRN9sBAMLjuUmSsbnoRF2xyPPv4wH9WIj4nHXYae2thHm
f6wWkVVgB9/HJjzStntZSBBQTNJJ9q9YLUnj5xOPnOaJl44H2SOcjUP2wFtytodEG3d6y7uM5HYq
J36zSL1He0VTjCcDNA+g7YgFgkJNQ6PVMJSJtISvnwdkL7tc0Z7YhYm9PNGuCpQyFyS0bOQKybmr
zsXfr+z0qkv8bN106o6crnKm0cOl8VstAddE/8hdRGMbNC0ZdISs5Bv7+YwfZfyfj0yBcT2AUWnf
sfp4W5F+uuZ86V/pDuJYzf6xIgqNe/bDGru1qq0pKRyDS9YdNgj42bGJhB8lag95XzRrjQZeLcC8
wBx9B47RMu0BRWkytwwOdHkbudkm/KPQFsX5arqrnMdq0vy6g25AXZCQkUGHMa9cSH/iEpqnBBxm
0k0YGYRs1dp6H3y3cmtRLibm1XUNv+jaRS+2cC5L8ZkH08qqDot/Km9EPwnxysS1J9rsn8Sk4w9+
dpl2qnSfTD+5hkTo/EJmEQyTN9WIZuAoz0ECU31xCvIR5W9t8XRS8D3uXQ8XVEvt+xRWQBOVfiOy
G5ZDZrj9EVJ75e3ckGKJGlV8rRKiUZhFvJ48MoaWtvjdjRe5lBNQsb7j6fx7lQnREoIbHZpfPw71
pRzS/tdng7MEG6HR9/6JxFP30oL/uuvVSTdP+KYSY+EfLvBNIgR2r5GADFRLeKQz1dktbpV7+wPk
VNFXL8MRpCH9rII8Fp45LD6x28NLU5wHHJY4KYmYwcGBfZxE8ddhdbID6CtPSLicPBR3OKIdBwpt
k2zy7ld+87OXlrqzJHXNvuGB20V4M1Prq9uVCDIE4WF//MNpiZLiJwg7ShnbDXwOdfuNpyQj131S
VKWvs2DoV9Dn8TelMK3YDxTUEPG7j0NBPeYIww8Hic028ljHigRuy+w9FcrNQqQZQ4gn/u+CAS/s
mmvGoFxHZkoXKyPL++GYCD8zP5RTxs6fsMyPcjxemeg+4HQHry8mY+0iz97N/t0KfxOiDCmI2inQ
xeVt6TiYBkaWGSm6MYTtjT1o8j4S3LxwNySNWdp/Hfp8MqVhfEosZ+svERWt4X40ub9XiuhNKu7K
PavtdlwccpjuNhdQ8fpU4tltKjfYCqdrnFmB7lxkD5yFiyKl4zgQIcIH6j82vlHgUrw0LoJixjjf
3wr1hCvWYICDQ1i+VfOX/M0nxsXbOTLQLi02+IJCcUrbHJAIW4Dqok0do24UwfFsTqgdR/pwgEjL
CZmTeQvVgXr6yhrdHKZJvBKW1fUUNVgCexwxWnc5cLwhkj0/ag/krSaglO4wvMBveB3qfU0ddzGm
FgVZFfqWvnexj5KWLlCffLNzzPAgomBbpfi4LWvN+46n9Vq+SPuG7LOzCzyW40H6f5apGK5k2Yve
RNUoOA95jsJ82WWpG4iXvOXPLDxHMZqLuXalkYsRgOzdnkRXbKc8iHMo844w7ZYiZjnCamQNrdcG
SClYozVepud/RApBg+6pSk2Y9wgQZwtmX/fu3dfX0FKLjGhJpMV/iwABaOexKPOD014e1GIzfxki
2hMuoxu8wrNtJ2iKiB0dem8guikw2pa+115XYsukv8Y3aD/pPedNRF8R1y+x/lQN/hYSUKtaxTZ4
2aZHc8Uhc/iraG8IgVjHn8HSnJhUuexnzJf7DTUvG7AWK61kwG6ssxdX2pGzJKclMF30sCq8mFI/
qpv2e/7mQeJqcrarkypmaXhyRyHHKYk/Rreeuy/9psNYIb+N9RGabmbnoqrtbVGPIIQeXUXloXVc
U1ck8uDRRgdAodyiP/Qv3NksNzelTQeNzZIJ7yZFiOF2d11C3Pr+bGKzIK6mrSN50zmpwLim7ain
gXcVDPO0r8VWBlZ6OCdrnKLMTSDC1x9foYz1J+EhRB+YBI9bB4nOiaitQkotjPcxRH7yDg6InW7X
2NAa2sI5vYOhOhzywpaUoeCDVECvrpCcaBtwqYihTPlD1yGscBwvfDo3Cf0fbRUDqH46O2L7vu+i
z+BUtUArryOPZBO0XL28pyD/LTfqjjWLLaX+Fy05XwZaAb4brVdTsHc9eKhNWEkN8aRXujhKQ5DK
87aB71N3SFYTVQv4wK612l/rB5Yq0b9W2JJaTE5ldELLEk5mdjBa9kIh8MA6WHitM3j3ABbVu37F
TS722oKVF9O0MLBox5Q0/Bal3GXVgI3xvfizr/AiFjJjW7CODVGg4Ht4GA2ai56eRaoN6sETfZO6
Cq2brS+xycvJ7o37waBviSMdvWdCQ5LVPYomXpgJObmngS5oQSxa6yqKHZJ8eac6zTCEsc3Ni0Df
zHy06ceC6ZXYfmpRaw9N/AzAFiooEFZGpcgD0zs32lUIA24D00zaxFE3luTdkn7STcMyB0hZ2vcD
nmi+JxyUwFgZ1pR3AlKb31Rb50FcHFCXGNDUOfmAYbsZ/LVT2u2gc2wJZsMqnH0GZrjZrBeo33fR
W2r/qVX9ACcNktWOqNc6i2SUVwf7OruT6l6D/LQSgQ3z/oq1LwXC+KuUtchXHczpOl9p94cEdKaj
HUiSRQsIft/b15b69o9tCISOLo+V7kOCSdnpf8+v2tLXv5qGXi7srR499A/ueuMUfQSjPsT0fG2X
duMXAwq3qz9pOjeW4cI8Hatj/93NPbcejHz5YqbGBDQw57mry6BBXh3PuZKhbd1TsP9N0CmQJgZA
98MiFwO7IUBCZGYft8yJ4XbQOzfitKe2wnc117UxRE4MKoZT47vAydtHzKHu0ZPhrYWnrunAaVTc
l9SbtlueoHko6ObspNfutvjUiOUPfBNyGIDgJ/VtJGbCteRXP7dHIiqkZJEg7P1dUvCkzdSIZ49S
pEwDutwSLQf+anDv1gM1bNSStYGRSVi/zpMF+WKqUdm0BVOitfGBB23BMQdkvnHYPhVYgRGGRX3+
h06785DttYAykv6VopPpx6Abkl1pqhafH1Mlf/j8etCAbvfjoRZgT1vwD0txIoc+xRTdGbDFgt1W
bhz0Tv64n8pZOUdmiYqWPTnlhRUFDGbUGT5KJg+yGLyQVfkx/L1gANKvH+s1Ug2imA4O53lrzgSF
LQiyBaiW8YCsLF1Uph/i4Ybl+Ii3UHHEjuW2XqCBC5N7ydCctaf674WlaMEm4jNdewAQDgyX7LhK
9Q2BdldHHA8bybY5cNIzuPbIAUlToPMRcUam6xy6VzJaZ+wkRKSnOKQ2rynz55ROFCnJUH3phu+T
Znh5/2IlOaoPQcxHiouWdtWniIPigXnYoPY7PPgN82Wlo0cJ0LF53jotrmj0wD5HrkEvFtiNoRlk
cPIbAfOB6mJIHYihV9BgmobgbgU3driZy7a0Z+/3FgLTeG/ueaiTEI8fTJxvCqsbrnF5Ct+vuiZK
9bpMozQLafTQ6Y13+yKJWa3Ww79VD+yKgks+QLUFGvOnC+x1cZ4cSolGMUu5MmN+FpeqrlJbx2Cs
MRdMbLGAip8RAhyyafuXqFP6DTrqqxX9gkYcIui4dUjN41eWF5QtBzzMh0htqSyOQ0dbEgFNw4jW
q2lUGQ8Ih90JTvKJN2wU4MHzD+mNZmqDoYWFsOXDyKp2h1rlXMU8pgcxzdi2R7CEzBOV7ry7NIoL
EMpsPb4cyJu0EVbo33/ph7vVOLFImwKTOBQNC6XMzB8UJ3sXzJKODvgM9Dt4yKkSufZjjru3dI0A
2zjK4r8HSPH6y30mni/Z4l7+jPELhCk7sroTvj79uKN9KG/uSefYiif3RTEK55PISqUw+BZxpXPi
t+wJ8XAzQVSDI0JSiLaJjDfH1hFkafKnaotZdDRxl3hXJfMucfbvY4b49Cs0qT+6IftXgbRtVHzA
Xx0EtngbT+kBy05OPRsdn1lDcwsORSjFmEi5nQtJO8hrAWibPBdXNHoG4XuWjL5tQOrM6E2tw8DM
sykuvr7ze352rJwPgzUzaZVFS38GxW1fNkkRLClLO3+AhJD77egTgCmeISDKe9abOpfYnuChV6Dp
h4egQ8K8eWYPqVjO+zr1jKpPqY1pj1JXxqnlaEDwrq+/DgmpI9VV2o4wJ1+dcIOa4puhQu0kmR6L
9fsR5q71vVpXdgu4lhNywy76x7pNqJ1U4srrgVhdsiNibpvgbCY+VFz6Lxk04+qj7eccF3Tatjri
nnn1NdMI78lgwdgkN4wPLb3Annm6FxB+TkiWSsRJ/kRTE68FFKk1muLHlq3ni5OMI1/r2rhSA1bm
4y00KC9c0U174Uv9avEiOYJFmyKseixm9hAi9pX8Kgs6tsGcup2oiUOBQeUztVlCVMGRUNft7dpL
ZH6C3AfokVjaQ0YTvhGzkKOPdweaLKuoTJopHCUXliyqMvTncdKdV7G+XgEkZDYmANNCU3BED0IO
wcx3bvXhptFT78M+N6UXBdervKh1zMGOnyRx3P939oDbVVJDvXf+qPzEf8o47YU9hH3SsuNeg+Te
7cdbdP7SAROxAc1pe24gk1kOsTXtHK0gKWNs2Q3Okn7BQ9hv6/4p5lrZs+nIKGkpv2q+ll1pDHPG
VESlVPSLyTZgYwIRmdBOfAI6UVtJrjN4WIjO17a0gAwXrN6TAStAgHOsF/RU143m/cU0kbiyQZe+
7OLV46EBfBUcZBCnosFV1Q/w5Z4o1vKIb5M6Gw469W8KehxfLLyE55Ru5LVAilGJ26Gz5Ryu4i56
EkFkOPAHCpdG1GSkubNS1YKktqtbD6yC/ASw7Ke/9R0RJwRjkuUxwjTpXwNjbDQzMAcOWPlKaJ3w
PDPgewzbyrhvgJXquVHmuZG9vZPmzirDVDU3CR7p4/wL90t9KgvfOE2MgM0hTNp44Iq9tYGykloL
7LmidP/fWwWy/YWYn0ujlKOhR5aw/lKD7PIFlIlxgo6/XBM49BD7aDvJyeh8dpMyXKlTA0RcNTOL
/bPA2NV2VuN5b5/sYgKxxAeP2bkym81lYeQzhBAV3mxACCgIicIL8RtKQ8gisQUI8twlnhqFKfbI
5WRsiPdfwORkcwZeDzOw3sqyOjTUtrIrxFGLy4YHnZExXOD8yK3+l7MnjC+Phdjq7xtjG4yhgZeY
u5fSmYSXuYumiSXZ2uRqSdZxl0ma9vyXdggqJ/oNANy/T/7E4XrWv5jl8b9uiRyXHLzKq6oNKL26
/iIuZrzp0M6bXPooUv3fIo5gaUmTH0eXM6yriAxx/ACc6P7Ur/wQUylEyux0rtk3BoqBy/aE3jen
DyB+n4M+LwPSbJPQhmoSz6GrX2hho/ewRup8t2PR5Xz/f4p6zzy/K0WkBjzWa9358Om9cTDBr8bJ
SmHTXaxepYSekwUcKR/xEwHT50gnqylY848c7d4XWu0VFfXlExyLxpVThgAq2xfNnWXLf0MMO9fT
P10zI8WFwl+VUvYUVTYGfL6Qgox+IRgT8U2jwE8d+Eps/16MXBTs7Wl6GAY9MSM6pT6kaI57pSlx
BXr9uvABBX6kCEbfAO3HUlnyaLbQNPYTJ1/2rjtzQpILpYCjZXbf2JO32jrS7A3cIxiwMadPhUwZ
d8d6s8EAv1ez1v8acz7A3bbfuPaPpkFiO5bHyiQKhMAIerVkupbAgoFp4TMSSW7kREtnm6FnRJhA
RAdfPL77sdEXP0Fs0sr5KyZfD+23I4PYESM510/4Uz+/egy/5U3n3+4fp5NEezAlvwigJMpY+7oX
82vraahPtHUaOV+X4ldQEhOpSnAQYgC0BJqo+Z8nrT5j8/g5qDgw9I+focYCR3Ei+M/dq/wUlEDV
ENQxXssEDwooh98tNlt93qiVx+A5tx09gLhKw8vdfKulzUmA7SA6lXHtt+J8I51lZ95Ma5SPXvld
6tVpgDvAk752rbdMh/VXtHGDVJTAlMuyXoaTE5dvYAP3o/emira6qkhXlGz3mdIrGQIEEZblm6IF
f/DbJ1EQ1EpvpuueJRY+pyQF3xiMHk1k9TYbrlTQMI1tjZxMQnIZb6s/vL/U2X7EYNKw1e+yqLDz
the0HW2ksxGf1noAq4chWC5wiLRn3gi+ekfjLnxoRiblXoiysc03CR1cd8KNFacIL4G8dHJHRsTl
5GEde5kSXydVwGPOuSB5e6aDkTbdW1X4o45QMZxNJkjSZWdBULwktW5p5vioZg4Ok7jI/I5nZUMZ
14cvap0bb+XLutS8fWCsmDH9zUCGL6nKJdC5V3RWiAZlZzlG/sknIh01Yv/eHsLnp7tBdZuxEAYY
KbkTMxRmSwKwdjTWqLUejgYcFI+SITnlV5VdmjQeBAs1YsZO38uO0nK4dxRZAaE17EmyfBYyznAM
LVvhTK924VioF/bUHVYj6q7404Zl7VLV22+DlH26RT7zzLKYGZ/6Jsy8ImIXnpX0Uknr3gxvA0Tu
CLCRcn9NI25jD7jusyfCtqRaTmnV7hY45fhfzsXZxVctYwHOgRWfKzmIQRchwLpM/ey7YajgNAjf
0/+oRz35DqjL8RbGCouSNZNWt28/kKeXc8rpfliHmdn30t6/sGPpn6cNbY7htpTpDIt/CRRyMAyE
p+m+EJP6qQjyNMAjCNQRJaMeIAKZOHvgjC8rIiRczyy7JbIDbxV/RSLkUYjJO6OXz2lLK9jfSZ4F
kLJWO/ugzfeqaleKV7qBfyM4LFPP4Ry/L9UPZU9w78bEJm+C1xzppuGXB4RstHsKXjWV86uZF+17
NShipQxyTxMkw2gAJvVL92DHb6wYz29ppEEHT1WjU2A6TN/v/i9qHSrUOV91PWiryly0AYhhU9Oo
u4w578fGYKZuEujCmqHECO/7BUY5mnSFPvkQ/3oaowj724AwZ5N3PX/HbjIYSf+iSyHN+NBAgYIJ
Yn8ISYGSh+ACEbIG+xv0lLUlVk1LQzsmz3aHOQrZPiRnuW6qC1utn+tXans6HHuPNe/5jsWsxQBv
UrEuiQA2/jhu5zvpT/FFMiKxTQYOlP/nXNKBtIrbHvjpQqME48GxsGXoLn5YD3FJNjZZbYN57nyY
+vFxp3e4TVlp6DDdGPX3JBBABYL0WmLiVe94F2cqS+wv1ZI2PUBMIfNAT8KM0b6R/uuUFL4Guq1E
yz6wwOicKNRFn1MwOIjslJ37D/o4tusY99Xi47pW4ixv5TT46aNj0R1NtnTPRyp85+odYxW1bp8T
CX7GA9qH4XeSobnPQbzkO9pAWKUGKkoTyfPV/eO8gqZF9QPU/XBpLPyCz3Hbn3rFJ9/pd3eOnZ91
s8x/IFNhDQNOFqfaAQ9HBgfy4dgoXD+kxmwuir5x3F893mGeNy5o315TAMYk60T1Nl3lyt55vfPM
gbZ77aSBv53eYs5wUGhFp36a74/bkKDGryT9RmJ5Ic7X5PoEAZ1OzwuguPbBDSBG3btlhzR0fn2w
kqgzv2xP88WZPFV7MVG6K86EH2ZF9VKFLAQCEVWKwRB5muQA+/LYeZcuEpXi3xujY19GC3P2IspK
xR6uEz2wIvJjz1mlUR9k7GBJwKjMo4eJQTSk617fyBU0Pi7Tt2zZB2sfx/Wb40y23jQWDq9+qdgR
78ZeqjvRXh1CwYTmqh4q/pBDFyTQknbbCblvh6cB6jW06D7ljK02R+FJwfhY381BzF5lrd6+Cb4k
7oOrBRM2zuwlX2J1EGNW/SRIhwzIYvtatC+E4t0Ssx2CDKCJf/fSTk7cYLZVWSnSPiWHJ0ld8rTe
0vvHAS2kV0flTRtI/1PnjhzDBMxLJ4ZWCTx3pwFTpKs5PYNMT5BM7B6VvaWbbJ6bK9V9PpJfwxvH
2bj0C33LBj2m+qFGnJvBO5F+5a6hFf1DhzVv4B9HUcTzBaUav6CcVFYr6tEHI85uRznMzHghAjtt
rNfop5lATmmHZAaC34YD4Ut8teMr36ArQFHn1MzK55rzM8EC1QIaQM2bJM+EYYLcAJYBj+pAzYRW
LYO94M1W/pDtnGeJI++H+05yvA466GA4kaeBFux8UT0KUfyEqzTbXsyKpV/v/kljwHIA9CEaP99u
nOGY4ChifWYLFAmSnWeNPV92q3R/BGg7zD+1eWPF/PKXwrYwtm3Hp5ZqwgZDDQj/O+qeYDg85qXq
XBptbvnlCR2gvhORELjZJ8CyshohirnzvYcTXzTiggYp3jJAEUM78BhrLcnvHkrYKaMUIwyOL089
8pZ42+z8oHVjQnU4ze3eY7JeorIMzwxRwFtQO9Hy0JF8FmCEV/WFc9IhuZiyM48GmWFOfPaogUJl
GVSSvk3d2VpRU27Ib2pCHZlNjTjPhTJzOsV+uN0Qq932/WPOH7bIXz1V+/OBGF8yYqZhdrk/wwOh
ylovfGlOG1kQCJFSUG3rUi0ilAzfzswrt6YNxlg6B6sSh/Pq31eQKTE5a0Q/UzbbjMIRXgspUhnI
ProH4BdctSyPTG4dafYyqkPef4yWYJLl4l/sWIG0BkdMkV4NQ1RqdrI8U0L5JL6Taw21k+u/D0Wr
4AwVfINXgrU6bYmOaY24zE/PLTJY2ey0KPGXmsbB5eTsAa1wHr1przqX3YAx3/AKqj28vE/5jbOB
RZ9lf9fGKENB2TdCdGZ7+AEHPhfIu3Oi7EeiZBwDMO3fSvT/Odg2gjiKUHEsVK8Z0QgQdGPI1c81
vkouSojRtl1bpcb0+/p06ttYDjVZj9QaRBvek39Euh5GsKyRXYetzQ3TIAkWLC+Yao3nQxcQ8S99
f2WoYlhbE8fNcIZ+imPiB3/n3rElqRsqvM39NAa4tqJMKiJ1dl9sqtUbHJkkhJdGHpwMAHaXPy2/
gB4NZAa1+8C6B1u5G1PmWYid1jxxS4I2KLa+PePeaQKNypKtgmKatyhegsDPljvVTyD/lUoUBnez
1kt3Ub7EYscJSndcGutwzuHrxKxvjWKTFMvvGkDnD6g/nVpgO770hSELwzjfRONWmywMDXdAllIp
XQWVmEYtiGbx6FRGvsBNpZKG3cm3oZHe+IOM0vIN7O7O0flRjII7s/8kk9cfgZ/U5RVKw7W4tID5
MztuNK4U/9QohdMVNyBszsvAQO6GgZkyT3kxgA2/Zvouxp/Ndlox8lMP/cYxQdpV3k9EULQHH2ci
axwjD4/LsztVGy56WCMllVoI0shtlYZRvPAThVU7gF8z9JtTd3FPXE8nMov9fL9nOu8cA5lFyH6Q
VzDC0mHija9JRbCQNpDD+QnA3r/uWdSqaScsH/BEaMglSuZvTwqKsgJiKieUgEeRnoUUS3H5RXZ2
0nWUUPiW+n1ZeGdo9CLtibCQCHIj2l80bCb2SjZcaW/eJVpJ6002nQx4Y74i83zWgq/YqR5f6pNv
OP1K0ax/kLFE9dYf+0JpRO7cHxwyu/mdkf3bSnUmHelt6/ek7ThrYmbZ5Y6lbRRRDI1Cu7eF5t7v
ec+TEsVrMmmZRmjSrdcSSTSDfK1zEzEkMVFo22ZfY97MzADMhI/KXeZqyd+OuzYjl45eMF8+plQy
FbSmy/MHOp1zHFRdbet9KLWn5T8Jd4UVkKegQlqCrUPP+GIw/Q3Q/qkofUJWYGv7YZ/Xztep5Qqj
vt7xbc/2Z4u6umDriUvOJdPD/pxSLkHban+ADzn0M338aNU7OppRxPxWL745kBRHfmLlgzM48dMP
WKoTAdtNC+h+KdlrMEWBK0vaHEETv/hl/KmcwLi5pm3EOYc1cQ+yCLNgzk2zMwWyrtO0m82OOb8S
hW5WWf8o9b73+gLz7U4yLf3v3DKnjyujdl/mFrm23me5OXw7K+U3yBWrsILofncupw/I+ROSCwEL
Ag9QnkvmijDN52ZeqXy1I5QWgYbAGg3yF7Ro5x6kGjTxEU7c5y2Qe4k/Etf+Yl5YG6jeVmkgmJtK
P/U30CRXnsP4LXRyYScjY/YN/k8iEXmt/6jkI6nvJeKJtZGX660B4K7vp47ABVOsCK2auVW1COky
W68mNzM9lRmZ1H3YkOFp1j3PZfiGCUZM89qbNDugxaesJyrJgqUx0TEOtzWkJ+Xr7qdOBRuda3/e
ao2B5RYZsgWgpGI80xywLH8i1NJmvHxDbpygUjLwQ1IC2VSO5N80ZIpcBGJkrZC3QK3ArSWmAZvC
4pzcicES2Ppbm2xjlPs9vgaUArM5h8c18MzFE8rehO0T+zWILGeRxIXkDyECOx4t9kOsAlhYRLvR
lIegtD0qlgQ/Woal0+IFFUi8WygNdYFqA9EnPuwUOkQOvIw87pESnYac9ehDAR/emAxXym8XM0No
u02XYHK3+7CrZkYcpRw8+/4ymQ+1FvNgg5m/9mpDm/dk0NAPoBH+n+w1+IlxE3wvpRIc+NZBrTKi
RhpZtdvrQ9rtXs3amVZyg8mx/rlnDDB/vgggU9T2pP3uyQqNdiCBZTuyZGII9QDO7if5LPshnqDO
yGZWKgxru9sKS5rtUB0G1SyWMoOYG8VnKUhvI8Tft1E0SDXe4j43idknBoBxBU56eBHrGH0IvVE/
495AC8KSsv3/OjysjnutpSvMaK/GzckVxO9O1ux4aLp8KQQO181+UBS2u7fib2pI8rUFaK1vJGaT
+MlW+baEorF7/xFZeezvUI1NkuGEUBURDFYXB6WR48EciRNYGgYuvDAcW8FEq3hWmknnhiWP34wf
7HEk4FASTMU0Dlx/rhWEKJc8/3EVTSahMHM7723gQ9Zi3U1Gn+uoGlyVHseBDzX49lO698VDmRJS
TUZ1hA0NiipMosxQ66yK0yVDznb89bk76Jidr/16CicfiKAGmSS+dziq5uperCKrIUj38FRgl6H7
EAG8QhEnqHiP6kc56AZjOrMpIebBC2aZUqv6BI2ZwSbVwxzFO/6tAZi8OOfnCiiN7CfLulXJVlVD
TODmu1OxilZECGnqP69owwLgGMdmMwlpzUd3tQFsnqgLZ/9TOJaMqxgoFBCJxmHow6DBhDUoY2F7
+k7Fj7mpTrZ+07/kVs8ozi1eu8vjWBj57iTFIXMehtiRnVu5FBAWRISjjd9vdn/k0iQdQLTpizIs
J8KXvcKRG8z0fcqRFohJ3NpXFJQRqUUGwPAq9k9ggMMPDNbAquIMnfQjpj8dAUe9mSNRjRxv2Yfd
CANsa0v+yT5zbFt0AjSJXwpdCjLPPeVCsE+3CYhxklr4xN18M1Lygu30hs5Tdvn94Y0tpuVun1dN
CJU6LiWbxHdkIvpkMGrK6fhuEO3dhu/OkGjApsqZS6UgOfvzYGdoNKw//NFIx4hNHzmyy5Lu7dt3
GTvNEMGhfW16zG35FI0ON42zVYyiySCjPidgYkygkTdl4jQUTyT6rAe1irWgLEOeSADJASMUEQ5c
Ah3sMPil7/euHDEtcvdJ6hiXV67MCyY64jLtlJ5i/+jfC2JT+uVdSMI+gf0lhx0U1LREiCI6sEmK
XAfCyj+Bw720kjlWlL69n1p53zqvoGNRatklkauBIaxJa6TYXa/fOCVmJGCFK6t7hY2MICo4RSvI
AwO5PrTjM+Lo858w8YUtHLHILaVI0LpTEkQvRXfZISABGI2NYZn9MqXQVxDOFsEClWs9pNA6bMxv
k6/NCrKnux8lMLhjkMj62bvX1U1qXmynh3hSWmJ+V3900OYf5FKiHxVQhhuQfUMxoPt6pJiie/VY
2xmYxqioi7DSJ1L4N8B92te2T/GXI8Qtl9mrDMhdUBQ75ND/wXwrce70rmyAI43SxB3QDi9sbevL
L3ue4+uMmG02b3b5D6jGEsfuKRRu9ypro5UDOwyBSBzFQzHKVNcQy0Npo9LJMP3oAco8xGdnk49G
EIY6ejvssN2N/HNkLlUI8DHX82sU77N1tLqpCEyd1BjGA7waLu3OTyJfhS79B5txQhsI69Yx/Bzg
UB7qPB7dtyfjRNN3oQzzKmSIZKd3SPD0J3x3FZSkM9RB79Ozl13rr5yJCyAZ/a2pnP56Mh4jyhdg
dubeLkLmPtxHtBe+8zGlGxtViaZJGlOwfc4Ny+5GrGLTIUm8BL5Fi6fNVlcZZwCtjl1wFUoJGWuS
ePp433mpjEybreiluJG8tOk7zxXYHspOMQZ7aZkgsKC1psk5DyjQOiqabJmUu+1Kt/ejKKQ1N1su
lD1WyZLexOyMYeD2vgEcHhM577VluSSNPMu978ANQ+gXfZQmchdXE1aiXVklAs2E7wYclqNqIaPf
uLeabWqgi2vMfbI86iE5PP0BzaZm3HJTC7ZogxFeIS/3pFvHzLDkSQm032S24QNPAQ8RG13vK3Ng
8gaCP+EDrmGCfIgEbBwasZ5Q/zJ/otIIznYlrWPuejEu/e1no+bXLVbXnmTRwvdAlUyU+iZ4+BAg
nzc/vE3ieS6++z2UlNWHiQKzZnNv2LSF9CjnalQki+SS3xh2QaAvoMb1TiVTh24Nh5uHXx4lIuZB
agAnf83hLJFIxNV+ENlHi08yRfOs4l16lJ0J9nuF5ZyaZvJjNnqmFloZMk18oZ9bXCqzJPW2s7XA
LSOaQEMb+AXVcSepbMhw+1OphdkJc0yj/pVNXpAuwG5QidCv5JMjatRfXjvSXcHIvntRQZD4r5xt
QZJruDa/3TzPNhgZQ9u18uRMm0Kx60ROABKcMuXxOxy/dQ0zUtdc0wcej0AWfeWLMWrlQBe8hD5o
958FnnKNE/JrHN7FRX9oWn1S92GSmfMFajxSP9PldTzvBPqWpkciEYWkQVw0nwYYDHILe19fkR9n
je/fMdysRMMjioxv602mIIYI8dH/NdkJcWjPMKZig7JiXOnLLL8LA+QOnruQGTSjbI1m2hBjdT4Z
XXrpbT2mFfA+ulUQCAJIoxpMDMUbyK4AkHyFNBIVsYw2v7qvEpcTyZUc56uF1UFPUWE7EKWIl8Zm
aVlMaPLClhdsBVvDqhb6ar4nPePiu/x5itUmcoO/i532O/q4Kve4trarjThXsALF7HEptw6U8wX4
iZNgOjgnn9wkotPpiBkNoscoWKz/5nykytqUNC8ZNkAlUQfbx007f+mBePt/JVRP/VAJD+EzDQxj
mQqcPIbHFt4BdexuEBxONt4gIaBooBl10Z8p7mnAW9PnZqexiMrXfu7xJ2+7h9M96p5DMVGoQ2nM
1mR/DB5h4axxpnvdCj1AD9oOl8ijAkaOJlc1T+17qpKazGnWHcGiB6cS7qJknsD/0XdANXcGiSOQ
W+/rve/TYWevwj8JGF+2X7kvrVCus668onf+fmdlpIpGYbTZpaUyE2snmzoNQDDkWthSwxdiR+W+
qarWNUacH8oiWqfLtGjr7EDKJ5K3eI77zg+lf5kI3td+C+ZH48ytRKmCeb3NsKPRo4Q2FaFi7Ohy
cYqaBLTXpdN/fx+8EX+OmMRAooYqQ32CHiNHr7sQKw/DAr9dhdF9DMqG9z/e6z8+jvkj8DQf4Vmz
vCshvd0+5gq/t8XoT94zO0PVrJnYyZrK+3ZskTkqk8T82ukgDjuhKeHqQWZSo/uY0PMP6gK/3FEW
mVpj+/hvgPa7iYAkD0Ml90tZ+zwisnUrsv51VNIf5RXyKXKat61NF7KhA8fVJXzmThNCjKwo4ZqG
5+Wt8j+fnFuTRIEQseh74bvwP6sg1JZArTk28Nu9SdIy26wl/IMxfW9OcPUMaSd7UcDZgaR/5Kgi
Rww5Z/mxGaFVMTOSJQcn0VN+YMFDRP2A5rwlT0TfMiKK7/DH4QZf62TJylH8a/UEunkYRaUt3AfO
rL+dWo98Jd7f67jESeJZbYG9PjUQY2y44VbhevjLQnUYPGA/Eux+UnGb4CaMffkYovOQtlw7di05
B/R3A7kBLMoqCXzsw5VDJnQQ4RoRcKeb/4bicTkUILpEkHmuxgd7cNTy7hf6hZQwzaVANlJDUqqz
d9fkanxtDKbvkNJX1HNbPbH3gRXYoasPLHvtAjE8zSjW33i2EbzPtQ3/TwCzqZzCrvir8rv0ItF8
nmbgRh+ZTA5/whmXbxD/QqlkFi3yLr9OFbNtlgJbs11X8aFkB5obFudayyrnyS1d0fSkazruWUvk
HBgEDtfupPmeGBWNY6jE8WEqjNnVSwjVPg05rJMe4i6WIqe5SX0qWKiqm5caGHgfxHLmxlz+2Izt
fMkQWdchnKd20bSSpcWbAcitxxFW+N9Q+jP/X1v/I+MlIqepUKxFWWQSTPk8iJXYyh3mEbq4TLpF
8lLf5ifhWqgCrZcAlUCdVwHSSEFVbnbQUezVNb8Rhm9pAJ+22WpX6WmR3fgb6chYPRkY8NYC8nhK
vneVClEbJH2tM4OvAkYUQqmW77UuiXzhnr0vggkCznb2wCYl3q4Ti+r0g9azb1OSIGhBqI/NteX0
PUZOPkCmMaEJmMUd9G3IJFHLvIcOxQBmunp2LXrvJtusF3CblIXNPPmpUrExRMVWP3gmS/sX9HMX
N14ll+oFquiYLjpEzj/OinGaLQi4KzapQVtdMN95u2/vhoKJlVgGM5LnKRZCE35XmziuSGv7A+RK
/CFf/llagHX2k2N/4ZT/o+dZQD8eH/68VeLeZ73JrKce/KGM6DwnHCtFo4FDzPh27SJ94FGFEL2P
OkJLu63ah9AYjWn+6Uh9fF1Yts3G9yFKNxUZheOKC3dHUjhLIUyAUCbAXawybOKQ60Udu9mRVzov
wmvl3F8JU9kgdy21CLMpl0vmHIZpwNMsy6XYaa6EjtBAc1btVnvPj2EaFlB5+jXww8v8zAid4PQD
Vj0rbQjgCCmfiEOl0rItc/FvlStAM5ri2dQzbTtnYebiN/eu7zZibZ8ic+uD4gsdZkKLaHfIU1S+
syDINaOWeZpQyEzUfBqSet/8RCzB4hxlGOx6+MB9PuJyd1T+ghgLeE+OfQr6JGTuxhecYJoL/0Xw
5rYrnAjDye2HH/MfpkAXq9n3Q5/vnknjYdqDvbAYvVsd21wFsdA/QNl/ss5FVH4/18reKRHlEMol
2vBvzBgHuiPUbYyRh14ICog3LUOKSE1Yj2fTkDTZwsMQESrC6V7XIR86trQi+pFYzuIiURu6f8xQ
xfAox3z4sqVja7LQp31oS/9GVtlQF4uvClDVPxK/YNTZUO7rPAH+3fRi8/oznyjB3wWwBY85CTg1
bJvf1cYceXewKliIJmphIp+IfKCHGGB+r+oC4g/MleIo0S0hIkS9HmvL5LgcPtQvnozJ+mYrylt2
G0lkIjRGC7pT2zSXbiprZ7kvZ+p6N3KMi7vvedReSWUTC8I/lzxyoQir4ydagGy8/WQxtSUhIHu7
bzg44A5j+lx7mpmLa3MElI89jUDtRIMGrjeEhM4nBE65YmMbyt6c0H4CKkYPf3D4KALxNRfCxQO7
2HqVs5C2vZLgee0PGhz8g0oj53Kqg+sRVd/QbKrqltuSD7ZVCiE24uszfhAQ7VCRWdJYaWqmjpjX
NfHzIS4+EBTj9PYYqOKO0c94nn9sbckaaar72iM4fMeWzS+1B93x5unBw7eriGtCZJeocGOqCFMw
xHAKlY8pgq6sAT1b8Cgzb+3T4UmlR2VIq7V0T6c9X9fkGwYk8YPxVjWncdmFJVMzEKZ9Hccr8Vrx
chVxkwmu7HQQPs1BEAYyGpaXZwim/uRoYseDt6f7Dx+OjdBCcfzGUq48FMk9GWChoJDkXIqI9v7y
Y1NsJkpyU+u/tFiYx0+KJ21yB0j4mZggoP+Q0NfumANVDt8Cuu1V2Bwwdr19McSwOVeeGUB2Ydjp
9J4aCBSET5wfU+xooCWaVKYrElUikjRnw0webJtCSv9sEsI6FZGiKQgehQlATEUuzF4zmJD0GgwE
1Ji3T6lAOwPSdBNmCFMCwBh6mmCe3xenvuFPuI9cuOWU+kiRT/3WHiKdDGt4fCIAvxLkqo52dpX5
arz3gsZALv2MW6+jCaN1AC6g4TQOy5iWS1XDiPYmqbaEgtvalSLGuw3pM19eFUUnq5F+Nh3bzPRy
50xGP5RYE2vSjPq5BTYZ1a69HZ8GUK71lHWiCWHC9YU28pXV1XQwKFvsBzf+1wtHajQpVs0kb6CF
eo63XN/APqz8IXGtFvMTWKrX+yRs311zXEwSvEbEqJtj5ths/gd6TYwWx16DG+rekhF0NRT+j+Km
M5CTiUQ89/ctUNCr5LyEN/kh1l0bnZS7bDXRObNbVwE0S+uV+J7P+oLtoykp0zu87sq99NM1FyyX
oFhcp6jipZtQdWT2sTBuslYtwb2TfpOaanowCWMOdAEltC9b43bsHkwI0NP7qaQKCGTVNTIV4xYe
gayz3Y5Cj7HQBP/u8XAd+fgJ9ZIH6T2fh2KaSZrRhRylOdCXnvyRj9X1+XyYXL+wDqsSpRysCIv8
JaK/6m+8NLFo7eGVhDnmkjYFI2f4e7VyKGy1jghnleuLWz2OZeO8WjSV8FhNevEAtToywLtGZeEA
EQL4SkBZjU5DZE4LnZQI5sINHOKi2K40RFijnJGn8GAA7j8toLQlJo4Mhjw/8BsyzUXQdLGT89Zv
WpHzwU6MfU65tX9xd3Fi8q43OUiraT7KQEMg75x5dqZtw7LFY1NWGZYfKNG697Pkx76WgFwapehh
I9O2lp650fv289D+VlJS1rBUIF9SOwM06JeoKBml+JLOZ/7HCyF7PAz7I/xzciF0jzRVy54Gd1My
rNwxK5ur+RLwY5t8HIdaW0fe2DWteN9Bi5LZCCX3evjk7WhHjQS8I7QXZagEHq2zSkWoYm+wgdag
BuAxi9d1n6eQ3cq5UFAGnTCtCOlgShdf/uTixhX3+c8PpwTYksThFpHVoQ3KftI/EAcaVPaRUN64
ELYFyGUBUO8CFzHEB4+M7HYMAUUYHyh6oEn8iL2X85cVLUEOHbXSXr8NrECbxHB9Kw/RYGIsX0Mq
gyjxqV5AiA8rK2JgX3Rg3jjJ+AUBwII7kglSa8bNKme8l9adi8dP2SPWkhdRhkXGwsG1DTp19ERU
Pr3mkEKJFYhms3PyHsfg8aHgbJhvkFNN/Ti28EGylG3mwE5uNt0qcWwDnTTK1L3PHOlCAT1b4cMv
aqvcNP7FkwDqSnAQt8OqanZr8Su0xF/g6l3w06NT35niqhDccJWkl/OhD8oACBx346K4zfCYArAx
qOE9a8L7pqSAj4MUg+iC8r0L3JeR6DBQrFd0gOfd6MekMzzS/FGe/jOc+9E0Yn2fvioy8M0h/mCp
XUQ3Yz26ew6qcn6uRNuURjbPHwYDLdxY6vpMoIeF6RbMTTXNUmYS/UttN2HgPCdFH4NkXLMkf21F
3i6D+hPnqjww0UDhR870Ob4e2tI2xofGtlX/qKy7r/zhHV1xU0Qrva9zNxTRi/38HcnruLrZ14c6
Rb72PQ88Xquk7Z0Pq5iyfpN+5PiGWWFsWATF793V0+6XbB/CM497DfPZhZqhYeRYXTNEOVobuZYh
Xnt4dHV3Ph9lE97UtFUDq97DHJZhkcLFtl0hfNX+67/03damnpsZwGEMO5rnkoWpX/nMy/KycSZ0
gd/VWEqU2BKX9pVmoamTib5cuu9+qInKOGNYaqR2aoASr0UcX2DcJT4IeTR1SHvLCXj8/YVt241R
SUgXlNba/LO1JRtnoeAu9hs52Ya0mtpzw3uB2kXPpnHX56to78SGTtuIo04ctBdY3/8lui/O+hUV
krJxxmQzk4O3btNV1JG1/ZDQ53mlHpY7eVSQVqd3N5r8KWGUlEy3Jx9o3iYm/AXj6QzBCm6q8AR7
8emiq0LgVE+W+ZBZkqhdf2SMtVphGjyJDWpm0ET/80rKgOGg43dwQ/VET1tvoHeoR5mFdK2NB1+0
x+vGmrzuxYGuOgYh6Ghcajn7On0pAwOstdXZj58XnW69LnPFqNUk/ziZZP9yyF0qd7M43ayv6y6Y
vvrzdVWbykf6w8Oyxk4pyFwzv0sANFTkbwlsktQksLZPq6DsmeGGJ2vgdP6paFsq2WHmO5zlbP5h
HQBpuUUSBBOZvLoxrqS3gIHny3YoAToPYEdxH/xnR2EoSGLuRfv3+L+dkFdlk+DJEyWmvROuwv5u
m1FDrwNs+lLE8pAR3FJ831zExZOBRlT7PW6IEkQChUxyGPEyxMmTT4+RS1W/PTnpmWjbFOcBQVKx
LwlKtQEOFpJuAGzN7KZZZvjlakZ+Ni6Qzmfymlx+2z86q8UeGASOqls+c6eGlgrRdXnZTwCc5XQn
b5V3NuVUZBEnt+S8MoH5YSyhPgFNdtdgGjiYYnyGnbEIQ8Rw7/G9jr8UAHfTDUC7s68D6cmBk5zB
ymZxy8iPSf9OjXXLrP5t4i80mRtfReg3F2ylGNR6Fb14a1VAXElmD9UM3YyacELl+NtR54bMg4HB
nZe1CLz1yc8Bg/lX0Hduw4sPSaiubPEC+/N8KM3wJswH5otjSdm0xdbjr0kKK77CewrmPPoJsJAu
YDUYpsjGff6du6yupcXqNBqnryfIKb9JfHVN3m6lwA6v23dEffm3jn8k8euEFk7YmUWq91bwLKYR
7lw3vRHAewVexBiQQire/LfAiQV/9v0ziNKAHNB83SqqoaSzggipIh0u6YfwGkqAtaQbMzCnNLyT
MeA86PS80G3rzcJQsU62L06iIosGEF14vz+eot/kVOKkUC/MqUlUCuFCYD5NgmKDim5K9J2jMJzE
qWjGzDH8UjYSWRvScmVGhVITCj77TGSzidYODUcHZ21iIWQboXZ13AeclbE4SM49zul3OyJN5RLR
hoBxiw8aQidEHPKjvsCXL1hp8QJeRTJeofYptxnwgkepR8p8kfN/DSSXeT0Zc5cac+KTuezpGQfg
9JW/HS3/CnHr1HkyCK6dCRZJbLr0uctElsJ5CB42kxECL5F8qpHwIFfWv8EGnYHStUuE3VQ0a4nF
PM/lAmMcLBqHqrQQXB6tfEbqRTQcaV+tw8LTtA1pXY/i3B+IofSYY6WSKs5TcTb+EVnOpUVARk5w
HVSgY4P6vlR0n2NtqJLy1l1B42OF94sUwwoUzJSuRcMxnGimKuLZtZUne+ekn1tnSokuE7Xrf+FE
64orPiJ4H7/EgFDnRr79Ty3D0QjuqrCcWj1AMNuVcctINxmRur5KK+h2JvnBI3AZAfODhR8rrZXN
2r0JwyD1TRLMlIXdswoeyUB9fJffe0mvL+3dly3Z1pDduZqbwKyYbNEg6M19RQwDC7tongZt4cgO
rvdNSFA4yvMNOns2KK16c+r9jGp49Aun0THNMLvJSqpfPheVJDs0c+V3PBimcRSNuIB6XjZQ7sPT
8Suk6Bqlek8jETLUL4F0F/p6aLEeMQy+2xO93Y59ThvMAoxP0X9zdRcb+mo800VL4cQkL51/U3Bs
ZTIycwrqfM1nHf3Pti3mTpPHMoLxZU7H1DVqAHwQVROZuqX2zuQumrnoOpeffRs+Ck2cTXHA61P3
WSEKGzxstmttQxHsHLY2DKYepTpO7UDI+Pv8EwOLFCmXTUKOEhXp/vPjIjDTQN1PIcuulDIPrgIk
2/vLzlEen3or0UxT+s8chHGi8Vzn9RKPKvikGW8ePI2/ngSnh9clf+s9Jp1u52xzrFCp9fqsOrkd
rT/YbpxPFhiG7RYxto8IncyRs8l7MbrxlMaiE4+VCH4TtR1h1sXexdZgI/POg9ol2F1Qs3o9KHej
uCcElFrLs2srC7giL5TN4IIVZaaCBrh8Cn5E146zrVkY6ULA8JvpOVtu9jNXENgfdFyPeSVUSFXs
drPkdsjsQ+scnShRAc61mt4MSQQtr6ypdkreVFbu1WkfrSRaFkczptDymiVreZ3uY41sgJPMA95V
WZIbC8i7MG+mBlT9fFAWXUvndmef0GZLZQoDv4Bp+cBkknKCwY23CSWWqC33IRUCpbdUwh7ZRIMf
VXEIbKdLcpPJ6mg/Z7Kr4Fq1n+d9HDnb46k1Ub0UdQc1IFWKz+bfdWwAzelYEv/ygl3q5avtBdhq
8GDq6uq2hUETGWyInuu3r3in86U8oOUCyIF0TkMpJLEW6rfTvwogVw1Jiq85WkAD8c7BJj/eWAMW
eKTqYdwH7/6zqS268rmx8qgTT+ibV13y9VXTgySU4Qa2RiELlL6fJNx8/jDkTHXHPtoS08CeTa/2
lWiZzWwFbXNETpZwfyXSXLKOphlu5vlJYVPnB/Sl2rsLhnctrzCPzSmdSt5Hh/rGyvxIkjFKs62M
wzqRH6TBXY4DQU++blMUsu6n8CfRtgHgnEA3/WT/oMI9RABbEX3RT5A98fFKrF/2p7J7M4ww5dE4
dR2gXxH/OWbAddG/n6IdffIL6qaeFR8Kt5ZHDvjLYUlgUC2DZGIXUv9ISkzs9gKuAHLXgoshWAb0
vVnP3tLhnZLjCGHAwi+6UAcJwJWiN1GtZkoCh1Z7awp5/XMmtjhonN/6RZAnF2Ee30TbpEAVQv+I
XndQo6oUZiBPhSxSzrhZ6OflqxYAdv52fgfSDZq7WJcoHJZGK5XRnNb4PACfrKOS8sR41LmQTdHF
WAGQMmcL1brRLCTCPyOw7j/vpN9kMVVUfPonjqpqR8Jv42Tb+zXPFcZEptjXjbSv36f8H2IIzyL7
EDVLbAfq2zmN5GxR9vB/s7GsogiQa5Ov8G8oqeJXvKGgNe8uug+wFAVlVbCk6rT4/FtyRzo2Xugv
TZvX+mFQ0IuqowwQS3QQF5mfT8XFJNBuRf+Mn3eVq+D1E2sY2yC3CU00J27mfgXb4oZzp1ce2sxj
GcUpP+ufx+IyfoLO9dsrhAfE1CqomhFxea6DIPlMUk5TNqKyT8k3yU2M1IiRfT+1j9HrmAJ3auTD
NRvqmtcRFX3ITlRnsQPXrvVDRQhMxD27lL/KKwdvW/g89DOv4URFa0906m/dS1lRujqsTVgdDa7q
IarsHPcpwqnkXmDS3juUYQ9vcdft7DvTJ1fscabxCiQzi7xKfEwjehIYvCtlEc6ZDkrhLCs3t34e
2/tnloS7WQ+3WriWjWgoPpL8TpygCRY0txzxVr8YS1WM82ZymgCith+5LqLh5EVCaXSu265IIqjK
dENvSmheonL9lmSAPHWW6ol33c8KjXf4p4sGmNI5vi7mD1HilKPhP/SzFmeOYkUR3wxisAAi2YNp
kQ0hoXFcvFnaQvNwlv4DkMblQIAkd4ohsWS4zNl8AXL7BJPIXT+8PsYxEp5znqCgsurK5gZxURD6
8Afrlt7ch6pIfkliQHNmmocDlmm6Q30iTY8B+4tn+2Gw6Y8SyvYoiJl+SYG77uhRgw5sSjDIA+mx
zVRilv9SKkoCGqfgfmN1tuPwXwiZSKgpfYP5zPXghfux1Y2tMZx+lPRYIcy/c3CtQ9WiwMo59SjT
UCNwihhPfgG79r3eYweTYiYC/V9D1gRYiDeV0k4sXhzhHqj3weg6o6Efx8FOwXW51DhQMBgjdtwD
XKrx74IXrjkBHJ6gcA2e9AqQm6ieg2PuDnWLqOR5drN7iDX9Yl36jwsGERc1rYwz72+3kb8L2BHd
jbiZkuyTwjAbg9nQBZ6cH2CUgZN29WpJyFN3Bzl4A6UmdIMYfjpapX5wzcbS6Ez4UawsdyrlJ4Eo
8NNWv70g4pBOuxwunvk0Dbeq4uHPt6IjjBFCssV9dXa+SbOZpLwr8aEP8Qf+GtAh4sfGAdmXxRhE
lNBxu+22BAyllxELXc0DHHPS67NVoccly6mefr1YiGKNRUWlPlFYQIAJZAkBhoJyuq+gGFT2iBuB
YF8yUP2u0o345EQnphTNsMkm+9kxH+Amct8nf59S7VMQD/qRS+GxjlMAU3jhSYgPo40kPuuVTcLe
uQ2yI7QNX/qsIcvsuKwxZZ9l0Oh3w7utWEJ+JAdXiBa5M0J+/4AwyiS/EiwItz1OjLlNk+iaerZq
JBq7WTwSczVBkFihu5l4d6XFhjbeUQ2KxVggfEXO0H0DF66nQ+oeKomxSREIdJwY1QWMFJWKJY+J
1ndI6B4cN9CqOIY/vMlc5Kme3yBZtjGDsUiBKRU2x11XA7HeKGT1QQWY3o/BGw50l4VxzF2sReUk
pbnVh/Od+Ah+dAs1foLrLmZWDaR2vTgtqil3Rdk2qc0lqfP5ztOWn5j00eYC4EO2RquqVOV6eLPo
eB78N+4hir93sfdHU0KXJrusZrKmrN1HHYZ3052vPtP5p+WpdtAt5rSrs5GbL2YbWTWbC2ZgqAKX
W8f7DqYHuczbZIqrdS09p77SDm4wizAd5+laEkx2z153FkEHs+qgbtYx/uCUzZjp/BAlB36Ea33z
1bnDi5SqwKmDn/YpDJgFfwQLDo5zu+X4TkFqzoA4etH8iiuXewPFKk1sFFfVjaLRzDnAyKL5AhZf
6GFWiLSOfpkMF1TA/6cIKXLJ4uRkgps8cKkL4Pmp2ZCZxa1C7yeSj3rf7qrflw8W2Vfpf3xw6frt
3mKugmDs5KkoToTfV/3/KwThsXVfBVRZnRfD3N5gc4CjV8VcdSPOu92R3IfhLMa1bKufJDoM9sXs
rMSotrT/HLXnAoHuVYbGHt+nyCGv/YRCzemCypNE4wIq840zYFIm/JC9K/FAIr7l31NwjSR5m14g
JvdneDR6E9ACV3/dNWxFokjfy0bAgffGz/hpDfpa91vfW1ZQYkoo03UepUOxhIxwI3a5I2ljPgOi
d6rGPRuFDToUVqlXcbNSdiByou9sUAbqdVQjybSuHRd2CVoI7q8GpqByBLIhzKOusJqmIZBcOZS8
SS7tsi/BhnZQUiOn72fnm4wsb+tX/G98ibMFyFzhBCHD1t8f7pFUJltcU8avgIwN2c0VxFFFdX4B
rKQTNDu4kb3TqHvv70CVX3lRF/RBVh4qmSbIKUd6x24I4n1SvnMYBZk95UKszcm5tjmv59hFxKDM
aHF8+/sK8ax/Vx89QOIuAcQgklohXmdCQ0Er+GYYw5aqGB/SdNwepx7bJP+ab6XhZts3lIvl0tWe
63BAS1gxq6pxyhNHMu8kD8lS2xi1IM2V6BaGGTRmelEzV6lROMIrmsJOUuevltPk98kQwsTmuPy1
cd6xJJ5Qvhi27bCaxm7j6EZW8EI6/lgPoWNrRr7XZyKufMDSIY1n+zzqG/bqVzAXzX6t1fkHC/sK
tp1yWsZAclbNyMxD6Af0OqvfMHoEdEg5QNxBvB/iSdf3kIvgdeWjJ5OO36F7yaBzYOQzRR/kRWEQ
7dUXgVumqMqiZ2ANKNSQpmaKM/qB5DcWuYjoNX28bByUsuzlnJLXTqamutxoBF99ciZ9yD9hZVip
dGpi7cJTW2ARQTuQ+R47foIFNuh5F4U//FTtCTfm2WK2U86FP+sXErf3g2mcUHF/zmx2C7nfDMFF
+1Qi5QT8dCzNv5t/kTMqe2U4aoO3ys4DPJCxwIA7BWboMi+9joKzbpwMEmCChQDTgV0E46nInC94
It07E4DrYUIF2dU3mjUU4cj2grO7l13uN2cWhPMS2F2sM+Y45bLbr5KZ4KyvdWdecpjOmFoU7P7t
1Qv5F0fV0eST8b290mntjX5Fpfj0ol35lrhsHgqoM45BlBpbmiky4Rsg4kxbrODw/Qm7PU+4mN5h
LjUmOkXkg/0te3r1ah9OWFtHqXtvzYC6d48w1sFELVfch5BIvPgA2EtVgrrdEWvYulPvJrcZu8TS
Cp1Sub5qAwciouo+xWCTTTdQRDLEoET2UeMLlAKBdJgJ9/QcMaAhSgEhmPyHmmJoeHVYkfWWC2UX
FmfpMFaNj3E2K7lUQps3pilyXhr01XSvmp002RcBQwFkodQkJAcXGZ7SWJmmLU7UJp2Cwm8OSTGW
WlxmTogVrIAfE8cjxR0nOzoRv+9wB0U/f3MMQh4Vq7Stip8PZ3QpiTJ56gQXkf0Y6bzeMwwiwisv
CLd2Ax0NVbFRtwxrB/6c3XjbtA0fJKAsWyt8W0ILk7uSXlETUZXPKMCdoMlLG3hcgNXCc+z7lpf/
hZXUS8FbR8ZWU4eWPyMc6G4bsR9BUOiukdW7wbhmaMWFeRbSToarpkzxsfGRH40Z4JSzXeJK99wu
YWpvrFYi/RMtxZ0XuSmMkV9lLrwUeKCxaNlPaE6aEzVYH1o/SdQLtXHVpAdI4FPhaW7pbqr8CjfV
bdLJDXNUyPLDg5/YwMF1ADtHJLVDJ1DVk9WiQeSE0yKVNa1Q5agOMiq2PFNJCYqQ9sAiKSO0C049
y+T9Ga5I+i8LgPtWshuRc4d/v2XaVzM4nZk97Y/cl3ssFnsVfKdWYE08EttTmycs3UgRRZtyMk5s
v+kgsz4zLTvaLQZ9/p7kmmPAyIPKbCsw+UalXPQYNvnuCmkTqgbTtBGFFpXdhW05AcpIWe4xiPIB
MxNGfy93X/YCjJMqeNoPxotSPPATyfbcT12Myf0YM0ZX2QqPa5wO3SsgP1LsVfYAlz41TsrHKEDi
xgzcjxkSvadHQ2DPFoi33FEo+7Zp362YoIq1p07U/nmXkzr1RgUTM5DBnX4fgvX02WILZZafSYcG
ua1/oA6gSpY37S3BnqqyRfeGBKhyRAmvInEekUfNYNDJakD0Z1CRfTKGnuzN59IdyWkO2pQHgutV
px41214Jv6i5qm59fHorskKQtEvkvAsRuulG4LXKGwaO5GMx/RkI1Uu3m2ZPADsDyEsmSMeGJbjk
Tx33ORLFZqcmck3Tuvyv4UKq8/3Y5b/jXcxvEQyzSw6IC9IuIgzdkBufVL5Prkd0Zw8AC7ZXEtWX
kF2tXjYYw1M9sHNAve2k+h1InAHzfY5pDbG7lKZav0xWSB06xM+ODW6gF6rAMO0d5hSsk3Xm51Kd
cwbjpUhRs2r2WCN2d05wncFpeyUhC/B5th9kUFPCD1IMN9GHJ/pbosXAupocPJzhRRxMCJlZRxOO
S+hhpaBjxC4d4D7PfTD2AKiJ2Fc6lchQvPhhnN00l5Red2+JGdX6hcXZ7kaPBoUYUeyY91R9nTQW
+ck93JXLHBaJH/I+44iputQzZm+QE13HesyIBygojwHFCgflKniiprP+rubRn5owb7kxOhLdPJpm
MRmHiXoyl6H3kyld6n0aiZsN2WLPvN977kZmDe+MDb4RA+1cjzcbhKyxQxvLCKqVThTRTP+yYm5M
zgV8rPeY/PvzNxGa3QnHjme4wukxoBXHmW9jrM31G/mKYKEkv0rRVtVcvuvdeLbQaFm0IS4421We
PtxZdOqGZuP8OEm2mdQjbjdiC5n6yQfWHz0Pi0OqWfWAwnRsXcjebFaVr/NrGNxVGyTGG2938M7o
nrvmiJ/CWKdUN7F6/OeCRgIaP/ONL+6eKsKadnXXZAQj9xft88HXyxF56pzJSXOlLMVJCh1BVnsc
scaKLsrxNVFkX+FE89qB63xrL902Q2w9W9DIOtkd+YDXHBNfP4wQwfue6y8xroEHhpIddfVgpOKS
PoMeki37mZaI4hZ8okvyxbNOQm7PmcdLYgMNSTt+kchdvz0qrZD0pnbRg1KfpDj8cgSh9Xs91y00
FrSVFVV6FA7eupSBn/dXk9L16WpG5cfxHNo+IfCEyEgNMQdghxI4KYXRuKzJEWVE/6G/F5OJ+IdF
7qlqgIxNEFsZds1Jj094BDuns4I2Sh1meDGtXK0QrAXQEasps2PUehuMmd0lV0e1sDi+xPO+jxPY
wXN42Jzh1daIqpDgJ9S93MqnULJQijBX+4Bl5uWmVr7WMblgSHcSQcKa4CoKA9ccwSYoUaNz0RF4
c7nFFAElbKq5v0rsbCjS2zcx2GeHY5RMU7T3EMEfQ2T1nZqLlktENe3oBuYJ/mmPZXHz6FA992pI
YqHZOpZlrzMTLHGZsrT8ctJHX9WCRQxB4Npu25H+o4T6aRQYx1Gmq0dxv/uli3HVJ5X5h9Y7PlZB
pDJmQLGib7VIamUF3JulRWG6W7bBAxQgDojmMQlCYYnzoO7L/AInb1WEx4sciiZ/8038Hn2aR5NZ
nELFatevw4hOMmnYlrEQf/2wL8qrqlcP1AjcFPHi9hB90Ds5HqL1r8whlvvyr8UIvDQiVU73geFx
Fv1HO3tbTUh1Xs36qP0Gkv8Kiaa0duQ12KfvBw9iX/vO9yWKTgSGZWJbHvT+o0BhAfhw3Ie+Z0jt
FpbUam5zp1kyLyuUZVrKkkqP6z8CWp9tU7Eo2I/3yf+EoqVizvO7IChM3sxHO1TqhrA+ZzE+H6CT
iCWO4yyHlbHP4Ez3ZXUV087A+KH+eX8OVI6v9CttU7j7YLHMky80yRWuY30zhs1+YSrEOHhWHKnB
g0vKhZaqSa4b1Pq8QQ/FbVnrwX9NSyFmnaEUrg8ETTBlUHPdL1vWrQR6lmBrHY9MoCKoe+GBPKUF
YqePm/IQJagOmLU3+Oc4a2qJFyxWzd16wdso1bj+YmegHvP3YDbHcsUsSo8gcRFZvs95+HNWQA7t
giaOjaVJEL7WKznuhBKD/oSe89NwDav+VMojXSj8i7G2TV0jdCKTvZgSPA+1gYk+QHSYG9A4Dcsr
2iPdq7fFCCXrBpIOjtAyZepmMHUGt3Hga6EA5gOwepbps0s6CqPr1KsVl+4FdnZR0stKNM9d/Z2F
giyL1ausZwOI+FLa6N9r0iAPZZKHZUfdxwhrtKw9gARpWUtLZ/ouGR5seUhDv2jnHCSJyAGd4SL2
QRiIoTzYQYpluPTLolXPLdVyvzX+IfK4GaI+YfPkQtRrGxnrivuvRHcJy8k7WJEuK6dYS80LkOzo
wMVyziu00By7YF3gdowDWnK/eOpQHY8c3VAm3UEhh8D/OoJkF46ncgVGAypmEmm8R7+HIm48MzlQ
toiZxLtlJHsS4GvOkRQW1idVq2rxi0N5BB6VPUTTGSgkaSsJitWg/NAW0faNLavOT34nMjPB5Jmm
ZGiMC519uO6oVPt6HmnqDLB+ghiXimXai0g6lC8xmxKbCztwei6VGImvXL8jrTlgiIJeGldHE4Xr
OhUckcSJurb9qgOumaG0EPueAdl8zftj0XNPnS8/kcRT/9mC3ujHQK60AKAaYPw/RQox2vI3XwHi
PeXXPoVlE365OKg6A34Yki6EPV1ivduxPFbfwQK6E6RHOcwobRnUEbwbPNbiMdQ0v+lJtN2RbBwy
BSi9hIjZV95IO1LNeDK8xqTQl82eeIo4FnsV0dYJp9zrxFA1kCb4rpKj4L6tnbgu+B0OqUyQcSq8
aLjoF8MNbZeUL6yzicckpOVuYQEj7EggievWYW1RyQlgFUuAC2bmncggHtfMOP8CZv/cw4D+dCVE
BawNGbkHH1nWsLj5dcamsjam/9U757wCY4EUsFNJnz72PpYhjvEPZs+LbzwSjzi3V2VEA2cSpvy5
LHWFt9+L5KgLGjMYEIyTOLNEIei48K4ztTbRAx3gLmZnX9zbOpVdPHsyDr/OpnLUXT+f08VH7GZi
YEF+s3zQ+YLo/P/H+MpFGxTM0l4dQWe/N9MtxDHkSRSrpqiaEIfHHTFe+bN5cO1V7fl4AzV10+WT
rDU3WmvjP6CstBqX3trgNvVAa2G5/oge+j5PmrCFOeKEcjVufixpatLZ2TUiwZqAyuFXB+RQKL2V
DBqe8tSko64Ke0yUDth+p59fbnGO8WtWLITD+Vkd5eAq5IRSbGvCcMFOkRbD20IUlU7UG3+AlbHP
C+oIJtETzhpIDu/g2GyS7eWg5czLFWcpTKFqAvfSO18d5ccr4N8c5TNCQ3/89bGvBHIwlpI65NRb
dscZhkt41zW67qd1aRJhiOB7Le096iNKmu9WhkLcIh6/VW5czLk1TYCvzJmVQolwUFCXissxcp6q
eR207KoPx0l//ohlOHsIdMMTyxwEt09jqgedhWKAQjTr7UtAtXShLHHM6wfWs+ygHIMoWUuLKp0X
SXYCXmrpfwklX3tc2uCNO2gFtEJ0s8wwEwtmW6xyBN7sBic4FyTHHhE0ZFQITFhEHS5RtSW4hYdx
xX3o7+9lPeBWTbM+Qug0lfbUN97kti6YkOlxda5Qoi7qysBEmyIAXnTVaCTW53xRraahVbuO9oFy
H/1BiEQDEiL6pGR9N8RhaHuP8TwujKT+x2NIhusa+aTYiozC+WSeTBs/erBDhWryHX1uveEboVaJ
nHE6CQJ+Lp9xH/2ijaPMiWW/WEuRiOHsKcgYv9y8FKCAYQd+YvcuvDtdI+bQWGHBdpGuNKAYKHO3
jbkn3PJxr7/eqDZF6fiqFsjCRZGIIhahpCZZ2ihUktpDw1mO8yys01VY6ysD0tzXvRrlExnGvD8Z
qOSvPO+d9YJFxj3xw1ZbrvpCJswdpFNtAsOppkYkF34pCHeligjPQpYMaz4LO+aNGWmzcabVcRGq
mqs9jpoI1jpKNSvOK8eu5gdfyJ6vqExr54m3NdQmvyx6GxICL2Jm3pGudLASnq1bUe7m4J7Abkib
sojQhu7LKCTTxBy4TU8f9MltuBXkN02c/Hvoke7uXSkag6n8gZYLi/vmbVsuTSM436hA3PKcQm3e
gIriypQde8VJi8qt2aGr01CgvQ/SFsDchsKrmPXtsuLwTiLE9QdPKy1YN93BQD8Rch44LACVa9k0
RqtO535Jo/TpARLYoVCGyHSgg9X2rGWMNLHOF6+wvt5+MOscgz00B+2w2J149FfmKQM/7yl3abki
4Xy6j5o0/9sYCrK9K9Ey285LhvldK6gzdEiThfEDHT4EhELHyTmJviwGnU2zAAU4tOTlKMSFpNRw
0E2ReLkZwXSRdI9DnJt1jmEzZf/bXOkqR+rBdscQUoDx9ycnvo4zj1Un7MoeQtzw9msgYOtAfA/v
UqOIjEtO+L/JYRUVcR9+r/oEAEgnaqdnqUeVuuTrX/a7WxawrjDlXNSx90kZ4RTiqAqCuhiArn1B
DFgrhpr/aCuw5/RtK4DF1HgIafTTgxA137C+LDPqFDVH1QXAJH1AIlv2Z2HEH9rXkB2hPFFMBMuR
XTWepJP6cdvM8gWeHBHKjmh60i+pRd35chZuzF0e+tGrPa+cw+md+zHNoBxkjF6UHzX+0q59tgr8
JvUgtkIlHqZn90F/X2TDpvkNhjcXJxCJYvLkZFOpbfrZzdh9X339N/2fcZKa1pIXsF4jZQKrM8RU
UPS1WouwXXp/rWYW7eHEt59iuRggQaYaDkNYfIxpEyT7z9OSkEJc9i7X5e01Qec5sxBls1AJZfhn
qcJ3C07UKlM0E/USAPqd8wPt07aNhKB8eh8R3ZNN9yoRRxJMjSQvyKILzKTD2rhZmbnUXXhfZeiv
97yv+1DZc80SEF1FDh968e2pN5stztP97BgM+3j676DsiQQJqH+4zoTF9u8ip9VJcAO9Uhzh974G
Vu4Z6InyyJcG69NfJuczAQUlaAqTQ0hbBbsV8Zc4T7WlCTKbBe1t86lGB5gFzSMiIH5ZZuMBuKV0
0ecyNkvTCY88dvyFg7CqbHTp7V4SddFewsAYc0GIWxvSTKNVjL7brRiQkLurwpPk6YMDlDL8grgz
1cigMwFTXPDj+xPU+5SinbdCJb4Ued7t1kxZywHxf/I4OSK5R2DQ2st5yHNd+VQfdLAyALiKa815
xGVwl76S8IGx5lkYkjh5H2RE8TrfO1C/tn3R6hmQr/Wxy/u3hPVll4GSB7TUS53Th4aG2bCwDi7l
yNj6mfDShrcg10hF//Ktru/t+ZLsZETE3ybQhWEtF3jicklVHZcToNvWiShqQvkUfJU4GFHX+eP/
ATrdTyvQBWsPg9r3GIvFkllb3Fi1/DfwVx9+tvgvJMpZoG27zfe8zk5vh/mXqv0oGGzmCk/WTauZ
EdFlUUKoBdjah/op6b4498l78UDeEiu/2oeQZCHn5gDXX+A+UPX8A9mYl4NysjwZLI9gcZ0vwrJo
D+u/+IHe6WgU0awdOQUBHqU5RLsYD6rfAu9rvfLEDgascIS91wEznsOOsAdnqKtPeEQgZp/myEgG
4PAQbnDLPn/tb96K+AeLgzKSgvM17ZSGUaGd31Io+exUNDhdh8dkRQFf6gkJTiio3/TwXtoXBN7Z
Mk+AD8oG6+WoM71QnnmrffgHEnKUlFup0PZO/TdxVgKCjD//fivAbwIZ0yJiVDsJ3wg24umqDHiI
gFH+MfKIKEQykC17m8mtE8MoB7Gkam11lKgUQbzbYjDRKtocIthTOtznKLQbNAMCHFGeLrxcJOS4
uoe/0pMXwwJFwErKZmYzW2m6Yfo5/FLN4b26tE+yzOBy8STtXZPS97Am9d2IbEK4QX+NIXx+F69d
mrgtlqh4uBqmwW5XsZHIjSo4AZxO5uDqY4A4XS0+riPVa9vLma57gICmXOPoRsZ8CU8Mgjz7zUQR
5T6wONVXN5ledVIDXVDDZVFRfLSnDPET9ictHinqHSrGxfTThRupevSTFeOAK3bx44n2NEDQ+Uzb
ui8ND3YoojV9SrEIuRp6yst5sZM6yklZ9+kGPtUGKI5F3Qevm3bnCtZthFLkdfN/MCuREBfwPIeR
N23WUjT9HcKXx+2aGoGeEgwjT1heVe73ufVh2mkduwbcJiMFpWL0UKr1kFilvNk+UC4RLHQqwXRj
lhWLwGHQTlr8DygW0EmNg5Q2PIg66dyyBWhdLqKsylQetlqY16G6pZxH8RNo5/mcHKhF0alRaxxQ
1MYaF9II7qs6lzHP8XxxLkmd8ePbjICHLwbbjmbT3RvwN3BNuloy9Ngcf/0ZYF9CrjntAb3gbOK9
EGHvxyu4ltps/DmDbgd8IFJRUVq736ovYZ1NQXZUhQTyhQaswGH8iIsLcNTGDi2UN+eYGnNZ9bfb
/1bpW4PskVUn12eeLKHbK747ZRIGm/5jsL+gHBWhmhj6028aFy1zZ/2crWGJyJ13QjaU/cecH73N
JLGe/lIUoQXiWwOmyKu5L0MGrR5Rb7Lk2wRSFO+PzUsa38pT662ajJhx45Z3R3AN4/l4Buo4OQQl
sjJlDeuiQg03XlkatlBw0jfAbBXTubTwd3fpLuL8TBIM7inq3c6jeS+2+SJ853FMWWyNpZMSjY3c
+7BQyB/1J9gue/jDcKB5NWPV3i0yaPrGhLGBAEI08IsVagiQiyHT2E0cfEnMTS0MC9N4fBbZy11m
owZzZiWgrwQo5eQitVN/x7rwhZRsPuMVPQq0iTAl0/1zUedRbRUbDhZPQiwYGgSqK3+PIYBbpHA5
u5MMg1A62HeLUDr4SaUdnZfUw3K1VbFQSIEs2aajxy9Z32nSU0gJqlWpQmGdDvqE6GGX8esgpHe8
Ojf7WPc9zBrzwr/QNCsakpF1ZZ60iOJW1q1VPxOfzIycLuyYiSTIKNNslsA7292jkPhFQmzVEBEm
0/BSTNhDIIzpL3UQ91chOd9ae9XKFGo/KjOMH7BfjGL0v+VrSpK/2c489MGlFuh6uiZA8a9sNNK0
LI9rHRbu9Z6Ako3PGE6S1+juCGXml9VgjGQNtwrqzLgE32q/haQvWnyEZJrwTZhfpg3l7URwMQ94
h8X26CVcZxwjQekJvF3eMYymxcxs1I3TP47dNYjRUGPJfWRdIKHmQpVGuiHNfqFLKoLq347VGB42
E5oe/2hTlocVPhr4u7IbQEbbpmjao85gTCeowk4A96rInOa9x8+o8BbQmZ/BEu1p5WS8k+UaQOSt
du611FFgmWXQB028+PPRwijxsvFtVxFTcow9/pT7o7K3iLKm31LZgdoj4Is4e3/i+siSI1+WcXd8
dIdsbpYlgERtzK4rPXbl4l9xY+jF6VabjZZOd7B0Kxfjlk5Ca6M6noWXtrlM0yg3egMj0flozy2D
zibp/8AFk0KPCTaMwkoETDS7NSHOjM2BuewJD1VKpgvyBljKDu1FmeveXylUW0KZiuSVFDsH25M7
N1sHmROUossz3sL9Ngl29g05U9uSbJIlS5xb3KWGOCkp3I6DoANfdhnHEfpql1qXGJC238YZdD0a
53QJCbZkEOovaXgHXJuvip7xYecUZIU6b7Z7kAvvM+x/H2h/W2WRH7XkrTMbg639TrN6TxV44IYf
4FFwNkV9eRX5g1eqLAzAG5QzRD1B5mJ1i2coI+3+QNor93KSpUP0v8B/8/POvJwfi5AiWhqrIR68
wMVpOhnb8Kgem+bS5ABSqrzV+KFZWOM4RDmojMLdae1DqG7a9k/y36KKQlT6uDJKaoZ1sehBoVNu
qqq4REuU7Up4NNLJ95FmVI6p8sEtfXuEUQvGF6pOhSfOyY/NvgMWw2PM1g7zQiJqrpMm3HYULY12
3KGuWWdbjRMhRaA0poHbdF4S4DfsRyoIl4D7O2eTMf9E7EHRi5AmE1SDVeF1ws8XYXEF8ajJAMm0
E67BMhqut/+avDy8rAfmaVw9dJvgfY87YDdys+8aaENfCglpCRy9DPd+k91Kca6TibtX2u40jLAA
AMTDRhWNKLxENYSIWQ3+9Nhqhs0ZnPEhKNSmQLpLlVDqUlbdkJUkWlDCMg4JgTVBYW4zCx0Vnvhc
LWpUjkz9rcn4uyvaHCDeMdmnJwHs5ZSpwQSVObMN6CDN4BVjg3QhCyL3ov5k/bTkTpNxH+u7KbnX
LzAh61w0Oic5gqc++t+/y6b6Du8x8deR6TNLE5hDc+Rmf0mKQtZTYS/7gRA14Tc4DSgOfZjUMOBC
V8QyHSS4e4Qi7qsHmWTuLxYmaL7Dbzx96+ghmdhkqS9G2dvV+ypeshfwfGNwdoU3ozyBxcI58qwp
qOLVzj50n/nE8SJHkZLlRtoSO2lMjt9xFVoTLofxnP6s61Er3HftBR4pChlz7KmC1acH9Ly4cFm1
LFFeS7QiwiqMzg2ArWhnHS935dI4LrhVI4ae92ikvdK9zvPx1GkoSwhoE4TowAFmFwfziFtydX2f
bPaLFpzFYy2YDwwhbO4X00t+oxbSjYFHHcrrfrh4Aor8mHf9GHshWehYu7NZMVGrLGp4h+c9gok1
h9+Gab+XCiITTT7rKZmTJrsiRlBqiliNfeudeE6eKyUeJSOfqbYz/9uxUc2lD8g9wHOnHaYKOeHQ
/7guhzqn12t3+wtVgACmduOkzU2DV7I6oZTUM0VzeW3Uxy5AqR2b5grtm3okIe//FhK47lpoQzDD
+4DYjNLsj14SMIpN4qRQcjo/lkpWaC2YNxdIxG5X5P11Y1RdYK94bljp/PBl/KWz1Iw/QJBbpb4I
ZrfvdSZxGYrPSl7YYMdODzAi39FWC95zt0mRZstN7or47Ix8Wa5C8Mj9dUUkonM1JKXoyX+VHGor
6V7P6uMdLk3efgtPQdGnqNI1l1X16jPdpzwmwcXE8TCWrNblHaPY9zjwSK+IYlH3x+DCXmY0eGF1
7JACqCkMhIfXMVVoBLcJlSl3FM+uJOheG3OWgGQWP+r6MUc5gkQtQ92w+iHer1rGhNA/22mEpz/m
l6WLlmSMNk3xwpr6ffXeOIa9PJ5stuo3UOyWSQ7sOx69Eapoxka1OTLeyPTRJJGkdku7TkHn2rnm
2dLiIKG4Ns0C0o9FwW8cPZWzELDm6yTEr11ov2rO2zO7mZ5FBO2x/9sD2Hkv4CZk7MqrcPHvUgO+
s6OEJsz7JxuB7PQnRh0zqJ+l/qvxl3eRTUW9FxiQAl0bBKc3wS1oUuCQcoiyU5I6bsWB2cvrVK7S
/P0owrxH1urI7vPE5YniQKFGF/YRHYXr9pqTlsKiTorz9NBvS56LsRICzbWq0hDekGWHDFef1xoL
GREpfgXKTFsuK4jxCaU9ojNyc2CVwHObGuzYek2RR6O/veweq4dVB2M6p8J955u3xukND5RLgkJw
2TS/KY++LKrO6kTjBGJtklsRUxO46TOgRbNvn3Kbb+rgZ/uEmdZtRMAqF0roOIguGlJH+WSlKJta
FkPyweJYbc7RBs2Er3288h6k902aewOKWZz8yUB/JHmFMi72vfT8D1Ej47EupDJXtE051WHnlYGL
+5goldb2pBKSf2cgOBY/CHY9D0KZq/vX4XidRGv4+WhIptmmTkbhzqNn2+8v+lMToFqMO1hV9pBN
C8Mvvd8T/X9dIzsooPJ/O2zzqoEvCUrgKnTzWjnJpw3OrGvcy7rEeNK3adrKWzK5bJyyHe0NlikC
bup1h0P0Yv9e7UhggeDGqrdq6g81NIgJ4BKUZbPgxOTcy3mTZ2XM9KnOaqBh6RUEBwa0rTnR2ohM
/KgeYwh+7ll8t4g2/ASDXELvyQfjuMfwvmiflGJ0wyldpT79WWmn33omTZsLvaY7iz7BwFfZ0m/c
MH6DoLUH+SJpdxYeUweGXWjHA7Fo1KaJUe528/d2h/1kZJbtcblhCm5dbHHx6eZgDmCzPR/im+FS
tst/hwVtbOPeUrkpVmyJwmd6czM0YTaEa5cpMRiegBTW1+4EhhS6qnrbIwMHdOdP9DC/zZAO9ZsE
QviVwZC/9vJJ1ktnx9plM/zR4I0xw6x/Sz2HvJqaFg2njDxzVPmIek4CKN+d1NxDe2gl58rPvdT5
8dPLyAXTJrGVz1GSLR5s8XOypzqpjzk5ulIRp8+SfdprSGTx2CHk9s8Gy9hCMWB5tWVbygIj8ssq
juCq7aeo2RZ8uZzzeY16MpzqG/XgG4vZTh71GkGRJEfPTHkIFqB96enMdOKN42BIC9YECrfh+sBE
M++OoScC+rs9SUj3z3w3UkFOaUWafxytzi7obRNX+t8OdVNEkLmwG/5+XsgT59ZtEGT++4CICWx0
X/7r3A9W0vgvlts0BUbPAOcanpCIhmRki15P/IoQ4eCCoHE1+n1rY8I1H1b3xyuSrNUrI/1/VhYB
24iuM08NqKI/D3qg9hrvhA4Zb+k4YT7/hue9TMbVcCjAzcosZ/Pz26+qViE9yHBO9k/9sPj+YoJs
glFDKTv7iS6GPkv9W9pw5d1mM+tV5sMbrysPZMDcUWf1SCa4CuCf4lODM3dqJezTQDfSBlXequ7i
r+2twOK08pNoSamp0LeU3tUBLqA4I22IGnkBUz61LtgZFntr/VNQT4Mwu+24co47OL19c/ckQCMJ
T0TKbvma4AtsBRTRfR7Su/gMMig8+HqWrS4CpeuvQNn7cWkHyh9y5usoF08BaopNBJeF63NhnLzi
7lAL8n1qFidRY0j8GbzvZ7aMYE29mGlwY8lonLkKfSuBfEhlXIl10gzNq/ckrqMoX1QhiZFOLsUk
zgalsjmMYRSmDrnG3W4Z/uoyjuUvGhjiyfF3oE0xSFY2QoVDuYv7/E+CblHrPMwAb+w95gC0Um/o
RIQyxrh3AWekHXFzJ7jof06KpDW6z2+OAB9C+ac9N5nstigXrJrtP+NY/DhYKN8yU/jWYXo3c2Ue
odqDgAVkcOemWAWI1kdt9N33WGJcaSSGfuSNFGM+dmZSNiw3nv02UXTVJjRl4skI3zph84f7myK+
NmOC+y0kzh+LEOgfIQES5KEHToYgKNAdmi5sI2+ut+SUf8ZVHmpeuFnbEf+xPrPaf5bxxp3JvXBL
EEkHast833zxDBUQNoSkkyVBHEaeH40mLerstIk8UwAddvPM0Nrof27mjNvvzb4euuXeLlqeDij/
WRaPqnN9VGpaLReb8AelRQrlD/TgotI3goT/rQMxsAa+ZM1DldhwkWDEXqYZJzjLb4JuZtBAmS2y
hJdKmjRxOWGjVbVbesAzHLlYGu5AR/zbuSCvtgi7Q37rhaKjfz7ZmheqcyjsyaAyMKdB4Z2hHQQr
riBRwmRUrfoSvcb5+uKVNMzZJ1F4GbwKkw26zh1kkGWHMRabqWZbuNFdUYiKoVXwvm0CtQN+iWHx
ID06r8GjNtxxpqdOvAsV2L1UVNJ1vXbVywoSfJI1MjBFCn0Yjp+lLkLAdeP9Gm5P3+5FJFEgsIFA
TxiZJsmsP4jI2meUFTUn4ty1uyBbHx+Ju5Ik/QkE4Sl95xAhdL59H6N29ZhKvbNnfosmCpR44znW
b3SMup0hBgjBbo7GYMfmkrjkztpLjkZYT/RS81xYCuIZUDySlE4oavLdYsmw9AAumZS1SOV4jBaU
E8JH6JoZWuMfb3c2o4Nzokn5kbU9nXhj2DNrin4kt4WnqtZ4pKVNUm3oz9Q/OUiO+3OMtQDz1g+Y
aOjJivNJ2h0wVBeMjJCYFG3FOX5Nc8Fk2ooFDgZxSkG47EnpUMonpyb+lCraDU348BBTvq1foyVY
RBPJP+IizcPLG616B7SxR9FuiPEwdY2znCJPkYXCAbdkYFGEJWRtZbSAnNikrgWNv8q/KGGE1tlD
s56b0dJR+XRRq6L0PJtBsbYhzSX1IL1WErhOixkjoJWQ+V/lccchZZqPpKod9vaVRoPY4z7XC2ia
DZ6I6aRGixnadp2t6T5EkmlmWCrzcTILT2Tr7kTdZjcWyCFTeuNz6VdkQeHH2aIz6P0BBBaG5hvW
2BvxOZ4zf4kzAV7uFxT8RmCbUX2fLpYdmxzElJQA3M5corluffiAPH4DecOwSyYSaS01aIA022eA
o5Pndm7Wn+7uxVQFn+mk2Mc4HSLW9jWiswwtq8weRtnhDiF3kmWP5toyagx/e28SZ41vMNYxwE/E
7I4E2VFr5eDd3l4gHmByhIrCuThdhfxTTxaWSvCaOQ1mVGGTOAqmWxs+0B9pVXXMth5Caz+D77YU
KS1A4qnnqTxwgO/Qx/IIa2w2HjEjAjlCUFJePaU1U74kA46K1/lvQQmd+uTZYnV08DgLE1EN37YP
+aFgDU30I5OfdNeaOjcHqHi2p4Hxx3bQf5chMwXM0l6Z3bTZ1QtnfLyuDpiDUAIH5DC+Ru4iCoDl
E/rZHd9p1iGsiDZ0PiUKb8lnIs6ghCplKStmFJc7leU3OlrNozm4DNhbwxTrrUEzmCX0/YNlCgW5
GfPuhxBosVJ8PzfBc7S5QXtlSCLZAfuBR/1zBn65Vb0SW4IoRNPkUICh/iYY509Z32hNa8M5YUlO
J9Gl4rYSuPudFZQAeCPApdCtJUTV+APOH4MMJdzGw/eUyB+54UJzdc0REWzfFDbV1wazOOfuy06Y
AI9ugO5OxexgvAVlvLqQXFh+b30wvSTz9ZhJVAd8rjRdakFQ5k+ryng8SfHgr06YmiissexoQ26R
tTZGwK3hCIq44U0JjADmC8rof2Cwk6QlcH23tC1zKhLC43Z3il0xRiAUtI8dky+8yPRokoM/Xp5q
D9g+7P2lASUmv73e3CpoP1qytbnkdk11jH3b/mX9+IW4Z9QROdl3QghqTJvBI66kkqc40Iylm7iS
rWmGXe5HWRkwrljkEgpeVu9PmSGRcDD/3IYz6ou1WjHcQS4PPcKicov+fmXyAyMtbGdoNUuCoFK7
aKlUKEqEBZvDtdNKr2VyJaQKqOcSPS5Th15H0FyL143WdQ3QF+r9SjqxfxsSsnHDpJ7NDhV3mjOJ
AarIv9PyECxZCDqIIaCNdOUP3Z7q+HlQrZjVgXo6e2wB+1vyvqr4ANwLjmAJk9oQqP3FtFOA+LW5
5OhJRHkagZmUXFon+l59ayi3Dnl/qmB93bzAi9E5Xyk5S+ClbMeCoHXVcx2NWOgt7KAQUw2mAUtX
dfGTSrdY2ixeOaULYNLbczeiwjcXIFlVWjEDdPGKxjKfMVJpLtfuAiAcFkRoroc31DP4tgUV18nN
qbg/40lbbGdhthAH7rPSDJgXXJGTwdntS96zRbraHRnaz9h77XcKcYHoFj+LYjtb8sdotFHKMG+8
9PtoKRQ/GjnFBNuduPGW2vPUZkUL985pdU5l3/9AUgsuScU/kAjaydZQ+FcbtCRmJMGDEE9kkz8R
Tgb9RrCVpVzp6sHn/3YHTzfLAXrxaZnQAn003gB/2/iH913FPceEE1MK5qZhKUn/uNEs8RDa1/ku
CMkWIkuOTrnv+iJGYT/z5H6PsWRNjmW8sncFapyYqZgrDroLoyRhBL134GD2wJsmQWUss4HZW7jZ
Aip119ox+vHsL9xFNaGYT+2YpGN7gt4CCNgkuPDXaSbCFrZZ9ycbPS7pYItwDh2U8KbQ55fkc2Ok
bT686lpEXkRvQXMBCDGk7uKJipG9ico7Sf3Tjy8Hl8XuVdCR6uk+c0nWOrMWgFbUevdA9RRM6M3L
BZwvG78QZ9Yn0fwbWzYaNGhqfsfjruAkuDjTF6msYhSpkm8nQqq8QLwU+xjw6wgd66UO3zp9WUvp
iyZf4pMfZ2mZSJsTk2bn4Q3pBulSuCqOVSqSZYliNybOQCbrpZZ8xoFCC7zCQYRi1rkDiIQpIsPg
hH3E9PRph/IpwnouhnnHZtLQ+ajAGLnGoStBhnQ4HeH+f08cRNfYuLqkw0nQHvaDIWdRGnVqCMEI
LOmEkROFV4WJQBiW4J+AA2X4DgFjhGSv+nPDcdFFywD7kQ07/3q5uHG8SlUWeYN1FHXKGm5kNaCb
7EtWPF/3+xzCtMh8pLdeYg063pUmBtKpW5zyZjx4Y2DzQ5vBCxwuuVv1jvOWwCojdr04EhuVBZn7
7o1CPY237yT4OdWzYqltpcjyLTijHd85bQMlw4Kw/0dh8w9tcC9Ci4NfnoEAApcyKXtONZ8fiHYd
qNPBVtwuZDfBDXLJVZL3cy04vF+Q5lYy+EqLRQAbkl+xI8PUrtBFISWHWPR2bzw/5UJe7/n/tTxY
paDhMwchPU65URxB+E9IkNDq6BBeGu9OtBe9jpthcOcs0mI7fNH8IMyBpUe+O8N4o6F9bUfDoa3N
NP+G1OEL2wNagXp3Kk/T6wtNICnXBKuw612v55c3GY1BZOMv/zDlNDrknikVtDC0dZHZMWJl0Sol
ng5Epb+qUSGU+dyz95jZnL/JCyg7tcKRjwpCvJxuTP4KSurgFQrnGoEs3ZfYnKiP8vPb6wETRhPZ
Imoa+cscDX+Ax3eFs7ZeauoKyeja2QF+NBSiOLXiL/aLIng+NJtgBn5Llz/gy+zrt9gMWc6TW8zU
TmgMXvL50cV2CGYo4QjL0s98vVzt35SqavSjIRK/53H/anULyV/jiVr2P+Mn2rmKtoAyjCV6JfFI
9jxyfE8KCnK8rWa5NN8KFgriYjl5gCKjhjMkJOaGp1rHofD0293hd/nURTtK0vHObHubtoS31eLz
YUcf1zyTrux0ZVEH1AoCtbLldKWFuPlKL+WIccd3kytxu1tHyejFCdsLc53j+mAW/HhqYRBDJujV
uBBT/Xm7fXagFlk9WYE2JQap86luFuByOkSj4RMXoQfKuI0Do6G/IrHkS1Yao0ty9ZhN5Je5ubrx
n5QN5+WLTB1vgBd02oh/y/UE/9+zPdx+yQW65tZBVBFEc0Vm/tTP5Lm0Jmh2oqEoR/mTzMM78j4E
Z2oJ8Xu3Uf8qF56QSsZH1vy0RXkik3Dda7f0RiMHcsgdHqa4VS0nuj5hOEcNFW9w5KNsOzTawgTb
PqhjYlIpADoPSH+Adniz8F4L0Disikgfu9Xs0G+gqktaHkpJqhyxyWgFt3kSUdj2NzPXW65TFRR7
PSqw9FNO6OLG/PSnaNJP7AVYw+FaR7HZc7FK8lIxPGzOM1JDL2hIV7YW78UgV1wGens6lXs8ZNBM
ASpZCKjFv6IzP1/+m+1l6LC6myVJZPUjN68LJvgWiGzAL20qnnhqEZqdI0PuGt0OD0yAfdYSQTRV
MmFtf0vwZ6IXBjDwlfV77jkN2XUxjDUK7kZWl/MTSckiw+HJnajt1tbe+ix4Vkrrcdn5seLOTlOs
Zi9dh4ieInky7wADcVtYGygNOwy83o+dgJKvN6B+2aEJiEPrr57y/F0wpXTQyqgt6MD+U6x+GWmw
qfEkTuT7iG6SGeh8Pp7MecA5yNFMVOOINALEInyjokF0DRCCTMMbNZPOq2Ymoxva6xznggsXd531
BlD6r7IsenO8gtlrLfymErrV0J6cr9GkijC2UYCE6d8KKGTYf9NeFira/IURLiyaf9IHmeldj29h
8Q0PD3lnpJ+Db5kvvNxPbAZmxNgTbhBG0c32yxOCLpmSghqTFJ6MWDqb2cj3ASdZdoej0fO4+CkQ
PC6NSguHTCo/QJX9GRp7pa9FUoWtfEqyOHl+XgQV8IfWJxyPfEptiIbnnNXyoUAa2pqPKTq7u8qf
wS9Y3mzbgqrZDLHaxZ4fe/CbMNQtI/Yv3UZLYKdCahCSu1A1d+/UmuT+ocpGlAH9zUWGn4y/MzyU
S7I/tdsuTuvC11K+ffQs5aowZ0+r3xuy5Xxv5qrGuorj4MVNC32pHrRq43zNiiNhIowIDcQeKDdX
mjsl1smYeLtUpH3A7Wv2H8cRjVw9X5ilWridy4mz0Qni+IaiVoIwnoTiFKz1ki91k3VQHYCGC11i
pDUSIKpN5larOtfeaM84A2fKsrpnk8oXWlIHOJtbN8d2Aj4qwWRqKeeOrc29qEZ+pUN1YpSD0/4G
1NcOylgifGfIxF+8v2v8QIaKTrvISGGbHGX760FBhIt4OijORlIKoXEmX756GB9xov4ZA5x/PFSm
okt1cXMFuE/ZgO6tM0GI7jhgiKneTmaw0U3iDaZhdhS703XMOyI5LBcVro6toBpmh+immpLlRPmt
0YUi67Oa158arOpb2teOCVkyE0sTz18zOKaE2CZuTue2U3nxV966HLlU1jI4uzu2ZYZ8QOHYjAvI
0BHKSF+0aADiRdHU8/hQ6mYO3L5zRRjMaVPLMSJOS9RRsuYXzlZVxnjW8Z7rBWaIg8BRmbR19MaY
mYMrzL/d+mKp2aIL0O0P4H3W9KreBlMq3HU1wmnYFiPridKOGrecDfYcFt3RFWVWNVGg2mmwzkUW
/2iZMCcTOqXmgT7RCljNyWiuBRqAMw8JJNiJzi+W/9R0VZIBhIxvudOOaUmYZXRW5z460eb4AHpw
elFBge3jSZxffHTBR2Sw5WTTUR5RtEIDD1z6TZx5LH5d5lp8sZkkZlFFWHapNd7UDVwxRPJ/Ib3e
gn0b7pTMHcn7Xf+3vY19XNBV6pBQ1w6fkTvAr3/fSfUTzBAlsIvYJTYWaLGU+XCE82StCqJD6yoy
fNArH/s2LBlqIliaDXiqwtbzr4CSiCZM6cghwhNlCdTCQGHIadKdsHDOThYFwLOg7TQvWB177lQH
JyembNKim7iSk11tLnciJ4jI3Vo87lEhFsUdH0TEIls+OdSJ6iSk8xOWj5cXUdduroLtrzjKKbsz
BeC+AmFpJlN+wJhndSlSZYJYG1tfByzx/Fo73Yl8nMwJ6rPEkL21R86A1V36pGaV2AEXV6cfAvzR
OmecCAQ6nIuSc1bnrvAjIpOd6zmPndjY5hYAK2equ7sPIoDVdLD9n8Y7KgJBjysvH5DD+YKdMbPA
RJUAn4QMbui6Le9tGzcVpWL0fitJhEw4k5XneVzAKShc7zzxcQFifptRFtOev0gkU+YHnRCFQ43m
SDsaettByhuIiAB8t6fCztV9HivYpN+bpSm/Z74U7quWD19B3FeK5wCOUdzt3GZZ/dOknjds9G5V
ZkDeg0D5eU+7ehJuJKhIqM8YXKGd1ey86fDaIirjb+c8gxQLFqLGrZ309xVRSDZMzCzc522rXSZL
llzRDNxV9e/jOO8csgZRUYSP/cnPFuL/0xGLGo2noFsKvLv5Rac372YupOhQZ/6NLDx0l4zYbR8z
WBSlv4AxhqoZueQpUxqYcIWC0jEbiOnONBSjL/PPMFSjBp/wlY/kcMUslcUHxG4ndpQHyKd5fRt3
Q8r2TrVOGGFCBVs6dYPX1e9RspAEDwFWbLgs5WxLRXSMZ895zGrxHrUUKrGbrYB8vzv2BC9suKcO
W4Fl1SXGBD8eudG4FEkbakSPhDhcLedt56nYPyH7w/WBWlPoqwOOiIJDK6kP8bPIwAbTonEWE7s9
y+BO5LyR8hsO+P4EFujkvPrnYmkIrdt4EAgCPzDAco1pTqGKw3wXB1ffYYiVgqMZm9Ezo7KML1WJ
cDKPDslugmzrPfknkm3YE+rAujL6lD2PmupwgPCTk8QRREuIYKig76vBbssPv6sQctf+ipdObMGa
OvgzR56s6B614lU/hgRL0FnWOTPlw+tvsvQXs15yQTdCSAC8UCoaqWxB9v9aXXq1RjmaY7l137Yp
z2EjwhItzfTLKnKO7I/wH528g2ZqyP/w70SUP3c33xl3RR7nlmDXwDg8BtxC7shF+hSmtW+hjsYE
LEb2bggZC4yTuBUWK2kQHPKFLE0bXrpsAGwXs7tUkOdzmc4G1fgxMpM9uuwPmzH8rQG+71lCYJm2
OL+Bko+JFKeNevCLJ6sL2K4yr2rJ5eGsQVQCPMmisfOMW18x5Ba9YQxpddpPNahNPjNjdzDxYHh8
YbAVJjcjqs/0bw1QTRR3r3NDrcjdJ4jDQGvxqjjeLDCE+XPQ029jIfHaNQSinJJfgVgdeDqNHh4x
+Vz/GEzNusL1b4Qdbq/2tDZMpEvvYrCVJ5pcXLsYbMqITSXyy0WhK+OAajOr6udCC7xfu3eMOSM1
Z3lNaTL65VtQDcvisRBsdx0PKCyzVgVvzb6Cc6xAvxXbqJSERxtZlI61E//px7AKBJkquxpDwy3R
KNckVPOguC/LqctYqUvD5Jd+47XXG1HxVvxJB+avlwxJ9Mj0f8r5cduiRy7psIFoce78YG8RH2CJ
SjJUUxc6yVazah8vnfTmTEFiTZEYnxrYLxvGBdKNN+WNp+WnWzoBOSZZtyn3x6aqWVL9Hhc2+PBv
vTLBqGHfUWIhvcD991NgxpIYG/zD6CK3oUEVQ2Ff8SStG2K5oMuMtOoALPZps6arpJebfkukUxZk
CNyuesTyNO7VNF9OS638fEMHefUKwY1sUK8P6ogLmXtACNzKYpT8wzCUpkJwH8KKXJktOWuEhaeR
daZSLGkwggzA4e4OLWonautj+M0PztI1pcgc97mHCKgnF1YxW6jJKSrEErJHBf9XXuFqHB433QmC
f9BrSUSrtR4VtviSWRLDDNcWNlC3qOTZ+FeZvSv/OfbUi8tzmjOcHddxj8jbEoFlkx9cEnVVGYKn
i12OXFTVTItk8k4vi0kE3OhVwrYLNnwkFG5yCT4aSK4j8PjfOudecJeOrTTvhGFXR15StCfsZqPX
ss1ObRUk2ie7Wuc5ar9lVuZ0/cTXI1P0nfZ7AaCzZqBMSWRJctCzRRKdL22Php7Y1r28dzDbHCc/
t03HHcW2FW0ncBenCb+dVVw4ZLnxnfgtsqnfhZCqUXyM3O2lcz24m9mJVqz4/uvKPZ8maKV7ZPFD
hSWpENv/WSD30312AuMaXP6gtlp4zsJGnqEB3uXyy29VVoH7SYsGxq7KGqrJ8Cmh9YOih1lGGoYX
RdwcaQ9h/LRT34yG2quriQ9fG8QWE1pZ373jPhYTvof3Wpk8KeQ6z2Vj7iJ86uYSUcDIVUwYc+Rf
GGuCQB1YJ+Sc80DkY+hY/jEhvIuExVplJkOjWAuwM+gri2TfR2Hash090Vz7jYv0jVX1Up4pVKBM
zV2Y/TIwk1LBrjzhCuKMUrrDcPPv0XmkxOtmqHjhsXpxUDpGumKlyv8uH1/Np5pitb7B87it891K
8LoT04uAos+2y1EiPy7lGjf/Ufp8Piutu9idmLWjeF4/ZE1cqLHoMrVgLDDg6wUdyRniSWfhLawl
sLNarI+G/H5GuHAOcYVTKUHUnr/ychRHvI548Rr4aJQ0RhwgXsCL1LnrbN2YGSPy8gbuoCJHzoLi
WLSH8LJ0rJFkJpupO21qCIo04+CEvBGSIkk3xYA+B/Uv6cDkYHZC3/zIHa/ObIgjMN9MqowHSvE2
j5pibFGqCWpfFs5Nrf3+d4w7E5VQ4UPJMNqcz54K+/x4glBlNROo4QTjMGk5qmm+GzZlczYOv7iW
WNssyhLQJiFTCtdXBBN+fejeTlOlCZOW5v6tsIkMn3GwCKOKf1uiMGwZDPicpJvuQg5W7jammELS
+46pGrPzBcSZaLmLQoSJh4oMiO9nIvc2bwM4DaLkdkPXZzU0+AlUIIQ+c8IyQgSzoQyTtmY3Z5l3
gLO+j/EwXaXuN1P2Nrizh4H2DBYX62qJpfFDJF0F/UEWCIk9kJ35Cq5PWtUaxJb+TAGXg1Q+Xf8g
APXEuolioRf3du6HU8ml4yLBeu1l04BdH0DgUHIzLST7qoH50CV95U+mHy3s9u2zrAC9F9aHpOqD
KOTxDlxm3Bzv/Ji0cQEZriU4Jv3CgwNPeMMGr76KwG9i+uRp+0hf8xVpVaVKjm8UyOFWAcQXqUPY
xzMWpEJLW7loTLXXjcHv80bbyf8v4JZ/brK5epCdfQvoFNhsMMzICL1S1XH72vpl3srG9o4eYVM3
BcHpMwvdjtJB8S0q5rGZtfL5I3Dj6+Hr1Er5yDpRjT5Z62/QfRbTxQSRXQm2QYVC3/rRd0SPrVqZ
ccMjrUEQ/WmtC04XW7VpqQ+GbB9fZ78c1RqqtbncuLgOLyI7y9hu0ekWVV1urFec+8xtFPetoP1t
5WHIqMN/f9rBZF/9Lc4TrN0+qH6tkziw2EnyoFEQJqv4y1xrX50Fmfl5wd4/iWhu0pmDl/mdD8pj
PzMTxdxuJgPOkF748QoIP9htTQtuxTJLmRljaGYqi5FkA8ThmCSmGYjxazzQBCHJgJiSSk1ZGAty
gb2R3hi0+5cWehKK1dBZP0Da5qUhYNposnSZqDRynEEGiHI87votjS/sCPpYRERvJARKDi7zfduW
rVaZV196jrbQqNjaPBhFIgqq8Lcj4EbXF+hcvLWQd1ESWuQ6pbJb9fyuXouD676NVsHaEsZdhWS2
uVJgkIBFcdiq9JwOGp1gC2qCN1jeCTpcEFKs+6OtaZWSxwCT1LCy/Q0QOxriQr6PpyaOJPKLEcTR
EZ79LOGGzpd+kekriKqIQEFZi5p16tUGKhnCfuTxG1hHYiW9uA8BznFd5ZM0a7kDDx4wE75RYscL
iC0/lB9UMwlY46S9JPk+oYS6MRUYmn1L8dcQPbRVB2MsuvCb7/zbpm7WbI9Y5u+d/7Mz2lh4wqy7
XRkDR8v6Hj5DdjpC4WfIDeUge8331DCcuhX9kAxxIPOEeNpDNOegeDFYWqqTTN1+45v881bZqkdJ
lBOXrks6q4yDzeqbD+cmUwIQouNGzn/TxK7qs5L+8OMY2nmspMOnuNDhw2onEE1DpKtB6ig/XiZ+
KHk6FdADXEanZpU0rPg+Y6n+XjCM+3VWvsRBYMO39g6iyZsqBOecbB5t+L53squeSOezc4LicV+k
e7PL3xus79XSOwkRhIQH6xXkDoHXWktq8vxXKdLFkS43YEwviG6stlJnpLinT3UqawYKwKSWFxqO
RwfuLHgbgKvF2wquhr3T2btq8cfOJr70y+Y8UFl385zwWoxNajzAG/5x0MY4tSB33infuaRfB8Gd
BKb/vhi+dBG5CMkJQaFWw1RnbpDAM0DBef8yDRPhhzsDeGNByiHp1vKV1uvTmt5fu1cDKBoecKNL
3voYSrA39FV49k44mGbseV3vkLd8efX/y12MTxW+ef4Psu1D5LYooIV9hjx/+cx6g/pJDHQe9afu
6iQ96s/scnARCsT+oIUB+gfpG67UKfenKiTGmrccHYugWRqLsvwIZYWpzlYh8aX07liBcvHfhEiL
ygVGkrVMCgnbpieQMWiFuDgfc4TbKiDIW5hevWJwh16rcEfep26gnlyVdg63gv6cIWMmc8sOzilC
H/+sh6nRxUXB5sVyNNsLh6oNSd5p9YgtH7VeRcmV/zTAt3t2M6dAbXZGzrh9VmZZ1aQT89KzGvIV
DjHgQrhPvROCevFZ3k9GWbTZfrbET5frtPjPKZG4dbinWDbRHrpHKBq6X6Qez6NkkYLLRBSTtzAK
P6fTqDyYdFDIY5fCJJBIuFu5MaaXb+/+GxABGGMPxXnxFjiiHa1wZ/ds+tt9CPcUAjJb7Aal2DCN
eulW2nCccQ/nmdvA6oeqR3hrGR8MIU6+8bLdVter1Y6ixoGmDUCjyHHmC0WRtFHHCQ+KCGgrtQWI
P9xBB0wVfvFSH+uP+KQmqzX1A6YdX2lutwewB2XKpgXHpsjcCd3852ipFkYpKLvxaOZzERSFjqbk
p30F9r8v2UC25mnuQN/dIVJAA0rYPcGD1Gp70sF2qwcCbYoFZYxMAjCPg2y50li8fhxhbOCBhws+
YFDKjeESErRBsdB9UJkayQxttiEehYgpQnaQn7rux6xkWFSSu3qBOrHB/wnfZciPyeoRIHyKH/8u
UFDpk8BZfr9ey2XhWWi9xI5lGgxX+vwDD+AqkLbgK0AjNiolXFynYG/4z9k/QOd1bUB85ZMWnMF9
zjw7L6tvmi2OhjouzbIpuOssEwhKkw9+trhPeV7CdShPDmga9EdWrKgaL5+pj4gYC5lQDPjwQCpt
dIEqbOw2WbFsoxjH9NfTLVZ0Ds78wYm6qRuSvmGtarwfFtveTFPhfNhxli8GawB0YffSVN7RgNeP
NwCDIrl8TBiwCobixoO8uG5MEDd1SRU7xptUhwyZ7llvXWrcet33IoJiHuBcaOhNed69uc49JL/3
VmJ3eHS3ny8rz2O21yxt5pPDaakWGUiB6t4/d/p2sTo/SoLuqRk2u8JTP5P192Y931ZkOXeu2+Uy
DpCiaKtb/W2zGOzo3fUEtpW87W68/nAj0sqDfKRePq4XG5sw/28Nn49yelbA/ryGB0AnOaDJPH2G
RoUtSglq5ceI2/zm1dqy+I6S1QfgXEgS7oGoJj7N9cabaZ2xS+6KSC0lGguQTJYwRE+BIv5xjIvD
vwarF5uWW4k5HkhFHnZIrch4X9EWz8QwNlX+V81jXu28inbWUcgM2ZXIpC6ujg/UgkGTLK9kYJse
oafELWVUOMsM3xxfTgusCoEWgfM4gah0T5+pb8H7Tjr9eo+gPvXaLAsabAxXJPLb2fDK3kuScpi/
cdeJdkVRLqe03iZ6HvKPUkiFvrnoRJCDg/F32kw2XlIt9oYGmXajzE2LYhY7EzDH8ZfrHcZG6Dqv
MO3E+awOG4IPVjDMzHKYZ9ghu/MriTEP0ANX5PR/TuXpavMtxjoSHWu6xaH8GeDQ0BxRQ5XNrckY
MsUaxkd+IhXynaifhnUxhrYpTSntOHpspWXiJ7Brh2Sa2ITy/AsH8w2o55Ae06XlOnpqW+8/dVGK
6ZhSOZ5D9oD/QgrzuJpIf89ysr36TX7RYlzDMdz8y664SMelVj+lzqTs5s68dyjrOMue5NE/b35c
/cy9CAGTJc2GULOyMYPbML0BgckxiEbiqT5St5ee0nhWWHL1Tqf4i3CIUP3/wobPC3XgXChROxIh
xOght6F5lCAovxTI7r+hphAPm2dJqssJo048ri5kmkRblxCN/QQucPqWm0N+0OnxXhncU8j9afNu
TGSxW0LGRjBrhCMPcIhyQC1cXDff5VpJ8Tx+5Jxd0gWDCiDnZjtlSzNOwAsj0Gxslp1gmSEUZ81A
GRegEOedT6AsPMGqy3jOhSpHXV+XleoOGkmnT34EswI/1hTOc4qWpyNz+RkPanFB1BL/qWF7/i9F
vUWHp5UhPrUAYN1iUnz3lHD7M6o8OSU6IZrsLH9h4GpluUNgaKDGQ2xIm0fXKan6BYQ6uFYu4ooj
Hr/DnxAYbonVgapWthISx/zW0iBSbWhWiCvUb8Xlog0XTbe1wqKCvBrWZWYxN021+ZJP2zJYsY7e
HgpNZjcrH4CnrqgHCAm1i10nxGYjXxrJngEQC7gCxhMkbgKaAJS3lW14aE2x51yuD7hdbUhltSjh
8qdVyVu2VE1ebKf81Mt6J7vENUwUzeu/hZ/pGECf4KwQMkPCNkISOat5VPZ2t14Jt2zQrFKJdmcv
zKMukncZNQE56DqYv0mWmrUMr9sypEK/hLDYxW3ge50j8flNm4CHoUX2dH9AaaCgH/aG/z+cyqnU
/hvgYPzyTp+gbaLKG73rohTpcwJAGztSE5DlcV5rgXOzye5W1VIq0OkGBWHpe9Oe/fFge5njo3qA
glnytqQuvYexJdFVTk9LPCvjOskAFor0YNG+OOMnEwg4X9urBjxZazWHR/pOQIRK+fyxYGVTwUfz
zG9VHDw8TgYQw36PLMwzuYpQV/K/rFe1xrxdQOUArM6nfydhcgmhOiAPmdesMNNG4yUYK7P6blAt
Sb6BWZjsYVyMN3cMjwd0SQCvzPxKbSyfVrR4sAzAW+jlaau5jh2WsfqpEvcfkCiqt653W0qzlSc+
J51YTFW2N2i6z6UDFWdQD9y2lW2lSoEx4zmfZq5A28810X+cEYyaCY9OE1NVjfZkjWGmSR5snco1
QAmnMhoFXGAY0bLBq2CzjG08Fde89BB28UYOMD8cbfw6g84vFHABXNTfiAmFjL29gIUL08cVZzzH
5MnK/6JwH+jkOlzv7JuSUYFlMSdk2sTMX81IuEdSOQ3S2yVN9Hh5WBjhdWMeJvWYM1aJTQYeuY9w
4LsdL5aOxWe+Bnt66UeHbwHif2JFsxXXzuMrOsx6db52onHe1lJJJf87s6Ra/mBHO9i4VjV8CUnC
f76IGuhyR96Np0EfnECRG0RK08KxLe3KTdHhILU6yU/h9BqPbLakn/GhqEfF9T2BBntjujq2u+rA
BeHNJVJsIbEIOzHrhSjMiqKYDQBFfcOMxmnP7Znr5dLwo95gfLvQjkpWDmWV69RpRxUdLGMezniQ
enWkOGrAAZF0uAS7b2S6Itybe/04EMTTu+Ij/lQAn5LGteYIJBaEz5OqrQC0stMev3wXojrBZyEo
cNF/Z4PNMKolkfj7lPb/5Y14qxBSJjWJ2pIa7yY2/+0lu1WJ7fAlF2Vmf20GOgepwKG6TrXxw0JL
tEKcQOCPs/XK730EqgVbBrjjU8ug4jeDqLYkfdfhkm02Z5K2kOR54m1m1HmPLYifesVJi4OlKkLJ
VSFyyHnaCYcNb2ekjtCuWD3Gjr2WILUgLqMSdPjjOFRCeqm4rea2rTPjmI0QjyVgqpuiPn+mPXx5
d+36HI2K0ncKlk5weqO2z+Cl6BarjtfM2lzhJfJ2dfDfEeoEfNcohHqXxc8IHTFcEMbrDQ9yPITi
R9NiE/vsidZoMrzcFb2sihjvI26yMHOCXZIcuO7ipOeYdPxemK1/TtKW9Pv9bxK3SiyUI/d7hg4C
4iOCB0vKIEhjAqoCeQY/MdTr/8GtAje7MIv7VwsmoPtDifMIqIhjDdfZhPXOg9jTukhptvO/XJpB
xwppA4RmQ2rdsmfiQ52GN8lwzv7O+wn/hacPolgbnudnF/Mdln3hSNyA99LAfB3pye+fQ3nln9IK
dgcS7F95QDxVnc/3MTP4cGbcswXqW0K17UHhVxDYwdOV3Z1mXdQ0dpCN7PTGbIu9T6zh5pi0930Q
TqhzfaTIFBFgw3STjITjfWAMdsXH+Wkv/i756A6Umjk3Vib81N+PLWJXIZoaUMK0m3jP/nlO4nto
HmLVVAU+I4aLOfDNh/ERIEE/fmeLi1MJ7adtZPdwskIe9b6RFx/wb7HzOi/e97UpaDP6ciyMn26A
yjcHyEkqfgxkeo5WFdSuabItROKR+rupkQVxpuI7H6q0SSqX0PHcnzRvRO6sz5EB9BrUpnLfS8u2
WiXLky233qJ8U0cZNz5f60cqqsYyUVwQCT4aSZeTpE39yYNSnpBDC3t056SbX1ZJ8zbTrlWXgFRj
D6Ygp6mjuaymyN4e0hI2PYqQa9TCzmK3cjww556vDz3OV9Pj0d7O7BDrScAsTPsEHPKifAwKDJuQ
7rVJ/0TcBirW7zaIcP0H8ZdnXLZ95kY7nrwpXGNQI/QdZ+48iZ5DdYZT4NKeSiQ5BCJOqBGpFFrJ
YfgULH9MHSDV3WpkNr87afvqZ19ih5aBbI1+l9dN6xUmeWkdIYX+tdt0T3IZox9/9yY4LXAs4MyN
3eQN2cH67NT55EPc0K2xvkZICSyo45bescen7dztNZ72LS7ZUnGq3whbgRyFWFUQ5a0JK2vqng0a
j5b9xW5Z/AlwCy2Mh11CgxAbV3tDcaJNWR4uGjT+xEwjLYrpD9DMvA1uoLXjNoMX3hnRKz4DLDs/
ybaMneGO26pDAXw9hmb/RoR5DpKdsiBpkzDWX4FMF0s7XLmPLrG0zgOFiDal1jlyFdMk+mSodZp7
GMsjxtXOarxygG5G2rjCL3m3wXwe0WVBeHMQf/peRtewsPtjJLTtOJtfGFesvqcT/vH96xfTTwNA
qylXhNjrw9xKcAwV8KaMoHQEUpS+Em0sC8ZKDTwExPmX8BdXA/SdtmWdpCRz9QFFcCm/W+wiT2AJ
XaRtcexjGsDPRCsVJVYdg5J0kPCOe3aoOJD1U/mt8JGJbtamoa++c3PCc2kK9OyHjrWH9URE+XPJ
RWkue+JrjsIDHnxE2IJS6PwswTCt9RhV0I0b0dUZjZuMIlnTJBjvbMyuxxueDJsVDrcCxKbRa7Yk
kqyT119WavL596yTKxWy55w1TUg1PP/jwt+yS8yxZBUn6Gz0ySEzfS9HGDIdkU3GfIBHuneo5RS8
tn/GwW8ZNAl44C85eMREFxEWKgqLiSVYpT6hm/jVyvYzwtH5Zb7ORhlnrBNbxE6Sw9b+A71gXEwA
Yg7mmx6MLpZ/LyhvKq5j1AklD4RP6rYnJUNQC7iLb8wDxCI16pxIIZhfdkWhC44jco3MsdifiOYQ
dGBRLIKQN5FTgHN+KboRyHhT09UTMEwioKhhAtV27wfdRAVrkTq0Hv5k09kGUsj014xQlSp6n+tt
NTQRtZdek3xoWFsABkrTzhmcgdirpQGol0luoXoxl2OrmnSuk9HLWzfpI19dodPEWv94l9B8W3sS
L3sQCUwRw3n5p3Y9OAxUf+nzcfE9JNYIPpQ5NT8Nn9vHoNq402JPu8fPefu5udrtaCL1Sue9NhS5
SAnVKUEzidpQy9FwpJ19t4J5SXoEFu9V42g6dfN/WMhH8Bj7uSLxLryRctCEAFPiFUDRHp4M5JMI
LqC6NR1s1JRqnUqIqJFVKlrnVEvEBjZoX6v3JWYpES9Jr4eK0oK7arVV7uQPkaSLQEJV8z+zRQIg
BHSl5a7HH3u/tleutOuh+Rk3rhX8uSEvoYfqdLPPas23JVikL65XCWTWxbhAWgM86lxURJBgPEh0
GWvc48JP5N3w7qSmUfd46h2HKL6tiDjz0NtDA/7XM2Ue/aeCtqmwZ31SOK0nuG10ekrlj5zqLig8
degugUHg2qT/NU4TbTEiRMQ4XSSr13UVkTheoMMMf2hIGpxcfF6rAwxFHlAkMtYvtFnMo5KzbUsh
Z0OwI/kzX9U6b5OQKfbNMh4xFrd0/btCPxjB+l66Cuffq4DSVZpo8wmaeMpJyf0ok/u0TelWbbZN
6LNQbwsNIoENntuA9JwY1+WhndYXXseGf/aPySm1uz4Ii0Cs65NoJVtZykg8d5ML2EnDFKkvci7R
YLjwWGY8iDO3JnFNn2+1uh+XKZvZwdSKrV3rBYSaeMqbdu7kcD5FSXct5qE8MnMhMM/tHRoTEJY+
OPQytL+TmNqo+tB2tTwyPSq/Y72QZrh2VWj95ihnwEOFlgUqpGy9wgZraUeMSdbuCBrhfPXJHWGu
8y1WYJw/V/1CsLar4/sL2LTMf+3cfHvisuMo7JoMd6ALIvVfNZveutUCl2OK/f87aKPH/L4cGghF
dxt2XjjwM72IR3z+UYSqCvOF5id/Vh6MVyfyf7e54GBP832f0zHJAaoktXoacofExoLX/SulqqfA
bA1mgBObEAMJUUYDqgrjRH36FiVqqtQMj2yS4lkSbcvQISrs2JO4CXbf3+oXv2RY8uJqZdDRBXMN
RBOWk5PBHh5Hgnfn0jSFYRgahTxRwgbCwuCvNvS7sbZyRSNt4+6jobP0LWwiMioBJfvQyQbgEEvU
OaqaXXo16eETsn2mdMN2MdvBFmNnqVAVJqqfwMK9JxI+nVP1oLw8S7Z6N3D+a4xTAAAj8U1AHl0e
nXkGLPfydWAdEpxD6zeViHK6Xm3UJpbH/lmPRmaRV701rNyM3qgNUjdx/zGhvzMqL/DY6hHnfOd7
1IvW9ngJASSjU86YlJGHRl4f4j8iFC1H4g+ZlG4IOsGwH7o6SfgWPhk1bTrbjcVHl7vJawdSPquJ
ww9FitoUorzZzAkXmKclpsSn4T9YG+1gqsj+ri5UzLZGrnrLm9W9MzFKMADl5I0wvUev6orcMR83
FmJ/FQL/snrwgI9g8pQT9bv452prcW8HxztQD6E4/hCXiKW9x84LLTslj8NEOK6kP0l1WqRKmkuC
0uvhvOMnhSH86Pe/mn90wCVaD9wTXmydG/dJEhmbgEJ4gRedglm5wxQFKvxZLltnYnix8xMen3HD
JHybJAAkpaTxH323PnygRs5+nIjw3roHqJGNQAY/4sP50hPfdO2pE1Lsp9VeagJYwrssRDD2yulR
Y/T797KZpXbbz/DAxqwpF7oc8E8YDU0/SXoNo7ywTmK/Yx6ITIDKLk1HhAhnhP5BNXrX/9AFux1m
Qo5lZnQxIn9ASTOdkKduNB2EIxJeMdN5KhYrcjX7MSXef8J1PZLdN46/W6Y6S8KinJJvBL3yfscW
FSj+6o+9UMc0r6Yp/ctpTSv9g6GfWkBzgquNvfAVg3WtjzLWBxDrxSqGYsr6bbh3GLKUltSVTxRN
165xFfUJ9O6Tu//XA9K4GwssWkuXxm9+TtCSfxyCIpQqpIkAt6GSJoakmqoYvzXyzl+p4zxmiOl+
RyCbEutXsCCPenMX/WbyTdbcj1XHUxsp7TlLMzQJmY4jn/Au78JYCh0KyXmyMOwCwq7s02aH3iYg
tZa8FGQyBtAXzU+QvNm4BPM1T+oGZoYpzu97V3X1pmXgrsomeEV0SlWLBF/39nwt1mGKQmlQuSah
KEvQD0R+GcsU1mKoJjTHu6XqrgoFCkUGpVBkCXHWpKocDWCK0HDhwARKlkLRhohmvmmQdMQZVP20
dYs1EeN+pyOkoA4Hu73pcewTsOcVYI9p6K4E/oO+0WY5K93UE5DkHHRr52T4dnVh1vaA3/keTI6P
WvZOjg2V35I+0H9ArsOLPES22SlQpMq+nFNyWTMPxqE6Tqb0UxaFV9LDUxC95qLAK4Xe/Ww/3bnA
TIkHqtKiuGYh2z6o19glDIXUh68wo1yoYED3LSCDkHkiOSHvdh/LakxEhGeAF0Tq12fRSYUxde/8
vOAnr0ZOEzURBVb1y9QYZHimGfLgZq4U1rJ7R6HyMIlTl98fz7kAQ6shbOuQTglJ87p5QS3ECkIC
I/ytcHrkL1/YSKAwO4040ZKw4nA4Cm6wrm0UV7GCvbrN/xVaDSEiyr7wd+VodEOdyYLirix6QL8u
xeMz9UKqjI9weZUbuUKs33D9y0SboObgA+CEdIHACCsk+IS8ahHejgD8rTOQQyYLJRkeVA+/0bid
rG7WDr+78Ex7QiOted+idvOc3bc96ZW17Q/RJPXDpKymoqOpqeUm0FcMiNxiYMZBiFtvaHvDjyg0
Zil8bQceSPhnavhExk8aEpkN1KxOTk7hCuN7zS3GyOifW/qEG2t3LRQ9OBAG8QNWYUN39G1VHKsF
kGQCutKnSjoHEHE5JSWfHCrE1aKZB0zPTK46CHhygSfWe2FjfwlU+tFO3ve2tnDbxtL7kIrZhyiO
zRzYku/mN+S3/sOlK/oe1r1lEMUmmMMitV33TApvZJUIvy2QDHRHFWjBS94QIQxfvbBL/Zl1vTFB
jpWmLvXClaiacyenoBTsTKd32qzdmQuppJwjfYv/vOSntH0LvtEDf474ciLAzflpyaD6wrCXzWFQ
I1a0v7nRsG8Pww/ejF40SztFRmKPvtpf/xQl0Agt+plJVPqNGe0bPfzEo9als2FaYhSICOoV+UxA
0or/teqKEjBnRRt1fGlzaEz+6j6RSuPf0lwvMAXZ0t/Jp3nAj7cpc2ADvYeMbnCFgnilDL3MnxWM
u3pnyK4SWKeIN1125ikak3ek1tIMhHAwGFGYtWa1f6iBGa0uqhW2iodZrUDxkRBKnXdgiZhhTvJh
7xjLy2yLE6D7ixa9T7Js1j95UsgSaW3M+87+5IMKi3ddXc+zbHbvIMGZK4XgH7dcl9N0DVvU8eKr
laM+0iRPsFoiynV2AMCCxT3efdl7/Bzw3YW9uq4iyz7CamvOhFpO5OmIfvNJYaZ4OYJp2L2P9Mau
K3e2ueGgUfuD2GeyaQ6TFGr9qtZEINP+a24p0D9eBrkCatc4A37oZNAlz4GOVTmLBDF1cGLiR6Td
gAzr1Fn+6mTKMpjRfoCj6xql7phnvFUqGcIYi7HTOJIsU3hciWlRzACro4Xt0yHE/n9FAsigKLar
sJR5ex7pnXhYaH5O5whr0iJh3M4ZWKTd54yKaDJ2wH1O41AmKCqi93HrPeb4uFu1ka/R1cF+OdhM
2QL+V8zmP8Vo36VXT6L2J/7BRGHTNQHiOzOc7yl3TtbSFhKcVi6XJ7rdT3VO7TIxF0wUWCEC0UKH
Tt6l4UF2e1v6cL4PP1KYJy8IyvwxIOfCplCNVJPFEXz5yKigZEbnspi7CPGdtAUWmbNZtie16RIc
NoE9roJ4AlCmjllML+ehecWPwGPQAoTNRidk7iOo4UBEPuJTnsAB2K8olLWLtlBrCK+pVmYnM/CF
iN5MNDVz2pGEXnuqb9huSaAQxYMOij2PeI2DwKAE9l0XNDIchjET8TlXlAcylh7aTCPozy6ohgsG
cTOcWjlR2kWcTmAxB0EeF9D/lILU5uuep4/nq1UFRZrNYqvYdJUTJHxAMu/QkZVkL66KadLHcYx+
5Wc0Uj/6rT6RFzBN/VDTUGxtGc9GMqJ+bW+GsVc+DnuIk+NWD3E5+Z2nkRCibr7FtXZESRyWxnss
rRGJFmWq6lYpwHafTaC7B8jx5IeICHeHxgFcheFeXm/h1mLfu7np7BdzOLUzMQWj7AaGAmjGVM6H
zPHLtIZWFm421+lHJGWKSPyJ4uKMz8qDZTsHqfkTo7wwO/VgtBNO2+ZqnbQ2/qA22bRmvnqCJFXB
IJCWQHkaLQs8Q+PgB801RpMC/3hbIsAjXbZXy9HA95trKdSBL2EZZqFEarW1b8Ip/1M/7YXQqf4+
jcY9ziUXW7u6tU1xMjrXA7yDXHilBqwOkQPJeuwSQfC2fQLEwDawAgf3QWFFL51zvVcpg+HbuVrJ
fP1iEnRmWahaAZ3gvKCkqUmfF/LYf1+yjBXE81ZhU8JtnRkWn+rkYthX9f/TAbEY793eDqhDv0qN
aek1Hp6srrh90uj7oFua3I/W0UQf9cU2ovRurObuYThmOEIXo9FFpV9XCUhAmJ7EaC24vobB1KTa
FU5HTCGiPsVX6wwIGS53JWwmccn82RsFa4yo6t3+oC5+6X36QJerwyI6Px1oKomQwHeW/YXp1EYr
g9xkfgzZXwHX0p0Dtk3yrO9sheVtlZkF5yDUA20VW/7LdJs4dPHwd3rIDUYUVZLmP5V59a6HG/QF
Aoj2Zqo+dm3ATR7KXiF0b5hcwmFppMDqtrYP51c3phqcW4Y211wuCf4ryEG+6zj6MF5NZTgByrUD
ZfWnROKbCUxVfkuSs5Iyg/FxfAjWLzqcyRVkuuW7Dx2G/KHaUPm72MJcuDYmn8/fGi5mJhPYQ99H
baN/QRyqMwjnJple2xJ8Z6vSSl0EgdJjZO5Vc7kPSm1dLbwRgxRflkDkveYTytcmpMoB7T1BxXPQ
ZZwnuPDeYyv7DMb89imIwcez3X5g526c70pRZl520OSGQUV3jk7H8z2iGUfMEynMXZqoCI7UdTyQ
sMRTxauXy5m1vfMhTwZPui63xoG9VyVHyuqoQgaLlvTyugzqeTbSlORHoBqKzVATXLAcGB4wUIzM
AQunCgchQna3X8e+oacGbbJwwZQvWBv1+S0+mZXN+CoJebfQrV3MwlffcU0WPlp5FCNB3uWs9A1O
O6CcU7mKffcKirBw76SkTrvQYZX2d7XvL9DUaJYqCf3tpH6mo9/owGMZE6GIAMOKbAZHvJmetCRm
Qm0/iq9RnzV2dC1WlUFNoBSEgCcRznfn2P86+4kVX3S4r8vB9qPzEi6EWZJy2FiRLsQoIcD1spqY
la72rVYGtcSHg3BQfjubnWU/vN9UKb+ck7J+tvQeCLLMbrAxpY3m/LnAYFih/LrSbWi6KBk6Nc+t
XAE6Hvt9EA2CG56kQAJohLiXWvAVVgRbLn1M5s5CUNbxg8HqjejFgxbnzUsjESTAOB61a4Der70X
GUwm01zBxc4FJ0HAVu7+umdYfiUNa3wxJU8gdQJVLjQb7oIksY2k+olMFT91Tg1lOmHHhhLmtjTv
Me6fHmZ3KILjEzBTfVLewnW1M+BO3AINVSSWB3EAt2Af5sl/4FrP3G8e63CZYIYpYI//Tu9EcRaR
a2DGtsFWT+M+egMd0p7CpYxnA4Uci2LuTBtLx1/cJdtqCjAqpzoVrtlAAuF5P6sx8V3Vr3O+9goM
3JDqZdcXPW0o3VwAZ72aNBg0TEh8G5PFxsydq8FrmFQU0nCz9lAYbHpA2ikcbP2Ld9AG167MN531
L6JOOui8eg+pFORqKabAz/f+AubA3tzGRIt7E1giotD+JKLTF9ZUVRCOSKVZ3qSG6lJd53lS4jJK
VaZG8hlpLF+CkJWk23EJdYP7bIFuNMqpZkzG5YD6QzUywShZv9JZTQ10G1Q1OQtTmmAmZWhkvQAu
+MkMHe5luNLZdKZHF8VqTzz/t3XXCa5UhevR8jXLpd18l75w6biyplXhjblgchwrwUU5AKtRswkf
mQCk7x0tpbNTJ77kKCc1IztGtKWmgdXpS0UA2jKw5kYGiM+bjnBs94R4J0pX1UNql4QMOuANmZR6
IbfqbAWcAyaYmzgY8LHZ24CV3+BwZ4mPxh1dgdEP2XVGcTzENaXIv7wJBgmCqepWF06f7iMPt6L6
2jBg2/6oL53uz0DhLpAO2tFp49FdYBxrlGZMgTcb5qHSBp+uIH/8BlGwpxfchdQdiqlli41nC85F
X4ImUA3FGw5BnQpF62wzrbZMsIj0uIavBZU+oU93CTI0vdKYqwxe6v+KKvDK/q+TrIbW5Zc94kRC
lLIpFX6jN/7rz7D3IRNJqqT0H5oi/c9H0TXDpDtbgVE/ix3n3rN4kpQqUSNARwxWZEgxzXvZB6iu
w5fLpFTzMB4Ms+jzyRy/jXyNbU2gD+lIMcRYGNOWz3VmKlcLsWEFTZQvvhf06MsJyjZ1SWoAWnZ2
tERyI//11amZ/2kpgAkqj+3B5FVHcSiORnd+gUUp0pzpt8FMh1y+6K3HccLqukgQYv8uM3nJpFvY
s556jm9i4/8TaHpTN0dPyTkn8UZnt7ecmRJtQ/vjxZ439WwA6zk3za99vlO+4mMhaTj16JVcoKYq
B8F6NU8BWvUmuOsHk+iYAFouF6BkmIrBUzRW7SfBQRNdG8dJTFyZWhkuGgmRUnNW2y2TsF2elpMl
B1sELc5x5Ds3DRMXmEk2dcEVSgr2PuR3E9hQJ6q/KC1ARmK30Jn8xF+0W1trFNd+s2HU0OHur+yp
UH0tdaISkj4rqYJbY4oTrLl6ltX16gQq/OTa+ZN/AHBDMiYn4dSKiARzzBxbM+3052z/mrbJiDf+
6dXmEHRnOm9a/5Fe5KccDSGRH8rtcZBoSPMNO2Kc08k0GbFLVRXeAM4SeyiRYsbdUlpyYAUj8Fws
P5+8q6VynSObJvQu0HzC0ug7oBdqCbBa5ZHiEflDqar9yDkraQulAPfcTzqF3sX/lamuQ5YedBSV
hpmuXIJGs8X5tdfNvM+dFo5pKXfL1o77qV6HiwD4Tl2+PXOYe2P0hQ/zcCa8frwOJBa0KRJfJqlA
MznENoAuXyVEYnDpzx3sDWEAiyFamgHe3ac/Na6f/kUrqjjWntZmR9yg2kCsSM/T/PSr1AMvc0cf
3G83c9ygeeYMpRO6ndspxjZ9noOEBO0HaLvHWopCIRQF73GuCLafe0sM6Ki4OTNzrrSU1eDFwiR2
MYRlan1F/GFDpRhImrscD9y/13Hy+kS/kP6pGpmW7q501obv8dtahyq4hV2bWAO+GdR1qHM8nwup
G2Tk8wcMY0A1gI6mBHJ6BHzvVdrEmCLJG8Wih/tqRPfVdE20Bgr6401L1BCYYeztWetBjzLBrA9v
r2KtzP/nFJudbSUpM70WQ3vbCs8PjAqg7Us14Y0g+WJPXo/sZ1Rh5cuYU/ObobiEE9DQzXBMtD4H
lb3O3DanG50R8mnhX8rs/tgajRmY6/LiMr473P9Mu3+hhFoY/yYRdqni1F0tzD9xo/mYis1X1Naj
Vl7YbJEREb7yuLBccY1DKY39QsRH6bNyHfIMfMjHV40cbN+g4YahipkxHhpum9XKqLVCc9lt/Ett
y/OXhN4AkGliSn1ioj0ECVp/t6HE0ageDEXenQaTdP6bKsE/6nJnL3VaB+YF/0Ab0Qlzx0qYMT0/
NNHzqfdAvO1kC0+0SwCYSVtPw7J5mp7rl7GveWwe1DXhe49DsBSobcssXXHOdHJp25Tg3RlUB9O+
oDClP+vPi0rpHOmLCgZbgteYEH+EQDcdRAXMsDucECH6M6AFnfzVCYbOpBL4FoMFdnyfaCQ7aPZC
H84KDqqt3iEIYGuDQkxqWgWnlAZoBfsF49KP92+lje01nxjHmMdfTFvz3Wzq1bKhb101IEq5dqy4
NmsHPUBUjdHD1/NXvvkzFPJMgFSY787lsJfr7SwY2/6lUpUGbpycGgHlreGM/oOIlZMhM6e8ZOT4
VmVrOuT5DxZhMAphY7NfgH2rY9/ywyLjQUjj9Iq0PEtNBY9NTOd/sjvJQ+lOzB22kwKHtt8uH+Ml
d0sVLARKelqxIvulWYGU1AZKv+1/s43gLeZgh205Wp/Grw9JGGo+jRuGpzKQkw6fxH/64A9oNG85
Cd6RrwVqQZy4vYw3DM2IRyFK6Q9R5qTqv4+nBaQULIlZQR/KUsaskPF/VyxX0+0yMRhJSEzKZIiB
BU3WW20y9hRV7fMM5Cdrf+kEvfm/DLoR1zIXYCgU4mTTRWuSmd4ywp2m16iJh45lkysZdt/6Lykt
hsXsw/UsMeViAwocZfc8CMgDTuXEOJuP+VljwKQ19QhbA4iidFbvymtzIPIhwIvqWMrvmtAyJy0C
nde590wpEvJooCH0QTvBEzZc8zxBKiAtIvIozP4KrLbryRexLI4bhwgUrdO20TPZSrr/WwdvxXjF
dp1sbJqQP5Vs7np0d8+ti2pKoULyI/g/up0ezZwuP06OsojtqB1WjWipc4hTzvEDQEzvSB1g4JaB
Tek2bsuaz/grG+n5Ysu/hKIlExphWaXtE04PUGuVTkJkob4rsoC5tPY5jyzga62mU3nnvm1+OKle
GkzBj0Xc8CfOs1DUS3z41uC/rwkqdZcoMA7GT2IiYS+uN+U4icVfeI9kKuDV/M4yKM1HbqSTdrOK
Pdv0IcD08rMc0n/YiAnSPAL/BKE/dprUMCMKMGOveaLnU+nxLNr4HmTukcYYs7JKpR0FgB7vSsx2
Gn8CqTZepwuzwVuweX4pPBPza24QlRYZ+9i1L5wqtI3qD8/gV7fq4CWHlBpG6Ol8kNR9wtfClgcj
fZJR59L831YhCwuplBGpJCAdiO6TgYimrAGoIZM9uVAnwC5mJRAnWzgPVAcXI1lkvqD4XBDQOHMS
7AZEVsMtYEItUE2KM5ZPvz9XGN16s8kClqLjV8m1k+0YjNTAkJmltIqV+jY8yZey+FFup7ENASWO
Vgo8thQIvnT3Jww5zQfNBcAZHhjZYb8Umqu6XaTDjTeJGaCm5rfmDCsA4Y5OqAfqgQME1nBsc9+M
L4mBqFYd39OljxLz8gf88x6RrmgEmq0HWepCN5DcZ6rBI1MfTuGSPvERi82f9Hjvh1mldw56AWio
aRE29EbH0+vT9EXCjwaJhbl5RDgmyJMNLvK6NFgTzh6c7allKrC0u6FFt7sFLXnN0S36X2jGcle2
cM5W2Ead3C/RAzVQId0eG5lvjF5iO2S73UblNfN6QSS5cT7FLFmkRmLxPjioJ7FIsMr45JG7/8dx
iXc4q47oXrEJl1x3VUx+gLAvvfbc6dYm/jjYtwNe8jyJb9AXkc5cgZYnbrxjkayhyFrtBZ0V+tWU
jxoxeN++EjmLjtxNhuVWY0Ptt6oMaLAEw0X+YeJjGfTJPPLSiLSPOVeZrBtaExWVL+DmT4PX51rO
ZCuk7GZ1s8peZ+94fz076q5iE9cYVxK65wE4PUiZfv27xQ3dUuHXuzE3Nvi7Hjp/M57f5CPt+Et9
oKH3+Pd66fARnAB33EWxU56zAhYx4Eum+A/ExKb8S0JP65Tax7DeNG3l2oAfU8Id/0WCcvjN2xfs
pXhkBobscp3EHGRTf/U6/ZtfXjnC94St4X21pGsouGHEHPVD4n+m8iQ7X4wFwf10j3sTc6DNK8Df
M4tgO3+nbQXIm5VjzO7H65tq9ortrZJG/8QctNBweA4ChCfgMxEBbENfZHnAQL7hiLC55Q5mIyFB
/n1oYQoJ/Kr5smyq0547BynPIfiAGoygr2UFBNj6mee8hl008tZKsQoOt9u+oYTlSSZ08fWtxuqe
mqyAKWiplKL7+BaZHj8dcZW4zLCeBAht13rLxPh8HahN+C5MDLA6bFlujIzkJcLpFZtjwdAsOy3m
maG3fxvqf4lZrE21eG93AXy38lntnKOLW5gAILSqWwu8TCO/DCBrseNcr272hJ4EKNbSNa2vnd/O
sMALZKUZTKrr9S80X0GE1gXYeBszgKevmUezYxpxp5gnUbfHTwSa9uI0DJKJgp/wZwT3Mi2QisJF
hfxGp4jPz2xFVcTMn23nT37kkQeDdenl9L08qFUrVB+mCwYRHnx+fUdKHePtCGvs14O9LkOgMb9U
W1oH12TdN4m6gHNLBDFhxuKUyJJZQQvMNkwL3PFkgIH1LFNona/3gUDbUzovBhL8GoCfr+0bfit3
9KzEqsglZjM7b+ekmnZq1PsGc63LH/1LbcET0t3dfa6tTcRoVnrYj8m0NLifNMq5c4iMNEgDH+2T
bJtG5a7XksC4Sp3auoKwquEleQOgl0zayC59tlM7fR6wXZ1I3eUNo4vQk/uEZNRrl7DrTgBGpjy3
YEpJsA99bcmQIITmNiDujxYkO27b9jkoQCbVRQwkIArmzaLEkMfsaQWRkCzlT6MuuIUXFTQzMyG2
xQN8W/OPWXL9OQBqNPSnjn4oatbFdMtSZb/YnLrHDNgQtOlsXQ4K711RMovy5LNYlEFQLZ+JgKeM
/1uJ43SwlfheYMm/dYwLTXp/Ta/skg+YtsVVAjgvDfgw17StlvDUX6TQUUkPTAeHPDoTfeELR+ia
AbxebF+adwLxuROsUXarCjR50SoFsGo4UsX+Pi9V1k4jA2Jn5bY0ozyn4MtFhiHXtTq1hAUsu59y
7v9kmmK4Zb+RrxyYqlXEVkdK77WGgX3KBrVLjzq/1S4N7Lv+Vf+6dUnXKdIWQ3UBhUyKN6/QEsEf
VyUl4UXl42QVGrfwE5oA1owEYohZV0RfEX1e4wId8FCBqu9CsRDGPgUSm0S/9SAbMUwusrDrupMx
79ByEefHKz7Zz/y8fpr02HdukpB8Ui25Dtz4I/bC63FDjK0wAz2Xgt7e6XVKC6QTgQMg7iZfwulZ
syd+M6sdOLArhd7bblZ61YNJZrWCT/L8D8N6Ph2j2c/zk0BgiLE/HCaJ/uCDJkpJ+PAhKc414FIk
Uo1coLIh3Oh9JE0dRNNAaJh9up9Si8RUnh2sMI4WbfdrvKG2urO5B5aJ97g5lSNsFv755+7hcMpi
I3dQ70/ovsS9LfLZA9+feF5s4BBE8fYFY3+VOyEoPX8wKTX2NBp0Qw+IQBPLswchV0F7DSANMVCK
MTFmZv3+D8zSKM8ZqvygjOrS5KYtUz0wQ309SpfM4MlVEb7x0zFNYN7AT11VJ+6alUkc8KD5wjvt
WAz8e3bJHk+Jld9dFDMFtw9VVfEjORXpkvAUXVeo/96q4c+82qJB6o41HM92RAdMzNpFUWu//0Ox
/v//SaRa+fCIker90sSJACTNK3dudJ3qUHwYHVeuvDH2dK7m7GeYRg13jaafa/bJ/2IYL3/iIZs7
o//yXTi2XytEF7eeiDVm64HGY56TlkQMX9UFUiRVCtix8LTN4e01tuxbdzWXV0q34T5E1OFASVed
Rbr1v7xXiz302nhtxPsGkGfYA9noyCMt3QVdVHa0dhEybI+cdjvOAv9aA7uGki4HoRDaPM2m8iR/
c6FiMCbz+eMIRmXZT2jxOkGxsRBNPeRQZdXq9c9vDZftZympYPj0TuLimtsSR33B8YIU0AGH3Bu/
94h0mIrwBVjTEqgFlwBu5Ti+/7TslGtQ7e2UebF4fWiaHYPA4GgUYW6L8TZEL0iG3frMOhtcomym
y3DPxfmMzw8VBbGJcoHP6hxB+iINg9RMheNPvDGU0gHPCp7oWmoVfAP6q92vrt40kkqUbE3jVzb+
m4peIprXm97a78sM8zo4aPKp8dz+ItddeNrnC6OEs1+Mp4VXixJhPLwzV1eoK7/NF8EB9HcTCD5x
rgwjlEwUC78MRuSrXXqwaZtL4ixJbLjh1Vv4ahYQHx/8QjbIMPiIm19NTgHfj1iqN0c4efoAOSp5
BRLcGLncY3T/MeugfnHr7MfNjVCIHswaZk3QAigi4qhlrATIKxlRwar98pCOSP3ZlK7+BmLUAERD
skKE1GAYUAXLyNVEKhNAofGiLlq8tJnrYXrL4mDJ+6dbzkCv2PLbDok1S2Np1ue7QiLV435zMeEu
EhPU6I42FclimihEe7Gkwf+YjYQKmP7rwCTGVsQY5EHr5ABTYg8oQGwA14i5wfu0ENI/NKUto3V+
xpog2QRQ025x1shh4k1+F9nxA9dHIev3YRSDK9HZvH4/9/o5kEdhEFMftb84pzJYNkMt+voUnRMw
NjH9J+PvoOH8TSkZCuLefAz4lOXqiNBQ9RG7NqxOyn67lHMDE3zQDAyOXtrPjBiSL/HpjTZ+PTLa
LX/KEVPXKCgJ31xOp9mkJzOlHTB7kEhWuVG3edOhUPCAyDoRSQfHfCxS0jEwDAIre5p1SYiEBVQs
2s4lfbCdpMjk8htSFKH5UeJYj9E+4uJDxf5m2rGRN0ocmTtwl0CvpF55rvR+nbiAvZHdiJoClaFZ
Vcs7r3zWGS1WcvhXO0C4qyKAJqGCda3i0IHeqCJ/by1xIyewPbDUWQUlYJBsaXUhMfODZv3919TX
dku60r3x2JyaPqIGVlfNWWprGsbCXLq5qokZzXXlwt6BrrrmmMgL6j7BZOxLLwa5e3inKPvZs3//
ofKYov46BjyhH+3JnFAjl+7Sd22Bg1MCbEPcn1bXnAaFt6AxdMUxo/1p3SR7MXc59ivym6l3M7Gr
Bg2+u17V87TvHsQ0kRL7ZJ+lTnsjmDlwtlpT0+BdBCtA7BAu9urSQE4X72Vr0vPTQD89LO0ELaIz
9yA1nMY9VHJJerOSIivsIY2a1ewe0fP0nXGOsoAK3j7uTMKtnn9jq5CFNd20PI90bp9KIkh2n7Bi
1bcElBkBhab6oPO5i0JHaKjRLCNk5H2SVmcWk/fk0I1Lpo5Qu09vdR345cwdEg9RVLe5/psx2ICw
prjNdf8xMoBhft07BVK0fe5henRdf+KuvxU7xVdhP691BsEEG8LwQl8tmHMFj4djM8x8qunSc49h
186i+/ZWuLS1i8PsogETQqDL+Cx7Uok6az+dV7gNLaESeQFWH/Yv9iEQkmAIJ5qyx5beyldJkyJw
eLg1P9xTI2zQS/bdoMaTFcl3cJSSJ8rB/Mi4Vg/YmMEZ30drWluDSVz/CTzyUwwrNZugua9UqSGD
f9YcA+bhV2GHhrdVmfbVskj6hhLCxYq4ScllM/CCyRhL9o5u4eISNuzuZ5oiNtbRR8oBIcWuIhyD
BL9mfS1HDmo7qqs37L32KS4HlfwyagLPeOX11kcrLZfSWV8XjEEL8TP9VwQHXPLzCSNCFQF3cn/p
Nzuecw/YuICwcoN4FwX3jl8tbdJQmn6o1Hv6XI951l4aF2+tWPxR/MlKIS7MbByJHKWKkQoi/DGm
NGB5EMaUaAICzmzdzQ07tQK83ooe+BAnPIigiDrCWfsBoBjDOWTGQeFhoWT+k62oqSTKm6HIqu+X
jGmdyZp6G9hXXQazSULZCQMc1X8ni7WxpCYO22SJAFlIqGQ6Xl5MlWIrclZeZ+pqRYK4S5wCeV7h
NZ49dP1+4SWdPNmtXW0BSUX+hlGJAjtNGP4ZQs1Zabs72p0hdnAl5gRN4+uOLgcR6uEbbGE6nkwQ
1XvrRucHQddiu6KVSxyShjNt/2LkQBrlLtJO4q2zcd4LAQ/cmR5B4/jJjD6N2QKIkmQ8ZmHzfjgW
3+1mJXP3+eMpLnoNRR4Jf/udTllbJc0WGQ6N7yyyEHcrQJK+LMmYRpyQJSthKcNgARBEuDFUWUSZ
RpKDiWp5g/f46MNdnIMaX2HdbE6ZexH0S5KtbL1PtqH1w2GhVI2Lo0TCs0jpG42zqw2LuYQr0L0x
v+5szB9LzMFjRfuiKctM5/x1c+sW8TVjXgPcqMgJh4T8yK4Y+/Ca/io/ge+poALI5ALrYJsBRyUG
M6r5xjtZEYiR9SQfL99OqIzWjOIxXfA9Pj+IW/ArntNGZwIoS7weiRkP5Vm+9ziEveVKqynIlBcB
Vi4C8xnhQ9rqGlDfW023XSf/26QrMHQWh2SAzcy7HUAUazSGVMyxyLDB1kf3wtmv2+FlQ4lAJtig
KQL4paRYu2sWKJsG7q7KA0U7e7gEYbjNVuPH3vxpY15sZ0O85054nnMhjIAGGuZQWa2lk9oTrcpD
3baiFboK38ORrP/rETx5U9NdvG60txxwUKtixL3kepTJkMjUFGHXlG/2Y413eDFvLyfImWJQfGht
rNyxhCMjbuX1I+ZNtV4O6c2PXRe+b7gVmrdWGc8bb3lugteFypMGD7R7jFprGFeb79lCEVVBZJHa
iqxbfsiQdAJLWRLrLwpdFnULgrYqYBZbaZ2u8fd9rbOW94IBc7f5SLWsI5dm29gfYOW3smlnlsXm
Ac2BQIJDBR1uSGCb5kM7vcDVaArbdr4BwJcmbiL1NthRWtOZo4lu/Di8ZMkzP/2I9OpfJQ5Cfx1E
HDWDPk12QZrGarwVmlXtdgjkDxXHrMjomqnYpdK4omcrcGNJsd8/08wsMOQn7WEWljCiQAuOk4B0
M7nwgElaKlYVu0pe3gio3/LIOJZ7zOyzXFGf1bhGzmxbt6LQ4cQArlo6xANU+XmhzEjIvLDBk2D0
jN0BAzulZ1pRm9GL/66yL2XLQfvJPOHKEY8pFDeFkGgizxqU+hlYF/leJR2aKiL4v62zFXpXQ48f
ACO1UeOaf9jZhqONo0yq+dwZYxpDccZLn4YAWoPwLaiMfeSL27f2thd/t8Q4mkGfPydxexCRO9qF
Ua8qpiUz+SmX0vp9eY1pM5MgMUqJ+DzCxDWkpCaL3lv9ua2duv0co8qjYnv56tsXqGgjVBxtW2xM
6ojOu6tfg4tf5QbP7PMyUlIaXWoIbOsdTXmYW4fLSvwWElc03R1ATi/7e70b9iLPnM7gtnO9MzJA
bKQVPNASxKVn3tC52G+IsGYFZ8otvetMWl3XDKXgi6YmHrQEIfIXUO0F2svec+W/QPLVxGTUwDoS
svp/Y2hfvHfqUhVNLIasHBZXGK7aueUWuqZARVhrdAKNvDhR8hK+hOE7CqGswhcaRNgMloyNmE0z
ZwwOuHRbya7cnswaPpytWgUJeWEFTvrgb5zamycwan4exlPtQHLQefb25C8CihdxZ0H5J+alNBsM
BmmmOIsyWjuZnqfSmaUhYOoPqWbCnQXJPHZG3+NgRi+kZ8LwipvIozQ+OrwMrx61Z/uU2Y3hHL+H
LtoDz7pzlRcGP6Xs6a9OnNjUdXCrfFD1tfOt4DTSrq01WXes9bQaiudmjATi5/erLIXs8H6NrhJ2
T4fWM791dk4iYwxVB/RlzClgaryYpqQysNYrz6URD9Tak9aTctU67hGc3HCoJ5w+GWAlY8W8OdvF
71rs+zVgPrSi3zyatOK36M0OCCd5mVLVq7EGmjSEJvbEL/3QmS+/8Pi2RLErMvdzRMQtqXawhoNF
eOcebulpDfw9eSZzzEdUhmpnGtWluLMpgy4lOPxb/vdPcXHqcuEOZblsOYylO1nvre6+K0CFuHkg
AJ2mkR7MgtVTG0yXKMEaCz3R+a6BW85piYqBYg6MXy7LB0pWMtR+/sd02pI0aUZwc9uBpyCddrJL
Alr6hOHdWTYXXiAySDrDIdER1jagMmeYPxzSDf74Fz4SBaHX80VXdAhvZUiZET0Zqew0SSTvREqG
MG7RE/oUu5IZR/DbF6j4YEbSHmUu5Jx23t6qI5sHtpyTlBxT82Dcn26c1KD0mE3wro8ESaG5LsFK
TBcvd5SAK6+DEi++XFWm4MHuRxLGTGGRNn5vDKGXTfSxYhf/3Ty/d8+3pBywd4lX7qxz+IQNPDzy
fiPiNQ8agLE6vIBBoeljjS6H8sS4gwiPY31SmFwQNmwTBImsQ9/WTDi2VPvXU5tKdKV6rhyFFOwz
OJIedHq6tkLyT/P4yo9rw78wUjjbyUOcGnq0ngM+H4KGbQLXY+LLjLWHHO64wr+dM/mpFTIKidng
8blAuXpanQrXZPZICvELy9z2BTqeyZHiyvL93gJIBzjVH3q9BZ0zAjgvnFIKhn41DKgQefhRTRuS
IUqDDgDDvrV4CAjinmpe1qXuymODWrEmKz2srUvGFIgRTVO1z/8PLKw5Z/kUBpVSeukmZZo3U6Om
rUEGluim13VhpQZlLHlMuY+Yl/pnfFKD2CDDOVrxXbtbHhB2h3Q/mpBnJhThR1dtyych1/laLcEF
t8nNhbJzyj1jMJcYE2ARy0GPzerCpf4qYn1/Lyer5HjqXGK4d1Sqpqj94GXi/z8iMJ8BLXoALkZN
KcLSE0RsbDb6whdI+d1zL0qYxNMakmDvUV0zUUWLbPxmgjBx96WqdIVJF/Bh6IGHOZ6uWFKTqVod
FpkXckBCMOxSHrds4IpFLFhx74ejnUSsrCqZtt+TGkS7FjzrXTcJXoLECYzL8OBLvhgvgbDDE/oS
zdHnodjEY3onNMC05rhFaI31xJFa8Z+hanRUG+3baAVrKKQdYZ5Mx4RRmNGPKF2KBBwqvK42OocB
xq59FnMurvF8R7uYIv6TxdJfPZBdBd+Ni9x22l+XHN5tSLSb2LNmAEEH33pIMl/YFqcureb9a5VT
QiynxRx5d11jhf4jsVU/ZmPqQAMW7m30pXufBFpRsY2nxNqChGS8/2s8Kec3WbAP3riUw7p6oI9l
BewkTv4yV8Jw3mJ1nAwASlcbEs70qGkfCcwRp6KGKJXt0/DkxNrVvsU2Eg3y4TWw7ZFqBX5RfqZ6
t8f6+iSB/gabyn1R+sAMRpfK0mtoN9Hy+lmoYUYAhQwHv5mZJpAOCEXvh/1uyJm6QSaCANToiplo
nNI50besma/8lKxTcTlWsH+Owf4gDdwGkGQ08ARNESph2uz7I9E/1bcHd00/M0M9U3ABJkpnCwO9
/m/5K1boomlfA5h6Xdr/TYmyB1xW2OdRMyKfWeM3fu4/deRqmOugeUY+JStpLiKuciCCP8FpuKGA
3kGO8Lwoeqfe68QPXuSOopK/fEUhxvS4L2SSr5j0c1BAe18rzBdD1YIywZssqU3lWPxNo4jWteU4
DggLbRAiWqDn3caMG1HqYYq+6UeL9a+14Nia+qpXomjiEri5s9B258J3I4xlZhOTU1lM2+Vsakyb
/6IAlBLLafmedCQtGTcqa/Qm03TQHP+QJvcDE3oaO9sS4WTbXomVrgLnJXYqcwFrzig9vY24rGoH
JlRxQ8gdurRIBpxQQbW85W98glhyKgml/XfzB2/V2V+tWKLpHxDecjy6aZN7y+NQRkc6cQAw7F8f
CnmjL5/061x0BD9hjsqMtqtctr3fXcmJ8ONeNdT6LXyhKIm+jfpRJzzTfAMNGq79G2DmIHL2w23J
gj0HABV6Hw1R6sdFuIEC5LwYskcpU3vNnD2VlhQFsQ7avlQjBZzT0n+P5qM2XrlTbPMEnAOX9hQ5
cT7IZ6idNN2e+cFdoK0H9m4MGFQh/92V13CCuitrjFntKz5YsdAvRyNZQN4doXfTmemetCofVkJW
HPRRzR/VXv3wCoULpT/WV7Xg/hB0oc0Dnlq9ecMK0jgB5fMeKEB/euaipc6Leupp4RZo0DJUai3Z
tHoQ2kJpIBovy4f/cToEqnbAsziYx9GbqqvbG+nqMq6o8mpJ2wg6ew7H7zOX6wrT/bK6NmKX2qKz
nSVCCxaaLxiqf3+WHzIM+stu2hk6TgPxOzo1Fa5DzC3nFXv4MXR8XqSr5bRtP7xRnppyYl7zAC9N
bvd/RAg6u1SzPWIC5yUkQt+WLqbXq9qRmu0O6OfkhopXh96iXUHoPJJ7d0DDcPV4qbMTuToZNntl
/q4QTdgGbZaZek80U6rJQgJKrvzqfIESfqadHJRIrAIJNAvq1DfxxSi6EhFD1xlfWZShgGVTTDEK
SIeOPBqscA4Ipn6tWi+kYiVWCisXVlaLkarzZjAXnENmzfT6iyqHOh2x+JCV8ivTYnNyJ08biQXj
RMI30pDgct6G3KGtTmFan0UgKSwzvgsN0wTSMtnmceqXDNm3KQI3xt7TWF0gtOki5AC9q8nl/lMy
N0h3ne7W03adM53sDCaTiCUCmUFi699HBQw+550O2WL1O66OpvvIU7S7p0x6ykjJDQfAJIaXRTqo
IeKPEGvyfBNLkEwBMLSrcrW79rV6luUj71gtLfOp27+kmz8354wmskqhRUOlJ8f7qmWHZozfwxmY
zyXmVPF6jbj5GmNQAfFobRdaS7GybmSp0DgGOlWPBsauW0t7dwm8BvsZY/9VaY4z54NI/7oOZwuq
DaOSePJg7c5bJBwe6kEqPySZxYRGJ2Xnq8+LnMdR7hrcJG/VoPpa2bSbx8Eh40xqb9DCW0Gy6W4c
SknvhdspHt7XF8vriLHgmx0cOO9xn1zbzocyvyOIHAgSJwEhW/Nfnh1sUTtqFdi8ppwjZ3eMacsR
sYw3UYoErJfnLNU7p/pyaDfT5jOq2InBb+Bk0PuJC7qId48M1c5U5PV7HrtEoFBSDu15getrchSm
HrrG2zrrJO8/dna35bNKUjIFYrRjHNC2I5aUOO1YXVWUgH0dmY98nnPmNEgO9AFQf6WVx7WEwOaj
rXH0Ek0T7hDgjgSmOqtHSs1Wtpyi8/7+8VIduv8dYASO2vrSPRvYWnH5YhBeLUZ/fNqVhp2Q/xDD
pRA2GlhXpELWbzTJjqijSkurzhLoEKY9DNMYnxge1WsOFh2ssuYgeZvTdJ4Bfd+KiShqKBNugfao
LsP23sN2Hx6izNMdhy9L/6DM5U3+vvTGIICozgQ7/8Tos0JP7+sRE359H6+gaqeXEacujXMuJNQn
hI7ODUko0/MKukLcJc/mzRLLC4XTMcqUd/iqaOQc7+kqxa2rkau2BvI73c9Ti0tvs8ugdfM0G+r4
JEUvxTLK8DWOsGDs53uTNInVYBm4lFMO3/OCuqF2RZiMkDAz/rnuA6cvytqyMr/q6HFi3JybLqok
ndJAn+JLyHRy+CuzNRIZxMA2goxRMpDwLSzR/u63quLqI4yh7gz5POqls36haPG8ArM0QxD2/HDG
6yQI8dn6XNSwom2pzjyR1Q+GDtTobrZ8EO1ycxqdXHTZfz1Xg3T8IAuXOdeoB5T0RONKSbkOXnUg
N61Oo38rTGZw6kk6y3ddD2Zlemuf2nnZXhG2xPrfv6hXMkBiG6YsX4tID3WZI1mGDKJFhEcvgwIZ
IJ0/ETCzmz6LSYfShpRwy8y0KtwBik1J6Q/rvxkcGOHvGokBsDyzCuNai3Fc+vO3Z1Dl3YS/ZMJq
BjAMbnCPtkrkHyHQYaSr6+BCD4msvTgjVTAW3c4Zc9JcPIhh0S5rTaLZEjwd/brg9d4kgeUEGOVP
4FUxKUMWPr5Eqvixmee7pcIt3rretQl5HY0ai0NQiDNUiCj+gkZbv/5O4odrTSrwlxznyRTg1oMQ
zGmhlWakxdZRb5L3zSBm7A7EmWQB1wMIDDSkl87eZum6nB9qpeorYhsWdVu5KrvBuHPRBeqF7SbM
AWzQUFPxlTl1qgV930P4uCyW5zDvHv4J+f4iMzB+IrNs4xmPaXo/fHKRiPMVZyLjdXsXz2aE1fPL
mODvsQ+/YMkUV07FZb5w4ocvx7FXbJCtKmtpKnU+pGJdnhSXL9QkuU2QEhqJcZ/Xd11Ou4JGGF+v
Qy0BA5m7WW6KsHGcf31U4Ok92ZfZSq8mUJ7V2371dLmpWDomBrosdE+o/9HwFy1ZlbkUy1VEKPWx
aLkzdU7UnNuuiSnP+G7ZK2HbeN4yL702h+ZxEqhMTNJ4N4HxCSKlpaOURAdZ6Zp2DwTJIJLlmEI+
Ny3rgOA6QOyWH8Q5CHp882AMIS4476OXllcibJAAR66g4F96qp8sGSL1yuHTNXOgz3jEP0/qtod/
kpGUpWmBKQoDJrDOFWg5ytHAE+pMtp2k8lkqEbJvBFkfqTSJej8LRibn/ucugNGr68gKghF6qqEr
psHy0oT7KsLsmartMpHNcEttA5qKzZipqggwO8RBgpnN9/PMKTPDROlIB2oFCV2rRXQOdET/SEag
1jKpyQCUuKurHqYHH/LeMwQfIJ/iybuG7EFG2++DSkGYcZWGDOdzwE/boUallSCKPTZZiq6nWGex
k5c0BrnoeuXa+gMNoMGmAgPDyX1wv53rN0BkUlfgkXCDHPXM6qqTaknRwhfG23eIL0IMHTca5veu
qaxwjzOXpxGJGQEN6GtC1nR7HvnyxZNJTSs1kpP9Wy0lJFs1oLYxuclk1vwrCR/ATXYgYF5Q4PRt
VuT6DWFpFuXpWFXewnoZiDC/0P2TeDu7TcUxTBgfWVt/SnnadkHNHc1Oimn3SRjSSyX1+q2wLKAn
AmNxfJmEiSuwxYyMZ1qlHPF/2TEL0jXg7rEaC434ebdIaQMctRyl/OgVX1ATTZLZPS3AP8DS+3lQ
393+5xTk4Go3ZFHSmd/K/I+P4DosLe1uzoFZO3N8Hschqzkgd27Hh6CVRi9H7gOAJFWqaTLjzJMh
hBNBh6xFgCBIB2zy4c4iWGlL6/0nkOgULAoJlcnDMxirLGiJenecgmQcpl8ChJzBy4W5pSfd0JAO
TBnRQteu/Kccqxe0SYAG7y2FuyPPCRsUuEADnxjWCdvBvWi4kQQ9JewGkP5tOeJobnTKuu99yeRn
/7P4mFSYCffpRwUQCq4QD8s3dtWD0zxh2fZTStEw2emt+CzBqBFgJovAcsMMD/1zBr8fGSoGFoSy
1vG/Yd4NGK88tKIbFLXJItiLZ1xxf5RVPed3Rhu/HYrD9SCVDqHZYPmGv7JFA0cx+84vEYut80Hg
Zrr9hTvRfetm+30oBQEg7Ao9pAUCynFPiYWnpoP8Tdz1tVp8er+LYv8xb9Taj7NspLQhDBYF/6ev
iK8bkYTnPCxri+bXzaTtj3X9bDC8ECd1S0Zwptnaz2M+xWOqXjAl/CyCPBib/bLcHw+gsYAd3fRs
GNOOm1qVzUesImqqzHWXpaWYjez6QtBJX8nh7cZKMVjbD3oRD1oBZVx0EiryqgY7pyAjX0faYUaw
7yJLtLZXTXTJu/iJf8c2X25vz4KZQMTFdgbrto1/8KWl2v4LmFeH7NufhEKXnH5mw8lLjamm83Xw
Qw259z4ICxPFnLc5g9lJ5VBDrI/9+b1W8m5wBrecwheyDxWC2IUOBc1G5FGANwI1vK8DdF69Oivt
AsW9cH4JeWAWWjmCw2psjROyLIPSQB+LjieENNiV3+GNMPJyFjg9qZ4ku3MOapRDBrUtOg076Fi0
wk+pC1IXil8TPdqlX7m9FhWfB+oV/AY8rYF0HVD1snBnUlJim0IPSJSsW+1ZFdtXRQhaMj4vVvXZ
Pbr1hbCjJGdIxMYay5VarPFSt1hIAyj0GCE1ZJX3aDS5TtvjxEI2eYAq2ecW1DmcegRYmgmrYib9
8ryd8g+fFg/zRP5BS6C01jvfxuES5NcNREM669/6oipQSTpVjSzrQ7wCcbX9wJr/SXX1tSqz9UrL
2TbYVfOH7Z6G+QAVv0+hRKMsFKRFC4wqMDl/PxH1qmLP+Jp6Hlj48w1vshXLkY0qbi9UlBf9ytAR
/nkdoeyVKJOYr3Hj+0HP0T8m7/604ZSCFKeWDQQaosNhV1M3+qMog2zb4ROwORknFekIEj6K8yma
nuWJ35u3nHRh7QtUL+lzIBqDxiIr41tEyHkw9ezbJKgIvYWsoMpnDCY9JDc20tuk9rspTrr2BW+H
4sFRbX9hP1OgvhNyTkHEhOk6SS2DeCPgzNkKeoQuKGKOgUiXzDwoQUyTNt0Tq9hSmH5XcB0NQ+2G
maRmpKx2LfX9LI1iGGfOy5mrG6ORdw6fQtx9UTkfkbGO2AGWnckHDnEE7hH/z8bJuBWQ7vqI8x4n
3C8FOYFva/IXs28D037JCeervb+6rAE+/Gm6HNmbJWMneD8xuCPv2zRHVxX6OgHxC9Y0WE4EWIN1
eu88kNu3MaPG5N89WTRsrqm/HNIC4Avx5Iq9NM+xB1BIwULTxJ7+ajHJoGVNFS7iCA1svYJfabde
CYkbJOKEV08yUZJZg6xa8zA5uz+/ntTzmhk4DmIb/A3uLw+pRoF9PUpqcdOqEDWICLfOlu3eeqaM
J2biiUzWzrUh8aDQANMhf1dIi0spH3/ur0sv5x15OwzlAaZCwmchpYTlmGsN1EU7zK4HnTIW+YuT
8bvCI+6hW1F1necegOdfnBBGpUj4mb5cvmtKOd5Yq8WO+xIuOOnbdlqzXCOB6RzSio8FKV4AyVmA
3XA3K6k25UDS1gStvU+0U1YUay56UC+uRUBypEjTDqcT4PkrePht/RDAIcbaBqY4fx/CJC8UY8gC
X+Ldl0FzheGnF6Qyay7nBxzkacAIMutk42wNTkkKxgtnweEs8hGZgPuwtojVmISLH5Iww5LUe8Pd
dJROFaSwbMfWVW+P8f7PBty8UnZ3V6G3GEeyLAjTA60vwTpRurmuT4labts6Hrb7dA7k42/0j1Ob
/VXdvHs8IhlAOnC7pnTNySIEP+Cxt1zlRpCkXk4txAFQtYe14sgn/ly3q4z5UmiY4P1SifUDV0Xj
xkpgkhO4bzf8j3qsiKXYvbSuGkeK35T0n5+Xu61YfmVq+SQf0uS4FTwerRmpEVnGdHXn/BscuB+T
+UXOax1dOUeWhLV1UD+Gv0z3aQ2MRWHhLkMfaetpddMwuAf+4B00sRGvPJf6clXaQ4SfXiBce207
o0EeBB/Xpo7HBjPvYV0gcU7cyudHPuaW7cFdd3wg7bYNtGrfHh3a3CJYjDxqYVtZ8GE2DXTWVbNq
LPEVoTA8k5hDpSW8v2+WuAtkYkZ6UKIMRRU7kQrW0um8Y+MuKSlSGunX4S1SStHYzlEJh+dVObRi
9xiZH5eCg/+2hdDj6oTXswt+nHx/CwhLNhTXJBOjP6g7gLDFy7xUUFmA4GErIaOUuMHpmUHtwJnk
A09BvurO81wRQQPnHDRRaa/mtnZ7vW8JkRcV1cl4JIpOrj4EGXYykNN+dMkHFX7Mv3I0jKjmkgj5
AqKxQHyuJXUk9s9IKCBKb1Z1I4Up0CZSevW3S8MI47RCCvYLD1zgvSRO1mw0xDrSlJl15uyeOzD8
DDwyiURZXLnkPQOb+MAOqkUowhS/vNq/57cYdxpqa4e732MJ24KRFc7zSp2K/HFHyiiP+JWkVdk2
A1JTPnKjluOVjHn4bn4LyHdjNBnNqxNo4OzT/+8HQbAKGB5XFrf/WhIjNgj5oHGk8cS82ayh91R0
MjJJ257Y73FftmDznpIJlgD6osrS+0ykHpb/d4CemQpTdip1YYczXWufj/2O1jUq+kuNtJn6c507
bNXm/dTeQ71s141RsG+rBr1FvC4BcMIFFSiHIhSgNjeqUjdi5PjDDzL27jHiqX0Dcdm6l220/A0X
c7wzjqfuve9R3g8+KW5+hvlHAGgd/a6ruZrbOCdi4CA7jRPMzz9HqYrRleEMvDINlvG464VeD7fi
+K58d1fdpjyB6p8B9yWBxbPngo1/VBblPFiDu4br1+cApZ/8VdR2wRJbRJC5SGLKiVW95cl8FVn7
Wc1V3/es1vydqI/R/4dQrgRID5o23Guj6tIqYmzCTswUUk7DpO2Prq1pesYNRo5Cb0BW8xi3s3eb
h8Wrd5r9liZ2hnGxAabBd2Tt9w2LidQ7+5n3TBELOP20RbPMA1KyUM5m+6OqsfgInAtYq6mmYnDj
y8oOmtzuudREMUwYe0ibBYaT5Sfkny0MkzXTr2NYT9+w7HqSXGMYgZ1Pmcibykf8zavKNEsuBTrj
9MXA+BKlo1rP5fE0fMfSmt6Y48gshGvWGbk/V+gYqhNjwzSKcshNGRP4MtZHo1e3iDDpUWH2Gslv
/ebhUb6Mf4YacB3TFXX0WG9dXt6WXlrCGzWO+XUINkFB4wnIDVrKUHtmZSEWQgdeIFAE3OXewECC
UkSDGKx+9Yeypwwmm0ZJCEtEtX6ePncRx9jZQ0kWe81M696yL+mejP/QCMfsujiGWCuI1C0Kqd9q
ujAm+KDp39cnnUSWShgpH1U8yjvan9K6cY5Gt4skObfkz70z50Rjl3UZV6AXPYNmrZ2e5vn4EQbH
uCsGyLa0+E3bNbRjEAG6MlA/D8uhOewMmEHbj2grlvtOHV++fZwI2HGNeHIbO7HyXCrU9gkimhKO
rJkDm28pL7O+/kWqYpBNGk0nNkubGUt6HGVyymXHNXmtAbi/oJJ2DLy3QqSv6jNsRRdwA3yxQb8G
MRq4VX7HeCj2e2fsklSC3BWLVRzNqZ2YlLQ1aaQClfOtCfsQtad5sihPrX8z9MDlkjSOrLNlTxLm
CWOnIne5rNXtZI1Ixc5BrUSp7i681w23dOd4r6v8+XBXcWMEffVM4o83KhHtZwXtYsxYXDgGw6JQ
x+BY8Is73GY6hgT16UNPWXSNIvsVMMloPDjlFd3nWhBOIOCZJbm8tz+5BjEpRBXpd3lqE738EQqX
qjAj9cESFlba0swYwBWsEqxFYiBtqYLZtRNPuSZc0yxaS/iQlIUwUeyqMCvWR/XDHzhtcd5y8VSC
6teHCD1lwYugTXReX5E23sOxYBj4Oe+5Mw+/ORtFGSN5zvlTMnFGl10w0KUYTauYTTSi5hqz3hZ6
eQMjyQBSYL4WXCmVISWJHUzImu+1GuknXCiUgG/IjLo1LkcIwOfaPNaIq6/h/hpN5UNsQXIfzO+R
dUsIjrKYdvF84aMD40DtKQGp0wJoORmU8crf3wprPLCW6FNFf1v791yBVaSg8cP9ZgBRwB71cLxm
AVkn8ZeVYldMegAd4ATFhgDRXq6YqkpicCv7LQpqsdnT3QoNXKLgqPEeMbmwbY83pisOaVs8q1ze
BnUjaTL9Uoxi084WYzRu9C97/IXrJV8EzlePAW+J6rFuwlp09+fdZnFxCZqqGArezeHxAcabwGlB
L6AQ0Lrbqpxb0/hpvEGbrKhWVlunnoQ1UTMK1JzvnZ7kVnZ7oxX4PyUTRcjB7ytAerMOO0GHw53X
tdZRk3eFBkrSTcumLkkKuQ8+jfFXt9P44Ko1mh7R4IRfD5xNCblHK7FMAy67cv7w3UFoFXl/5d2Q
AVoAlMHE5tbve2k/mTXzllqllEtAE1T4pH34lAcAnSkGB3/jGKgq4jF8VRimXiYNKkR/yLTie8sh
Jys7zvPWrNksEQJ0QV8HK4fop1c53U5tQ3f1pzp58MNj+ExceCrroZ9+cJx9DThZQZFzQyGTmQ2V
zP+bdTaBIOM6F/iG2ZgDD/Yx80RpQ3ci8vW94Kyb3AXiPKH0853sdGywpYDeiaIXYoVMQUNZAFGf
tj7NFQShltPGo5EjgHHXdIK8uRPJZiiWwhxnGlVw00kM+tJ68OtgXUS/mNZ8mM5Xmzk/PJ45OKLs
qM5M4gSqOVNL1OcCU/1VXEkD30sQ7yDWVqqQky9I8O7+7fNDelTf4O0cxOcKuoIrUysp8DS0StRE
GQuJvsOilhp7Yys2MxL0QfQjypia1Wj7bMOkhCQrqmOwFNjfc3dlkj3O+EYWUNPYYIsk6LSJUJ52
oMFRT31cZwg1BER4WBRU9s31F2fQnHGVq0IbR3oUCmlQ76bQhr+SoJSEK1Xe744rq5E5Tqv/utEj
ymXj9/eXiNX7WiD5vDESwu6x8mN2GJYavXpvPl1gc+GCYUEI2mPSnSamGZnftF3ALrD/JAxoEZbe
EWzBRn03XicjAJFmIvFus6kqLEwR+MPt5zdcf7PeezoZPLq2VXvZVi/pxCzu7sp5NBby/6qSkUiF
P6yMoMXvJp5+gmfOVXwuvERiRHO1cwrXRJkm10WrcIsDIPaai+L5/n8ZmZxIOaORCebQtkiWTmo8
s9FRu7FEowSwciPz8MFTcDxRUJFSmDF46NYXCbgAFEY5w2dORK0RD9Ht6LVT6nie3zrUUeY2fIM6
oyTs44uUeJO4XSxSp1S/nRYUnvOuC9FV12cI0h0/mrmeLglY+CK9VUxl6iyP7v3COYjXX8bFn2KO
BIEX7jSbu2C0s08GlVlh8/4UFcKHu2nkuaH39Kf7b8l8Y1i3noyKxQbI8Nq8fgIDM6SXMEpDa9h1
bPIuIQFvVmgWI6zhqL2heRTA4ea9xQ6VLxKMpx3gD/XkEo1VVCIbsVw/YqSwCFNjhYKnmAVprpNf
Ztta7675Qu+3psVbb5DCX6FK0b+9F6VsMsTU+MOptzRRPUSi9CNMpszUGKydGdNIhHNNUnZ7bjS6
UMeB2PnqeVyCetbQydmUoTwLn7uNhDy/V+HyXDoDk2HqliADBoTeuo/E7OwFqmqMkkc+R3fDZlH/
2Byb4n/k3t9u42XGvOlHAZZ6azSfEv6gTkgcsKp9CK/dIQIrqeL+RMljCkEaeXhsI0mkCMNUOcZj
B79vwFHiXFYRn+UNJ4uut/xoCEB4ZJcTR6z+WOfH6A9MPKd9Iz+qiq3tERQsSljPKP46j8FXIOAs
kjgMrLfoC1FONewgJMi5gTDCrAKgzW3s+EvVkzO9ylCqspm2rIMk2dhLuhR2cvBS2XMGoB2cwFe7
C+xgaT2JkHPhocMAC4EhzZ7ktn5s0jSxg8nfhJRIzCuy9XiuD2CmNLyaZRf3klgXSO6RxOwP60dw
ItuC1mzm5E6l8zS6Wg9yCQ2mMWJcswJHXxSA4PFuhF80UuXwCkdXzvKMP3IYQWrBnvOHQUGkm5Sw
531+UXQzhPwsgSEV+SSRSGk3eDLu9JhHqyFB+n2/x+7B6cEChJTeyXJjLg18nGFYwkqQ+w75g2xT
utrZpHUGyMoilP42tagWqBSXm08rbWRwFjA5ry4VdB6nle7/XsXB7DQ8Y77l7U/FPfY2tcfT/UH1
leUEx/Jnc/1+zMrAoGsFWtsfEj9+JFUSOnsRBHNr57Q3Ktg2zWetU7CCMo5hZcMvukL9OzpBN0ot
/V/gm8yfVYpwI/NQXSIBV5wdlaUkaMT6MlyuwmjgyKBL81uaJrE8y2PDtezdYWTg4GAf22uYJIrM
f1hXC3g9yUG10TuWWG+YQO5hPnLYcTLqFgi2RuRgRKs5/rIZbXhhastCGcNa0H98Uo9bLOWL6e+l
ZZjarf3mFTHZEQiiK9Xyl1/xCDaJfjNK+27uiO3DlT67NuwNYN44X3XHNYGG6pFGAirXLghvk5r/
UEJSWK6iMOv0bUIsN3jws+aYHcK7KqOR42fSAvX1Phkm3y/5NcTQQppW5RB8NL4ermCQ8CPPGnAd
hmrXofihPRvNCGCDFFBxjyNrCwHut8GAf0Afu4uaWLyFzDUEii3mjSknRgUDiheHAuNugt8kXJIR
6vAGg/Xo7OFo/K2u9RRWmxh2DxZK9rE/Tz9KCjHj1gKnT2tacR1qhCrHeDn6LTDIx7tBk7n1lYdV
UqZuRl3YE4v/YIdIY1ZVg5pBe6tRLYSMc7/JzXyn6A/AHCEZ0q3crt0w7mEg2gy1QVK0hlKE/LCy
vJfjhGxOve9JH++DFUpUY2TouabLYhzCG1cMCvJ6AGIzNW71hyqWz2wYMOQauuU8qxYpN73SKKkZ
FtQ/sU9NM/You9J1UsrRcCrl95KRFJScUMAfQEqlQTo6u2HywOca6Wih3snv25h7Kkkz6PYlNU15
q1DcO7mTdOyODUSglguJ6MVvLgfA2Fg1DuUajK26kgNXWH92y+K+lHb1jt/8m2SRg5Va5iXAsM6O
fucxREi0x0ydk1eNWN1RRH1wlEouzGrEC9++OVlHJgupmpr91x1RSP7pM/+dTyZhQoCzDqan0Edy
4ewmSI8rKl0QSD9s1q5JpPRnq7XTQOUTcW9QTLjIRTHKAUuYdDOULLIXEd4E00Jknv9nUcXnr3t/
Zw6k06y3BCW9BeUhnyYAkLZix7uApIxqD64c4AnpVVAv1pnqosWJupCZE8DWkjSKgkZpfQc/XkIH
chqnF3c8gC0AXw5lUTi3V7gggW0wjHHF5it19NDG31QZ+p3RjkrJBpAzUVipuE2+K9ExzqCKnC5e
+zYRr3zpTOYKkE2J2kKBHr3wBOZjLcyEuv4cikw1SMtQDnFbvn+TvNC5CiDiY0zPvph/yKHqqxdZ
xKCVLjRLHk9jamtzl5XOVPkwES/pUe8ZhyC9MnwcBKUMdmexhulpX/9zAKFvc2ZIBLs/M3ZgcZjr
PDgBjKERXqZ43QVxmFPSt88cd5PVxrzcIgSKk1m1Oe40UGvWwxZOgXrw4b6IWl/ii+xIRrL5KcRs
jVDOiwYeKVnS9hhfilFaIlfbhemTScV48xdog3Bjpouz5HHv8D/7bSP0v+G0Is+4cseFXAqY4hEU
tb12k+lXidB0iji6CYOzyzyPMiImnqXJIbIrAABcI1WNmZOMViHZkbsd9rRX6TR6/jRnEr0AAxBA
7nGgvXyNQTfgaATKviM7Fgjo/TPYRbn5dUdovTa+hU+XEaLMQl1HaImZ82AgMdslMM12c2G1Y1Y+
SU+l8Fx1W47JE5Jz+BtHnu5UijVZIIFSziWM2mDSP/waDKtthNDPlScCVcM1LOZ0oVv9XZ2ZSfsV
0EyVTDiJb0lcWwIDSC2vK2uRaE3OSEjJqg6tkdlIuctwF41m4CE6UayU1AqSQNxKATwbQs/8KJmN
7wOu+NFRGa/F3P/ROotOD8Yf1kTU1Ca/T1fgcunwtKuiZXMt9hRnmPYKpVqQBGwcvWkfKS+CxLqx
Lf8SeKHTZ1uBSYSr5ay0xryJpAHbGip525i2/0YIu0toXA/x03uPnr+OjK9Wh7p3qnEnvHe4tBvJ
0sOn4OLCtBOXVHEJ8WlftGBUqjbcMbce0dPVC9RzDGrsimZvZQ9RHPl5V8LEXtetw9GgqjvaqvN7
3DJM72MJR4bN8n/7USNk5+I2dQ0crNfUcMoa8gkHC4Mq1qupuXY1VfMBMK+4b5Q3ft10O6e10zXC
G+nZ9cy6P2m0j9F3wdW4fzxMJqMS69XTmiKMUfPsOd8xJZ4KvpUECtA/e2QZhoQe8I33Qj8gMcE7
4xOQElZSG0NMhsbffHXEnXMuat7kE1kvLN/zzicZQ4FYcg+4m8iFQ0hEL15MbkfXwD1s1E1JDYm+
KhlSwi+teG1i/gMGPWqxnRj+AuCAOAM6NDZExvQiM3kJcy0D74FkFmAYYWXaYZUePQ3AHoi9XNvM
y9kI3LwYFYrQViIzDJSepvjDlWOykhzQazbr0nMCl/w+quihhgMU1yNg2IM8YWh6fZ+MP/QIsywy
w5KHkdDNOJvy55dRwKySwZVPiJEZlFKIhdj7mRSnPpDo6q5ajxMpkfBYwgyYH8A9v9forXR9UGl7
jNtUN//8ZUHADw6bLGRMWxA6JDj3xWo0EhtRtHFrC+3AfePjSjzD+nqdwHpEAdK47jWHw1Unwn1n
jyJlL9r5wcFpwVOvifPqnpLF1ZxV/K76yE1VEMIQN3fzKQswIDCsdL8GVGR5iAXz094EzR5bC3xo
eCjigAoLUAj2nMHQbi7egiPQFayMow+t0BZhWIFTA4It8Q3CswvMfUT0trclOmbKKaa1GRM8nPpn
LTcsuld/2r5leGeULF0FzZPRzn8ahGPpFkqdy0abGJYyiC93sCiheRB4fIHOipcQTOxd3tq4MK11
D9httj4Lwn0OctC3Oh/JCJr8LVA4AcLQO/AFpBUDcSAbjsmKbR50CpBsqmeRFWR5GiDZZwr4Q721
YVYaowIgRKrtAimjCOOyRX5LgiYllqsFQZaeVn5fS47DuodCUOPnw7zx0jiciYG2IXcVcWbGbXw6
7Zt8wb/RYBUy7ugrkxgZNogvWH8PEOmrWPOJn0fSFvz6BpuRwIzYiptpjVa614sgRsMzruRDc/pD
FjvrFFt3tIx12NkmM1ey2HfvCzgkswP0rHgb13/TUwzxQyrit4agZWfM8KVMj3KlB3i9xDdk4sOp
tVFiDuqGpgEYqvLrhN2y8M6lUablfJEJL7gIoAMYsZpWHxkPQr1JwDwkl1DI46AUTlT3XreYwdm7
gYqRDZ4sJgSmC43vxV8EY8WCWUpN4wjkbW0B9lzxRp3t3sF2Tf1IrJZREbaM1mY+YdXihg+omNbn
YLXX+53E1LOINRoy8+mmDea0kInAJ3lVREZoOXxNKBNfOdYD/cI39pkP9hbXGPU0wIlsPYb//ZZW
uQIB4lzXjtlwgysvBDBRYqKldNBZfnR574xAP2El2ryUi0vM3krViMDehGIMbyWvvHXOrVjk3d4u
Dhxib35fSpXRzOcmHiEN5wFEFMrub0NL4KpUmlfbdG7llf/o1A6k5b7Z/4Lu17ndJpWhgtVNlB/p
yJ6uwv2b4WypNEySzU+AK5tn8nvRMpQGoPQW1yzMWPML0EwBnBw5s7YvB10bFHOMpsxV8ik+nhDr
P5fII7VMdDs/L+XCegZdwG8pWR6YrRiz2HOlu9r+ycyVIeOC1iFiwWIFfu4cV5uK6DDYXESlXsuV
5nSYVd2s1Jl0PgCPLj/PHZPyYE6u+SLP5Y2g0dpKaRn5eBSUma80S695p9wxRP59Aq7yrHRRxjAR
Jxt8cQV4oR/0lXgTFs06/iD4oI3HyTYkf0GdLg+IAMrhEjNSYyy96LWv/bSBIZ9WjMfdsrSLDnMX
ooPtpAqItlQkTlI7KGb5QSxt4aVM13PnXXDBDSb2wi/RvuRx6M8TfqhOk5voE++bDeOqUj7wBZEb
vz5qrUOFee8PCC1GNYeXZ2DHz9owgP2fqOyXfgSfBZVjdbVGbpBU8oHX3Qp3IVMtPIAZIbUAd9pg
c1Rr2KdSNzSK7e0wgyrhKNqFYIM1FTAbbrMayv2GPzQbeUQusWrEKKZK5BTpZ85dNXUYi2Tk6YzM
R6KLgmjCBlWDD+GqH/FAnyGfpD9eGN3xqJgtjKRl75CkcMms5W6mrleNG+b0W7LJtl4rdm6nLygH
mupQPepjwTwkTN5Exbi8bf1WjVsJLPDXpbKSsM00xxdYED5nPZ4SYUHDUqOjoxk7+b4q4ChsyjxI
suq16uH+5wCs4qI/OedkQUQaWjEUSXhrdXj1NPfj+xmH4xQBWYzlb4/kshgMks0jRCNwsFe4DO0j
t+XC/TAAc+OV4se0fAbjWV9AotUDo+npewR+p/9vNMyN0NaO/UwbZIzJmdLy472UFNZ74narsfe0
S21eJTVB3jhgn1ueD1Ys0sfhd7QWUX6EwPZB1JTOB3Cyt4Bp2O91+SH486GY324WY85CdFosb8cs
Yr5l1CzDW63mEc7bxBWCcNcQcnSEvYZESNWqMaDfAfdGIY8N1RDUlKIhlcUHtCsg5JwVujm/3gcl
Of2iRa45l9gYpvkgDjZCF1H4gSIcrdMGDQVo6OLIoHBS/e5+Cv90ntUu6wH0CczbYJawMcLDW2Xd
kSWMewujk5NPkjnIEtbVk8/Nme2bKl0ziR4MKV5NA5TrnbkTNB5iYt3919fEqwgaXh5ux+pN82Or
oJ68QOwgLnN9yG39fwJQ4/HN0H3dOKwpBk/jXDet04bGUZ/E9YeMOhxWejwv5kxQIpkwpw5k1IWt
bEi/bbA5yhVn7ofQVSoAMOTLVaNl74rjSHDgSpSVqsVNA5YCSDirzu7g0wPDvIKBLrQ1OsOW9Ivd
Fql54J/5Ho+fpa6+W1LmSdKmeJzaOfZLHgAZQ6VCAcsWr4iSNBdgul2w6ud4R3DvrFO5uzTUdbAx
IfA560wBvtE8yHLRLAPtz7O0aK3+C0tM7Vl1IFewsnlUpc5FbE1Ny8GtCC3QgF5E/s6LiVGN72ZS
t1h2PA2IhauyOb/3MnKFFHd7x+tNvVO9qfqEozfznKkx+NNimy5pYyDsXVF24VdRaUJer92f5Ru5
Gh1N7e0Pvby2gz4f4ZCePuHm/XV4NxuavHqZsttdc5grLF3oYAj5wknYTWv5m5DQS8K0EVCyRjJ+
3DqP4mYvPUH3CrIIQKzqGXcsOMzrt1BKGzfstbAUTB27oVncPxen9ZR0JMDMOP1JRHW4AWFwbgHO
RuiDL+qUEvafcJrMoGN4BSVWLv0SPBn0sdppxUHBYcySQsOnEkay0DJ44w/zbsd7S0XKZzIi4/0G
EbKYpzlZ/RrssPN+QowaS8XKYgr7rLqbpO1kqg7TFIDCWidrMLnnG39o0MtS9zUMhvPVieYdoL+A
VK1e+KF99/yNoVyW9zAt8FOvLn3oEBH9f36l3kevqGn15n2xs0LyuUajxWxPP4WrsmDtCWnFCwPW
0bKD99UzRoJcPNqq4HAVbLH0TRiDVROXa2ieNFMhg//WeZJPGr1fHk/WBP6XmY3CjKePBdFd4Rxu
7hzJIvtIgGmZDCvUmwN13WWpMQ7dlDA70UqBi9EU6RME29W49kwx07g95+UIXCf7laoqcAY+6B8r
TXvtOH1T/WNl4YEZ+wnSAvhRjT4kkolSVc/+TczgC5DX7mdeSIdUQ8KCs+40bhy+MK6z1hLVLVfj
P/4SQZjzUaJDWMrhRkay7hdm5Ohwuoi/1LVho3Dc9PGejWOC/RrP4OsAlKI21024gRDqRoQhnr06
KNxR3y5exIH20YF2S8pEDifz+9KipILLbbVC6+LHuTMlSx03Lzcs46xEg/SXfCCFItDSo9p35zjA
8fd1RT/tmaiZkC3e4ujzf1e+2uRe921M4bcyLVPzIrTvqgnIteOEWFkQ7dDK5yn7acHilO6tvZL4
miB66WtdLm9NVn1GGsDjX0LjQGu572V4YspBa0XQMSzJ6jfp3MhISrZ06nOzBqHH7wpYz6CzB8OE
AJQLOY8op5aXK2WKpCXoa/U7VxRpeICXtB+X1kInLznCGK6TI06g4ukrZLOj8l0KCmUGfxMwjRnS
TJM8cfL3clcwZaN+HL9ujwgQaG2CmL7F0agPVpvkWkbP5bB3aTBqwp5HCoeNk6AOyaYKUZ/0O4vw
kJTy8ftCrvcOETPJBTdNzmTUH2oyfbLGtCyUDhSOr981tK8u7guJqdEb3ErwtlOsVlo/kAjYM6eq
CTncIqVrZbeDX2EMIVsO0/WxyDPhdSWQnOg7Hcouc841J32iWeGcipQFObrLqoPjO+MDIs0bX4Jq
3azpImi2LBNuasuE3c1Gnh6RZ4r8Y0Ct1j9BFCoMvJukxRyxhgEobQ1vJNMmhWCo06Z2yYRpHrP/
UzPK3HHXLLGmFJxDnYqMgThdJyPxUA4xG2sal96haghqDJChc5yakrzxdbWLeeTf87iRErjBtYFI
8lLa2PhB1mxb2tlkQ9sIKvfrQlXgDS+sFYymvowewKS31+J74nEzbVgc/+Ue5opBa79PVxS/8/wP
1oS7UKpYR3gfsJHyV3KLaTu6LDd52sLObAcShRbFLMMivRlg7yhibMV57vc4el1R4MYgSoqGl3Gt
5YlsR9tTv0rQu+SEbcVxcrZ45PFeckun5gXMGokU8mjFwR4B6VYsdjkL+HYnPk9UpjD4Zmfe7Stq
5Ir1DWdouwnVBib/dtKcpDW76wotUvL/jNsq/731HuUA30Y4/WKi/C/27HuHeBGjL2l1ETRkZrLS
ir1wdpavoQSScwo28pPfmA4EuI9zigCepCMUXmQtPKB+XiE96HzYhFuMxjPlyTmH1BBLRx8pcrZ7
xeVAixbjHFXX73rUBKVw9Jufm7y7GU0niiCid9LqT0fCzA0t2Jjl6OFBHLk/VwBLfSoDR9gZV8T+
u5W5Nia5GaqsaDylOW9s6XQ2RoOyads/hBp1+oWaGNjqzRo2oEaTFGow6gsiFb7QXj5lXnjVPNuY
GCVZ+77bOMkrUF5vwpBan0GjyfHVbWHL5OV+2IYzRRnYFTWCrmKsxWk1lHviwsd8ePhIgE42dDvQ
nvibkYiN1bqyJ+Q45w9xUhqxRO5FLKTODHhMBCPKk+h7fUw2ovtZOA0rY8/QQyS3v1LOsfix4rdW
dFUXNeg0iXGjB6RjkG6vuRCEOOwSy2YnVB8H3WYgWkXFuPI7F8pXRIkKwOuc/EN8DtJPNl0PxAuM
Xq09nQcWQJELkceqzJN7+sJvck9yCnQsbzhxVHttUD5vPiFmg1YJWE4sLy3LuwAjdDmiFT98EwZf
TbpDkXU2rvSvwSUwnwL4wR6XzAFTuDnCwZR13382lH3IJKUoyxL5TzOdvFJ1/PoehQPe6sZwoU1Y
tf2I8DGJwde1cJDIG299XX0zIT2eXnU9qvo5P/n6VIxAZEyAaTx27e+rmtA4WYFqXVk1JuX2/4WN
RkbB5lY8fwXuHVRpmgLhbKpmEbIkv4MFpW47D4ox1oQXJ+7jiWjIrypFd54fFWvaJskwbqE2PY+E
+wcPEhCq2ltrIoZsp5TsAqNGUTCH9ZkIc/eGwHaamM7zk/dQzHklA2BicpK+17zz0d7CvePy0GuH
y6+FWZyLbBFryCP0cn43kO51ru1bUp3tt8GA8hNH9wvnLnnI8CVl3oTvw5X5+jU8SvrHDGVaz+M8
DxgrSwZUd2o+pVIxnLG1v6OitBvHufT76RwQp+d9zPJbwYOBX9iTPZgnRoA+PYlP0bkYygdAtIxj
yqcuc7alOLHiM2pXozxgkHAQdmPxRrcYLRsiHF+BGyg+ZK44cpZm+PvnIYt0NKMa1ykhlHqT4foX
1HNPRjsb15bqdtytiO0T9TDeZktzGXv4r/Dps6fTSmk/7QrUMjtoKCU3yoO0SZgNKk9yAPNs69nc
8JRAknwJ5UtoxSfkjEjN1wIhn0QgxPSzivJr0VQuLrgXx6FvmHDJrqtsjtNL5gj64gPc90CTbt4W
8JC0+pewXPVJkIRQAM4sNxdh0+4J+YYbFrVCeFG5kE8eqKVnJMo5JODO5TfECY7J5QkQKUNBTpoJ
FGt/N5c/wxTvYAFz/UoTOuXjwXACrsrjDPaX0BIcdDvW2m0WsoEpN2/sRMDcU7PkdZ85/879nkCP
5D2r65PBEfC4Gs4REQA0GaAKFRrAF6uItOLAiRYbDsT4ZUn2kUtVWwtRwLxz/ulSlH3ukHS+QwYb
SyzK1HxpPOwz4YiGNFP0IyHpRORneP2/n8W+r77TpE1PAM0nFsq3FSVX9H0JX5NNrTAb+Ml3oUcG
6gOmbIAT7YMdhh4M/aaqnwk/FCLTjihEcIMYpNAQ3pGPaFTzuZNWUDdvw+O/iUQUGgFKGmjdwLvd
2rCDlISFm9M36x2vxDhRADctcaA402caBlyM1iUqw66fOFjTdwtcqAftmNA5HdoYJZRPkE+mteZW
a5mt9tunthHjkYcsLSe+jXMgZNgFvJb5la6HjyXI2ui4bG+Noe3Z21MLxKSUmY8tOK9NDlCt5Gtr
KNMRoCXDusd+tin5/uGUGTOAqc6rxnYZh5tb4O1mYP74kny22esrsWQuKVU1iHFR4hRGVJfL0FSM
vbNalIpZa5yANKLcBQB5g9+KCe9NRp01wOC2GOBVPVRglb/4qPf0PRKLCGXHUPf5/YGy32qu+8oe
GShxdmkImbVuSE+Ko8qPKwf1mehMw+KVSpd86Kp9UOi95+BbfnonVLg9Ioamxl1oOUsn9A1FW4Kh
K5DiaG4MWtj8ntYf44LFF07F7u2OL87ht8NhA/CnztDejoa/lHhnjKd4l0jHZqTFNSxFNXay0vFl
BiEVt6pXn+/9xwfP88gZ2tJLPCtq5xY9/3oUmeXOanwoDAL4b2QxZLq1WYp7Xa/bwHBIIOgNABWf
bKkoOWpsdV7i8B8UUO4UPoKM1rri32n1WRYHVKTrUDlqyQ9OEuFoUDXo55Un2rzvd7styg1YpX8s
FL87ve2RbGs7Ts53B1eQ1Hpqvx1k/vxcmZQ1KRv3ZA7AVew7zP68MM2URSA/BC9qiToWUpa8j7ET
yxLtLAHpTPPm9xfO4CVH/Q5BA+lV05tMOJOGeJTU/va2SBon46V8HsgaF9Pw2peOBJWmiSnqyoXy
cVaJMd/JyP1CGN0n7uGTBU61+wRXxP0sjjx4NQmbx48n1QQAfczbRkS4uOw+UKRmRIy1hT2OSjsj
DYN8dTnngn4eJSwl13UqPgllSMi9prjP6OFUfTUF5Lt0w+7z/LShbe8edjFTOCmY+OgzIF0UarEv
FmgkIuvMMVbNVbTqbzsbQ8CQtow7T8LnxfWtK5YBVii2DORvhh2cZBdd++JeKw9O6d/IK7v19+4H
poJ5EzjW/NSeCwV/1b4jdB5aUHycnNHrwuLgiRChF3FaR1hdX9f+qCk3Drx/nOmNS3+cu20jZxpu
/i+ngiXchXd0gKtQ/m2Sx0D/meu7ZJaqAWz2YkKxzNfjKx0kfBwyr8JYNYJC4EatJj0N9zPmhDle
uEQZfquRiP5O9YcNOyJGmLCc0wgoqIUD5GniftVNDUgkrP2NAwYNw2XzRMI4YGyCaVuJ2Uogry4Q
HpPCF+2APfQ8dpfKCImT109bhmQHbOhuDy+c33vZbVkLpq8UiDMjs+B8wJf2GfY2fKmtM2EV7P2H
T0FEll4MIIANc3u8hCMgkYCGkA/rz7pBKtrEX/J2+ssR/ZCqjwACLixJDsnl2A5667+fWOQyM59W
vdOwybJhFGgPolydEKRSjprFVkvC/kFh34smYkt825D2FGuys2Y5akvYF9jnFQ2bKaiEKVDnKCG1
ltI6zKxOSKD3jFz6oLfQcBy5jga2yIUwUk+4SHP6ilYIn6mkEX8uvYqevS9qn5ealrirZU384Csp
Ck6y66BCju+KPcxYQkWgXKrjuVE/5WNFxr7vlOjfIvUlnghqAtr2Jp6bHZXozZeDV1PWAkM6u5xw
ODzl9n/QLcYB7WYQSH+eURh8x3gF6tJaH2oniZEohnXT45Xtm7c+2Yb5UggMenXk1Mr0/qGjG9nd
PV28uAG3Z3GrNrn1EyLg8yt7qDiFgh+r16HMuDIoX8Dm9Ov/k0tMxf4ZFpdQ3/FZ8zT5ASuoPgbM
fKvaIqemiSuXNAN5pHNIt/Kx4NVfPzatp7d5YlvCiUD2nf7JFLbpsk2ZG0iIhS9MQNzWrEk0BQqg
4dyZkjWYSW+/vk1lBX61E40pz/O0HHCxXq99wjSr+BZl6xcONAaeJ/Jg7Ec/i8tEoz22gT6ghj/1
ZjfwmyN4JNa7L2OyqNOJI/hYOwycCHmV7iKz8WUuKPufVWDQd5aHPwhq+2euLPzxeXg6mN/X/uzO
cEZqqkiOPEXZLBF4C0wqaFEStuVHFlVo8clJJO4EYhJxNIqSMaH8zW/EhbLgXfW3GkOYM4QN4YmS
aILAZGl68DX/YKlnEIx/GGFZKiNvz/06ezao3G2T9CloUoimo07LlEuXNnRNFHg/wFR5SZVCdvtF
EXzuHa/JE0SZlYJnHtYWeX72csk32dqUbeLA49sTO9BxD0g6LJj3QyDp51dRm9CSxJGWohO8saxA
Rf/RTa6NK9XQlNhmxN6MAiHLLHcMJ3lZhA0XWq9UXT5JvTktwuHurL93wLtZKkUby9kO8Wnl1Uyw
wsxRPthkunM0QpT9b2md/SkPOng9j8BCfYIJ9KqeDI1C91JBdrWf26hrlnNZFRLDy5h/Wmga0p/2
zDhQm6CKnpqOU3PaMNBi0pNcWuqxrP6m52lrR8cZh35CEhwK61eqMICAEUWoLxgTN2ceRwWH2QWy
7bqXD9+2gmYpM6QUSfxHvsH65AYTPGHm3f2WODlj4mA5gB+e7nO6fJU02SItPDNNi6wCXAzCKmU0
DFXI9cHetcrTIweY0xnQWqfSrk+HF8j5GTFsw/6MzxLKRCF7t64H7dr2vwDeF+wSPj7Gw+T0fCPO
urkmBZFfiEW86mMpb7jfmHdh/CMGnaja+WZpg9rj2wYUzJX8L+W0W7CBL7OAXc938xkNU4lFNog+
0kvKgQIggYexMhI+PanKAWMgbnOIfraeQp/WsjT4fpz/E0UdQPGBtO0IZoaj18E3jW3V884nw5nB
CZID2Y247oVq0XtkMhgTAZ5NuzK52BwiFLbNpcMiGuU6g5vtHIXwbr0X+hTZahDD0DjdVyI+0ox2
6rPs3wLCm1FqqL0PxnzVwh+5uhO5GdjhbbPK13eoTBlkuJFhZWXx+l1Dan+C7TQlrb1ZIfONfGF6
3w+BZe/KVN+hPGxf9TD0XF5OGVTgujor/SYaAoXXQ1bNBKutTszDSxuno2REqIZObx8xb0uWO89H
j0ik82QnJU4m2HRLJrg6/GdYAxNUDgwJ8qsGdf0srpqwVDdW3sp5+eb6F7qUE3i50Ct0JudXnP+W
gvEXpXulAR9w3FtCtpIFDdbU3PdNWXb5/FRizWBlYy4nKyhOcrXfZITbf9TDI9wjRnBSRD+9oCPc
A8w/CFCizcCa9KHJ1HNW5fkepwLYwCcmEqPar1zSxXSxaY7Tl+HZwv/zVrRPqNBviFKKZs9NJlXL
x1WOdtRkbFC0dHxFESTFSuHxjgmXaUdw0og3rhKbcyzSZGRFQqvYxpw6B/9AOlXN1L6s2EX0U/YY
uhVLheopb9b4rvLYcEpvxOjoTAJB98OZNb34w3x4K59GkawvbTXfoImIaBMnoFPI5+ZzuZa5tWvU
PoZmLLBjKunaq+cY2qAlPqsGv+QYw/mpgAiSavMr4fexL7OCTfFu9Wilv9Wl1dt2u+4gnAzvh4a5
0Lrx7UsgHRtvxIbSVzdooVwMC0t8tQ2Dt+s0eZUOuXswwQknRqmxRSaYUV/sUGYDCuL9FmkqPO2l
s4D46cPngctGtX+SIRMZXIduXw92x07CpBbH12luXMNN9YGoELxGf/DbObzR0UxZ80kBf/jLWUvJ
FQAX3ZbnWkYv1we7FpODEek8Hz8v4DwxSrTjOU6oV1RkzA8sQTnMfImPFN22FVos38ankwk1wrxr
QYb1pt9nIRkhAsYq/gf9pdiLEJv6YSrpX8xdAq0McaPUL4QID95mJSPTL+V5Jyy2gKXuFlsH3HK7
b25v9F64D+B6ZUQLh4cMgSrlULYFBO/urr5UJz1oKU/6jMMn5jxC/PqFj024tKqk8wXBnQcjM1GA
SwJ7YGoGgdBgDlbadq6Du4XnQJG0NFc6e5WjFJysfMY1abb0HhaE+R1DnXhs3rlgDoD1zoywlUVM
Z4grlEWFOdUdXAB9DfYQADh7st9Yr9qvk51QtdLVX17Wn4SZ9T1U+kIvAuVteT/u/eoeekMKWrT7
2gUzOC8h2qs3BOHBxgsOUt4/i1xZGWgXJr39R4peIrOCIUOeAwT8WLHLqul34g3ilty9QZ9VqZlb
Caw4kp/ndBJdTGNwOhAvjGDLnBkZGn3lG5Ve05T6zfrWQtP7gZA9vEU/55OG3fyoPWF4QUObxmZZ
yA0kIWXqDaqjvta6tQc5kRlAXGTaPH/Lc45wjbO+RB2gTH8RVJKS3G62iPseIFadNvg9/fpmYju9
++ya3B+DZskVtS0w0Fs6gyEEzpcfc9i0neE3EeX/fq2qp39NghFuVHKKsAgN9SmYJBgk9zXqvkcb
R8fKGT1MtI2WqijSLweL1m+NVMGssh0cpVfA4acaRt1ZJuH9xl5IkopikfrDjm8iGlRyPps06wU1
Jm8ua6RBgqu4XpFLXXNO8R9oXW7hW6OtnLf5w8doNtjaZgX1U89jLg85R53RDcuNPM7sB2ljwsIN
g8frB7aIG3gMF52HgpD3zZPjJiqwE7ooJyfEsF/wVbCci2G4E3+u44L+Rkjpl4CpWyrc2/q7T0N+
OwHjQIPrZA1J7lyaFiaO60WBtrMoASr68jOOR0sScNxvZIa1R6Pqd9sjCUO6p9w5IyJnOCUnrbDM
ehqnmV5fhucvUDLSx9iLRdEwEzaHfyI8EgMqRmKLDS0vxzMTNkhK91xq5noyI4MmCZ9rcLkHJeP9
vFdvhC+SU8q5m/5iPC/NTwPiGg2+lItiJ2H+GjEuI79ani69ShSm1vxS60USfnJ8QzgEKxl7aiKE
SIzt/5LhyjkuMyx6q7E8RPnBnEH96Q1P+t5TFWTFBMYgU4FYPyOz52bbPAYACHOXOTjxEmY6+NkG
XjpKTBgfmjlUYam8u0GSwITwGPklkW1sFnnu/kTdhRiOPV571GpzGQZ+cwot43xem461WCyLPcAN
FKkMEe1IhyVr6Mk3/LTaRZMPoxS4jCL52F6A/rPJVVJmD79rQhl5C42H/xLB5muwlLm9bNBJWKDU
nAqsOzflMhRkK2tS7Zq3xepZ89v7b2q2BBhAV+T+BGqiB4BT63kEFN7nbZftB9ukg3tbxBpm2jPk
54lXVqZmZiB5EMS1q6kWyhU/qAjw3w3h1lcteTdmaMxMFiSyXx1Kg7DKMx8ra56xP9UlhVuE6gjS
U6gP8TnHx5RfYdvsctEdVEzui1I/mkV7nSTDxBe/ZxxShL4KcoVdZ9bENGeV/L5g0tT9KODSVcIV
EgOK53saY0jKUeqchxbNgVpNLNRIw0KTex444HL2lf5zMUOrKqCHOTHRisUb88LlyfewFLgr/QGF
28B/l5+JOwS3ybSqIcGc/u3dhl8xwyZgJxFszEpVdXMJuizsYD70qwqil1UL+g8Ta1n/o+7SMZ0G
eMGUOBN8K2sJnRcW2yqfmOpIQTjc+evaPnIikcucMsGEWZ0+URQ/uc25/8XglYuYzbTzVWsibhCB
PUX1YVhrFJEckldO9/ESPaJK7XSxxaIxjAB2YpuvyJ73KM5UDHOh2TzNUZtt7s+zOUG39XvvNj7h
seskQ3cnPXlNyJSpxpa671YuFRNxa2oR0AqpLEdhVjqBfM/kZEqNiYalKgNNx04rFhbNp8aUBXU8
/tzvTgz5Gd/ZmweIQLYjxqrzG7EA8nPcnHLl6P+Hqiq1AGZeFTz7Kjb0wNtU2gAqZUywqvblowV4
W1Ygpg8uP2z9XFNKVhcfMfsyVvc6rvu5lVUZ16/fPZ2x8xsb+O+yia6Rvn486JTwgChBlPrzxrkO
dLS66QlbZP1KM0RmphvH169jDnn6chaznIXZlm6+OnKd4wpahKzcEt8NpmyPdLiiBtOWCxWPeRpm
A7pfiF54OB+J69wS3tDx04w03wHWg5/YgJh10teEKR0efMS2oPs3CrgxS68+uL8yrhRmK0QzIq7t
zTIUSvWfqi9GANgLFWh93vN6o/ruienuNIC4BSChtq67OS4+qFFRJpY0Hh0OD72PShBT2EKGFUpy
/MT9JKuFxgOh4t0XxZswjO0oJy7HRgI199K+nkx+7w/HL6Y4Ujt4FDg+CUSVcgej0iAdv76cg/+3
P4fjADjTtG+MklU9MSzyuOEMshXRo1Qj49Ja0G88UnxiqfECvzV6nEOveTnEleEcLALCUA+fm/Ir
3ngG1y/dnEBkYD4Bqh3TmBEskt+sZU1KzCw3hYHzy/i5NQlMDFcqolXt5lw6RdPozbF8vWIEi+kA
AgplZl4bq+PeG2mqJbNHWCTCul0jQRoc8bewBy6+isSWlQH1QkmMpwrxL22n4zq3Wt0tGx3TEzp3
pqr9aJcz779/8Wx4YtSnfTuDU6Ld4dy3rAsc7o3v5CX3yDBz0uMP46Kxu+m9nCeeSfh8wgdIceE0
z1FdE8vI9Y6xXQkznEuBHXminSwQpyKuVlLEKaCWyqFcnr/069lCwlvaslz7I92AgndqbGacbXAX
h3fqYy2KMJJ/rvPUWltr2Mi3lSIK/dAl/V7El7EetEz7MKtuBkvR8Cj8TUwAjrH3b3O56U0XFAM0
q2o9MSMzSbFqka7fF8BTfrBuS+qMESxF1esfMYi6n2ucR4UbqwGqLEWaEW0HuanMmPb1v94rni3t
qwajwcn9JXtIk8HHZ8CUop1xz0ZG3Nsd/Kfnu/pRnVTDI0YS5cjngbwXheG8zg4DGxSWGnMNQ/+J
a5aVQh8pG9IAxZvM7fF/lbXknMT+2I9w9siMNEQFxIe1Cx0lb8IfekF28k8zwa50hAu9hF/7m6bp
dvDf9ywXChBbRzFUR9507b/35mR8vzln3yuBE60SiHxzKnkU9wv8pZXJ15QhqXO5g5oLawHt2PKX
RPOCXfGP0cXXsFV+e/mcNK75L3TkxLKvAYkuJH7uvoFNx3I6YrmD6emjiIL+2lHoXc7eclAe/Ke/
lfLMNdlhPNbfeCGnJzEF6GYgznob7VyRa9oZCb7hP/nJJsga2AYnJaq1ZGKxjB+OFrlhpMu1CLoP
dWTsG0RW3ObwrOePUuGfxAqSSMg4cfGVnDJTzgF9TIDwVS0cXaaRvgR/KET8yct7qdp+bxitfmB2
OJCL72Mc3jMHER7t3JdXWqsCuKrMVvbZ7mKRSROs7F/KZp0A2PP7WD2mDA2pQ6NzzO77p7PA2AyT
MXhedF5I0cZy0TfrBiusRu7zugUl8kC31go1S6n5b4c1f0Dpj4SYxMQJKDYEdpZ+WfPxxRyyBPxj
RuCKRU32WRwjrBuPsr1ZeBqc5Zv+DhSJsLLgak+dAktLZywrdQMonWsArEjQz2hes8Z9Dw2fD/2r
uRAXKdlzEttgRqTYt73CmqIxu1TGU9FNRaUmcmwt4cbVGDdNT92lVFpvsb223eNnRbHpWLd9GPPo
tJxhz2D7R25B8OX1uka3lUFSejejiSveX+iI2JJnTp+pJS9u6vT++823oCGm54UYAdIxHPBxhDid
lcecoo2+K0KZK1D8ZQLeHxU3chqYe6RFLiCm1bWRv52f4gn2XA4SmbZyqUi4UmVOJQrjSGDHijf4
3lfu9FxVbBZ1nxdrCgTkeUgKA7GLA7gqVTh+Z0Bj3S1lLQsMSn8Z7SIsGEyMYlCjG+tRTE7eeWWR
TEix1XMlZDTV7ByJb6z5cJdG/bFKw6aO5aWeJ7OhlV1DYSx/8k7PuP0fdZG5mpV6Bbax73m0LTBK
OwNSwn7lT3SSNrLKDZp1Bf0GaAJh26z5sArJYmaiFaHZz+7uPH7mKHREDVEXAOQvVAeaVEiCkC9t
4wOxLOv48dnmRAHl/CsY8u1h094GBD+b9tISjqFQOG1choM8/fdyxJjcVS51qNLFegXZI4ZxbtmZ
ps94wzZ5eRkUYhquWIh3HuqkuRHhyfJ9a/6rUCZdHRdpNcqRs7tzM5+/dHHt/Os9Jg2Czp5yh4fY
yMZXp09GXpIsY3MUd2ziXhBgjp/mChLSHEexupHKJWly4Qw7m/Ge08SJMMYDedua5e3hEM6bg55a
Gky3KYBbCWrURhfw643i/1chn0CrcMu9E9CKZM3EneSezEnE0kgWEku5WwjyO0PT+GfwVHuKLNuP
GHM8ITIVcw+XcCaJkRgkaF2e63p5hkHiqb+xs6L8SneZ0NoIM5MxJBGpofVUGMAJVditBPr2Jmu8
a5xywoWf8HowBTYN3Id98ldvTPm0qCJL1Lt8AWl1lyOAUJhEAfWo/AUO8Y2ZsSS7zRPxGOz4kQBA
XAOafKjfsjX+Xw/0XkPDKdLU+OzETq14UbtTzBl7Hv2TxyJgfgO1XLynz5N2Szd6Xn5yAygPqcBm
IMuvZzwAlYAV8xpYPADsZnFhPm/JFrG/6DJZEuYeFdLe1NfpYHdqFcalCj7wpE78f9tmv+2YigRT
EnhlGNnqoECoJ2b48a1kanbk4WfcuAjnWPt2v2EjFvIbzv1v2jxHkCzxJAPQdVn2hK2j/9XESDzn
uO6gKgvyI7iTjfGzM3WsSOp19zncASkXC2KzaAyl5Afqm+bm1TFdykBRDTxcNFB91tZTF0NT1Wwk
LcrQmJraOkr9hUQE8AHK+oIdvO9mjHfo5O9E+YYCx6nGhqeRhWM7/GTpML8mm741hCjsOFZERC9l
7l44TFnXIqQpem+HOnHYlVeSId9FQ+QWA4I7Uy7Lu5cQNsKQrK4g6BpLrsg36k09zGlvo0XyKlRK
NfI+aroq8/ej9htl2QLsD9YCgfgeKJjY/IvWt/5NSNOar8M//QpU/f1DQ5DPqwJ50O8S+NUoWozL
i7433XHqoJM767s7JzuQR8S7djlrxT8uEAMBf5RCmsmfQjHu32xAZcCmFvLV92/En4QIZWT8y0RM
Ib3rqj3OylkfSXIaTS50i5nrg4kt4xrzsReJsjkUN/IFTwy1zNfMqVoBSa4WGafSeeGLT9yI9+9h
uZBC29hFbrFm8ETZ5g4rQ+3KMDAf7eW2d1MUrnXQStBXkJmkLhEYBOSPnvqA2pOyPtmFMOatwGPe
8CtKdtD43pX5123ZctL+tgAHP3qryuD2WLszPUYIZBNfjg9WIwACzzkPlSK7KvbKnomilBo/SnHX
JJFDIeHJy/sVWrlSvtWquz3XkZfwbmCt1evxAHceWuOH5dD1zSZI2tnpjmy+m7++IFTciSr4y9NK
8qedEKTpn8DFxtCm19wh0JYd1t8ju937dYagQcKx17MMI7mn8neLPD1Y3aPN9a8879+nI0hB9aD2
hfKGPY8iOlWBaVV4O52wMW9oFUFACD5r9/Etf9P6VXH1meWC7ph/LH/GomCismpcSiQtaCH0u+0l
FHfyfTX3BmtJW5V0iYcv97yHRXLlvjvhE/EJfAF6+2bwWtkwZxwpi9HPZgl2bRyGq9oo7iYl7L0B
DQ2Yl1g/zN0cZFHGqJmgQAn1vMjob3KDaD1yc14EfKBJSD0oe9JVi2zW+3AtMl/w708bPjl7EW51
Pz/sNk2FmrGYMZFnKruXMunIRr/HOu11vvUbYDAcCaVoXNt9hAe7p58ixLqHW+820nYX6ATeruFD
Q6vXzNtzfRUl5jO5vG/RO+VZj033M8PYqilnLIw4xvelEXZPUCN8P+C9+PmcCYb7TdKRR6BMgE9Y
ylKZMWkgOWk+KJlU69p9c+yMiWKx2MXeqDQCNyKvve+KYQI0AnNsh8woHZVAhpgBxUQMDFduvESz
ryQjGUXiZloTiAT/RW1UZZywWb9vmhEyaZNO1IY6SS01qytDvU0C+obv9vciUZXhZX1haiUnB1Hm
KU00Rp2zCytYRptG3w4atRBZz3C0+M5ci91ioiJLK6vv4gXWnExV8Af2EFZ+oKZp027Ui3OxhmR0
xZRhskK8XRH3OefJjxbLZ56Ff/QwaQKCNOd9L8jCFGrDRDq8b1Y4+3txlAYrX9E5d5r7rixI1fkf
qr6VVyBAkjZVrPQFansunfyZhxiauwAKO3VrrafRydnMtqQRcsJddg5nrhDWEWubEWgzUT/6R3hb
ye7+bgdKavGJ7ZNaU8L8EJlkMQlqgZxeV5l0gL9+Nh17X+4PUuqJqZn4sXFVlhXl0XAAUAc7wKW9
svxTSN83T1xRtYs1yC3UUGoJYt0N3HQVeMyxPiLrmxf8KPxD8tdQhhs6nPET4d4S+qTRxuOo/eIR
Gex+e264RQLUcH+vyTwRECNxjjFQFNQ95OjNq0O0V8uf9bZDC4xabGENRRDl0MOfgm3PVOKccEXZ
pSyvLqNTdoN2YbYxN84M55NrK0p6F57pZEeTfOsCodd1uKFi6HQijYZ9I+v37NyARlmGzFWKxWj5
El0SqAJIXHAA5rKjZs0CsfzZwvbnsCZeW0y8voOQiHTPtUEtlUTGvg89gUSh1BBi5NHP8GECleRb
mOTkYLmKnuC2MNfMbmT9oHpkmwy1IKvPJrqMgf1BKY8vM8qgnk/RPq0NzLWKrJQ76j5GH5B+lR6/
/8g1j6TfbKtSiiz+UCB0tfOZuWjCLAVMaYHb1l4D8z/Lwl/DqIO0g679fKgtTbAUNvWTeD5PTPff
alWHvijVO6n1GOJMObfxt4iG7Z5HhSVpYZ2XkMJEW6HgQyMnZ9tKmHIzXr96muMqBM7qvq2GfRiJ
rRuaNcw6HVNzhJOcj774bfgows9zjoUiUEY8WT104ph9GnWprsbWnD7iMrpNkvJhFyCxWrVwi4gR
t57KaEtzsIeyilVEdHSSMznUHKgwaF9j6K8uQJ0+eXQ5iInoa22ZfApxDUGYu5JiWTXtD+xxrk8H
ZBCdixDuKBWYxSgv/pT4av31dlLoCSS+OthDUuPZWy4uZVH6VInLlLoPfkIHkdMzH0+GLmiX2XDo
cQv23+evN3EYzCAnx1v70xGJvQmBN/BHs/V3gffDnej+K9REP66Zs+xyS9Y8bjGv3bEyyhQml+Oy
z+ASecNzqRjeJq+InNNggT6Hd4dXX/l7K6TWXETjh+nm8Nhnj2a/bKao+K4JIhNkcJgS0EL2kdGm
uybShy1UOMvAEYBoFgLyfK7OTiY2VEL9eYORJr9trIX0xEpLY7qmSgFYBADMQbfb/TZI9nv0sOuN
64cwbePYAbw/3XJH0GhWANvecHiBUqtUQu6pX3v2aCcKze1YZ7/1bffV0fc8H9iWXJ1ZTLP+vYtS
pvL14xgS7214sy/1Ddf4Fuy1g+ZOaEQxSfzhrM/btLiBRSdiA63nXV8oy6zCJzDwlsYGH3nazfAB
2BRUWU+2lqaBVOUht2b7Q+AqlDNqkjXNTIykw/uOA4UhrPaTSPlT4ryZzqkMv5eTvEaDdFBLXOIE
d7UlrQUK0fXEocJj5FTc4NPLT1XXPaCVf3uYuqk+BFSJRiwSGNwCZEFhrPvK/RxiQJDA2DNYllOH
59sZRIPljEknCpGjGIOwvy+4Pg2ScxfSlxGBekFIS75dmU2LRhPXliR3+e9imoOzPJt9i5bULhI0
yFgpLd+V+vWcMvdZ4Daf6nHKxwahk0oiPp2mI9/tKfBqGMMsYnQPeBWPN6zu/0tMQ4xZOq9W/ids
9trDuBZkzJzNP+hBHwCTI/lq+Io3hfmPtX39BRvGPOSeiHGNoUTuM0r/gF/W59zGDAvSDmqD3Wb8
06oF2m92V5M7tq50R5XlHzPP82EZ3kUC5b1vbjjIA3iRIXXAm0kwWlMOU5yvTRBGHJsKxgHw+Z3z
58EtltGmIQhOVTjIgV9vysVLkkz2CfeL8Rv+mVdt18qIMziKVN62A+1XWxiVb0BJm3JAAxqlUumg
rrG7JwYOuLCCO6eWFTHVy07T4pw7/aBwcCRTwntKzOVi6RfI3NcXGo6tMoW+kS6Ka77B/ncbqR2W
gfUYa7hPlCNm6FinlU/x9tkjDEldVVpStd6cMVBjwut0/XPru1HUcDiu77l2+d28lkf1CK0upWrq
HBtuSoJay/8/KWqGHRB8Pnq3C1tI2f/eMvQxKQgBoOzAb86Yca2i9gel2vyG6xrw/FtSd7svlaXt
o66cl9TmZD1lGz76AxGuBFNtOiiYA+KiRNjYS7GzI7W0Z7dz1a0/zMu3z911CHAarOtNGpZa5zjQ
YczszThUblTRSbXSjFK+456Q3FpDKs2aykgUhvQoImUGyQZbYVf59y3tcLkgGTlJJNqcO5T2Zkpz
CSZksR2l31P+si0vmJRzc+3+zNpZ2No0g7Yo25Yi+ohKngsgFilv3g+qUm0z8oKeaAqal5ySBFyl
ej3LI17mrWgtXE8AqyPW+3n3NjxGafffolaOhBRfUkmjldvxjE2yklETCfWI/aa/LH9Qnl09Z6kU
qAVry8zMv6S/Nn/YMrjxkb7HEgOfsJKVXM8xwVPakRSiOSCgcXPhaPWAQgRW+wyPkVkgtLandYy1
x/ondcdF2p66oINv8mL+yTRvdvahXN0Us+wRIJ+128UHvOHzOU5avypzwbLS9pG6HGe1BTcv8J2H
Fm2HSRCHj45wM188Irnk7Tsi4Aak4q5kdPZhs6X7860XOkpeg3LnpzGiQDtgnwZYX8qfwjQaSdU+
XQyAoNtuU228VMgHyvSSpE9AC/BwfSJ2vXWjXRJ/z0MiExOJTch4pcjQLi3jQikllAY1x0egWPvz
HgwoVnK5Au9wjlsq2Aj6h5c4qh8xpqu0K6sP6LF1hxRN77KiF7xAvUNTsTVvbX7UPCICtB25ywQ/
CDgQSkxDCCzN799CNuNC1s33mOfyWfMJ3R9QtIsUNNZW5Xalg1qzxd7Mg20vkxS7vkDZJjhaznbc
V7ulZTirQ0/a20bdbUp3/PJ+qAHxXHXIVnqg75JIRZLNV3TK3BDg015iXHiTIp/dViX9ohK5obJz
syt7LYzZuGyoHacdTJMKfNic7pyFhE1YqdJapOlZsnUGvmHxf7GrPjSjYNshC55r8mvXyW1mB46J
DMK1QsucFUSzTAm1vSRopHUXDJ6XBdsdDtfrzU0nOu6GBZILg8q6utyZlgsRnI4CSturCPhRaSIo
SEntE1p80cS9lxcSOD7emKvHXkT6nPIIK41S6QiHYQBBm0EbgHuQNcI/vr2b/FMT2Uh6OJoje+91
G4W5M6oNTI0mIUryE3arBLiF6z5uUJYjpOol1f0/sxZdUuc2FX6UpVV82RmpBStqVEcxUU19iUjP
ggoUcLPCJBUybQxNzIEy8gVc6nnoJeKbGnHLgHQ176U2N9kYsn3DXb4bX1j+sP5bkY4cVADW0fQ1
QR8p1AvE36FA44OWmb/br3KhzsQNHS90oE0STHOwy440uBBkWEEbyqYjMX8Gs7V2wMkp39Lngxek
Aicd7mLUfmbN3+vcXD5X4HHcBqAJDVWmflFlkr16g2q9Iv2U5nGZ8KeC6CN9FKG4MgbjxEc/u9Zc
WTG582yHuXnu5Ae5fwaFyXPO2eqiU51WG2uvBcz59KxHjFb2A3YA1oFQHZECug+KBlRugz4Mj5Nd
N5TktvSVoYGGwrIhsgb8A44xC7o0uunG0+Q7lulXaYR4OF/BSv8eB4rmyMh6iatKZX+kokAWAubS
qJ8a9rol+2/0kD68XAZJhv3/Oug6aQJiXrfVksWDRBpjQef0lOa5DsXWei937AvhlqP6mb9wDI25
DHtSK9N8vTQnC1KJbe/8sNi8FVNuUbyl0sFqXSH03AxJnfHNUJgZoeA22j/AgfMYWbi/nAVpMUut
uGoblDEgnRGykK0/zK1dk2EjL+3f2jv2RYGQoBZbl66YVrZ2UaOliI3OAarjEy+X9qjSbNrWKDq+
L4flZqzRFJ+4HxSFB5F8yskuMf4HqatSfOjrhPCn8q7p12lGoJeJHyg1UTeneQB0rkb5JzSCiOV0
OqICDhZgBnbzCbAITKtTGcg17HAtS7Qeq4MCJyh0pEf/R+EBGKDZa+Th45aCP/441bemML9pJ6RG
bBa2Kj9TwCoGZ4Eh5fxwkY8Gog7YOZxq6F/5zZHn7p198v7Nr219Mc7UebUrkIdhzNMH7oexE/6E
hsBndIzVXqsjxUstz8xNntcF+brH5bKYqwCrA/+pUycoBBRkDclDmYPSJ8ITikxXi+dDk/DaGzNN
ccIDKCH3T7KzboauSzHZtSzASpPFPR66M7FxRqLKz2GfDnqO7MGD/pcf7AVAAWHVWuC5JkenM1LY
SLejMtQk3C6//DWDhFyADyN2EHTTvCsSMgwPs/ACvNVuq4+7Zvby+rKJbldwPNyyQOJiEwB2Kyad
U1N5mXzM0LbzJSSZ4POZwMPOtxcDRdNagIsx3und4/E5XIfdiuUlzw66Fvtne1mM9O9jBZThpa0s
/i0ZXre0JXwlq56+MZqTRFgwvP+PW+D1SJPhtHDhQqcPyKRWoP0k60fp4nIDkkF5GLhsw8No1JrI
ONMEG3hft0PfLSrQNVn83WvCIi11AhLnCeEHfqOOzVYUWVqhtLFP/u5cGOXzD0NF99UcPSpunnZ+
zIMTvE/h1Sl1lxG+uO/ZrYzeg8NFs4Po+rNQ9d7eB77GrVPZmmTJNcyftZhZabHOL68ChYEsrO+F
tCVOC0sqSiMhJzZoMLxjxbieqVwJZcaPK/yw/fCQNPQT6i4HRfZ9QYql0a+04Jm2HK2XdgdWi/g6
WzFK9i/dutxvPFxbIA9cUWxb5K4Mb1jb5oOsIz8GMDeAaMmEHf2ykxHVR3buT45sfUft8a9ykx+5
L9A5NRGHsmu+nDLYkqIMfVqZkoqPx+1t7uvnYQRDXXyCV1sdFdTP2PMhf94GATb4FqOE05ZXBIKZ
soGbkadp4r+QJz0LHB6W4Z/03ZJXx2E5nkAPGPeA/FuMVKInXzPd2hIs3rV+dCdeAu4W3VP9j1Hy
R1KXwcwVrY0YXJHBQSMAdq6Kad0a7ym4PMBB+rVI5vvZSKqmCfKIraK2/+g+zHlhgX+0TCV6DmWQ
aA/zqdF+E+T1nzmrQYgDKU0NWg4bvxDNBiVJquApMkjxMOhweqdyPaDfi2U7tSV/MxD+9Ln5Daeb
QHvEvpauvg+ARJT8+F7KqtTHatXJei8p4TSf37MBuGgjWKXaGXE4kfwZDGwpUPZ1XzP2oNkpwvlR
yXw+11Kog0wxlqaO+T3cWKJmkVHgJHpOCPre1DyaKnmwFgcJYoUfViOyQ0l/VfgBmstzOm/1JL30
9Wr+XZNZJWLIq3KgwJV0grfdyUAjxVRND2AOtyGRdbgMbuXysPnXT09SIO/EITR9wwdTU9oBpVXL
jjbFlBWhbqsByAvw6YRf1oSdcrYZS+hS+f0/TS3mboJcRTdTv3XUTf3HCmUxz0+AhuI8gczo8LxT
kpAkfv+Ffkx3jwWF9J/ld70ous6qkaSWouXG0r1Qgfxd8kmhGdRZq3IkS/tGGvLrLXrkatnMHsIV
P8irEhVX+Vo/avQNzjdJ4pq2OMl9Kxs7kca2XsFnbUGDkTLBOdHH2xmAjVfGU2TntQW+qb5Pd7tR
pPWnEw2T1N3I3oriflVTsQ7RGeM6wwZM0uv1BJMiDnkHPEZsXs7Xlty+yB/k/ydHtUOF9mU0MP43
V9F4ymA614FuSjOJuRzHTlJQ0ZfgTbPVb13L91URNVR51gtHiaUeAqYIjW6+nf05WuMYRyWcRpPX
Xu2J3bXZw0YQz5CTrm1WcjZp/Kd5BkEj/w3Ht4MOAvN6op26diZp2Bn0MUEjnYNKS7gAagpOaKu9
qGEdFiKnWwhgCv67lKUtusDJqrpM9A8+ls5AGWKp8Z0knGwVqDpCqp/8gMkk5zpB/d38nCHogeX5
SLD/HlU6vHFEe1vs9HTNGLd7RA9OevdhsKPHqy/TDGp3KgS1bJRjDUBudkfzXxCzo96xXqnH6uKR
Zjv+3Ns+qJtZe9UdDjb8vJ1HAm5oQZlPF7hTThhNSc1ux6BD7buXn85rQ3hOUTS1eNgr0JwLcWtZ
VObqR141t90+BMxUSCVnTRpbhPkUrm/6IeHmXeJ4AQOpkBP8j5vuogvH27if2iuqGbfJXLpFw42T
dYT2GUBN+eXJEOZqZ1zzEOFB0EbAGe51bKRVR3RaFQ78qKM46+xxBiwUqRGcm0BsM8rquF4rGBai
YIpOdlBmZAU8bLF9QyK4bJNfJESSuyeld3qZD1yx4zYuL77sspJZL9MxRKnzcM53s5xYrCWuonz7
iEi8fyuBCwThEqhY001m5aKKatHhNBYZExygtgRZO2nbaow1vBxybkcKmpyJ+4guAXDQ5lvt7f/w
EhwI0JS6yEmAWe1PVTwVGi8A6vx27RDvhn+/F9zrGr/YTTU+c0tNfTollj/+YqYg9c9mfdAEZEI4
fg7c7uJgilSiX/JmPnsNbzXZdH3u1EjBPnt1udlWszC9pKnYYNoPXlYrWqkkoCL5RrJpcAIYzbcl
Qkzk3Xnj9qgqkPEbyfTUqn5Om+lXGUcYWXMtdvV/PH8hssqQoSVHbZHVnPhiMxTw7LwAt+oHidR2
XnV+lUSaw2Pe4G4LGUmYDHdy6fd5NJF07tjwakzuRSUiTtr3uibw/qkD3BIQcbk+KWLEgO8bnelY
mik3ZkQg8pTVh7MixO4n69nz0GLWZJoL+GpeYia2HjlmLwEuQKDhryCqDTz/4QcC7riYzYaHcupD
E4Jl9RTBEuXKfVrGI9Q3we8Kzu/OojUuDGISAEeqo1m/cLK6qGaFa4c8j4Ij8LZGEUDi5ezBJoZ5
PNYAzGc0I3jsoow2aVrH/49iQr8bjz6VJh7Nvfwgg0eqBOAl8YJhC0nO9MIXPus0Wkh+2/53xomR
gvbvLfuVFznv2eOs5MqtorCFk31oKaqchf5TjJuiwMKZ+xyOYArOLBZ+26SLVlHc1fcOvNBTGX8z
cremIbVhFyf7nu55pe8vS+6luc1+DOBymRQHdjMcSos5TSCHbuiZ2V0kvDVs5UVB7QFurmj7Rt9c
Jw3CHKbg/p4gO+7/AuScOEzcbnAITSJZIzvRcQIgo+7e6CUi8SWc09RLIIYofcfzXoGjQAmR+5/8
Czzg9MmAF0QMgTZMfXIXUqtwaUgsyenLYgDBV/5JrraakVBmRfpbfYRrkm76Ln4m/lIwbAjGVCQt
dlqR8tF9ZCMIbMSkieSxyDIOkeZ3K7PW8LXXidZTIWrxtdDOM532Gd6xDiQDUe5bag8p1kK7JgBa
m9YilEz5TyQXZkosR4elusjWAWV16s43E2HZD6Wdz75dmpZcReiGHFgXEVewoMXvDcOs+p0iCS8m
DTKBxQ6DOnqg5hw1ppnOlVE50aw8S+ctZf1LYLilPTnQnw73VNYPiE5VN3dfdMSAyhw8fn4mcsIx
qRKhqDP7H2RFd6zOavW3xjVSFcy5RBDkYNWKvGpeOydOz1CaArKUYvobE4aS5nCE7Up5wUdTgrhi
XhvuD1SCjhhxYq2Txe6cALbkPZL/BmWxuNt+qhuz7JR6D3DkOtRL7cl2iObAJQ/Pv4gE1nfhjD4S
W7Jo5QiPmNm7fWc7yndH7dMam/n4/7RaCL3MB8Uuf1NSaOq/yFlR4pMFeWNfomo0OvCLNYOEu8Xs
PCEn7TE1OmhLw3FbcqBmvZ6vrJM1C7CYtf2Y8+eXNV+cD/Scb3yQYKTDK9NYQWN8HaJNBawWD4dK
xHR2IMejdWcobtPuUACjiIK0o3rlLma/KEqXdViWnZNQuH3pPzkLyiaPWmrZCEDf4hvXkhxBM2Ky
8CivzBQOgYt2/3RcZptUCFS7ZI79q9DSlko/DOVVxmUOD5HK25sQKGlZhK5kkFn5cYkEcN8NHPuP
1XuGPskyDz9Y6Y2UeLKTkLu717bWOeZ1/DoLq2r9LaJIrzdAPWWW+dQyFqOXK+92DwrfuTiOrbCv
cFpKZJ62rLwJiog0r+6S3aZ9tWZM+W2gU6UOLKlpag3mOUnqUe7jMq0LmSTt8IdtJCLJnThGAWPw
/Iw95WzYNQh94ky9NrS9MbjIgsSNRXssjbwGEUK6i8vD6iaNEM/EWcMhYwWihCiyzVEEX5Y7GdLG
Pm9SHiNkaZMOLJvBAgMT92xhuXud72B6njpNqcsrf49WJ8/gwrqKP7HQE2AK4j1HyAq91MRcbQxJ
MvakLmhNAXvdwMQdffujxOw5BPadRgd3YZyP2GjEmfOiOATtrFcMuZR6NOQ1Ldk1c/SzVh2i3gkL
DlKwzaCk2uZJkdi6mLE0HkFv8WCSwdeAhr650+2p23909smrcfVDFFWq2FH1F6S353JFA3bK8wJE
Lf0GoOW5sm/3QIVEB1fdCbnwURyTe1DnD0w3TtX77XoxDJyfa2glJyGx1dWcHev68pS6KQ606iUY
9VlF5KtF581Wtuv11Sj/UXdHFmQTH8VIWL1UrCbOAMXQpq4tq3sqorF+i+jgLJ1ljelIs7LTCe6u
RPxsop1a+0EAaqJqr8peJ4I0SP/5in6mDz9NZaKsVJFjli5sGpzONv+iPmniUFYTTQfnqofkXExg
04YA9EcvP7hKPhuFWFfVp9SJA58qnEd8S/s/WxTygfsam1gt+8mj8Eo47Hddt2PxPuSg8iGTX5G/
ztkxrldMwkeclF/H5b7PRfVtdBBlUNaCuseSkDu5s1d7t7TFsh899/yDWwg1SYe5awhM2LPj0JC+
COZ//pMrxrJvqpuqGecq7pyLAn7dhFPv7LMJlZMF02yF/Y0Dn0IZ3pm1Kq2YhOs6cNt4A9QE5Frg
KOvK/5HHgwQE4KEmcnLqXVkuWFk8mo+3FkRrkE75PSLksz2uObeZR3qdU2FPE2oKwqjLy6s4b7aI
Z4u10Q9cTXCxKhR5uy+yrwUi3Kr1meuI2pY+hHCub+VJDheHCunpIuSBoURlybcJ7dLnAEAM71R/
7Jknnvl6zNuKva/Spx0VeoB8clwYH4QyOqjsCm6d/Bz7skplVsiPqkqHA0+Sf/kBDPHt3sjCj9q0
b1KiwNNX/1JghnGDBji0FKbDAtpJKPBa19KRKQhO+3hY0YsCW2wvMTSJC9s4KizDVPWZY32o5WtX
GK7ALsloASBCWCN1zy6lwi/eJbVcog45i1kCRgkHTnkhU3ejlCaHcRM1CGHt1QQn5N3H1xTSElFL
FfDC1vnZIe39HBe0k7JImyii07CxaERjVeWzCesRaA8bV+5/XkEmDuJ9usv5WlsohF/4Sc35t4r4
KjEAhcI2ap2twf1VX7NQZAYI9s49Og3Iyrk0ekfmLfKR0Ww9C8MwbHz+bKR6otMoyIMNvATCWGli
RKybs7cRYouDQPGCO9Mmct1hvFavh3vQ67vsVHpxzhuHC5oScKgwSavrBcNPQDIXHBCU3dnsxpsh
hMTa6ZyyZdUWytFxOSDdzwT8O5DD3W2rUczPxp0IjaPAICnkCi5qFLypLes7PaQ+MMoeDkUnfkMV
Z4lk96xrQQiuBOdOl4edDRYqbYoXlhoX5InXTnh+RkfCS/OBBF95sNaWSSjOmCai3htYU8Qt7yIl
RbWYsCUG+FiPFYia8Qm/QKT+YJu5JlGHI/HQYxGwmvzG++GE3i8bckPerrOtdf9uT5ikcoQKvR4O
UIZozrMIP/JXrQ+F82+OuHNdntf9xppm7XGND3OLT0Xvvm9zr7j5IHHMbsQFm/SaOyLTIKI1nWxB
Ot9BX2mByCETx3ksESVKZEAWzpJWOAXSsayPBIMth998ojpzrQ8vINCbH/RglQp/VQmOpZQ/18ru
AmvVorTQyGkz718I4DXKzG2mfW5nvuHQHRlfUS2XdiZWj4B4n1cuCjq194dNqApXsVEhOZVvvG4G
0nTLHDJG97dpI6nAu3gNFkVhczxStcqoL5N65PYxpJQbRWr4KPve207Tgi7pGRbsz7IaIyOPOATB
9jzNz+q048J5KaxQZ/CbY02dzJ2ybP5RrAleM2QFtTogwWD8BYi63+3hpgglV5qvNVKwlJfDtodg
IBBnGauLnQBPDb+h617L74LMFopG832mXKCsfQRRUp1g02rIPcWbSXTw66hCW57dYbzJZellLBLp
BBf8Zdny5i/1Y/2zUTd5pCvS3kSBvAoPgerXT7YBhxs2GFZbo/a5o6F8sxWjL9Yj7rFUWviCRgaQ
LDaC6dPJyl6MaTkbxrMVCOOV1twCQ3ZDMvqUCkn0bm5oVNzRJeEjE3+s9xctz2/KQkWPPzZlpLQt
iG0NeSwF+pkwn/mYwiCNT38IH2HYs+7crba2AT6C2stAb3X+c9hy75U7JKjpMPrSnBcfL0FAxKYY
+n9Sa7UlcGqy23tbtD+nJ76LF9Vbe0LhbEIY1Od4AyeeF5xPEWa+il52p6UaEX776LXwZo5XEsf3
yU3uofcHDcNRiKnPGV4EkoSxc761hJ6tuiKoHuVIHb59bKbynezsz4z9ZqW8nSjU3a9kq+fENshR
uZgj7HXDAbn8IqXjU1QnZ1sLMnpGIF+ZvS16ao2FYHbXE6LdsdyK1BJalxwXPgHa7GBFZqEHSkMJ
ovCltZiYNORTkpuEsF5ZaqQ7tR9kInYYc6BfRxBhe0l1eK0CH1aFkVFyzIkahdKKaG6v11C9WkgK
CFqvHeNXUuStWtNJ7jFv4W9Vg5JOrRrD8hEFt9y4u2KqvbRqfMuepBPnE1kpNrSCh/I0cqu5f2ex
EJcJ3pVeKPKMQHA7Fxwxe3bkcpm4/llNXS6dMUDbtrKKR+jgZ3cEaLggkNcuvLIgZbIIz/KrY8m4
5FTuD00oZz4UzgVw6AHq+d2K5nkXnl6UFDyZWLfbgGs/F5QrGHaUKbY2UsCL9x+WM71CrNdtXg4p
0NdmZyPswXz9z9iixDQ8mWn6qtPIQ7skiRgPCATYCqQN9bvSGWrEwvK46HLnbbr8BOhLLxt1okd1
VDB/L2wtjxO/2GL5XZc7yRXa7f7ZPQUM2c6cBqVIlxlaaO4O/IDlfgE4+5quhkbaytfSIPnsKqIr
0ITPUI4iqjbV39oq6XQv6hyvixYSKGp3ZfOAZqEqHlI2XXWelyHBgPg7XzANq5HTA+Pe4aRtzi0e
jo/ovNDaqgCpD+ERSfLUfLXZYJZEfY85GSyJJz/CKncLG0U1Fw1qi8wLmVSRpq5O1/L9aQgZtrHy
TnyTHNdaHwpJpaiW01ImwB7R8zs36U14nwLLxRSyf8IpWWluJjRHmPXy09YVRhypNuKalXAq4qzB
aumJ6gbygZJFmUSRhXC3DBR0EuxuL26vcnoi1ot0HahSoI9IYUo5L/rIRSrRk4HGu0pY6UMc3hov
ipxiZzLJXpxuSRlXNX2iHS/CIxI+IWTrDnNnJrq8KeFhAYvU6x6QIIBXulxeG184gKYpr6iz58bl
iFtUEsnvifAliR6go9foup2b5M9nBmea6NMkpIntNvuKLR9Th3UllWtJ+0UjXIp1FwEkihCS80oo
2rX/j+j+hXtf8ZaGfTEB2Vc8dFxhoHtgEMi8C88wDt1H4P+4o9Vh0lg4W0ZCrHMD1uY15xECmB01
qEKNXY+S4BDX0QqVMKSr/8SUXStTXAWj5DPjtxinYcAtydtpmZQ3Ys9CAGCatA197NpsXk8WSQyt
kH6mLpLVh05OheznQGBbJBo6GwobH2mZ9LGCGr7yOVs9pFkuMSPHrsfn3YPUjUm81E9yvjCG3Mp/
/1MtsD5u/ZNY9mqTPBsfE5r8eGk7zqoSC0wgZj52dVhy6G+VUo+2FOW3a3rxAO2D71Cmt4IfGuK6
QIdcNVL8hn5eRkEs1PZ4zL7WeCLbhsBkoNuzlmeWRQNjA9OOcj6KCYlvTQ6Op1e6YnH3UQc8B4Tt
8gjqklBpIpSraYlF8BmPY+KM8yGcabiRh8lxF/dQepzNBrWKEjUsB41qiGGU7/Kj/Wf61ZphCMZz
an5NX3RJeRX96UZ++o4EdFemWCXnJ0pnLrxmCvs6Of75J9X+HsLA+tnAM+a2vLLCX/T3RMdyPg6r
oAXFHGtxxGJfmEAuRgFFQ7knKdmAhJS9LbVTdtugHeG+Md9K2oiPYDXhRu8K6T7lYBR4T7pTtwVZ
wdFC1VOsk6U3NzuJPFzCO5t7Ln2HSABFfFPfaI0pSBAejB3m/q5O/t5zOHeyIBMqhaUY/pG6wF+L
Exq0FhugfmyY978alWNFgzQ1Tpyj52+jDhau9JOOd3hNld1QrlRKc0Zq4cKRzXq+Zm0ys2OsmneN
wO+PKiLmkqB54ergU7sbZ/sQ6VgL8xgwbTPEiny3y1v8WafjB86YGlAoKuNHR8WeBNAgFH/d3b7W
NyisjiwfGbglEedl/IvYBvW6Y/vYXDepuH2C1xyHtalIhQWyG/glZWbl2+pcWOLzQNCJNaAs2wq6
AjGlE2h2hu7c0MEsOD9CHQVoom1H5wt5cGSAWYBTvO7LO+6JioFCZs9flSX/GkNMIYZkqqj1e5HI
MFQtjiqncj/wS8gEahTRyR6ZZWiPFIn/5ZxmkaZh88vwDIMcvDoZGvFJfPM/wGAS1oaWub1ch99j
cpbdSoITrX/p/wrqB6Afw9kODMyQZ6x2JQms2AZ/+Y7C+TMSCemwfzbAwwM4ccwbtrAkg0B1bIBi
eAdbiIRrt5ZjwdZ4RGwIsOcX9XDCRN9t0oEFS0Uft/eyI+VAhBZoyhdk+DSuEfnLi7EeEr09vAu4
NOKrjAA0rlwCBGFBEddWmLgoc12XXgQyzjsgpBYOEHrhQD5wygrIl4TNYedPqJDT1co0zeHBUh9g
syeSmcIiyjQDO1PtX59XmUD9C5MdNltiZttn8552DspzMtBXaLrYz7qUDF5sC/JFhxe/WJCWTGj6
3GpXj9fpoo1xJU5VIWnO2PXnzEqxQDkjRXWsltu6M3vp2zAPNZbNn7AHHjXShnUiVWPet+gyTP9G
Sj+u677zWB+rNVvLDEalvU4zWnBBgNGJj/wt7itigM/KdmcolN6RsxSG52/ZpE7wgx1/pNq308R8
fFo6GyQGArt20x4mK6jUvUsAcF5zWV9jOU1bvlQliV57AQT//1BRg9oLR6br31pqlCn00tN+UEOz
kZFhkjdv/RLoVqwz4PDr760JKJhhElq0UaJRj0C8MLEIzocRZQQK6r3lcuhUOfzGq1612FXUgP/S
uD03WZZevcm5fCeoU3lK0ZCxHR+p43SlGvb2AWwqYvFfbIx/9XeZiDSym42jqQ2wQ2814JOloRQ+
E4it6uV7AbhGaJ3dPMBxtsQCCVSqSLDF91YYOJUjEHXBXgrx0HEMjzNkK0ZTQgX3Vd785gLXj6Mn
SnJtmoFdEqkVrdSltymabBB6bI+tmCkAu9zzNuQvYuz948inEOjJuac0QMZNKMDAeIcLjWYjYTqT
XIO0VvNJkhCIOf29rNNDKEOK4ts7tkuJhAnpkAdprCwlSCd4c52W031Cwhc6kfqfgg6sO5Ns6j61
9wcTmxea1ScqHlzMznusyuWySQtLyEhEmKt+7Lsr9IKL0qkIwnogtJPuTI9pYrKHu3QWHhQspMZV
0dXswp4JFFfb85mFewpv2LaV+7zjPjX+2U/gTIeDB+CPvTZk77jUFlLQlvt+gaL7OY97ExlfDMYK
QqR34nl27BStwaFnr4bABlHEJX8sQpycnnXGuOkxMdQv0ESHQMW6di5Y8W3pAn9JtTh524iQ2SoN
/4qGx2o1+TrWGPedITFMO1yM99S8g4KouRhH6lW3QxnXUj0Lk9Uh0xnguAtCBhcF3qbW16keZF0m
0Xxcs1lvf/D8xlTSSo2huR4kYeJ3vLLvECOWFgwJPAHKEuru5bLdCvvRgGtBf62aY+P2Gx2287zs
PJ9JFtFpWdo27M6D10vqtp1XpB1J1zWTVmn4A7x1iZ5LsSW0dl0zbKirP20WXsV/Gk/abqeyACIG
2NdCuS1FcviZsBKX0Ab3Aa8V2SE0yzn4hm/XCXGRqX2tCNq+8T23jpPLojmFGCIuhpl+VfmEffz1
EakpDxiNz3MYsoMFietlIy8yzyHvDaoCuhuaU8nvlSvdGwMz3qF7MK9HwikgEN8sNG1VAcDdHxId
upIgolc46bJBrEEEpZuc+aHiqmptiWIothvQyyl6Yu+cSzYAFPJmdpUwl+8tAklj4uCZZTuhknaU
XXVnkumOzGoWd+X9mzSFsT+NmetCP/tmZnmmYHRkVzIkuJ6qdr/wphCgygekybHfATjuOQg1E1Tq
IxQ1tyGqeH/dUjMNcGuPKp6eF14WGajs1Ox014yDZz7WgKrcsYXDjMQegALcaYQwLDNn2OXfmUJl
JVjQg/7CBB4dtPDyn8Xfw/Z/sVNfjnbIMzk8mldPzVvokIwkzejWiHZbNQfhXdsOGAng0s5x8i2z
uDIlBgePTs/vpGtAuHK5nl0OGy7g3xNLSukEFXqzfiiZo6brh/Lr1qg9xH8rJnTXl7bc9X5eYlmb
6nyKMQbP96GW4+229CQ0xgkP5vL4cmAe6vL9c0Lcg/pWLIvIiJNCDu1h9dHB3zGtKyi2vaZ+dFgA
X34PG0/oJS6m1sVl3FaQOGAtODIv5qbrQ3kR+HECo9YElvm2vm6Ih018tZPZYV0U8U4lMm+MPpTe
kNXaRzQDFLqrlwz3jy0XJuGicOi6Z82B28diqiwTIycxB65KId2hnS887gF44xACvFMNW6rfso51
y4/Obe9tQqvrb/zPp8iW9gF0eFQVAfuGbCBdh7MaGQZyURUFDSZPjQljEgbwz9SWbD6HRY2JvfbN
WfC7OD2KG44q6RncF+H5F/MMQScbrgk3IVTFfEED1K1duyj13o/RznG3973XAWZjbq9hMxkurIeq
RVNPjyDe9fZJigUzhAxuQiZKeNbN1hbfJHBUPSjnxhCgjmollQkTHs75e6CC5k2lJwQZNRDnBVek
scZFHFU75mxBd0sbf1xn9tvSulJ0HAkWZRxBtjq0rBhhbQzjrTU0+oPoq4qsan8CYfUKiRu9aElL
SKVLLqAVTsLJM1P3M2+V76IjRiERj3lSZhcbVAgqlic6UXS51yi83NXDbh4yFRqwPTp6lwNthDge
yifsmNpkalInVLLwLDKMfezJb0k+Kvra9Pp2lqmYd3lLq9lKsMdqECV2z91v6KZzsnq29zK/9S7u
IIFPkUhiaoR3QehwWF67t6SJpTgJAS9AHsIBfPWkBujbVLYBPu0gYml/Q/tvnouJpvvZxhMfQmUs
IbmSwdsStX5hCHDUdyzeMUkk9/Rozp/2rrGPN0TjgpcgJ6+Jqc2B7ozWVS1ueU9MrdfqfOtok9Du
ytblpvaCZnxzqYDexV2I1slf6TrhSr+VdXRPt3iF1IES7fTFARzTdAdLafIaSOx8JWbekNlnxnAv
HkU6VUhMoeOxuKOhhl7Y0fSSw2TEX4tiobvV78xAnnfIe9iQAROWOJaTBPwWEE/NCoZS3CGoWdGv
V5rs4HyQ97rfyX1N/1HRlIPtJ2J2f0Xd8veGnvaapZ9nMXaZwQe7J4TxhgKOn/1QpqBeNaQMR+Ew
PHHPHXx8nN8CHdaJ1S2XYuUkaz8ivWApioh8fUZ4bpxMN/7IBi9ElXHvfAGP/XulRWqVoEP4YyMn
03vEUk2VZf73VRiwTRTtNaoQBPFeZ9HD9/sJXbKOCzDk3kanXyKEeggC5MMCzQHPvjV7eJW1drQd
eDatBK7WpBpz9SLziXNhQJXyfY77QI+gL5JXU8ZgqnB9eJL6n8ETolWUi00eaXoeIXwZ1JR8XN0k
4FKPkRFnS2+yt3zJwUwXU3gUuuAtAcZDuRzuB/3aHk0CeDrJ3CezlqxBwGM3G9iawPeDx9ajiw3z
wmOiokKi4SnnWIfGCw4SlAMZaBnd0k0QW0B3DFXj5wsu5/ux5ixvNfKPKxA1ElD7p9noTjsj0iIx
YOYCE4VRNpGT/E4pXX2zG+H1JHArSzTIgaTZucARHs/4vTNzGppSLb2RM0lPzGUhecBSTqjcrGTY
Ps9uo6emT7mALBa/KdYNL8VRq1HpPH+zqzxIJBH4UVxN0FeE4JBBbEgQf3jZSu7KJBpANes6YTti
MTAEuHcVmlbqZ6LwsvRvWZ4vFs2c4yX8yQBSWM+p1W9iqcgmot1ryZ770lRe3smxVP7LeUmvT3ua
Q/Wc9VWA9jM9mc7zN89s1h6Xnpv38scW0aM6yfaysPsZPfP1CtLtYLZ9ZN9Vi4E5l40HEN1pWwFI
mvBN13Z2RCBhezXtGK2CSngsjc9MA25MczC9Hg19d33MfxVONxfVIqel1H8RFoik6tao7oijQWso
Uz6ZitAQfTqSVOcplJAxbkFOG0meAxWsS3gplJUZmobgafb6h39IgzruwwZ4mJc+po+aA9xH1PIB
q+9dkaklYELLqJZv728i5TLhaeMf51jcra4KyAx0eM+lGJ5HRzd4TLgHIzSdznC/mtmCqcheCYRj
wHvL515Kkr8CIAORZbCmN52r1+UJfyTs5GjoCD8vEcT1oeeRStaZz+VDG6XYlRcO2J0fUUks161b
q2o6UEf3W0GmlxWK04S4/ZSTNkOXcvi1YnYzc1ibUydEj+N+DqPgCATJPn4ajkCpoJ317f7PXOe3
9C2USBS93LDuA9Ro7/jp4WULUBDWHGnOLfxeCVOh3RAaqnDglw026m+0G3fRTZ0Wrsnnyy5Qk5Ee
aFuquUpmmQDuQHCypUgzaRb9KPenGkK5oo0L92dJEN25g1K9nrEK8UhCUk6fafHo7VKlrUXaZFPB
EDF9uto9uCNXNFA5Gs7Qw1vt0bwbaI4IkQeF9k+BVq3nbB7+cvDABw7NuMilsjYKOqQ8GMQCj/on
Of10phCFGAeXqYJSwyVY5Vu1PxEa/5JppGahVS8RG2BFJOO4Qv1TM9xq+YK9c38b7TnaJCQ5V/U0
zcsX8hgYZGCuYAmvxTUzd3lSvZMLod1sYs7L8LyG8ATAGXvEv3LKVuQdncN2xknb7/T3AZPKhmFo
sgz3qL2rMyQW2cvatmnyXSeu50E4f4xCmPBQ0sWtQR9Ez+GP94+oKBrqUs+UsAKdKKVh3df0EOR2
ME5T8wOTgt92OIhtIaJFCrG596zAzr0+14hyNqnfoXPdBOn3sglcyTgi+MHbPEln7KEsTNKbzOec
QRjAoCsc72n1wRIM3k++hPC0kiUVh4jYDlEx418XqXJDh10XA083we01PXanFniWmyLLxFQDOifO
eMWwQ/6n5LMyc++G7vp007cFhF6A2pSVqkKsVd7hPrOC35Se8uZMPXew8N2cDZTkdQm1wXQWfHh4
QckRWrvYZUdSIkrpVIwVlr0pPIEcWWY4J5fTbsMomYCRFZP9mF94466FJjs1WGTUinea19V2UqbJ
vdxtpIfz87bX356pM10CaZtomvGrjfZclM+T5mzrrqMeSNTnXd7zlrgtsDK/XR3CByxRcQrm5fNr
1fy68+XkwPGUHh2BtumcTR93qtq2DCRdRHc2p6omq6dISHguqwxO3uROSIR6UhUawgzOsJykt8LC
yoBETE7zybiFhOPOgImVyS6QCmyF17HPPj2h4ANh7KygMu8U9c7wFDAnADJ+o6tgPnQPNPK0PxKd
pMofbK7Nr7q+o/QXDMHuRTBeD7NMnnId9UiwxiTp+9SecWF9G0ZDKe62fC6lg1jkxrbarRVrY6cp
shMrdB0jLEfBQ8GSoGIP2L4KXA8tEfmhOGTCR17rO2+NweoBFlUzlC+81pAqDc4xwGjUgG0yGKTF
ynpj+5P89n0qTuqwKifNRZkwG103fZEu9x+SoK8Ei7FmSK9zdiXryCd5pKnGzFRIXFOiahkwCwjT
NsWswgvNUnGHVFXgdRnZJZnRc3F053S1ycXNG0XG3r2HIAyGOisA9ajixMu8skNu6D4ud/Tcs0RO
Rk88aQAr5nX0rOl6fCLN+lpvrVnnNFhLK093peGym+Fg0b4Id4n+pTVh26tjgb2ErUeWS6U4QZ0K
PgEX4QtudSSFl7kvCFmxKZ/dIeWDwD/tix0QPykPjB9E3QBrvMfGdPyvbK1rOkzW9oKsho3pq5MB
+xqmyy3AyOJ3GfVAe5Ne+kgb9aLHwTgJuPngzsOhDdd2tRcMkayD53P8LI8hPa8AfyNmxQn0yl+E
oliEtBYBw7a5+JwflCgfBByq/95H1Se0baC4ImwBkzf+xrq4ktIzQd4h4BFILDo07Ubn0J3WT6yA
9ptjUgkjrBsFsTyJ/SE7FYUvkohkyoD4SLvTeWh0x/ScKc9wP7rPnWvRYKeA63j2w9H60F0i0RBs
ZahHXkrmm+UdFRU83QWRisOphDuWSUOcOOQrjDzv6Pp+kP6usgDEi2FA/9eIgMOFS6cJ+3uaUehA
nE40fTSfOxzYUBgR8/7QOsPwR9QSG0cTh322ERloUXblp8BX0UKxfp10PyHc8OcAXN6UJfSpaRyA
PzKHl8MPblYhR7cCoSS2I9FSn2hb/gqFdOI2s65cZEhFBOrqmxCUfmYwdR1HAj0BAJhzr9NMAraf
kOTTYflBGzGEmZ/9E0vPAC3J0fvuONy8LJUQbMKCbIwsfSE/sEoWrfbY+uL5xx93gWHEpct+2t3E
X2C9YePWmSys/eatyiMaDFJj0/RPFCiRbgG05ChIrrIrDp3CQBSIY7SeFbPT/MYWuHM/gyAxcLBs
7AQxKJsW142TG0TBhNbjH62n8fiICAygBqYHJDHQLgCMD9NVVDG86KS8baasG7ayLKiApTr/xX9k
QU5LWMA4pI0YHk8TjBUrgUCz4uXFg9naGUVgwRGAuPKmqJj7CIntIEajnOud7MfQHb9jFmBbuiXa
o3d374C/4sIPqzWtutvkjTpKn7E866WRWvrDeBgMIGSIzvxdTylfvx8ZnGDQ/jRF0aI+Vng3U6Ah
CvyE7gzWiDeUI8JBkwEv1ezme9SNg45XPv4msd+cB0dCqR+96bDzBhG3XKCxPzIf2GffZ+1dmAuS
KpA6tp3oCDbJpBx1dXiERJuxt+jQzC1rx/5BXjHfoQjiFvEbXNWLSWf2mfXxjOBBm2zhvwxOYPoW
tQwGObwZcjJubP9QEUKTv50gp/esAy88toWUze3vd4TauGMzJ0B6JCH9fcJ26OT0kRLNJaSrwta2
p742n25Q3Qy4TToIqS9v5qK8OrvVjYAzojIIt0h8T4ygi+bG7mBokVDYx5RSerjhL4rroZ8CYLgI
bsK6ozcv7uCOqJuuD++tENt3HWt6pGcwHIoMIqNNblrkb4O+Q9AB9NfrKC+UvX0rIhBVx/wQk7VR
a4DXs9P5++8/wxopAoJqX25RioqZBqx9Zn8Lq1zmJ6NPA3rJXWkBDDC17EqvFMncVgs179lH7wIT
kyMz4OHXkJEUhH/ZRynUkwqKIflA5cV8NmQFaITqP9dlIW+8p6SBHWjNCoa6cuB0+Wh83PWR5UY2
bA6i4kFrrAImJn9kkygNIXIgZEW1zt8sMnaqsMMhPwxndCrqA1JFji7hhK6lPoDUujGc0WpEDorE
5vRu3fuxmIV5i6PD9iuNnGxkLe+8JCN+4zhIJ/dgTzsFsCRhakzJDPbULumLhJeYf3l36f6iktuC
jUlUtpd5sL1MVT/DCOVTRdfldma+5nXKbQ9fQvbJvZmo3IZrbn/lO6CZFnaW/80pcAA8x784wCYN
zagnyqSgt9C1yUne5I6ooLT/lOD4YTsj+XPgRxtg+KA0pPqo+z5atafr9SCzZs1Hzeg4UR0WrExr
Tuy5VhDViyOwIQ10wNhQt/gQ/xjXLuExhScTuWGhhQjP1SzWStKPLP72oqjme4T4bn78ik9QSzKY
SMsmSIk4AkpvDyLWXCO9/Kdw7B5/5aPsGkEhUNZ3w6uo+6YbRDqA8i/kEWSctK9iAQ6mcLrLlOgM
P+drXuWv6FNh6JU3F77hjYLXPBDGlMcPMCGqmINVsoRdjpXagNKgs5/0CnfcrX/we8ziltaGlPtC
4lNMf1mnAmaUa2KSo5i/T/opPbggTrxQysiIpdFhGlDgQWNSmWQfCJsTSiI7TOlrhXFqsBFMKdZz
ovF+BfCBHBcDbBouP0NFGy70T5hC0uXD4b0RbGfXo4cAi8dri2IKGNuc/CZIPBctLSKNs+krxqoX
7AuQuyNajHGFZImVqvlTMvuTDkBG6flSBsl+3I15FlE+3rfB0VSCUtmpwzWZPnwVfTUyurx/Sc7D
riRr8+v6aHGamXrCGMemRRtm16Ld3WRVEH+UGBfApDHbDQbfF7YZQchwkHiMZEbLdR4ZmjmwLZ5C
h7rfe8GBwexHX6PWhnDqXp5Rc2pmYD5NWdoyDEQAyZrnkbD75bgYOVYnfWnK+VVFxAKTSEAPScpB
r87UClEBPNhCHkuDNiPiXxfQ+kUKvbLiiowhVqPmKMG5k6X/a0MpKxf1dXeMbdqULObaakHhr5M5
MwEzs0EbuT/8qbhgDk1Ls8k9+S1rVDWcESBNjFPLppR8VU9rAwwAUQ2ny57cfVMWorjkcdkmW6y2
C1ONQjgGt4Zcl4FafcfqXW/OKHx+74VJHm+aIW4gaaoxRxlW3792NgjZJDpQFLBXa7BWyb0G2e3R
Rp0JL4Z2CBgiAIPCdXrIr8zNyrLTTNtNbBCK8dXNbmx1tVqgUz15cB3qlO6Utna05xi5H8r356r0
FhZHHXQIvySm9y/3usb57IyrTPAMDkj52DwfA8LYCohFXmrS2ynHizblzRFBn3LxgMzz4BXNwEad
3Lln3zBddxPjZm4AaHGQhA9I9cqpwESv8LhawaakVoC2kXcJ6SO3j2vvmn68m0uppfT4TcBfRXhh
TztMLod204M1xdNtsQUn2Za5s9O64WwWLeoXUle8U5qOQPNZch6b9FaYCmoBoXEq66quj0lpIx2r
FrrGcD18SQAQco2IXOJntoOvONKa0o7g9hgqfjPQP1V5ITvwyCDcinzSnz3TIgmxyzB9MMq2RxKE
BOvv9dPztyWnxEpy07YEBRALnDwpHH6THbPRNf5moLWMUQbx6WR+SYCXYOJLdS7XQA46yqVKrRgM
x68CROJMO144rbRIoXK1GfPlVgauOFn0g5UqDuk5ekVp81i6m3PmGjnXg+h3b0B622909/S/xCzB
h4lmpZ3y0CrYXEM7/fGuszNd95DVDeyukTEbhDrxrnJ9UdgipZ214cClTIKtX5RFIxRx8nbEh8OY
1fegnX4uLYDc41+cLx0Xw5Pzg7sPtHa1KGJTR2/jiR0QAdTrR0R05tk4vgvAZEHVfCbmKyaK0LeL
kROarwo6cYQE3ZjiXb5bbuQ66XMaZKI4tvlMu+/02Vy2RboL31c2h1vt2kIxU31YjfHR4zxhyKLM
4U/VMZvyB2e9rhDaxfOBvTw/t5ftTUoICRdT9+OSubN7bZSDq8wwM1x1tZrD2CF1cUpAryD6PimH
4JwuozaNDDJcoRfX8T9EgMJ+19W6mBv3/MrhfkSu0v9sNWETgBaksLSS0MWDciQovAXx36hr6jG8
U+WwIHYRcRwihX3YuSuzJ+NiInGmU2n2lxs+IENYHutPXQ72eXdqS7ShMTU8oyXzCZ4arwoxxvPr
nrIn1/2oe82XJNyfaFbm9C/7dnJ2D8K9o9KSFfFb7ZKPgzl6XsDVWSBeKJ8qHQDHSEyTNki+If59
srkgThVMR9GTp390Q4XptValwdliggJ/mmxrf3KM6dz3k2djaiMUxQ6u5NbbWAsX6jiPihX8eDCq
Ecw3EWSCXDKCJu8Py5rDPD3+gB8lRlieFTprgvRoGiZlNgLKcQXtgxtRfNRNe0dpJ5lxv0B9CsHx
s8LyuBpfJEtMU7+VOzXiXwJqT6m5+KLsRnW2sb6VBPFayhbw/zD02mHBQE9bQYoN5SXKXJ17v9xD
uIhZJI7TqGQ0E0yuYWen2lgXpvAJvzvvjapqfcYkS+/F+IJUhayvU5yEgNJWOs8GS2swR3HTA9mQ
ojYJUfRC6NwXEuj4zUtNp2c7h2qyE1WMCdNbZ39mluXQS9366XgiAlCGbmLNo7qkyePpTRl0Nn7z
V2rZeAdRSsrYYmgJN7YAVkUIPLMCUjpokJAlUO/hntuh69EoxJwibdWDwpXyHqyg0XJczwuZ43UM
aiBY0GDUdn+Kq8hl8EwC8YohaXz5hlyU6jNmkqt8GpgSEbnSQWztJ0MzxTUz51afDCgOtFM6SYHo
vVu2RVX4yBjxhzwcwldKqpgrZop9C90cmHI2MKk3bCrdG6oxJw0jYZKFLKEJVo5lYNgI4iaRnF1v
g4ltMjDBaMlx2X6j0WBd0QhTjncpI84SUSJnrRFPFN1H+nsxFtN2j0fqmcDMfQVZgmeXj2W2zx/W
zXynWm9N0ZDNAd8CBzY4Ljy81+ajs6ia/SjgdmEPqJz7YP0Ac6nQNVT2OmZpcQB+Ok9MkNVLWbRv
JVTCIvE7XEHSFxoIg1z2FZbLbfV+RcMsgxzvTe7ENtAk+SxxaxZECDiksGGiHy7bNjd20fmOuWf+
oWaSUhmntdA3GUqNLmjbce07w7Qs299qSjiv0HbUlJIRKDz/7Y+aAc+KaIFPN+4r18xB4Uo3jeYj
8bcQOVjNIYu8VHmi6A1G0P4wGHunIVRdQr7l6aNB4t1U32oEs/CyxlG6cy+4qcjQ/s38peeO0Gca
hfOBYzXMb031Lhfzjl3r9OmFJA3MavrLvk1sHLMoy5weOzeffCGQ3DisXtHv+Gr0habqxI1LTKSV
/wNu/hnUXLxYY8WVq5JrzxJd9mfwyZWFFTCgdAvGEL12B7f4ZndLAFKxeGPLy2XI3HIb5adfIckx
5Kd4X2WILmPSHYhBXYq8sJ+vpSxRYL/pUSLdlcp/lYjcxSyYJH/AMVf+VpfQ2g2gUcTYR2pE/NG9
QbVTU3Om9cbWFRISlUUuxGHq1mrNuS6Yfc5sx3Lb9ftUq3jW+17qsV6DmaQJAjMA2cN52E7EJL93
yMcO0wmcUFUUovQ4kR4SR0Vel+ZD1lv0pGdE0BhHwen7WAlv914B13A8jMtesXVVDaHEYvADlFvR
9iIx7RbtEAPAvQWlk59YdB3NSFCxt1xOg+whlfEKZVaeYsvQAhLThv5lkxDercqI28ZwGgD5X9yi
0z0uM9Q8vm+nxtd9aLHvfhTaAxjWzj5rtrS/J/GnQYt3AXiyMC49zWbg4qlz4CASiNBn0I31lP0F
Mg3MGvn9L/aEwPM2Rfk+sSSckpM4+kJVQTuZ74qOrpdX5DEipeJG95cuVRmgY1mSKQ4qOi+bicZ4
3bGUvj2qAoOnEWI/xJgmenezjVW1SQ7AYswsubSietRp0/piWxPZVDd62h+YVok7BRhds6y2JuQU
qq2lWmMtl0R4FUFBRD3B5WZcNi7+ECgTp7k+Py1Hk8nUGXC2cjr7Vkm1ZxlsZTpCPspNHZbQiVs5
Np5+/gqIj3fMpzycZtnjMwzRwRe/cEZtR8S5aQOIHmraFQXdE4aqIzAQqeUGoN/69IK3+wst7IP1
KILSFm2TH1cVKNsfTgfnNNVyFe2wTrCJa81WXI6pmlJVDC23CUfdlGvDdgoCCTcRaaApARAEqtuA
bPsIq/lBfFVZ3O6BQ49NrVhoDx7JYfhRX89s3xP5Svq91pCeDlX7lCaVXHwRwZ5718e2oirVxT5V
UXg1GESC4as6Nm2QAD/AUuIo6dVTFrooX5BA8bWj5DIHqLgbJ11/jOVk5IsMgvCmEdt+dkUM0IIU
4cBlbpWNylltQq/dBdAq3usJKrAa/t0Dpuzzcboq1KPYE7gJGYDPHoQKG93WCdIoc9WrmkIgTKq2
QJgcNwI+gqqwAcPOwEqsaDc9dEylC6TWrGG5FoP16ywqEN1mD9Y2p8PszQF4PapUJu8l67uSEdCE
Hhw1k9ROVdkmDWysIp0uD2iULfXn5AZYDMxDzLH8Nt559ywDpwbxFZ/ihU0gPUzuXbX5tbR19iw5
mGG0S+wj7NrLS77rPyCdj+N98o/WC8hiWRIjpNSvY86UwXcmYx6wCecQ+qTeFCCWOMTgDlThR/d3
9esXMxMbpmK+VoeOZM+EeO9q/Sbph2r60dlQG+NDWFt3l+ieoAQ/kGuBcAxhOLWEbqMFLAwCglPw
KvtXgpmLF/cAZVcHGVt/JpIBu4QiLehZhihTgsuvYUpZgsXCQZmeUIhZWpgfXOCBgEPp12jcXN4c
H9rGASawNvifJY1s1pVMdvq5yh45+FUP8OQhfCOEMuVaf8BXWsvjwTwdljxfPiMBGAtMk6pg1GeP
S3GI5nMDKHg52jOsJstw1KSn9z5zCokR0pQvhbPWxuyXI9J2I1W7up0Z7jwzdeOtkztNvaLjFfez
FclTrH4FSszcG7JPJ5PlKS5QKHuDgZkW1UpA5WfYVuJaKZY3La0pHfbLx89bcL0xoRlm2wXziD+H
Ikc4eRhIKmH4p5/V4lzJ5h171JtFviXnJvDKlL8UGXaZM6iTskLmtk8tftHStNP7kD+MVetvmgPz
EHZto5XO04WeUW4bHBYuc06fn6HfC+Lja7up+EjgR7ySfWxY0C6oqESQP8VFwziGs6fY9puoNOIE
pZ2YcsUxeNE81wQLiYwvs0aPLw+3IsbacLx7DnFMWAvMSzOphgphEiu9vZ5SPZGeQhuHByHT7dG+
8DN/lTZw9iAL3iHvH4fEq7B1UJ3/AllpnmpZQQ+ErtFKuS6+lYwSb4zN9UQh/Nex7cbeTxXLj6VW
DL4MPb/pdK+NA5ssk2g8E4UVerAa1P66ODCjgBo4UvVj26JmqnaosIY8sdo+SK2L+4sVewYzDyKr
OVYoYxk9xtVyN5TpD3DzGCcP2trKvx31o4l9jZBxbd1tiFxmeyfGYHZHEnCs6BB2GvrjzxgAvFKi
tE4lBVvT1UYhKI59KwsWbotWA7eCQBZsmCwJ6t0ZK8uyfwKxnV1XmXAUAVMUq33j0ri8umJyxH6+
TNoYrGob9pLSyLaH3r5wAQU5CcnlrBcYMhFP49Yz2UqDp4c2vcd9LT5ampyCJUPraadYkDaf1cja
a5M1BjmqTp+Vd3rTyc21hK5VFrYH/bqkOiOaoVL0kKQZkKhqE9UCLHDiPD5TT+HE+APz0AiY68/D
E5B7NvfwBtrIxi2ZGjYtCbNdQebbZQPamUrYCc08yLXiUTqwhM9tsXz2125vOY5tWLcPpFrUWiIs
p4nWDyWPFgE0ixmhkR1/1KEfdaZ5qHJla05co16nIpc7tTBN7UyUPSL/d5PHaao1q+bA8rZkHegj
rUwWTlwMUTmAlBI6MwRZJKxtK/bYWut60C63e2pBrRcU5Is7GDV9NAknGWMAwZ0aW7RdwF7KUjmh
tR6Hr2+LQHkRyn5qpPv5B9kjuRHofrhiFewHAQY5qN6bbtM6OnHW7yZQObarirwTTzKpVg/o7RG9
orm23Vy2w09lzJtaQ2AMfJSMQ6Qse5Rc3yxB3gGIGSqrNyYhaQUPnH2+gNWkwZwFqCxh5tSIlELv
eoy6WVL8KezHiRGox+Kll5Z53zWd1OQn4r/vT5VH04EAnvCRZESGBrfFHa3ERZ+/QafwurQajCOc
TM4fS4Rifi/jmKn1BVaWBGCqNC6v9disN3rHLxYNnOVQtvkYupW8Y3OqsIvJiRsIRJoNuxGFMwzD
VNevGCrGObpz1+dT/ypQvwi1Jj+zTbyRDD4Cxd4eltPbbgJEicKZp65PpgToUECAJT1wdwz9CLF/
UJIbHQ7f8XDirlb3Ms/fjpD6bSeCA7b7KHXXW8ynRfSnEegvaHfXBPqPQteECEV/YXJ/D+joCXtF
JlRQZedxdDfZv06FdXtN783ADW+tMcE7ADTV6Xbru/l3mnXdMPik/YPeZpJyDKWZD5CjQf4GCoMt
1UdOiDrKt3ELyxm/OAIftyzgFtyDJQ9Rq7mzWZOEoGrRR5NtHrQ1KbU8YMVNVnHY/TTvBh2M5Zho
tRXyYKXVa5lQw0mBzLI/YORNw9JJ+1pJHTf1VzkcKG8TzyfhhCgu0J5EaHFRRc13Saqy97S4VwCN
muugMea9XrPC+J00sliQGvSBCCSaNFWuEgM4ARnYgTt37+Kr4GqpU0/TCp2P3uZ68wpatwxqR598
r+5BDsK64TD/0q1jgupTy4PvljxzH9+c50j7RdGxQC2IJieNfn+ffXTJ85RfJJZzj/IAQ3ztaj8n
gKieWsLLQLpDr8zs99otb9bQrg/YgH1+Owrw/NoQs8i9PXwvJVoKvg3YJbTbK/x85mipWp46tnlg
4f8PD60qdLjg1b+V6sw5vZB/RZia51B/eXhjbH18nzvohNA0kxRv+DO04prSWxDUIKLcPUdvz1J0
Ou+besmWxDC61v6WLwPNo3+Kfmivp/F2U/kR6RV7qBnp7XAJKr5klCyn91ErFuNCgXQ71xm9dyFx
TMGSQ/1Rkk3ibAyid3DMIl9YQsvbRy11hZliZ7ZitM4s9rjw4e8Wcp6YyxJfveXj3DOopQ+nZCo+
pWo3N+/Ikxh3u/PGKg2YaC07Ut/8UjXPk025piABukDzllpmfLNjwcy7rQNxo6jmiJtBplc+30ik
S1wvbMeL4eWDSw8+6xXsobpbdGai10D0U1u5qAiXaedmmZdGahaykcMtZvnjNb/WiYOmXKlSrpd8
C7vXdqJkyhyGD3NZT7QSowaD9WLiTNhi53OW2eiwBHV9yOCqbMcqOC3sItuiepPlcRvM3bOjzjNm
T4i7KYrPFDVaaxdfBIh9kqrYLtjtEOZOKXIvJA7jqAkTW1Keov0hHVq9wfG5xCEifwpBFVwdH/NL
9upF5l8JlsWJr13+ZvI2rAnBYqSekpYf1qMRFqfTVq1Kpi48HIzHngwWXqXUrwukDJM+upWBNs1X
/mcH5BpgCSgO7QvCYXq03czX1dY68ty7vP6kJI0zF6bsA/aimmSwvdBMpXkEIS+kw9Un2LB/PBtS
1LavovTTFGrsGVPoDbjhprqZPHrOTRl37VeUr9S2plwWlQy9V538ZjwiVCabyFDJ243Cv2Zv9f1a
ZNdPeZJYfMmP/pNyMH8/LW/XJBMXITJVUW6k/C96smSKNJUtj4ab53aJzLu7TPTXNts3L8QguN7T
fffkz1htneymFx7jtkb3a7ZO23Otp8j+4tWLZH3KZfK7O01JWBitL2j3xwwiOfrZsuMCP0/uXMzA
1RW8+BvDm9fejL9Ofd8osw3Cfrv/EQMBUm5U+2B/h4nozvQGZavtPk4crlqQE8Dnm35Ri8umzoKa
tu3xkaGA33dB/OaZGjuFHN/FvvFwOD8XG0ugryDmJFe8/K2gkhLBMKDf24+PqT2XRgWbGS/2sifb
SbV2R/ijUwFXktiD5X+vT1+zrzH+V2Rb1KCV62gGSyhhSQPPCgQ7ijs0fqkJBynBLD0KXLNAKqkA
dp36KFb7TkSDngU13ssUyjmwDvLNnTaqqdDz/Wmfnfb3BWSmu4embODHpZh2jOoui3solbHfCAtE
b7T2MKAX5Scq/Q64MQzpOFHoOM00UoschT+BDVPNu2pTr0u98YgeIrpqbpug+Ux05BuzVMJODV6s
sYyOVjdZe7+bYAjk6dSDhSyebKm/j1tackgaWJ0oPHA2o1ROwrfvvMTT6pt81Iwrtp16vUkExBH0
g/u7Ez/BmMqHzyrgVOvTHrPHWD5eIlRV5K5w0AljJfobLRk4UKuKiZ8Pqx3bsvg1S5VjtAKnSu51
meuXWxf84vMJeBJ8/Zac6ez05avVyFhRmFdB/AKmV5Ve3yNHMWGgXSEoRK600Hx5Vgs4HOnOjuYg
vaWHRDrWwLiZ12QZfjRSqmLYeiG///9l53inQNnfJnhelyBcuvdSJGp/Ye89a2tZ7axphxBvmqg9
GsW1nVcbRCrilZhRpkr2fl0MtHw39nPIQ4BX7jv2QVsprpZja+dUQ8DBEWFXOqsYWo6SLhMWI7hi
c3mKZ0Nmzf7Ick96ZQeSi7igEfdAy0YwQMOr0DlpbUQ4bEaHviGJHB8falufirPmrzyS3xmwaaP6
NGFHueJzxay81Q+7d89TnMMl4efNgCHQHHjrey+SLu4WyVEgojA+AyXngEp4IFmrJ/u0++QLmFir
cVuUxxoAqAXZO5plCflu/N8oijvHLe0bnE7ubC42uMHyIzcTg5Qh6tbT7i9G9itf3WMP/jW/2dXM
rsQxfPfXcr8d8XT7FnCR0hMUY1hXskgZO7giMJaZlxgUFGIOYbgRRdxTiTKkyCLWpd5bJkt2tDd4
E1J888JzK0BjQTz4m1bbMRLT+q1UzL+lAJr70GnEq1qzhWNUfLzu7VL5tQNFj+tji+FrhRe1Lxo+
Snr2jTw815QFCO1WzLsROMywcjqga6/085qIa8dEU8FjL2tpmb+H62rY0ySmbZ8zBhkwGz6IEQMx
Wwt84RS5uAtmdYMh/QTQK8AQeYn5Djl4mYLWriXP0du2WBn0YawjoSbD+gWVV4olJOUSqrmnl0Li
wCtuebiABX4sewyyH1QsLeTb5dnkqpwGPi5zFN6tYP+l/sg7MGmpZd5YUIZMDe/Saq8SeJDWlGLc
YNB2D1Q8mfwhHSYCCEb4YNakgch+MqZcbT4jGPuT3fV85fXjMUV7RP5I/hx3+0FjX1CAO4+uvVz/
jJsJKK4ot5vyPHSjnqjmOwrVo2PGqK3Fdmz06Hgf1I3XkR6LA2XYRoOor2WnGoS2pYmvxKdVLeTU
+anWqJCITvd93M9AJ70Q9XFneQnyQPJx0VRgD6qzkreW6gdWUwsgCgMSeIqzy7eUQkcqP9hP7Brp
r8dyanDGu5MfH9Qj1VyqPzhsJKdlFlMjR6ZORc1Xtg/J2VP+Tk+ubTQm8jDu6C0DGpVI6TWzOE8t
vSRYnOcw1xl5/NaJLjxzTNyiBGX1wciq3U1ocZ8CEpcoOE5i/8FWe6NAUmZ9t0DWXurkacDukHK0
lunJJBAKJtBdYmD/QaSli0v0TXlUq+zh2vBWiwArtNTt9NBzg+mZQZwJ29Pnb8zCu46OJSl8r5wK
AggJH7ZuNASrqZYiEPNd8fjeyXc3h/LuDiJgRXjNRE8RXCnbGQwCsZPro4nsHmgu9XdzELOsplhy
k3EYdY9sJqSJG8b3nuw4PxaVgbaehAsT0clNGGGBQQq6Nu47hUr1HWCboLjMI4eMniYeohrdjha0
+tbsVxi9PRDKmEabUEKraRjle+vgpWPxVNljKCgixkFgfbfSUFJIGjJFXRn98/P1qjVPHx/eX0cn
AQL2f01RPq5PeBdQ631lOujYrDovtj/tkmblM+xH7fBszJeyh/lynPav9fKhuoFTnjSvEmPaeaHW
9BHUk0qmPLNGGOV3zYn290RL6bhAfPPbR7YwtplkC13kQMqQUzTyFMSI6/dvxl1df7LAQ81ccsKj
2VvNXFrBupdAx+yufYbheHawHhqoKnOZnKNtvQ3goWCX2zVH8hkCwbj8KnXsHOcNBCQjMyw3+pwC
XETO/w/J9YSQA2Vn8rFlN9moGJgcKNNUqOH3PTd0QjtXha1eXAlMcg6wnmGpyeSCClllDU8w6sdD
wBf2JpaAzA7q1BzuPmaZHXf/+g/vboIdTqSpb5ft3UtN5u0Lb2Ul2FVBRT8FQjIsxqAe5yuu49BW
IAAO+cvrolN38F4OZVIdVkaN/AzxUJIdIrYPRA93xndDG0Qxl+5T5oC3k4JgjpUpq3Wujg3gmDBC
p8w8QYR2zgOYQJYGb/TBcFxHzj/zwnSAxe+23OPXFtly2PnU+dUXR+p/Ff1O09QgI9gW2yPz+DSO
atUyCviItaEpkFltisYkB9C+0QUxdwpig/ooSVpKJ6iDD4NXvIRh9Yswq3MsyJet87Zy/+zuHyiO
SQllx0Hss1y4VdxQW5y7645NrVAfeMdTnO2m5/tknBhMvs7VDMxbAbi/UieGxb9iKLBOk/r/+5H1
aDlrM/8lLEGcjRVhz0QxW4ahq2H0V0w/BRSyRCB3RbGyP+gq06XG9sn46viX1L1TeBc41PUcFaMk
7UPtQDVw0EhempUbu+8VEDaM9ugn0XByoKilN9TEcUkJwVPxxOPGUZOle5nMu3zhd4ZojUrpl99W
V0Gt7wIylbEYPG8VzbILnlYhnoySsmxFCPbHGhbF9XDVprz1Jets8NfxkhEQLLGVtNhh9vZHUKyX
lXLlT4vFmd7JR3zYYCSU08AiNb2E8GfkfbwAmeh5r6RDl5LLDXu3kErEABBvJgUMHVYe6hBKKBxA
tEKf3J4wpJFyIrm2bj19P9Rdhi/lAWnYp2wNFrXotxkWjyUrw6wahluyU8x+1Q90STOdpp7U8YrL
fd9R14D9ZF4kYn1wcRSm/oCnvdW1t8MnvXINXlb+TP4dKzOMB7ud7h6job9mmIQ9mkgi+ycsu9XV
B5dPg0MihTvRgjA87SDmXSK2Bp0qKUenZZgQFhh8JWk4sSVuFkL8OzdsdjJUVBVgrmMWsjiNs+8t
l6OhJYKeFi+ekyOU6MmT+OPW8wxxb1dQckTPebN44WEsLvguIWABvhgOjNa7lLI/u7ZirvIgqak7
SLx0QDKg3xAOLbiHszPxAf8Yb8klw1yFXqglmDAYR0+CcWQlKWPDbRfu+mJXxbMQOMi9SbJCwCdS
8xTmEfpSrpmIN1czmSYuHhX/LOMzOtgHlIGVqOEZczFuXgGz7vHs1iRNvPSfmlOpzy9OHtfVAH2N
m121Pdry2vrEZwhMncrEVkDOwnRw92wOcL1uZXk3nU/JomhtjcT5C8IDNSzl8dtmT11hsoHD7/UD
Kmmszw/L39sTQ63yaKynKhX1r+y12rWeGyiKSKPNFOvibS4b4VMeXbkMomm/aJRfPQ0o44w8jWc9
B9PfH/FNmLv04+rf/Zu+Y7JK2Kui9XoLPKgYMe2K0HNgDUsVYZbeDwCpl7cSsNrZvcT58sQZ2JHf
TWd5/TIxkifpvHTdoZEH+SfOt5ssae9VYccHNQZWemk6izMJ9bQCjS8vTK9PJdoDs+Rvy3BG7sHA
f8g3N1zBQHIog2Q42DZ8cypBpH0wguw5xXKS71ev/Z2dqHGJwkQn/wghhTRT7ae0k+6asJq7CzN5
iS3DTPAAzHbO3jpaNffmsijSOt6nyVUJ4EwPuIx2HFL3GoIxwfoeExO5lbDNFV5vAcvXi8qXnIEn
lazPVrTWkN0gTd2qCL3oXKiQJkwxCIltU76u8RKQi6iPLgE/9cm+Cg6ceYUPi5FNm7gQFgMqJQYz
sa+ZIOneKpBDDsyDHW4sxgJfLkA02PvxoXpVlrWZa8PboVscd8wQDLGWldBBeC/hJbZxr5kRtyeh
B7yy2zDSR6oGFnm5+Ed/vZr5F+FUuowsgMWQQNFVGBrDN03l0Rp5ChZEHao2oLs7PHrHCyEyA2pZ
K7Oaw7LmGUrQNmxNjTQRi+disl1QaPwTLZtWcChY9mbKDG15/heYxixhzhYuG3HqQQkcTVJHCd7C
mYyxfMNZ9I5LnJ2hoZ5/qpgDL/9UrLy1NWzGWv45KNQSVimpl7oq9DjJO8eWvQCXnFFJxaNVNQ4A
6kWXiZfXominO/nQ6m79T3XLWC1VxyDw7i74Rl+17NpjlHeFIobrlBgI32mVzs5F3k8UiLBK/NOb
u9MhbunO2WzCiyCxrzSCtBquri9syawb/tL/XwJWkbllnJcAqIgyaEmyRbGYMxopWxheXtUutu4J
wOqnbbdD/d21nOfSBfbvbXQJvaQE4qPwyt3BThWSCNEQ+oVHGEXZfzEj7B+PEkUJm3YoApkosq1w
NdT4cLZmAB/1YY8XJNP1TCIKIA0dFpcnQ75Z5h6KvJT+S7zNMgv8W6AD7EFf2vMCVrQs0MQvj8cw
sUsxjSsUF2jRXSijdcChcV+cSDfcMlwozdjPdHvvrzeKTsSoWMOBxynmyCAKeSTRapxjAV9AsxaT
Dpi0PuWHnxx4iikAYLUTTr7icq4gbDN5k8IP/fnTXxoJk8xicMEZepDUEEBVFoPGPDqbgjXkb0lC
rLiuPm8+AM96AbaABBblJsR9xkp9bxnaVi4K3860VSwRB0O6zdlb25+LK8G6Dzbrkb6meL5es11l
Jpid8ElbxGaNkQvKrvPpdiZ2HoTZfHzgnDo9DGoYwdY9MBw7P8zwBXxTw1Yu8UU1nUPE4DnEh6Qt
9DFusmKxYfXt+SayKv0AtAkHhb/Tvw5Kk0isAV5+F4a0TAdW8EtbvctHWE+87j8DLMmcM49ORMBY
Jkr9TD9dD/PJvy7OewdChqGfhGeRDRUJPXY5tkBeUFWdEw+Uh8vb6WuUpACRjz2LFGTWOP/DJH59
1gP/vurnwZPZEtlUtB5tQSKeGqAXskpUN0OwrN7ZtpYy4mJz5ZIb5wJe2BrJx226OSDtl8eL4Rn7
2LDC0S2Gy6yL9vIEkBFGyA0BptaDmapPB0a+LmIRaZpB4k1IQSIyWfhOiGTl62yukNJSiRyg43TF
2uslKaq00DEvXwNJKf/IfqT1Qb4FC+rlEU96ZoTuXtwiTZmYNCgUJ2N7I96Nr02pl0pXFi+Rmg/6
nuh43mCj/vsVUlL8s0/P4ZFx7DbA/rfU9HhEcnoydF23ad9GK7H+uYYVvNBW63aHk33HwgTPBEhw
v4GSH2Dhjwx6RFZRqLax2wc53NReDT6DXscA1oc2BB6iVrO5tIzgZNbw0CsGj3BH+tl/2xIPHlN2
gGOymwcqXYHUdkIUIAHU8NaaF55MCbZi58shfBsuppSGbjahAnF5x+hWjVc3Jc+sPk7iTv288kwc
EoGsolicDsdwq7J7RgJWNkkyoy0YAvOcOUsagSRYxCAxXmGfUxjDYzPPBbsRIwdqaqeGLF0S09Qq
21iDvAujv28OqMOrCTM83fc2i8bJopaPmvXbsQ8eN3WCQmwzw0YYQsQ4TaANhFvr1M+drL6/p44r
wEecZagg+pBMW00frstQZ+tC4C0spk3nNVWMgaUkUYBWtvdjjbGWKRNzP9Wp2oRZnIxl4d0ZQ925
aiG7UDWxE/7gtr2lkrrQshjaLmzABonJ+0Kjbj7wJ/8+MAlvi3zdCGnty3f2SFHReJWZ4yIablAV
dIa/KJ3XdXj4cxR7Th0yZujzkT98HIgTM4uWk2fRhcRIRF0UdGa5WX8yZyOT2fVtE2wYarttVsnG
UIKwqhDyfU1G+wlLh0M0asyZQn3NYSnrJ3ZN6UNW+AFxxrZ3tn2CHBqR02Ma0vIbhKQs2SId/Gxj
RyE85xk+RXs+laNR5bXcOMjbE8TEfQYyVq/50Y8HMP+gx6rzR/jQ0a83pi/ZXeqnpWaoW+AjZ2Y+
91Jcay+xk6Vl+Nyp5iyA3MmBq9mAnU64W149FW5pnDW4i3Pt1XhJmXlkRdtLZFDL0dQxNDIK8ki3
JLUWlafK3Rt8ZqbwKsCAboTRD9CiLPrSeybscU+lEGmsaFqm0nAYf4KgK+9FxbtS/aHQLftQWo82
+j4JybnD2P1/MKWmv4lucNtEeu5zme04EYVT/8BKrjzZk6S/LlKH/igwa2Zcjs1fyXR4siaSslUU
zPcSoIJ/Gy0KD+3bDOXieLJjw56ajyWVwO5O9ihqpkzIPlyyqMn2co3ybvkuih8uEHE+on1beR8o
UZJDNH+CoyqUmb4HVXoFelWzfmgHe3qV8E6gjMjICnGcRidtiLoh1jzvty/9/Ve43/yI+saDpoul
Hs1kLmSoW38gAMm9XEAqniCpKyKFlGBroZ4aOYp02e1U6ZE44Kjqwj6seFNNcDfWxML9eBnlEzrc
cfpu7ZkQeQ2LC+mUkPoi+tQKp7eRBXp/ehQml6/0mdPK8xIz8YVKIgVKI0VUM+yVGQZDkFWocqyf
cRmhlGkPFWZH4u3N5hTAS3SlBepkPXwI02DpVS/ZPoCIOtEy68o8rvvhb+Ple1LEvrvkh23dGS8p
F21wnZLtqqqekMfogUCZaco9fhSylLqxYHaCae7kIXYKFsG9+W3BBCy8bTyYOmuL9XYlAbV9W+kw
8Z37myyONm3zN0UzzY1gKfk/2IRyqyM2Ey/oH6MmW1P7jPr7JXKhOrI9hxvQEusGioXxc8ULawdt
cBYeYqiXfTI7PlGgJcXVJB7TGIhgl4wFoKfElrUtchCFh6i3JLIUxe7PHVDfk+J6UspZJJUtjpNq
rR+CQrymrthqOM8M7uj6KySuJG9Kly7MwzX3pSH/naj3VOuTC2g6reHiT/IuCnf1l+MynZ9JGZUU
yWO65uCNtYuu7RrTpLhg/kCjmjBIA8RwVhhpJDvrvKBBud6JetTVUuU//mvS9pLX6BE2C80vxrND
OASM9kCLcAZEQahLvhNRTKVI/S19IE4UveZ5c7OODzvxIhru3ezMxCZ8I10XPjuPWzDE020m61dq
JL96ZB4nQ2c5I4+LL4TKGPV3geZdrR3WCsqWEygq81Z6kWjyjtXzUBCVJ3KDPqE53OHmsdkIztQP
XWGNW1wc/nhd/X+mGW0jBmaH/CAl10eZnroDnPVy2LhfkRv35OBoyx+okuahiWIDpWLNepWHbyVV
z/9OW6tDqHNvRl2BDbR9moRhAgt1QoUIwOOLle1VwmezOVMrNzw1YZ2TJvULcbg2OYskBfTtwzHQ
udgluts7H0pNXRFNkQEyAgu9hxs+fp+BC/Jp0QS/2yN9NGMxJO8gFkTAnzTMlhXOinFtpHIhP+s5
gLg1MyrInIMjAWrFFx3FHNf2NufRRaiqCHfIq4gQyLSTiQMjZss3voSO7oeplIuJeaIw1eAMpWuv
J75QBglWapoVYDXe7w9nThT4AO3UfqBd6oou6+XzUPdHZV5QziJPh8U39of7UF/Cl0ERzE2wEs9f
rCuSUIC+z7tEmC+I41nPpMBLo2kEDPu+jO+TOwMr+7t+xRZtCVAsx+KvVGjvFpnF98Rlnt5igNJo
xYe0Xt7Vq+o8QUepUDNE4w9gpl2kNEUbFKA6zC0bDAX109YoOlqMhFAGhR7AyY5Dn0pvWufgY8ph
3uWvSfHew/MK8V7d/QGpJylCJI4lACSIz7FPx7QaO1Homhx2kZo26JDs1N5WYBTMH6q5skKNpV0M
NmSRSFWnENKWSDGHuI04Zo4MZAdjrs31ZLBddATH/a0jy5TUPqHCUISukqVp/BfJQhzxkhaOHkYI
ygGZIITXyyQoRc1rEYsAxwP2fR8TJ6H88HbOA6RH0/eJsM/Vw9GTvZXY2FN8z9A9lOzRWFGVWUaM
piYPCsFnLhHInx/StVQuXpxW4UdHDQM/KyEq/SMOaMjhAklRy5C6e3t+I+fXV411kp1qy5vQDeT5
fqGV1Ijg3P7lmC+/LQqdg/bofaZdnx/LfZJovQVNAW1+R5I1A5LdHAbLHAgWDN2P/5QRWSuL1mAN
fiYR4LSqAMEB647PpqCSOACKoBQ7VrRH9mBxLej+72OpC9nYpKMFdtIVD3n35KMWUrEcv7jumsoU
Rv8zVggzvvOy6U8UgUwyrmhSWL90ewK6zTowsvyMRQmjFYZB99jEusfSZvtB+jkbEGQKUatwiYyy
FkJBu7tVcH1F9RPgzLWFx52FQl0PbkbMoWoDxk8EKEQHsZ4jFg/iClj94Efpg3syeOC0D1NfIgpp
pLf5+BRqYWaZ0QRb6/zyWxQ9rAsE4bEmphdFKcBIhpO/GO2fJRdfspwhKvYYlgaH0ilCfDT3mxIg
zQxGJ2BfC6fObwfW3iU07QgRp1UlgSr9hDztXYKREBhx+rhPOPilLyHHn0MaQm1r774lA/yh4RA5
9L4POzR/sIbrii9Y5fIUqAuXpxqDJMOYEDTkmQdvYG/PEALZ7Ff0BK/cRavGVfAHNAj4dA0OfoGM
iEC6Nd+/Nm6OBJ8zb60OBXEnyBeFAItMtkqtqKE6KGFdZzMbqd2VTrGIMKtpq+PGqRYJpAURmH4Q
cBoG/pmGHuUGOyo7lkKSipWst4JXd9XDJvMjo79yHk4qTZqcFB8KeEjY8sJsCA9S6Al5IXLEg9Ws
1ZT7wleteVlEiEgEFHzzYugWoaektqEFWgE3vm5K6ktxwXh7Pl6EmrHnugYxIamgXBVY0oNw8IVb
+5ANy05XJ+UAxqCNzzDmY62QLzXLXDooprVusFIdMmMkT6EupMPgYMgw02RT1RDyu/GTq6jdcWEb
EH1q78u0gP0M/I2swO7vKLbdvdk6zZQ/C3UOUiiue712Nrf7qISxFNJ3C+P2ONjGCmFOGKPtj2Ub
rutom6LAjbs5NVXx7zwr6txc8Tx5Yr7BOSU297NXDbx2agocqCRlyb08rvXcxzhUCs8gFyQlPQ3x
Y8MY64ZvYG1ssufkcxfOeIUF2vNykHVkT5Sd8yQ5wFhUF8DZUL/BaJEflgmOAWW6V1s2qLn+p8kJ
OqrSj5E+EcaqoKeSCCo9d+6qoMNMYIxvSv37qqmEjSP73qzgsCY7VRU8Cdjuo7tJz/yexLHNhldi
T0uX87gZMP6mA30G5edmFwn/TqePFwgmXi+lmMPyYHgCCYrLIfydqGz/1EoYecgN+J+FtDl8kejJ
9xKWPSit+Qbhb6h5SRKZajq3VUA8tqd7VmFifFWkFGgzhscNSaX/D7udmDp0qDQMwDk3EgOMlYIo
3lV+zV69DS84h5n8xWHbM9y5ro1uPkIkwTTf/rWGfkf/aOBSKNFGWTlbr4zl69NEk0Z7EPcHVp+8
osV+F25w0215hD+xTJewSIkMH8eKC/YCx4zjUoVNl1QYzPc79eI4HqdRKBt9kw3yu0F6DX21LvBa
szNWecW2tftnKxLQXFQfmtmXBGZ1oOE4sZR78iRBCJ2YFA7SGNM1KEpWqQ3uypefOGxAz7Tjf3Q+
NVYqOHh6Oc1HMJPqtfMMF7ZNmRPhbZczzzp2Q3K3r5NqqZePg8Cx+8cZIbR8fUsAeUvJLrtxot2t
XThOlhwbqh/IPhQ/oSRtr/ZdwhqMHC7S3wc2saUuJimEpAWuLWQijhkGAqOFfWpYcpmQQWpN9PN0
cXWROe5ugFU3FtxLB5RTXHM6vLgVe1hmmpVYFbMplMROuJrRxT/PWCaE8CTurSFlkU2t1i9h+A6m
gtESGiu08fqMNWIady7SKcExNci2ot7hkI6f2SOEEF+ShSiOGGv8pxOPjV9Jb/iBGm9QRj8nX4LE
oIyIGCy6Vlyjc98Fx3l7bYA5YAZLB3/x6ZA4+gJtbMuIvS4i5lxU5bb1f7EmX7+f35DzjktEzAv0
Sj5QGmIIe73L5RIGys+eKtbuWFXoernwHCrl2RnrQjXjHZKuFb95WPnsfxC8AAFYWVmQ1AHJeapF
Ksply43BeOGZbrktsZclvbOSbDMfX3ogWhS0a4J62y+IQL6vXJRnL39MipyJfLgtCPmaDdbSbTuz
+NDN2f2231CdVvtjrdrVTeVRklE8J+knUVr3YZ2Ji6eM4By/n394al3IBB99yMBQKWwYmtRzEqJs
s0a3ULVYM0blZEieJiPdljP6QcLEIIbEzVfLCvSRSIkrQ9y4hgrJK9c2Nu09uHqNrol3V8CTUvYB
qrWlQiBEeuROs5stPpjQGoJEH0ALLGi6B7XBgWJKLZcU1AkpntNNp/ST1zn4j0rCKXMgwxbF8u2f
BmEmDFYQmewuMQ0=
`pragma protect end_protected
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
