#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Mar 24 18:18:16 2022
# Process ID: 19108
# Current directory: F:/jisuanjizuchengyuanli/vivado2.2/lab2_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17012 F:\jisuanjizuchengyuanli\vivado2.2\lab2_2\lab2_2.xpr
# Log file: F:/jisuanjizuchengyuanli/vivado2.2/lab2_2/vivado.log
# Journal file: F:/jisuanjizuchengyuanli/vivado2.2/lab2_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/jisuanjizuchengyuanli/vivado2.2/lab2_2/lab2_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 691.789 ; gain = 71.043
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/jisuanjizuchengyuanli/vivado2.2/lab2_2/lab2_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'F:/jisuanjizuchengyuanli/vivado2.2/lab2_2/lab2_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'block_distribute_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab2_2/lab2_2.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab2_2/lab2_2.sim/sim_1/behav/xsim/block_RAM.coe'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab2_2/lab2_2.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab2_2/lab2_2.sim/sim_1/behav/xsim/distributed_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/jisuanjizuchengyuanli/vivado2.2/lab2_2/lab2_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj block_distribute_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/jisuanjizuchengyuanli/vivado2.2/lab2_2/lab2_2.sim/sim_1/behav/xsim'
"xelab -wto b4faf7878e3e4386be9b224a9f2dfcaf --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L blk_mem_gen_v8_4_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot block_distribute_tb_behav xil_defaultlib.block_distribute_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b4faf7878e3e4386be9b224a9f2dfcaf --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L blk_mem_gen_v8_4_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot block_distribute_tb_behav xil_defaultlib.block_distribute_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/jisuanjizuchengyuanli/vivado2.2/lab2_2/lab2_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "block_distribute_tb_behav -key {Behavioral:sim_1:Functional:block_distribute_tb} -tclbatch {block_distribute_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source block_distribute_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module block_distribute_tb.b1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 80 ns : File "F:/jisuanjizuchengyuanli/vivado2.2/lab2_2/lab2_2.srcs/sim_1/new/block_distribute_tb.v" Line 67
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 750.961 ; gain = 8.137
INFO: [USF-XSim-96] XSim completed. Design snapshot 'block_distribute_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 750.961 ; gain = 8.137
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 767.145 ; gain = 8.180
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 24 19:38:11 2022...
