/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [15:0] _02_;
  wire [4:0] _03_;
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [8:0] celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [5:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [2:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [2:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [5:0] celloutsig_0_30z;
  wire [10:0] celloutsig_0_31z;
  wire [20:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [16:0] celloutsig_0_36z;
  wire [13:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [5:0] celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire [2:0] celloutsig_0_43z;
  wire [9:0] celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire [18:0] celloutsig_0_47z;
  wire [3:0] celloutsig_0_49z;
  wire [18:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_52z;
  wire celloutsig_0_54z;
  wire celloutsig_0_56z;
  wire [3:0] celloutsig_0_57z;
  wire celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire [5:0] celloutsig_0_60z;
  wire [12:0] celloutsig_0_61z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [15:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire [15:0] celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [12:0] celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [7:0] celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_38z = celloutsig_0_29z[1] ? celloutsig_0_30z[5] : celloutsig_0_17z;
  assign celloutsig_0_45z = celloutsig_0_4z[6] ? celloutsig_0_38z : celloutsig_0_28z;
  assign celloutsig_0_56z = celloutsig_0_49z[0] ? celloutsig_0_20z : celloutsig_0_18z;
  assign celloutsig_0_16z = celloutsig_0_11z ? celloutsig_0_6z[2] : celloutsig_0_4z[0];
  assign celloutsig_0_24z = celloutsig_0_21z ? in_data[25] : celloutsig_0_12z;
  assign celloutsig_0_54z = !(in_data[15] ? celloutsig_0_47z[16] : celloutsig_0_15z);
  assign celloutsig_1_18z = !(celloutsig_1_8z[0] ? celloutsig_1_10z[0] : celloutsig_1_14z);
  assign celloutsig_0_8z = !(celloutsig_0_2z ? celloutsig_0_5z : in_data[79]);
  assign celloutsig_0_11z = !(_00_ ? celloutsig_0_4z[11] : celloutsig_0_3z);
  assign celloutsig_0_52z = celloutsig_0_15z | ~(_01_);
  assign celloutsig_0_58z = celloutsig_0_23z[5] | ~(celloutsig_0_57z[3]);
  assign celloutsig_0_2z = celloutsig_0_0z[1] | ~(celloutsig_0_0z[0]);
  assign celloutsig_0_21z = celloutsig_0_3z | ~(celloutsig_0_15z);
  assign celloutsig_0_28z = celloutsig_0_12z | ~(celloutsig_0_14z[0]);
  assign celloutsig_0_3z = celloutsig_0_2z | ~(celloutsig_0_2z);
  assign celloutsig_0_33z = celloutsig_0_5z | celloutsig_0_30z[1];
  assign celloutsig_0_42z = celloutsig_0_1z | celloutsig_0_7z;
  assign celloutsig_1_7z = celloutsig_1_5z[10] | celloutsig_1_5z[3];
  assign celloutsig_1_14z = celloutsig_1_9z[3] | celloutsig_1_5z[6];
  assign celloutsig_0_12z = celloutsig_0_7z | celloutsig_0_9z[3];
  assign celloutsig_0_18z = celloutsig_0_2z | celloutsig_0_8z;
  assign celloutsig_0_50z = celloutsig_0_2z ^ celloutsig_0_19z;
  assign celloutsig_0_5z = celloutsig_0_1z ^ celloutsig_0_2z;
  assign celloutsig_1_0z = in_data[183] ^ in_data[144];
  assign celloutsig_0_26z = celloutsig_0_8z ^ celloutsig_0_19z;
  reg [15:0] _29_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _29_ <= 16'h0000;
    else _29_ <= { in_data[24:15], celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_5z };
  assign { _02_[15:14], _00_, _02_[12:0] } = _29_;
  reg [4:0] _30_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _30_ <= 5'h00;
    else _30_ <= { celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_21z };
  assign { _03_[4:1], _01_ } = _30_;
  assign celloutsig_1_4z = { celloutsig_1_3z[2:0], celloutsig_1_3z } || { in_data[105:104], celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_7z = celloutsig_0_4z[18:5] || { celloutsig_0_4z[15:3], celloutsig_0_2z };
  assign celloutsig_0_20z = { celloutsig_0_9z[5:0], celloutsig_0_7z } || { celloutsig_0_6z[3:2], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_16z, celloutsig_0_18z, celloutsig_0_8z };
  assign celloutsig_0_0z = in_data[4:2] * in_data[95:93];
  assign celloutsig_0_37z = celloutsig_0_9z[14:1] * { celloutsig_0_32z[11:1], celloutsig_0_19z, celloutsig_0_11z, celloutsig_0_2z };
  assign celloutsig_0_4z = in_data[60:42] * { in_data[42:35], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_49z = celloutsig_0_9z[5:2] * celloutsig_0_4z[4:1];
  assign celloutsig_0_57z = celloutsig_0_23z[4:1] * { celloutsig_0_36z[4:2], celloutsig_0_50z };
  assign celloutsig_1_8z = { celloutsig_1_3z[5:2], celloutsig_1_6z } * celloutsig_1_5z[10:3];
  assign celloutsig_0_9z = { in_data[82:76], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_7z } * { celloutsig_0_4z[14:5], celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_23z = { _02_[6:3], celloutsig_0_17z, celloutsig_0_19z } * { celloutsig_0_13z[3:1], celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_19z };
  assign celloutsig_0_27z = { celloutsig_0_23z[3:2], celloutsig_0_1z } * { celloutsig_0_1z, celloutsig_0_26z, celloutsig_0_15z };
  assign celloutsig_0_30z = celloutsig_0_9z[15:10] * { celloutsig_0_7z, celloutsig_0_25z, celloutsig_0_29z, celloutsig_0_25z };
  assign celloutsig_0_36z = - { in_data[43:37], celloutsig_0_13z, celloutsig_0_20z };
  assign celloutsig_0_40z = - celloutsig_0_31z[9:4];
  assign celloutsig_0_47z = - { celloutsig_0_36z[12:0], _03_[4:1], _01_, celloutsig_0_7z };
  assign celloutsig_1_9z = - { in_data[184:181], celloutsig_1_4z, celloutsig_1_7z };
  assign celloutsig_0_13z = - { in_data[19:12], celloutsig_0_3z };
  assign celloutsig_0_14z = - { celloutsig_0_6z[3], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_6z = ~ celloutsig_1_1z[3:0];
  assign celloutsig_0_1z = | { celloutsig_0_0z[2:1], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_15z = | in_data[46:28];
  assign celloutsig_0_17z = | { in_data[94:88], celloutsig_0_8z, celloutsig_0_12z };
  assign celloutsig_1_19z = ^ celloutsig_1_5z[8:5];
  assign celloutsig_0_19z = ^ { celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_16z, celloutsig_0_8z };
  assign celloutsig_0_25z = ^ { _02_[11:2], celloutsig_0_21z, celloutsig_0_2z, celloutsig_0_20z, celloutsig_0_2z, celloutsig_0_19z, _03_[4:1], _01_, celloutsig_0_4z };
  assign celloutsig_0_43z = { celloutsig_0_9z[2:1], celloutsig_0_1z } >> { celloutsig_0_13z[3], celloutsig_0_21z, celloutsig_0_25z };
  assign celloutsig_0_44z = { celloutsig_0_37z[1:0], celloutsig_0_42z, celloutsig_0_40z, celloutsig_0_2z } >> { celloutsig_0_37z[12], celloutsig_0_33z, celloutsig_0_30z, celloutsig_0_19z, celloutsig_0_12z };
  assign celloutsig_1_1z = in_data[133:129] >> { in_data[127:125], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_3z = { celloutsig_1_2z[8:6], celloutsig_1_2z[12], celloutsig_1_2z[10:9] } >> in_data[112:107];
  assign celloutsig_1_5z = { celloutsig_1_2z[14:12], celloutsig_1_2z[12], celloutsig_1_2z[10:6], celloutsig_1_2z[12], celloutsig_1_2z[10:8] } >> { celloutsig_1_2z[14:12], celloutsig_1_2z[12], celloutsig_1_2z[10:6], celloutsig_1_2z[12], celloutsig_1_2z[10:8] };
  assign celloutsig_0_29z = { celloutsig_0_27z[2:1], celloutsig_0_18z } >> { celloutsig_0_6z[2], celloutsig_0_28z, celloutsig_0_3z };
  assign celloutsig_0_6z = { celloutsig_0_0z[2:1], celloutsig_0_3z, celloutsig_0_2z } <<< { celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_60z = { celloutsig_0_50z, celloutsig_0_38z, celloutsig_0_45z, celloutsig_0_58z, celloutsig_0_33z, celloutsig_0_26z } <<< { celloutsig_0_44z[8:5], celloutsig_0_52z, celloutsig_0_12z };
  assign celloutsig_0_61z = { celloutsig_0_9z[13:3], celloutsig_0_20z, celloutsig_0_56z } <<< { celloutsig_0_47z[6:1], celloutsig_0_43z, celloutsig_0_54z, celloutsig_0_43z };
  assign celloutsig_1_10z = { celloutsig_1_2z[10:9], celloutsig_1_0z, celloutsig_1_0z } <<< celloutsig_1_9z[3:0];
  assign celloutsig_0_31z = { _02_[7:4], celloutsig_0_19z, celloutsig_0_24z, celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_18z } <<< { celloutsig_0_13z[3], celloutsig_0_16z, celloutsig_0_28z, celloutsig_0_7z, celloutsig_0_24z, celloutsig_0_5z, celloutsig_0_20z, celloutsig_0_20z, celloutsig_0_18z, celloutsig_0_11z, celloutsig_0_25z };
  assign celloutsig_0_32z = { celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_18z } <<< in_data[89:69];
  assign { celloutsig_1_2z[10:6], celloutsig_1_2z[12], celloutsig_1_2z[15:13] } = ~ { celloutsig_1_1z, celloutsig_1_0z, in_data[142:140] };
  assign _02_[13] = _00_;
  assign _03_[0] = _01_;
  assign { celloutsig_1_2z[11], celloutsig_1_2z[5:0] } = { celloutsig_1_2z[12], celloutsig_1_2z[12], celloutsig_1_2z[10:6] };
  assign { out_data[128], out_data[96], out_data[37:32], out_data[12:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_60z, celloutsig_0_61z };
endmodule
