// Seed: 1413853766
module module_0 (
    output supply0 id_0,
    input wor id_1,
    input tri0 id_2,
    input tri1 id_3,
    input supply0 id_4,
    input uwire id_5,
    input supply0 id_6,
    input tri1 id_7
);
  assign id_0 = id_7;
  nor primCall (id_0, id_4, id_2, id_5, id_1);
  module_2 modCall_1 (
      id_2,
      id_5,
      id_0,
      id_1,
      id_0,
      id_0,
      id_5,
      id_6,
      id_3
  );
  assign modCall_1.id_4 = 0;
endmodule
module module_1 (
    inout supply1 id_0,
    output wor id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0
  );
endmodule
module module_2 (
    input uwire id_0,
    input wire id_1
    , id_10,
    output uwire id_2
    , id_11,
    input wor id_3,
    output supply1 id_4,
    output tri0 id_5,
    input wire id_6,
    input uwire id_7,
    input supply0 id_8
);
  logic id_12;
  ;
endmodule
