--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml async_controller.twx async_controller.ncd -o
async_controller.twr async_controller.pcf

Design file:              async_controller.ncd
Physical constraint file: async_controller.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2016-11-22)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
MemDB<0>    |    0.064(R)|      FAST  |    1.375(R)|      SLOW  |clk_BUFGP         |   0.000|
MemDB<1>    |    0.010(R)|      FAST  |    1.429(R)|      SLOW  |clk_BUFGP         |   0.000|
MemDB<2>    |   -0.021(R)|      FAST  |    1.474(R)|      SLOW  |clk_BUFGP         |   0.000|
MemDB<3>    |    0.014(R)|      FAST  |    1.425(R)|      SLOW  |clk_BUFGP         |   0.000|
MemDB<4>    |   -0.017(R)|      FAST  |    1.470(R)|      SLOW  |clk_BUFGP         |   0.000|
MemDB<5>    |    0.067(R)|      FAST  |    1.372(R)|      SLOW  |clk_BUFGP         |   0.000|
MemDB<6>    |    0.036(R)|      FAST  |    1.417(R)|      SLOW  |clk_BUFGP         |   0.000|
MemDB<7>    |    0.074(R)|      FAST  |    1.365(R)|      SLOW  |clk_BUFGP         |   0.000|
MemDB<8>    |    0.066(R)|      FAST  |    1.373(R)|      SLOW  |clk_BUFGP         |   0.000|
MemDB<9>    |    0.035(R)|      FAST  |    1.418(R)|      SLOW  |clk_BUFGP         |   0.000|
MemDB<10>   |    0.042(R)|      FAST  |    1.411(R)|      SLOW  |clk_BUFGP         |   0.000|
MemDB<11>   |    0.013(R)|      FAST  |    1.426(R)|      SLOW  |clk_BUFGP         |   0.000|
MemDB<12>   |   -0.018(R)|      FAST  |    1.471(R)|      SLOW  |clk_BUFGP         |   0.000|
MemDB<13>   |    0.053(R)|      FAST  |    1.386(R)|      SLOW  |clk_BUFGP         |   0.000|
MemDB<14>   |    0.111(R)|      FAST  |    1.328(R)|      SLOW  |clk_BUFGP         |   0.000|
MemDB<15>   |    0.080(R)|      FAST  |    1.373(R)|      SLOW  |clk_BUFGP         |   0.000|
WE          |    1.816(R)|      SLOW  |   -1.064(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
MemAdr<0>   |         7.678(R)|      SLOW  |         4.261(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdr<1>   |         7.808(R)|      SLOW  |         4.324(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdr<2>   |         7.452(R)|      SLOW  |         4.108(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdr<3>   |         7.551(R)|      SLOW  |         4.177(R)|      FAST  |clk_BUFGP         |   0.000|
MemDB<0>    |        11.598(R)|      SLOW  |         6.640(R)|      FAST  |clk_BUFGP         |   0.000|
MemDB<1>    |        11.075(R)|      SLOW  |         6.299(R)|      FAST  |clk_BUFGP         |   0.000|
MemDB<2>    |        11.075(R)|      SLOW  |         6.299(R)|      FAST  |clk_BUFGP         |   0.000|
MemDB<3>    |        12.609(R)|      SLOW  |         7.319(R)|      FAST  |clk_BUFGP         |   0.000|
MemDB<4>    |        12.743(R)|      SLOW  |         7.408(R)|      FAST  |clk_BUFGP         |   0.000|
MemDB<5>    |        13.072(R)|      SLOW  |         7.660(R)|      FAST  |clk_BUFGP         |   0.000|
MemDB<6>    |        13.072(R)|      SLOW  |         7.660(R)|      FAST  |clk_BUFGP         |   0.000|
MemDB<7>    |        12.659(R)|      SLOW  |         7.347(R)|      FAST  |clk_BUFGP         |   0.000|
MemDB<8>    |        13.257(R)|      SLOW  |         7.766(R)|      FAST  |clk_BUFGP         |   0.000|
MemDB<9>    |        13.257(R)|      SLOW  |         7.766(R)|      FAST  |clk_BUFGP         |   0.000|
MemDB<10>   |        10.808(R)|      SLOW  |         6.108(R)|      FAST  |clk_BUFGP         |   0.000|
MemDB<11>   |        11.025(R)|      SLOW  |         6.261(R)|      FAST  |clk_BUFGP         |   0.000|
MemDB<12>   |        11.025(R)|      SLOW  |         6.261(R)|      FAST  |clk_BUFGP         |   0.000|
MemDB<13>   |        11.366(R)|      SLOW  |         6.487(R)|      FAST  |clk_BUFGP         |   0.000|
MemDB<14>   |        11.805(R)|      SLOW  |         6.824(R)|      FAST  |clk_BUFGP         |   0.000|
MemDB<15>   |        11.805(R)|      SLOW  |         6.824(R)|      FAST  |clk_BUFGP         |   0.000|
MemOE       |         8.942(R)|      SLOW  |         4.914(R)|      FAST  |clk_BUFGP         |   0.000|
MemWR       |         8.726(R)|      SLOW  |         4.911(R)|      FAST  |clk_BUFGP         |   0.000|
RamAdv      |         8.655(R)|      SLOW  |         4.839(R)|      FAST  |clk_BUFGP         |   0.000|
RamCS       |         8.824(R)|      SLOW  |         4.944(R)|      FAST  |clk_BUFGP         |   0.000|
RamClk      |         9.923(R)|      SLOW  |         5.590(R)|      FAST  |clk_BUFGP         |   0.000|
RamLB       |         8.903(R)|      SLOW  |         4.998(R)|      FAST  |clk_BUFGP         |   0.000|
RamUB       |         9.190(R)|      SLOW  |         5.170(R)|      FAST  |clk_BUFGP         |   0.000|
an<0>       |         8.916(R)|      SLOW  |         4.980(R)|      FAST  |clk_BUFGP         |   0.000|
an<1>       |         9.002(R)|      SLOW  |         5.025(R)|      FAST  |clk_BUFGP         |   0.000|
an<2>       |         9.313(R)|      SLOW  |         5.226(R)|      FAST  |clk_BUFGP         |   0.000|
an<3>       |         9.501(R)|      SLOW  |         5.388(R)|      FAST  |clk_BUFGP         |   0.000|
seg<0>      |        12.499(R)|      SLOW  |         5.589(R)|      FAST  |clk_BUFGP         |   0.000|
seg<1>      |        12.592(R)|      SLOW  |         5.599(R)|      FAST  |clk_BUFGP         |   0.000|
seg<2>      |        12.768(R)|      SLOW  |         5.447(R)|      FAST  |clk_BUFGP         |   0.000|
seg<3>      |        12.335(R)|      SLOW  |         5.512(R)|      FAST  |clk_BUFGP         |   0.000|
seg<4>      |        12.388(R)|      SLOW  |         5.598(R)|      FAST  |clk_BUFGP         |   0.000|
seg<5>      |        12.553(R)|      SLOW  |         5.301(R)|      FAST  |clk_BUFGP         |   0.000|
seg<6>      |        12.083(R)|      SLOW  |         5.395(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.609|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
data_write<0>  |MemDB<0>       |    7.305|
data_write<0>  |MemDB<8>       |    7.374|
data_write<1>  |MemDB<1>       |    7.425|
data_write<1>  |MemDB<9>       |    7.087|
data_write<2>  |MemDB<2>       |    7.151|
data_write<2>  |MemDB<10>      |    6.863|
data_write<3>  |MemDB<3>       |    7.162|
data_write<3>  |MemDB<11>      |    7.556|
data_write<4>  |MemDB<4>       |    6.862|
data_write<4>  |MemDB<12>      |    7.247|
data_write<5>  |MemDB<5>       |    7.130|
data_write<5>  |MemDB<13>      |    6.922|
data_write<6>  |MemDB<6>       |    6.815|
data_write<6>  |MemDB<14>      |    6.385|
data_write<7>  |MemDB<7>       |    6.346|
data_write<7>  |MemDB<15>      |    6.940|
---------------+---------------+---------+


Analysis completed Tue Jun  5 08:38:20 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 390 MB



