ARM GAS  /tmp/ccoqQ2vU.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"gpio.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.MX_GPIO_Init,"ax",%progbits
  19              		.align	2
  20              		.global	MX_GPIO_Init
  21              		.thumb
  22              		.thumb_func
  24              	MX_GPIO_Init:
  25              	.LFB63:
  26              		.file 1 "Core/Src/gpio.c"
   1:Core/Src/gpio.c **** /**
   2:Core/Src/gpio.c ****   ******************************************************************************
   3:Core/Src/gpio.c ****   * File Name          : gpio.c
   4:Core/Src/gpio.c ****   * Description        : This file provides code for the configuration
   5:Core/Src/gpio.c ****   *                      of all used GPIO pins.
   6:Core/Src/gpio.c ****   ******************************************************************************
   7:Core/Src/gpio.c ****   * This notice applies to any and all portions of this file
   8:Core/Src/gpio.c ****   * that are not between comment pairs USER CODE BEGIN and
   9:Core/Src/gpio.c ****   * USER CODE END. Other portions of this file, whether 
  10:Core/Src/gpio.c ****   * inserted by the user or by software development tools
  11:Core/Src/gpio.c ****   * are owned by their respective copyright owners.
  12:Core/Src/gpio.c ****   *
  13:Core/Src/gpio.c ****   * Copyright (c) 2018 STMicroelectronics International N.V. 
  14:Core/Src/gpio.c ****   * All rights reserved.
  15:Core/Src/gpio.c ****   *
  16:Core/Src/gpio.c ****   * Redistribution and use in source and binary forms, with or without 
  17:Core/Src/gpio.c ****   * modification, are permitted, provided that the following conditions are met:
  18:Core/Src/gpio.c ****   *
  19:Core/Src/gpio.c ****   * 1. Redistribution of source code must retain the above copyright notice, 
  20:Core/Src/gpio.c ****   *    this list of conditions and the following disclaimer.
  21:Core/Src/gpio.c ****   * 2. Redistributions in binary form must reproduce the above copyright notice,
  22:Core/Src/gpio.c ****   *    this list of conditions and the following disclaimer in the documentation
  23:Core/Src/gpio.c ****   *    and/or other materials provided with the distribution.
  24:Core/Src/gpio.c ****   * 3. Neither the name of STMicroelectronics nor the names of other 
  25:Core/Src/gpio.c ****   *    contributors to this software may be used to endorse or promote products 
  26:Core/Src/gpio.c ****   *    derived from this software without specific written permission.
  27:Core/Src/gpio.c ****   * 4. This software, including modifications and/or derivative works of this 
  28:Core/Src/gpio.c ****   *    software, must execute solely and exclusively on microcontroller or
  29:Core/Src/gpio.c ****   *    microprocessor devices manufactured by or for STMicroelectronics.
  30:Core/Src/gpio.c ****   * 5. Redistribution and use of this software other than as permitted under 
  31:Core/Src/gpio.c ****   *    this license is void and will automatically terminate your rights under 
  32:Core/Src/gpio.c ****   *    this license. 
ARM GAS  /tmp/ccoqQ2vU.s 			page 2


  33:Core/Src/gpio.c ****   *
  34:Core/Src/gpio.c ****   * THIS SOFTWARE IS PROVIDED BY STMICROELECTRONICS AND CONTRIBUTORS "AS IS" 
  35:Core/Src/gpio.c ****   * AND ANY EXPRESS, IMPLIED OR STATUTORY WARRANTIES, INCLUDING, BUT NOT 
  36:Core/Src/gpio.c ****   * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A 
  37:Core/Src/gpio.c ****   * PARTICULAR PURPOSE AND NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY
  38:Core/Src/gpio.c ****   * RIGHTS ARE DISCLAIMED TO THE FULLEST EXTENT PERMITTED BY LAW. IN NO EVENT 
  39:Core/Src/gpio.c ****   * SHALL STMICROELECTRONICS OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
  40:Core/Src/gpio.c ****   * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
  41:Core/Src/gpio.c ****   * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, 
  42:Core/Src/gpio.c ****   * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF 
  43:Core/Src/gpio.c ****   * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING 
  44:Core/Src/gpio.c ****   * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
  45:Core/Src/gpio.c ****   * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  46:Core/Src/gpio.c ****   *
  47:Core/Src/gpio.c ****   ******************************************************************************
  48:Core/Src/gpio.c ****   */
  49:Core/Src/gpio.c **** 
  50:Core/Src/gpio.c **** /* Includes ------------------------------------------------------------------*/
  51:Core/Src/gpio.c **** #include "gpio.h"
  52:Core/Src/gpio.c **** /* USER CODE BEGIN 0 */
  53:Core/Src/gpio.c **** 
  54:Core/Src/gpio.c **** /* USER CODE END 0 */
  55:Core/Src/gpio.c **** 
  56:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  57:Core/Src/gpio.c **** /* Configure GPIO                                                             */
  58:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  59:Core/Src/gpio.c **** /* USER CODE BEGIN 1 */
  60:Core/Src/gpio.c **** 
  61:Core/Src/gpio.c **** /* USER CODE END 1 */
  62:Core/Src/gpio.c **** 
  63:Core/Src/gpio.c **** /** Configure pins as 
  64:Core/Src/gpio.c ****         * Analog 
  65:Core/Src/gpio.c ****         * Input 
  66:Core/Src/gpio.c ****         * Output
  67:Core/Src/gpio.c ****         * EVENT_OUT
  68:Core/Src/gpio.c ****         * EXTI
  69:Core/Src/gpio.c ****         * Free pins are configured automatically as Analog (this feature is enabled through 
  70:Core/Src/gpio.c ****         * the Code Generation settings)
  71:Core/Src/gpio.c **** */
  72:Core/Src/gpio.c **** void MX_GPIO_Init(void)
  73:Core/Src/gpio.c **** {
  27              		.loc 1 73 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 40
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 32
  34              		.cfi_offset 4, -32
  35              		.cfi_offset 5, -28
  36              		.cfi_offset 6, -24
  37              		.cfi_offset 7, -20
  38              		.cfi_offset 8, -16
  39              		.cfi_offset 9, -12
  40              		.cfi_offset 10, -8
  41              		.cfi_offset 14, -4
  42 0004 8AB0     		sub	sp, sp, #40
ARM GAS  /tmp/ccoqQ2vU.s 			page 3


  43              	.LCFI1:
  44              		.cfi_def_cfa_offset 72
  74:Core/Src/gpio.c **** 
  75:Core/Src/gpio.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  45              		.loc 1 75 0
  46 0006 0024     		movs	r4, #0
  47 0008 0694     		str	r4, [sp, #24]
  48 000a 0794     		str	r4, [sp, #28]
  49 000c 0894     		str	r4, [sp, #32]
  50 000e 0994     		str	r4, [sp, #36]
  51              	.LBB2:
  76:Core/Src/gpio.c **** 
  77:Core/Src/gpio.c ****   /* GPIO Ports Clock Enable */
  78:Core/Src/gpio.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
  52              		.loc 1 78 0
  53 0010 4D4B     		ldr	r3, .L3
  54 0012 9A69     		ldr	r2, [r3, #24]
  55 0014 42F04002 		orr	r2, r2, #64
  56 0018 9A61     		str	r2, [r3, #24]
  57 001a 9A69     		ldr	r2, [r3, #24]
  58 001c 02F04002 		and	r2, r2, #64
  59 0020 0192     		str	r2, [sp, #4]
  60 0022 019A     		ldr	r2, [sp, #4]
  61              	.LBE2:
  62              	.LBB3:
  79:Core/Src/gpio.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  63              		.loc 1 79 0
  64 0024 9A69     		ldr	r2, [r3, #24]
  65 0026 42F01002 		orr	r2, r2, #16
  66 002a 9A61     		str	r2, [r3, #24]
  67 002c 9A69     		ldr	r2, [r3, #24]
  68 002e 02F01002 		and	r2, r2, #16
  69 0032 0292     		str	r2, [sp, #8]
  70 0034 029A     		ldr	r2, [sp, #8]
  71              	.LBE3:
  72              	.LBB4:
  80:Core/Src/gpio.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  73              		.loc 1 80 0
  74 0036 9A69     		ldr	r2, [r3, #24]
  75 0038 42F00402 		orr	r2, r2, #4
  76 003c 9A61     		str	r2, [r3, #24]
  77 003e 9A69     		ldr	r2, [r3, #24]
  78 0040 02F00402 		and	r2, r2, #4
  79 0044 0392     		str	r2, [sp, #12]
  80 0046 039A     		ldr	r2, [sp, #12]
  81              	.LBE4:
  82              	.LBB5:
  81:Core/Src/gpio.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  83              		.loc 1 81 0
  84 0048 9A69     		ldr	r2, [r3, #24]
  85 004a 42F00802 		orr	r2, r2, #8
  86 004e 9A61     		str	r2, [r3, #24]
  87 0050 9A69     		ldr	r2, [r3, #24]
  88 0052 02F00802 		and	r2, r2, #8
  89 0056 0492     		str	r2, [sp, #16]
  90 0058 049A     		ldr	r2, [sp, #16]
  91              	.LBE5:
ARM GAS  /tmp/ccoqQ2vU.s 			page 4


  92              	.LBB6:
  82:Core/Src/gpio.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
  93              		.loc 1 82 0
  94 005a 9A69     		ldr	r2, [r3, #24]
  95 005c 42F02002 		orr	r2, r2, #32
  96 0060 9A61     		str	r2, [r3, #24]
  97 0062 9B69     		ldr	r3, [r3, #24]
  98 0064 03F02003 		and	r3, r3, #32
  99 0068 0593     		str	r3, [sp, #20]
 100 006a 059B     		ldr	r3, [sp, #20]
 101              	.LBE6:
  83:Core/Src/gpio.c **** 
  84:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  85:Core/Src/gpio.c ****   HAL_GPIO_WritePin(Light_PWM_GPIO_Port, Light_PWM_Pin, GPIO_PIN_RESET);
 102              		.loc 1 85 0
 103 006c DFF8E4A0 		ldr	r10, .L3+12
 104 0070 5046     		mov	r0, r10
 105 0072 4FF40051 		mov	r1, #8192
 106 0076 2246     		mov	r2, r4
 107 0078 FFF7FEFF 		bl	HAL_GPIO_WritePin
 108              	.LVL0:
  86:Core/Src/gpio.c **** 
  87:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  88:Core/Src/gpio.c ****   HAL_GPIO_WritePin(Led_GPIO_Port, Led_Pin, GPIO_PIN_RESET);
 109              		.loc 1 88 0
 110 007c DFF8D890 		ldr	r9, .L3+16
 111 0080 4846     		mov	r0, r9
 112 0082 2021     		movs	r1, #32
 113 0084 2246     		mov	r2, r4
 114 0086 FFF7FEFF 		bl	HAL_GPIO_WritePin
 115              	.LVL1:
  89:Core/Src/gpio.c **** 
  90:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  91:Core/Src/gpio.c ****   HAL_GPIO_WritePin(Lcd_RST_GPIO_Port, Lcd_RST_Pin, GPIO_PIN_RESET);
 116              		.loc 1 91 0
 117 008a DFF8D080 		ldr	r8, .L3+20
 118 008e 4046     		mov	r0, r8
 119 0090 0221     		movs	r1, #2
 120 0092 2246     		mov	r2, r4
 121 0094 FFF7FEFF 		bl	HAL_GPIO_WritePin
 122              	.LVL2:
  92:Core/Src/gpio.c **** 
  93:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  94:Core/Src/gpio.c ****   HAL_GPIO_WritePin(SST_CS_GPIO_Port, SST_CS_Pin, GPIO_PIN_RESET);
 123              		.loc 1 94 0
 124 0098 2C4F     		ldr	r7, .L3+4
 125 009a 3846     		mov	r0, r7
 126 009c 1021     		movs	r1, #16
 127 009e 2246     		mov	r2, r4
 128 00a0 FFF7FEFF 		bl	HAL_GPIO_WritePin
 129              	.LVL3:
  95:Core/Src/gpio.c **** 
  96:Core/Src/gpio.c ****   /*Configure GPIO pins : PE2 PE3 PE4 PE5 
  97:Core/Src/gpio.c ****                            PE6 PE0 */
  98:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5 
 130              		.loc 1 98 0
 131 00a4 7D23     		movs	r3, #125
ARM GAS  /tmp/ccoqQ2vU.s 			page 5


 132 00a6 0693     		str	r3, [sp, #24]
  99:Core/Src/gpio.c ****                           |GPIO_PIN_6|GPIO_PIN_0;
 100:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 133              		.loc 1 100 0
 134 00a8 0325     		movs	r5, #3
 135 00aa 0795     		str	r5, [sp, #28]
 101:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 136              		.loc 1 101 0
 137 00ac 4046     		mov	r0, r8
 138 00ae 06A9     		add	r1, sp, #24
 139 00b0 FFF7FEFF 		bl	HAL_GPIO_Init
 140              	.LVL4:
 102:Core/Src/gpio.c **** 
 103:Core/Src/gpio.c ****   /*Configure GPIO pins : PC13 PC0 PC1 PC2 
 104:Core/Src/gpio.c ****                            PC3 PC4 PC5 PC6 
 105:Core/Src/gpio.c ****                            PC7 PC8 PC9 PC10 
 106:Core/Src/gpio.c ****                            PC11 PC12 */
 107:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2 
 141              		.loc 1 107 0
 142 00b4 43F6FF73 		movw	r3, #16383
 143 00b8 0693     		str	r3, [sp, #24]
 108:Core/Src/gpio.c ****                           |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6 
 109:Core/Src/gpio.c ****                           |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10 
 110:Core/Src/gpio.c ****                           |GPIO_PIN_11|GPIO_PIN_12;
 111:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 144              		.loc 1 111 0
 145 00ba 0795     		str	r5, [sp, #28]
 112:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 146              		.loc 1 112 0
 147 00bc 2448     		ldr	r0, .L3+8
 148 00be 06A9     		add	r1, sp, #24
 149 00c0 FFF7FEFF 		bl	HAL_GPIO_Init
 150              	.LVL5:
 113:Core/Src/gpio.c **** 
 114:Core/Src/gpio.c ****   /*Configure GPIO pins : PA0 PA1 PA2 PA3 
 115:Core/Src/gpio.c ****                            PA8 PA11 PA12 PA13 
 116:Core/Src/gpio.c ****                            PA14 PA15 */
 117:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 151              		.loc 1 117 0
 152 00c4 4FF60F13 		movw	r3, #63759
 153 00c8 0693     		str	r3, [sp, #24]
 118:Core/Src/gpio.c ****                           |GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13 
 119:Core/Src/gpio.c ****                           |GPIO_PIN_14|GPIO_PIN_15;
 120:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 154              		.loc 1 120 0
 155 00ca 0795     		str	r5, [sp, #28]
 121:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 156              		.loc 1 121 0
 157 00cc 3846     		mov	r0, r7
 158 00ce 06A9     		add	r1, sp, #24
 159 00d0 FFF7FEFF 		bl	HAL_GPIO_Init
 160              	.LVL6:
 122:Core/Src/gpio.c **** 
 123:Core/Src/gpio.c ****   /*Configure GPIO pins : PB0 PB1 PB2 PB10 
 124:Core/Src/gpio.c ****                            PB11 PB12 PB13 PB14 
 125:Core/Src/gpio.c ****                            PB15 PB3 PB4 PB6 
 126:Core/Src/gpio.c ****                            PB7 PB8 PB9 */
ARM GAS  /tmp/ccoqQ2vU.s 			page 6


 127:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10 
 161              		.loc 1 127 0
 162 00d4 4FF6DF73 		movw	r3, #65503
 163 00d8 0693     		str	r3, [sp, #24]
 128:Core/Src/gpio.c ****                           |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14 
 129:Core/Src/gpio.c ****                           |GPIO_PIN_15|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_6 
 130:Core/Src/gpio.c ****                           |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 131:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 164              		.loc 1 131 0
 165 00da 0795     		str	r5, [sp, #28]
 132:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 166              		.loc 1 132 0
 167 00dc 4846     		mov	r0, r9
 168 00de 06A9     		add	r1, sp, #24
 169 00e0 FFF7FEFF 		bl	HAL_GPIO_Init
 170              	.LVL7:
 133:Core/Src/gpio.c **** 
 134:Core/Src/gpio.c ****   /*Configure GPIO pins : PD12 PD2 PD3 PD6 */
 135:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_6;
 171              		.loc 1 135 0
 172 00e4 41F24C03 		movw	r3, #4172
 173 00e8 0693     		str	r3, [sp, #24]
 136:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 174              		.loc 1 136 0
 175 00ea 0795     		str	r5, [sp, #28]
 137:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 176              		.loc 1 137 0
 177 00ec 5046     		mov	r0, r10
 178 00ee 06A9     		add	r1, sp, #24
 179 00f0 FFF7FEFF 		bl	HAL_GPIO_Init
 180              	.LVL8:
 138:Core/Src/gpio.c **** 
 139:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
 140:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = Light_PWM_Pin;
 181              		.loc 1 140 0
 182 00f4 4FF40053 		mov	r3, #8192
 183 00f8 0693     		str	r3, [sp, #24]
 141:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 184              		.loc 1 141 0
 185 00fa 0126     		movs	r6, #1
 186 00fc 0796     		str	r6, [sp, #28]
 142:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 187              		.loc 1 142 0
 188 00fe 0894     		str	r4, [sp, #32]
 143:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 189              		.loc 1 143 0
 190 0100 0995     		str	r5, [sp, #36]
 144:Core/Src/gpio.c ****   HAL_GPIO_Init(Light_PWM_GPIO_Port, &GPIO_InitStruct);
 191              		.loc 1 144 0
 192 0102 5046     		mov	r0, r10
 193 0104 06A9     		add	r1, sp, #24
 194 0106 FFF7FEFF 		bl	HAL_GPIO_Init
 195              	.LVL9:
 145:Core/Src/gpio.c **** 
 146:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
 147:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = Led_Pin;
 196              		.loc 1 147 0
ARM GAS  /tmp/ccoqQ2vU.s 			page 7


 197 010a 2023     		movs	r3, #32
 198 010c 0693     		str	r3, [sp, #24]
 148:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 199              		.loc 1 148 0
 200 010e 0796     		str	r6, [sp, #28]
 149:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 201              		.loc 1 149 0
 202 0110 0894     		str	r4, [sp, #32]
 150:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 203              		.loc 1 150 0
 204 0112 0225     		movs	r5, #2
 205 0114 0995     		str	r5, [sp, #36]
 151:Core/Src/gpio.c ****   HAL_GPIO_Init(Led_GPIO_Port, &GPIO_InitStruct);
 206              		.loc 1 151 0
 207 0116 4846     		mov	r0, r9
 208 0118 06A9     		add	r1, sp, #24
 209 011a FFF7FEFF 		bl	HAL_GPIO_Init
 210              	.LVL10:
 152:Core/Src/gpio.c **** 
 153:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
 154:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = Lcd_RST_Pin;
 211              		.loc 1 154 0
 212 011e 0695     		str	r5, [sp, #24]
 155:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 213              		.loc 1 155 0
 214 0120 0796     		str	r6, [sp, #28]
 156:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 215              		.loc 1 156 0
 216 0122 0894     		str	r4, [sp, #32]
 157:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 217              		.loc 1 157 0
 218 0124 0995     		str	r5, [sp, #36]
 158:Core/Src/gpio.c ****   HAL_GPIO_Init(Lcd_RST_GPIO_Port, &GPIO_InitStruct);
 219              		.loc 1 158 0
 220 0126 4046     		mov	r0, r8
 221 0128 06A9     		add	r1, sp, #24
 222 012a FFF7FEFF 		bl	HAL_GPIO_Init
 223              	.LVL11:
 159:Core/Src/gpio.c **** 
 160:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
 161:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = SST_CS_Pin;
 224              		.loc 1 161 0
 225 012e 1023     		movs	r3, #16
 226 0130 0693     		str	r3, [sp, #24]
 162:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 227              		.loc 1 162 0
 228 0132 0796     		str	r6, [sp, #28]
 163:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 229              		.loc 1 163 0
 230 0134 0894     		str	r4, [sp, #32]
 164:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 231              		.loc 1 164 0
 232 0136 0995     		str	r5, [sp, #36]
 165:Core/Src/gpio.c ****   HAL_GPIO_Init(SST_CS_GPIO_Port, &GPIO_InitStruct);
 233              		.loc 1 165 0
 234 0138 3846     		mov	r0, r7
 235 013a 06A9     		add	r1, sp, #24
ARM GAS  /tmp/ccoqQ2vU.s 			page 8


 236 013c FFF7FEFF 		bl	HAL_GPIO_Init
 237              	.LVL12:
 166:Core/Src/gpio.c **** 
 167:Core/Src/gpio.c **** }
 238              		.loc 1 167 0
 239 0140 0AB0     		add	sp, sp, #40
 240              	.LCFI2:
 241              		.cfi_def_cfa_offset 32
 242              		@ sp needed
 243 0142 BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 244              	.L4:
 245 0146 00BF     		.align	2
 246              	.L3:
 247 0148 00100240 		.word	1073876992
 248 014c 00080140 		.word	1073809408
 249 0150 00100140 		.word	1073811456
 250 0154 00140140 		.word	1073812480
 251 0158 000C0140 		.word	1073810432
 252 015c 00180140 		.word	1073813504
 253              		.cfi_endproc
 254              	.LFE63:
 256              		.text
 257              	.Letext0:
 258              		.file 2 "/opt/gcc-arm-none-eabi-4_9-2015q3/arm-none-eabi/include/machine/_default_types.h"
 259              		.file 3 "/opt/gcc-arm-none-eabi-4_9-2015q3/arm-none-eabi/include/sys/_stdint.h"
 260              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h"
 261              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 262              		.file 6 "Drivers/CMSIS/Include/core_cm3.h"
ARM GAS  /tmp/ccoqQ2vU.s 			page 9


DEFINED SYMBOLS
                            *ABS*:00000000 gpio.c
     /tmp/ccoqQ2vU.s:19     .text.MX_GPIO_Init:00000000 $t
     /tmp/ccoqQ2vU.s:24     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
     /tmp/ccoqQ2vU.s:247    .text.MX_GPIO_Init:00000148 $d
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
