Release 13.4 - xst O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: dbe_demo_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "dbe_demo_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "dbe_demo_top"
Output Format                      : NGC
Target Device                      : xc6vlx240t-1-ff1156

---- Source Options
Top Module Name                    : dbe_demo_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================

INFO:Xst - Part-select index evaluated to out of bound value may lead to incorrect synthesis results; it is recommended not to use them in RTL

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_onewire_master/sockit_owm.v" into library work
Parsing module <sockit_owm>.
Analyzing Verilog file "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_spi/spi_clgen.v" into library work
Parsing verilog file "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_spi/spi_defines.v" included at line 41.
Parsing verilog file "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_spi/timescale.v" included at line 42.
Parsing module <spi_clgen>.
Analyzing Verilog file "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_spi/spi_shift.v" into library work
Parsing verilog file "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_spi/spi_defines.v" included at line 41.
Parsing verilog file "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_spi/timescale.v" included at line 42.
Parsing module <spi_shift>.
Analyzing Verilog file "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_spi/spi_top.v" into library work
Parsing verilog file "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_spi/spi_defines.v" included at line 42.
Parsing verilog file "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_spi/timescale.v" included at line 43.
Parsing module <spi_top>.
Analyzing Verilog file "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v" into library work
Parsing module <lm32_top_full_debug>.
Parsing module <lm32_mc_arithmetic_full_debug>.
Parsing module <lm32_cpu_full_debug>.
Parsing module <lm32_load_store_unit_full_debug>.
Parsing module <lm32_decoder_full_debug>.
Parsing module <lm32_icache_full_debug>.
Parsing module <lm32_dcache_full_debug>.
Parsing module <lm32_debug_full_debug>.
Parsing module <lm32_instruction_unit_full_debug>.
Parsing module <lm32_jtag_full_debug>.
Parsing module <lm32_interrupt_full_debug>.
Parsing module <lm32_top_full>.
Parsing module <lm32_mc_arithmetic_full>.
Parsing module <lm32_cpu_full>.
Parsing module <lm32_load_store_unit_full>.
Parsing module <lm32_decoder_full>.
Parsing module <lm32_icache_full>.
Parsing module <lm32_dcache_full>.
Parsing module <lm32_instruction_unit_full>.
Parsing module <lm32_interrupt_full>.
Parsing module <lm32_top_medium_debug>.
Parsing module <lm32_mc_arithmetic_medium_debug>.
Parsing module <lm32_cpu_medium_debug>.
Parsing module <lm32_load_store_unit_medium_debug>.
Parsing module <lm32_decoder_medium_debug>.
Parsing module <lm32_icache_medium_debug>.
Parsing module <lm32_debug_medium_debug>.
Parsing module <lm32_instruction_unit_medium_debug>.
Parsing module <lm32_jtag_medium_debug>.
Parsing module <lm32_interrupt_medium_debug>.
Parsing module <lm32_top_medium_icache_debug>.
Parsing module <lm32_mc_arithmetic_medium_icache_debug>.
Parsing module <lm32_cpu_medium_icache_debug>.
Parsing module <lm32_load_store_unit_medium_icache_debug>.
Parsing module <lm32_decoder_medium_icache_debug>.
Parsing module <lm32_icache_medium_icache_debug>.
Parsing module <lm32_debug_medium_icache_debug>.
Parsing module <lm32_instruction_unit_medium_icache_debug>.
Parsing module <lm32_jtag_medium_icache_debug>.
Parsing module <lm32_interrupt_medium_icache_debug>.
Parsing module <lm32_top_medium_icache>.
Parsing module <lm32_mc_arithmetic_medium_icache>.
Parsing module <lm32_cpu_medium_icache>.
Parsing module <lm32_load_store_unit_medium_icache>.
Parsing module <lm32_decoder_medium_icache>.
Parsing module <lm32_icache_medium_icache>.
Parsing module <lm32_instruction_unit_medium_icache>.
Parsing module <lm32_interrupt_medium_icache>.
Parsing module <lm32_top_medium>.
Parsing module <lm32_mc_arithmetic_medium>.
Parsing module <lm32_cpu_medium>.
Parsing module <lm32_load_store_unit_medium>.
Parsing module <lm32_decoder_medium>.
Parsing module <lm32_instruction_unit_medium>.
Parsing module <lm32_interrupt_medium>.
Parsing module <lm32_top_minimal>.
Parsing module <lm32_mc_arithmetic_minimal>.
Parsing module <lm32_cpu_minimal>.
Parsing module <lm32_load_store_unit_minimal>.
Parsing module <lm32_decoder_minimal>.
Parsing module <lm32_instruction_unit_minimal>.
Parsing module <lm32_interrupt_minimal>.
Analyzing Verilog file "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_lm32/src/lm32_mc_arithmetic.v" into library work
Parsing verilog file "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_lm32/src/lm32_include.v" included at line 29.
Parsing module <lm32_mc_arithmetic>.
Analyzing Verilog file "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_lm32/src/jtag_cores.v" into library work
Parsing module <jtag_cores>.
Analyzing Verilog file "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_lm32/src/lm32_adder.v" into library work
Parsing verilog file "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_lm32/src/lm32_include.v" included at line 29.
Parsing module <lm32_adder>.
Analyzing Verilog file "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_lm32/src/lm32_addsub.v" into library work
Parsing verilog file "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_lm32/src/lm32_include.v" included at line 28.
Parsing module <lm32_addsub>.
Analyzing Verilog file "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_lm32/src/lm32_dp_ram.v" into library work
Parsing module <lm32_dp_ram>.
Analyzing Verilog file "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_lm32/src/lm32_logic_op.v" into library work
Parsing verilog file "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_lm32/src/lm32_include.v" included at line 29.
Parsing module <lm32_logic_op>.
Analyzing Verilog file "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_lm32/src/lm32_ram.v" into library work
Parsing verilog file "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_lm32/src/lm32_include.v" included at line 34.
Parsing module <lm32_ram>.
Analyzing Verilog file "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_lm32/src/lm32_shifter.v" into library work
Parsing verilog file "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_lm32/src/lm32_include.v" included at line 29.
Parsing module <lm32_shifter>.
Analyzing Verilog file "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_lm32/platform/generic/lm32_multiplier.v" into library work
Parsing verilog file "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_lm32/platform/generic/../../src/lm32_include.v" included at line 29.
Parsing module <lm32_multiplier>.
Analyzing Verilog file "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_lm32/platform/generic/jtag_tap.v" into library work
Parsing module <jtag_tap>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/genram_pkg.vhd" into library work
Parsing package <genram_pkg>.
Parsing package body <genram_pkg>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wishbone_pkg.vhd" into library work
Parsing package <wishbone_pkg>.
Parsing package body <wishbone_pkg>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/common/gencores_pkg.vhd" into library work
Parsing package <gencores_pkg>.
Parsing package body <gencores_pkg>.
Parsing VHDL file "/home/lerwys/BPM_Project/wb-examples/wb-demo/top/ml_605_dbe/dbe_demo/dbe_demo_top.vhd" into library work
Parsing entity <dbe_demo_top>.
Parsing architecture <rtl> of entity <dbe_demo_top>.
Parsing VHDL file "/home/lerwys/BPM_Project/wb-examples/wb-demo/top/ml_605_dbe/dbe_demo/sys_pll.vhd" into library work
Parsing entity <sys_pll>.
Parsing architecture <syn> of entity <sys_pll>.
Parsing VHDL file "/home/lerwys/BPM_Project/wb-examples/wb-demo/top/ml_605_dbe/dbe_demo/clk_gen.vhd" into library work
Parsing entity <clk_gen>.
Parsing architecture <syn> of entity <clk_gen>.
Parsing VHDL file "/home/lerwys/BPM_Project/wb-examples/wb-demo/modules/custom/xwb_irq_mngr.vhd" into library work
Parsing entity <xwb_irq_mngr>.
Parsing architecture <rtl> of entity <xwb_irq_mngr>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/common/gc_crc_gen.vhd" into library work
Parsing entity <gc_crc_gen>.
Parsing architecture <rtl> of entity <gc_crc_gen>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/common/gc_moving_average.vhd" into library work
Parsing entity <gc_moving_average>.
Parsing architecture <rtl> of entity <gc_moving_average>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/common/gc_extend_pulse.vhd" into library work
Parsing entity <gc_extend_pulse>.
Parsing architecture <rtl> of entity <gc_extend_pulse>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/common/gc_delay_gen.vhd" into library work
Parsing entity <gc_delay_gen>.
Parsing architecture <behavioral> of entity <gc_delay_gen>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/common/gc_dual_pi_controller.vhd" into library work
Parsing entity <gc_dual_pi_controller>.
Parsing architecture <behavioral> of entity <gc_dual_pi_controller>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/common/gc_reset.vhd" into library work
Parsing entity <gc_reset>.
Parsing architecture <rtl> of entity <gc_reset>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/common/gc_serial_dac.vhd" into library work
Parsing entity <gc_serial_dac>.
Parsing architecture <syn> of entity <gc_serial_dac>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/common/gc_sync_ffs.vhd" into library work
Parsing entity <gc_sync_ffs>.
Parsing architecture <behavioral> of entity <gc_sync_ffs>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/common/gc_arbitrated_mux.vhd" into library work
Parsing entity <gc_arbitrated_mux>.
Parsing architecture <rtl> of entity <gc_arbitrated_mux>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/common/gc_pulse_synchronizer.vhd" into library work
Parsing entity <gc_pulse_synchronizer>.
Parsing architecture <rtl> of entity <gc_pulse_synchronizer>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/common/gc_frequency_meter.vhd" into library work
Parsing entity <gc_frequency_meter>.
Parsing architecture <behavioral> of entity <gc_frequency_meter>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/common/gc_dual_clock_ram.vhd" into library work
Parsing entity <gc_dual_clock_ram>.
Parsing architecture <rtl> of entity <gc_dual_clock_ram>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/common/gc_wfifo.vhd" into library work
Parsing entity <gc_wfifo>.
Parsing architecture <rtl> of entity <gc_wfifo>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/memory_loader_pkg.vhd" into library work
Parsing package <memory_loader_pkg>.
Parsing package body <memory_loader_pkg>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/generic_shiftreg_fifo.vhd" into library work
Parsing entity <generic_shiftreg_fifo>.
Parsing architecture <rtl> of entity <generic_shiftreg_fifo>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/xilinx/generic_dpram.vhd" into library work
Parsing entity <generic_dpram>.
Parsing architecture <syn> of entity <generic_dpram>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd" into library work
Parsing entity <generic_dpram_sameclock>.
Parsing architecture <syn> of entity <generic_dpram_sameclock>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/xilinx/generic_dpram_dualclock.vhd" into library work
Parsing entity <generic_dpram_dualclock>.
Parsing architecture <syn> of entity <generic_dpram_dualclock>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/xilinx/generic_spram.vhd" into library work
Parsing entity <generic_spram>.
Parsing architecture <syn> of entity <generic_spram>.
WARNING:HDLCompiler:443 - "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/xilinx/generic_spram.vhd" Line 58: Function f_bitstring_2_slv does not always return a value.
WARNING:HDLCompiler:443 - "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/xilinx/generic_spram.vhd" Line 63: Function f_load_from_file does not always return a value.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_v6_1_pkg.vhd" into library fifo_generator_v6_1
Parsing package <fifo_generator_v6_1_pkg>.
Parsing package body <fifo_generator_v6_1_pkg>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_v6_1_defaults.vhd" into library fifo_generator_v6_1
Parsing package <fifo_generator_v6_1_defaults>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_v6_1_xst_comp.vhd" into library fifo_generator_v6_1
Parsing package <fifo_generator_v6_1_xst_comp>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/input_blk.vhd" into library fifo_generator_v6_1
Parsing entity <input_blk>.
Parsing architecture <xilinx> of entity <input_blk>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/output_blk.vhd" into library fifo_generator_v6_1
Parsing entity <output_blk>.
Parsing architecture <xilinx> of entity <output_blk>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/shft_wrapper.vhd" into library fifo_generator_v6_1
Parsing entity <shft_wrapper>.
Parsing architecture <xilinx> of entity <shft_wrapper>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/shft_ram.vhd" into library fifo_generator_v6_1
Parsing entity <shft_ram>.
Parsing architecture <xilinx> of entity <shft_ram>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/dmem.vhd" into library fifo_generator_v6_1
Parsing entity <dmem>.
Parsing architecture <Xilinx> of entity <dmem>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_v4_1_xst_comp.vhd" into library blk_mem_gen_v4_1
Parsing package <blk_mem_gen_v4_1_xst_comp>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/memory.vhd" into library fifo_generator_v6_1
Parsing entity <memory>.
Parsing architecture <xilinx> of entity <memory>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/compare.vhd" into library fifo_generator_v6_1
Parsing entity <compare>.
Parsing architecture <Xilinx> of entity <compare>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_bin_cntr.vhd" into library fifo_generator_v6_1
Parsing entity <wr_bin_cntr>.
Parsing architecture <xilinx> of entity <wr_bin_cntr>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_bin_cntr.vhd" into library fifo_generator_v6_1
Parsing entity <rd_bin_cntr>.
Parsing architecture <xilinx> of entity <rd_bin_cntr>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/updn_cntr.vhd" into library fifo_generator_v6_1
Parsing entity <updn_cntr>.
Parsing architecture <xilinx> of entity <updn_cntr>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_status_flags_as.vhd" into library fifo_generator_v6_1
Parsing entity <rd_status_flags_as>.
Parsing architecture <xilinx> of entity <rd_status_flags_as>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_status_flags_ss.vhd" into library fifo_generator_v6_1
Parsing entity <rd_status_flags_ss>.
Parsing architecture <xilinx> of entity <rd_status_flags_ss>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_pe_as.vhd" into library fifo_generator_v6_1
Parsing entity <rd_pe_as>.
Parsing architecture <xilinx> of entity <rd_pe_as>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_pe_ss.vhd" into library fifo_generator_v6_1
Parsing entity <rd_pe_ss>.
Parsing architecture <xilinx> of entity <rd_pe_ss>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_handshaking_flags.vhd" into library fifo_generator_v6_1
Parsing entity <rd_handshaking_flags>.
Parsing architecture <xilinx> of entity <rd_handshaking_flags>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_dc_as.vhd" into library fifo_generator_v6_1
Parsing entity <rd_dc_as>.
Parsing architecture <xilinx> of entity <rd_dc_as>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_dc_fwft_ext_as.vhd" into library fifo_generator_v6_1
Parsing entity <rd_dc_fwft_ext_as>.
Parsing architecture <xilinx> of entity <rd_dc_fwft_ext_as>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/dc_ss.vhd" into library fifo_generator_v6_1
Parsing entity <dc_ss>.
Parsing architecture <xilinx> of entity <dc_ss>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/dc_ss_fwft.vhd" into library fifo_generator_v6_1
Parsing entity <dc_ss_fwft>.
Parsing architecture <xilinx> of entity <dc_ss_fwft>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_fwft.vhd" into library fifo_generator_v6_1
Parsing entity <rd_fwft>.
Parsing architecture <xilinx> of entity <rd_fwft>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_logic.vhd" into library fifo_generator_v6_1
Parsing entity <rd_logic>.
Parsing architecture <xilinx> of entity <rd_logic>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/reset_blk_ramfifo.vhd" into library fifo_generator_v6_1
Parsing entity <reset_blk_ramfifo>.
Parsing architecture <xilinx> of entity <reset_blk_ramfifo>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/clk_x_pntrs.vhd" into library fifo_generator_v6_1
Parsing entity <clk_x_pntrs>.
Parsing architecture <xilinx> of entity <clk_x_pntrs>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_status_flags_as.vhd" into library fifo_generator_v6_1
Parsing entity <wr_status_flags_as>.
Parsing architecture <xilinx> of entity <wr_status_flags_as>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_status_flags_ss.vhd" into library fifo_generator_v6_1
Parsing entity <wr_status_flags_ss>.
Parsing architecture <xilinx> of entity <wr_status_flags_ss>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_pf_as.vhd" into library fifo_generator_v6_1
Parsing entity <wr_pf_as>.
Parsing architecture <xilinx> of entity <wr_pf_as>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_pf_ss.vhd" into library fifo_generator_v6_1
Parsing entity <wr_pf_ss>.
Parsing architecture <xilinx> of entity <wr_pf_ss>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_handshaking_flags.vhd" into library fifo_generator_v6_1
Parsing entity <wr_handshaking_flags>.
Parsing architecture <xilinx> of entity <wr_handshaking_flags>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_dc_as.vhd" into library fifo_generator_v6_1
Parsing entity <wr_dc_as>.
Parsing architecture <xilinx> of entity <wr_dc_as>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_dc_fwft_ext_as.vhd" into library fifo_generator_v6_1
Parsing entity <wr_dc_fwft_ext_as>.
Parsing architecture <xilinx> of entity <wr_dc_fwft_ext_as>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_logic.vhd" into library fifo_generator_v6_1
Parsing entity <wr_logic>.
Parsing architecture <xilinx> of entity <wr_logic>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_status_flags_sshft.vhd" into library fifo_generator_v6_1
Parsing entity <wr_status_flags_sshft>.
Parsing architecture <xilinx> of entity <wr_status_flags_sshft>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_status_flags_sshft.vhd" into library fifo_generator_v6_1
Parsing entity <rd_status_flags_sshft>.
Parsing architecture <xilinx> of entity <rd_status_flags_sshft>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_pf_sshft.vhd" into library fifo_generator_v6_1
Parsing entity <wr_pf_sshft>.
Parsing architecture <xilinx> of entity <wr_pf_sshft>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_pe_sshft.vhd" into library fifo_generator_v6_1
Parsing entity <rd_pe_sshft>.
Parsing architecture <xilinx> of entity <rd_pe_sshft>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/logic_sshft.vhd" into library fifo_generator_v6_1
Parsing entity <logic_sshft>.
Parsing architecture <xilinx> of entity <logic_sshft>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_ramfifo.vhd" into library fifo_generator_v6_1
Parsing entity <fifo_generator_ramfifo>.
Parsing architecture <xilinx> of entity <fifo_generator_ramfifo>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_v6_1_comps_builtin.vhd" into library fifo_generator_v6_1
Parsing package <fifo_generator_v6_1_comps_builtin>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/delay.vhd" into library fifo_generator_v6_1
Parsing entity <delay>.
Parsing architecture <xilinx> of entity <delay>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/clk_x_pntrs_builtin.vhd" into library fifo_generator_v6_1
Parsing entity <clk_x_pntrs_builtin>.
Parsing architecture <xilinx> of entity <clk_x_pntrs_builtin>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/bin_cntr.vhd" into library fifo_generator_v6_1
Parsing entity <bin_cntr>.
Parsing architecture <xilinx> of entity <bin_cntr>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/logic_builtin.vhd" into library fifo_generator_v6_1
Parsing entity <logic_builtin>.
Parsing architecture <xilinx> of entity <logic_builtin>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/reset_builtin.vhd" into library fifo_generator_v6_1
Parsing entity <reset_builtin>.
Parsing architecture <xilinx> of entity <reset_builtin>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/builtin_prim.vhd" into library fifo_generator_v6_1
Parsing entity <builtin_prim>.
Parsing architecture <xilinx> of entity <builtin_prim>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/builtin_extdepth.vhd" into library fifo_generator_v6_1
Parsing entity <builtin_extdepth>.
Parsing architecture <xilinx> of entity <builtin_extdepth>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/builtin_top.vhd" into library fifo_generator_v6_1
Parsing entity <builtin_top>.
Parsing architecture <xilinx> of entity <builtin_top>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/builtin_prim_v6.vhd" into library fifo_generator_v6_1
Parsing entity <builtin_prim_v6>.
Parsing architecture <xilinx> of entity <builtin_prim_v6>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/builtin_extdepth_v6.vhd" into library fifo_generator_v6_1
Parsing entity <builtin_extdepth_v6>.
Parsing architecture <xilinx> of entity <builtin_extdepth_v6>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/builtin_top_v6.vhd" into library fifo_generator_v6_1
Parsing entity <builtin_top_v6>.
Parsing architecture <xilinx> of entity <builtin_top_v6>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_v6_1_builtin.vhd" into library fifo_generator_v6_1
Parsing entity <fifo_generator_v6_1_builtin>.
Parsing architecture <xilinx> of entity <fifo_generator_v6_1_builtin>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rgtw.vhd" into library fifo_generator_v6_1
Parsing entity <rgtw>.
Parsing architecture <xilinx> of entity <rgtw>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wgtr.vhd" into library fifo_generator_v6_1
Parsing entity <wgtr>.
Parsing architecture <xilinx> of entity <wgtr>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/input_block_fifo16_patch.vhd" into library fifo_generator_v6_1
Parsing entity <input_block_fifo16_patch>.
Parsing architecture <xilinx> of entity <input_block_fifo16_patch>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/output_block_fifo16_patch.vhd" into library fifo_generator_v6_1
Parsing entity <output_block_fifo16_patch>.
Parsing architecture <xilinx> of entity <output_block_fifo16_patch>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo16_patch_top.vhd" into library fifo_generator_v6_1
Parsing entity <fifo16_patch_top>.
Parsing architecture <xilinx> of entity <fifo16_patch_top>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_v6_1_fifo16_patch.vhd" into library fifo_generator_v6_1
Parsing entity <fifo_generator_v6_1_fifo16_patch>.
Parsing architecture <xilinx> of entity <fifo_generator_v6_1_fifo16_patch>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_v6_1_xst.vhd" into library fifo_generator_v6_1
Parsing entity <fifo_generator_v6_1_xst>.
Parsing architecture <xilinx> of entity <fifo_generator_v6_1_xst>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/xilinx/virtex6/generic_async_fifo.vhd" into library work
Parsing entity <generic_async_fifo>.
Parsing architecture <syn> of entity <generic_async_fifo>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/xilinx/virtex6/generic_sync_fifo.vhd" into library work
Parsing entity <generic_sync_fifo>.
Parsing architecture <syn> of entity <generic_sync_fifo>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_v4_1_defaults.vhd" into library blk_mem_gen_v4_1
Parsing package <blk_mem_gen_v4_1_defaults>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_v4_1_pkg.vhd" into library blk_mem_gen_v4_1
Parsing package <blk_mem_gen_pkg>.
Parsing package body <blk_mem_gen_pkg>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_getinit_pkg.vhd" into library blk_mem_gen_v4_1
Parsing package <blk_mem_gen_getinit_pkg>.
Parsing package body <blk_mem_gen_getinit_pkg>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_min_area_pkg.vhd" into library blk_mem_gen_v4_1
Parsing package <blk_mem_min_area_pkg>.
Parsing package body <blk_mem_min_area_pkg>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_bindec.vhd" into library blk_mem_gen_v4_1
Parsing entity <bindec>.
Parsing architecture <xilinx> of entity <bindec>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_mux.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_gen_mux>.
Parsing architecture <xilinx> of entity <blk_mem_gen_mux>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_s6.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_gen_prim_wrapper_s6>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_wrapper_s6>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_s6_init.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_gen_prim_wrapper_s6_init>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_wrapper_s6_init>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_s3adsp.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_gen_prim_wrapper_s3adsp>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_wrapper_s3adsp>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_s3adsp_init.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_gen_prim_wrapper_s3adsp_init>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_wrapper_s3adsp_init>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_s3a.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_gen_prim_wrapper_s3a>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_wrapper_s3a>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_s3a_init.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_gen_prim_wrapper_s3a_init>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_wrapper_s3a_init>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_v6.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_gen_prim_wrapper_v6>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_wrapper_v6>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_v6_init.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_gen_prim_wrapper_v6_init>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_wrapper_v6_init>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_v5.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_gen_prim_wrapper_v5>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_wrapper_v5>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_v5_init.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_gen_prim_wrapper_v5_init>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_wrapper_v5_init>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_v4.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_gen_prim_wrapper_v4>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_wrapper_v4>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_v4_init.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_gen_prim_wrapper_v4_init>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_wrapper_v4_init>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_s3.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_gen_prim_wrapper_s3>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_wrapper_s3>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_s3_init.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_gen_prim_wrapper_s3_init>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_wrapper_s3_init>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_width.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_gen_prim_width>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_width>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_generic_cstr.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_gen_generic_cstr>.
Parsing architecture <xilinx> of entity <blk_mem_gen_generic_cstr>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_ecc_encoder.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_gen_ecc_encoder>.
Parsing architecture <xilinx> of entity <blk_mem_gen_ecc_encoder>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_ecc_decoder.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_gen_ecc_decoder>.
Parsing architecture <xilinx> of entity <blk_mem_gen_ecc_decoder>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_input_block.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_input_block>.
Parsing architecture <xilinx> of entity <blk_mem_input_block>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_output_block.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_output_block>.
Parsing architecture <xilinx> of entity <blk_mem_output_block>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_top.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_gen_top>.
Parsing architecture <xilinx> of entity <blk_mem_gen_top>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_v4_1_xst.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_gen_v4_1_xst>.
Parsing architecture <xilinx> of entity <blk_mem_gen_v4_1_xst>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_async_bridge/wb_async_bridge.vhd" into library work
Parsing entity <wb_async_bridge>.
Parsing architecture <behavioral> of entity <wb_async_bridge>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_async_bridge/xwb_async_bridge.vhd" into library work
Parsing entity <xwb_async_bridge>.
Parsing architecture <wrapper> of entity <xwb_async_bridge>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_onewire_master/wb_onewire_master.vhd" into library work
Parsing entity <wb_onewire_master>.
Parsing architecture <rtl> of entity <wb_onewire_master>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_onewire_master/xwb_onewire_master.vhd" into library work
Parsing entity <xwb_onewire_master>.
Parsing architecture <rtl> of entity <xwb_onewire_master>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_i2c_master/i2c_master_bit_ctrl.vhd" into library work
Parsing entity <i2c_master_bit_ctrl>.
Parsing architecture <structural> of entity <i2c_master_bit_ctrl>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_i2c_master/i2c_master_byte_ctrl.vhd" into library work
Parsing entity <i2c_master_byte_ctrl>.
Parsing architecture <structural> of entity <i2c_master_byte_ctrl>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_i2c_master/i2c_master_top.vhd" into library work
Parsing entity <i2c_master_top>.
Parsing architecture <structural> of entity <i2c_master_top>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_i2c_master/wb_i2c_master.vhd" into library work
Parsing entity <wb_i2c_master>.
Parsing architecture <rtl> of entity <wb_i2c_master>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_i2c_master/xwb_i2c_master.vhd" into library work
Parsing entity <xwb_i2c_master>.
Parsing architecture <rtl> of entity <xwb_i2c_master>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_bus_fanout/xwb_bus_fanout.vhd" into library work
Parsing entity <xwb_bus_fanout>.
Parsing architecture <rtl> of entity <xwb_bus_fanout>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" into library work
Parsing entity <xwb_dpram>.
Parsing architecture <struct> of entity <xwb_dpram>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" into library work
Parsing entity <wb_gpio_port>.
Parsing architecture <behavioral> of entity <wb_gpio_port>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_gpio_port/xwb_gpio_port.vhd" into library work
Parsing entity <xwb_gpio_port>.
Parsing architecture <rtl> of entity <xwb_gpio_port>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_simple_timer/wb_tics.vhd" into library work
Parsing entity <wb_tics>.
Parsing architecture <behaviour> of entity <wb_tics>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_simple_timer/xwb_tics.vhd" into library work
Parsing entity <xwb_tics>.
Parsing architecture <rtl> of entity <xwb_tics>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_uart/uart_async_rx.vhd" into library work
Parsing entity <uart_async_rx>.
Parsing architecture <behavioral> of entity <uart_async_rx>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_uart/uart_async_tx.vhd" into library work
Parsing entity <uart_async_tx>.
Parsing architecture <behavioral> of entity <uart_async_tx>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_uart/uart_baud_gen.vhd" into library work
Parsing entity <uart_baud_gen>.
Parsing architecture <behavioral> of entity <uart_baud_gen>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_uart/simple_uart_pkg.vhd" into library work
Parsing package <uart_wbgen2_pkg>.
Parsing package body <uart_wbgen2_pkg>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_uart/simple_uart_wb.vhd" into library work
Parsing entity <simple_uart_wb>.
Parsing architecture <syn> of entity <simple_uart_wb>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd" into library work
Parsing entity <wb_simple_uart>.
Parsing architecture <syn> of entity <wb_simple_uart>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_uart/xwb_simple_uart.vhd" into library work
Parsing entity <xwb_simple_uart>.
Parsing architecture <rtl> of entity <xwb_simple_uart>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_vic/vic_prio_enc.vhd" into library work
Parsing entity <vic_prio_enc>.
Parsing architecture <syn> of entity <vic_prio_enc>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wbgen2/wbgen2_pkg.vhd" into library work
Parsing package <wbgen2_pkg>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_vic/wb_slave_vic.vhd" into library work
Parsing entity <wb_slave_vic>.
Parsing architecture <syn> of entity <wb_slave_vic>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_vic/wb_vic.vhd" into library work
Parsing entity <wb_vic>.
Parsing architecture <syn> of entity <wb_vic>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_vic/xwb_vic.vhd" into library work
Parsing entity <xwb_vic>.
Parsing architecture <wrapper> of entity <xwb_vic>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_spi/wb_spi.vhd" into library work
Parsing entity <wb_spi>.
Parsing architecture <rtl> of entity <wb_spi>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_spi/xwb_spi.vhd" into library work
Parsing entity <xwb_spi>.
Parsing architecture <rtl> of entity <xwb_spi>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_crossbar/sdb_rom.vhd" into library work
Parsing entity <sdb_rom>.
Parsing architecture <rtl> of entity <sdb_rom>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_crossbar/xwb_crossbar.vhd" into library work
Parsing entity <xwb_crossbar>.
Parsing architecture <rtl> of entity <xwb_crossbar>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_crossbar/xwb_sdb_crossbar.vhd" into library work
Parsing entity <xwb_sdb_crossbar>.
Parsing architecture <rtl> of entity <xwb_sdb_crossbar>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_lm32/generated/xwb_lm32.vhd" into library work
Parsing entity <xwb_lm32>.
Parsing architecture <rtl> of entity <xwb_lm32>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_slave_adapter/wb_slave_adapter.vhd" into library work
Parsing entity <wb_slave_adapter>.
Parsing architecture <rtl> of entity <wb_slave_adapter>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_xilinx_fpga_loader/xloader_registers_pkg.vhd" into library work
Parsing package <xldr_wbgen2_pkg>.
Parsing package body <xldr_wbgen2_pkg>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_xilinx_fpga_loader/wb_xilinx_fpga_loader.vhd" into library work
Parsing entity <wb_xilinx_fpga_loader>.
Parsing architecture <behavioral> of entity <wb_xilinx_fpga_loader>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_xilinx_fpga_loader/xwb_xilinx_fpga_loader.vhd" into library work
Parsing entity <xwb_xilinx_fpga_loader>.
Parsing architecture <rtl> of entity <xwb_xilinx_fpga_loader>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_xilinx_fpga_loader/xloader_wb.vhd" into library work
Parsing entity <xloader_wb>.
Parsing architecture <syn> of entity <xloader_wb>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_clock_crossing/xwb_clock_crossing.vhd" into library work
Parsing entity <xwb_clock_crossing>.
Parsing architecture <rtl> of entity <xwb_clock_crossing>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_dma/xwb_dma.vhd" into library work
Parsing entity <xwb_dma>.
Parsing architecture <rtl> of entity <xwb_dma>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wbgen2/wbgen2_dpssram.vhd" into library work
Parsing entity <wbgen2_dpssram>.
Parsing architecture <syn> of entity <wbgen2_dpssram>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wbgen2/wbgen2_eic.vhd" into library work
Parsing entity <wbgen2_eic>.
Parsing architecture <syn> of entity <wbgen2_eic>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wbgen2/wbgen2_fifo_async.vhd" into library work
Parsing entity <wbgen2_fifo_async>.
Parsing architecture <rtl> of entity <wbgen2_fifo_async>.
Parsing VHDL file "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wbgen2/wbgen2_fifo_sync.vhd" into library work
Parsing entity <wbgen2_fifo_sync>.
Parsing architecture <rtl> of entity <wbgen2_fifo_sync>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:746 - "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/genram_pkg.vhd" Line 50: Range is empty (null range)

Elaborating entity <dbe_demo_top> (architecture <rtl>) from library <work>.

Elaborating entity <clk_gen> (architecture <syn>) from library <work>.

Elaborating entity <sys_pll> (architecture <syn>) with generics from library <work>.

Elaborating entity <gc_reset> (architecture <rtl>) with generics from library <work>.

Elaborating entity <xwb_sdb_crossbar> (architecture <rtl>) with generics from library <work>.

Elaborating entity <sdb_rom> (architecture <rtl>) with generics from library <work>.

Elaborating entity <xwb_crossbar> (architecture <rtl>) with generics from library <work>.
Note: "Mapping slave #0[0x0/0xffff0000]"
Note: "Mapping slave #1[0x10000000/0xffff0000]"
Note: "Mapping slave #2[0x20000400/0xfffffff8]"
Note: "Mapping slave #3[0x20000500/0xfffffff8]"
Note: "Mapping slave #4[0x20000000/0xfffffe00]"

Elaborating entity <xwb_lm32> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:321 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_lm32/generated/xwb_lm32.vhd" Line 31: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_lm32/generated/xwb_lm32.vhd" Line 32: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_lm32/generated/xwb_lm32.vhd" Line 33: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_lm32/generated/xwb_lm32.vhd" Line 34: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_lm32/generated/xwb_lm32.vhd" Line 20: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_lm32/generated/xwb_lm32.vhd" Line 21: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_lm32/generated/xwb_lm32.vhd" Line 22: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_lm32/generated/xwb_lm32.vhd" Line 23: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_lm32/generated/xwb_lm32.vhd" Line 326: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_lm32/generated/xwb_lm32.vhd" Line 367: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_lm32/generated/xwb_lm32.vhd" Line 408: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_lm32/generated/xwb_lm32.vhd" Line 449: Comparison between arrays of unequal length always returns FALSE.
Going to verilog side to elaborate module lm32_top_medium_icache_debug

Elaborating module <lm32_top_medium_icache_debug>.

Elaborating module <lm32_cpu_medium_icache_debug>.

Elaborating module <lm32_instruction_unit_medium_icache_debug(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_icache_medium_icache_debug(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_ram(data_width=32,address_width=32'sb01010)>.

Elaborating module <lm32_ram(data_width=32'sb010100,address_width=32'sb01000)>.
WARNING:HDLCompiler:413 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v" Line 49056: Result of 30-bit expression is truncated to fit in 29-bit target.
WARNING:HDLCompiler:1127 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v" Line 41108: Assignment to pc_w ignored, since the identifier is never used

Elaborating module <lm32_decoder_medium_icache_debug>.
WARNING:HDLCompiler:1127 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v" Line 45380: Assignment to op_user ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v" Line 45414: Assignment to multiply ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v" Line 45624: Result of 32-bit expression is truncated to fit in 29-bit target.

Elaborating module <lm32_load_store_unit_medium_icache_debug(associativity=1,sets=512,bytes_per_line=16,base_address=0,limit=0)>.
"/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v" Line 44387. $display Data bus error. Address: 0
"/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v" Line 44535. $display Warning: Non-aligned halfword access. Address: 0x0 Time:  $time .
"/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v" Line 44537. $display Warning: Non-aligned word access. Address: 0x0 Time:  $time .

Elaborating module <lm32_adder>.

Elaborating module <lm32_addsub>.

Elaborating module <lm32_logic_op>.

Elaborating module <lm32_shifter>.
WARNING:HDLCompiler:413 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_lm32/src/lm32_shifter.v" Line 128: Result of 64-bit expression is truncated to fit in 32-bit target.

Elaborating module <lm32_multiplier>.

Elaborating module <lm32_interrupt_medium_icache_debug>.
WARNING:HDLCompiler:413 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v" Line 50707: Result of 3-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v" Line 50707: Assignment to ie_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v" Line 50718: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v" Line 50718: Assignment to ip_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v" Line 50719: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v" Line 50719: Assignment to im_csr_read_data ignored, since the identifier is never used

Elaborating module <lm32_jtag_medium_icache_debug>.

Elaborating module <lm32_debug_medium_icache_debug(breakpoints=0,watchpoints=32'b0100)>.
WARNING:HDLCompiler:634 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v" Line 47797: Net <wp_match_n[4]> does not have a driver.

Elaborating module <lm32_dp_ram(addr_depth=32'sb0100000,addr_width=5,data_width=32)>.
WARNING:HDLCompiler:1127 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v" Line 42753: Assignment to x_result_sel_logic_x ignored, since the identifier is never used

Elaborating module <jtag_cores>.

Elaborating module <jtag_tap>.
WARNING:HDLCompiler:1127 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v" Line 39170: Assignment to jrstn ignored, since the identifier is never used
Back to vhdl to continue elaboration
WARNING:HDLCompiler:321 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_lm32/generated/xwb_lm32.vhd" Line 531: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_lm32/generated/xwb_lm32.vhd" Line 572: Comparison between arrays of unequal length always returns FALSE.

Elaborating entity <xwb_dpram> (architecture <struct>) with generics from library <work>.

Elaborating entity <wb_slave_adapter> (architecture <rtl>) with generics from library <work>.

Elaborating entity <generic_dpram> (architecture <syn>) with generics from library <work>.

Elaborating entity <generic_dpram_sameclock> (architecture <syn>) with generics from library <work>.
WARNING:HDLCompiler:321 - "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/memory_loader_pkg.vhd" Line 150: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:634 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" Line 72: Net <slave1_out_int> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" Line 74: Net <slave2_out_int> does not have a driver.

Elaborating entity <xwb_gpio_port> (architecture <rtl>) with generics from library <work>.

Elaborating entity <wb_gpio_port> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <wb_slave_adapter> (architecture <rtl>) with generics from library <work>.

Elaborating entity <gc_sync_ffs> (architecture <behavioral>) with generics from library <work>.
INFO:HDLCompiler:679 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" Line 146. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:634 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" Line 78: Net <gpio_in_synced[31]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <dbe_demo_top>.
    Related source file is "/home/lerwys/BPM_Project/wb-examples/wb-demo/top/ml_605_dbe/dbe_demo/dbe_demo_top.vhd".
INFO:Xst:3210 - "/home/lerwys/BPM_Project/wb-examples/wb-demo/top/ml_605_dbe/dbe_demo/dbe_demo_top.vhd" line 185: Output port <clk0_o> of the instance <cmp_sys_pll_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/BPM_Project/wb-examples/wb-demo/top/ml_605_dbe/dbe_demo/dbe_demo_top.vhd" line 268: Output port <desc_o> of the instance <cmp_leds> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/BPM_Project/wb-examples/wb-demo/top/ml_605_dbe/dbe_demo/dbe_demo_top.vhd" line 268: Output port <gpio_oen_o> of the instance <cmp_leds> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/BPM_Project/wb-examples/wb-demo/top/ml_605_dbe/dbe_demo/dbe_demo_top.vhd" line 292: Output port <desc_o> of the instance <cmp_buttons> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/BPM_Project/wb-examples/wb-demo/top/ml_605_dbe/dbe_demo/dbe_demo_top.vhd" line 292: Output port <gpio_out_o> of the instance <cmp_buttons> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/BPM_Project/wb-examples/wb-demo/top/ml_605_dbe/dbe_demo/dbe_demo_top.vhd" line 292: Output port <gpio_oen_o> of the instance <cmp_buttons> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <dbe_demo_top> synthesized.

Synthesizing Unit <clk_gen>.
    Related source file is "/home/lerwys/BPM_Project/wb-examples/wb-demo/top/ml_605_dbe/dbe_demo/clk_gen.vhd".
    Summary:
	no macro.
Unit <clk_gen> synthesized.

Synthesizing Unit <sys_pll>.
    Related source file is "/home/lerwys/BPM_Project/wb-examples/wb-demo/top/ml_605_dbe/dbe_demo/sys_pll.vhd".
        g_clkin_period = 5.0
        g_clkbout_mult_f = 5.0
        g_clk0_divide_f = 5.0
        g_clk1_divide = 10
    Summary:
	no macro.
Unit <sys_pll> synthesized.

Synthesizing Unit <gc_reset>.
    Related source file is "/home/lerwys/BPM_Project/cores/general-cores/modules/common/gc_reset.vhd".
        g_clocks = 1
        g_logdelay = 10
        g_syncdepth = 3
    Found 10-bit register for signal <locked_count>.
    Found 3-bit register for signal <shifters<0>>.
    Found 1-bit register for signal <master_rstn>.
    Found 10-bit adder for signal <locked_count[9]_GND_43_o_add_1_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
Unit <gc_reset> synthesized.

Synthesizing Unit <xwb_sdb_crossbar>.
    Related source file is "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_crossbar/xwb_sdb_crossbar.vhd".
        g_num_masters = 2
        g_num_slaves = 4
        g_registered = true
        g_wraparound = false
        g_layout =
("00000000000000000000000100000000000000000000000000000000000001110000000000000000000000000000000000100000000000000000010100000000000000000000000000000000000000000010000000000000000001010000011100000000000000000000000000000000000000000000000000000110010100010011010110101010011010111001010100000000000000000000000000000001001000000001001000000011000001010100011101010011010010010101111101000111010100000100100101001111010111110011001100110010001000000010000000100000001000000010000000100000001000000010000000000001","000000000000000000000001000000000000000000000000000000000000011100000000000000000000000000000000001000000000000000000100000000000000000000000000000000000000000000100000000000000000010000000111000000000000000000000000000000000000000000000000000001100101000100110101101010100110101110010101000000000000000000000000000000010010000000010010000000110000010101000111010100110100100101011111010001110101000001001001010011110101111100110011001100100010000000100000001000000010000000100000001000000010000000100000000
00001","00000000000000010000000100000000000000000000000000000000000001110000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000000000111111111111111100000000000000000000000000000000000000000000000011001110010000100110011011001111111010110101001000000000000000000000000000000001001000000001001000000011000001010101011101000010001101000010110101000010011011000110111101100011011010110101001001000001010011010010000000100000001000000010000000100000001000000010000000000001","000000000000000100000001000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111000000000000000000000000000000000000000000000000110011100100001001100110110011111110101101010010000000000000000000000000000000010010000000010010000000110000010101010111010000100011010000101101010000100110110001101111011000110110101101010010010000010100110100100000001000000010000000100000001000000010000000100
00000000001")
        g_sdb_addr = "00100000000000000000000000000000"
    Summary:
	no macro.
Unit <xwb_sdb_crossbar> synthesized.

Synthesizing Unit <sdb_rom>.
    Related source file is "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_crossbar/sdb_rom.vhd".
        g_layout =
("00000000000000000000000100000000000000000000000000000000000001110000000000000000000000000000000000100000000000000000010100000000000000000000000000000000000000000010000000000000000001010000011100000000000000000000000000000000000000000000000000000110010100010011010110101010011010111001010100000000000000000000000000000001001000000001001000000011000001010100011101010011010010010101111101000111010100000100100101001111010111110011001100110010001000000010000000100000001000000010000000100000001000000010000000000001","000000000000000000000001000000000000000000000000000000000000011100000000000000000000000000000000001000000000000000000100000000000000000000000000000000000000000000100000000000000000010000000111000000000000000000000000000000000000000000000000000001100101000100110101101010100110101110010101000000000000000000000000000000010010000000010010000000110000010101000111010100110100100101011111010001110101000001001001010011110101111100110011001100100010000000100000001000000010000000100000001000000010000000100000000
00001","00000000000000010000000100000000000000000000000000000000000001110000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000000000111111111111111100000000000000000000000000000000000000000000000011001110010000100110011011001111111010110101001000000000000000000000000000000001001000000001001000000011000001010101011101000010001101000010110101000010011011000110111101100011011010110101001001000001010011010010000000100000001000000010000000100000001000000010000000000001","000000000000000100000001000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111000000000000000000000000000000000000000000000000110011100100001001100110110011111110101101010010000000000000000000000000000000010010000000010010000000110000010101010111010000100011010000101101010000100110110001101111011000110110101101010010010000010100110100100000001000000010000000100000001000000010000000100
00000000001")
        g_bus_end = "0000000000000000000000000000000011111111111111111111111111111111"
WARNING:Xst:647 - Input <slave_i_adr<31:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_adr<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_sel<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_dat<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_we> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2999 - Signal 'rom', unconnected in block 'sdb_rom', is tied to its initial value.
    Found 128x32-bit single-port Read Only RAM <Mram_rom> for signal <rom>.
    Found 1-bit register for signal <slave_o_ack>.
    Found 7-bit register for signal <adr_reg>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <sdb_rom> synthesized.

Synthesizing Unit <xwb_crossbar>.
    Related source file is "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_crossbar/xwb_crossbar.vhd".
        g_num_masters = 2
        g_num_slaves = 5
        g_registered = true
        g_address = ("00100000000000000000000000000000","00100000000000000000010100000000","00100000000000000000010000000000","00010000000000000000000000000000","00000000000000000000000000000000")
        g_mask = ("11111111111111111111111000000000","11111111111111111111111111111000","11111111111111111111111111111000","11111111111111110000000000000000","11111111111111110000000000000000")
WARNING:Xst:647 - Input <master_i[4]_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <master_i[3]_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <master_i[2]_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <master_i[1]_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <master_i[0]_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit register for signal <matrix_old<1>>.
    Found 6-bit register for signal <matrix_old<0>>.
    Found 1-bit register for signal <virtual_ERR>.
    Summary:
	inferred  13 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
Unit <xwb_crossbar> synthesized.

Synthesizing Unit <xwb_lm32>.
    Related source file is "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_lm32/generated/xwb_lm32.vhd".
        g_profile = "medium_icache_debug"
WARNING:Xst:647 - Input <dwb_i_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iwb_i_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_lm32/generated/xwb_lm32.vhd" line 491: Output port <I_BTE_O> of the instance <gen_profile_medium_icache_debug.U_Wrapped_LM32> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_lm32/generated/xwb_lm32.vhd" line 491: Output port <D_CTI_O> of the instance <gen_profile_medium_icache_debug.U_Wrapped_LM32> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_lm32/generated/xwb_lm32.vhd" line 491: Output port <D_BTE_O> of the instance <gen_profile_medium_icache_debug.U_Wrapped_LM32> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_lm32/generated/xwb_lm32.vhd" line 491: Output port <I_STB_O> of the instance <gen_profile_medium_icache_debug.U_Wrapped_LM32> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_lm32/generated/xwb_lm32.vhd" line 491: Output port <I_LOCK_O> of the instance <gen_profile_medium_icache_debug.U_Wrapped_LM32> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_lm32/generated/xwb_lm32.vhd" line 491: Output port <D_STB_O> of the instance <gen_profile_medium_icache_debug.U_Wrapped_LM32> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_lm32/generated/xwb_lm32.vhd" line 491: Output port <D_LOCK_O> of the instance <gen_profile_medium_icache_debug.U_Wrapped_LM32> is unconnected or connected to loadless signal.
    Found 3-bit register for signal <inst_remaining>.
    Found 32-bit register for signal <inst_addr_reg>.
    Found 1-bit register for signal <data_was_busy>.
    Found 1-bit register for signal <data_remaining>.
    Found 32-bit register for signal <data_addr_reg>.
    Found 1-bit register for signal <inst_was_busy>.
    Found 2-bit subtractor for signal <n0267> created at line 688.
    Found 32-bit adder for signal <inst_addr_reg[31]_GND_47_o_add_9_OUT> created at line 1241.
    Found 32-bit adder for signal <data_addr_reg[31]_GND_47_o_add_20_OUT> created at line 1241.
    Found 3-bit subtractor for signal <GND_47_o_GND_47_o_sub_11_OUT<2:0>> created at line 650.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  70 D-type flip-flop(s).
	inferred  74 Multiplexer(s).
Unit <xwb_lm32> synthesized.

Synthesizing Unit <lm32_top_medium_icache_debug>.
    Related source file is "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v".
INFO:Xst:3210 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v" line 39161: Output port <jrstn> of the instance <jtag_cores> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <lm32_top_medium_icache_debug> synthesized.

Synthesizing Unit <lm32_cpu_medium_icache_debug>.
    Related source file is "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v".
        eba_reset = 32'b00000000000000000000000000000000
        deba_reset = 32'b00010000000000000000000000000000
        icache_associativity = 1
        icache_sets = 256
        icache_bytes_per_line = 16
        icache_base_address = 32'b00000000000000000000000000000000
        icache_limit = 32'b01111111111111111111111111111111
        dcache_associativity = 1
        dcache_sets = 512
        dcache_bytes_per_line = 16
        dcache_base_address = 0
        dcache_limit = 0
        watchpoints = 32'b00000000000000000000000000000100
        breakpoints = 0
        interrupts = 32
INFO:Xst:3210 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v" line 41044: Output port <pc_w> of the instance <instruction_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v" line 41154: Output port <x_result_sel_logic> of the instance <decoder> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <regfile_raw_1>.
    Found 32-bit register for signal <w_result_d>.
    Found 23-bit register for signal <eba>.
    Found 23-bit register for signal <deba>.
    Found 1-bit register for signal <valid_f>.
    Found 1-bit register for signal <valid_d>.
    Found 1-bit register for signal <valid_x>.
    Found 1-bit register for signal <valid_m>.
    Found 1-bit register for signal <valid_w>.
    Found 32-bit register for signal <operand_0_x>.
    Found 32-bit register for signal <operand_1_x>.
    Found 32-bit register for signal <store_operand_x>.
    Found 29-bit register for signal <branch_target_x>.
    Found 1-bit register for signal <x_result_sel_csr_x>.
    Found 1-bit register for signal <x_result_sel_sext_x>.
    Found 1-bit register for signal <x_result_sel_add_x>.
    Found 1-bit register for signal <m_result_sel_compare_x>.
    Found 1-bit register for signal <m_result_sel_shift_x>.
    Found 1-bit register for signal <w_result_sel_load_x>.
    Found 1-bit register for signal <w_result_sel_mul_x>.
    Found 1-bit register for signal <x_bypass_enable_x>.
    Found 1-bit register for signal <m_bypass_enable_x>.
    Found 1-bit register for signal <write_enable_x>.
    Found 5-bit register for signal <write_idx_x>.
    Found 5-bit register for signal <csr_x>.
    Found 1-bit register for signal <load_x>.
    Found 1-bit register for signal <store_x>.
    Found 2-bit register for signal <size_x>.
    Found 1-bit register for signal <sign_extend_x>.
    Found 1-bit register for signal <adder_op_x>.
    Found 1-bit register for signal <adder_op_x_n>.
    Found 4-bit register for signal <logic_op_x>.
    Found 1-bit register for signal <direction_x>.
    Found 1-bit register for signal <branch_x>.
    Found 1-bit register for signal <branch_predict_x>.
    Found 1-bit register for signal <branch_predict_taken_x>.
    Found 3-bit register for signal <condition_x>.
    Found 1-bit register for signal <break_x>.
    Found 1-bit register for signal <system_call_exception>.
    Found 1-bit register for signal <eret_x>.
    Found 1-bit register for signal <bret_x>.
    Found 1-bit register for signal <csr_write_enable_x>.
    Found 32-bit register for signal <operand_m>.
    Found 29-bit register for signal <branch_target_m>.
    Found 1-bit register for signal <m_result_sel_compare_m>.
    Found 1-bit register for signal <m_result_sel_shift_m>.
    Found 1-bit register for signal <w_result_sel_load_m>.
    Found 1-bit register for signal <w_result_sel_mul_m>.
    Found 1-bit register for signal <m_bypass_enable_m>.
    Found 1-bit register for signal <branch_m>.
    Found 1-bit register for signal <branch_predict_m>.
    Found 1-bit register for signal <branch_predict_taken_m>.
    Found 1-bit register for signal <exception_m>.
    Found 1-bit register for signal <load_m>.
    Found 1-bit register for signal <store_m>.
    Found 1-bit register for signal <write_enable_m>.
    Found 5-bit register for signal <write_idx_m>.
    Found 1-bit register for signal <condition_met_m>.
    Found 1-bit register for signal <debug_exception_m>.
    Found 1-bit register for signal <non_debug_exception_m>.
    Found 32-bit register for signal <operand_w>.
    Found 1-bit register for signal <w_result_sel_load_w>.
    Found 1-bit register for signal <w_result_sel_mul_w>.
    Found 5-bit register for signal <write_idx_w>.
    Found 1-bit register for signal <write_enable_w>.
    Found 1-bit register for signal <debug_exception_w>.
    Found 1-bit register for signal <non_debug_exception_w>.
    Found 1-bit register for signal <use_buf>.
    Found 32-bit register for signal <reg_data_buf_0>.
    Found 32-bit register for signal <reg_data_buf_1>.
    Found 1-bit register for signal <regfile_raw_0>.
    Found 29-bit adder for signal <branch_target_d> created at line 41841.
    Found 32-bit 3-to-1 multiplexer for signal <d_result_1> created at line 41852.
    Found 1-bit 8-to-1 multiplexer for signal <condition_met_x> created at line 41889.
    Found 5-bit comparator equal for signal <write_idx_w[4]_instruction_f[25]_equal_1_o> created at line 41592
    Found 5-bit comparator equal for signal <write_idx_w[4]_instruction_f[20]_equal_2_o> created at line 41598
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_0_d[4]_equal_11_o> created at line 41779
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_0_d[4]_equal_13_o> created at line 41780
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_0_d[4]_equal_15_o> created at line 41781
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_1_d[4]_equal_17_o> created at line 41782
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_1_d[4]_equal_19_o> created at line 41783
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_1_d[4]_equal_21_o> created at line 41784
    Found 32-bit comparator equal for signal <cmp_zero> created at line 41883
    Found 1-bit comparator equal for signal <cmp_negative_cmp_overflow_equal_55_o> created at line 41896
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 441 D-type flip-flop(s).
	inferred  10 Comparator(s).
	inferred  74 Multiplexer(s).
Unit <lm32_cpu_medium_icache_debug> synthesized.

Synthesizing Unit <lm32_instruction_unit_medium_icache_debug>.
    Related source file is "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <i_rty_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 29-bit register for signal <pc_d>.
    Found 29-bit register for signal <pc_x>.
    Found 29-bit register for signal <pc_m>.
    Found 29-bit register for signal <pc_w>.
    Found 29-bit register for signal <restart_address>.
    Found 1-bit register for signal <i_cyc_o>.
    Found 1-bit register for signal <i_stb_o>.
    Found 32-bit register for signal <i_adr_o>.
    Found 3-bit register for signal <i_cti_o>.
    Found 1-bit register for signal <i_lock_o>.
    Found 32-bit register for signal <icache_refill_data>.
    Found 1-bit register for signal <icache_refill_ready>.
    Found 1-bit register for signal <i_we_o>.
    Found 4-bit register for signal <i_sel_o>.
    Found 1-bit register for signal <jtag_access>.
    Found 32-bit register for signal <i_dat_o>.
    Found 32-bit register for signal <instruction_d>.
    Found 29-bit register for signal <pc_f>.
    Found 29-bit adder for signal <pc_f[30]_GND_51_o_add_9_OUT> created at line 48969.
    Found 2-bit adder for signal <i_adr_o[3]_GND_51_o_add_58_OUT> created at line 49199.
    Found 8-bit 4-to-1 multiplexer for signal <jtag_read_data> created at line 49131.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 314 D-type flip-flop(s).
	inferred  17 Multiplexer(s).
Unit <lm32_instruction_unit_medium_icache_debug> synthesized.

Synthesizing Unit <lm32_icache_medium_icache_debug>.
    Related source file is "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <address_a<30:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <flush_set>.
    Found 29-bit register for signal <refill_address>.
    Found 1-bit register for signal <restart_request>.
    Found 2-bit register for signal <refill_offset>.
    Found 1-bit register for signal <refilling>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 18                                             |
    | Inputs             | 11                                             |
    | Outputs            | 8                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <flush_set[7]_GND_52_o_sub_22_OUT> created at line 46392.
    Found 2-bit adder for signal <refill_offset[3]_GND_52_o_add_59_OUT> created at line 46469.
    Found 20-bit comparator equal for signal <way_match> created at line 46274
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  41 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_icache_medium_icache_debug> synthesized.

Synthesizing Unit <lm32_ram_1>.
    Related source file is "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_lm32/src/lm32_ram.v".
        data_width = 32
        address_width = 10
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1024x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 10-bit register for signal <ra>.
    Summary:
	inferred   1 RAM(s).
	inferred  10 D-type flip-flop(s).
Unit <lm32_ram_1> synthesized.

Synthesizing Unit <lm32_ram_2>.
    Related source file is "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_lm32/src/lm32_ram.v".
        data_width = 20
        address_width = 8
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 256x20-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 8-bit register for signal <ra>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <lm32_ram_2> synthesized.

Synthesizing Unit <lm32_decoder_medium_icache_debug>.
    Related source file is "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v".
WARNING:Xst:647 - Input <instruction<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred  10 Multiplexer(s).
Unit <lm32_decoder_medium_icache_debug> synthesized.

Synthesizing Unit <lm32_load_store_unit_medium_icache_debug>.
    Related source file is "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v".
        associativity = 1
        sets = 512
        bytes_per_line = 16
        base_address = 0
        limit = 0
WARNING:Xst:647 - Input <load_store_address_x<31:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <stall_a> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <kill_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <store_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <store_q_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <d_rty_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <d_stb_o>.
    Found 32-bit register for signal <d_dat_o>.
    Found 32-bit register for signal <d_adr_o>.
    Found 4-bit register for signal <d_sel_o>.
    Found 1-bit register for signal <d_we_o>.
    Found 1-bit register for signal <d_lock_o>.
    Found 32-bit register for signal <wb_data_m>.
    Found 1-bit register for signal <wb_load_complete>.
    Found 1-bit register for signal <stall_wb_load>.
    Found 1-bit register for signal <sign_extend_m>.
    Found 2-bit register for signal <size_m>.
    Found 4-bit register for signal <byte_enable_m>.
    Found 32-bit register for signal <store_data_m>.
    Found 1-bit register for signal <wb_select_m>.
    Found 2-bit register for signal <size_w>.
    Found 32-bit register for signal <data_w>.
    Found 1-bit register for signal <sign_extend_w>.
    Found 1-bit register for signal <d_cyc_o>.
    Found 32-bit 3-to-1 multiplexer for signal <store_data_x> created at line 44142.
    Summary:
	inferred 180 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <lm32_load_store_unit_medium_icache_debug> synthesized.

Synthesizing Unit <lm32_adder>.
    Related source file is "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_lm32/src/lm32_adder.v".
    Summary:
	no macro.
Unit <lm32_adder> synthesized.

Synthesizing Unit <lm32_addsub>.
    Related source file is "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_lm32/src/lm32_addsub.v".
    Found 33-bit subtractor for signal <GND_58_o_GND_58_o_sub_3_OUT> created at line 69.
    Found 33-bit subtractor for signal <tmp_subResult> created at line 69.
    Found 33-bit adder for signal <n0025> created at line 68.
    Found 33-bit adder for signal <tmp_addResult> created at line 68.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <lm32_addsub> synthesized.

Synthesizing Unit <lm32_logic_op>.
    Related source file is "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_lm32/src/lm32_logic_op.v".
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<0>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<1>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<2>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<3>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<4>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<5>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<6>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<7>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<8>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<9>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<10>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<11>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<12>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<13>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<14>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<15>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<16>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<17>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<18>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<19>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<20>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<21>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<22>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<23>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<24>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<25>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<26>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<27>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<28>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<29>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<30>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<31>> created at line 72.
    Summary:
	inferred  32 Multiplexer(s).
Unit <lm32_logic_op> synthesized.

Synthesizing Unit <lm32_shifter>.
    Related source file is "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_lm32/src/lm32_shifter.v".
WARNING:Xst:647 - Input <operand_1_x<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <direction_m>.
    Found 32-bit register for signal <right_shift_result>.
    Found 64-bit shifter logical right for signal <n0028> created at line 128
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <lm32_shifter> synthesized.

Synthesizing Unit <lm32_multiplier>.
    Related source file is "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_lm32/platform/generic/lm32_multiplier.v".
    Found 16-bit register for signal <a1>.
    Found 16-bit register for signal <b0>.
    Found 16-bit register for signal <b1>.
    Found 16-bit register for signal <c0>.
    Found 16-bit register for signal <c1>.
    Found 16-bit register for signal <d1>.
    Found 16-bit register for signal <e1>.
    Found 16-bit register for signal <result0>.
    Found 16-bit register for signal <result1>.
    Found 16-bit register for signal <a0>.
    Found 16-bit adder for signal <n0077> created at line 115.
    Found 16-bit adder for signal <c1[15]_e1[15]_add_17_OUT> created at line 115.
    Found 16x16-bit multiplier for signal <a0[15]_b0[15]_MuLt_9_OUT> created at line 109.
    Found 16x16-bit multiplier for signal <n0055> created at line 110.
    Found 16x16-bit multiplier for signal <n0056> created at line 111.
    Summary:
	inferred   3 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred 160 D-type flip-flop(s).
Unit <lm32_multiplier> synthesized.

Synthesizing Unit <lm32_interrupt_medium_icache_debug>.
    Related source file is "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v".
        interrupts = 32
WARNING:Xst:647 - Input <csr_write_data<3:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <eie>.
    Found 1-bit register for signal <bie>.
    Found 32-bit register for signal <im>.
    Found 32-bit register for signal <asserted>.
    Found 11-bit register for signal <eie_delay>.
    Found 1-bit register for signal <ie>.
    Found 32-bit 3-to-1 multiplexer for signal <csr_read_data> created at line 50671.
    Summary:
	inferred  78 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
Unit <lm32_interrupt_medium_icache_debug> synthesized.

Synthesizing Unit <lm32_jtag_medium_icache_debug>.
    Related source file is "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v".
WARNING:Xst:647 - Input <csr_write_data<31:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <jtag_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <rx_update_r>.
    Found 1-bit register for signal <rx_update_r_r>.
    Found 1-bit register for signal <rx_update_r_r_r>.
    Found 4-bit register for signal <state>.
    Found 4-bit register for signal <command>.
    Found 8-bit register for signal <jtag_reg_d>.
    Found 1-bit register for signal <processing>.
    Found 1-bit register for signal <jtag_csr_write_enable>.
    Found 1-bit register for signal <jtag_read_enable>.
    Found 1-bit register for signal <jtag_write_enable>.
    Found 1-bit register for signal <jtag_break>.
    Found 1-bit register for signal <jtag_reset>.
    Found 8-bit register for signal <uart_tx_byte>.
    Found 1-bit register for signal <uart_tx_valid>.
    Found 8-bit register for signal <uart_rx_byte>.
    Found 1-bit register for signal <uart_rx_valid>.
    Found 8-bit register for signal <jtag_byte_4>.
    Found 8-bit register for signal <jtag_byte_3>.
    Found 8-bit register for signal <jtag_byte_2>.
    Found 8-bit register for signal <jtag_byte_1>.
    Found 8-bit register for signal <jtag_byte_0>.
    Found 1-bit register for signal <rx_update>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 36                                             |
    | Inputs             | 13                                             |
    | Outputs            | 8                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <jtag_byte_2[7]_GND_64_o_add_22_OUT> created at line 50090.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  80 D-type flip-flop(s).
	inferred  13 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_jtag_medium_icache_debug> synthesized.

Synthesizing Unit <lm32_debug_medium_icache_debug>.
    Related source file is "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v".
        breakpoints = 0
        watchpoints = 32'b00000000000000000000000000000100
WARNING:Xst:647 - Input <pc_x<30:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <wp_match_n<4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <wp<0><30>>.
    Found 1-bit register for signal <wp<0><29>>.
    Found 1-bit register for signal <wp<0><28>>.
    Found 1-bit register for signal <wp<0><27>>.
    Found 1-bit register for signal <wp<0><26>>.
    Found 1-bit register for signal <wp<0><25>>.
    Found 1-bit register for signal <wp<0><24>>.
    Found 1-bit register for signal <wp<0><23>>.
    Found 1-bit register for signal <wp<0><22>>.
    Found 1-bit register for signal <wp<0><21>>.
    Found 1-bit register for signal <wp<0><20>>.
    Found 1-bit register for signal <wp<0><19>>.
    Found 1-bit register for signal <wp<0><18>>.
    Found 1-bit register for signal <wp<0><17>>.
    Found 1-bit register for signal <wp<0><16>>.
    Found 1-bit register for signal <wp<0><15>>.
    Found 1-bit register for signal <wp<0><14>>.
    Found 1-bit register for signal <wp<0><13>>.
    Found 1-bit register for signal <wp<0><12>>.
    Found 1-bit register for signal <wp<0><11>>.
    Found 1-bit register for signal <wp<0><10>>.
    Found 1-bit register for signal <wp<0><9>>.
    Found 1-bit register for signal <wp<0><8>>.
    Found 1-bit register for signal <wp<0><7>>.
    Found 1-bit register for signal <wp<0><6>>.
    Found 1-bit register for signal <wp<0><5>>.
    Found 1-bit register for signal <wp<0><4>>.
    Found 1-bit register for signal <wp<0><3>>.
    Found 1-bit register for signal <wp<0><2>>.
    Found 1-bit register for signal <wp<0><1>>.
    Found 1-bit register for signal <wp<0><0>>.
    Found 1-bit register for signal <wpc_c<0><1>>.
    Found 1-bit register for signal <wpc_c<0><0>>.
    Found 1-bit register for signal <wp<1><31>>.
    Found 1-bit register for signal <wp<1><30>>.
    Found 1-bit register for signal <wp<1><29>>.
    Found 1-bit register for signal <wp<1><28>>.
    Found 1-bit register for signal <wp<1><27>>.
    Found 1-bit register for signal <wp<1><26>>.
    Found 1-bit register for signal <wp<1><25>>.
    Found 1-bit register for signal <wp<1><24>>.
    Found 1-bit register for signal <wp<1><23>>.
    Found 1-bit register for signal <wp<1><22>>.
    Found 1-bit register for signal <wp<1><21>>.
    Found 1-bit register for signal <wp<1><20>>.
    Found 1-bit register for signal <wp<1><19>>.
    Found 1-bit register for signal <wp<1><18>>.
    Found 1-bit register for signal <wp<1><17>>.
    Found 1-bit register for signal <wp<1><16>>.
    Found 1-bit register for signal <wp<1><15>>.
    Found 1-bit register for signal <wp<1><14>>.
    Found 1-bit register for signal <wp<1><13>>.
    Found 1-bit register for signal <wp<1><12>>.
    Found 1-bit register for signal <wp<1><11>>.
    Found 1-bit register for signal <wp<1><10>>.
    Found 1-bit register for signal <wp<1><9>>.
    Found 1-bit register for signal <wp<1><8>>.
    Found 1-bit register for signal <wp<1><7>>.
    Found 1-bit register for signal <wp<1><6>>.
    Found 1-bit register for signal <wp<1><5>>.
    Found 1-bit register for signal <wp<1><4>>.
    Found 1-bit register for signal <wp<1><3>>.
    Found 1-bit register for signal <wp<1><2>>.
    Found 1-bit register for signal <wp<1><1>>.
    Found 1-bit register for signal <wp<1><0>>.
    Found 1-bit register for signal <wpc_c<1><1>>.
    Found 1-bit register for signal <wpc_c<1><0>>.
    Found 1-bit register for signal <wp<2><31>>.
    Found 1-bit register for signal <wp<2><30>>.
    Found 1-bit register for signal <wp<2><29>>.
    Found 1-bit register for signal <wp<2><28>>.
    Found 1-bit register for signal <wp<2><27>>.
    Found 1-bit register for signal <wp<2><26>>.
    Found 1-bit register for signal <wp<2><25>>.
    Found 1-bit register for signal <wp<2><24>>.
    Found 1-bit register for signal <wp<2><23>>.
    Found 1-bit register for signal <wp<2><22>>.
    Found 1-bit register for signal <wp<2><21>>.
    Found 1-bit register for signal <wp<2><20>>.
    Found 1-bit register for signal <wp<2><19>>.
    Found 1-bit register for signal <wp<2><18>>.
    Found 1-bit register for signal <wp<2><17>>.
    Found 1-bit register for signal <wp<2><16>>.
    Found 1-bit register for signal <wp<2><15>>.
    Found 1-bit register for signal <wp<2><14>>.
    Found 1-bit register for signal <wp<2><13>>.
    Found 1-bit register for signal <wp<2><12>>.
    Found 1-bit register for signal <wp<2><11>>.
    Found 1-bit register for signal <wp<2><10>>.
    Found 1-bit register for signal <wp<2><9>>.
    Found 1-bit register for signal <wp<2><8>>.
    Found 1-bit register for signal <wp<2><7>>.
    Found 1-bit register for signal <wp<2><6>>.
    Found 1-bit register for signal <wp<2><5>>.
    Found 1-bit register for signal <wp<2><4>>.
    Found 1-bit register for signal <wp<2><3>>.
    Found 1-bit register for signal <wp<2><2>>.
    Found 1-bit register for signal <wp<2><1>>.
    Found 1-bit register for signal <wp<2><0>>.
    Found 1-bit register for signal <wpc_c<2><1>>.
    Found 1-bit register for signal <wpc_c<2><0>>.
    Found 1-bit register for signal <wp<3><31>>.
    Found 1-bit register for signal <wp<3><30>>.
    Found 1-bit register for signal <wp<3><29>>.
    Found 1-bit register for signal <wp<3><28>>.
    Found 1-bit register for signal <wp<3><27>>.
    Found 1-bit register for signal <wp<3><26>>.
    Found 1-bit register for signal <wp<3><25>>.
    Found 1-bit register for signal <wp<3><24>>.
    Found 1-bit register for signal <wp<3><23>>.
    Found 1-bit register for signal <wp<3><22>>.
    Found 1-bit register for signal <wp<3><21>>.
    Found 1-bit register for signal <wp<3><20>>.
    Found 1-bit register for signal <wp<3><19>>.
    Found 1-bit register for signal <wp<3><18>>.
    Found 1-bit register for signal <wp<3><17>>.
    Found 1-bit register for signal <wp<3><16>>.
    Found 1-bit register for signal <wp<3><15>>.
    Found 1-bit register for signal <wp<3><14>>.
    Found 1-bit register for signal <wp<3><13>>.
    Found 1-bit register for signal <wp<3><12>>.
    Found 1-bit register for signal <wp<3><11>>.
    Found 1-bit register for signal <wp<3><10>>.
    Found 1-bit register for signal <wp<3><9>>.
    Found 1-bit register for signal <wp<3><8>>.
    Found 1-bit register for signal <wp<3><7>>.
    Found 1-bit register for signal <wp<3><6>>.
    Found 1-bit register for signal <wp<3><5>>.
    Found 1-bit register for signal <wp<3><4>>.
    Found 1-bit register for signal <wp<3><3>>.
    Found 1-bit register for signal <wp<3><2>>.
    Found 1-bit register for signal <wp<3><1>>.
    Found 1-bit register for signal <wp<3><0>>.
    Found 1-bit register for signal <wpc_c<3><1>>.
    Found 1-bit register for signal <wpc_c<3><0>>.
    Found 1-bit register for signal <dc_re>.
    Found 3-bit register for signal <state>.
    Found 1-bit register for signal <dc_ss>.
    Found 1-bit register for signal <wp<0><31>>.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 36                                             |
    | Inputs             | 8                                              |
    | Outputs            | 4                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit comparator equal for signal <wp[0][31]_load_store_address_x[31]_equal_2_o> created at line 47900
    Found 32-bit comparator equal for signal <wp[1][31]_load_store_address_x[31]_equal_3_o> created at line 47900
    Found 32-bit comparator equal for signal <wp[2][31]_load_store_address_x[31]_equal_4_o> created at line 47900
    Found 32-bit comparator equal for signal <wp[3][31]_load_store_address_x[31]_equal_5_o> created at line 47900
    Summary:
	inferred 138 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  35 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_debug_medium_icache_debug> synthesized.

Synthesizing Unit <lm32_dp_ram>.
    Related source file is "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_lm32/src/lm32_dp_ram.v".
        addr_width = 5
        addr_depth = 32
        data_width = 32
WARNING:Xst:647 - Input <rst_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32x32-bit dual-port RAM <Mram_ram> for signal <ram>.
    Found 5-bit register for signal <raddr_r>.
    Summary:
	inferred   1 RAM(s).
	inferred   5 D-type flip-flop(s).
Unit <lm32_dp_ram> synthesized.

Synthesizing Unit <jtag_cores>.
    Related source file is "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_lm32/src/jtag_cores.v".
    Found 11-bit register for signal <jtag_latched>.
    Found 11-bit register for signal <jtag_shift>.
    Summary:
	inferred  22 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <jtag_cores> synthesized.

Synthesizing Unit <jtag_tap>.
    Related source file is "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_lm32/platform/generic/jtag_tap.v".
WARNING:Xst:647 - Input <tdo> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <jtag_tap> synthesized.

Synthesizing Unit <xwb_dpram>.
    Related source file is "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd".
        g_size = 16384
        g_init_file = "../../top/ml_605_dbe/dbe_demo/sw/main.ram"
        g_init_value = ""
        g_must_have_init_file = true
        g_slave1_interface_mode = pipelined
        g_slave2_interface_mode = pipelined
        g_slave1_granularity = byte
        g_slave2_granularity = byte
INFO:Xst:3210 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 80: Output port <sl_dat_o> of the instance <U_Adapter1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 80: Output port <ma_adr_o> of the instance <U_Adapter1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 80: Output port <ma_dat_o> of the instance <U_Adapter1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 80: Output port <ma_sel_o> of the instance <U_Adapter1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 80: Output port <sl_err_o> of the instance <U_Adapter1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 80: Output port <sl_rty_o> of the instance <U_Adapter1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 80: Output port <sl_ack_o> of the instance <U_Adapter1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 80: Output port <sl_stall_o> of the instance <U_Adapter1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 80: Output port <sl_int_o> of the instance <U_Adapter1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 80: Output port <ma_cyc_o> of the instance <U_Adapter1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 80: Output port <ma_stb_o> of the instance <U_Adapter1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 80: Output port <ma_we_o> of the instance <U_Adapter1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 96: Output port <sl_dat_o> of the instance <U_Adapter2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 96: Output port <ma_adr_o> of the instance <U_Adapter2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 96: Output port <ma_dat_o> of the instance <U_Adapter2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 96: Output port <ma_sel_o> of the instance <U_Adapter2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 96: Output port <sl_err_o> of the instance <U_Adapter2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 96: Output port <sl_rty_o> of the instance <U_Adapter2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 96: Output port <sl_ack_o> of the instance <U_Adapter2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 96: Output port <sl_stall_o> of the instance <U_Adapter2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 96: Output port <sl_int_o> of the instance <U_Adapter2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 96: Output port <ma_cyc_o> of the instance <U_Adapter2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 96: Output port <ma_stb_o> of the instance <U_Adapter2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 96: Output port <ma_we_o> of the instance <U_Adapter2> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <slave1_out_int> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <slave2_out_int> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <slave2_out_ack>.
    Found 1-bit register for signal <slave1_out_ack>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <xwb_dpram> synthesized.

Synthesizing Unit <wb_slave_adapter_1>.
    Related source file is "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_slave_adapter/wb_slave_adapter.vhd".
        g_master_use_struct = true
        g_master_mode = pipelined
        g_master_granularity = word
        g_slave_use_struct = true
        g_slave_mode = pipelined
        g_slave_granularity = byte
WARNING:Xst:647 - Input <sl_adr_i<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sl_dat_i<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sl_sel_i<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_dat_i<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk_sys_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_n_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sl_cyc_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sl_stb_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sl_we_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_err_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_rty_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_ack_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_stall_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_int_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <ma_adr_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ma_dat_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ma_sel_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ma_cyc_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ma_stb_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ma_we_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <wb_slave_adapter_1> synthesized.

Synthesizing Unit <generic_dpram>.
    Related source file is "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/xilinx/generic_dpram.vhd".
        g_data_width = 32
        g_size = 16384
        g_with_byte_enable = true
        g_addr_conflict_resolution = "read_first"
        g_init_file = "../../top/ml_605_dbe/dbe_demo/sw/main.ram"
        g_init_value = ""
        g_dual_clock = false
        g_fail_if_file_not_found = true
WARNING:Xst:647 - Input <clkb_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <generic_dpram> synthesized.

Synthesizing Unit <generic_dpram_sameclock>.
    Related source file is "/home/lerwys/BPM_Project/cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd".
        g_data_width = 32
        g_size = 16384
        g_with_byte_enable = true
        g_addr_conflict_resolution = "read_first"
        g_init_file = "../../top/ml_605_dbe/dbe_demo/sw/main.ram"
        g_init_value = ""
        g_fail_if_file_not_found = true
WARNING:Xst:647 - Input <rst_n_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16384x32-bit dual-port RAM <Mram_ram> for signal <ram>.
    Found 32-bit register for signal <qb_o>.
    Found 32-bit register for signal <qa_o>.
    Summary:
	inferred   1 RAM(s).
	inferred  64 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <generic_dpram_sameclock> synthesized.

Synthesizing Unit <xwb_gpio_port>.
    Related source file is "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_gpio_port/xwb_gpio_port.vhd".
        g_interface_mode = classic
        g_address_granularity = word
        g_num_pins = 8
        g_with_builtin_tristates = false
WARNING:Xst:647 - Input <slave_i_adr<31:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <desc_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <xwb_gpio_port> synthesized.

Synthesizing Unit <wb_gpio_port>.
    Related source file is "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd".
        g_interface_mode = classic
        g_address_granularity = word
        g_num_pins = 8
        g_with_builtin_tristates = false
INFO:Xst:3210 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 97: Output port <slave_o_dat> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 97: Output port <ma_adr_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 97: Output port <ma_dat_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 97: Output port <ma_sel_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 97: Output port <sl_err_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 97: Output port <sl_rty_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 97: Output port <sl_int_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 97: Output port <slave_o_ack> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 97: Output port <slave_o_err> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 97: Output port <slave_o_rty> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 97: Output port <slave_o_stall> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 97: Output port <slave_o_int> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 97: Output port <ma_cyc_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 97: Output port <ma_stb_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 97: Output port <ma_we_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 123: Output port <npulse_o> of the instance <GEN_SYNC_FFS[0].INPUT_SYNC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 123: Output port <ppulse_o> of the instance <GEN_SYNC_FFS[0].INPUT_SYNC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 123: Output port <npulse_o> of the instance <GEN_SYNC_FFS[1].INPUT_SYNC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 123: Output port <ppulse_o> of the instance <GEN_SYNC_FFS[1].INPUT_SYNC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 123: Output port <npulse_o> of the instance <GEN_SYNC_FFS[2].INPUT_SYNC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 123: Output port <ppulse_o> of the instance <GEN_SYNC_FFS[2].INPUT_SYNC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 123: Output port <npulse_o> of the instance <GEN_SYNC_FFS[3].INPUT_SYNC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 123: Output port <ppulse_o> of the instance <GEN_SYNC_FFS[3].INPUT_SYNC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 123: Output port <npulse_o> of the instance <GEN_SYNC_FFS[4].INPUT_SYNC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 123: Output port <ppulse_o> of the instance <GEN_SYNC_FFS[4].INPUT_SYNC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 123: Output port <npulse_o> of the instance <GEN_SYNC_FFS[5].INPUT_SYNC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 123: Output port <ppulse_o> of the instance <GEN_SYNC_FFS[5].INPUT_SYNC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 123: Output port <npulse_o> of the instance <GEN_SYNC_FFS[6].INPUT_SYNC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 123: Output port <ppulse_o> of the instance <GEN_SYNC_FFS[6].INPUT_SYNC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 123: Output port <npulse_o> of the instance <GEN_SYNC_FFS[7].INPUT_SYNC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 123: Output port <ppulse_o> of the instance <GEN_SYNC_FFS[7].INPUT_SYNC> is unconnected or connected to loadless signal.
WARNING:Xst:2563 - Inout <gpio_b> is never assigned. Tied to value Z.
WARNING:Xst:653 - Signal <gpio_in_synced<31:8>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 32-bit register for signal <out_reg>.
    Found 32-bit register for signal <wb_out_dat>.
    Found 1-bit register for signal <ack_int>.
    Found 32-bit register for signal <dir_reg>.
    Found 8x1-bit Read Only RAM for signal <write_mask<0>>
    Found 8-bit tristate buffer for signal <gpio_b> created at line 56
    Summary:
	inferred   1 RAM(s).
	inferred  97 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   1 Tristate(s).
Unit <wb_gpio_port> synthesized.

Synthesizing Unit <wb_slave_adapter_2>.
    Related source file is "/home/lerwys/BPM_Project/cores/general-cores/modules/wishbone/wb_slave_adapter/wb_slave_adapter.vhd".
        g_master_use_struct = true
        g_master_mode = classic
        g_master_granularity = word
        g_slave_use_struct = false
        g_slave_mode = classic
        g_slave_granularity = word
WARNING:Xst:647 - Input <slave_i_adr<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_sel<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_dat<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_dat_i<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk_sys_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_n_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_cyc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_stb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_we> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_err_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_rty_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_ack_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_stall_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_int_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <ma_adr_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ma_dat_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ma_sel_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ma_cyc_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ma_stb_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ma_we_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <wb_slave_adapter_2> synthesized.

Synthesizing Unit <gc_sync_ffs>.
    Related source file is "/home/lerwys/BPM_Project/cores/general-cores/modules/common/gc_sync_ffs.vhd".
        g_sync_edge = "positive"
    Register <synced_o> equivalent to <sync2> has been removed
    Found 1-bit register for signal <sync1>.
    Found 1-bit register for signal <sync2>.
    Found 1-bit register for signal <npulse_o>.
    Found 1-bit register for signal <ppulse_o>.
    Found 1-bit register for signal <sync0>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <gc_sync_ffs> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 8
 1024x32-bit dual-port RAM                             : 1
 128x32-bit single-port Read Only RAM                  : 1
 16384x32-bit dual-port RAM                            : 1
 256x20-bit dual-port RAM                              : 1
 32x32-bit dual-port RAM                               : 2
 8x1-bit single-port Read Only RAM                     : 2
# Multipliers                                          : 3
 16x16-bit multiplier                                  : 3
# Adders/Subtractors                                   : 17
 10-bit adder                                          : 1
 16-bit adder                                          : 3
 2-bit adder                                           : 2
 2-bit subtractor                                      : 1
 29-bit adder                                          : 2
 3-bit subtractor                                      : 1
 32-bit adder                                          : 2
 33-bit adder                                          : 2
 33-bit subtractor                                     : 2
 8-bit subtractor                                      : 1
# Registers                                            : 273
 1-bit register                                        : 183
 10-bit register                                       : 2
 11-bit register                                       : 3
 16-bit register                                       : 6
 2-bit register                                        : 4
 23-bit register                                       : 2
 29-bit register                                       : 9
 3-bit register                                        : 4
 32-bit register                                       : 36
 4-bit register                                        : 5
 5-bit register                                        : 6
 6-bit register                                        : 2
 7-bit register                                        : 1
 8-bit register                                        : 10
# Comparators                                          : 15
 1-bit comparator equal                                : 1
 20-bit comparator equal                               : 1
 32-bit comparator equal                               : 5
 5-bit comparator equal                                : 8
# Multiplexers                                         : 319
 1-bit 2-to-1 multiplexer                              : 186
 1-bit 4-to-1 multiplexer                              : 32
 1-bit 8-to-1 multiplexer                              : 1
 11-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 4
 23-bit 2-to-1 multiplexer                             : 2
 29-bit 2-to-1 multiplexer                             : 7
 3-bit 2-to-1 multiplexer                              : 6
 32-bit 2-to-1 multiplexer                             : 54
 32-bit 3-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 3
 5-bit 2-to-1 multiplexer                              : 4
 6-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 12
 8-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 64-bit shifter logical right                          : 1
# Tristates                                            : 2
 8-bit tristate buffer                                 : 2
# FSMs                                                 : 3
# Xors                                                 : 74
 1-bit xor2                                            : 64
 32-bit xor2                                           : 10

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <i_dat_o_0> in Unit <instruction_unit> is equivalent to the following 3 FFs/Latches, which will be removed : <i_dat_o_8> <i_dat_o_16> <i_dat_o_24> 
INFO:Xst:2261 - The FF/Latch <i_dat_o_1> in Unit <instruction_unit> is equivalent to the following 3 FFs/Latches, which will be removed : <i_dat_o_9> <i_dat_o_17> <i_dat_o_25> 
INFO:Xst:2261 - The FF/Latch <i_dat_o_2> in Unit <instruction_unit> is equivalent to the following 3 FFs/Latches, which will be removed : <i_dat_o_10> <i_dat_o_18> <i_dat_o_26> 
INFO:Xst:2261 - The FF/Latch <i_dat_o_3> in Unit <instruction_unit> is equivalent to the following 3 FFs/Latches, which will be removed : <i_dat_o_11> <i_dat_o_19> <i_dat_o_27> 
INFO:Xst:2261 - The FF/Latch <i_dat_o_4> in Unit <instruction_unit> is equivalent to the following 3 FFs/Latches, which will be removed : <i_dat_o_12> <i_dat_o_20> <i_dat_o_28> 
INFO:Xst:2261 - The FF/Latch <i_dat_o_5> in Unit <instruction_unit> is equivalent to the following 3 FFs/Latches, which will be removed : <i_dat_o_13> <i_dat_o_21> <i_dat_o_29> 
INFO:Xst:2261 - The FF/Latch <i_dat_o_6> in Unit <instruction_unit> is equivalent to the following 3 FFs/Latches, which will be removed : <i_dat_o_14> <i_dat_o_22> <i_dat_o_30> 
INFO:Xst:2261 - The FF/Latch <i_dat_o_7> in Unit <instruction_unit> is equivalent to the following 3 FFs/Latches, which will be removed : <i_dat_o_15> <i_dat_o_23> <i_dat_o_31> 
WARNING:Xst:1710 - FF/Latch <ip_25> (without init value) has a constant value of 0 in block <interrupt_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_24> (without init value) has a constant value of 0 in block <interrupt_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_23> (without init value) has a constant value of 0 in block <interrupt_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_22> (without init value) has a constant value of 0 in block <interrupt_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_21> (without init value) has a constant value of 0 in block <interrupt_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_20> (without init value) has a constant value of 0 in block <interrupt_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_19> (without init value) has a constant value of 0 in block <interrupt_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_18> (without init value) has a constant value of 0 in block <interrupt_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_17> (without init value) has a constant value of 0 in block <interrupt_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_16> (without init value) has a constant value of 0 in block <interrupt_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_15> (without init value) has a constant value of 0 in block <interrupt_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_14> (without init value) has a constant value of 0 in block <interrupt_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_13> (without init value) has a constant value of 0 in block <interrupt_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_12> (without init value) has a constant value of 0 in block <interrupt_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_11> (without init value) has a constant value of 0 in block <interrupt_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_10> (without init value) has a constant value of 0 in block <interrupt_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_9> (without init value) has a constant value of 0 in block <interrupt_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_8> (without init value) has a constant value of 0 in block <interrupt_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_7> (without init value) has a constant value of 0 in block <interrupt_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_6> (without init value) has a constant value of 0 in block <interrupt_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_5> (without init value) has a constant value of 0 in block <interrupt_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_4> (without init value) has a constant value of 0 in block <interrupt_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_3> (without init value) has a constant value of 0 in block <interrupt_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_2> (without init value) has a constant value of 0 in block <interrupt_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_1> (without init value) has a constant value of 0 in block <interrupt_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sync0> (without init value) has a constant value of 0 in block <GEN_SYNC_FFS[7].INPUT_SYNC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sync0> (without init value) has a constant value of 0 in block <GEN_SYNC_FFS[6].INPUT_SYNC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sync0> (without init value) has a constant value of 0 in block <GEN_SYNC_FFS[5].INPUT_SYNC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sync0> (without init value) has a constant value of 0 in block <GEN_SYNC_FFS[4].INPUT_SYNC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sync0> (without init value) has a constant value of 0 in block <GEN_SYNC_FFS[3].INPUT_SYNC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sync0> (without init value) has a constant value of 0 in block <GEN_SYNC_FFS[2].INPUT_SYNC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sync0> (without init value) has a constant value of 0 in block <GEN_SYNC_FFS[1].INPUT_SYNC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sync0> (without init value) has a constant value of 0 in block <GEN_SYNC_FFS[0].INPUT_SYNC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <jtag_shift_10> (without init value) has a constant value of 0 in block <jtag_cores>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <jtag_shift_9> (without init value) has a constant value of 0 in block <jtag_cores>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <jtag_shift_8> (without init value) has a constant value of 0 in block <jtag_cores>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <jtag_shift_7> (without init value) has a constant value of 0 in block <jtag_cores>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <jtag_shift_6> (without init value) has a constant value of 0 in block <jtag_cores>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <jtag_shift_5> (without init value) has a constant value of 0 in block <jtag_cores>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <jtag_shift_4> (without init value) has a constant value of 0 in block <jtag_cores>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <jtag_shift_3> (without init value) has a constant value of 0 in block <jtag_cores>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <jtag_shift_2> (without init value) has a constant value of 0 in block <jtag_cores>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <jtag_shift_1> (without init value) has a constant value of 0 in block <jtag_cores>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <jtag_shift_0> (without init value) has a constant value of 0 in block <jtag_cores>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_31> (without init value) has a constant value of 0 in block <interrupt_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_30> (without init value) has a constant value of 0 in block <interrupt_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_29> (without init value) has a constant value of 0 in block <interrupt_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_28> (without init value) has a constant value of 0 in block <interrupt_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_27> (without init value) has a constant value of 0 in block <interrupt_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_26> (without init value) has a constant value of 0 in block <interrupt_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <uart_rx_byte_0> (without init value) has a constant value of 0 in block <jtag>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <jtag_byte_1_7> (without init value) has a constant value of 0 in block <jtag>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <jtag_byte_1_6> (without init value) has a constant value of 0 in block <jtag>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <jtag_byte_1_5> (without init value) has a constant value of 0 in block <jtag>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <jtag_byte_1_4> (without init value) has a constant value of 0 in block <jtag>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <jtag_byte_1_3> (without init value) has a constant value of 0 in block <jtag>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <jtag_byte_1_2> (without init value) has a constant value of 0 in block <jtag>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <jtag_byte_1_1> (without init value) has a constant value of 0 in block <jtag>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <jtag_byte_1_0> (without init value) has a constant value of 0 in block <jtag>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <jtag_byte_4_7> (without init value) has a constant value of 0 in block <jtag>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <jtag_byte_4_6> (without init value) has a constant value of 0 in block <jtag>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <jtag_byte_4_5> (without init value) has a constant value of 0 in block <jtag>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <jtag_byte_4_4> (without init value) has a constant value of 0 in block <jtag>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <jtag_byte_4_3> (without init value) has a constant value of 0 in block <jtag>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <jtag_byte_4_2> (without init value) has a constant value of 0 in block <jtag>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <jtag_byte_4_1> (without init value) has a constant value of 0 in block <jtag>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <jtag_byte_4_0> (without init value) has a constant value of 0 in block <jtag>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <jtag_byte_0_7> (without init value) has a constant value of 0 in block <jtag>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <jtag_byte_0_6> (without init value) has a constant value of 0 in block <jtag>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <jtag_byte_0_5> (without init value) has a constant value of 0 in block <jtag>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <jtag_byte_0_4> (without init value) has a constant value of 0 in block <jtag>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <jtag_byte_0_3> (without init value) has a constant value of 0 in block <jtag>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <jtag_byte_0_2> (without init value) has a constant value of 0 in block <jtag>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <jtag_byte_0_1> (without init value) has a constant value of 0 in block <jtag>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <jtag_byte_0_0> (without init value) has a constant value of 0 in block <jtag>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_dat_o_1> (without init value) has a constant value of 0 in block <instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_dat_o_2> (without init value) has a constant value of 0 in block <instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_dat_o_3> (without init value) has a constant value of 0 in block <instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_dat_o_4> (without init value) has a constant value of 0 in block <instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_dat_o_5> (without init value) has a constant value of 0 in block <instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_dat_o_6> (without init value) has a constant value of 0 in block <instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_dat_o_7> (without init value) has a constant value of 0 in block <instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_dat_o_0> (without init value) has a constant value of 0 in block <instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_0> (without init value) has a constant value of 0 in block <interrupt_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <jtag_reset> (without init value) has a constant value of 0 in block <jtag>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <jtag_break> (without init value) has a constant value of 0 in block <jtag>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <uart_rx_byte_1> (without init value) has a constant value of 0 in block <jtag>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <uart_rx_byte_2> (without init value) has a constant value of 0 in block <jtag>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <uart_rx_byte_3> (without init value) has a constant value of 0 in block <jtag>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <uart_rx_byte_4> (without init value) has a constant value of 0 in block <jtag>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <uart_rx_byte_5> (without init value) has a constant value of 0 in block <jtag>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <uart_rx_byte_6> (without init value) has a constant value of 0 in block <jtag>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <uart_rx_byte_7> (without init value) has a constant value of 0 in block <jtag>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_update> (without init value) has a constant value of 0 in block <jtag>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <command_0> (without init value) has a constant value of 0 in block <jtag>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <command_1> (without init value) has a constant value of 0 in block <jtag>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <command_2> (without init value) has a constant value of 0 in block <jtag>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <command_3> (without init value) has a constant value of 0 in block <jtag>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sync1> (without init value) has a constant value of 0 in block <GEN_SYNC_FFS[5].INPUT_SYNC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sync1> (without init value) has a constant value of 0 in block <GEN_SYNC_FFS[6].INPUT_SYNC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sync1> (without init value) has a constant value of 0 in block <GEN_SYNC_FFS[4].INPUT_SYNC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sync1> (without init value) has a constant value of 0 in block <GEN_SYNC_FFS[3].INPUT_SYNC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sync1> (without init value) has a constant value of 0 in block <GEN_SYNC_FFS[7].INPUT_SYNC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sync1> (without init value) has a constant value of 0 in block <GEN_SYNC_FFS[2].INPUT_SYNC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sync1> (without init value) has a constant value of 0 in block <GEN_SYNC_FFS[1].INPUT_SYNC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_update_r> (without init value) has a constant value of 0 in block <jtag>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <jtag_latched_0> (without init value) has a constant value of 0 in block <jtag_cores>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <jtag_latched_1> (without init value) has a constant value of 0 in block <jtag_cores>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <jtag_latched_2> (without init value) has a constant value of 0 in block <jtag_cores>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <jtag_latched_3> (without init value) has a constant value of 0 in block <jtag_cores>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <jtag_latched_4> (without init value) has a constant value of 0 in block <jtag_cores>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <jtag_latched_5> (without init value) has a constant value of 0 in block <jtag_cores>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <jtag_latched_6> (without init value) has a constant value of 0 in block <jtag_cores>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <jtag_latched_7> (without init value) has a constant value of 0 in block <jtag_cores>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <jtag_latched_8> (without init value) has a constant value of 0 in block <jtag_cores>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <jtag_latched_9> (without init value) has a constant value of 0 in block <jtag_cores>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <jtag_latched_10> (without init value) has a constant value of 0 in block <jtag_cores>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sync1> (without init value) has a constant value of 0 in block <GEN_SYNC_FFS[0].INPUT_SYNC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sync2> (without init value) has a constant value of 0 in block <GEN_SYNC_FFS[2].INPUT_SYNC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sync2> (without init value) has a constant value of 0 in block <GEN_SYNC_FFS[3].INPUT_SYNC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sync2> (without init value) has a constant value of 0 in block <GEN_SYNC_FFS[1].INPUT_SYNC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sync2> (without init value) has a constant value of 0 in block <GEN_SYNC_FFS[4].INPUT_SYNC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sync2> (without init value) has a constant value of 0 in block <GEN_SYNC_FFS[5].INPUT_SYNC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sync2> (without init value) has a constant value of 0 in block <GEN_SYNC_FFS[0].INPUT_SYNC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sync2> (without init value) has a constant value of 0 in block <GEN_SYNC_FFS[6].INPUT_SYNC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_update_r_r> (without init value) has a constant value of 0 in block <jtag>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sync2> (without init value) has a constant value of 0 in block <GEN_SYNC_FFS[7].INPUT_SYNC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_update_r_r_r> (without init value) has a constant value of 0 in block <jtag>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <dc_ss> is unconnected in block <hw_debug>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <processing> is unconnected in block <jtag>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <jtag_reg_d_0> is unconnected in block <jtag>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <jtag_reg_d_1> is unconnected in block <jtag>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <jtag_reg_d_2> is unconnected in block <jtag>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <jtag_reg_d_3> is unconnected in block <jtag>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <jtag_reg_d_4> is unconnected in block <jtag>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <jtag_reg_d_5> is unconnected in block <jtag>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <jtag_reg_d_6> is unconnected in block <jtag>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <uart_tx_byte_0> is unconnected in block <jtag>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <uart_tx_byte_1> is unconnected in block <jtag>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <uart_tx_byte_2> is unconnected in block <jtag>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <uart_tx_byte_3> is unconnected in block <jtag>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <uart_tx_byte_4> is unconnected in block <jtag>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <uart_tx_byte_5> is unconnected in block <jtag>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <uart_tx_byte_6> is unconnected in block <jtag>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <uart_tx_byte_7> is unconnected in block <jtag>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <jtag_reg_d_7> is unconnected in block <jtag>.
WARNING:Xst:1290 - Hierarchical block <jtag_tap> is unconnected in block <jtag_cores>.
   It will be removed from the design.
WARNING:Xst:1710 - FF/Latch <jtag_byte_3_0> (without init value) has a constant value of 0 in block <jtag>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <jtag_byte_3_1> (without init value) has a constant value of 0 in block <jtag>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <jtag_byte_3_2> (without init value) has a constant value of 0 in block <jtag>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <jtag_byte_3_3> (without init value) has a constant value of 0 in block <jtag>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <jtag_byte_3_4> (without init value) has a constant value of 0 in block <jtag>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <jtag_byte_3_5> (without init value) has a constant value of 0 in block <jtag>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <jtag_byte_3_6> (without init value) has a constant value of 0 in block <jtag>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <jtag_byte_3_7> (without init value) has a constant value of 0 in block <jtag>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <jtag_byte_2_0> (without init value) has a constant value of 0 in block <jtag>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <jtag_byte_2_1> (without init value) has a constant value of 0 in block <jtag>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <jtag_byte_2_2> (without init value) has a constant value of 0 in block <jtag>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <jtag_byte_2_3> (without init value) has a constant value of 0 in block <jtag>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <jtag_byte_2_4> (without init value) has a constant value of 0 in block <jtag>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <jtag_byte_2_5> (without init value) has a constant value of 0 in block <jtag>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <jtag_byte_2_6> (without init value) has a constant value of 0 in block <jtag>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <jtag_byte_2_7> (without init value) has a constant value of 0 in block <jtag>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <gc_reset>.
The following registers are absorbed into counter <locked_count>: 1 register on signal <locked_count>.
Unit <gc_reset> synthesized (advanced).

Synthesizing (advanced) Unit <generic_dpram_sameclock>.
INFO:Xst:3226 - The RAM <Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <qa_o> <qb_o>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16384-word x 32-bit                 |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA<3>         | connected to signal <s_we_a<3>>     | high     |
    |     weA<2>         | connected to signal <s_we_a<2>>     | high     |
    |     weA<1>         | connected to signal <s_we_a<1>>     | high     |
    |     weA<0>         | connected to signal <s_we_a<0>>     | high     |
    |     addrA          | connected to signal <aa_i>          |          |
    |     diA            | connected to signal <da_i>          |          |
    |     doA            | connected to signal <qa_o>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16384-word x 32-bit                 |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk_i>         | rise     |
    |     weB<3>         | connected to signal <s_we_b<3>>     | high     |
    |     weB<2>         | connected to signal <s_we_b<2>>     | high     |
    |     weB<1>         | connected to signal <s_we_b<1>>     | high     |
    |     weB<0>         | connected to signal <s_we_b<0>>     | high     |
    |     addrB          | connected to signal <ab_i>          |          |
    |     diB            | connected to signal <db_i>          |          |
    |     doB            | connected to signal <qb_o>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <generic_dpram_sameclock> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_cpu_medium_icache_debug>.
INFO:Xst:3226 - The RAM <reg_0/Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <reg_0/raddr_r>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <reg_write_enable_q_w> | high     |
    |     addrA          | connected to signal <write_idx_w>   |          |
    |     diA            | connected to signal <w_result>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk_i>         | rise     |
    |     addrB          | connected to signal <instruction_f<25:21>> |          |
    |     doB            | connected to signal <regfile_data_0> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <reg_1/Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <reg_1/raddr_r>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <reg_write_enable_q_w> | high     |
    |     addrA          | connected to signal <write_idx_w>   |          |
    |     diA            | connected to signal <w_result>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk_i>         | rise     |
    |     addrB          | connected to signal <instruction_f<20:16>> |          |
    |     doB            | connected to signal <regfile_data_1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <lm32_cpu_medium_icache_debug> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_icache_medium_icache_debug>.
The following registers are absorbed into counter <flush_set>: 1 register on signal <flush_set>.
INFO:Xst:3226 - The RAM <memories[0].way_0_data_ram/Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memories[0].way_0_data_ram/ra>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <way_mem_we>    | high     |
    |     addrA          | connected to signal <(refill_address<11:4>,refill_offset)> |          |
    |     diA            | connected to signal <refill_data>   |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk_i>         | rise     |
    |     addrB          | connected to signal <address_a>     |          |
    |     doB            | connected to signal <way_data<0>>   |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <lm32_icache_medium_icache_debug> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_multiplier>.
	Multiplier <Mmult_n0056> in block <lm32_multiplier> and adder/subtractor <Madd_c1[15]_e1[15]_add_17_OUT> in block <lm32_multiplier> are combined into a MAC<Maddsub_n0056>.
	The following registers are also absorbed by the MAC: <e1> in block <lm32_multiplier>, <result1,result0> in block <lm32_multiplier>.
	Multiplier <Mmult_n0055> in block <lm32_multiplier> and adder/subtractor <Madd_n0077> in block <lm32_multiplier> are combined into a MAC<Maddsub_n0055>.
	The following registers are also absorbed by the MAC: <d1> in block <lm32_multiplier>.
	Found pipelined multiplier on signal <a0[15]_b0[15]_MuLt_9_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_a0[15]_b0[15]_MuLt_9_OUT by adding 1 register level(s).
Unit <lm32_multiplier> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_ram_2>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <ra>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 20-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <write_clk>     | rise     |
    |     weA            | connected to signal <write_enable>  | high     |
    |     addrA          | connected to signal <write_address> |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 20-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <read_clk>      | rise     |
    |     addrB          | connected to signal <read_address>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <lm32_ram_2> synthesized (advanced).

Synthesizing (advanced) Unit <sdb_rom>.
INFO:Xst:3226 - The RAM <Mram_rom> will be implemented as a BLOCK RAM, absorbing the following register(s): <adr_reg>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk_sys_i>     | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <slave_i_adr>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <sdb_rom> synthesized (advanced).

Synthesizing (advanced) Unit <wb_gpio_port>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_write_mask<0>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <wb_in_adr<5:3>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <write_mask>    |          |
    -----------------------------------------------------------------------
Unit <wb_gpio_port> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 8
 1024x32-bit dual-port block RAM                       : 1
 128x32-bit single-port block Read Only RAM            : 1
 16384x32-bit dual-port block RAM                      : 1
 256x20-bit dual-port block RAM                        : 1
 32x32-bit dual-port block RAM                         : 2
 8x1-bit single-port distributed Read Only RAM         : 2
# MACs                                                 : 2
 16x16-to-16-bit MAC                                   : 2
# Multipliers                                          : 1
 16x16-bit registered multiplier                       : 1
# Adders/Subtractors                                   : 11
 1-bit subtractor                                      : 1
 16-bit adder                                          : 1
 2-bit adder                                           : 2
 29-bit adder                                          : 2
 3-bit subtractor                                      : 1
 32-bit adder                                          : 2
 33-bit adder carry in                                 : 1
 33-bit subtractor borrow in                           : 1
# Counters                                             : 2
 10-bit up counter                                     : 1
 8-bit down counter                                    : 1
# Registers                                            : 1781
 Flip-Flops                                            : 1781
# Comparators                                          : 15
 1-bit comparator equal                                : 1
 20-bit comparator equal                               : 1
 32-bit comparator equal                               : 5
 5-bit comparator equal                                : 8
# Multiplexers                                         : 591
 1-bit 2-to-1 multiplexer                              : 477
 1-bit 4-to-1 multiplexer                              : 32
 1-bit 8-to-1 multiplexer                              : 1
 11-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 4
 23-bit 2-to-1 multiplexer                             : 2
 29-bit 2-to-1 multiplexer                             : 7
 3-bit 2-to-1 multiplexer                              : 5
 32-bit 2-to-1 multiplexer                             : 45
 32-bit 3-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 3
 5-bit 2-to-1 multiplexer                              : 4
 6-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 4
 8-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 64-bit shifter logical right                          : 1
# FSMs                                                 : 3
# Xors                                                 : 74
 1-bit xor2                                            : 64
 32-bit xor2                                           : 10

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <ip_31> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache_debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_30> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache_debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_29> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache_debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_28> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache_debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_27> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache_debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_26> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache_debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_25> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache_debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_24> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache_debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_23> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache_debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_22> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache_debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_21> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache_debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_20> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache_debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_19> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache_debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_18> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache_debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_17> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache_debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_16> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache_debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_15> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache_debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_14> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache_debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_13> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache_debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_12> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache_debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_11> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache_debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_10> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache_debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_9> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache_debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_8> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache_debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_7> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache_debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_6> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache_debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_5> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache_debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_4> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache_debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_3> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache_debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_2> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache_debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_1> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache_debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_0> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache_debug>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <i_dat_o_0> in Unit <lm32_instruction_unit_medium_icache_debug> is equivalent to the following 3 FFs/Latches, which will be removed : <i_dat_o_8> <i_dat_o_16> <i_dat_o_24> 
INFO:Xst:2261 - The FF/Latch <i_dat_o_1> in Unit <lm32_instruction_unit_medium_icache_debug> is equivalent to the following 3 FFs/Latches, which will be removed : <i_dat_o_9> <i_dat_o_17> <i_dat_o_25> 
INFO:Xst:2261 - The FF/Latch <i_dat_o_2> in Unit <lm32_instruction_unit_medium_icache_debug> is equivalent to the following 3 FFs/Latches, which will be removed : <i_dat_o_10> <i_dat_o_18> <i_dat_o_26> 
INFO:Xst:2261 - The FF/Latch <i_dat_o_3> in Unit <lm32_instruction_unit_medium_icache_debug> is equivalent to the following 3 FFs/Latches, which will be removed : <i_dat_o_11> <i_dat_o_19> <i_dat_o_27> 
INFO:Xst:2261 - The FF/Latch <i_dat_o_4> in Unit <lm32_instruction_unit_medium_icache_debug> is equivalent to the following 3 FFs/Latches, which will be removed : <i_dat_o_12> <i_dat_o_20> <i_dat_o_28> 
INFO:Xst:2261 - The FF/Latch <i_dat_o_5> in Unit <lm32_instruction_unit_medium_icache_debug> is equivalent to the following 3 FFs/Latches, which will be removed : <i_dat_o_13> <i_dat_o_21> <i_dat_o_29> 
INFO:Xst:2261 - The FF/Latch <i_cyc_o> in Unit <lm32_instruction_unit_medium_icache_debug> is equivalent to the following FF/Latch, which will be removed : <i_stb_o> 
INFO:Xst:2261 - The FF/Latch <i_dat_o_6> in Unit <lm32_instruction_unit_medium_icache_debug> is equivalent to the following 3 FFs/Latches, which will be removed : <i_dat_o_14> <i_dat_o_22> <i_dat_o_30> 
INFO:Xst:2261 - The FF/Latch <i_dat_o_7> in Unit <lm32_instruction_unit_medium_icache_debug> is equivalent to the following 3 FFs/Latches, which will be removed : <i_dat_o_15> <i_dat_o_23> <i_dat_o_31> 
INFO:Xst:2261 - The FF/Latch <d_stb_o> in Unit <lm32_load_store_unit_medium_icache_debug> is equivalent to the following FF/Latch, which will be removed : <d_cyc_o> 
WARNING:Xst:1710 - FF/Latch <jtag_shift_0> (without init value) has a constant value of 0 in block <jtag_cores>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <jtag_shift_1> (without init value) has a constant value of 0 in block <jtag_cores>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <jtag_shift_2> (without init value) has a constant value of 0 in block <jtag_cores>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <jtag_shift_3> (without init value) has a constant value of 0 in block <jtag_cores>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <jtag_shift_4> (without init value) has a constant value of 0 in block <jtag_cores>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <jtag_shift_5> (without init value) has a constant value of 0 in block <jtag_cores>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <jtag_shift_6> (without init value) has a constant value of 0 in block <jtag_cores>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <jtag_shift_7> (without init value) has a constant value of 0 in block <jtag_cores>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <jtag_shift_8> (without init value) has a constant value of 0 in block <jtag_cores>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <jtag_shift_9> (without init value) has a constant value of 0 in block <jtag_cores>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <jtag_shift_10> (without init value) has a constant value of 0 in block <jtag_cores>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <jtag_latched_10> (without init value) has a constant value of 0 in block <jtag_cores>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <jtag_latched_9> (without init value) has a constant value of 0 in block <jtag_cores>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <jtag_latched_8> (without init value) has a constant value of 0 in block <jtag_cores>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <jtag_latched_7> (without init value) has a constant value of 0 in block <jtag_cores>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <jtag_latched_6> (without init value) has a constant value of 0 in block <jtag_cores>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <jtag_latched_5> (without init value) has a constant value of 0 in block <jtag_cores>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <jtag_latched_4> (without init value) has a constant value of 0 in block <jtag_cores>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <jtag_latched_3> (without init value) has a constant value of 0 in block <jtag_cores>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <jtag_latched_2> (without init value) has a constant value of 0 in block <jtag_cores>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <jtag_latched_1> (without init value) has a constant value of 0 in block <jtag_cores>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <jtag_latched_0> (without init value) has a constant value of 0 in block <jtag_cores>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/jtag/FSM_1> on signal <state[1:4]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0110  | 0010
 0101  | 0011
 0010  | 0100
 0011  | 0101
 0100  | 0110
 0111  | 0111
 1000  | 1000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/icache/FSM_0> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 0010  | 01
 0100  | 11
 1000  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/hw_debug/FSM_2> on signal <state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
WARNING:Xst:2677 - Node <out_reg_8> of sequential type is unconnected in block <wb_gpio_port>.
WARNING:Xst:2677 - Node <out_reg_9> of sequential type is unconnected in block <wb_gpio_port>.
WARNING:Xst:2677 - Node <out_reg_10> of sequential type is unconnected in block <wb_gpio_port>.
WARNING:Xst:2677 - Node <out_reg_11> of sequential type is unconnected in block <wb_gpio_port>.
WARNING:Xst:2677 - Node <out_reg_12> of sequential type is unconnected in block <wb_gpio_port>.
WARNING:Xst:2677 - Node <out_reg_13> of sequential type is unconnected in block <wb_gpio_port>.
WARNING:Xst:2677 - Node <out_reg_14> of sequential type is unconnected in block <wb_gpio_port>.
WARNING:Xst:2677 - Node <out_reg_15> of sequential type is unconnected in block <wb_gpio_port>.
WARNING:Xst:2677 - Node <out_reg_16> of sequential type is unconnected in block <wb_gpio_port>.
WARNING:Xst:2677 - Node <out_reg_17> of sequential type is unconnected in block <wb_gpio_port>.
WARNING:Xst:2677 - Node <out_reg_18> of sequential type is unconnected in block <wb_gpio_port>.
WARNING:Xst:2677 - Node <out_reg_19> of sequential type is unconnected in block <wb_gpio_port>.
WARNING:Xst:2677 - Node <out_reg_20> of sequential type is unconnected in block <wb_gpio_port>.
WARNING:Xst:2677 - Node <out_reg_21> of sequential type is unconnected in block <wb_gpio_port>.
WARNING:Xst:2677 - Node <out_reg_22> of sequential type is unconnected in block <wb_gpio_port>.
WARNING:Xst:2677 - Node <out_reg_23> of sequential type is unconnected in block <wb_gpio_port>.
WARNING:Xst:2677 - Node <out_reg_24> of sequential type is unconnected in block <wb_gpio_port>.
WARNING:Xst:2677 - Node <out_reg_25> of sequential type is unconnected in block <wb_gpio_port>.
WARNING:Xst:2677 - Node <out_reg_26> of sequential type is unconnected in block <wb_gpio_port>.
WARNING:Xst:2677 - Node <out_reg_27> of sequential type is unconnected in block <wb_gpio_port>.
WARNING:Xst:2677 - Node <out_reg_28> of sequential type is unconnected in block <wb_gpio_port>.
WARNING:Xst:2677 - Node <out_reg_29> of sequential type is unconnected in block <wb_gpio_port>.
WARNING:Xst:2677 - Node <out_reg_30> of sequential type is unconnected in block <wb_gpio_port>.
WARNING:Xst:2677 - Node <out_reg_31> of sequential type is unconnected in block <wb_gpio_port>.
WARNING:Xst:1710 - FF/Latch <i_cti_o_1> (without init value) has a constant value of 1 in block <lm32_instruction_unit_medium_icache_debug>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <i_cti_o_0> in Unit <lm32_instruction_unit_medium_icache_debug> is equivalent to the following FF/Latch, which will be removed : <i_cti_o_2> 
WARNING:Xst:2042 - Unit wb_gpio_port: 8 internal tristates are replaced by logic (pull-up yes): gpio_b<0>, gpio_b<1>, gpio_b<2>, gpio_b<3>, gpio_b<4>, gpio_b<5>, gpio_b<6>, gpio_b<7>.

Optimizing unit <dbe_demo_top> ...

Optimizing unit <wb_gpio_port> ...

Optimizing unit <gc_sync_ffs> ...

Optimizing unit <xwb_crossbar> ...

Optimizing unit <xwb_lm32> ...

Optimizing unit <lm32_cpu_medium_icache_debug> ...

Optimizing unit <lm32_jtag_medium_icache_debug> ...

Optimizing unit <lm32_instruction_unit_medium_icache_debug> ...

Optimizing unit <lm32_icache_medium_icache_debug> ...

Optimizing unit <lm32_ram_2> ...

Optimizing unit <lm32_load_store_unit_medium_icache_debug> ...

Optimizing unit <lm32_shifter> ...

Optimizing unit <lm32_multiplier> ...

Optimizing unit <lm32_interrupt_medium_icache_debug> ...

Optimizing unit <lm32_debug_medium_icache_debug> ...

Optimizing unit <lm32_decoder_medium_icache_debug> ...

Optimizing unit <xwb_dpram> ...

Optimizing unit <generic_dpram_sameclock> ...
WARNING:Xst:1710 - FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/jtag/jtag_byte_4_1> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/jtag/jtag_byte_4_2> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/jtag/jtag_reset> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/jtag/jtag_break> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/jtag/command_3> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/jtag/command_2> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/jtag/command_1> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/jtag/command_0> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/jtag/rx_update> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/jtag/uart_rx_byte_7> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/jtag/uart_rx_byte_6> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/jtag/uart_rx_byte_5> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/jtag/uart_rx_byte_4> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/jtag/uart_rx_byte_3> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/jtag/uart_rx_byte_2> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/jtag/uart_rx_byte_1> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/jtag/uart_rx_byte_0> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/jtag/jtag_byte_1_7> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/jtag/jtag_byte_1_6> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/jtag/jtag_byte_1_5> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/jtag/jtag_byte_1_4> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/jtag/jtag_byte_1_3> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/jtag/jtag_byte_1_2> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/jtag/jtag_byte_1_1> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/jtag/jtag_byte_1_0> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/jtag/jtag_byte_4_7> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/jtag/jtag_byte_4_6> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/jtag/jtag_byte_4_5> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/jtag/jtag_byte_4_4> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/jtag/jtag_byte_4_3> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_leds/Wrapped_GPIO/GEN_SYNC_FFS[7].INPUT_SYNC/sync0> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_leds/Wrapped_GPIO/GEN_SYNC_FFS[6].INPUT_SYNC/sync0> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_leds/Wrapped_GPIO/GEN_SYNC_FFS[5].INPUT_SYNC/sync0> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/i_adr_o_31> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_leds/Wrapped_GPIO/GEN_SYNC_FFS[4].INPUT_SYNC/sync0> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/jtag/jtag_byte_0_0> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/jtag/jtag_byte_0_1> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_leds/Wrapped_GPIO/GEN_SYNC_FFS[3].INPUT_SYNC/sync0> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/jtag/jtag_byte_0_2> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/jtag/jtag_byte_0_3> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_leds/Wrapped_GPIO/GEN_SYNC_FFS[2].INPUT_SYNC/sync0> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/jtag/jtag_byte_0_4> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/jtag/jtag_byte_0_5> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_leds/Wrapped_GPIO/GEN_SYNC_FFS[1].INPUT_SYNC/sync0> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/jtag/jtag_byte_0_6> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/jtag/jtag_byte_0_7> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_leds/Wrapped_GPIO/GEN_SYNC_FFS[0].INPUT_SYNC/sync0> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/jtag/state_FSM_FFd1> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/jtag/state_FSM_FFd3> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/jtag/state_FSM_FFd4> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/jtag/jtag_csr_write_enable> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/jtag/jtag_byte_4_0> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/jtag/uart_rx_valid> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/i_dat_o_0> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/i_dat_o_1> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/i_dat_o_3> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/i_dat_o_4> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/i_dat_o_5> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/i_dat_o_6> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/i_dat_o_7> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_leds/Wrapped_GPIO/GEN_SYNC_FFS[7].INPUT_SYNC/sync1> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_leds/Wrapped_GPIO/GEN_SYNC_FFS[6].INPUT_SYNC/sync1> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_leds/Wrapped_GPIO/GEN_SYNC_FFS[5].INPUT_SYNC/sync1> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_leds/Wrapped_GPIO/GEN_SYNC_FFS[4].INPUT_SYNC/sync1> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_leds/Wrapped_GPIO/GEN_SYNC_FFS[3].INPUT_SYNC/sync1> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_leds/Wrapped_GPIO/GEN_SYNC_FFS[2].INPUT_SYNC/sync1> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_leds/Wrapped_GPIO/GEN_SYNC_FFS[1].INPUT_SYNC/sync1> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_leds/Wrapped_GPIO/GEN_SYNC_FFS[0].INPUT_SYNC/sync1> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/jtag/rx_update_r> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_leds/Wrapped_GPIO/GEN_SYNC_FFS[1].INPUT_SYNC/sync2> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_leds/Wrapped_GPIO/GEN_SYNC_FFS[2].INPUT_SYNC/sync2> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_leds/Wrapped_GPIO/GEN_SYNC_FFS[0].INPUT_SYNC/sync2> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_leds/Wrapped_GPIO/GEN_SYNC_FFS[3].INPUT_SYNC/sync2> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_leds/Wrapped_GPIO/GEN_SYNC_FFS[4].INPUT_SYNC/sync2> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_leds/Wrapped_GPIO/GEN_SYNC_FFS[5].INPUT_SYNC/sync2> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/jtag/rx_update_r_r> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_leds/Wrapped_GPIO/GEN_SYNC_FFS[6].INPUT_SYNC/sync2> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_leds/Wrapped_GPIO/GEN_SYNC_FFS[7].INPUT_SYNC/sync2> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/jtag/rx_update_r_r_r> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <cmp_buttons/Wrapped_GPIO/out_reg_7> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:2677 - Node <cmp_buttons/Wrapped_GPIO/out_reg_6> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:2677 - Node <cmp_buttons/Wrapped_GPIO/out_reg_5> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:2677 - Node <cmp_buttons/Wrapped_GPIO/out_reg_4> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:2677 - Node <cmp_buttons/Wrapped_GPIO/out_reg_3> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:2677 - Node <cmp_buttons/Wrapped_GPIO/out_reg_2> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:2677 - Node <cmp_buttons/Wrapped_GPIO/out_reg_1> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:2677 - Node <cmp_buttons/Wrapped_GPIO/out_reg_0> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:2677 - Node <cmp_leds/Wrapped_GPIO/GEN_SYNC_FFS[7].INPUT_SYNC/ppulse_o> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:2677 - Node <cmp_leds/Wrapped_GPIO/GEN_SYNC_FFS[7].INPUT_SYNC/npulse_o> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:2677 - Node <cmp_leds/Wrapped_GPIO/GEN_SYNC_FFS[6].INPUT_SYNC/ppulse_o> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:2677 - Node <cmp_leds/Wrapped_GPIO/GEN_SYNC_FFS[6].INPUT_SYNC/npulse_o> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:2677 - Node <cmp_leds/Wrapped_GPIO/GEN_SYNC_FFS[5].INPUT_SYNC/ppulse_o> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:2677 - Node <cmp_leds/Wrapped_GPIO/GEN_SYNC_FFS[5].INPUT_SYNC/npulse_o> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:2677 - Node <cmp_leds/Wrapped_GPIO/GEN_SYNC_FFS[4].INPUT_SYNC/ppulse_o> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:2677 - Node <cmp_leds/Wrapped_GPIO/GEN_SYNC_FFS[4].INPUT_SYNC/npulse_o> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:2677 - Node <cmp_leds/Wrapped_GPIO/GEN_SYNC_FFS[3].INPUT_SYNC/ppulse_o> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:2677 - Node <cmp_leds/Wrapped_GPIO/GEN_SYNC_FFS[3].INPUT_SYNC/npulse_o> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:2677 - Node <cmp_leds/Wrapped_GPIO/GEN_SYNC_FFS[2].INPUT_SYNC/ppulse_o> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:2677 - Node <cmp_leds/Wrapped_GPIO/GEN_SYNC_FFS[2].INPUT_SYNC/npulse_o> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:2677 - Node <cmp_leds/Wrapped_GPIO/GEN_SYNC_FFS[1].INPUT_SYNC/ppulse_o> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:2677 - Node <cmp_leds/Wrapped_GPIO/GEN_SYNC_FFS[1].INPUT_SYNC/npulse_o> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:2677 - Node <cmp_leds/Wrapped_GPIO/GEN_SYNC_FFS[0].INPUT_SYNC/ppulse_o> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:2677 - Node <cmp_leds/Wrapped_GPIO/GEN_SYNC_FFS[0].INPUT_SYNC/npulse_o> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:2677 - Node <cmp_buttons/Wrapped_GPIO/GEN_SYNC_FFS[7].INPUT_SYNC/ppulse_o> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:2677 - Node <cmp_buttons/Wrapped_GPIO/GEN_SYNC_FFS[7].INPUT_SYNC/npulse_o> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:2677 - Node <cmp_buttons/Wrapped_GPIO/GEN_SYNC_FFS[6].INPUT_SYNC/ppulse_o> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:2677 - Node <cmp_buttons/Wrapped_GPIO/GEN_SYNC_FFS[6].INPUT_SYNC/npulse_o> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:2677 - Node <cmp_buttons/Wrapped_GPIO/GEN_SYNC_FFS[5].INPUT_SYNC/ppulse_o> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:2677 - Node <cmp_buttons/Wrapped_GPIO/GEN_SYNC_FFS[5].INPUT_SYNC/npulse_o> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:2677 - Node <cmp_buttons/Wrapped_GPIO/GEN_SYNC_FFS[4].INPUT_SYNC/ppulse_o> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:2677 - Node <cmp_buttons/Wrapped_GPIO/GEN_SYNC_FFS[4].INPUT_SYNC/npulse_o> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:2677 - Node <cmp_buttons/Wrapped_GPIO/GEN_SYNC_FFS[3].INPUT_SYNC/ppulse_o> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:2677 - Node <cmp_buttons/Wrapped_GPIO/GEN_SYNC_FFS[3].INPUT_SYNC/npulse_o> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:2677 - Node <cmp_buttons/Wrapped_GPIO/GEN_SYNC_FFS[2].INPUT_SYNC/ppulse_o> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:2677 - Node <cmp_buttons/Wrapped_GPIO/GEN_SYNC_FFS[2].INPUT_SYNC/npulse_o> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:2677 - Node <cmp_buttons/Wrapped_GPIO/GEN_SYNC_FFS[1].INPUT_SYNC/ppulse_o> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:2677 - Node <cmp_buttons/Wrapped_GPIO/GEN_SYNC_FFS[1].INPUT_SYNC/npulse_o> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:2677 - Node <cmp_buttons/Wrapped_GPIO/GEN_SYNC_FFS[0].INPUT_SYNC/ppulse_o> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:2677 - Node <cmp_buttons/Wrapped_GPIO/GEN_SYNC_FFS[0].INPUT_SYNC/npulse_o> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:2677 - Node <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/jtag/jtag_reg_d_7> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:2677 - Node <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/jtag/jtag_reg_d_6> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:2677 - Node <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/jtag/jtag_reg_d_5> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:2677 - Node <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/jtag/jtag_reg_d_4> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:2677 - Node <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/jtag/jtag_reg_d_3> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:2677 - Node <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/jtag/jtag_reg_d_2> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:2677 - Node <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/jtag/jtag_reg_d_1> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:2677 - Node <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/jtag/jtag_reg_d_0> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:2677 - Node <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/jtag/processing> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:2677 - Node <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/jtag/uart_tx_byte_7> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:2677 - Node <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/jtag/uart_tx_byte_6> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:2677 - Node <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/jtag/uart_tx_byte_5> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:2677 - Node <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/jtag/uart_tx_byte_4> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:2677 - Node <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/jtag/uart_tx_byte_3> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:2677 - Node <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/jtag/uart_tx_byte_2> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:2677 - Node <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/jtag/uart_tx_byte_1> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:2677 - Node <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/jtag/uart_tx_byte_0> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:2677 - Node <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/pc_w_30> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:2677 - Node <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/pc_w_29> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:2677 - Node <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/pc_w_28> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:2677 - Node <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/pc_w_27> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:2677 - Node <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/pc_w_26> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:2677 - Node <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/pc_w_25> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:2677 - Node <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/pc_w_24> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:2677 - Node <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/pc_w_23> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:2677 - Node <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/pc_w_22> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:2677 - Node <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/pc_w_21> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:2677 - Node <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/pc_w_20> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:2677 - Node <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/pc_w_19> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:2677 - Node <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/pc_w_18> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:2677 - Node <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/pc_w_17> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:2677 - Node <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/pc_w_16> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:2677 - Node <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/pc_w_15> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:2677 - Node <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/pc_w_14> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:2677 - Node <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/pc_w_13> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:2677 - Node <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/pc_w_12> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:2677 - Node <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/pc_w_11> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:2677 - Node <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/pc_w_10> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:2677 - Node <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/pc_w_9> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:2677 - Node <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/pc_w_8> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:2677 - Node <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/pc_w_7> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:2677 - Node <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/pc_w_6> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:2677 - Node <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/pc_w_5> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:2677 - Node <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/pc_w_4> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:2677 - Node <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/pc_w_3> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:2677 - Node <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/pc_w_2> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:1710 - FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/i_dat_o_2> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/i_sel_o_3> (without init value) has a constant value of 1 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/i_we_o> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/jtag_access> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/i_adr_o_0> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/i_adr_o_1> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/jtag/jtag_byte_3_0> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/jtag/jtag_byte_3_1> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/jtag/jtag_byte_3_2> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/jtag/jtag_byte_3_3> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/jtag/jtag_byte_3_4> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/jtag/jtag_byte_3_5> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/jtag/jtag_byte_3_6> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/jtag/jtag_byte_3_7> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/jtag/jtag_read_enable> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/jtag/jtag_write_enable> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/jtag/jtag_byte_2_0> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/jtag/jtag_byte_2_1> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/jtag/jtag_byte_2_2> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/jtag/jtag_byte_2_3> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/jtag/jtag_byte_2_4> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/jtag/jtag_byte_2_5> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/jtag/jtag_byte_2_6> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/jtag/jtag_byte_2_7> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/jtag/state_FSM_FFd2> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_lm32/inst_addr_reg_0> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_lm32/inst_addr_reg_1> (without init value) has a constant value of 0 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/hw_debug/dc_ss> of sequential type is unconnected in block <dbe_demo_top>.
WARNING:Xst:1710 - FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/i_sel_o_2> (without init value) has a constant value of 1 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/i_sel_o_1> (without init value) has a constant value of 1 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/i_sel_o_0> (without init value) has a constant value of 1 in block <dbe_demo_top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/logic_op_x_3> in Unit <dbe_demo_top> is equivalent to the following FF/Latch, which will be removed : <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/direction_x> 
INFO:Xst:2261 - The FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_2> in Unit <dbe_demo_top> is equivalent to the following FF/Latch, which will be removed : <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_0> 
INFO:Xst:2261 - The FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_3> in Unit <dbe_demo_top> is equivalent to the following FF/Latch, which will be removed : <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_1> 
INFO:Xst:2261 - The FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_4> in Unit <dbe_demo_top> is equivalent to the following FF/Latch, which will be removed : <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_2> 
INFO:Xst:2261 - The FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_5> in Unit <dbe_demo_top> is equivalent to the following FF/Latch, which will be removed : <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_3> 
INFO:Xst:2261 - The FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_6> in Unit <dbe_demo_top> is equivalent to the following FF/Latch, which will be removed : <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_4> 
INFO:Xst:2261 - The FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_7> in Unit <dbe_demo_top> is equivalent to the following FF/Latch, which will be removed : <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_5> 
INFO:Xst:2261 - The FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_8> in Unit <dbe_demo_top> is equivalent to the following FF/Latch, which will be removed : <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_6> 
INFO:Xst:2261 - The FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_9> in Unit <dbe_demo_top> is equivalent to the following FF/Latch, which will be removed : <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_7> 
INFO:Xst:2261 - The FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/load_x> in Unit <dbe_demo_top> is equivalent to the following FF/Latch, which will be removed : <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/w_result_sel_load_x> 
INFO:Xst:2261 - The FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/condition_x_0> in Unit <dbe_demo_top> is equivalent to the following 2 FFs/Latches, which will be removed : <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/logic_op_x_0> <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/size_x_0> 
INFO:Xst:2261 - The FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/condition_x_1> in Unit <dbe_demo_top> is equivalent to the following 2 FFs/Latches, which will be removed : <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/logic_op_x_1> <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/size_x_1> 
INFO:Xst:2261 - The FF/Latch <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/condition_x_2> in Unit <dbe_demo_top> is equivalent to the following 2 FFs/Latches, which will be removed : <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/logic_op_x_2> <cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/sign_extend_x> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block dbe_demo_top, actual ratio is 2.
FlipFlop cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/exception_m has been replicated 1 time(s)
FlipFlop cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/i_cyc_o has been replicated 1 time(s)
FlipFlop cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/icache/state_FSM_FFd1 has been replicated 1 time(s)
FlipFlop cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/icache/state_FSM_FFd2 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <dbe_demo_top> :
	Found 3-bit shift register for signal <cmp_reset/shifters_0_0>.
Unit <dbe_demo_top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1411
 Flip-Flops                                            : 1411
# Shift Registers                                      : 1
 3-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : dbe_demo_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3250
#      GND                         : 1
#      INV                         : 12
#      LUT1                        : 41
#      LUT2                        : 271
#      LUT3                        : 342
#      LUT4                        : 249
#      LUT5                        : 456
#      LUT6                        : 1217
#      MUXCY                       : 260
#      MUXF7                       : 135
#      MUXF8                       : 64
#      VCC                         : 1
#      XORCY                       : 201
# FlipFlops/Latches                : 1412
#      FD                          : 18
#      FDC                         : 24
#      FDE                         : 168
#      FDR                         : 305
#      FDRE                        : 858
#      FDS                         : 1
#      FDSE                        : 38
# RAMS                             : 21
#      RAMB18E1                    : 4
#      RAMB36E1                    : 17
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 17
#      IBUF                        : 8
#      IBUFGDS                     : 1
#      OBUF                        : 8
# DSPs                             : 3
#      DSP48E1                     : 3
# Others                           : 1
#      MMCM_ADV                    : 1

Device utilization summary:
---------------------------

Selected Device : 6vlx240tff1156-1 


Slice Logic Utilization: 
 Number of Slice Registers:            1412  out of  301440     0%  
 Number of Slice LUTs:                 2589  out of  150720     1%  
    Number used as Logic:              2588  out of  150720     1%  
    Number used as Memory:                1  out of  58400     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2966
   Number with an unused Flip Flop:    1554  out of   2966    52%  
   Number with an unused LUT:           377  out of   2966    12%  
   Number of fully used LUT-FF pairs:  1035  out of   2966    34%  
   Number of unique control sets:        32

IO Utilization: 
 Number of IOs:                          18
 Number of bonded IOBs:                  18  out of    600     3%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               19  out of    416     4%  
    Number using Block RAM only:         19
 Number of BUFG/BUFGCTRLs:                3  out of     32     9%  
 Number of DSP48E1s:                      3  out of    768     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
sys_clk_p_i                        | IBUFGDS+BUFG           | 11    |
sys_clk_p_i                        | MMCM_ADV:CLKOUT1       | 1426  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                               | Buffer(FF name)                                                                                                             | Load  |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-------+
cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/reg_write_enable_q_w(cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/reg_write_enable_q_w1:O)                                                                        | NONE(cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/reg_0/Mram_ram)                                            | 8     |
cmp_buttons/Wrapped_GPIO/ack_int_glue_ce(XST_GND:G)                                                                                                                                                                                          | NONE(cmp_interconnect/rom/Mram_rom1)                                                                                        | 6     |
cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/icache/way_mem_we[0]_flushing_OR_1148_o(cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/icache/way_mem_we[0]_flushing_OR_1148_o1:O)| NONE(cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem)| 4     |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 3.072ns (Maximum Frequency: 325.521MHz)
   Minimum input arrival time before clock: 0.413ns
   Maximum output required time after clock: 0.783ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sys_clk_p_i'
  Clock period: 3.072ns (frequency: 325.521MHz)
  Total number of paths / destination ports: 1286771 / 5524
-------------------------------------------------------------------------
Delay:               6.144ns (Levels of Logic = 8)
  Source:            cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/branch_m (FF)
  Destination:       cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/icache/refill_address_30 (FF)
  Source Clock:      sys_clk_p_i rising 0.5X
  Destination Clock: sys_clk_p_i rising 0.5X

  Data Path: cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/branch_m to cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/icache/refill_address_30
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.375   0.789  cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/branch_m (cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/branch_m)
     LUT5:I0->O            4   0.068   0.437  cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/stall_x_SW0 (N175)
     LUT6:I5->O           41   0.068   0.572  cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/stall_x (cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/stall_x)
     LUT6:I5->O           27   0.068   0.568  cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/kill_x1 (cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/kill_x)
     LUT6:I5->O           33   0.068   0.644  cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/raw_x_0 (cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/raw_x_0)
     LUT6:I4->O            2   0.068   0.423  cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/stall_a2 (cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/stall_a2)
     LUT6:I5->O           21   0.068   0.547  cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/stall_a6 (cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/stall_a)
     LUT6:I5->O            3   0.068   0.431  cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/iflush (cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/iflush)
     LUT6:I5->O           31   0.068   0.551  cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/icache/_n0130_inv21 (cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/icache/_n0130_inv_bdd0)
     FDE:CE                    0.263          cmp_lm32/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/icache/refill_address_2
    ----------------------------------------
    Total                      6.144ns (1.182ns logic, 4.962ns route)
                                       (19.2% logic, 80.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sys_clk_p_i'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.413ns (Levels of Logic = 1)
  Source:            buttons_i<7> (PAD)
  Destination:       cmp_buttons/Wrapped_GPIO/GEN_SYNC_FFS[7].INPUT_SYNC/sync0 (FF)
  Destination Clock: sys_clk_p_i rising 0.5X

  Data Path: buttons_i<7> to cmp_buttons/Wrapped_GPIO/GEN_SYNC_FFS[7].INPUT_SYNC/sync0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.003   0.399  buttons_i_7_IBUF (buttons_i_7_IBUF)
     FDC:D                     0.011          cmp_buttons/Wrapped_GPIO/GEN_SYNC_FFS[7].INPUT_SYNC/sync0
    ----------------------------------------
    Total                      0.413ns (0.014ns logic, 0.399ns route)
                                       (3.4% logic, 96.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sys_clk_p_i'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.783ns (Levels of Logic = 1)
  Source:            cmp_leds/Wrapped_GPIO/out_reg_7 (FF)
  Destination:       leds_o<7> (PAD)
  Source Clock:      sys_clk_p_i rising 0.5X

  Data Path: cmp_leds/Wrapped_GPIO/out_reg_7 to leds_o<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.375   0.405  cmp_leds/Wrapped_GPIO/out_reg_7 (cmp_leds/Wrapped_GPIO/out_reg_7)
     OBUF:I->O                 0.003          leds_o_7_OBUF (leds_o<7>)
    ----------------------------------------
    Total                      0.783ns (0.378ns logic, 0.405ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock sys_clk_p_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk_p_i    |    6.144|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 73.00 secs
Total CPU time to Xst completion: 72.17 secs
 
--> 


Total memory usage is 511000 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  556 (   0 filtered)
Number of infos    :  112 (   0 filtered)

