// Seed: 568179914
macromodule module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = id_1 || id_2;
  assign id_3 = 1;
  assign id_3 = 1;
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = 1;
  uwire id_10 = id_7;
  id_11(
      .id_0(1),
      .id_1(id_3 & 1),
      .id_2(1'b0 < 1 << id_5),
      .id_3(1),
      .id_4(id_3),
      .id_5(id_1),
      .id_6(1)
  );
  string id_12;
  assign id_12 = "";
  reg id_13, id_14, id_15, id_16, id_17, id_18;
  integer id_19;
  module_0 modCall_1 (
      id_4,
      id_19,
      id_6
  );
  final begin : LABEL_0
    id_17 <= 1;
    assume (id_2);
  end
endmodule
