wire_dmem_addr: Some(0),
wire_dmem_data: None,
reg_dmem_data: Some(SIMD[00111100/1 00111000/0.5 00111110/1.5 00111110/1.5 10111100/-1 00111100/1 00111010/0.75 01000100/4 ]),
mode: Read64