/*
###############################################################
#  Generated by:      Cadence Innovus 20.10-p004_1
#  OS:                Linux x86_64(Host ID ws24)
#  Generated on:      Mon Apr  1 12:10:47 2024
#  Design:            FMDLL
#  Command:           saveNetlist FMDLL_apr.v
###############################################################
*/
/////////////////////////////////////////////////////////////
// Created by: Synopsys DC Expert(TM) in wire load mode
// Version   : R-2020.09-SP5
// Date      : Mon Apr  1 12:00:52 2024
/////////////////////////////////////////////////////////////
module Clock_divider (
	M, 
	rst_n, 
	DIV_M, 
	clk_ext, 
	clk2, 
	clk4);
   input [1:0] M;
   input rst_n;
   input DIV_M;
   input clk_ext;
   output clk2;
   output clk4;

   // Internal wires
   wire N0;
   wire clk_ext_tmp;
   wire clk_in;
   wire clk_ext_push;
   wire clk2_tmp;
   wire cnt_tmp_2_1_;
   wire clk4_tmp;
   wire cnt_tmp_4_1_;
   wire N12;
   wire N15;
   wire n1;
   wire n2;
   wire N17;
   wire N19;
   wire n3;
   wire n4;
   wire n5;
   wire n6;
   wire [25:0] buf_path;
   wire [1:0] cnt_2;
   wire [1:0] cnt_4;

   BUFX2 B0 (.A(clk_ext),
	.Y(buf_path[0]));
   BUFX2 loop3_0__C1 (.A(buf_path[0]),
	.Y(buf_path[1]));
   BUFX2 loop3_1__C1 (.A(buf_path[1]),
	.Y(buf_path[2]));
   BUFX2 loop3_2__C1 (.A(buf_path[2]),
	.Y(buf_path[3]));
   BUFX2 loop3_3__C1 (.A(buf_path[3]),
	.Y(buf_path[4]));
   BUFX2 loop3_4__C1 (.A(buf_path[4]),
	.Y(buf_path[5]));
   BUFX2 loop3_5__C1 (.A(buf_path[5]),
	.Y(buf_path[6]));
   BUFX2 loop3_6__C1 (.A(buf_path[6]),
	.Y(buf_path[7]));
   BUFX2 loop3_7__C1 (.A(buf_path[7]),
	.Y(buf_path[8]));
   BUFX2 loop3_8__C1 (.A(buf_path[8]),
	.Y(buf_path[9]));
   BUFX2 loop3_9__C1 (.A(buf_path[9]),
	.Y(buf_path[10]));
   BUFX2 loop3_10__C1 (.A(buf_path[10]),
	.Y(buf_path[11]));
   BUFX2 loop3_11__C1 (.A(buf_path[11]),
	.Y(buf_path[12]));
   BUFX2 loop3_12__C1 (.A(buf_path[12]),
	.Y(buf_path[13]));
   BUFX2 loop3_13__C1 (.A(buf_path[13]),
	.Y(buf_path[14]));
   BUFX2 loop3_14__C1 (.A(buf_path[14]),
	.Y(buf_path[15]));
   BUFX2 loop3_15__C1 (.A(buf_path[15]),
	.Y(buf_path[16]));
   BUFX2 loop3_16__C1 (.A(buf_path[16]),
	.Y(buf_path[17]));
   BUFX2 loop3_17__C1 (.A(buf_path[17]),
	.Y(buf_path[18]));
   BUFX2 loop3_18__C1 (.A(buf_path[18]),
	.Y(buf_path[19]));
   BUFX2 loop3_19__C1 (.A(buf_path[19]),
	.Y(buf_path[20]));
   BUFX2 loop3_20__C1 (.A(buf_path[20]),
	.Y(buf_path[21]));
   BUFX2 loop3_21__C1 (.A(buf_path[21]),
	.Y(buf_path[22]));
   BUFX2 loop3_22__C1 (.A(buf_path[22]),
	.Y(buf_path[23]));
   BUFX2 loop3_23__C1 (.A(buf_path[23]),
	.Y(buf_path[24]));
   BUFX2 loop3_24__C1 (.A(buf_path[24]),
	.Y(buf_path[25]));
   BUFX2 B1 (.A(buf_path[25]),
	.Y(clk_ext_tmp));
   DFFRQX2 clk4_tmp_reg (.D(n2),
	.CK(clk_in),
	.RN(rst_n),
	.Q(clk4_tmp));
   DFFSQXL clk2_tmp_reg (.D(n1),
	.CK(clk_in),
	.SN(rst_n),
	.Q(clk2_tmp));
   DFFRQX2 cnt_4_reg_1_ (.D(cnt_tmp_4_1_),
	.CK(clk_in),
	.RN(rst_n),
	.Q(cnt_4[1]));
   DFFRQX2 cnt_2_reg_0_ (.D(n6),
	.CK(clk_in),
	.RN(rst_n),
	.Q(cnt_2[0]));
   DFFSQXL cnt_4_reg_0_ (.D(n5),
	.CK(clk_in),
	.SN(rst_n),
	.Q(cnt_4[0]));
   DFFRQX2 cnt_2_reg_1_ (.D(cnt_tmp_2_1_),
	.CK(clk_in),
	.RN(rst_n),
	.Q(cnt_2[1]));
   DFFRQX2 clk2_reg (.D(clk2_tmp),
	.CK(clk_ext_push),
	.RN(rst_n),
	.Q(clk2));
   DFFRQX2 clk4_reg (.D(clk4_tmp),
	.CK(clk_ext_push),
	.RN(rst_n),
	.Q(clk4));
   INVX2 U3 (.A(N17),
	.Y(n5));
   INVX2 U4 (.A(N19),
	.Y(n6));
   AND2X2 U5 (.A(cnt_2[0]),
	.B(N15),
	.Y(N19));
   AND2X2 U6 (.A(cnt_4[0]),
	.B(N12),
	.Y(N17));
   NAND2BX2 U7 (.AN(cnt_2[1]),
	.B(cnt_2[0]),
	.Y(N15));
   NAND2BX2 U8 (.AN(cnt_4[0]),
	.B(cnt_4[1]),
	.Y(N12));
   XNOR2X1 U9 (.A(n3),
	.B(N19),
	.Y(cnt_tmp_2_1_));
   NAND2X2 U10 (.A(N15),
	.B(cnt_2[1]),
	.Y(n3));
   XNOR2X1 U11 (.A(n4),
	.B(N17),
	.Y(cnt_tmp_4_1_));
   NAND2X2 U12 (.A(N12),
	.B(cnt_4[1]),
	.Y(n4));
   XNOR2X1 U13 (.A(clk2_tmp),
	.B(N15),
	.Y(n1));
   XNOR2X1 U14 (.A(clk4_tmp),
	.B(N12),
	.Y(n2));
   NAND2BX2 U15 (.AN(M[1]),
	.B(M[0]),
	.Y(N0));
   MX2X1 U16 (.S0(N0),
	.B(DIV_M),
	.A(clk_ext),
	.Y(clk_in));
   MX2X1 U17 (.S0(N0),
	.B(clk_ext),
	.A(clk_ext_tmp),
	.Y(clk_ext_push));
endmodule

module HLD_Ctrl1 (
	clk2, 
	clk4, 
	M, 
	DIV_M, 
	rst_n, 
	Ctrl_HLD1);
   input clk2;
   input clk4;
   input M;
   input DIV_M;
   input rst_n;
   output Ctrl_HLD1;

   // Internal wires
   wire LTIE_LTIEHI_NET;
   wire clk_nand;
   wire Ctrl_HLD1_tmp1;
   wire clk4b;
   wire Ctrl_HLD1_tmp2;
   wire glitch_1;
   wire n4;
   wire n2;
   wire n3;

   TIEHI LTIE_LTIEHI (.Y(LTIE_LTIEHI_NET));
   NAND2XL H7 (.A(clk2),
	.B(clk4),
	.Y(clk_nand));
   NOR2XL H8 (.A(clk_nand),
	.B(DIV_M),
	.Y(Ctrl_HLD1_tmp1));
   INVXL H9 (.A(clk4),
	.Y(clk4b));
   NOR2XL H10 (.A(clk4b),
	.B(clk2),
	.Y(Ctrl_HLD1_tmp2));
   DFFNSRHX1 glitch_1_reg (.D(n2),
	.CKN(clk2),
	.SN(LTIE_LTIEHI_NET),
	.RN(rst_n),
	.Q(glitch_1),
	.QN());
   NOR2X2 U4 (.A(glitch_1),
	.B(n4),
	.Y(Ctrl_HLD1));
   AOI22XL U5 (.A0(Ctrl_HLD1_tmp1),
	.A1(n3),
	.B0(M),
	.B1(Ctrl_HLD1_tmp2),
	.Y(n4));
   INVX2 U6 (.A(M),
	.Y(n3));
   INVX2 U7 (.A(clk4b),
	.Y(n2));
endmodule

module FD_2 (
	rst_n, 
	clk, 
	DIV_2);
   input rst_n;
   input clk;
   output DIV_2;

   // Internal wires
   wire LTIE_LTIEHI_NET;
   wire cnt_tmp_2_1_;
   wire n1;
   wire n2;
   wire n4;
   wire n5;
   wire n6;
   wire n8;
   wire n3;
   wire n11;

   TIEHI LTIE_LTIEHI (.Y(LTIE_LTIEHI_NET));
   DFFNSRHX1 cnt_2_reg_0_ (.D(n11),
	.CKN(clk),
	.SN(LTIE_LTIEHI_NET),
	.RN(rst_n),
	.Q(),
	.QN(n5));
   DFFNSRHX1 cnt_2_reg_1_ (.D(cnt_tmp_2_1_),
	.CKN(clk),
	.SN(LTIE_LTIEHI_NET),
	.RN(rst_n),
	.Q(n3),
	.QN(n4));
   DFFNSRHX1 DIV_2_reg (.D(n8),
	.CKN(clk),
	.SN(rst_n),
	.RN(LTIE_LTIEHI_NET),
	.Q(DIV_2),
	.QN(n6));
   INVX2 U3 (.A(n2),
	.Y(n11));
   NAND2X2 U4 (.A(n5),
	.B(n3),
	.Y(n2));
   OAI21X1 U5 (.A0(n5),
	.A1(n3),
	.B0(n2),
	.Y(cnt_tmp_2_1_));
   XOR2X1 U6 (.A(n1),
	.B(n6),
	.Y(n8));
   NAND2X2 U7 (.A(n4),
	.B(n5),
	.Y(n1));
endmodule

module HLD_Ctrl2 (
	clk2, 
	clk4, 
	M, 
	DIV_M, 
	rst_n, 
	Ctrl_HLD2);
   input clk2;
   input clk4;
   input M;
   input DIV_M;
   input rst_n;
   output Ctrl_HLD2;

   // Internal wires
   wire LTIE_LTIEHI_NET;
   wire clk2b;
   wire clk2b_div2;
   wire clk2b_div2_inv;
   wire Ctrl_HLD2_tmp2;
   wire clk4b;
   wire clk4b_clk2_NOR;
   wire clk4b_clk2_NOR_b;
   wire Ctrl_HLD2_tmp1;
   wire glitch;
   wire n4;
   wire n2;
   wire n3;

   TIEHI LTIE_LTIEHI (.Y(LTIE_LTIEHI_NET));
   INVXL H0 (.A(clk2),
	.Y(clk2b));
   INVXL H1 (.A(clk2b_div2),
	.Y(clk2b_div2_inv));
   NOR2XL H2 (.A(clk2b),
	.B(clk2b_div2_inv),
	.Y(Ctrl_HLD2_tmp2));
   INVXL H3 (.A(clk4),
	.Y(clk4b));
   NOR2XL H4 (.A(clk2),
	.B(clk4b),
	.Y(clk4b_clk2_NOR));
   INVXL H5 (.A(clk4b_clk2_NOR),
	.Y(clk4b_clk2_NOR_b));
   NOR2XL H6 (.A(DIV_M),
	.B(clk4b_clk2_NOR_b),
	.Y(Ctrl_HLD2_tmp1));
   DFFNSRHX1 glitch_reg (.D(n2),
	.CKN(clk2b),
	.SN(LTIE_LTIEHI_NET),
	.RN(rst_n),
	.Q(glitch),
	.QN());
   FD_2 F0 (.rst_n(rst_n),
	.clk(clk2b),
	.DIV_2(clk2b_div2));
   NOR2X2 U4 (.A(glitch),
	.B(n4),
	.Y(Ctrl_HLD2));
   AOI22XL U5 (.A0(Ctrl_HLD2_tmp1),
	.A1(n3),
	.B0(M),
	.B1(Ctrl_HLD2_tmp2),
	.Y(n4));
   INVX2 U6 (.A(M),
	.Y(n3));
   INVX2 U7 (.A(clk2b_div2_inv),
	.Y(n2));
endmodule

module D_latch_1 (
	en, 
	d, 
	q, 
	rst_n);
   input en;
   input d;
   output q;
   input rst_n;

   // Internal wires
   wire n1;
   wire n2;

   AOI22X4 U3 (.A0(en),
	.A1(d),
	.B0(q),
	.B1(n1),
	.Y(n2));
   INVX2 U2 (.A(en),
	.Y(n1));
   NOR2BX1 U4 (.AN(rst_n),
	.B(n2),
	.Y(q));
endmodule

module D_latch_0 (
	en, 
	d, 
	q, 
	rst_n);
   input en;
   input d;
   output q;
   input rst_n;

   // Internal wires
   wire n3;
   wire n4;

   AOI22X4 U3 (.A0(en),
	.A1(d),
	.B0(q),
	.B1(n4),
	.Y(n3));
   INVX2 U2 (.A(en),
	.Y(n4));
   NOR2BX1 U4 (.AN(rst_n),
	.B(n3),
	.Y(q));
endmodule

module HLD (
	clk2, 
	clk4, 
	DIV_M, 
	M, 
	Sel, 
	rst_n, 
	Reset_PD, 
	HLD1, 
	HLD2);
   input clk2;
   input clk4;
   input DIV_M;
   input M;
   input Sel;
   input rst_n;
   output Reset_PD;
   output HLD1;
   output HLD2;

   // Internal wires
   wire LTIE_LTIELO_NET;
   wire Ctrl_HLD1;
   wire Ctrl_HLD2;
   wire DFF_to_latch_1;
   wire DFF_to_latch_2;
   wire dummy1;
   wire dummy2;

   TIELO LTIE_LTIELO (.Y(LTIE_LTIELO_NET));
   DFFSHQX8 DFF1 (.D(LTIE_LTIELO_NET),
	.CK(Sel),
	.SN(Ctrl_HLD1),
	.Q(DFF_to_latch_1));
   DFFSHQX8 DFF2 (.D(LTIE_LTIELO_NET),
	.CK(Sel),
	.SN(Ctrl_HLD2),
	.Q(DFF_to_latch_2));
   BUFX20 BUF1 (.A(DFF_to_latch_1),
	.Y(dummy1));
   BUFX20 BUF2 (.A(DFF_to_latch_2),
	.Y(dummy2));
   HLD_Ctrl1 Controller1 (.clk2(clk2),
	.clk4(clk4),
	.M(M),
	.DIV_M(DIV_M),
	.rst_n(rst_n),
	.Ctrl_HLD1(Ctrl_HLD1));
   HLD_Ctrl2 Controller2 (.clk2(clk2),
	.clk4(clk4),
	.M(M),
	.DIV_M(DIV_M),
	.rst_n(rst_n),
	.Ctrl_HLD2(Ctrl_HLD2));
   D_latch_1 DL1 (.en(Ctrl_HLD1),
	.d(dummy1),
	.q(HLD1),
	.rst_n(rst_n));
   D_latch_0 DL2 (.en(Ctrl_HLD2),
	.d(dummy2),
	.q(HLD2),
	.rst_n(rst_n));
   OR2X2 U2 (.A(HLD1),
	.B(HLD2),
	.Y(Reset_PD));
endmodule

module PD (
	COMP, 
	Reset_PD, 
	M_counter, 
	N_counter, 
	M, 
	N);
   output COMP;
   input Reset_PD;
   input [1:0] M_counter;
   input [3:0] N_counter;
   input [1:0] M;
   input [3:0] N;

   // Internal wires
   wire n10;
   wire n11;
   wire n12;
   wire n13;
   wire n14;
   wire n15;
   wire n16;
   wire n17;
   wire n18;
   wire n19;
   wire n20;

   CLKINVX20 U14 (.A(COMP),
	.Y(n10));
   AOI211X2 U3 (.A0(n10),
	.A1(n11),
	.B0(Reset_PD),
	.C0(n12),
	.Y(COMP));
   NAND4X2 U4 (.A(n18),
	.B(N_counter[0]),
	.C(n19),
	.D(n20),
	.Y(n11));
   NOR4X2 U5 (.A(n13),
	.B(n14),
	.C(n15),
	.D(n16),
	.Y(n12));
   XNOR2X1 U6 (.A(M_counter[0]),
	.B(M[0]),
	.Y(n18));
   XNOR2X1 U7 (.A(M_counter[1]),
	.B(M[1]),
	.Y(n19));
   NOR3X1 U8 (.A(N_counter[1]),
	.B(N_counter[3]),
	.C(N_counter[2]),
	.Y(n20));
   NAND3BX2 U9 (.AN(M_counter[1]),
	.B(M_counter[0]),
	.C(n17),
	.Y(n13));
   XNOR2X1 U10 (.A(N_counter[1]),
	.B(N[1]),
	.Y(n17));
   XOR2X1 U11 (.A(N_counter[3]),
	.B(N[3]),
	.Y(n15));
   XOR2X1 U12 (.A(N_counter[0]),
	.B(N[0]),
	.Y(n14));
   XOR2X1 U13 (.A(N_counter[2]),
	.B(N[2]),
	.Y(n16));
endmodule

module Decoder4to16 (
	rst_n, 
	Q, 
	T, 
	Tb);
   input rst_n;
   input [3:0] Q;
   output [15:0] T;
   output [15:0] Tb;

   // Internal wires
   wire n20;
   wire n21;
   wire n22;
   wire n23;
   wire n24;
   wire n25;
   wire n26;
   wire n27;
   wire n28;
   wire n29;
   wire n1;
   wire n2;
   wire n3;

   INVX2 U3 (.A(Tb[14]),
	.Y(T[14]));
   INVX2 U4 (.A(Tb[6]),
	.Y(T[6]));
   NAND2X2 U5 (.A(n23),
	.B(n22),
	.Y(Tb[14]));
   NAND2X2 U6 (.A(n25),
	.B(n23),
	.Y(Tb[6]));
   INVX2 U7 (.A(Tb[9]),
	.Y(T[9]));
   INVX2 U8 (.A(Tb[4]),
	.Y(T[4]));
   INVX2 U9 (.A(Tb[5]),
	.Y(T[5]));
   INVX2 U10 (.A(Tb[12]),
	.Y(T[12]));
   INVX2 U11 (.A(Tb[13]),
	.Y(T[13]));
   INVX2 U12 (.A(Tb[2]),
	.Y(T[2]));
   INVX2 U13 (.A(Tb[3]),
	.Y(T[3]));
   INVX2 U14 (.A(Tb[10]),
	.Y(T[10]));
   INVX2 U15 (.A(Tb[11]),
	.Y(T[11]));
   INVX2 U16 (.A(Tb[7]),
	.Y(T[7]));
   INVX2 U17 (.A(Tb[15]),
	.Y(T[15]));
   INVX2 U18 (.A(Tb[1]),
	.Y(T[1]));
   INVX2 U19 (.A(Tb[8]),
	.Y(T[8]));
   INVX2 U20 (.A(Tb[0]),
	.Y(T[0]));
   NOR2X2 U21 (.A(n1),
	.B(n2),
	.Y(n23));
   AND2X2 U22 (.A(n29),
	.B(n3),
	.Y(n22));
   AND2X2 U23 (.A(n28),
	.B(n3),
	.Y(n25));
   NAND2X2 U24 (.A(n20),
	.B(n21),
	.Y(Tb[9]));
   NAND2X2 U25 (.A(n26),
	.B(n25),
	.Y(Tb[4]));
   NAND2X2 U26 (.A(n26),
	.B(n24),
	.Y(Tb[5]));
   NAND2X2 U27 (.A(n26),
	.B(n22),
	.Y(Tb[12]));
   NAND2X2 U28 (.A(n26),
	.B(n21),
	.Y(Tb[13]));
   NAND2X2 U29 (.A(n27),
	.B(n25),
	.Y(Tb[2]));
   NAND2X2 U30 (.A(n27),
	.B(n24),
	.Y(Tb[3]));
   NAND2X2 U31 (.A(n27),
	.B(n22),
	.Y(Tb[10]));
   NAND2X2 U32 (.A(n27),
	.B(n21),
	.Y(Tb[11]));
   NAND2X2 U33 (.A(n23),
	.B(n24),
	.Y(Tb[7]));
   NAND2X2 U34 (.A(n23),
	.B(n21),
	.Y(Tb[15]));
   NAND2X2 U35 (.A(n24),
	.B(n20),
	.Y(Tb[1]));
   NAND2X2 U36 (.A(n22),
	.B(n20),
	.Y(Tb[8]));
   NAND2X2 U37 (.A(n25),
	.B(n20),
	.Y(Tb[0]));
   NOR2X2 U38 (.A(Q[2]),
	.B(Q[1]),
	.Y(n20));
   NOR2X2 U39 (.A(n1),
	.B(Q[1]),
	.Y(n26));
   NOR2X2 U40 (.A(n2),
	.B(Q[2]),
	.Y(n27));
   AND2X2 U41 (.A(n29),
	.B(Q[0]),
	.Y(n21));
   AND2X2 U42 (.A(n28),
	.B(Q[0]),
	.Y(n24));
   INVX2 U43 (.A(Q[1]),
	.Y(n2));
   NOR2BX1 U44 (.AN(rst_n),
	.B(Q[3]),
	.Y(n28));
   INVX2 U45 (.A(Q[2]),
	.Y(n1));
   INVX2 U46 (.A(Q[0]),
	.Y(n3));
   AND2X2 U47 (.A(rst_n),
	.B(Q[3]),
	.Y(n29));
endmodule

module Decoder3to8_f1 (
	rst_n, 
	Q, 
	T, 
	Tb, 
	count_3_, 
	count_2_, 
	count_1_);
   input rst_n;
   input [2:0] Q;
   output [7:0] T;
   output [7:0] Tb;
   input count_3_;
   input count_2_;
   input count_1_;

   // Internal wires
   wire n13;
   wire n14;
   wire n15;
   wire n16;
   wire n1;
   wire n2;
   wire n3;

   INVX2 U3 (.A(Tb[0]),
	.Y(T[0]));
   NAND2X2 U4 (.A(n14),
	.B(rst_n),
	.Y(n15));
   NAND3XL U5 (.A(n3),
	.B(n2),
	.C(n16),
	.Y(Tb[0]));
   NOR2X2 U6 (.A(n2),
	.B(n3),
	.Y(n13));
   NOR3BX1 U7 (.AN(n13),
	.B(n15),
	.C(n1),
	.Y(T[7]));
   INVX2 U8 (.A(T[6]),
	.Y(Tb[6]));
   INVX2 U9 (.A(T[5]),
	.Y(Tb[5]));
   INVX2 U10 (.A(Tb[4]),
	.Y(T[4]));
   INVX2 U11 (.A(Tb[1]),
	.Y(T[1]));
   INVX2 U12 (.A(Tb[2]),
	.Y(T[2]));
   INVX2 U13 (.A(Tb[3]),
	.Y(T[3]));
   NOR4X2 U14 (.A(n15),
	.B(n1),
	.C(n2),
	.D(Q[0]),
	.Y(T[6]));
   NOR4X2 U15 (.A(n15),
	.B(n1),
	.C(n3),
	.D(Q[1]),
	.Y(T[5]));
   NOR2X2 U16 (.A(n15),
	.B(Q[2]),
	.Y(n16));
   AOI31X1 U17 (.A0(Q[2]),
	.A1(n2),
	.A2(n3),
	.B0(n15),
	.Y(Tb[4]));
   AOI21X1 U18 (.A0(count_2_),
	.A1(count_1_),
	.B0(count_3_),
	.Y(n14));
   NAND3XL U19 (.A(Q[0]),
	.B(n2),
	.C(n16),
	.Y(Tb[1]));
   NAND3XL U20 (.A(Q[1]),
	.B(n3),
	.C(n16),
	.Y(Tb[2]));
   NAND3XL U21 (.A(Q[1]),
	.B(Q[0]),
	.C(n16),
	.Y(Tb[3]));
   INVX2 U22 (.A(Q[0]),
	.Y(n3));
   INVX2 U23 (.A(Q[1]),
	.Y(n2));
   NAND4X2 U24 (.A(n13),
	.B(n14),
	.C(rst_n),
	.D(Q[2]),
	.Y(Tb[7]));
   INVX2 U25 (.A(Q[2]),
	.Y(n1));
endmodule

module Decoder3to8_f2 (
	rst_n, 
	Q, 
	count, 
	T, 
	Tb);
   input rst_n;
   input [2:0] Q;
   input [3:0] count;
   output [7:0] T;
   output [7:0] Tb;

   // Internal wires
   wire n13;
   wire n14;
   wire n15;
   wire n16;
   wire n1;
   wire n2;
   wire n3;

   INVX2 U3 (.A(Tb[0]),
	.Y(T[0]));
   NAND2X2 U4 (.A(n14),
	.B(rst_n),
	.Y(n15));
   NAND3XL U5 (.A(n3),
	.B(n2),
	.C(n16),
	.Y(Tb[0]));
   NOR3BX1 U6 (.AN(n13),
	.B(n15),
	.C(n1),
	.Y(T[7]));
   NOR2X2 U7 (.A(n2),
	.B(n3),
	.Y(n13));
   INVX2 U8 (.A(T[6]),
	.Y(Tb[6]));
   INVX2 U9 (.A(T[5]),
	.Y(Tb[5]));
   INVX2 U10 (.A(Tb[4]),
	.Y(T[4]));
   INVX2 U11 (.A(Tb[1]),
	.Y(T[1]));
   INVX2 U12 (.A(Tb[2]),
	.Y(T[2]));
   INVX2 U13 (.A(Tb[3]),
	.Y(T[3]));
   AOI211X2 U14 (.A0(count[1]),
	.A1(count[0]),
	.B0(count[3]),
	.C0(count[2]),
	.Y(n14));
   NOR4X2 U15 (.A(n15),
	.B(n1),
	.C(n2),
	.D(Q[0]),
	.Y(T[6]));
   NOR4X2 U16 (.A(n15),
	.B(n1),
	.C(n3),
	.D(Q[1]),
	.Y(T[5]));
   NOR2X2 U17 (.A(n15),
	.B(Q[2]),
	.Y(n16));
   AOI31X1 U18 (.A0(Q[2]),
	.A1(n2),
	.A2(n3),
	.B0(n15),
	.Y(Tb[4]));
   NAND3XL U19 (.A(Q[0]),
	.B(n2),
	.C(n16),
	.Y(Tb[1]));
   NAND3XL U20 (.A(Q[1]),
	.B(n3),
	.C(n16),
	.Y(Tb[2]));
   NAND3XL U21 (.A(Q[1]),
	.B(Q[0]),
	.C(n16),
	.Y(Tb[3]));
   INVX2 U22 (.A(Q[0]),
	.Y(n3));
   INVX2 U23 (.A(Q[1]),
	.Y(n2));
   NAND4X2 U24 (.A(n13),
	.B(n14),
	.C(rst_n),
	.D(Q[2]),
	.Y(Tb[7]));
   INVX2 U25 (.A(Q[2]),
	.Y(n1));
endmodule

module SAR (
	COMP, 
	clk4, 
	rst_n, 
	Q, 
	Q_next, 
	count);
   input COMP;
   input clk4;
   input rst_n;
   output [9:0] Q;
   output [9:0] Q_next;
   output [3:0] count;

   // Internal wires
   wire LTIE_LTIEHI_NET;
   wire n15;
   wire n17;
   wire n18;
   wire n21;
   wire n22;
   wire n23;
   wire n24;
   wire n25;
   wire n26;
   wire n27;
   wire n28;
   wire n29;
   wire n30;
   wire n31;
   wire n32;
   wire n33;
   wire n34;
   wire n35;
   wire n36;
   wire n37;
   wire n38;
   wire n39;
   wire n40;
   wire n41;
   wire n42;
   wire n43;
   wire n44;
   wire n45;
   wire n46;
   wire n47;
   wire n48;
   wire n49;
   wire n50;
   wire n16;
   wire n19;
   wire n20;

   TIEHI LTIE_LTIEHI (.Y(LTIE_LTIEHI_NET));
   DFFNSRHX1 count_reg_0_ (.D(n50),
	.CKN(clk4),
	.SN(rst_n),
	.RN(LTIE_LTIEHI_NET),
	.Q(count[0]),
	.QN());
   DFFNSRHX1 count_reg_2_ (.D(n47),
	.CKN(clk4),
	.SN(LTIE_LTIEHI_NET),
	.RN(rst_n),
	.Q(count[2]),
	.QN(n18));
   DFFNSRHX1 count_reg_1_ (.D(n48),
	.CKN(clk4),
	.SN(LTIE_LTIEHI_NET),
	.RN(rst_n),
	.Q(count[1]),
	.QN(n21));
   DFFNSRHX1 count_reg_3_ (.D(n49),
	.CKN(clk4),
	.SN(rst_n),
	.RN(LTIE_LTIEHI_NET),
	.Q(count[3]),
	.QN(n17));
   DFFNSRHX1 Q_reg_9_ (.D(Q_next[9]),
	.CKN(clk4),
	.SN(rst_n),
	.RN(LTIE_LTIEHI_NET),
	.Q(Q[9]),
	.QN());
   DFFNSRHX1 Q_reg_8_ (.D(Q_next[8]),
	.CKN(clk4),
	.SN(LTIE_LTIEHI_NET),
	.RN(rst_n),
	.Q(Q[8]),
	.QN());
   DFFNSRHX1 Q_reg_7_ (.D(Q_next[7]),
	.CKN(clk4),
	.SN(LTIE_LTIEHI_NET),
	.RN(rst_n),
	.Q(Q[7]),
	.QN());
   DFFNSRHX1 Q_reg_6_ (.D(Q_next[6]),
	.CKN(clk4),
	.SN(LTIE_LTIEHI_NET),
	.RN(rst_n),
	.Q(Q[6]),
	.QN());
   DFFNSRHX1 Q_reg_5_ (.D(Q_next[5]),
	.CKN(clk4),
	.SN(LTIE_LTIEHI_NET),
	.RN(rst_n),
	.Q(Q[5]),
	.QN());
   DFFNSRHX1 Q_reg_4_ (.D(Q_next[4]),
	.CKN(clk4),
	.SN(LTIE_LTIEHI_NET),
	.RN(rst_n),
	.Q(Q[4]),
	.QN());
   DFFNSRHX1 Q_reg_3_ (.D(Q_next[3]),
	.CKN(clk4),
	.SN(LTIE_LTIEHI_NET),
	.RN(rst_n),
	.Q(Q[3]),
	.QN(n22));
   DFFNSRHX1 Q_reg_2_ (.D(Q_next[2]),
	.CKN(clk4),
	.SN(LTIE_LTIEHI_NET),
	.RN(rst_n),
	.Q(Q[2]),
	.QN());
   DFFNSRHX1 Q_reg_1_ (.D(Q_next[1]),
	.CKN(clk4),
	.SN(LTIE_LTIEHI_NET),
	.RN(rst_n),
	.Q(Q[1]),
	.QN());
   DFFNSRHX1 Q_reg_0_ (.D(Q_next[0]),
	.CKN(clk4),
	.SN(LTIE_LTIEHI_NET),
	.RN(rst_n),
	.Q(Q[0]),
	.QN());
   NOR2X2 U17 (.A(n19),
	.B(n26),
	.Y(n23));
   NOR2X2 U18 (.A(n25),
	.B(n15),
	.Y(n33));
   NAND2X2 U19 (.A(n40),
	.B(n16),
	.Y(n38));
   AOI21X1 U20 (.A0(n20),
	.A1(n25),
	.B0(n26),
	.Y(n48));
   INVX2 U21 (.A(n25),
	.Y(n19));
   INVX2 U22 (.A(n42),
	.Y(n20));
   OR3X2 U23 (.A(n19),
	.B(n27),
	.C(n26),
	.Y(n24));
   INVX2 U24 (.A(n31),
	.Y(n16));
   INVX2 U25 (.A(n40),
	.Y(n15));
   OAI32XL U26 (.A0(n18),
	.A1(n41),
	.A2(n26),
	.B0(n33),
	.B1(n22),
	.Y(Q_next[3]));
   AOI21X1 U27 (.A0(n25),
	.A1(n17),
	.B0(Q[3]),
	.Y(n41));
   NAND2X2 U28 (.A(count[1]),
	.B(count[0]),
	.Y(n25));
   OAI21X1 U29 (.A0(count[0]),
	.A1(n21),
	.B0(n31),
	.Y(n26));
   NAND2X2 U30 (.A(n17),
	.B(n18),
	.Y(n42));
   NOR3X1 U31 (.A(count[0]),
	.B(count[1]),
	.C(n42),
	.Y(n45));
   NOR2X2 U32 (.A(count[3]),
	.B(COMP),
	.Y(n40));
   NAND2X2 U33 (.A(count[3]),
	.B(n18),
	.Y(n27));
   NAND2X2 U34 (.A(count[0]),
	.B(n21),
	.Y(n31));
   NOR3X1 U35 (.A(COMP),
	.B(count[1]),
	.C(n27),
	.Y(n30));
   NAND2X2 U36 (.A(n50),
	.B(count[1]),
	.Y(n28));
   NAND2X2 U37 (.A(count[2]),
	.B(n17),
	.Y(n34));
   OAI21X1 U38 (.A0(n23),
	.A1(n18),
	.B0(n24),
	.Y(n47));
   NOR2X2 U39 (.A(n45),
	.B(count[0]),
	.Y(n50));
   NAND2X2 U40 (.A(n40),
	.B(count[2]),
	.Y(n36));
   AOI21X1 U41 (.A0(n23),
	.A1(n18),
	.B0(n17),
	.Y(n49));
   OAI2B2X1 U42 (.A0(n30),
	.A1N(Q[8]),
	.B0(n27),
	.B1(n31),
	.Y(Q_next[8]));
   OAI21X1 U43 (.A0(n25),
	.A1(n34),
	.B0(n35),
	.Y(Q_next[6]));
   OAI21X1 U44 (.A0(n21),
	.A1(n36),
	.B0(Q[6]),
	.Y(n35));
   OAI21X1 U45 (.A0(n42),
	.A1(n28),
	.B0(n44),
	.Y(Q_next[1]));
   OAI21X1 U46 (.A0(count[2]),
	.A1(n38),
	.B0(Q[1]),
	.Y(n44));
   OAI21X1 U47 (.A0(n42),
	.A1(n25),
	.B0(n43),
	.Y(Q_next[2]));
   OAI31X1 U48 (.A0(n15),
	.A1(count[2]),
	.A2(n21),
	.B0(Q[2]),
	.Y(n43));
   OAI21X1 U49 (.A0(n31),
	.A1(n34),
	.B0(n39),
	.Y(Q_next[4]));
   OAI21X1 U50 (.A0(count[1]),
	.A1(n36),
	.B0(Q[4]),
	.Y(n39));
   OAI2BB2X2 U51 (.A0N(n45),
	.A1N(COMP),
	.B0(n45),
	.B1(n46),
	.Y(Q_next[0]));
   AOI21X1 U52 (.A0(n16),
	.A1(n20),
	.B0(Q[0]),
	.Y(n46));
   OAI21X1 U53 (.A0(n27),
	.A1(n28),
	.B0(n29),
	.Y(Q_next[9]));
   OAI2BB1X1 U54 (.A0N(count[0]),
	.A1N(n30),
	.B0(Q[9]),
	.Y(n29));
   OAI21X1 U55 (.A0(n28),
	.A1(n34),
	.B0(n37),
	.Y(Q_next[5]));
   OAI21X1 U56 (.A0(n18),
	.A1(n38),
	.B0(Q[5]),
	.Y(n37));
   NAND2X2 U57 (.A(n24),
	.B(n32),
	.Y(Q_next[7]));
   OAI2BB1X1 U58 (.A0N(count[2]),
	.A1N(n33),
	.B0(Q[7]),
	.Y(n32));
endmodule

module PTC (
	M, 
	M_counter, 
	DIV_M, 
	clk_ext, 
	N, 
	N_counter, 
	rst_n, 
	Q, 
	Q_next, 
	T, 
	Tb, 
	T_f1, 
	Tb_f1, 
	T_f2, 
	Tb_f2, 
	Sel_0_);
   input [1:0] M;
   input [1:0] M_counter;
   input DIV_M;
   input clk_ext;
   input [3:0] N;
   input [3:0] N_counter;
   input rst_n;
   output [9:0] Q;
   output [9:0] Q_next;
   output [15:0] T;
   output [15:0] Tb;
   output [7:0] T_f1;
   output [7:0] Tb_f1;
   output [7:0] T_f2;
   output [7:0] Tb_f2;
   input Sel_0_;

   // Internal wires
   wire clk2;
   wire clk4;
   wire HLD1;
   wire HLD2;
   wire Reset_PD;
   wire COMP;
   wire count_3_;
   wire count_2_;
   wire count_1_;
   wire count_0_;
   wire n1;
   wire n2;

   Clock_divider P0 (.M(M),
	.rst_n(n1),
	.DIV_M(DIV_M),
	.clk_ext(clk_ext),
	.clk2(clk2),
	.clk4(clk4));
   HLD P1 (.clk2(clk2),
	.clk4(clk4),
	.DIV_M(DIV_M),
	.M(M[0]),
	.Sel(Sel_0_),
	.rst_n(n1),
	.Reset_PD(Reset_PD),
	.HLD1(HLD1),
	.HLD2(HLD2));
   PD P2 (.COMP(COMP),
	.Reset_PD(Reset_PD),
	.M_counter(M_counter),
	.N_counter(N_counter),
	.M(M),
	.N(N));
   Decoder4to16 P3 (.rst_n(n1),
	.Q({ Q[9],
		Q[8],
		Q[7],
		Q[6] }),
	.T(T),
	.Tb(Tb));
   Decoder3to8_f1 P4 (.rst_n(n1),
	.Q({ Q[5],
		Q[4],
		Q[3] }),
	.T(T_f1),
	.Tb(Tb_f1),
	.count_3_(count_3_),
	.count_2_(count_2_),
	.count_1_(count_1_));
   Decoder3to8_f2 P5 (.rst_n(n1),
	.Q({ Q[2],
		Q[1],
		Q[0] }),
	.count({ count_3_,
		count_2_,
		count_1_,
		count_0_ }),
	.T(T_f2),
	.Tb(Tb_f2));
   SAR P6 (.COMP(COMP),
	.clk4(clk4),
	.rst_n(n1),
	.Q(Q),
	.Q_next(Q_next),
	.count({ count_3_,
		count_2_,
		count_1_,
		count_0_ }));
   INVX2 U1 (.A(n2),
	.Y(n1));
   INVX2 U2 (.A(rst_n),
	.Y(n2));
endmodule

module FD_M (
	M, 
	clk_ext, 
	M_counter, 
	DIV_M);
   input [1:0] M;
   input clk_ext;
   input [1:0] M_counter;
   output DIV_M;

   // Internal wires
   wire LTIE_LTIEHI_NET;
   wire DIV_M_tmp;
   wire N2;
   wire n11;
   wire n12;
   wire n13;
   wire n14;
   wire n1;

   TIEHI LTIE_LTIEHI (.Y(LTIE_LTIEHI_NET));
   MDFFHQX1 DIV_M_reg (.D0(DIV_M_tmp),
	.D1(LTIE_LTIEHI_NET),
	.S0(N2),
	.CK(clk_ext),
	.Q(DIV_M));
   INVX2 U4 (.A(M[0]),
	.Y(n1));
   OAI22X1 U5 (.A0(M_counter[1]),
	.A1(M_counter[0]),
	.B0(n11),
	.B1(n12),
	.Y(N2));
   OAI21X1 U6 (.A0(M_counter[0]),
	.A1(n1),
	.B0(n13),
	.Y(n12));
   XOR2X1 U7 (.A(M_counter[1]),
	.B(M[1]),
	.Y(n11));
   OAI2BB2X2 U8 (.A0N(n13),
	.A1N(n11),
	.B0(n14),
	.B1(n11),
	.Y(DIV_M_tmp));
   NOR2X2 U9 (.A(M_counter[0]),
	.B(n1),
	.Y(n14));
   NAND2X2 U10 (.A(M_counter[0]),
	.B(n1),
	.Y(n13));
endmodule

module FD_N (
	N, 
	clk_out, 
	rst_n, 
	N_counter, 
	DIV_N);
   input [3:0] N;
   input clk_out;
   input rst_n;
   input [3:0] N_counter;
   output DIV_N;

   // Internal wires
   wire DIV_N_tmp;
   wire N3;
   wire n9;
   wire n16;
   wire n17;
   wire n18;
   wire n19;
   wire n20;
   wire n21;
   wire n22;
   wire n23;
   wire n24;
   wire n25;
   wire n26;
   wire n27;
   wire n28;
   wire n29;
   wire n1;
   wire n2;
   wire n30;
   wire n4;
   wire n5;
   wire n6;

   OR2X2 U3 (.A(N3),
	.B(DIV_N_tmp),
	.Y(n9));
   DFFRQX2 DIV_N_reg (.D(n9),
	.CK(clk_out),
	.RN(rst_n),
	.Q(DIV_N));
   AND3X2 U4 (.A(n28),
	.B(n5),
	.C(n6),
	.Y(n22));
   INVX2 U5 (.A(n17),
	.Y(n1));
   AOI211X2 U6 (.A0(n25),
	.A1(n6),
	.B0(n26),
	.C0(n27),
	.Y(n24));
   OAI2BB2X2 U7 (.A0N(N[0]),
	.A1N(N_counter[1]),
	.B0(N[0]),
	.B1(n2),
	.Y(n25));
   OAI21X1 U8 (.A0(N[2]),
	.A1(n2),
	.B0(n18),
	.Y(n26));
   OAI32XL U9 (.A0(n5),
	.A1(N_counter[2]),
	.A2(n28),
	.B0(n29),
	.B1(n6),
	.Y(n27));
   NOR2X2 U10 (.A(n30),
	.B(N[0]),
	.Y(n28));
   INVX2 U11 (.A(N_counter[1]),
	.Y(n30));
   OAI31X1 U12 (.A0(n16),
	.A1(n17),
	.A2(n18),
	.B0(n19),
	.Y(N3));
   OAI222X1 U13 (.A0(n22),
	.A1(n1),
	.B0(N[0]),
	.B1(n23),
	.C0(n24),
	.C1(n17),
	.Y(DIV_N_tmp));
   OR4X2 U14 (.A(N_counter[3]),
	.B(N_counter[0]),
	.C(N_counter[1]),
	.D(N_counter[2]),
	.Y(n19));
   AOI21X1 U15 (.A0(N[0]),
	.A1(n30),
	.B0(n28),
	.Y(n29));
   XOR2X1 U16 (.A(N_counter[0]),
	.B(N[0]),
	.Y(n18));
   INVX2 U17 (.A(N_counter[2]),
	.Y(n2));
   XOR2X1 U18 (.A(N_counter[3]),
	.B(N[3]),
	.Y(n17));
   NAND2X2 U19 (.A(n20),
	.B(n21),
	.Y(n16));
   XNOR2X1 U20 (.A(N[1]),
	.B(N_counter[1]),
	.Y(n21));
   XNOR2X1 U21 (.A(N[2]),
	.B(N_counter[2]),
	.Y(n20));
   AOI31X1 U22 (.A0(n5),
	.A1(n2),
	.A2(n6),
	.B0(n4),
	.Y(n23));
   INVX2 U23 (.A(N_counter[0]),
	.Y(n4));
   INVX2 U24 (.A(N[2]),
	.Y(n5));
   INVX2 U25 (.A(N[1]),
	.Y(n6));
endmodule

module Select_Logic (
	DIV_N, 
	clk_out, 
	DIV_M, 
	M, 
	M_counter, 
	Sel, 
	rst_n);
   input DIV_N;
   input clk_out;
   input DIV_M;
   input [1:0] M;
   input [1:0] M_counter;
   output [1:0] Sel;
   input rst_n;

   // Internal wires
   wire n23;
   wire N19;
   wire N21;
   wire n3;
   wire n4;
   wire n5;
   wire n6;
   wire n9;
   wire n10;
   wire n11;
   wire n12;
   wire n13;
   wire n1;
   wire n7;
   wire n8;
   wire n14;
   wire n15;
   wire n16;
   wire n17;
   wire n18;
   wire n190;
   wire n20;
   wire n210;
   wire n22;

   NAND3X8 U12 (.A(rst_n),
	.B(n23),
	.C(n13),
	.Y(N19));
   AOI211X4 U13 (.A0(n5),
	.A1(n22),
	.B0(n1),
	.C0(n4),
	.Y(n13));
   TLATX4 Sel_tmp_reg_0_ (.D(n190),
	.G(N19),
	.Q(Sel[0]),
	.QN(n15));
   TLATX1 Sel_tmp_reg_1_ (.D(N21),
	.G(N19),
	.Q(n23),
	.QN(n7));
   AOI32XL U4 (.A0(n4),
	.A1(n210),
	.A2(n23),
	.B0(n5),
	.B1(n6),
	.Y(n3));
   AOI2B1X2 U8 (.A0(n5),
	.A1N(n20),
	.B0(n4),
	.Y(n10));
   OAI21XL U7 (.A0(n4),
	.A1(n22),
	.B0(n12),
	.Y(n11));
   NOR3X4 U10 (.A(clk_out),
	.B(DIV_N),
	.C(DIV_M),
	.Y(n12));
   NAND2BX2 U11 (.AN(DIV_N),
	.B(DIV_M),
	.Y(n9));
   INVXL U3 (.A(n15),
	.Y(n1));
   INVX3 U5 (.A(n7),
	.Y(Sel[1]));
   AOI22X4 U6 (.A0(n10),
	.A1(n16),
	.B0(n16),
	.B1(n15),
	.Y(n190));
   INVX2 U9 (.A(n12),
	.Y(n210));
   INVX2 U14 (.A(n14),
	.Y(n16));
   NAND2BX1 U15 (.AN(n8),
	.B(n11),
	.Y(n14));
   NAND2BX2 U16 (.AN(n18),
	.B(n210),
	.Y(n20));
   INVX2 U17 (.A(rst_n),
	.Y(n8));
   NAND2BX2 U18 (.AN(n17),
	.B(n9),
	.Y(n18));
   NOR2X2 U19 (.A(n5),
	.B(DIV_M),
	.Y(n4));
   INVX2 U20 (.A(n22),
	.Y(n17));
   NOR2X2 U21 (.A(n3),
	.B(n8),
	.Y(N21));
   OAI32XL U22 (.A0(n12),
	.A1(n18),
	.A2(n7),
	.B0(n9),
	.B1(n17),
	.Y(n6));
   NAND2BX2 U23 (.AN(M_counter[1]),
	.B(M_counter[0]),
	.Y(n22));
   NAND2BX2 U24 (.AN(M[1]),
	.B(M[0]),
	.Y(n5));
endmodule

module FMC (
	clk_ext, 
	clk_out, 
	rst_n, 
	M_counter, 
	N_counter, 
	M, 
	N, 
	Sel, 
	DIV_M, 
	DIV_N);
   input clk_ext;
   input clk_out;
   input rst_n;
   input [1:0] M_counter;
   input [3:0] N_counter;
   input [1:0] M;
   input [3:0] N;
   output [1:0] Sel;
   output DIV_M;
   output DIV_N;

   // Internal wires
   wire n8;
   wire DIV_M_tmp;
   wire n3;
   wire n4;
   wire n1;
   wire n5;
   wire n6;
   wire n7;

   FD_M F0 (.M(M),
	.clk_ext(clk_ext),
	.M_counter(M_counter),
	.DIV_M(DIV_M_tmp));
   FD_N F1 (.N(N),
	.clk_out(clk_out),
	.rst_n(n5),
	.N_counter(N_counter),
	.DIV_N(DIV_N));
   Select_Logic F2 (.DIV_N(DIV_N),
	.clk_out(clk_out),
	.DIV_M(DIV_M),
	.M(M),
	.M_counter(M_counter),
	.Sel({ Sel[1],
		n8 }),
	.rst_n(n5));
   INVX2 U2 (.A(n6),
	.Y(n5));
   INVX2 U3 (.A(rst_n),
	.Y(n6));
   INVX12 U4 (.A(n1),
	.Y(Sel[0]));
   INVX4 U5 (.A(n8),
	.Y(n1));
   INVX2 U6 (.A(n3),
	.Y(DIV_M));
   AOI32XL U7 (.A0(clk_ext),
	.A1(n7),
	.A2(n5),
	.B0(DIV_M_tmp),
	.B1(n4),
	.Y(n3));
   INVX2 U8 (.A(n4),
	.Y(n7));
   NAND2BX2 U9 (.AN(M[1]),
	.B(M[0]),
	.Y(n4));
endmodule

module DDC_15 (
	I, 
	T, 
	Tb, 
	P2, 
	O, 
	P1);
   input I;
   input T;
   input Tb;
   input P2;
   output O;
   output P1;

   // Internal wires
   wire before_P1;
   wire A1toA3;
   wire dummy;
   wire [1:0] buf_path;

   NAND2X2 A0 (.A(I),
	.B(Tb),
	.Y(before_P1));
   BUFX2 B0 (.A(before_P1),
	.Y(buf_path[0]));
   BUFX2 loop3_0__C1 (.A(buf_path[0]),
	.Y(buf_path[1]));
   BUFX2 B1 (.A(buf_path[1]),
	.Y(P1));
   NAND2X2 A1 (.A(I),
	.B(T),
	.Y(A1toA3));
   NAND2X2 A2 (.A(A1toA3),
	.B(P2),
	.Y(dummy));
   NAND2X2 A3 (.A(P2),
	.B(A1toA3),
	.Y(O));
endmodule

module DDC_14 (
	I, 
	T, 
	Tb, 
	P2, 
	O, 
	P1);
   input I;
   input T;
   input Tb;
   input P2;
   output O;
   output P1;

   // Internal wires
   wire before_P1;
   wire A1toA3;
   wire dummy;
   wire [1:0] buf_path;

   NAND2X2 A0 (.A(I),
	.B(Tb),
	.Y(before_P1));
   BUFX2 B0 (.A(before_P1),
	.Y(buf_path[0]));
   BUFX2 loop3_0__C1 (.A(buf_path[0]),
	.Y(buf_path[1]));
   BUFX2 B1 (.A(buf_path[1]),
	.Y(P1));
   NAND2X2 A1 (.A(I),
	.B(T),
	.Y(A1toA3));
   NAND2X2 A2 (.A(A1toA3),
	.B(P2),
	.Y(dummy));
   NAND2X2 A3 (.A(P2),
	.B(A1toA3),
	.Y(O));
endmodule

module DDC_13 (
	I, 
	T, 
	Tb, 
	P2, 
	O, 
	P1);
   input I;
   input T;
   input Tb;
   input P2;
   output O;
   output P1;

   // Internal wires
   wire before_P1;
   wire A1toA3;
   wire dummy;
   wire [1:0] buf_path;

   NAND2X2 A0 (.A(I),
	.B(Tb),
	.Y(before_P1));
   BUFX2 B0 (.A(before_P1),
	.Y(buf_path[0]));
   BUFX2 loop3_0__C1 (.A(buf_path[0]),
	.Y(buf_path[1]));
   BUFX2 B1 (.A(buf_path[1]),
	.Y(P1));
   NAND2X2 A1 (.A(I),
	.B(T),
	.Y(A1toA3));
   NAND2X2 A2 (.A(A1toA3),
	.B(P2),
	.Y(dummy));
   NAND2X2 A3 (.A(P2),
	.B(A1toA3),
	.Y(O));
endmodule

module DDC_12 (
	I, 
	T, 
	Tb, 
	P2, 
	O, 
	P1);
   input I;
   input T;
   input Tb;
   input P2;
   output O;
   output P1;

   // Internal wires
   wire before_P1;
   wire A1toA3;
   wire dummy;
   wire [1:0] buf_path;

   NAND2X2 A0 (.A(I),
	.B(Tb),
	.Y(before_P1));
   BUFX2 B0 (.A(before_P1),
	.Y(buf_path[0]));
   BUFX2 loop3_0__C1 (.A(buf_path[0]),
	.Y(buf_path[1]));
   BUFX2 B1 (.A(buf_path[1]),
	.Y(P1));
   NAND2X2 A1 (.A(I),
	.B(T),
	.Y(A1toA3));
   NAND2X2 A2 (.A(A1toA3),
	.B(P2),
	.Y(dummy));
   NAND2X2 A3 (.A(P2),
	.B(A1toA3),
	.Y(O));
endmodule

module DDC_11 (
	I, 
	T, 
	Tb, 
	P2, 
	O, 
	P1);
   input I;
   input T;
   input Tb;
   input P2;
   output O;
   output P1;

   // Internal wires
   wire before_P1;
   wire A1toA3;
   wire dummy;
   wire [1:0] buf_path;

   NAND2X2 A0 (.A(I),
	.B(Tb),
	.Y(before_P1));
   BUFX2 B0 (.A(before_P1),
	.Y(buf_path[0]));
   BUFX2 loop3_0__C1 (.A(buf_path[0]),
	.Y(buf_path[1]));
   BUFX2 B1 (.A(buf_path[1]),
	.Y(P1));
   NAND2X2 A1 (.A(I),
	.B(T),
	.Y(A1toA3));
   NAND2X2 A2 (.A(A1toA3),
	.B(P2),
	.Y(dummy));
   NAND2X2 A3 (.A(P2),
	.B(A1toA3),
	.Y(O));
endmodule

module DDC_10 (
	I, 
	T, 
	Tb, 
	P2, 
	O, 
	P1);
   input I;
   input T;
   input Tb;
   input P2;
   output O;
   output P1;

   // Internal wires
   wire before_P1;
   wire A1toA3;
   wire dummy;
   wire [1:0] buf_path;

   NAND2X2 A0 (.A(I),
	.B(Tb),
	.Y(before_P1));
   BUFX2 B0 (.A(before_P1),
	.Y(buf_path[0]));
   BUFX2 loop3_0__C1 (.A(buf_path[0]),
	.Y(buf_path[1]));
   BUFX2 B1 (.A(buf_path[1]),
	.Y(P1));
   NAND2X2 A1 (.A(I),
	.B(T),
	.Y(A1toA3));
   NAND2X2 A2 (.A(A1toA3),
	.B(P2),
	.Y(dummy));
   NAND2X2 A3 (.A(P2),
	.B(A1toA3),
	.Y(O));
endmodule

module DDC_9 (
	I, 
	T, 
	Tb, 
	P2, 
	O, 
	P1);
   input I;
   input T;
   input Tb;
   input P2;
   output O;
   output P1;

   // Internal wires
   wire before_P1;
   wire A1toA3;
   wire dummy;
   wire [1:0] buf_path;

   NAND2X2 A0 (.A(I),
	.B(Tb),
	.Y(before_P1));
   BUFX2 B0 (.A(before_P1),
	.Y(buf_path[0]));
   BUFX2 loop3_0__C1 (.A(buf_path[0]),
	.Y(buf_path[1]));
   BUFX2 B1 (.A(buf_path[1]),
	.Y(P1));
   NAND2X2 A1 (.A(I),
	.B(T),
	.Y(A1toA3));
   NAND2X2 A2 (.A(A1toA3),
	.B(P2),
	.Y(dummy));
   NAND2X2 A3 (.A(P2),
	.B(A1toA3),
	.Y(O));
endmodule

module DDC_8 (
	I, 
	T, 
	Tb, 
	P2, 
	O, 
	P1);
   input I;
   input T;
   input Tb;
   input P2;
   output O;
   output P1;

   // Internal wires
   wire before_P1;
   wire A1toA3;
   wire dummy;
   wire [1:0] buf_path;

   NAND2X2 A0 (.A(I),
	.B(Tb),
	.Y(before_P1));
   BUFX2 B0 (.A(before_P1),
	.Y(buf_path[0]));
   BUFX2 loop3_0__C1 (.A(buf_path[0]),
	.Y(buf_path[1]));
   BUFX2 B1 (.A(buf_path[1]),
	.Y(P1));
   NAND2X2 A1 (.A(I),
	.B(T),
	.Y(A1toA3));
   NAND2X2 A2 (.A(A1toA3),
	.B(P2),
	.Y(dummy));
   NAND2X2 A3 (.A(P2),
	.B(A1toA3),
	.Y(O));
endmodule

module DDC_7 (
	I, 
	T, 
	Tb, 
	P2, 
	O, 
	P1);
   input I;
   input T;
   input Tb;
   input P2;
   output O;
   output P1;

   // Internal wires
   wire before_P1;
   wire A1toA3;
   wire dummy;
   wire [1:0] buf_path;

   NAND2X2 A0 (.A(I),
	.B(Tb),
	.Y(before_P1));
   BUFX2 B0 (.A(before_P1),
	.Y(buf_path[0]));
   BUFX2 loop3_0__C1 (.A(buf_path[0]),
	.Y(buf_path[1]));
   BUFX2 B1 (.A(buf_path[1]),
	.Y(P1));
   NAND2X2 A1 (.A(I),
	.B(T),
	.Y(A1toA3));
   NAND2X2 A2 (.A(A1toA3),
	.B(P2),
	.Y(dummy));
   NAND2X2 A3 (.A(P2),
	.B(A1toA3),
	.Y(O));
endmodule

module DDC_6 (
	I, 
	T, 
	Tb, 
	P2, 
	O, 
	P1);
   input I;
   input T;
   input Tb;
   input P2;
   output O;
   output P1;

   // Internal wires
   wire before_P1;
   wire A1toA3;
   wire dummy;
   wire [1:0] buf_path;

   NAND2X2 A0 (.A(I),
	.B(Tb),
	.Y(before_P1));
   BUFX2 B0 (.A(before_P1),
	.Y(buf_path[0]));
   BUFX2 loop3_0__C1 (.A(buf_path[0]),
	.Y(buf_path[1]));
   BUFX2 B1 (.A(buf_path[1]),
	.Y(P1));
   NAND2X2 A1 (.A(I),
	.B(T),
	.Y(A1toA3));
   NAND2X2 A2 (.A(A1toA3),
	.B(P2),
	.Y(dummy));
   NAND2X2 A3 (.A(P2),
	.B(A1toA3),
	.Y(O));
endmodule

module DDC_5 (
	I, 
	T, 
	Tb, 
	P2, 
	O, 
	P1);
   input I;
   input T;
   input Tb;
   input P2;
   output O;
   output P1;

   // Internal wires
   wire before_P1;
   wire A1toA3;
   wire dummy;
   wire [1:0] buf_path;

   NAND2X2 A0 (.A(I),
	.B(Tb),
	.Y(before_P1));
   BUFX2 B0 (.A(before_P1),
	.Y(buf_path[0]));
   BUFX2 loop3_0__C1 (.A(buf_path[0]),
	.Y(buf_path[1]));
   BUFX2 B1 (.A(buf_path[1]),
	.Y(P1));
   NAND2X2 A1 (.A(I),
	.B(T),
	.Y(A1toA3));
   NAND2X2 A2 (.A(A1toA3),
	.B(P2),
	.Y(dummy));
   NAND2X2 A3 (.A(P2),
	.B(A1toA3),
	.Y(O));
endmodule

module DDC_4 (
	I, 
	T, 
	Tb, 
	P2, 
	O, 
	P1);
   input I;
   input T;
   input Tb;
   input P2;
   output O;
   output P1;

   // Internal wires
   wire before_P1;
   wire A1toA3;
   wire dummy;
   wire [1:0] buf_path;

   NAND2X2 A0 (.A(I),
	.B(Tb),
	.Y(before_P1));
   BUFX2 B0 (.A(before_P1),
	.Y(buf_path[0]));
   BUFX2 loop3_0__C1 (.A(buf_path[0]),
	.Y(buf_path[1]));
   BUFX2 B1 (.A(buf_path[1]),
	.Y(P1));
   NAND2X2 A1 (.A(I),
	.B(T),
	.Y(A1toA3));
   NAND2X2 A2 (.A(A1toA3),
	.B(P2),
	.Y(dummy));
   NAND2X2 A3 (.A(P2),
	.B(A1toA3),
	.Y(O));
endmodule

module DDC_3 (
	I, 
	T, 
	Tb, 
	P2, 
	O, 
	P1);
   input I;
   input T;
   input Tb;
   input P2;
   output O;
   output P1;

   // Internal wires
   wire before_P1;
   wire A1toA3;
   wire dummy;
   wire [1:0] buf_path;

   NAND2X2 A0 (.A(I),
	.B(Tb),
	.Y(before_P1));
   BUFX2 B0 (.A(before_P1),
	.Y(buf_path[0]));
   BUFX2 loop3_0__C1 (.A(buf_path[0]),
	.Y(buf_path[1]));
   BUFX2 B1 (.A(buf_path[1]),
	.Y(P1));
   NAND2X2 A1 (.A(I),
	.B(T),
	.Y(A1toA3));
   NAND2X2 A2 (.A(A1toA3),
	.B(P2),
	.Y(dummy));
   NAND2X2 A3 (.A(P2),
	.B(A1toA3),
	.Y(O));
endmodule

module DDC_2 (
	I, 
	T, 
	Tb, 
	P2, 
	O, 
	P1);
   input I;
   input T;
   input Tb;
   input P2;
   output O;
   output P1;

   // Internal wires
   wire before_P1;
   wire A1toA3;
   wire dummy;
   wire [1:0] buf_path;

   NAND2X2 A0 (.A(I),
	.B(Tb),
	.Y(before_P1));
   BUFX2 B0 (.A(before_P1),
	.Y(buf_path[0]));
   BUFX2 loop3_0__C1 (.A(buf_path[0]),
	.Y(buf_path[1]));
   BUFX2 B1 (.A(buf_path[1]),
	.Y(P1));
   NAND2X2 A1 (.A(I),
	.B(T),
	.Y(A1toA3));
   NAND2X2 A2 (.A(A1toA3),
	.B(P2),
	.Y(dummy));
   NAND2X2 A3 (.A(P2),
	.B(A1toA3),
	.Y(O));
endmodule

module DDC_1 (
	I, 
	T, 
	Tb, 
	P2, 
	O, 
	P1);
   input I;
   input T;
   input Tb;
   input P2;
   output O;
   output P1;

   // Internal wires
   wire before_P1;
   wire A1toA3;
   wire dummy;
   wire [1:0] buf_path;

   NAND2X2 A0 (.A(I),
	.B(Tb),
	.Y(before_P1));
   BUFX2 B0 (.A(before_P1),
	.Y(buf_path[0]));
   BUFX2 loop3_0__C1 (.A(buf_path[0]),
	.Y(buf_path[1]));
   BUFX2 B1 (.A(buf_path[1]),
	.Y(P1));
   NAND2X2 A1 (.A(I),
	.B(T),
	.Y(A1toA3));
   NAND2X2 A2 (.A(A1toA3),
	.B(P2),
	.Y(dummy));
   NAND2X2 A3 (.A(P2),
	.B(A1toA3),
	.Y(O));
endmodule

module DDC_0 (
	I, 
	T, 
	Tb, 
	P2, 
	O, 
	P1);
   input I;
   input T;
   input Tb;
   input P2;
   output O;
   output P1;

   // Internal wires
   wire before_P1;
   wire A1toA3;
   wire dummy;
   wire [1:0] buf_path;

   NAND2X2 A0 (.A(I),
	.B(Tb),
	.Y(before_P1));
   BUFX2 B0 (.A(before_P1),
	.Y(buf_path[0]));
   BUFX2 loop3_0__C1 (.A(buf_path[0]),
	.Y(buf_path[1]));
   BUFX2 B1 (.A(buf_path[1]),
	.Y(P1));
   NAND2X2 A1 (.A(I),
	.B(T),
	.Y(A1toA3));
   NAND2X2 A2 (.A(A1toA3),
	.B(P2),
	.Y(dummy));
   NAND2X2 A3 (.A(P2),
	.B(A1toA3),
	.Y(O));
endmodule

module CDL (
	clk_mid, 
	T, 
	Tb, 
	clk_coarse_out);
   input clk_mid;
   input [15:0] T;
   input [15:0] Tb;
   output clk_coarse_out;

   // Internal wires
   wire [14:0] P2_in;
   wire [15:0] P1_out;

   DDC_15 DDC1 (.I(clk_mid),
	.T(T[0]),
	.Tb(Tb[0]),
	.P2(P2_in[0]),
	.O(clk_coarse_out),
	.P1(P1_out[0]));
   DDC_14 DDC2 (.I(P1_out[0]),
	.T(T[1]),
	.Tb(Tb[1]),
	.P2(P2_in[1]),
	.O(P2_in[0]),
	.P1(P1_out[1]));
   DDC_13 DDC3 (.I(P1_out[1]),
	.T(T[2]),
	.Tb(Tb[2]),
	.P2(P2_in[2]),
	.O(P2_in[1]),
	.P1(P1_out[2]));
   DDC_12 DDC4 (.I(P1_out[2]),
	.T(T[3]),
	.Tb(Tb[3]),
	.P2(P2_in[3]),
	.O(P2_in[2]),
	.P1(P1_out[3]));
   DDC_11 DDC5 (.I(P1_out[3]),
	.T(T[4]),
	.Tb(Tb[4]),
	.P2(P2_in[4]),
	.O(P2_in[3]),
	.P1(P1_out[4]));
   DDC_10 DDC6 (.I(P1_out[4]),
	.T(T[5]),
	.Tb(Tb[5]),
	.P2(P2_in[5]),
	.O(P2_in[4]),
	.P1(P1_out[5]));
   DDC_9 DDC7 (.I(P1_out[5]),
	.T(T[6]),
	.Tb(Tb[6]),
	.P2(P2_in[6]),
	.O(P2_in[5]),
	.P1(P1_out[6]));
   DDC_8 DDC8 (.I(P1_out[6]),
	.T(T[7]),
	.Tb(Tb[7]),
	.P2(P2_in[7]),
	.O(P2_in[6]),
	.P1(P1_out[7]));
   DDC_7 DDC9 (.I(P1_out[7]),
	.T(T[8]),
	.Tb(Tb[8]),
	.P2(P2_in[8]),
	.O(P2_in[7]),
	.P1(P1_out[8]));
   DDC_6 DDC10 (.I(P1_out[8]),
	.T(T[9]),
	.Tb(Tb[9]),
	.P2(P2_in[9]),
	.O(P2_in[8]),
	.P1(P1_out[9]));
   DDC_5 DDC11 (.I(P1_out[9]),
	.T(T[10]),
	.Tb(Tb[10]),
	.P2(P2_in[10]),
	.O(P2_in[9]),
	.P1(P1_out[10]));
   DDC_4 DDC12 (.I(P1_out[10]),
	.T(T[11]),
	.Tb(Tb[11]),
	.P2(P2_in[11]),
	.O(P2_in[10]),
	.P1(P1_out[11]));
   DDC_3 DDC13 (.I(P1_out[11]),
	.T(T[12]),
	.Tb(Tb[12]),
	.P2(P2_in[12]),
	.O(P2_in[11]),
	.P1(P1_out[12]));
   DDC_2 DDC14 (.I(P1_out[12]),
	.T(T[13]),
	.Tb(Tb[13]),
	.P2(P2_in[13]),
	.O(P2_in[12]),
	.P1(P1_out[13]));
   DDC_1 DDC15 (.I(P1_out[13]),
	.T(T[14]),
	.Tb(Tb[14]),
	.P2(P2_in[14]),
	.O(P2_in[13]),
	.P1(P1_out[14]));
   DDC_0 DDC16 (.I(P1_out[14]),
	.T(T[15]),
	.Tb(Tb[15]),
	.P2(P1_out[15]),
	.O(P2_in[14]),
	.P1(P1_out[15]));
endmodule

module FDE_15 (
	I, 
	T, 
	Tb, 
	P2, 
	O, 
	P1);
   input I;
   input T;
   input Tb;
   input P2;
   output O;
   output P1;

   // Internal wires
   wire A1toA3;
   wire dummy;

   NAND2XL A0 (.A(I),
	.B(Tb),
	.Y(P1));
   NAND2XL A1 (.A(I),
	.B(T),
	.Y(A1toA3));
   NAND2XL A2 (.A(A1toA3),
	.B(P2),
	.Y(dummy));
   NAND2XL A3 (.A(P2),
	.B(A1toA3),
	.Y(O));
endmodule

module FDE_14 (
	I, 
	T, 
	Tb, 
	P2, 
	O, 
	P1);
   input I;
   input T;
   input Tb;
   input P2;
   output O;
   output P1;

   // Internal wires
   wire A1toA3;
   wire dummy;

   NAND2XL A0 (.A(I),
	.B(Tb),
	.Y(P1));
   NAND2XL A1 (.A(I),
	.B(T),
	.Y(A1toA3));
   NAND2XL A2 (.A(A1toA3),
	.B(P2),
	.Y(dummy));
   NAND2XL A3 (.A(P2),
	.B(A1toA3),
	.Y(O));
endmodule

module FDE_13 (
	I, 
	T, 
	Tb, 
	P2, 
	O, 
	P1);
   input I;
   input T;
   input Tb;
   input P2;
   output O;
   output P1;

   // Internal wires
   wire A1toA3;
   wire dummy;

   NAND2XL A0 (.A(I),
	.B(Tb),
	.Y(P1));
   NAND2XL A1 (.A(I),
	.B(T),
	.Y(A1toA3));
   NAND2XL A2 (.A(A1toA3),
	.B(P2),
	.Y(dummy));
   NAND2XL A3 (.A(P2),
	.B(A1toA3),
	.Y(O));
endmodule

module FDE_12 (
	I, 
	T, 
	Tb, 
	P2, 
	O, 
	P1);
   input I;
   input T;
   input Tb;
   input P2;
   output O;
   output P1;

   // Internal wires
   wire A1toA3;
   wire dummy;

   NAND2XL A0 (.A(I),
	.B(Tb),
	.Y(P1));
   NAND2XL A1 (.A(I),
	.B(T),
	.Y(A1toA3));
   NAND2XL A2 (.A(A1toA3),
	.B(P2),
	.Y(dummy));
   NAND2XL A3 (.A(P2),
	.B(A1toA3),
	.Y(O));
endmodule

module FDE_11 (
	I, 
	T, 
	Tb, 
	P2, 
	O, 
	P1);
   input I;
   input T;
   input Tb;
   input P2;
   output O;
   output P1;

   // Internal wires
   wire A1toA3;
   wire dummy;

   NAND2XL A0 (.A(I),
	.B(Tb),
	.Y(P1));
   NAND2XL A1 (.A(I),
	.B(T),
	.Y(A1toA3));
   NAND2XL A2 (.A(A1toA3),
	.B(P2),
	.Y(dummy));
   NAND2XL A3 (.A(P2),
	.B(A1toA3),
	.Y(O));
endmodule

module FDE_10 (
	I, 
	T, 
	Tb, 
	P2, 
	O, 
	P1);
   input I;
   input T;
   input Tb;
   input P2;
   output O;
   output P1;

   // Internal wires
   wire A1toA3;
   wire dummy;

   NAND2XL A0 (.A(I),
	.B(Tb),
	.Y(P1));
   NAND2XL A1 (.A(I),
	.B(T),
	.Y(A1toA3));
   NAND2XL A2 (.A(A1toA3),
	.B(P2),
	.Y(dummy));
   NAND2XL A3 (.A(P2),
	.B(A1toA3),
	.Y(O));
endmodule

module FDE_9 (
	I, 
	T, 
	Tb, 
	P2, 
	O, 
	P1);
   input I;
   input T;
   input Tb;
   input P2;
   output O;
   output P1;

   // Internal wires
   wire A1toA3;
   wire dummy;

   NAND2XL A0 (.A(I),
	.B(Tb),
	.Y(P1));
   NAND2XL A1 (.A(I),
	.B(T),
	.Y(A1toA3));
   NAND2XL A2 (.A(A1toA3),
	.B(P2),
	.Y(dummy));
   NAND2XL A3 (.A(P2),
	.B(A1toA3),
	.Y(O));
endmodule

module FDE_8 (
	I, 
	T, 
	Tb, 
	P2, 
	O, 
	P1);
   input I;
   input T;
   input Tb;
   input P2;
   output O;
   output P1;

   // Internal wires
   wire A1toA3;
   wire dummy;

   NAND2XL A0 (.A(I),
	.B(Tb),
	.Y(P1));
   NAND2XL A1 (.A(I),
	.B(T),
	.Y(A1toA3));
   NAND2XL A2 (.A(A1toA3),
	.B(P2),
	.Y(dummy));
   NAND2XL A3 (.A(P2),
	.B(A1toA3),
	.Y(O));
endmodule

module FDL_1 (
	clk_in, 
	T, 
	Tb, 
	clk_out);
   input clk_in;
   input [7:0] T;
   input [7:0] Tb;
   output clk_out;

   // Internal wires
   wire [6:0] P2_in;
   wire [7:0] P1_out;

   FDE_15 FDE1 (.I(clk_in),
	.T(T[0]),
	.Tb(Tb[0]),
	.P2(P2_in[0]),
	.O(clk_out),
	.P1(P1_out[0]));
   FDE_14 FDE2 (.I(P1_out[0]),
	.T(T[1]),
	.Tb(Tb[1]),
	.P2(P2_in[1]),
	.O(P2_in[0]),
	.P1(P1_out[1]));
   FDE_13 FDE3 (.I(P1_out[1]),
	.T(T[2]),
	.Tb(Tb[2]),
	.P2(P2_in[2]),
	.O(P2_in[1]),
	.P1(P1_out[2]));
   FDE_12 FDE4 (.I(P1_out[2]),
	.T(T[3]),
	.Tb(Tb[3]),
	.P2(P2_in[3]),
	.O(P2_in[2]),
	.P1(P1_out[3]));
   FDE_11 FDE5 (.I(P1_out[3]),
	.T(T[4]),
	.Tb(Tb[4]),
	.P2(P2_in[4]),
	.O(P2_in[3]),
	.P1(P1_out[4]));
   FDE_10 FDE6 (.I(P1_out[4]),
	.T(T[5]),
	.Tb(Tb[5]),
	.P2(P2_in[5]),
	.O(P2_in[4]),
	.P1(P1_out[5]));
   FDE_9 FDE7 (.I(P1_out[5]),
	.T(T[6]),
	.Tb(Tb[6]),
	.P2(P2_in[6]),
	.O(P2_in[5]),
	.P1(P1_out[6]));
   FDE_8 FDE8 (.I(P1_out[6]),
	.T(T[7]),
	.Tb(Tb[7]),
	.P2(P1_out[7]),
	.O(P2_in[6]),
	.P1(P1_out[7]));
endmodule

module FDE_7 (
	I, 
	T, 
	Tb, 
	P2, 
	O, 
	P1);
   input I;
   input T;
   input Tb;
   input P2;
   output O;
   output P1;

   // Internal wires
   wire A1toA3;
   wire dummy;

   NAND2XL A0 (.A(I),
	.B(Tb),
	.Y(P1));
   NAND2XL A1 (.A(I),
	.B(T),
	.Y(A1toA3));
   NAND2XL A2 (.A(A1toA3),
	.B(P2),
	.Y(dummy));
   NAND2XL A3 (.A(P2),
	.B(A1toA3),
	.Y(O));
endmodule

module FDE_6 (
	I, 
	T, 
	Tb, 
	P2, 
	O, 
	P1);
   input I;
   input T;
   input Tb;
   input P2;
   output O;
   output P1;

   // Internal wires
   wire A1toA3;
   wire dummy;

   NAND2XL A0 (.A(I),
	.B(Tb),
	.Y(P1));
   NAND2XL A1 (.A(I),
	.B(T),
	.Y(A1toA3));
   NAND2XL A2 (.A(A1toA3),
	.B(P2),
	.Y(dummy));
   NAND2XL A3 (.A(P2),
	.B(A1toA3),
	.Y(O));
endmodule

module FDE_5 (
	I, 
	T, 
	Tb, 
	P2, 
	O, 
	P1);
   input I;
   input T;
   input Tb;
   input P2;
   output O;
   output P1;

   // Internal wires
   wire A1toA3;
   wire dummy;

   NAND2XL A0 (.A(I),
	.B(Tb),
	.Y(P1));
   NAND2XL A1 (.A(I),
	.B(T),
	.Y(A1toA3));
   NAND2XL A2 (.A(A1toA3),
	.B(P2),
	.Y(dummy));
   NAND2XL A3 (.A(P2),
	.B(A1toA3),
	.Y(O));
endmodule

module FDE_4 (
	I, 
	T, 
	Tb, 
	P2, 
	O, 
	P1);
   input I;
   input T;
   input Tb;
   input P2;
   output O;
   output P1;

   // Internal wires
   wire A1toA3;
   wire dummy;

   NAND2XL A0 (.A(I),
	.B(Tb),
	.Y(P1));
   NAND2XL A1 (.A(I),
	.B(T),
	.Y(A1toA3));
   NAND2XL A2 (.A(A1toA3),
	.B(P2),
	.Y(dummy));
   NAND2XL A3 (.A(P2),
	.B(A1toA3),
	.Y(O));
endmodule

module FDE_3 (
	I, 
	T, 
	Tb, 
	P2, 
	O, 
	P1);
   input I;
   input T;
   input Tb;
   input P2;
   output O;
   output P1;

   // Internal wires
   wire A1toA3;
   wire dummy;

   NAND2XL A0 (.A(I),
	.B(Tb),
	.Y(P1));
   NAND2XL A1 (.A(I),
	.B(T),
	.Y(A1toA3));
   NAND2XL A2 (.A(A1toA3),
	.B(P2),
	.Y(dummy));
   NAND2XL A3 (.A(P2),
	.B(A1toA3),
	.Y(O));
endmodule

module FDE_2 (
	I, 
	T, 
	Tb, 
	P2, 
	O, 
	P1);
   input I;
   input T;
   input Tb;
   input P2;
   output O;
   output P1;

   // Internal wires
   wire A1toA3;
   wire dummy;

   NAND2XL A0 (.A(I),
	.B(Tb),
	.Y(P1));
   NAND2XL A1 (.A(I),
	.B(T),
	.Y(A1toA3));
   NAND2XL A2 (.A(A1toA3),
	.B(P2),
	.Y(dummy));
   NAND2XL A3 (.A(P2),
	.B(A1toA3),
	.Y(O));
endmodule

module FDE_1 (
	I, 
	T, 
	Tb, 
	P2, 
	O, 
	P1);
   input I;
   input T;
   input Tb;
   input P2;
   output O;
   output P1;

   // Internal wires
   wire A1toA3;
   wire dummy;

   NAND2XL A0 (.A(I),
	.B(Tb),
	.Y(P1));
   NAND2XL A1 (.A(I),
	.B(T),
	.Y(A1toA3));
   NAND2XL A2 (.A(A1toA3),
	.B(P2),
	.Y(dummy));
   NAND2XL A3 (.A(P2),
	.B(A1toA3),
	.Y(O));
endmodule

module FDE_0 (
	I, 
	T, 
	Tb, 
	P2, 
	O, 
	P1);
   input I;
   input T;
   input Tb;
   input P2;
   output O;
   output P1;

   // Internal wires
   wire A1toA3;
   wire dummy;

   NAND2XL A0 (.A(I),
	.B(Tb),
	.Y(P1));
   NAND2XL A1 (.A(I),
	.B(T),
	.Y(A1toA3));
   NAND2XL A2 (.A(A1toA3),
	.B(P2),
	.Y(dummy));
   NAND2XL A3 (.A(P2),
	.B(A1toA3),
	.Y(O));
endmodule

module FDL_0 (
	clk_in, 
	T, 
	Tb, 
	clk_out);
   input clk_in;
   input [7:0] T;
   input [7:0] Tb;
   output clk_out;

   // Internal wires
   wire [6:0] P2_in;
   wire [7:0] P1_out;

   FDE_7 FDE1 (.I(clk_in),
	.T(T[0]),
	.Tb(Tb[0]),
	.P2(P2_in[0]),
	.O(clk_out),
	.P1(P1_out[0]));
   FDE_6 FDE2 (.I(P1_out[0]),
	.T(T[1]),
	.Tb(Tb[1]),
	.P2(P2_in[1]),
	.O(P2_in[0]),
	.P1(P1_out[1]));
   FDE_5 FDE3 (.I(P1_out[1]),
	.T(T[2]),
	.Tb(Tb[2]),
	.P2(P2_in[2]),
	.O(P2_in[1]),
	.P1(P1_out[2]));
   FDE_4 FDE4 (.I(P1_out[2]),
	.T(T[3]),
	.Tb(Tb[3]),
	.P2(P2_in[3]),
	.O(P2_in[2]),
	.P1(P1_out[3]));
   FDE_3 FDE5 (.I(P1_out[3]),
	.T(T[4]),
	.Tb(Tb[4]),
	.P2(P2_in[4]),
	.O(P2_in[3]),
	.P1(P1_out[4]));
   FDE_2 FDE6 (.I(P1_out[4]),
	.T(T[5]),
	.Tb(Tb[5]),
	.P2(P2_in[5]),
	.O(P2_in[4]),
	.P1(P1_out[5]));
   FDE_1 FDE7 (.I(P1_out[5]),
	.T(T[6]),
	.Tb(Tb[6]),
	.P2(P2_in[6]),
	.O(P2_in[5]),
	.P1(P1_out[6]));
   FDE_0 FDE8 (.I(P1_out[6]),
	.T(T[7]),
	.Tb(Tb[7]),
	.P2(P1_out[7]),
	.O(P2_in[6]),
	.P1(P1_out[7]));
endmodule

module DCDL (
	clk_mid, 
	T, 
	Tb, 
	T_f1, 
	Tb_f1, 
	T_f2, 
	Tb_f2, 
	Sel, 
	clk_ext, 
	clk_out_out, 
	clk_out);
   input clk_mid;
   input [15:0] T;
   input [15:0] Tb;
   input [7:0] T_f1;
   input [7:0] Tb_f1;
   input [7:0] T_f2;
   input [7:0] Tb_f2;
   input [1:0] Sel;
   input clk_ext;
   input clk_out_out;
   output clk_out;

   // Internal wires
   wire clk_mid_tmp;
   wire clk_coarse_out;
   wire clk_fine_out;
   wire inv_in;
   wire n3;
   wire n1;

   NOR2X8 U4 (.A(clk_out_out),
	.B(Sel[1]),
	.Y(n3));
   CDL D1 (.clk_mid(clk_mid_tmp),
	.T(T),
	.Tb(Tb),
	.clk_coarse_out(clk_coarse_out));
   FDL_1 D2 (.clk_in(clk_coarse_out),
	.T(T_f1),
	.Tb(Tb_f1),
	.clk_out(clk_fine_out));
   FDL_0 D3 (.clk_in(clk_fine_out),
	.T(T_f2),
	.Tb(Tb_f2),
	.clk_out(inv_in));
   AOI31X4 U2 (.A0(clk_ext),
	.A1(Sel[0]),
	.A2(n3),
	.B0(n1),
	.Y(clk_mid_tmp));
   INVX1 U3 (.A(clk_mid),
	.Y(n1));
   INVX2 U5 (.A(inv_in),
	.Y(clk_out));
endmodule

module Clock_counter (
	clk_ext, 
	clk_out, 
	N, 
	M, 
	rst_n, 
	N_counter, 
	M_counter);
   input clk_ext;
   input clk_out;
   input [3:0] N;
   input [1:0] M;
   input rst_n;
   output [3:0] N_counter;
   output [1:0] M_counter;

   // Internal wires
   wire N1;
   wire cnt_tmp_M_1_;
   wire N5;
   wire n100;
   wire n2;
   wire n3;
   wire n4;
   wire n50;
   wire n6;
   wire N7;
   wire N9;
   wire N12;
   wire N11;
   wire N101;
   wire n70;
   wire n8;
   wire n90;
   wire n102;
   wire n110;
   wire [3:1] cnt_tmp_N;

   DFFRQX2 M_counter_reg_0_ (.D(n8),
	.CK(clk_ext),
	.RN(rst_n),
	.Q(M_counter[0]));
   DFFRQX2 M_counter_reg_1_ (.D(cnt_tmp_M_1_),
	.CK(clk_ext),
	.RN(rst_n),
	.Q(M_counter[1]));
   DFFRQX2 N_counter_reg_3_ (.D(cnt_tmp_N[3]),
	.CK(clk_out),
	.RN(rst_n),
	.Q(N_counter[3]));
   DFFRQX2 N_counter_reg_1_ (.D(cnt_tmp_N[1]),
	.CK(clk_out),
	.RN(rst_n),
	.Q(N_counter[1]));
   DFFRQX2 N_counter_reg_2_ (.D(cnt_tmp_N[2]),
	.CK(clk_out),
	.RN(rst_n),
	.Q(N_counter[2]));
   DFFRQX2 N_counter_reg_0_ (.D(n90),
	.CK(clk_out),
	.RN(rst_n),
	.Q(N_counter[0]));
   NAND2X2 U3 (.A(N101),
	.B(N9),
	.Y(n110));
   XNOR2X1 U4 (.A(N11),
	.B(n110),
	.Y(cnt_tmp_N[2]));
   XNOR2X1 U5 (.A(N101),
	.B(n90),
	.Y(cnt_tmp_N[1]));
   INVX2 U6 (.A(N9),
	.Y(n90));
   INVX2 U7 (.A(N7),
	.Y(n8));
   XNOR2X1 U8 (.A(N_counter[0]),
	.B(N[0]),
	.Y(n4));
   NAND4X2 U9 (.A(n100),
	.B(n2),
	.C(n3),
	.D(n4),
	.Y(N5));
   XNOR2X1 U10 (.A(N_counter[3]),
	.B(N[3]),
	.Y(n3));
   XNOR2X1 U11 (.A(N_counter[1]),
	.B(N[1]),
	.Y(n2));
   XNOR2X1 U12 (.A(N_counter[2]),
	.B(N[2]),
	.Y(n100));
   XOR2X1 U13 (.A(N12),
	.B(n102),
	.Y(cnt_tmp_N[3]));
   NOR2BX1 U14 (.AN(N11),
	.B(n110),
	.Y(n102));
   AND2X2 U15 (.A(M_counter[0]),
	.B(N1),
	.Y(N7));
   NAND2X2 U16 (.A(n50),
	.B(n6),
	.Y(N1));
   XNOR2X1 U17 (.A(M_counter[1]),
	.B(M[1]),
	.Y(n50));
   XNOR2X1 U18 (.A(M_counter[0]),
	.B(M[0]),
	.Y(n6));
   XNOR2X1 U19 (.A(n70),
	.B(N7),
	.Y(cnt_tmp_M_1_));
   NAND2X2 U20 (.A(N1),
	.B(M_counter[1]),
	.Y(n70));
   AND2X1 U21 (.A(N_counter[0]),
	.B(N5),
	.Y(N9));
   AND2X1 U22 (.A(N_counter[1]),
	.B(N5),
	.Y(N101));
   AND2X1 U23 (.A(N_counter[2]),
	.B(N5),
	.Y(N11));
   AND2X1 U24 (.A(N5),
	.B(N_counter[3]),
	.Y(N12));
endmodule

module FMDLL (
	M, 
	N, 
	rst_n, 
	clk_ext, 
	clk_out, 
	Sel);
   input [1:0] M;
   input [3:0] N;
   input rst_n;
   input clk_ext;
   output clk_out;
   output [1:0] Sel;

   // Internal wires
   wire FE_PHN121_n20;
   wire FE_PHN120_M_0;
   wire FE_PHN119_T_f2_5;
   wire FE_PHN118_Tb_f2_4;
   wire FE_PHN117_T_f2_6;
   wire FE_PHN116_n20;
   wire FE_PHN115_M_0;
   wire FE_PHN114_n20;
   wire FE_PHN113_M_1;
   wire FE_PHN112_M_0;
   wire FE_PHN111_M_1;
   wire FE_PHN110_n20;
   wire FE_PHN109_n19;
   wire FE_PHN108_n20;
   wire FE_PHN107_M_1;
   wire FE_PHN106_n19;
   wire FE_PHN105_Tb_f1_2;
   wire FE_PHN104_T_f2_1;
   wire FE_PHN103_Tb_f2_2;
   wire FE_PHN102_T_f1_5;
   wire FE_PHN101_Tb_f1_4;
   wire FE_PHN100_T_f2_6;
   wire FE_PHN99_Tb_f2_4;
   wire FE_PHN98_T_f2_5;
   wire FE_PHN97_Tb_2;
   wire FE_PHN96_Tb_15;
   wire FE_PHN95_Tb_14;
   wire FE_PHN94_Tb_13;
   wire FE_PHN93_n20;
   wire FE_PHN92_Tb_12;
   wire FE_PHN91_Tb_10;
   wire FE_PHN90_Tb_9;
   wire FE_PHN89_Tb_8;
   wire FE_PHN88_Tb_7;
   wire FE_PHN87_Tb_6;
   wire FE_PHN86_Tb_5;
   wire FE_PHN85_Tb_3;
   wire FE_PHN84_Tb_4;
   wire FE_PHN83_T_f2_7;
   wire FE_PHN82_Tb_f2_7;
   wire FE_PHN81_T_f1_7;
   wire FE_PHN80_Tb_f1_6;
   wire FE_PHN79_Tb_f1_7;
   wire FE_PHN78_T_11;
   wire FE_PHN77_n20;
   wire FE_PHN76_M_0;
   wire FE_PHN75_M_1;
   wire FE_PHN74_T_1;
   wire FE_PHN73_Tb_13;
   wire FE_PHN72_Tb_4;
   wire FE_PHN71_Tb_f1_7;
   wire FE_PHN70_T_f2_3;
   wire FE_PHN69_T_11;
   wire FE_PHN68_Tb_f2_7;
   wire FE_PHN67_n20;
   wire FE_PHN66_M_0;
   wire FE_PHN65_Tb_2;
   wire FE_PHN64_Tb_6;
   wire FE_PHN63_Tb_f1_0;
   wire FE_PHN62_Tb_f2_1;
   wire FE_PHN61_Tb_7;
   wire FE_PHN60_Tb_5;
   wire FE_PHN59_Tb_4;
   wire FE_PHN58_Tb_3;
   wire FE_PHN57_Tb_15;
   wire FE_PHN56_Tb_13;
   wire FE_PHN55_Tb_12;
   wire FE_PHN54_Tb_14;
   wire FE_PHN53_Tb_10;
   wire FE_PHN52_Tb_8;
   wire FE_PHN51_Tb_1;
   wire FE_PHN50_Tb_f2_0;
   wire FE_PHN49_Tb_f1_3;
   wire FE_PHN48_Tb_9;
   wire FE_PHN47_T_f2_5;
   wire FE_PHN46_Tb_f1_6;
   wire FE_PHN45_T_f2_6;
   wire FE_PHN44_Tb_f2_7;
   wire FE_PHN43_Tb_f1_2;
   wire FE_PHN42_Tb_f2_2;
   wire FE_PHN41_T_11;
   wire FE_PHN40_T_f2_7;
   wire FE_PHN39_Tb_f1_4;
   wire FE_PHN38_Tb_f2_4;
   wire FE_PHN37_T_f1_5;
   wire FE_PHN36_Tb_f1_7;
   wire FE_PHN35_T_f2_3;
   wire FE_PHN34_T_f1_7;
   wire FE_PHN33_n20;
   wire FE_PHN32_M_1;
   wire FE_PHN31_M_0;
   wire FE_PHN30_n20;
   wire FE_PHN29_n20;
   wire FE_PHN28_M_1;
   wire FE_PHN27_M_0;
   wire FE_PHN26_n20;
   wire FE_PHN25_M_1;
   wire FE_PHN24_M_0;
   wire FE_PHN23_n20;
   wire FE_PHN22_n20;
   wire FE_PHN21_M_1;
   wire FE_PHN20_M_0;
   wire FE_PHN19_n20;
   wire FE_PHN18_n20;
   wire FE_PHN17_M_1;
   wire FE_PHN16_M_0;
   wire FE_PHN15_n20;
   wire FE_PHN14_M_1;
   wire FE_PHN13_M_0;
   wire FE_PHN12_n20;
   wire FE_PHN11_M_1;
   wire FE_PHN10_M_0;
   wire FE_PHN9_n20;
   wire FE_PHN8_M_1;
   wire FE_PHN7_M_0;
   wire FE_PHN6_n20;
   wire CTS_158;
   wire CTS_157;
   wire CTS_156;
   wire CTS_155;
   wire CTS_46;
   wire CTS_154;
   wire CTS_153;
   wire CTS_152;
   wire CTS_151;
   wire CTS_150;
   wire CTS_149;
   wire CTS_148;
   wire CTS_147;
   wire CTS_146;
   wire CTS_145;
   wire CTS_144;
   wire CTS_143;
   wire CTS_142;
   wire CTS_141;
   wire CTS_140;
   wire CTS_139;
   wire CTS_138;
   wire CTS_137;
   wire CTS_136;
   wire CTS_135;
   wire CTS_134;
   wire CTS_133;
   wire CTS_132;
   wire CTS_131;
   wire CTS_130;
   wire CTS_129;
   wire CTS_128;
   wire CTS_127;
   wire CTS_126;
   wire CTS_125;
   wire CTS_124;
   wire CTS_123;
   wire CTS_122;
   wire CTS_121;
   wire CTS_120;
   wire CTS_119;
   wire CTS_118;
   wire CTS_117;
   wire CTS_116;
   wire CTS_115;
   wire CTS_114;
   wire CTS_113;
   wire CTS_112;
   wire CTS_111;
   wire CTS_110;
   wire CTS_109;
   wire CTS_108;
   wire CTS_107;
   wire CTS_106;
   wire CTS_105;
   wire CTS_104;
   wire CTS_103;
   wire CTS_102;
   wire CTS_101;
   wire CTS_100;
   wire CTS_99;
   wire CTS_98;
   wire CTS_97;
   wire CTS_96;
   wire CTS_95;
   wire CTS_94;
   wire CTS_44;
   wire CTS_93;
   wire CTS_42;
   wire CTS_92;
   wire CTS_40;
   wire CTS_91;
   wire CTS_90;
   wire CTS_89;
   wire CTS_88;
   wire CTS_87;
   wire CTS_86;
   wire CTS_85;
   wire CTS_84;
   wire CTS_83;
   wire CTS_38;
   wire CTS_36;
   wire CTS_34;
   wire CTS_82;
   wire CTS_81;
   wire CTS_80;
   wire CTS_32;
   wire CTS_79;
   wire CTS_30;
   wire CTS_78;
   wire CTS_28;
   wire CTS_77;
   wire CTS_76;
   wire CTS_75;
   wire CTS_26;
   wire CTS_74;
   wire CTS_24;
   wire CTS_22;
   wire CTS_20;
   wire CTS_73;
   wire CTS_18;
   wire CTS_72;
   wire CTS_71;
   wire CTS_70;
   wire CTS_69;
   wire CTS_68;
   wire CTS_16;
   wire CTS_67;
   wire CTS_66;
   wire CTS_65;
   wire CTS_14;
   wire CTS_64;
   wire CTS_63;
   wire CTS_62;
   wire CTS_12;
   wire CTS_61;
   wire CTS_60;
   wire CTS_59;
   wire CTS_58;
   wire CTS_57;
   wire CTS_56;
   wire CTS_55;
   wire CTS_10;
   wire CTS_54;
   wire CTS_53;
   wire CTS_52;
   wire CTS_51;
   wire CTS_50;
   wire CTS_8;
   wire CTS_49;
   wire CTS_48;
   wire CTS_47;
   wire CTS_45;
   wire CTS_43;
   wire CTS_6;
   wire CTS_41;
   wire CTS_39;
   wire CTS_37;
   wire CTS_4;
   wire CTS_35;
   wire CTS_33;
   wire CTS_31;
   wire CTS_29;
   wire CTS_27;
   wire CTS_25;
   wire CTS_23;
   wire CTS_21;
   wire CTS_19;
   wire CTS_17;
   wire CTS_15;
   wire CTS_13;
   wire CTS_11;
   wire CTS_9;
   wire CTS_7;
   wire CTS_5;
   wire CTS_3;
   wire CTS_2;
   wire CTS_1;
   wire FE_OCPN4_Sel_0;
   wire FE_OCPN2_Sel_0;
   wire FE_OCPN1_Sel_0;
   wire FE_OFN0_clk_out;
   wire DIV_M;
   wire DIV_N;
   wire Q_9_;
   wire Q_8_;
   wire Q_7_;
   wire Q_6_;
   wire Q_5_;
   wire Q_4_;
   wire Q_3_;
   wire Q_2_;
   wire Q_1_;
   wire Q_0_;
   wire clk_mid;
   wire n15;
   wire n17;
   wire n18;
   wire n19;
   wire n20;
   wire n21;
   wire n22;
   wire n23;
   wire n24;
   wire n25;
   wire n26;
   wire n27;
   wire n28;
   wire n29;
   wire n30;
   wire n31;
   wire n32;
   wire n33;
   wire n34;
   wire n35;
   wire n36;
   wire n37;
   wire n38;
   wire n39;
   wire n40;
   wire n41;
   wire n42;
   wire n43;
   wire n44;
   wire n45;
   wire n46;
   wire n47;
   wire n48;
   wire n49;
   wire n51;
   wire n52;
   wire n53;
   wire [9:0] Q_next;
   wire [15:0] T;
   wire [15:0] Tb;
   wire [7:0] T_f1;
   wire [7:0] Tb_f1;
   wire [7:0] T_f2;
   wire [7:0] Tb_f2;
   wire [3:0] N_counter;
   wire [1:0] M_counter;
   wire [34:1] glitch_free;

   DLY4X1 FE_PHC121_n20 (.A(FE_PHN33_n20),
	.Y(FE_PHN121_n20));
   DLY4X1 FE_PHC120_M_0 (.A(FE_PHN120_M_0),
	.Y(FE_PHN66_M_0));
   DLY2X1 FE_PHC119_T_f2_5 (.A(T_f2[5]),
	.Y(FE_PHN119_T_f2_5));
   DLY3X1 FE_PHC118_Tb_f2_4 (.A(Tb_f2[4]),
	.Y(FE_PHN118_Tb_f2_4));
   DLY4X1 FE_PHC117_T_f2_6 (.A(T_f2[6]),
	.Y(FE_PHN117_T_f2_6));
   DLY4X1 FE_PHC116_n20 (.A(FE_PHN121_n20),
	.Y(FE_PHN116_n20));
   DLY4X1 FE_PHC115_M_0 (.A(FE_PHN66_M_0),
	.Y(FE_PHN115_M_0));
   DLY4X1 FE_PHC114_n20 (.A(FE_PHN116_n20),
	.Y(FE_PHN114_n20));
   DLY1X1 FE_PHC113_M_1 (.A(M[1]),
	.Y(FE_PHN113_M_1));
   DLY4X1 FE_PHC112_M_0 (.A(FE_PHN115_M_0),
	.Y(FE_PHN112_M_0));
   DLY4X1 FE_PHC111_M_1 (.A(FE_PHN113_M_1),
	.Y(FE_PHN111_M_1));
   DLY4X1 FE_PHC110_n20 (.A(FE_PHN114_n20),
	.Y(FE_PHN110_n20));
   DLY4X1 FE_PHC109_n19 (.A(FE_PHN109_n19),
	.Y(FE_PHN106_n19));
   CLKBUFX2 FE_PHC108_n20 (.A(FE_PHN33_n20),
	.Y(FE_PHN108_n20));
   DLY4X1 FE_PHC107_M_1 (.A(FE_PHN111_M_1),
	.Y(FE_PHN107_M_1));
   DLY4X1 FE_PHC106_n19 (.A(n19),
	.Y(FE_PHN109_n19));
   CLKBUFX1 FE_PHC105_Tb_f1_2 (.A(Tb_f1[2]),
	.Y(FE_PHN105_Tb_f1_2));
   CLKBUFX2 FE_PHC104_T_f2_1 (.A(T_f2[1]),
	.Y(FE_PHN104_T_f2_1));
   CLKBUFX1 FE_PHC103_Tb_f2_2 (.A(Tb_f2[2]),
	.Y(FE_PHN103_Tb_f2_2));
   DLY4X4 FE_PHC102_T_f1_5 (.A(T_f1[5]),
	.Y(FE_PHN102_T_f1_5));
   DLY4X1 FE_PHC101_Tb_f1_4 (.A(Tb_f1[4]),
	.Y(FE_PHN101_Tb_f1_4));
   DLY4X1 FE_PHC100_T_f2_6 (.A(FE_PHN117_T_f2_6),
	.Y(FE_PHN100_T_f2_6));
   DLY4X1 FE_PHC99_Tb_f2_4 (.A(FE_PHN118_Tb_f2_4),
	.Y(FE_PHN99_Tb_f2_4));
   DLY4X1 FE_PHC98_T_f2_5 (.A(FE_PHN119_T_f2_5),
	.Y(FE_PHN98_T_f2_5));
   DLY3X1 FE_PHC97_Tb_2 (.A(Tb[2]),
	.Y(FE_PHN97_Tb_2));
   DLY4X1 FE_PHC96_Tb_15 (.A(Tb[15]),
	.Y(FE_PHN96_Tb_15));
   DLY4X1 FE_PHC95_Tb_14 (.A(Tb[14]),
	.Y(FE_PHN95_Tb_14));
   DLY4X1 FE_PHC94_Tb_13 (.A(Tb[13]),
	.Y(FE_PHN94_Tb_13));
   DLY4X1 FE_PHC93_n20 (.A(FE_PHN67_n20),
	.Y(FE_PHN93_n20));
   DLY4X1 FE_PHC92_Tb_12 (.A(Tb[12]),
	.Y(FE_PHN92_Tb_12));
   DLY4X1 FE_PHC91_Tb_10 (.A(Tb[10]),
	.Y(FE_PHN91_Tb_10));
   DLY4X1 FE_PHC90_Tb_9 (.A(Tb[9]),
	.Y(FE_PHN90_Tb_9));
   DLY4X1 FE_PHC89_Tb_8 (.A(Tb[8]),
	.Y(FE_PHN89_Tb_8));
   DLY4X1 FE_PHC88_Tb_7 (.A(Tb[7]),
	.Y(FE_PHN88_Tb_7));
   DLY4X1 FE_PHC87_Tb_6 (.A(Tb[6]),
	.Y(FE_PHN87_Tb_6));
   DLY4X1 FE_PHC86_Tb_5 (.A(Tb[5]),
	.Y(FE_PHN86_Tb_5));
   DLY4X1 FE_PHC85_Tb_3 (.A(Tb[3]),
	.Y(FE_PHN85_Tb_3));
   DLY4X1 FE_PHC84_Tb_4 (.A(Tb[4]),
	.Y(FE_PHN84_Tb_4));
   DLY4X1 FE_PHC83_T_f2_7 (.A(T_f2[7]),
	.Y(FE_PHN83_T_f2_7));
   DLY4X1 FE_PHC82_Tb_f2_7 (.A(FE_PHN68_Tb_f2_7),
	.Y(FE_PHN82_Tb_f2_7));
   DLY4X1 FE_PHC81_T_f1_7 (.A(FE_PHN34_T_f1_7),
	.Y(FE_PHN81_T_f1_7));
   DLY4X1 FE_PHC80_Tb_f1_6 (.A(Tb_f1[6]),
	.Y(FE_PHN80_Tb_f1_6));
   DLY4X1 FE_PHC79_Tb_f1_7 (.A(FE_PHN36_Tb_f1_7),
	.Y(FE_PHN79_Tb_f1_7));
   DLY4X1 FE_PHC78_T_11 (.A(T[11]),
	.Y(FE_PHN78_T_11));
   DLY4X1 FE_PHC77_n20 (.A(FE_PHN110_n20),
	.Y(FE_PHN77_n20));
   DLY4X1 FE_PHC76_M_0 (.A(FE_PHN112_M_0),
	.Y(FE_PHN76_M_0));
   DLY4X1 FE_PHC75_M_1 (.A(FE_PHN107_M_1),
	.Y(FE_PHN75_M_1));
   CLKBUFX2 FE_PHC74_T_1 (.A(T[1]),
	.Y(FE_PHN74_T_1));
   CLKBUFX1 FE_PHC73_Tb_13 (.A(FE_PHN94_Tb_13),
	.Y(FE_PHN73_Tb_13));
   CLKBUFX1 FE_PHC72_Tb_4 (.A(FE_PHN84_Tb_4),
	.Y(FE_PHN72_Tb_4));
   CLKBUFX1 FE_PHC71_Tb_f1_7 (.A(FE_PHN79_Tb_f1_7),
	.Y(FE_PHN71_Tb_f1_7));
   CLKBUFX2 FE_PHC70_T_f2_3 (.A(FE_PHN35_T_f2_3),
	.Y(FE_PHN70_T_f2_3));
   CLKBUFX1 FE_PHC69_T_11 (.A(FE_PHN78_T_11),
	.Y(FE_PHN69_T_11));
   CLKBUFX1 FE_PHC68_Tb_f2_7 (.A(Tb_f2[7]),
	.Y(FE_PHN68_Tb_f2_7));
   CLKBUFX1 FE_PHC67_n20 (.A(FE_PHN77_n20),
	.Y(FE_PHN67_n20));
   BUFX6 FE_PHC66_M_0 (.A(FE_PHN31_M_0),
	.Y(FE_PHN120_M_0));
   CLKBUFX1 FE_PHC65_Tb_2 (.A(FE_PHN97_Tb_2),
	.Y(FE_PHN65_Tb_2));
   CLKBUFX1 FE_PHC64_Tb_6 (.A(FE_PHN87_Tb_6),
	.Y(FE_PHN64_Tb_6));
   CLKBUFX1 FE_PHC63_Tb_f1_0 (.A(Tb_f1[0]),
	.Y(FE_PHN63_Tb_f1_0));
   CLKBUFX1 FE_PHC62_Tb_f2_1 (.A(Tb_f2[1]),
	.Y(FE_PHN62_Tb_f2_1));
   CLKBUFX1 FE_PHC61_Tb_7 (.A(FE_PHN88_Tb_7),
	.Y(FE_PHN61_Tb_7));
   CLKBUFX1 FE_PHC60_Tb_5 (.A(FE_PHN86_Tb_5),
	.Y(FE_PHN60_Tb_5));
   CLKBUFX1 FE_PHC59_Tb_4 (.A(FE_PHN72_Tb_4),
	.Y(FE_PHN59_Tb_4));
   CLKBUFX1 FE_PHC58_Tb_3 (.A(FE_PHN85_Tb_3),
	.Y(FE_PHN58_Tb_3));
   CLKBUFX1 FE_PHC57_Tb_15 (.A(FE_PHN96_Tb_15),
	.Y(FE_PHN57_Tb_15));
   BUFX6 FE_PHC56_Tb_13 (.A(FE_PHN73_Tb_13),
	.Y(FE_PHN56_Tb_13));
   CLKBUFX1 FE_PHC55_Tb_12 (.A(FE_PHN92_Tb_12),
	.Y(FE_PHN55_Tb_12));
   CLKBUFX1 FE_PHC54_Tb_14 (.A(FE_PHN95_Tb_14),
	.Y(FE_PHN54_Tb_14));
   CLKBUFX1 FE_PHC53_Tb_10 (.A(FE_PHN91_Tb_10),
	.Y(FE_PHN53_Tb_10));
   CLKBUFX1 FE_PHC52_Tb_8 (.A(FE_PHN89_Tb_8),
	.Y(FE_PHN52_Tb_8));
   CLKBUFX1 FE_PHC51_Tb_1 (.A(Tb[1]),
	.Y(FE_PHN51_Tb_1));
   BUFX6 FE_PHC50_Tb_f2_0 (.A(Tb_f2[0]),
	.Y(FE_PHN50_Tb_f2_0));
   CLKBUFX1 FE_PHC49_Tb_f1_3 (.A(Tb_f1[3]),
	.Y(FE_PHN49_Tb_f1_3));
   CLKBUFX1 FE_PHC48_Tb_9 (.A(FE_PHN90_Tb_9),
	.Y(FE_PHN48_Tb_9));
   CLKBUFX2 FE_PHC47_T_f2_5 (.A(FE_PHN98_T_f2_5),
	.Y(FE_PHN47_T_f2_5));
   CLKBUFX1 FE_PHC46_Tb_f1_6 (.A(FE_PHN80_Tb_f1_6),
	.Y(FE_PHN46_Tb_f1_6));
   CLKBUFX2 FE_PHC45_T_f2_6 (.A(FE_PHN100_T_f2_6),
	.Y(FE_PHN45_T_f2_6));
   CLKBUFX1 FE_PHC44_Tb_f2_7 (.A(FE_PHN82_Tb_f2_7),
	.Y(FE_PHN44_Tb_f2_7));
   CLKBUFX1 FE_PHC43_Tb_f1_2 (.A(FE_PHN105_Tb_f1_2),
	.Y(FE_PHN43_Tb_f1_2));
   BUFX6 FE_PHC42_Tb_f2_2 (.A(FE_PHN103_Tb_f2_2),
	.Y(FE_PHN42_Tb_f2_2));
   CLKBUFX1 FE_PHC41_T_11 (.A(FE_PHN69_T_11),
	.Y(FE_PHN41_T_11));
   CLKBUFX1 FE_PHC40_T_f2_7 (.A(FE_PHN83_T_f2_7),
	.Y(FE_PHN40_T_f2_7));
   BUFX6 FE_PHC39_Tb_f1_4 (.A(FE_PHN101_Tb_f1_4),
	.Y(FE_PHN39_Tb_f1_4));
   BUFX6 FE_PHC38_Tb_f2_4 (.A(FE_PHN99_Tb_f2_4),
	.Y(FE_PHN38_Tb_f2_4));
   BUFX6 FE_PHC37_T_f1_5 (.A(FE_PHN102_T_f1_5),
	.Y(FE_PHN37_T_f1_5));
   BUFX6 FE_PHC36_Tb_f1_7 (.A(Tb_f1[7]),
	.Y(FE_PHN36_Tb_f1_7));
   CLKBUFX1 FE_PHC35_T_f2_3 (.A(T_f2[3]),
	.Y(FE_PHN35_T_f2_3));
   BUFX6 FE_PHC34_T_f1_7 (.A(T_f1[7]),
	.Y(FE_PHN34_T_f1_7));
   CLKBUFX2 FE_PHC33_n20 (.A(FE_PHN6_n20),
	.Y(FE_PHN33_n20));
   CLKBUFX1 FE_PHC32_M_1 (.A(FE_PHN75_M_1),
	.Y(FE_PHN32_M_1));
   CLKBUFX1 FE_PHC31_M_0 (.A(FE_PHN27_M_0),
	.Y(FE_PHN31_M_0));
   CLKBUFX2 FE_PHC30_n20 (.A(FE_PHN26_n20),
	.Y(FE_PHN30_n20));
   BUFX14 FE_PHC29_n20 (.A(FE_PHN108_n20),
	.Y(FE_PHN29_n20));
   DLY4X1 FE_PHC28_M_1 (.A(FE_PHN32_M_1),
	.Y(FE_PHN28_M_1));
   DLY4X1 FE_PHC27_M_0 (.A(FE_PHN20_M_0),
	.Y(FE_PHN27_M_0));
   DLY4X1 FE_PHC26_n20 (.A(FE_PHN12_n20),
	.Y(FE_PHN26_n20));
   CLKBUFX1 FE_PHC25_M_1 (.A(FE_PHN28_M_1),
	.Y(FE_PHN25_M_1));
   DLY4X1 FE_PHC24_M_0 (.A(FE_PHN76_M_0),
	.Y(FE_PHN24_M_0));
   DLY4X1 FE_PHC23_n20 (.A(FE_PHN29_n20),
	.Y(FE_PHN23_n20));
   DLY4X1 FE_PHC22_n20 (.A(FE_PHN15_n20),
	.Y(FE_PHN22_n20));
   DLY4X1 FE_PHC21_M_1 (.A(FE_PHN25_M_1),
	.Y(FE_PHN21_M_1));
   DLY4X1 FE_PHC20_M_0 (.A(FE_PHN10_M_0),
	.Y(FE_PHN20_M_0));
   DLY4X1 FE_PHC19_n20 (.A(FE_PHN23_n20),
	.Y(FE_PHN19_n20));
   DLY4X1 FE_PHC18_n20 (.A(FE_PHN30_n20),
	.Y(FE_PHN18_n20));
   DLY4X1 FE_PHC17_M_1 (.A(FE_PHN21_M_1),
	.Y(FE_PHN17_M_1));
   DLY4X1 FE_PHC16_M_0 (.A(FE_PHN24_M_0),
	.Y(FE_PHN16_M_0));
   DLY4X1 FE_PHC15_n20 (.A(FE_PHN19_n20),
	.Y(FE_PHN15_n20));
   DLY4X1 FE_PHC14_M_1 (.A(FE_PHN17_M_1),
	.Y(FE_PHN14_M_1));
   DLY4X1 FE_PHC13_M_0 (.A(M[0]),
	.Y(FE_PHN13_M_0));
   DLY4X1 FE_PHC12_n20 (.A(FE_PHN22_n20),
	.Y(FE_PHN12_n20));
   BUFX18 FE_PHC11_M_1 (.A(FE_PHN14_M_1),
	.Y(FE_PHN11_M_1));
   DLY4X1 FE_PHC10_M_0 (.A(FE_PHN13_M_0),
	.Y(FE_PHN10_M_0));
   DLY4X1 FE_PHC9_n20 (.A(FE_PHN18_n20),
	.Y(FE_PHN9_n20));
   DLY4X1 FE_PHC8_M_1 (.A(FE_PHN11_M_1),
	.Y(FE_PHN8_M_1));
   DLY4X1 FE_PHC7_M_0 (.A(FE_PHN16_M_0),
	.Y(FE_PHN7_M_0));
   DLY4X1 FE_PHC6_n20 (.A(n20),
	.Y(FE_PHN6_n20));
   BUFX2 FE_OCPC3_FE_OCPN1_Sel_0 (.A(FE_OCPN1_Sel_0),
	.Y(Sel[0]));
   CLKINVX1 CTS_cdb_inv_02065 (.A(CTS_84),
	.Y(CTS_83));
   CLKINVX1 CTS_cdb_inv_02064 (.A(CTS_85),
	.Y(CTS_84));
   CLKINVX1 CTS_cdb_inv_02063 (.A(CTS_86),
	.Y(CTS_85));
   CLKINVX1 CTS_cdb_inv_02062 (.A(CTS_87),
	.Y(CTS_86));
   CLKINVX1 CTS_cdb_inv_02061 (.A(CTS_88),
	.Y(CTS_87));
   CLKINVX1 CTS_cdb_inv_02060 (.A(CTS_89),
	.Y(CTS_88));
   CLKINVX1 CTS_cdb_inv_02059 (.A(CTS_90),
	.Y(CTS_89));
   CLKINVX1 CTS_cdb_inv_02058 (.A(CTS_91),
	.Y(CTS_90));
   CLKINVX2 CTS_ccl_a_inv_00129 (.A(CTS_38),
	.Y(CTS_36));
   CLKINVX1 CTS_ccl_a_inv_00133 (.A(DIV_M),
	.Y(CTS_38));
   CLKINVX2 CTS_ccl_a_inv_00136 (.A(CTS_40),
	.Y(CTS_91));
   CLKINVX2 CTS_ccl_a_inv_00140 (.A(CTS_92),
	.Y(CTS_40));
   CLKINVX4 CTS_ccl_a_inv_00143 (.A(CTS_42),
	.Y(CTS_92));
   CLKINVX1 CTS_ccl_a_inv_00147 (.A(CTS_93),
	.Y(CTS_42));
   CLKINVX1 CTS_csf_inv_00233 (.A(CTS_81),
	.Y(CTS_80));
   CLKINVX1 CTS_csf_inv_00235 (.A(n25),
	.Y(CTS_81));
   CLKINVX1 CTS_ccl_a_inv_00115 (.A(CTS_34),
	.Y(CTS_82));
   CLKINVX1 CTS_ccl_a_inv_00119 (.A(glitch_free[27]),
	.Y(CTS_34));
   CLKINVX1 CTS_csf_inv_00170 (.A(CTS_76),
	.Y(CTS_75));
   CLKINVX1 CTS_csf_inv_00172 (.A(n40),
	.Y(CTS_76));
   CLKINVX1 CTS_csf_inv_00218 (.A(CTS_28),
	.Y(CTS_77));
   CLKINVX1 CTS_csf_inv_00220 (.A(n39),
	.Y(CTS_28));
   CLKINVX1 CTS_ccl_a_inv_00101 (.A(CTS_30),
	.Y(CTS_78));
   CLKINVX1 CTS_ccl_a_inv_00105 (.A(CTS_79),
	.Y(CTS_30));
   CLKINVX1 CTS_ccl_a_inv_00073 (.A(CTS_20),
	.Y(CTS_73));
   CLKINVX1 CTS_ccl_a_inv_00077 (.A(glitch_free[33]),
	.Y(CTS_20));
   CLKINVX1 CTS_csf_inv_00167 (.A(CTS_18),
	.Y(CTS_72));
   CLKINVX1 CTS_csf_inv_00169 (.A(n43),
	.Y(CTS_18));
   CLKINVX1 CTS_ccl_a_inv_00087 (.A(CTS_24),
	.Y(CTS_22));
   CLKINVX1 CTS_ccl_a_inv_00091 (.A(CTS_74),
	.Y(CTS_24));
   CLKINVX4 CTS_ccl_a_inv_00094 (.A(CTS_26),
	.Y(CTS_74));
   CLKINVX1 CTS_ccl_a_inv_00098 (.A(glitch_free[29]),
	.Y(CTS_26));
   CLKINVX4 CTS_ccl_a_inv_00108 (.A(CTS_32),
	.Y(CTS_79));
   CLKINVX1 CTS_ccl_a_inv_00112 (.A(glitch_free[28]),
	.Y(CTS_32));
   CLKINVX1 CTS_ccl_a_inv_00066 (.A(CTS_16),
	.Y(CTS_67));
   CLKINVX4 CTS_ccl_a_inv_00070 (.A(CTS_68),
	.Y(CTS_16));
   CLKINVX1 CTS_csf_inv_00224 (.A(CTS_69),
	.Y(CTS_68));
   CLKINVX1 CTS_csf_inv_00226 (.A(CTS_70),
	.Y(CTS_69));
   CLKINVX1 CTS_csf_inv_00227 (.A(CTS_71),
	.Y(CTS_70));
   CLKINVX1 CTS_csf_inv_00229 (.A(n23),
	.Y(CTS_71));
   CLKINVX1 CTS_ccl_a_inv_00045 (.A(CTS_12),
	.Y(CTS_61));
   CLKINVX1 CTS_ccl_a_inv_00049 (.A(CTS_62),
	.Y(CTS_12));
   CLKINVX1 CTS_csf_inv_00203 (.A(CTS_63),
	.Y(CTS_62));
   CLKINVX1 CTS_csf_inv_00205 (.A(n38),
	.Y(CTS_63));
   CLKINVX1 CTS_ccl_a_inv_00052 (.A(CTS_14),
	.Y(CTS_64));
   CLKINVX1 CTS_ccl_a_inv_00056 (.A(CTS_65),
	.Y(CTS_14));
   CLKINVX1 CTS_cmf_inv_00762 (.A(CTS_66),
	.Y(CTS_65));
   CLKINVX1 CTS_cmf_inv_00763 (.A(n27),
	.Y(CTS_66));
   CLKINVX1 CTS_ccl_a_inv_00031 (.A(CTS_8),
	.Y(CTS_49));
   CLKINVX1 CTS_ccl_a_inv_00035 (.A(CTS_50),
	.Y(CTS_8));
   CLKINVX1 CTS_csf_inv_00185 (.A(CTS_51),
	.Y(CTS_50));
   CLKINVX1 CTS_csf_inv_00187 (.A(CTS_52),
	.Y(CTS_51));
   CLKINVX1 CTS_cmf_inv_00532 (.A(CTS_53),
	.Y(CTS_52));
   CLKINVX1 CTS_cmf_inv_00533 (.A(n36),
	.Y(CTS_53));
   CLKINVX1 CTS_ccl_a_inv_00038 (.A(CTS_10),
	.Y(CTS_54));
   CLKINVX1 CTS_ccl_a_inv_00042 (.A(CTS_55),
	.Y(CTS_10));
   CLKINVX1 CTS_csf_inv_00191 (.A(CTS_56),
	.Y(CTS_55));
   CLKINVX1 CTS_csf_inv_00193 (.A(CTS_57),
	.Y(CTS_56));
   CLKINVX1 CTS_csf_inv_00194 (.A(CTS_58),
	.Y(CTS_57));
   CLKINVX1 CTS_csf_inv_00196 (.A(CTS_59),
	.Y(CTS_58));
   CLKINVX1 CTS_csf_inv_00197 (.A(CTS_60),
	.Y(CTS_59));
   CLKINVX1 CTS_csf_inv_00199 (.A(n35),
	.Y(CTS_60));
   CLKINVX2 CTS_ccl_a_inv_00010 (.A(CTS_4),
	.Y(CTS_35));
   CLKINVX1 CTS_ccl_a_inv_00014 (.A(CTS_37),
	.Y(CTS_4));
   CLKINVX1 CTS_csf_inv_00173 (.A(CTS_39),
	.Y(CTS_37));
   CLKINVX1 CTS_csf_inv_00175 (.A(n37),
	.Y(CTS_39));
   CLKINVX1 CTS_ccl_a_inv_00024 (.A(CTS_6),
	.Y(CTS_41));
   CLKINVX1 CTS_ccl_a_inv_00028 (.A(CTS_43),
	.Y(CTS_6));
   CLKINVX1 CTS_cmf_inv_00375 (.A(CTS_45),
	.Y(CTS_43));
   CLKINVX1 CTS_cmf_inv_00376 (.A(CTS_47),
	.Y(CTS_45));
   CLKINVX1 CTS_csf_inv_00179 (.A(CTS_48),
	.Y(CTS_47));
   CLKINVX1 CTS_csf_inv_00181 (.A(n33),
	.Y(CTS_48));
   CLKINVX1 CTS_cdb_inv_02107 (.A(CTS_33),
	.Y(CTS_31));
   CLKINVX1 CTS_cdb_inv_02106 (.A(n31),
	.Y(CTS_33));
   CLKINVX1 CTS_ccl_a_inv_00150 (.A(CTS_44),
	.Y(CTS_93));
   CLKINVX1 CTS_cdb_inv_02033 (.A(CTS_94),
	.Y(CTS_44));
   CLKINVX1 CTS_cdb_inv_02032 (.A(CTS_95),
	.Y(CTS_94));
   CLKINVX1 CTS_cdb_inv_02031 (.A(CTS_96),
	.Y(CTS_95));
   CLKINVX1 CTS_cdb_inv_02030 (.A(CTS_97),
	.Y(CTS_96));
   CLKINVX1 CTS_cdb_inv_02029 (.A(CTS_98),
	.Y(CTS_97));
   CLKINVX1 CTS_cdb_inv_02028 (.A(CTS_99),
	.Y(CTS_98));
   CLKINVX1 CTS_cdb_inv_02027 (.A(CTS_100),
	.Y(CTS_99));
   CLKINVX1 CTS_cdb_inv_02026 (.A(CTS_101),
	.Y(CTS_100));
   CLKINVX1 CTS_cdb_inv_02025 (.A(CTS_102),
	.Y(CTS_101));
   CLKINVX1 CTS_cdb_inv_02024 (.A(CTS_103),
	.Y(CTS_102));
   CLKINVX1 CTS_cdb_inv_02023 (.A(CTS_104),
	.Y(CTS_103));
   CLKINVX1 CTS_cdb_inv_02022 (.A(CTS_105),
	.Y(CTS_104));
   CLKINVX1 CTS_cdb_inv_02021 (.A(CTS_106),
	.Y(CTS_105));
   CLKINVX1 CTS_cdb_inv_02020 (.A(CTS_107),
	.Y(CTS_106));
   CLKINVX1 CTS_cdb_inv_02019 (.A(CTS_108),
	.Y(CTS_107));
   CLKINVX1 CTS_cdb_inv_02018 (.A(CTS_109),
	.Y(CTS_108));
   CLKINVX1 CTS_cdb_inv_02017 (.A(CTS_110),
	.Y(CTS_109));
   CLKINVX1 CTS_cdb_inv_02016 (.A(CTS_111),
	.Y(CTS_110));
   CLKINVX1 CTS_cdb_inv_02015 (.A(CTS_112),
	.Y(CTS_111));
   CLKINVX1 CTS_cdb_inv_02014 (.A(CTS_113),
	.Y(CTS_112));
   CLKINVX1 CTS_cdb_inv_02013 (.A(CTS_114),
	.Y(CTS_113));
   CLKINVX1 CTS_cdb_inv_02012 (.A(CTS_115),
	.Y(CTS_114));
   CLKINVX1 CTS_cdb_inv_02011 (.A(CTS_116),
	.Y(CTS_115));
   CLKINVX1 CTS_cdb_inv_02010 (.A(CTS_117),
	.Y(CTS_116));
   CLKINVX1 CTS_cdb_inv_02009 (.A(CTS_118),
	.Y(CTS_117));
   CLKINVX1 CTS_cdb_inv_02008 (.A(CTS_119),
	.Y(CTS_118));
   CLKINVX1 CTS_cdb_inv_02007 (.A(CTS_120),
	.Y(CTS_119));
   CLKINVX1 CTS_cdb_inv_02006 (.A(CTS_121),
	.Y(CTS_120));
   CLKINVX1 CTS_cdb_inv_02005 (.A(CTS_122),
	.Y(CTS_121));
   CLKINVX1 CTS_cdb_inv_02004 (.A(CTS_123),
	.Y(CTS_122));
   CLKINVX1 CTS_cdb_inv_02003 (.A(CTS_124),
	.Y(CTS_123));
   CLKINVX1 CTS_cdb_inv_02002 (.A(CTS_125),
	.Y(CTS_124));
   CLKINVX1 CTS_cdb_inv_02001 (.A(CTS_126),
	.Y(CTS_125));
   CLKINVX1 CTS_cdb_inv_02000 (.A(CTS_127),
	.Y(CTS_126));
   CLKINVX1 CTS_cdb_inv_01999 (.A(CTS_128),
	.Y(CTS_127));
   CLKINVX1 CTS_cdb_inv_01998 (.A(CTS_129),
	.Y(CTS_128));
   CLKINVX1 CTS_cdb_inv_01997 (.A(CTS_130),
	.Y(CTS_129));
   CLKINVX1 CTS_cdb_inv_01996 (.A(CTS_131),
	.Y(CTS_130));
   CLKINVX1 CTS_cdb_inv_01995 (.A(CTS_132),
	.Y(CTS_131));
   CLKINVX1 CTS_cdb_inv_01994 (.A(CTS_133),
	.Y(CTS_132));
   CLKINVX1 CTS_cdb_inv_01993 (.A(CTS_134),
	.Y(CTS_133));
   CLKINVX1 CTS_cdb_inv_01992 (.A(CTS_135),
	.Y(CTS_134));
   CLKINVX1 CTS_cdb_inv_01991 (.A(CTS_136),
	.Y(CTS_135));
   CLKINVX1 CTS_cdb_inv_01990 (.A(CTS_137),
	.Y(CTS_136));
   CLKINVX1 CTS_cdb_inv_01989 (.A(CTS_138),
	.Y(CTS_137));
   CLKINVX1 CTS_cdb_inv_01988 (.A(CTS_139),
	.Y(CTS_138));
   CLKINVX1 CTS_cdb_inv_01987 (.A(CTS_140),
	.Y(CTS_139));
   CLKINVX1 CTS_cdb_inv_01986 (.A(CTS_141),
	.Y(CTS_140));
   CLKINVX1 CTS_cdb_inv_01985 (.A(CTS_142),
	.Y(CTS_141));
   CLKINVX1 CTS_cdb_inv_01984 (.A(CTS_143),
	.Y(CTS_142));
   CLKINVX1 CTS_cdb_inv_01983 (.A(CTS_144),
	.Y(CTS_143));
   CLKINVX1 CTS_cdb_inv_01982 (.A(CTS_145),
	.Y(CTS_144));
   CLKINVX1 CTS_cdb_inv_01981 (.A(CTS_146),
	.Y(CTS_145));
   CLKINVX1 CTS_cdb_inv_01980 (.A(CTS_147),
	.Y(CTS_146));
   CLKINVX1 CTS_cdb_inv_01979 (.A(CTS_148),
	.Y(CTS_147));
   CLKINVX1 CTS_cdb_inv_01978 (.A(CTS_149),
	.Y(CTS_148));
   CLKINVX1 CTS_cdb_inv_01977 (.A(CTS_150),
	.Y(CTS_149));
   CLKINVX1 CTS_cdb_inv_01976 (.A(CTS_151),
	.Y(CTS_150));
   CLKINVX1 CTS_cdb_inv_01975 (.A(CTS_152),
	.Y(CTS_151));
   CLKINVX1 CTS_cdb_inv_01974 (.A(CTS_153),
	.Y(CTS_152));
   CLKINVX1 CTS_ccl_a_inv_00154 (.A(CTS_154),
	.Y(CTS_153));
   CLKINVX1 CTS_ccl_a_inv_00017 (.A(CTS_2),
	.Y(CTS_1));
   CLKINVX1 CTS_cdb_inv_02233 (.A(CTS_3),
	.Y(CTS_2));
   CLKINVX1 CTS_cdb_inv_02232 (.A(CTS_5),
	.Y(CTS_3));
   CLKINVX1 CTS_cdb_inv_02231 (.A(CTS_7),
	.Y(CTS_5));
   CLKINVX1 CTS_cdb_inv_02230 (.A(CTS_9),
	.Y(CTS_7));
   CLKINVX1 CTS_ccl_a_inv_00021 (.A(CTS_11),
	.Y(CTS_9));
   CLKINVX1 CTS_csf_inv_00238 (.A(CTS_13),
	.Y(CTS_11));
   CLKINVX1 CTS_csf_inv_00240 (.A(CTS_15),
	.Y(CTS_13));
   CLKINVX1 CTS_csf_inv_00241 (.A(CTS_17),
	.Y(CTS_15));
   CLKINVX1 CTS_csf_inv_00243 (.A(n32),
	.Y(CTS_17));
   CLKINVX1 CTS_cdb_inv_02183 (.A(CTS_21),
	.Y(CTS_19));
   CLKINVX1 CTS_cdb_inv_02182 (.A(CTS_23),
	.Y(CTS_21));
   CLKINVX1 CTS_cdb_inv_02149 (.A(CTS_25),
	.Y(CTS_23));
   CLKINVX1 CTS_cdb_inv_02148 (.A(CTS_27),
	.Y(CTS_25));
   CLKINVX1 CTS_cdb_inv_02117 (.A(CTS_29),
	.Y(CTS_27));
   CLKINVX1 CTS_cdb_inv_02116 (.A(n47),
	.Y(CTS_29));
   CLKINVX6 CTS_ccl_a_inv_00157 (.A(CTS_46),
	.Y(CTS_154));
   CLKINVX4 CTS_cdb_inv_01973 (.A(CTS_155),
	.Y(CTS_46));
   CLKINVX2 CTS_cdb_inv_01972 (.A(CTS_156),
	.Y(CTS_155));
   CLKINVX4 CTS_cdb_inv_01969 (.A(CTS_157),
	.Y(CTS_156));
   CLKINVX4 CTS_cdb_inv_01968 (.A(CTS_158),
	.Y(CTS_157));
   CLKINVX4 CTS_ccl_a_inv_00161 (.A(clk_ext),
	.Y(CTS_158));
   BUFX2 FE_OCPC4_Sel_0 (.A(FE_OCPN1_Sel_0),
	.Y(FE_OCPN4_Sel_0));
   BUFX2 FE_OCPC2_Sel_0 (.A(FE_OCPN1_Sel_0),
	.Y(FE_OCPN2_Sel_0));
   BUFX2 FE_OFC0_clk_out (.A(FE_OFN0_clk_out),
	.Y(clk_out));
   CLKBUFX2 glitch_eliminate_0__G0 (.A(n53),
	.Y(glitch_free[1]));
   CLKBUFX2 glitch_eliminate_1__G0 (.A(glitch_free[1]),
	.Y(glitch_free[2]));
   CLKBUFX2 glitch_eliminate_2__G0 (.A(glitch_free[2]),
	.Y(glitch_free[3]));
   CLKBUFX2 glitch_eliminate_3__G0 (.A(glitch_free[3]),
	.Y(glitch_free[4]));
   CLKBUFX2 glitch_eliminate_4__G0 (.A(glitch_free[4]),
	.Y(glitch_free[5]));
   CLKBUFX2 glitch_eliminate_5__G0 (.A(glitch_free[5]),
	.Y(glitch_free[6]));
   CLKBUFX2 glitch_eliminate_6__G0 (.A(glitch_free[6]),
	.Y(glitch_free[7]));
   CLKBUFX2 glitch_eliminate_7__G0 (.A(glitch_free[7]),
	.Y(glitch_free[8]));
   CLKBUFX2 glitch_eliminate_8__G0 (.A(glitch_free[8]),
	.Y(glitch_free[9]));
   CLKBUFX2 glitch_eliminate_9__G0 (.A(glitch_free[9]),
	.Y(glitch_free[10]));
   CLKBUFX2 glitch_eliminate_10__G0 (.A(glitch_free[10]),
	.Y(glitch_free[11]));
   CLKBUFX2 glitch_eliminate_11__G0 (.A(glitch_free[11]),
	.Y(glitch_free[12]));
   CLKBUFX2 glitch_eliminate_12__G0 (.A(glitch_free[12]),
	.Y(glitch_free[13]));
   CLKBUFX2 glitch_eliminate_13__G0 (.A(glitch_free[13]),
	.Y(glitch_free[14]));
   CLKBUFX2 glitch_eliminate_14__G0 (.A(glitch_free[14]),
	.Y(glitch_free[15]));
   CLKBUFX2 glitch_eliminate_15__G0 (.A(glitch_free[15]),
	.Y(glitch_free[16]));
   CLKBUFX2 glitch_eliminate_16__G0 (.A(glitch_free[16]),
	.Y(glitch_free[17]));
   CLKBUFX2 glitch_eliminate_17__G0 (.A(glitch_free[17]),
	.Y(glitch_free[18]));
   CLKBUFX2 glitch_eliminate_18__G0 (.A(glitch_free[18]),
	.Y(glitch_free[19]));
   CLKBUFX2 glitch_eliminate_19__G0 (.A(glitch_free[19]),
	.Y(glitch_free[20]));
   CLKBUFX2 glitch_eliminate_20__G0 (.A(glitch_free[20]),
	.Y(glitch_free[21]));
   CLKBUFX2 glitch_eliminate_21__G0 (.A(glitch_free[21]),
	.Y(glitch_free[22]));
   CLKBUFX2 glitch_eliminate_22__G0 (.A(glitch_free[22]),
	.Y(glitch_free[23]));
   CLKBUFX2 glitch_eliminate_23__G0 (.A(glitch_free[23]),
	.Y(glitch_free[24]));
   CLKBUFX2 glitch_eliminate_24__G0 (.A(glitch_free[24]),
	.Y(glitch_free[25]));
   CLKBUFX2 glitch_eliminate_25__G0 (.A(glitch_free[25]),
	.Y(glitch_free[26]));
   CLKBUFX2 glitch_eliminate_26__G0 (.A(glitch_free[26]),
	.Y(glitch_free[27]));
   CLKBUFX2 glitch_eliminate_27__G0 (.A(glitch_free[27]),
	.Y(glitch_free[28]));
   CLKBUFX2 glitch_eliminate_28__G0 (.A(CTS_79),
	.Y(glitch_free[29]));
   CLKBUFX2 glitch_eliminate_29__G0 (.A(CTS_22),
	.Y(glitch_free[30]));
   CLKBUFX2 glitch_eliminate_30__G0 (.A(glitch_free[30]),
	.Y(glitch_free[31]));
   CLKBUFX2 glitch_eliminate_31__G0 (.A(glitch_free[31]),
	.Y(glitch_free[32]));
   CLKBUFX2 glitch_eliminate_32__G0 (.A(glitch_free[32]),
	.Y(glitch_free[33]));
   CLKBUFX2 glitch_eliminate_33__G0 (.A(glitch_free[33]),
	.Y(glitch_free[34]));
   CLKBUFX2 glitch_eliminate_34__G0 (.A(glitch_free[34]),
	.Y(n51));
   AOI31X4 U22 (.A0(FE_OCPN4_Sel_0),
	.A1(n17),
	.A2(CTS_93),
	.B0(Sel[1]),
	.Y(n15));
   NOR2X8 U25 (.A(Sel[1]),
	.B(clk_out),
	.Y(n18));
   PTC U0 (.M({ M[1],
		FE_PHN106_n19 }),
	.M_counter(M_counter),
	.DIV_M(CTS_36),
	.clk_ext(CTS_92),
	.N(N),
	.N_counter(N_counter),
	.rst_n(FE_PHN9_n20),
	.Q({ Q_9_,
		Q_8_,
		Q_7_,
		Q_6_,
		Q_5_,
		Q_4_,
		Q_3_,
		Q_2_,
		Q_1_,
		Q_0_ }),
	.Q_next(Q_next),
	.T(T),
	.Tb(Tb),
	.T_f1(T_f1),
	.Tb_f1(Tb_f1),
	.T_f2(T_f2),
	.Tb_f2(Tb_f2),
	.Sel_0_(FE_OCPN2_Sel_0));
   FMC U1 (.clk_ext(CTS_91),
	.clk_out(n49),
	.rst_n(FE_PHN93_n20),
	.M_counter(M_counter),
	.N_counter(N_counter),
	.M({ M[1],
		FE_PHN106_n19 }),
	.N(N),
	.Sel({ Sel[1],
		FE_OCPN1_Sel_0 }),
	.DIV_M(DIV_M),
	.DIV_N(DIV_N));
   DCDL U2 (.clk_mid(clk_mid),
	.T({ T[15],
		T[14],
		T[13],
		T[12],
		FE_PHN41_T_11,
		T[10],
		T[9],
		T[8],
		T[7],
		T[6],
		T[5],
		T[4],
		T[3],
		T[2],
		FE_PHN74_T_1,
		T[0] }),
	.Tb({ FE_PHN57_Tb_15,
		FE_PHN54_Tb_14,
		FE_PHN56_Tb_13,
		FE_PHN55_Tb_12,
		Tb[11],
		FE_PHN53_Tb_10,
		FE_PHN48_Tb_9,
		FE_PHN52_Tb_8,
		FE_PHN61_Tb_7,
		FE_PHN64_Tb_6,
		FE_PHN60_Tb_5,
		FE_PHN59_Tb_4,
		FE_PHN58_Tb_3,
		FE_PHN65_Tb_2,
		FE_PHN51_Tb_1,
		Tb[0] }),
	.T_f1({ FE_PHN81_T_f1_7,
		T_f1[6],
		FE_PHN37_T_f1_5,
		T_f1[4],
		T_f1[3],
		T_f1[2],
		T_f1[1],
		T_f1[0] }),
	.Tb_f1({ FE_PHN71_Tb_f1_7,
		FE_PHN46_Tb_f1_6,
		Tb_f1[5],
		FE_PHN39_Tb_f1_4,
		FE_PHN49_Tb_f1_3,
		FE_PHN43_Tb_f1_2,
		Tb_f1[1],
		FE_PHN63_Tb_f1_0 }),
	.T_f2({ FE_PHN40_T_f2_7,
		FE_PHN45_T_f2_6,
		FE_PHN47_T_f2_5,
		T_f2[4],
		FE_PHN70_T_f2_3,
		T_f2[2],
		FE_PHN104_T_f2_1,
		T_f2[0] }),
	.Tb_f2({ FE_PHN44_Tb_f2_7,
		Tb_f2[6],
		Tb_f2[5],
		FE_PHN38_Tb_f2_4,
		Tb_f2[3],
		FE_PHN42_Tb_f2_2,
		FE_PHN62_Tb_f2_1,
		FE_PHN50_Tb_f2_0 }),
	.Sel({ Sel[1],
		FE_OCPN1_Sel_0 }),
	.clk_ext(CTS_154),
	.clk_out_out(clk_out),
	.clk_out(n52));
   Clock_counter U3 (.clk_ext(CTS_83),
	.clk_out(FE_OFN0_clk_out),
	.N(N),
	.M({ FE_PHN8_M_1,
		n19 }),
	.rst_n(FE_PHN33_n20),
	.N_counter(N_counter),
	.M_counter(M_counter));
   INVX2 U23 (.A(FE_OFN0_clk_out),
	.Y(n17));
   MXI2X6 U26 (.S0(Sel[0]),
	.B(n44),
	.A(n18),
	.Y(clk_mid));
   NAND2BX1 U27 (.AN(n46),
	.B(n45),
	.Y(FE_OFN0_clk_out));
   CLKINVX2 U28 (.A(CTS_74),
	.Y(n24));
   NOR4BX2 U29 (.AN(n41),
	.B(glitch_free[32]),
	.C(CTS_75),
	.D(glitch_free[31]),
	.Y(n43));
   INVX2 U30 (.A(glitch_free[34]),
	.Y(n42));
   CLKINVX2 U31 (.A(n52),
	.Y(n47));
   INVX2 U32 (.A(n51),
	.Y(n45));
   NOR2X2 U33 (.A(n48),
	.B(n47),
	.Y(n53));
   NAND2BX2 U34 (.AN(n46),
	.B(n45),
	.Y(n49));
   INVXL U35 (.A(clk_ext),
	.Y(n44));
   NAND3BX2 U36 (.AN(CTS_73),
	.B(CTS_72),
	.C(n42),
	.Y(n46));
   INVXL U37 (.A(glitch_free[30]),
	.Y(n41));
   NAND4BX2 U38 (.AN(CTS_77),
	.B(CTS_61),
	.C(CTS_35),
	.D(CTS_49),
	.Y(n40));
   NOR4BXL U39 (.AN(CTS_41),
	.B(glitch_free[4]),
	.C(CTS_1),
	.D(glitch_free[3]),
	.Y(n37));
   NOR4BXL U40 (.AN(CTS_54),
	.B(glitch_free[14]),
	.C(glitch_free[15]),
	.D(glitch_free[13]),
	.Y(n36));
   NOR4BXL U41 (.AN(CTS_64),
	.B(glitch_free[21]),
	.C(glitch_free[22]),
	.D(glitch_free[20]),
	.Y(n38));
   NAND4BXL U42 (.AN(CTS_78),
	.B(CTS_80),
	.C(n24),
	.D(CTS_67),
	.Y(n39));
   INVXL U43 (.A(CTS_82),
	.Y(n25));
   NOR4BXL U44 (.AN(n22),
	.B(glitch_free[26]),
	.C(glitch_free[25]),
	.D(glitch_free[24]),
	.Y(n23));
   INVXL U45 (.A(glitch_free[23]),
	.Y(n22));
   NOR4BXL U46 (.AN(n26),
	.B(glitch_free[19]),
	.C(glitch_free[18]),
	.D(glitch_free[17]),
	.Y(n27));
   INVXL U47 (.A(glitch_free[16]),
	.Y(n26));
   NOR4BXL U48 (.AN(n34),
	.B(glitch_free[12]),
	.C(glitch_free[11]),
	.D(glitch_free[10]),
	.Y(n35));
   INVXL U49 (.A(glitch_free[9]),
	.Y(n34));
   NOR4BXL U50 (.AN(n28),
	.B(glitch_free[8]),
	.C(glitch_free[7]),
	.D(glitch_free[6]),
	.Y(n33));
   INVXL U51 (.A(glitch_free[5]),
	.Y(n28));
   OAI31XL U52 (.A0(CTS_19),
	.A1(n48),
	.A2(CTS_31),
	.B0(n30),
	.Y(n32));
   INVXL U53 (.A(glitch_free[1]),
	.Y(n31));
   INVXL U54 (.A(glitch_free[2]),
	.Y(n30));
   CLKINVX4 U55 (.A(n29),
	.Y(n48));
   BUFX2 U56 (.A(FE_PHN7_M_0),
	.Y(n19));
   INVX2 U57 (.A(n21),
	.Y(n20));
   INVX2 U58 (.A(rst_n),
	.Y(n21));
   AO21X4 U59 (.A0(Sel[1]),
	.A1(FE_OCPN4_Sel_0),
	.B0(n15),
	.Y(n29));
endmodule

