Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri Jan 14 17:15:22 2022
| Host         : DESKTOP-EIVCL5K running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file UART_ALL_timing_summary_routed.rpt -pb UART_ALL_timing_summary_routed.pb -rpx UART_ALL_timing_summary_routed.rpx -warn_on_violation
| Design       : UART_ALL
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  123         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (123)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (293)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (123)
--------------------------
 There are 123 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (293)
--------------------------------------------------
 There are 293 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  295          inf        0.000                      0                  295           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           295 Endpoints
Min Delay           295 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 transmitter/TX/y_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            output
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.918ns  (logic 3.979ns (67.231%)  route 1.939ns (32.769%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y173         FDRE                         0.000     0.000 r  transmitter/TX/y_reg/C
    SLICE_X1Y173         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  transmitter/TX/y_reg/Q
                         net (fo=1, routed)           1.939     2.395    transmitter_n_0
    D10                  OBUF (Prop_obuf_I_O)         3.523     5.918 r  output_INST_0/O
                         net (fo=0)                   0.000     5.918    output
    D10                                                               r  output (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/TX/busy_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            busy
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.799ns  (logic 4.052ns (69.878%)  route 1.747ns (30.122%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y174         FDRE                         0.000     0.000 r  transmitter/TX/busy_reg/C
    SLICE_X1Y174         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  transmitter/TX/busy_reg/Q
                         net (fo=1, routed)           1.747     2.203    busy_OBUF
    A8                   OBUF (Prop_obuf_I_O)         3.596     5.799 r  busy_OBUF_inst/O
                         net (fo=0)                   0.000     5.799    busy
    A8                                                                r  busy (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver/sample/baud_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receiver/sample/baud_cnt_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.913ns  (logic 1.881ns (38.288%)  route 3.032ns (61.712%))
  Logic Levels:           7  (CARRY4=4 FDRE=1 LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y161         FDRE                         0.000     0.000 r  receiver/sample/baud_cnt_reg[2]/C
    SLICE_X4Y161         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  receiver/sample/baud_cnt_reg[2]/Q
                         net (fo=3, routed)           0.970     1.426    receiver/sample/baud_cnt_reg[2]
    SLICE_X3Y163         LUT2 (Prop_lut2_I0_O)        0.124     1.550 r  receiver/sample/baud_cnt1_carry_i_8/O
                         net (fo=1, routed)           0.000     1.550    receiver/sample/baud_cnt1_carry_i_8_n_0
    SLICE_X3Y163         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.082 r  receiver/sample/baud_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.082    receiver/sample/baud_cnt1_carry_n_0
    SLICE_X3Y164         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.196 r  receiver/sample/baud_cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.196    receiver/sample/baud_cnt1_carry__0_n_0
    SLICE_X3Y165         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.310 r  receiver/sample/baud_cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.310    receiver/sample/baud_cnt1_carry__1_n_0
    SLICE_X3Y166         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.538 f  receiver/sample/baud_cnt1_carry__2/CO[2]
                         net (fo=2, routed)           0.819     3.358    receiver/sample/baud_cnt1
    SLICE_X5Y166         LUT2 (Prop_lut2_I1_O)        0.313     3.671 r  receiver/sample/baud_cnt[0]_i_1/O
                         net (fo=32, routed)          1.242     4.913    receiver/sample/baud_cnt
    SLICE_X4Y161         FDRE                                         r  receiver/sample/baud_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver/sample/baud_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receiver/sample/baud_cnt_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.913ns  (logic 1.881ns (38.288%)  route 3.032ns (61.712%))
  Logic Levels:           7  (CARRY4=4 FDRE=1 LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y161         FDRE                         0.000     0.000 r  receiver/sample/baud_cnt_reg[2]/C
    SLICE_X4Y161         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  receiver/sample/baud_cnt_reg[2]/Q
                         net (fo=3, routed)           0.970     1.426    receiver/sample/baud_cnt_reg[2]
    SLICE_X3Y163         LUT2 (Prop_lut2_I0_O)        0.124     1.550 r  receiver/sample/baud_cnt1_carry_i_8/O
                         net (fo=1, routed)           0.000     1.550    receiver/sample/baud_cnt1_carry_i_8_n_0
    SLICE_X3Y163         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.082 r  receiver/sample/baud_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.082    receiver/sample/baud_cnt1_carry_n_0
    SLICE_X3Y164         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.196 r  receiver/sample/baud_cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.196    receiver/sample/baud_cnt1_carry__0_n_0
    SLICE_X3Y165         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.310 r  receiver/sample/baud_cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.310    receiver/sample/baud_cnt1_carry__1_n_0
    SLICE_X3Y166         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.538 f  receiver/sample/baud_cnt1_carry__2/CO[2]
                         net (fo=2, routed)           0.819     3.358    receiver/sample/baud_cnt1
    SLICE_X5Y166         LUT2 (Prop_lut2_I1_O)        0.313     3.671 r  receiver/sample/baud_cnt[0]_i_1/O
                         net (fo=32, routed)          1.242     4.913    receiver/sample/baud_cnt
    SLICE_X4Y161         FDRE                                         r  receiver/sample/baud_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver/sample/baud_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receiver/sample/baud_cnt_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.913ns  (logic 1.881ns (38.288%)  route 3.032ns (61.712%))
  Logic Levels:           7  (CARRY4=4 FDRE=1 LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y161         FDRE                         0.000     0.000 r  receiver/sample/baud_cnt_reg[2]/C
    SLICE_X4Y161         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  receiver/sample/baud_cnt_reg[2]/Q
                         net (fo=3, routed)           0.970     1.426    receiver/sample/baud_cnt_reg[2]
    SLICE_X3Y163         LUT2 (Prop_lut2_I0_O)        0.124     1.550 r  receiver/sample/baud_cnt1_carry_i_8/O
                         net (fo=1, routed)           0.000     1.550    receiver/sample/baud_cnt1_carry_i_8_n_0
    SLICE_X3Y163         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.082 r  receiver/sample/baud_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.082    receiver/sample/baud_cnt1_carry_n_0
    SLICE_X3Y164         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.196 r  receiver/sample/baud_cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.196    receiver/sample/baud_cnt1_carry__0_n_0
    SLICE_X3Y165         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.310 r  receiver/sample/baud_cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.310    receiver/sample/baud_cnt1_carry__1_n_0
    SLICE_X3Y166         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.538 f  receiver/sample/baud_cnt1_carry__2/CO[2]
                         net (fo=2, routed)           0.819     3.358    receiver/sample/baud_cnt1
    SLICE_X5Y166         LUT2 (Prop_lut2_I1_O)        0.313     3.671 r  receiver/sample/baud_cnt[0]_i_1/O
                         net (fo=32, routed)          1.242     4.913    receiver/sample/baud_cnt
    SLICE_X4Y161         FDRE                                         r  receiver/sample/baud_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver/sample/baud_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receiver/sample/baud_cnt_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.913ns  (logic 1.881ns (38.288%)  route 3.032ns (61.712%))
  Logic Levels:           7  (CARRY4=4 FDRE=1 LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y161         FDRE                         0.000     0.000 r  receiver/sample/baud_cnt_reg[2]/C
    SLICE_X4Y161         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  receiver/sample/baud_cnt_reg[2]/Q
                         net (fo=3, routed)           0.970     1.426    receiver/sample/baud_cnt_reg[2]
    SLICE_X3Y163         LUT2 (Prop_lut2_I0_O)        0.124     1.550 r  receiver/sample/baud_cnt1_carry_i_8/O
                         net (fo=1, routed)           0.000     1.550    receiver/sample/baud_cnt1_carry_i_8_n_0
    SLICE_X3Y163         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.082 r  receiver/sample/baud_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.082    receiver/sample/baud_cnt1_carry_n_0
    SLICE_X3Y164         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.196 r  receiver/sample/baud_cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.196    receiver/sample/baud_cnt1_carry__0_n_0
    SLICE_X3Y165         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.310 r  receiver/sample/baud_cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.310    receiver/sample/baud_cnt1_carry__1_n_0
    SLICE_X3Y166         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.538 f  receiver/sample/baud_cnt1_carry__2/CO[2]
                         net (fo=2, routed)           0.819     3.358    receiver/sample/baud_cnt1
    SLICE_X5Y166         LUT2 (Prop_lut2_I1_O)        0.313     3.671 r  receiver/sample/baud_cnt[0]_i_1/O
                         net (fo=32, routed)          1.242     4.913    receiver/sample/baud_cnt
    SLICE_X4Y161         FDRE                                         r  receiver/sample/baud_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver/sample/delay_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            receiver/sample/delay_cnt_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.885ns  (logic 1.506ns (30.829%)  route 3.379ns (69.171%))
  Logic Levels:           7  (CARRY4=4 FDCE=1 LUT2=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y166         FDCE                         0.000     0.000 r  receiver/sample/delay_cnt_reg[5]/C
    SLICE_X2Y166         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  receiver/sample/delay_cnt_reg[5]/Q
                         net (fo=4, routed)           0.986     1.504    receiver/sample/delay_cnt_reg[5]
    SLICE_X3Y167         LUT2 (Prop_lut2_I0_O)        0.124     1.628 r  receiver/sample/delay_cnt1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.628    receiver/sample/delay_cnt1_carry_i_5_n_0
    SLICE_X3Y167         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.026 r  receiver/sample/delay_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.026    receiver/sample/delay_cnt1_carry_n_0
    SLICE_X3Y168         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.140 r  receiver/sample/delay_cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.140    receiver/sample/delay_cnt1_carry__0_n_0
    SLICE_X3Y169         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.254 r  receiver/sample/delay_cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.254    receiver/sample/delay_cnt1_carry__1_n_0
    SLICE_X3Y170         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.368 r  receiver/sample/delay_cnt1_carry__2/CO[3]
                         net (fo=2, routed)           1.139     3.507    receiver/sample/delay_cnt1
    SLICE_X4Y169         LUT5 (Prop_lut5_I0_O)        0.124     3.631 r  receiver/sample/delay_cnt[0]_i_1/O
                         net (fo=32, routed)          1.254     4.885    receiver/sample/delay_cnt0
    SLICE_X2Y165         FDCE                                         r  receiver/sample/delay_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver/sample/delay_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            receiver/sample/delay_cnt_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.885ns  (logic 1.506ns (30.829%)  route 3.379ns (69.171%))
  Logic Levels:           7  (CARRY4=4 FDCE=1 LUT2=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y166         FDCE                         0.000     0.000 r  receiver/sample/delay_cnt_reg[5]/C
    SLICE_X2Y166         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  receiver/sample/delay_cnt_reg[5]/Q
                         net (fo=4, routed)           0.986     1.504    receiver/sample/delay_cnt_reg[5]
    SLICE_X3Y167         LUT2 (Prop_lut2_I0_O)        0.124     1.628 r  receiver/sample/delay_cnt1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.628    receiver/sample/delay_cnt1_carry_i_5_n_0
    SLICE_X3Y167         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.026 r  receiver/sample/delay_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.026    receiver/sample/delay_cnt1_carry_n_0
    SLICE_X3Y168         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.140 r  receiver/sample/delay_cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.140    receiver/sample/delay_cnt1_carry__0_n_0
    SLICE_X3Y169         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.254 r  receiver/sample/delay_cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.254    receiver/sample/delay_cnt1_carry__1_n_0
    SLICE_X3Y170         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.368 r  receiver/sample/delay_cnt1_carry__2/CO[3]
                         net (fo=2, routed)           1.139     3.507    receiver/sample/delay_cnt1
    SLICE_X4Y169         LUT5 (Prop_lut5_I0_O)        0.124     3.631 r  receiver/sample/delay_cnt[0]_i_1/O
                         net (fo=32, routed)          1.254     4.885    receiver/sample/delay_cnt0
    SLICE_X2Y165         FDCE                                         r  receiver/sample/delay_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver/sample/delay_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            receiver/sample/delay_cnt_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.885ns  (logic 1.506ns (30.829%)  route 3.379ns (69.171%))
  Logic Levels:           7  (CARRY4=4 FDCE=1 LUT2=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y166         FDCE                         0.000     0.000 r  receiver/sample/delay_cnt_reg[5]/C
    SLICE_X2Y166         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  receiver/sample/delay_cnt_reg[5]/Q
                         net (fo=4, routed)           0.986     1.504    receiver/sample/delay_cnt_reg[5]
    SLICE_X3Y167         LUT2 (Prop_lut2_I0_O)        0.124     1.628 r  receiver/sample/delay_cnt1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.628    receiver/sample/delay_cnt1_carry_i_5_n_0
    SLICE_X3Y167         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.026 r  receiver/sample/delay_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.026    receiver/sample/delay_cnt1_carry_n_0
    SLICE_X3Y168         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.140 r  receiver/sample/delay_cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.140    receiver/sample/delay_cnt1_carry__0_n_0
    SLICE_X3Y169         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.254 r  receiver/sample/delay_cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.254    receiver/sample/delay_cnt1_carry__1_n_0
    SLICE_X3Y170         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.368 r  receiver/sample/delay_cnt1_carry__2/CO[3]
                         net (fo=2, routed)           1.139     3.507    receiver/sample/delay_cnt1
    SLICE_X4Y169         LUT5 (Prop_lut5_I0_O)        0.124     3.631 r  receiver/sample/delay_cnt[0]_i_1/O
                         net (fo=32, routed)          1.254     4.885    receiver/sample/delay_cnt0
    SLICE_X2Y165         FDCE                                         r  receiver/sample/delay_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver/sample/delay_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            receiver/sample/delay_cnt_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.885ns  (logic 1.506ns (30.829%)  route 3.379ns (69.171%))
  Logic Levels:           7  (CARRY4=4 FDCE=1 LUT2=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y166         FDCE                         0.000     0.000 r  receiver/sample/delay_cnt_reg[5]/C
    SLICE_X2Y166         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  receiver/sample/delay_cnt_reg[5]/Q
                         net (fo=4, routed)           0.986     1.504    receiver/sample/delay_cnt_reg[5]
    SLICE_X3Y167         LUT2 (Prop_lut2_I0_O)        0.124     1.628 r  receiver/sample/delay_cnt1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.628    receiver/sample/delay_cnt1_carry_i_5_n_0
    SLICE_X3Y167         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.026 r  receiver/sample/delay_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.026    receiver/sample/delay_cnt1_carry_n_0
    SLICE_X3Y168         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.140 r  receiver/sample/delay_cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.140    receiver/sample/delay_cnt1_carry__0_n_0
    SLICE_X3Y169         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.254 r  receiver/sample/delay_cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.254    receiver/sample/delay_cnt1_carry__1_n_0
    SLICE_X3Y170         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.368 r  receiver/sample/delay_cnt1_carry__2/CO[3]
                         net (fo=2, routed)           1.139     3.507    receiver/sample/delay_cnt1
    SLICE_X4Y169         LUT5 (Prop_lut5_I0_O)        0.124     3.631 r  receiver/sample/delay_cnt[0]_i_1/O
                         net (fo=32, routed)          1.254     4.885    receiver/sample/delay_cnt0
    SLICE_X2Y165         FDCE                                         r  receiver/sample/delay_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 receiver/state_machine/y_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/TX/copy_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.146ns (60.136%)  route 0.097ns (39.864%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y172         FDRE                         0.000     0.000 r  receiver/state_machine/y_reg[0]/C
    SLICE_X0Y172         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  receiver/state_machine/y_reg[0]/Q
                         net (fo=2, routed)           0.097     0.243    transmitter/TX/D[0]
    SLICE_X1Y172         FDRE                                         r  transmitter/TX/copy_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver/sample/FSM_onehot_state_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receiver/sample/FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.166%)  route 0.110ns (43.834%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y168         FDRE                         0.000     0.000 r  receiver/sample/FSM_onehot_state_reg[9]/C
    SLICE_X5Y168         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receiver/sample/FSM_onehot_state_reg[9]/Q
                         net (fo=2, routed)           0.110     0.251    receiver/sample/FSM_onehot_state_reg_n_0_[9]
    SLICE_X7Y168         FDRE                                         r  receiver/sample/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver/sample/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receiver/sample/FSM_onehot_state_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y168         FDRE                         0.000     0.000 r  receiver/sample/FSM_onehot_state_reg[4]/C
    SLICE_X7Y168         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receiver/sample/FSM_onehot_state_reg[4]/Q
                         net (fo=2, routed)           0.124     0.265    receiver/sample/FSM_onehot_state_reg_n_0_[4]
    SLICE_X6Y168         FDRE                                         r  receiver/sample/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver/sample/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receiver/sample/FSM_onehot_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.755%)  route 0.126ns (47.245%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y168         FDRE                         0.000     0.000 r  receiver/sample/FSM_onehot_state_reg[1]/C
    SLICE_X5Y168         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receiver/sample/FSM_onehot_state_reg[1]/Q
                         net (fo=3, routed)           0.126     0.267    receiver/sample/FSM_onehot_state_reg_n_0_[1]
    SLICE_X7Y168         FDRE                                         r  receiver/sample/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver/state_machine/y_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/TX/copy_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.146ns (52.880%)  route 0.130ns (47.120%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y172         FDRE                         0.000     0.000 r  receiver/state_machine/y_reg[7]/C
    SLICE_X0Y172         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  receiver/state_machine/y_reg[7]/Q
                         net (fo=2, routed)           0.130     0.276    transmitter/TX/D[7]
    SLICE_X1Y172         FDRE                                         r  transmitter/TX/copy_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/TX/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/TX/FSM_onehot_state_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.128ns (45.789%)  route 0.152ns (54.211%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y174         FDRE                         0.000     0.000 r  transmitter/TX/FSM_onehot_state_reg[4]/C
    SLICE_X0Y174         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  transmitter/TX/FSM_onehot_state_reg[4]/Q
                         net (fo=3, routed)           0.152     0.280    transmitter/TX/FSM_onehot_state_reg_n_0_[4]
    SLICE_X0Y174         FDRE                                         r  transmitter/TX/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/TX/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/TX/FSM_onehot_state_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.141ns (50.030%)  route 0.141ns (49.970%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y173         FDRE                         0.000     0.000 r  transmitter/TX/FSM_onehot_state_reg[8]/C
    SLICE_X0Y173         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmitter/TX/FSM_onehot_state_reg[8]/Q
                         net (fo=3, routed)           0.141     0.282    transmitter/TX/FSM_onehot_state_reg_n_0_[8]
    SLICE_X0Y173         FDRE                                         r  transmitter/TX/FSM_onehot_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/B/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/B/counter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.186ns (65.137%)  route 0.100ns (34.863%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y169         FDRE                         0.000     0.000 r  transmitter/B/counter_reg[2]/C
    SLICE_X9Y169         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmitter/B/counter_reg[2]/Q
                         net (fo=9, routed)           0.100     0.241    transmitter/B/counter[2]
    SLICE_X8Y169         LUT6 (Prop_lut6_I1_O)        0.045     0.286 r  transmitter/B/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.286    transmitter/B/data0[5]
    SLICE_X8Y169         FDRE                                         r  transmitter/B/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/TX/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/TX/FSM_onehot_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.141ns (47.796%)  route 0.154ns (52.204%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y174         FDRE                         0.000     0.000 r  transmitter/TX/FSM_onehot_state_reg[2]/C
    SLICE_X0Y174         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmitter/TX/FSM_onehot_state_reg[2]/Q
                         net (fo=5, routed)           0.154     0.295    transmitter/TX/FSM_onehot_state_reg_n_0_[2]
    SLICE_X0Y174         FDRE                                         r  transmitter/TX/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/B/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/B/counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.186ns (60.486%)  route 0.122ns (39.514%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y169         FDRE                         0.000     0.000 r  transmitter/B/counter_reg[1]/C
    SLICE_X9Y169         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmitter/B/counter_reg[1]/Q
                         net (fo=10, routed)          0.122     0.263    transmitter/B/counter[1]
    SLICE_X8Y169         LUT4 (Prop_lut4_I1_O)        0.045     0.308 r  transmitter/B/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.308    transmitter/B/data0[3]
    SLICE_X8Y169         FDRE                                         r  transmitter/B/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------





