# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../CPE233_Lab3.srcs/sources_1/new/ALU_module.v" \
"../../../../../Downloads/Exp3_testbench_v1_03.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
