# Carry-Select-Adder
<br>
This code is written in <b>Verilog HDL</b> <i>(Hardware Description Language).</i>
<br>
This <b>Repository</b> contains Verilog code for <b>Carry Select Adder</b> built using <b>Vivado</b>(v2024.2).
<br>
I hope you find this code really understandable to you. <br> Happy Coding <b>:)</b>
