// Seed: 1137208126
module module_0 ();
  wire id_2;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    input supply0 id_1,
    input tri1 id_2,
    input tri0 id_3,
    input tri0 id_4,
    output supply0 id_5
);
  module_0 modCall_1 ();
  wor id_7 = 1 && id_3 && id_4 && id_3 == 1;
  assign id_5 = 1;
  assign id_7 = (1'd0) == 1;
  assign id_5 = id_7;
endmodule
module module_0 (
    input tri1 id_0,
    input supply1 id_1,
    input uwire id_2,
    output logic id_3,
    output tri id_4,
    input tri0 id_5,
    input tri id_6,
    output wor id_7,
    output wire id_8,
    output wand id_9,
    output tri0 id_10,
    output tri0 id_11,
    output wand id_12,
    output tri0 module_2,
    output uwire id_14,
    output tri id_15,
    input wor id_16,
    output wire id_17,
    input tri0 id_18,
    input tri1 id_19,
    input wire id_20,
    input wand id_21,
    input tri id_22,
    input logic id_23,
    input tri id_24,
    input wire id_25,
    input uwire id_26,
    input wor id_27,
    output wor id_28
);
  wire id_30;
  assign id_8 = 1;
  initial
    #1 begin : LABEL_0
      cover (id_20);
    end
  module_0 modCall_1 ();
  wire id_31;
  tri  id_32 = id_26;
  initial begin : LABEL_0
    id_3 <= id_23;
  end
endmodule
