Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date              : Sat May 17 11:24:51 2025
| Host              : DESKTOP-1O5TV0G running 64-bit major release  (build 9200)
| Command           : report_timing -max_paths 10 -file ./report/spiking_binam_timing_paths_synth.rpt
| Design            : bd_0_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Temperature Grade : C
------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             7.529ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/v_V_7_U/q1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/v_V_1_U/ram_reg_0_31_0_6/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.129ns  (logic 0.862ns (40.488%)  route 1.267ns (59.512%))
  Logic Levels:           6  (CARRY8=1 LUT4=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1322, unset)         0.041     0.041    bd_0_i/hls_inst/inst/v_V_7_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/v_V_7_U/q1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.114     0.155 r  bd_0_i/hls_inst/inst/v_V_7_U/q1_reg[1]/Q
                         net (fo=6, unplaced)         0.196     0.351    bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/icmp_ln1031_reg_571_reg[0]_i_10_0[1]
                         LUT6 (Prop_LUT6_I0_O)        0.225     0.576 r  bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/icmp_ln1031_reg_571[0]_i_30/O
                         net (fo=1, unplaced)         0.022     0.598    bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/mux_2_1[1]
                         MUXF7 (Prop_MUXF7_I1_O)      0.096     0.694 r  bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/icmp_ln1031_reg_571_reg[0]_i_16/O
                         net (fo=2, unplaced)         0.209     0.903    bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/tmp_6_fu_436_p10__0[1]
                         LUT4 (Prop_LUT4_I2_O)        0.092     0.995 f  bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/icmp_ln1031_reg_571[0]_i_5/O
                         net (fo=1, unplaced)         0.227     1.222    bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/icmp_ln1031_reg_571[0]_i_5_n_3
                         CARRY8 (Prop_CARRY8_DI[0]_CO[3])
                                                      0.219     1.441 f  bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/icmp_ln1031_reg_571_reg[0]_i_1/CO[3]
                         net (fo=9, unplaced)         0.131     1.572    bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/icmp_ln1031_reg_571_reg[0]_i_1_n_7
                         LUT6 (Prop_LUT6_I1_O)        0.058     1.630 r  bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/ram_reg_0_31_0_6_i_15__5/O
                         net (fo=2, unplaced)         0.211     1.841    bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_1_we0
                         LUT4 (Prop_LUT4_I2_O)        0.058     1.899 r  bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/ram_reg_0_31_0_6_i_1__0/O
                         net (fo=16, unplaced)        0.271     2.170    bd_0_i/hls_inst/inst/v_V_1_U/ram_reg_0_31_0_6/WE
                         RAMD32                                       r  bd_0_i/hls_inst/inst/v_V_1_U/ram_reg_0_31_0_6/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1322, unset)         0.000    10.000    bd_0_i/hls_inst/inst/v_V_1_U/ram_reg_0_31_0_6/WCLK
                         RAMD32                                       r  bd_0_i/hls_inst/inst/v_V_1_U/ram_reg_0_31_0_6/RAMA/CLK
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         RAMD32 (Setup_RAMD32_CLK_WE)
                                                     -0.266     9.699    bd_0_i/hls_inst/inst/v_V_1_U/ram_reg_0_31_0_6/RAMA
  -------------------------------------------------------------------
                         required time                          9.699    
                         arrival time                          -2.170    
  -------------------------------------------------------------------
                         slack                                  7.529    

Slack (MET) :             7.529ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/v_V_7_U/q1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/v_V_1_U/ram_reg_0_31_0_6/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.129ns  (logic 0.862ns (40.488%)  route 1.267ns (59.512%))
  Logic Levels:           6  (CARRY8=1 LUT4=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1322, unset)         0.041     0.041    bd_0_i/hls_inst/inst/v_V_7_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/v_V_7_U/q1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.114     0.155 r  bd_0_i/hls_inst/inst/v_V_7_U/q1_reg[1]/Q
                         net (fo=6, unplaced)         0.196     0.351    bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/icmp_ln1031_reg_571_reg[0]_i_10_0[1]
                         LUT6 (Prop_LUT6_I0_O)        0.225     0.576 r  bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/icmp_ln1031_reg_571[0]_i_30/O
                         net (fo=1, unplaced)         0.022     0.598    bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/mux_2_1[1]
                         MUXF7 (Prop_MUXF7_I1_O)      0.096     0.694 r  bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/icmp_ln1031_reg_571_reg[0]_i_16/O
                         net (fo=2, unplaced)         0.209     0.903    bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/tmp_6_fu_436_p10__0[1]
                         LUT4 (Prop_LUT4_I2_O)        0.092     0.995 f  bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/icmp_ln1031_reg_571[0]_i_5/O
                         net (fo=1, unplaced)         0.227     1.222    bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/icmp_ln1031_reg_571[0]_i_5_n_3
                         CARRY8 (Prop_CARRY8_DI[0]_CO[3])
                                                      0.219     1.441 f  bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/icmp_ln1031_reg_571_reg[0]_i_1/CO[3]
                         net (fo=9, unplaced)         0.131     1.572    bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/icmp_ln1031_reg_571_reg[0]_i_1_n_7
                         LUT6 (Prop_LUT6_I1_O)        0.058     1.630 r  bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/ram_reg_0_31_0_6_i_15__5/O
                         net (fo=2, unplaced)         0.211     1.841    bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_1_we0
                         LUT4 (Prop_LUT4_I2_O)        0.058     1.899 r  bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/ram_reg_0_31_0_6_i_1__0/O
                         net (fo=16, unplaced)        0.271     2.170    bd_0_i/hls_inst/inst/v_V_1_U/ram_reg_0_31_0_6/WE
                         RAMD32                                       r  bd_0_i/hls_inst/inst/v_V_1_U/ram_reg_0_31_0_6/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1322, unset)         0.000    10.000    bd_0_i/hls_inst/inst/v_V_1_U/ram_reg_0_31_0_6/WCLK
                         RAMD32                                       r  bd_0_i/hls_inst/inst/v_V_1_U/ram_reg_0_31_0_6/RAMA_D1/CLK
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         RAMD32 (Setup_RAMD32_CLK_WE)
                                                     -0.266     9.699    bd_0_i/hls_inst/inst/v_V_1_U/ram_reg_0_31_0_6/RAMA_D1
  -------------------------------------------------------------------
                         required time                          9.699    
                         arrival time                          -2.170    
  -------------------------------------------------------------------
                         slack                                  7.529    

Slack (MET) :             7.529ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/v_V_7_U/q1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/v_V_1_U/ram_reg_0_31_0_6/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.129ns  (logic 0.862ns (40.488%)  route 1.267ns (59.512%))
  Logic Levels:           6  (CARRY8=1 LUT4=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1322, unset)         0.041     0.041    bd_0_i/hls_inst/inst/v_V_7_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/v_V_7_U/q1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.114     0.155 r  bd_0_i/hls_inst/inst/v_V_7_U/q1_reg[1]/Q
                         net (fo=6, unplaced)         0.196     0.351    bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/icmp_ln1031_reg_571_reg[0]_i_10_0[1]
                         LUT6 (Prop_LUT6_I0_O)        0.225     0.576 r  bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/icmp_ln1031_reg_571[0]_i_30/O
                         net (fo=1, unplaced)         0.022     0.598    bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/mux_2_1[1]
                         MUXF7 (Prop_MUXF7_I1_O)      0.096     0.694 r  bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/icmp_ln1031_reg_571_reg[0]_i_16/O
                         net (fo=2, unplaced)         0.209     0.903    bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/tmp_6_fu_436_p10__0[1]
                         LUT4 (Prop_LUT4_I2_O)        0.092     0.995 f  bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/icmp_ln1031_reg_571[0]_i_5/O
                         net (fo=1, unplaced)         0.227     1.222    bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/icmp_ln1031_reg_571[0]_i_5_n_3
                         CARRY8 (Prop_CARRY8_DI[0]_CO[3])
                                                      0.219     1.441 f  bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/icmp_ln1031_reg_571_reg[0]_i_1/CO[3]
                         net (fo=9, unplaced)         0.131     1.572    bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/icmp_ln1031_reg_571_reg[0]_i_1_n_7
                         LUT6 (Prop_LUT6_I1_O)        0.058     1.630 r  bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/ram_reg_0_31_0_6_i_15__5/O
                         net (fo=2, unplaced)         0.211     1.841    bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_1_we0
                         LUT4 (Prop_LUT4_I2_O)        0.058     1.899 r  bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/ram_reg_0_31_0_6_i_1__0/O
                         net (fo=16, unplaced)        0.271     2.170    bd_0_i/hls_inst/inst/v_V_1_U/ram_reg_0_31_0_6/WE
                         RAMD32                                       r  bd_0_i/hls_inst/inst/v_V_1_U/ram_reg_0_31_0_6/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1322, unset)         0.000    10.000    bd_0_i/hls_inst/inst/v_V_1_U/ram_reg_0_31_0_6/WCLK
                         RAMD32                                       r  bd_0_i/hls_inst/inst/v_V_1_U/ram_reg_0_31_0_6/RAMB/CLK
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         RAMD32 (Setup_RAMD32_CLK_WE)
                                                     -0.266     9.699    bd_0_i/hls_inst/inst/v_V_1_U/ram_reg_0_31_0_6/RAMB
  -------------------------------------------------------------------
                         required time                          9.699    
                         arrival time                          -2.170    
  -------------------------------------------------------------------
                         slack                                  7.529    

Slack (MET) :             7.529ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/v_V_7_U/q1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/v_V_1_U/ram_reg_0_31_0_6/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.129ns  (logic 0.862ns (40.488%)  route 1.267ns (59.512%))
  Logic Levels:           6  (CARRY8=1 LUT4=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1322, unset)         0.041     0.041    bd_0_i/hls_inst/inst/v_V_7_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/v_V_7_U/q1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.114     0.155 r  bd_0_i/hls_inst/inst/v_V_7_U/q1_reg[1]/Q
                         net (fo=6, unplaced)         0.196     0.351    bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/icmp_ln1031_reg_571_reg[0]_i_10_0[1]
                         LUT6 (Prop_LUT6_I0_O)        0.225     0.576 r  bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/icmp_ln1031_reg_571[0]_i_30/O
                         net (fo=1, unplaced)         0.022     0.598    bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/mux_2_1[1]
                         MUXF7 (Prop_MUXF7_I1_O)      0.096     0.694 r  bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/icmp_ln1031_reg_571_reg[0]_i_16/O
                         net (fo=2, unplaced)         0.209     0.903    bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/tmp_6_fu_436_p10__0[1]
                         LUT4 (Prop_LUT4_I2_O)        0.092     0.995 f  bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/icmp_ln1031_reg_571[0]_i_5/O
                         net (fo=1, unplaced)         0.227     1.222    bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/icmp_ln1031_reg_571[0]_i_5_n_3
                         CARRY8 (Prop_CARRY8_DI[0]_CO[3])
                                                      0.219     1.441 f  bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/icmp_ln1031_reg_571_reg[0]_i_1/CO[3]
                         net (fo=9, unplaced)         0.131     1.572    bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/icmp_ln1031_reg_571_reg[0]_i_1_n_7
                         LUT6 (Prop_LUT6_I1_O)        0.058     1.630 r  bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/ram_reg_0_31_0_6_i_15__5/O
                         net (fo=2, unplaced)         0.211     1.841    bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_1_we0
                         LUT4 (Prop_LUT4_I2_O)        0.058     1.899 r  bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/ram_reg_0_31_0_6_i_1__0/O
                         net (fo=16, unplaced)        0.271     2.170    bd_0_i/hls_inst/inst/v_V_1_U/ram_reg_0_31_0_6/WE
                         RAMD32                                       r  bd_0_i/hls_inst/inst/v_V_1_U/ram_reg_0_31_0_6/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1322, unset)         0.000    10.000    bd_0_i/hls_inst/inst/v_V_1_U/ram_reg_0_31_0_6/WCLK
                         RAMD32                                       r  bd_0_i/hls_inst/inst/v_V_1_U/ram_reg_0_31_0_6/RAMB_D1/CLK
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         RAMD32 (Setup_RAMD32_CLK_WE)
                                                     -0.266     9.699    bd_0_i/hls_inst/inst/v_V_1_U/ram_reg_0_31_0_6/RAMB_D1
  -------------------------------------------------------------------
                         required time                          9.699    
                         arrival time                          -2.170    
  -------------------------------------------------------------------
                         slack                                  7.529    

Slack (MET) :             7.529ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/v_V_7_U/q1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/v_V_1_U/ram_reg_0_31_0_6/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.129ns  (logic 0.862ns (40.488%)  route 1.267ns (59.512%))
  Logic Levels:           6  (CARRY8=1 LUT4=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1322, unset)         0.041     0.041    bd_0_i/hls_inst/inst/v_V_7_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/v_V_7_U/q1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.114     0.155 r  bd_0_i/hls_inst/inst/v_V_7_U/q1_reg[1]/Q
                         net (fo=6, unplaced)         0.196     0.351    bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/icmp_ln1031_reg_571_reg[0]_i_10_0[1]
                         LUT6 (Prop_LUT6_I0_O)        0.225     0.576 r  bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/icmp_ln1031_reg_571[0]_i_30/O
                         net (fo=1, unplaced)         0.022     0.598    bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/mux_2_1[1]
                         MUXF7 (Prop_MUXF7_I1_O)      0.096     0.694 r  bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/icmp_ln1031_reg_571_reg[0]_i_16/O
                         net (fo=2, unplaced)         0.209     0.903    bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/tmp_6_fu_436_p10__0[1]
                         LUT4 (Prop_LUT4_I2_O)        0.092     0.995 f  bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/icmp_ln1031_reg_571[0]_i_5/O
                         net (fo=1, unplaced)         0.227     1.222    bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/icmp_ln1031_reg_571[0]_i_5_n_3
                         CARRY8 (Prop_CARRY8_DI[0]_CO[3])
                                                      0.219     1.441 f  bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/icmp_ln1031_reg_571_reg[0]_i_1/CO[3]
                         net (fo=9, unplaced)         0.131     1.572    bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/icmp_ln1031_reg_571_reg[0]_i_1_n_7
                         LUT6 (Prop_LUT6_I1_O)        0.058     1.630 r  bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/ram_reg_0_31_0_6_i_15__5/O
                         net (fo=2, unplaced)         0.211     1.841    bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_1_we0
                         LUT4 (Prop_LUT4_I2_O)        0.058     1.899 r  bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/ram_reg_0_31_0_6_i_1__0/O
                         net (fo=16, unplaced)        0.271     2.170    bd_0_i/hls_inst/inst/v_V_1_U/ram_reg_0_31_0_6/WE
                         RAMD32                                       r  bd_0_i/hls_inst/inst/v_V_1_U/ram_reg_0_31_0_6/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1322, unset)         0.000    10.000    bd_0_i/hls_inst/inst/v_V_1_U/ram_reg_0_31_0_6/WCLK
                         RAMD32                                       r  bd_0_i/hls_inst/inst/v_V_1_U/ram_reg_0_31_0_6/RAMC/CLK
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         RAMD32 (Setup_RAMD32_CLK_WE)
                                                     -0.266     9.699    bd_0_i/hls_inst/inst/v_V_1_U/ram_reg_0_31_0_6/RAMC
  -------------------------------------------------------------------
                         required time                          9.699    
                         arrival time                          -2.170    
  -------------------------------------------------------------------
                         slack                                  7.529    

Slack (MET) :             7.529ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/v_V_7_U/q1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/v_V_1_U/ram_reg_0_31_0_6/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.129ns  (logic 0.862ns (40.488%)  route 1.267ns (59.512%))
  Logic Levels:           6  (CARRY8=1 LUT4=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1322, unset)         0.041     0.041    bd_0_i/hls_inst/inst/v_V_7_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/v_V_7_U/q1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.114     0.155 r  bd_0_i/hls_inst/inst/v_V_7_U/q1_reg[1]/Q
                         net (fo=6, unplaced)         0.196     0.351    bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/icmp_ln1031_reg_571_reg[0]_i_10_0[1]
                         LUT6 (Prop_LUT6_I0_O)        0.225     0.576 r  bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/icmp_ln1031_reg_571[0]_i_30/O
                         net (fo=1, unplaced)         0.022     0.598    bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/mux_2_1[1]
                         MUXF7 (Prop_MUXF7_I1_O)      0.096     0.694 r  bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/icmp_ln1031_reg_571_reg[0]_i_16/O
                         net (fo=2, unplaced)         0.209     0.903    bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/tmp_6_fu_436_p10__0[1]
                         LUT4 (Prop_LUT4_I2_O)        0.092     0.995 f  bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/icmp_ln1031_reg_571[0]_i_5/O
                         net (fo=1, unplaced)         0.227     1.222    bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/icmp_ln1031_reg_571[0]_i_5_n_3
                         CARRY8 (Prop_CARRY8_DI[0]_CO[3])
                                                      0.219     1.441 f  bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/icmp_ln1031_reg_571_reg[0]_i_1/CO[3]
                         net (fo=9, unplaced)         0.131     1.572    bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/icmp_ln1031_reg_571_reg[0]_i_1_n_7
                         LUT6 (Prop_LUT6_I1_O)        0.058     1.630 r  bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/ram_reg_0_31_0_6_i_15__5/O
                         net (fo=2, unplaced)         0.211     1.841    bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_1_we0
                         LUT4 (Prop_LUT4_I2_O)        0.058     1.899 r  bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/ram_reg_0_31_0_6_i_1__0/O
                         net (fo=16, unplaced)        0.271     2.170    bd_0_i/hls_inst/inst/v_V_1_U/ram_reg_0_31_0_6/WE
                         RAMD32                                       r  bd_0_i/hls_inst/inst/v_V_1_U/ram_reg_0_31_0_6/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1322, unset)         0.000    10.000    bd_0_i/hls_inst/inst/v_V_1_U/ram_reg_0_31_0_6/WCLK
                         RAMD32                                       r  bd_0_i/hls_inst/inst/v_V_1_U/ram_reg_0_31_0_6/RAMC_D1/CLK
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         RAMD32 (Setup_RAMD32_CLK_WE)
                                                     -0.266     9.699    bd_0_i/hls_inst/inst/v_V_1_U/ram_reg_0_31_0_6/RAMC_D1
  -------------------------------------------------------------------
                         required time                          9.699    
                         arrival time                          -2.170    
  -------------------------------------------------------------------
                         slack                                  7.529    

Slack (MET) :             7.529ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/v_V_7_U/q1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/v_V_1_U/ram_reg_0_31_0_6/RAMD/WE
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.129ns  (logic 0.862ns (40.488%)  route 1.267ns (59.512%))
  Logic Levels:           6  (CARRY8=1 LUT4=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1322, unset)         0.041     0.041    bd_0_i/hls_inst/inst/v_V_7_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/v_V_7_U/q1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.114     0.155 r  bd_0_i/hls_inst/inst/v_V_7_U/q1_reg[1]/Q
                         net (fo=6, unplaced)         0.196     0.351    bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/icmp_ln1031_reg_571_reg[0]_i_10_0[1]
                         LUT6 (Prop_LUT6_I0_O)        0.225     0.576 r  bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/icmp_ln1031_reg_571[0]_i_30/O
                         net (fo=1, unplaced)         0.022     0.598    bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/mux_2_1[1]
                         MUXF7 (Prop_MUXF7_I1_O)      0.096     0.694 r  bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/icmp_ln1031_reg_571_reg[0]_i_16/O
                         net (fo=2, unplaced)         0.209     0.903    bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/tmp_6_fu_436_p10__0[1]
                         LUT4 (Prop_LUT4_I2_O)        0.092     0.995 f  bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/icmp_ln1031_reg_571[0]_i_5/O
                         net (fo=1, unplaced)         0.227     1.222    bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/icmp_ln1031_reg_571[0]_i_5_n_3
                         CARRY8 (Prop_CARRY8_DI[0]_CO[3])
                                                      0.219     1.441 f  bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/icmp_ln1031_reg_571_reg[0]_i_1/CO[3]
                         net (fo=9, unplaced)         0.131     1.572    bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/icmp_ln1031_reg_571_reg[0]_i_1_n_7
                         LUT6 (Prop_LUT6_I1_O)        0.058     1.630 r  bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/ram_reg_0_31_0_6_i_15__5/O
                         net (fo=2, unplaced)         0.211     1.841    bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_1_we0
                         LUT4 (Prop_LUT4_I2_O)        0.058     1.899 r  bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/ram_reg_0_31_0_6_i_1__0/O
                         net (fo=16, unplaced)        0.271     2.170    bd_0_i/hls_inst/inst/v_V_1_U/ram_reg_0_31_0_6/WE
                         RAMD32                                       r  bd_0_i/hls_inst/inst/v_V_1_U/ram_reg_0_31_0_6/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1322, unset)         0.000    10.000    bd_0_i/hls_inst/inst/v_V_1_U/ram_reg_0_31_0_6/WCLK
                         RAMD32                                       r  bd_0_i/hls_inst/inst/v_V_1_U/ram_reg_0_31_0_6/RAMD/CLK
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         RAMD32 (Setup_RAMD32_CLK_WE)
                                                     -0.266     9.699    bd_0_i/hls_inst/inst/v_V_1_U/ram_reg_0_31_0_6/RAMD
  -------------------------------------------------------------------
                         required time                          9.699    
                         arrival time                          -2.170    
  -------------------------------------------------------------------
                         slack                                  7.529    

Slack (MET) :             7.529ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/v_V_7_U/q1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/v_V_1_U/ram_reg_0_31_0_6/RAMD_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.129ns  (logic 0.862ns (40.488%)  route 1.267ns (59.512%))
  Logic Levels:           6  (CARRY8=1 LUT4=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1322, unset)         0.041     0.041    bd_0_i/hls_inst/inst/v_V_7_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/v_V_7_U/q1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.114     0.155 r  bd_0_i/hls_inst/inst/v_V_7_U/q1_reg[1]/Q
                         net (fo=6, unplaced)         0.196     0.351    bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/icmp_ln1031_reg_571_reg[0]_i_10_0[1]
                         LUT6 (Prop_LUT6_I0_O)        0.225     0.576 r  bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/icmp_ln1031_reg_571[0]_i_30/O
                         net (fo=1, unplaced)         0.022     0.598    bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/mux_2_1[1]
                         MUXF7 (Prop_MUXF7_I1_O)      0.096     0.694 r  bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/icmp_ln1031_reg_571_reg[0]_i_16/O
                         net (fo=2, unplaced)         0.209     0.903    bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/tmp_6_fu_436_p10__0[1]
                         LUT4 (Prop_LUT4_I2_O)        0.092     0.995 f  bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/icmp_ln1031_reg_571[0]_i_5/O
                         net (fo=1, unplaced)         0.227     1.222    bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/icmp_ln1031_reg_571[0]_i_5_n_3
                         CARRY8 (Prop_CARRY8_DI[0]_CO[3])
                                                      0.219     1.441 f  bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/icmp_ln1031_reg_571_reg[0]_i_1/CO[3]
                         net (fo=9, unplaced)         0.131     1.572    bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/icmp_ln1031_reg_571_reg[0]_i_1_n_7
                         LUT6 (Prop_LUT6_I1_O)        0.058     1.630 r  bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/ram_reg_0_31_0_6_i_15__5/O
                         net (fo=2, unplaced)         0.211     1.841    bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_1_we0
                         LUT4 (Prop_LUT4_I2_O)        0.058     1.899 r  bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/ram_reg_0_31_0_6_i_1__0/O
                         net (fo=16, unplaced)        0.271     2.170    bd_0_i/hls_inst/inst/v_V_1_U/ram_reg_0_31_0_6/WE
                         RAMD32                                       r  bd_0_i/hls_inst/inst/v_V_1_U/ram_reg_0_31_0_6/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1322, unset)         0.000    10.000    bd_0_i/hls_inst/inst/v_V_1_U/ram_reg_0_31_0_6/WCLK
                         RAMD32                                       r  bd_0_i/hls_inst/inst/v_V_1_U/ram_reg_0_31_0_6/RAMD_D1/CLK
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         RAMD32 (Setup_RAMD32_CLK_WE)
                                                     -0.266     9.699    bd_0_i/hls_inst/inst/v_V_1_U/ram_reg_0_31_0_6/RAMD_D1
  -------------------------------------------------------------------
                         required time                          9.699    
                         arrival time                          -2.170    
  -------------------------------------------------------------------
                         slack                                  7.529    

Slack (MET) :             7.529ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/v_V_7_U/q1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/v_V_1_U/ram_reg_0_31_0_6/RAME/WE
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.129ns  (logic 0.862ns (40.488%)  route 1.267ns (59.512%))
  Logic Levels:           6  (CARRY8=1 LUT4=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1322, unset)         0.041     0.041    bd_0_i/hls_inst/inst/v_V_7_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/v_V_7_U/q1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.114     0.155 r  bd_0_i/hls_inst/inst/v_V_7_U/q1_reg[1]/Q
                         net (fo=6, unplaced)         0.196     0.351    bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/icmp_ln1031_reg_571_reg[0]_i_10_0[1]
                         LUT6 (Prop_LUT6_I0_O)        0.225     0.576 r  bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/icmp_ln1031_reg_571[0]_i_30/O
                         net (fo=1, unplaced)         0.022     0.598    bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/mux_2_1[1]
                         MUXF7 (Prop_MUXF7_I1_O)      0.096     0.694 r  bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/icmp_ln1031_reg_571_reg[0]_i_16/O
                         net (fo=2, unplaced)         0.209     0.903    bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/tmp_6_fu_436_p10__0[1]
                         LUT4 (Prop_LUT4_I2_O)        0.092     0.995 f  bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/icmp_ln1031_reg_571[0]_i_5/O
                         net (fo=1, unplaced)         0.227     1.222    bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/icmp_ln1031_reg_571[0]_i_5_n_3
                         CARRY8 (Prop_CARRY8_DI[0]_CO[3])
                                                      0.219     1.441 f  bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/icmp_ln1031_reg_571_reg[0]_i_1/CO[3]
                         net (fo=9, unplaced)         0.131     1.572    bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/icmp_ln1031_reg_571_reg[0]_i_1_n_7
                         LUT6 (Prop_LUT6_I1_O)        0.058     1.630 r  bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/ram_reg_0_31_0_6_i_15__5/O
                         net (fo=2, unplaced)         0.211     1.841    bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_1_we0
                         LUT4 (Prop_LUT4_I2_O)        0.058     1.899 r  bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/ram_reg_0_31_0_6_i_1__0/O
                         net (fo=16, unplaced)        0.271     2.170    bd_0_i/hls_inst/inst/v_V_1_U/ram_reg_0_31_0_6/WE
                         RAMD32                                       r  bd_0_i/hls_inst/inst/v_V_1_U/ram_reg_0_31_0_6/RAME/WE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1322, unset)         0.000    10.000    bd_0_i/hls_inst/inst/v_V_1_U/ram_reg_0_31_0_6/WCLK
                         RAMD32                                       r  bd_0_i/hls_inst/inst/v_V_1_U/ram_reg_0_31_0_6/RAME/CLK
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         RAMD32 (Setup_RAMD32_CLK_WE)
                                                     -0.266     9.699    bd_0_i/hls_inst/inst/v_V_1_U/ram_reg_0_31_0_6/RAME
  -------------------------------------------------------------------
                         required time                          9.699    
                         arrival time                          -2.170    
  -------------------------------------------------------------------
                         slack                                  7.529    

Slack (MET) :             7.529ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/v_V_7_U/q1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/v_V_1_U/ram_reg_0_31_0_6/RAME_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.129ns  (logic 0.862ns (40.488%)  route 1.267ns (59.512%))
  Logic Levels:           6  (CARRY8=1 LUT4=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1322, unset)         0.041     0.041    bd_0_i/hls_inst/inst/v_V_7_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/v_V_7_U/q1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.114     0.155 r  bd_0_i/hls_inst/inst/v_V_7_U/q1_reg[1]/Q
                         net (fo=6, unplaced)         0.196     0.351    bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/icmp_ln1031_reg_571_reg[0]_i_10_0[1]
                         LUT6 (Prop_LUT6_I0_O)        0.225     0.576 r  bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/icmp_ln1031_reg_571[0]_i_30/O
                         net (fo=1, unplaced)         0.022     0.598    bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/mux_2_1[1]
                         MUXF7 (Prop_MUXF7_I1_O)      0.096     0.694 r  bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/icmp_ln1031_reg_571_reg[0]_i_16/O
                         net (fo=2, unplaced)         0.209     0.903    bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/tmp_6_fu_436_p10__0[1]
                         LUT4 (Prop_LUT4_I2_O)        0.092     0.995 f  bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/icmp_ln1031_reg_571[0]_i_5/O
                         net (fo=1, unplaced)         0.227     1.222    bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/icmp_ln1031_reg_571[0]_i_5_n_3
                         CARRY8 (Prop_CARRY8_DI[0]_CO[3])
                                                      0.219     1.441 f  bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/icmp_ln1031_reg_571_reg[0]_i_1/CO[3]
                         net (fo=9, unplaced)         0.131     1.572    bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/icmp_ln1031_reg_571_reg[0]_i_1_n_7
                         LUT6 (Prop_LUT6_I1_O)        0.058     1.630 r  bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/ram_reg_0_31_0_6_i_15__5/O
                         net (fo=2, unplaced)         0.211     1.841    bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_1_we0
                         LUT4 (Prop_LUT4_I2_O)        0.058     1.899 r  bd_0_i/hls_inst/inst/grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612/ram_reg_0_31_0_6_i_1__0/O
                         net (fo=16, unplaced)        0.271     2.170    bd_0_i/hls_inst/inst/v_V_1_U/ram_reg_0_31_0_6/WE
                         RAMD32                                       r  bd_0_i/hls_inst/inst/v_V_1_U/ram_reg_0_31_0_6/RAME_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1322, unset)         0.000    10.000    bd_0_i/hls_inst/inst/v_V_1_U/ram_reg_0_31_0_6/WCLK
                         RAMD32                                       r  bd_0_i/hls_inst/inst/v_V_1_U/ram_reg_0_31_0_6/RAME_D1/CLK
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         RAMD32 (Setup_RAMD32_CLK_WE)
                                                     -0.266     9.699    bd_0_i/hls_inst/inst/v_V_1_U/ram_reg_0_31_0_6/RAME_D1
  -------------------------------------------------------------------
                         required time                          9.699    
                         arrival time                          -2.170    
  -------------------------------------------------------------------
                         slack                                  7.529    




