// Seed: 2346674064
module module_0 (
    input  tri0 id_0,
    input  wand id_1,
    input  wand id_2,
    output tri1 id_3,
    output tri0 id_4
);
  assign id_4 = id_1;
  integer id_6;
  ;
  assign module_1.id_0 = 0;
  wire id_7;
  wire id_8;
  assign id_3 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd14,
    parameter id_2 = 32'd24
) (
    output tri1 id_0,
    input wor _id_1,
    input uwire _id_2,
    input wire id_3,
    input wor id_4,
    input tri id_5,
    output supply0 id_6,
    input uwire id_7
);
  wire [id_1 : id_2] id_9;
  wire id_10;
  module_0 modCall_1 (
      id_3,
      id_7,
      id_5,
      id_0,
      id_0
  );
endmodule
