<stg><name>deAes_return</name>


<trans_list>

<trans id="97" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
codeRepl:0 %p_read_16 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read15

]]></Node>
<StgValue><ssdm name="p_read_16"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
codeRepl:1 %p_read_17 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read14

]]></Node>
<StgValue><ssdm name="p_read_17"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
codeRepl:2 %p_read_18 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read13

]]></Node>
<StgValue><ssdm name="p_read_18"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
codeRepl:3 %p_read_19 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read12

]]></Node>
<StgValue><ssdm name="p_read_19"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
codeRepl:4 %p_read_20 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read11

]]></Node>
<StgValue><ssdm name="p_read_20"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
codeRepl:5 %p_read_21 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read10

]]></Node>
<StgValue><ssdm name="p_read_21"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
codeRepl:6 %p_read_22 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read9

]]></Node>
<StgValue><ssdm name="p_read_22"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
codeRepl:7 %p_read_23 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read8

]]></Node>
<StgValue><ssdm name="p_read_23"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
codeRepl:8 %p_read_24 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read7

]]></Node>
<StgValue><ssdm name="p_read_24"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
codeRepl:9 %p_read_25 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read6

]]></Node>
<StgValue><ssdm name="p_read_25"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
codeRepl:10 %p_read_26 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read5

]]></Node>
<StgValue><ssdm name="p_read_26"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
codeRepl:11 %p_read_27 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read4

]]></Node>
<StgValue><ssdm name="p_read_27"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
codeRepl:12 %p_read_28 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read3

]]></Node>
<StgValue><ssdm name="p_read_28"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
codeRepl:13 %p_read_29 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read2

]]></Node>
<StgValue><ssdm name="p_read_29"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
codeRepl:14 %p_read_30 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read1

]]></Node>
<StgValue><ssdm name="p_read_30"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
codeRepl:15 %p_read406 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read

]]></Node>
<StgValue><ssdm name="p_read406"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:16 %cArray = alloca i64 1

]]></Node>
<StgValue><ssdm name="cArray"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:29 %wArray = alloca i64 1

]]></Node>
<StgValue><ssdm name="wArray"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8">
<![CDATA[
codeRepl:30 %call_ln0 = call void @deAes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1, i32 %cArray, i8 %p_read406, i8 %p_read_30, i8 %p_read_29, i8 %p_read_28, i8 %p_read_27, i8 %p_read_26, i8 %p_read_25, i8 %p_read_24, i8 %p_read_23, i8 %p_read_22, i8 %p_read_21, i8 %p_read_20, i8 %p_read_19, i8 %p_read_18, i8 %p_read_17, i8 %p_read_16

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="39" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8">
<![CDATA[
codeRepl:30 %call_ln0 = call void @deAes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1, i32 %cArray, i8 %p_read406, i8 %p_read_30, i8 %p_read_29, i8 %p_read_28, i8 %p_read_27, i8 %p_read_26, i8 %p_read_25, i8 %p_read_24, i8 %p_read_23, i8 %p_read_22, i8 %p_read_21, i8 %p_read_20, i8 %p_read_19, i8 %p_read_18, i8 %p_read_17, i8 %p_read_16

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="40" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl:31 %call_ln0 = call void @deAes_return_Pipeline_addRoundKey_label0, i32 %cArray, i32 %w

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="41" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl:31 %call_ln0 = call void @deAes_return_Pipeline_addRoundKey_label0, i32 %cArray, i32 %w

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="42" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8" op_5_bw="0" op_6_bw="0">
<![CDATA[
codeRepl:32 %call_ln0 = call void @deAes_return_Pipeline_deAes_return_label22, i32 %wArray, i32 %cArray, i32 %w, i8 %S2

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="43" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8" op_5_bw="0" op_6_bw="0">
<![CDATA[
codeRepl:32 %call_ln0 = call void @deAes_return_Pipeline_deAes_return_label22, i32 %wArray, i32 %cArray, i32 %w, i8 %S2

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="44" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl:33 %call_ln0 = call void @deAes_return_Pipeline_deSubBytes_label1_deSubBytes_label13, i32 %cArray, i8 %S2

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="45" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl:33 %call_ln0 = call void @deAes_return_Pipeline_deSubBytes_label1_deSubBytes_label13, i32 %cArray, i8 %S2

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="46" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:17 %cArray_addr_9 = getelementptr i32 %cArray, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="cArray_addr_9"/></StgValue>
</operation>

<operation id="47" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:21 %cArray_addr_13 = getelementptr i32 %cArray, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="cArray_addr_13"/></StgValue>
</operation>

<operation id="48" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
codeRepl:34 %cArray_load = load i4 %cArray_addr_9

]]></Node>
<StgValue><ssdm name="cArray_load"/></StgValue>
</operation>

<operation id="49" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
codeRepl:35 %cArray_load_35 = load i4 %cArray_addr_13

]]></Node>
<StgValue><ssdm name="cArray_load_35"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="50" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:18 %cArray_addr_10 = getelementptr i32 %cArray, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="cArray_addr_10"/></StgValue>
</operation>

<operation id="51" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:25 %cArray_addr_17 = getelementptr i32 %cArray, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="cArray_addr_17"/></StgValue>
</operation>

<operation id="52" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
codeRepl:34 %cArray_load = load i4 %cArray_addr_9

]]></Node>
<StgValue><ssdm name="cArray_load"/></StgValue>
</operation>

<operation id="53" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
codeRepl:35 %cArray_load_35 = load i4 %cArray_addr_13

]]></Node>
<StgValue><ssdm name="cArray_load_35"/></StgValue>
</operation>

<operation id="54" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
codeRepl:36 %cArray_load_36 = load i4 %cArray_addr_17

]]></Node>
<StgValue><ssdm name="cArray_load_36"/></StgValue>
</operation>

<operation id="55" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
codeRepl:37 %cArray_load_37 = load i4 %cArray_addr_10

]]></Node>
<StgValue><ssdm name="cArray_load_37"/></StgValue>
</operation>

<operation id="56" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
codeRepl:49 %store_ln389 = store i32 %cArray_load, i4 %cArray_addr_10

]]></Node>
<StgValue><ssdm name="store_ln389"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="57" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:22 %cArray_addr_14 = getelementptr i32 %cArray, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="cArray_addr_14"/></StgValue>
</operation>

<operation id="58" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:26 %cArray_addr_18 = getelementptr i32 %cArray, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="cArray_addr_18"/></StgValue>
</operation>

<operation id="59" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
codeRepl:36 %cArray_load_36 = load i4 %cArray_addr_17

]]></Node>
<StgValue><ssdm name="cArray_load_36"/></StgValue>
</operation>

<operation id="60" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
codeRepl:37 %cArray_load_37 = load i4 %cArray_addr_10

]]></Node>
<StgValue><ssdm name="cArray_load_37"/></StgValue>
</operation>

<operation id="61" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
codeRepl:38 %cArray_load_38 = load i4 %cArray_addr_14

]]></Node>
<StgValue><ssdm name="cArray_load_38"/></StgValue>
</operation>

<operation id="62" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
codeRepl:39 %cArray_load_39 = load i4 %cArray_addr_18

]]></Node>
<StgValue><ssdm name="cArray_load_39"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="63" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:19 %cArray_addr_11 = getelementptr i32 %cArray, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="cArray_addr_11"/></StgValue>
</operation>

<operation id="64" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:23 %cArray_addr_15 = getelementptr i32 %cArray, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="cArray_addr_15"/></StgValue>
</operation>

<operation id="65" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
codeRepl:38 %cArray_load_38 = load i4 %cArray_addr_14

]]></Node>
<StgValue><ssdm name="cArray_load_38"/></StgValue>
</operation>

<operation id="66" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
codeRepl:39 %cArray_load_39 = load i4 %cArray_addr_18

]]></Node>
<StgValue><ssdm name="cArray_load_39"/></StgValue>
</operation>

<operation id="67" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
codeRepl:40 %cArray_load_40 = load i4 %cArray_addr_11

]]></Node>
<StgValue><ssdm name="cArray_load_40"/></StgValue>
</operation>

<operation id="68" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
codeRepl:41 %cArray_load_41 = load i4 %cArray_addr_15

]]></Node>
<StgValue><ssdm name="cArray_load_41"/></StgValue>
</operation>

<operation id="69" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
codeRepl:52 %store_ln389 = store i32 %cArray_load_37, i4 %cArray_addr_11

]]></Node>
<StgValue><ssdm name="store_ln389"/></StgValue>
</operation>

<operation id="70" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
codeRepl:53 %store_ln390 = store i32 %cArray_load_35, i4 %cArray_addr_15

]]></Node>
<StgValue><ssdm name="store_ln390"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="71" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:20 %cArray_addr_12 = getelementptr i32 %cArray, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="cArray_addr_12"/></StgValue>
</operation>

<operation id="72" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:27 %cArray_addr = getelementptr i32 %cArray, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="cArray_addr"/></StgValue>
</operation>

<operation id="73" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
codeRepl:40 %cArray_load_40 = load i4 %cArray_addr_11

]]></Node>
<StgValue><ssdm name="cArray_load_40"/></StgValue>
</operation>

<operation id="74" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
codeRepl:41 %cArray_load_41 = load i4 %cArray_addr_15

]]></Node>
<StgValue><ssdm name="cArray_load_41"/></StgValue>
</operation>

<operation id="75" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
codeRepl:42 %cArray_load_42 = load i4 %cArray_addr

]]></Node>
<StgValue><ssdm name="cArray_load_42"/></StgValue>
</operation>

<operation id="76" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
codeRepl:43 %cArray_load_43 = load i4 %cArray_addr_12

]]></Node>
<StgValue><ssdm name="cArray_load_43"/></StgValue>
</operation>

<operation id="77" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
codeRepl:55 %store_ln389 = store i32 %cArray_load_40, i4 %cArray_addr_12

]]></Node>
<StgValue><ssdm name="store_ln389"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="78" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:24 %cArray_addr_16 = getelementptr i32 %cArray, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="cArray_addr_16"/></StgValue>
</operation>

<operation id="79" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:28 %cArray_addr_19 = getelementptr i32 %cArray, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="cArray_addr_19"/></StgValue>
</operation>

<operation id="80" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
codeRepl:42 %cArray_load_42 = load i4 %cArray_addr

]]></Node>
<StgValue><ssdm name="cArray_load_42"/></StgValue>
</operation>

<operation id="81" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
codeRepl:43 %cArray_load_43 = load i4 %cArray_addr_12

]]></Node>
<StgValue><ssdm name="cArray_load_43"/></StgValue>
</operation>

<operation id="82" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
codeRepl:44 %cArray_load_44 = load i4 %cArray_addr_16

]]></Node>
<StgValue><ssdm name="cArray_load_44"/></StgValue>
</operation>

<operation id="83" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
codeRepl:45 %cArray_load_45 = load i4 %cArray_addr_19

]]></Node>
<StgValue><ssdm name="cArray_load_45"/></StgValue>
</operation>

<operation id="84" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
codeRepl:56 %store_ln390 = store i32 %cArray_load_38, i4 %cArray_addr_16

]]></Node>
<StgValue><ssdm name="store_ln390"/></StgValue>
</operation>

<operation id="85" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
codeRepl:57 %store_ln391 = store i32 %cArray_load_36, i4 %cArray_addr_19

]]></Node>
<StgValue><ssdm name="store_ln391"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="86" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
codeRepl:44 %cArray_load_44 = load i4 %cArray_addr_16

]]></Node>
<StgValue><ssdm name="cArray_load_44"/></StgValue>
</operation>

<operation id="87" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
codeRepl:45 %cArray_load_45 = load i4 %cArray_addr_19

]]></Node>
<StgValue><ssdm name="cArray_load_45"/></StgValue>
</operation>

<operation id="88" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
codeRepl:46 %store_ln389 = store i32 %cArray_load_43, i4 %cArray_addr_9

]]></Node>
<StgValue><ssdm name="store_ln389"/></StgValue>
</operation>

<operation id="89" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
codeRepl:47 %store_ln390 = store i32 %cArray_load_41, i4 %cArray_addr_13

]]></Node>
<StgValue><ssdm name="store_ln390"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="90" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
codeRepl:48 %store_ln391 = store i32 %cArray_load_39, i4 %cArray_addr_17

]]></Node>
<StgValue><ssdm name="store_ln391"/></StgValue>
</operation>

<operation id="91" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
codeRepl:50 %store_ln390 = store i32 %cArray_load_44, i4 %cArray_addr_14

]]></Node>
<StgValue><ssdm name="store_ln390"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="92" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
codeRepl:51 %store_ln391 = store i32 %cArray_load_42, i4 %cArray_addr_18

]]></Node>
<StgValue><ssdm name="store_ln391"/></StgValue>
</operation>

<operation id="93" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
codeRepl:54 %store_ln391 = store i32 %cArray_load_45, i4 %cArray_addr

]]></Node>
<StgValue><ssdm name="store_ln391"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="94" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
codeRepl:58 %call_ln0 = call void @deAes_return_Pipeline_addRoundKey_label010, i32 %cArray, i32 %w

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="95" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
codeRepl:58 %call_ln0 = call void @deAes_return_Pipeline_addRoundKey_label010, i32 %cArray, i32 %w

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="96" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0">
<![CDATA[
codeRepl:59 %ret_ln481 = ret

]]></Node>
<StgValue><ssdm name="ret_ln481"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
