TOPLEVEL_LANG ?= verilog

VERILOG_SOURCES += ../../rtl/control/main_clock.sv
TOPLEVEL = main_clock
MODULE = test_main_clock

include $(shell cocotb-config --makefiles)/Makefile.sim
