[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  11676       tick       2693172       1238563       1190429       2693172 
      2  11676       tick       4296642       2094388       2075191       4296642 
      3  11676       tick       4292786       2093963       2073069       4292786 
      4  11676       tick       4296544       2095192       2079187       4296544 
      5  11676       tick       4286260       2089724       2069978       4286260 
      6  11676       tick       4295659       2095520       2073939       4295659 
      7  11676       tick       4291943       2093326       2077783       4291943 
      8  11676       tick       4291474       2093033       2077579       4291474 
      9  11676       tick       4301392       2097478       2076916       4301392 
     10  11676       tick       4291326       2093073       2077856       4291326 
     11  11676       tick       4293485       2093769       2078129       4293485 
     12  11676       tick       4295074       2095407       2074393       4295074 
     13  11676       tick       4296065       2095959       2075720       4296065 
     14  11676       tick       4297197       2096279       2076117       4297197 
     15  11676       tick       4291022       2093580       2077460       4291022 
     16  11676       tick       4295699       2096064       2073665       4295699 
     17  11676       tick       4293809       2093977       2077488       4293809 
     18  11676       tick       4296352       2095259       2079596       4296352 
     19  11676       tick       4294712       2094820       2075642       4294712 
     20  11676       exit       2034708        992145        977551       2034708 
