
Real Time Operating System.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000b4c  080001ac  080001ac  000101ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000008  08000cf8  08000cf8  00010cf8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08000d00  08000d00  00010d00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08000d04  08000d04  00010d04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000018  20000000  08000d08  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00020018  2**0
                  CONTENTS
  7 .bss          00006178  20000018  20000018  00020018  2**3
                  ALLOC
  8 ._user_heap_stack 00000400  20006190  20006190  00020018  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020018  2**0
                  CONTENTS, READONLY
 10 .debug_info   000036e7  00000000  00000000  00020048  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00000dc8  00000000  00000000  0002372f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000450  00000000  00000000  000244f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000390  00000000  00000000  00024948  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00001b2c  00000000  00000000  00024cd8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000017f3  00000000  00000000  00026804  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00027ff7  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00000ef8  00000000  00000000  00028074  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	; (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	20000018 	.word	0x20000018
 80001c8:	00000000 	.word	0x00000000
 80001cc:	08000ce0 	.word	0x08000ce0

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	; (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	; (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	; (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	2000001c 	.word	0x2000001c
 80001e8:	08000ce0 	.word	0x08000ce0

080001ec <RTOS_SVC_Handler>:

 .text

 .type RTOS_SVC_Handler, %function
 RTOS_SVC_Handler:
 	TST LR, #4
 80001ec:	f01e 0f04 	tst.w	lr, #4
	ITE EQ
 80001f0:	bf0c      	ite	eq
	MRSEQ R0, MSP
 80001f2:	f3ef 8008 	mrseq	r0, MSP
	MRSNE R0, PSP
 80001f6:	f3ef 8009 	mrsne	r0, PSP
	LDR R1, =RTOS_SVC_excReturn
 80001fa:	4917      	ldr	r1, [pc, #92]	; (8000258 <RTOS_PendSV_Handler+0x4c>)
	STR LR, [R1]
 80001fc:	f8c1 e000 	str.w	lr, [r1]
	BL RTOS_SVC_Handler_Main
 8000200:	f000 f902 	bl	8000408 <RTOS_SVC_Handler_Main>
	LDR R1, =RTOS_SVC_excReturn
 8000204:	4914      	ldr	r1, [pc, #80]	; (8000258 <RTOS_PendSV_Handler+0x4c>)
	LDR LR, [R1]
 8000206:	f8d1 e000 	ldr.w	lr, [r1]
	BX LR
 800020a:	4770      	bx	lr

0800020c <RTOS_PendSV_Handler>:

 .type RTOS_PendSV_Handler, %function
 RTOS_PendSV_Handler:
 	/****************** Saving the current thread's context ********************/
 	/* Get PSP */
 	MRS R1, PSP
 800020c:	f3ef 8109 	mrs	r1, PSP
	/* Check if the currently running thread uses FPU
	 * If so so push FPU registers (s16 - s32)
	**/
	TST LR, 0x10	/* Test bit 5 in LR, if it is zero then FPU is enabled */
 8000210:	f01e 0f10 	tst.w	lr, #16
	IT	EQ	/* If zero flag is cleared */
 8000214:	bf08      	it	eq
	VSTMDBEQ R1!, {S16-S31}
 8000216:	ed21 8a10 	vstmdbeq	r1!, {s16-s31}
	/* Save EXC_RETURN into R2 */
	MOV	R2, LR
 800021a:	4672      	mov	r2, lr
	/* Save CONTROL into R3 */
	MRS R3, CONTROL
 800021c:	f3ef 8314 	mrs	r3, CONTROL
	/* Instruction Synchronization Barrier */
	ISB
 8000220:	f3bf 8f6f 	isb	sy
	/* Push {R2 -> R11} into the thread's stack*/
	STMDB R1!, {R2-R11}
 8000224:	e921 0ffc 	stmdb	r1!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
	/* Save the thread's stack pointer */
	BL RTOS_threadGetRunning;
 8000228:	f000 fa46 	bl	80006b8 <RTOS_threadGetRunning>
	STR R1, [R0]
 800022c:	6001      	str	r1, [r0, #0]

	/****************** Restoring the next thread's context ********************/
 	/* Get the next thread */
 	BL RTOS_threadSwitch
 800022e:	f000 fa4f 	bl	80006d0 <RTOS_threadSwitch>
 	/* Set the process stack pointer to the thread's stack */
 	BL RTOS_threadGetRunning
 8000232:	f000 fa41 	bl	80006b8 <RTOS_threadGetRunning>
 	LDR R1, [R0]
 8000236:	6801      	ldr	r1, [r0, #0]
 	/* POP {R2 -> R11} from the thread's stack*/
 	LDMIA R1!, {R2-R11}
 8000238:	e8b1 0ffc 	ldmia.w	r1!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 	/* Move R3 into CONTROL */
 	MSR CONTROL, R3
 800023c:	f383 8814 	msr	CONTROL, r3
 	/* Instruction Synchronization Barrier */
 	ISB
 8000240:	f3bf 8f6f 	isb	sy
 	/* MOVE R2 into Link Register */
 	MOV LR, R2
 8000244:	4696      	mov	lr, r2
 	/* Check if the currently running thread uses FPU
	 * If so so pop FPU registers (s16 - s32)
	**/
	TST LR, 0x10	/* Test bit 5 in LR, if it is zero then FPU is enabled */
 8000246:	f01e 0f10 	tst.w	lr, #16
	IT	EQ	/* If zero flag is cleared */
 800024a:	bf08      	it	eq
	VLDMIAEQ R1!, {S16-S31}
 800024c:	ecb1 8a10 	vldmiaeq	r1!, {s16-s31}
	/* Save PSP */
	MSR PSP, R1
 8000250:	f381 8809 	msr	PSP, r1
	/* Return from interrupt */
	BX LR
 8000254:	4770      	bx	lr
 8000256:	0000      	.short	0x0000
	LDR R1, =RTOS_SVC_excReturn
 8000258:	20002158 	.word	0x20002158

0800025c <RTOS_SVC_schedulerStart>:

 .text

 .type RTOS_SVC_schedulerStart, %function
 RTOS_SVC_schedulerStart:
	SVC 0
 800025c:	df00      	svc	0
	BX LR
 800025e:	4770      	bx	lr

08000260 <NVIC_SetPriorityGrouping>:
  priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.

    \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000260:	b480      	push	{r7}
 8000262:	b085      	sub	sp, #20
 8000264:	af00      	add	r7, sp, #0
 8000266:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */
 8000268:	687b      	ldr	r3, [r7, #4]
 800026a:	f003 0307 	and.w	r3, r3, #7
 800026e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000270:	4b0c      	ldr	r3, [pc, #48]	; (80002a4 <NVIC_SetPriorityGrouping+0x44>)
 8000272:	68db      	ldr	r3, [r3, #12]
 8000274:	60bb      	str	r3, [r7, #8]
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
 8000276:	68ba      	ldr	r2, [r7, #8]
 8000278:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800027c:	4013      	ands	r3, r2
 800027e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
 8000280:	68fb      	ldr	r3, [r7, #12]
 8000282:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
 8000284:	68bb      	ldr	r3, [r7, #8]
 8000286:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                 |
 8000288:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800028c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000290:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000292:	4a04      	ldr	r2, [pc, #16]	; (80002a4 <NVIC_SetPriorityGrouping+0x44>)
 8000294:	68bb      	ldr	r3, [r7, #8]
 8000296:	60d3      	str	r3, [r2, #12]
}
 8000298:	bf00      	nop
 800029a:	3714      	adds	r7, #20
 800029c:	46bd      	mov	sp, r7
 800029e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002a2:	4770      	bx	lr
 80002a4:	e000ed00 	.word	0xe000ed00

080002a8 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80002a8:	b480      	push	{r7}
 80002aa:	b083      	sub	sp, #12
 80002ac:	af00      	add	r7, sp, #0
 80002ae:	4603      	mov	r3, r0
 80002b0:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 80002b2:	4909      	ldr	r1, [pc, #36]	; (80002d8 <NVIC_EnableIRQ+0x30>)
 80002b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002b8:	095b      	lsrs	r3, r3, #5
 80002ba:	79fa      	ldrb	r2, [r7, #7]
 80002bc:	f002 021f 	and.w	r2, r2, #31
 80002c0:	2001      	movs	r0, #1
 80002c2:	fa00 f202 	lsl.w	r2, r0, r2
 80002c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80002ca:	bf00      	nop
 80002cc:	370c      	adds	r7, #12
 80002ce:	46bd      	mov	sp, r7
 80002d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002d4:	4770      	bx	lr
 80002d6:	bf00      	nop
 80002d8:	e000e100 	.word	0xe000e100

080002dc <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80002dc:	b480      	push	{r7}
 80002de:	b083      	sub	sp, #12
 80002e0:	af00      	add	r7, sp, #0
 80002e2:	4603      	mov	r3, r0
 80002e4:	6039      	str	r1, [r7, #0]
 80002e6:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 80002e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	da0b      	bge.n	8000308 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 80002f0:	490d      	ldr	r1, [pc, #52]	; (8000328 <NVIC_SetPriority+0x4c>)
 80002f2:	79fb      	ldrb	r3, [r7, #7]
 80002f4:	f003 030f 	and.w	r3, r3, #15
 80002f8:	3b04      	subs	r3, #4
 80002fa:	683a      	ldr	r2, [r7, #0]
 80002fc:	b2d2      	uxtb	r2, r2
 80002fe:	0112      	lsls	r2, r2, #4
 8000300:	b2d2      	uxtb	r2, r2
 8000302:	440b      	add	r3, r1
 8000304:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 8000306:	e009      	b.n	800031c <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8000308:	4908      	ldr	r1, [pc, #32]	; (800032c <NVIC_SetPriority+0x50>)
 800030a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800030e:	683a      	ldr	r2, [r7, #0]
 8000310:	b2d2      	uxtb	r2, r2
 8000312:	0112      	lsls	r2, r2, #4
 8000314:	b2d2      	uxtb	r2, r2
 8000316:	440b      	add	r3, r1
 8000318:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800031c:	bf00      	nop
 800031e:	370c      	adds	r7, #12
 8000320:	46bd      	mov	sp, r7
 8000322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000326:	4770      	bx	lr
 8000328:	e000ed00 	.word	0xe000ed00
 800032c:	e000e100 	.word	0xe000e100

08000330 <SysTick_Config>:
    function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000330:	b580      	push	{r7, lr}
 8000332:	b082      	sub	sp, #8
 8000334:	af00      	add	r7, sp, #0
 8000336:	6078      	str	r0, [r7, #4]
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
 8000338:	687b      	ldr	r3, [r7, #4]
 800033a:	3b01      	subs	r3, #1
 800033c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000340:	d301      	bcc.n	8000346 <SysTick_Config+0x16>
 8000342:	2301      	movs	r3, #1
 8000344:	e00f      	b.n	8000366 <SysTick_Config+0x36>

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
 8000346:	4a0a      	ldr	r2, [pc, #40]	; (8000370 <SysTick_Config+0x40>)
 8000348:	687b      	ldr	r3, [r7, #4]
 800034a:	3b01      	subs	r3, #1
 800034c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
 800034e:	210f      	movs	r1, #15
 8000350:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000354:	f7ff ffc2 	bl	80002dc <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 8000358:	4b05      	ldr	r3, [pc, #20]	; (8000370 <SysTick_Config+0x40>)
 800035a:	2200      	movs	r2, #0
 800035c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800035e:	4b04      	ldr	r3, [pc, #16]	; (8000370 <SysTick_Config+0x40>)
 8000360:	2207      	movs	r2, #7
 8000362:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 8000364:	2300      	movs	r3, #0
}
 8000366:	4618      	mov	r0, r3
 8000368:	3708      	adds	r7, #8
 800036a:	46bd      	mov	sp, r7
 800036c:	bd80      	pop	{r7, pc}
 800036e:	bf00      	nop
 8000370:	e000e010 	.word	0xe000e010

08000374 <RTOS_init>:
 * 	None
 * Return:
 * 	None
 */
void RTOS_init(void)
{
 8000374:	b580      	push	{r7, lr}
 8000376:	b082      	sub	sp, #8
 8000378:	af00      	add	r7, sp, #0
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800037a:	b672      	cpsid	i
	/* Disable interrupt requests during initialization */
	__disable_irq();

	/* Double word stack alignment */
	SCB->SCR |= SCB_CCR_STKALIGN_Msk;
 800037c:	4a1f      	ldr	r2, [pc, #124]	; (80003fc <RTOS_init+0x88>)
 800037e:	4b1f      	ldr	r3, [pc, #124]	; (80003fc <RTOS_init+0x88>)
 8000380:	691b      	ldr	r3, [r3, #16]
 8000382:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000386:	6113      	str	r3, [r2, #16]

	/* Setup system clock */
	SystemCoreClockUpdate();
 8000388:	f000 fb8e 	bl	8000aa8 <SystemCoreClockUpdate>

	/* Configure NVIC */
	NVIC_SetPriorityGrouping(3);
 800038c:	2003      	movs	r0, #3
 800038e:	f7ff ff67 	bl	8000260 <NVIC_SetPriorityGrouping>

	/* Configure SysTick */
	ASSERT(SysTick_Config(SystemCoreClock / SYSTICK_FREQUENCY) == 0);
 8000392:	4b1b      	ldr	r3, [pc, #108]	; (8000400 <RTOS_init+0x8c>)
 8000394:	681b      	ldr	r3, [r3, #0]
 8000396:	4a1b      	ldr	r2, [pc, #108]	; (8000404 <RTOS_init+0x90>)
 8000398:	fba2 2303 	umull	r2, r3, r2, r3
 800039c:	099b      	lsrs	r3, r3, #6
 800039e:	4618      	mov	r0, r3
 80003a0:	f7ff ffc6 	bl	8000330 <SysTick_Config>
 80003a4:	4603      	mov	r3, r0
 80003a6:	2b00      	cmp	r3, #0
 80003a8:	d001      	beq.n	80003ae <RTOS_init+0x3a>
 80003aa:	b672      	cpsid	i
 80003ac:	e7fe      	b.n	80003ac <RTOS_init+0x38>
	NVIC_SetPriority(SysTick_IRQn, 1);
 80003ae:	2101      	movs	r1, #1
 80003b0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80003b4:	f7ff ff92 	bl	80002dc <NVIC_SetPriority>
	NVIC_EnableIRQ(SysTick_IRQn);
 80003b8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80003bc:	f7ff ff74 	bl	80002a8 <NVIC_EnableIRQ>


	/* Enable SVC interrupt and set its priority */
	NVIC_SetPriority(SVCall_IRQn, 0);
 80003c0:	2100      	movs	r1, #0
 80003c2:	f06f 0004 	mvn.w	r0, #4
 80003c6:	f7ff ff89 	bl	80002dc <NVIC_SetPriority>
	NVIC_EnableIRQ(SVCall_IRQn);
 80003ca:	f06f 0004 	mvn.w	r0, #4
 80003ce:	f7ff ff6b 	bl	80002a8 <NVIC_EnableIRQ>

	/* Enable PendSV interrupt and set its priority */
	NVIC_SetPriority(PendSV_IRQn, 0xFF);
 80003d2:	21ff      	movs	r1, #255	; 0xff
 80003d4:	f06f 0001 	mvn.w	r0, #1
 80003d8:	f7ff ff80 	bl	80002dc <NVIC_SetPriority>
	NVIC_EnableIRQ(PendSV_IRQn);
 80003dc:	f06f 0001 	mvn.w	r0, #1
 80003e0:	f7ff ff62 	bl	80002a8 <NVIC_EnableIRQ>

	/* Initialize ready lists */
	RTOS_threadReadyListsInit();
 80003e4:	f000 f8e0 	bl	80005a8 <RTOS_threadReadyListsInit>
 80003e8:	2301      	movs	r3, #1
 80003ea:	607b      	str	r3, [r7, #4]

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 80003ec:	687b      	ldr	r3, [r7, #4]
 80003ee:	f383 8811 	msr	BASEPRI, r3
  __ASM volatile ("cpsie i" : : : "memory");
 80003f2:	b662      	cpsie	i
	/* Disable all interrupts except SVC */
	__set_BASEPRI(1);

	/* Enable interrupts */
	__enable_irq();
}
 80003f4:	bf00      	nop
 80003f6:	3708      	adds	r7, #8
 80003f8:	46bd      	mov	sp, r7
 80003fa:	bd80      	pop	{r7, pc}
 80003fc:	e000ed00 	.word	0xe000ed00
 8000400:	20000004 	.word	0x20000004
 8000404:	10624dd3 	.word	0x10624dd3

08000408 <RTOS_SVC_Handler_Main>:
 * 	svc_args -> The supervisor calls arguments passed to the supervisor call
 * Return:
 * 	None
 */
void RTOS_SVC_Handler_Main(uint32_t* svc_args)
{
 8000408:	b580      	push	{r7, lr}
 800040a:	b084      	sub	sp, #16
 800040c:	af00      	add	r7, sp, #0
 800040e:	6078      	str	r0, [r7, #4]
	 * Stack contains:
	 *  r0, r1, r2, r3, r12, r14, the return address and xPSR
	 * First argument (r0) is svc_args[0]
	 */
	uint32_t svc_number;
	svc_number = ((int8_t*)svc_args[6])[-2];
 8000410:	687b      	ldr	r3, [r7, #4]
 8000412:	3318      	adds	r3, #24
 8000414:	681b      	ldr	r3, [r3, #0]
 8000416:	3b02      	subs	r3, #2
 8000418:	f993 3000 	ldrsb.w	r3, [r3]
 800041c:	60fb      	str	r3, [r7, #12]

	switch(svc_number)
 800041e:	68fb      	ldr	r3, [r7, #12]
 8000420:	2b00      	cmp	r3, #0
 8000422:	d002      	beq.n	800042a <RTOS_SVC_Handler_Main+0x22>
 8000424:	2b01      	cmp	r3, #1
 8000426:	d003      	beq.n	8000430 <RTOS_SVC_Handler_Main+0x28>
 8000428:	e013      	b.n	8000452 <RTOS_SVC_Handler_Main+0x4a>
	{
		case 0:
			/* Start the scheduler */
			RTOS_schedulerStart();
 800042a:	f000 f86b 	bl	8000504 <RTOS_schedulerStart>
			break;
 800042e:	e012      	b.n	8000456 <RTOS_SVC_Handler_Main+0x4e>
		case 1:
			/* Create a thread */
			RTOS_threadCreate((RTOS_thread_t*)svc_args[0],
 8000430:	687b      	ldr	r3, [r7, #4]
 8000432:	681b      	ldr	r3, [r3, #0]
 8000434:	4618      	mov	r0, r3
							(RTOS_stack_t*)svc_args[1],
 8000436:	687b      	ldr	r3, [r7, #4]
 8000438:	3304      	adds	r3, #4
 800043a:	681b      	ldr	r3, [r3, #0]
			RTOS_threadCreate((RTOS_thread_t*)svc_args[0],
 800043c:	4619      	mov	r1, r3
							(void *)svc_args[2],
 800043e:	687b      	ldr	r3, [r7, #4]
 8000440:	3308      	adds	r3, #8
 8000442:	681b      	ldr	r3, [r3, #0]
			RTOS_threadCreate((RTOS_thread_t*)svc_args[0],
 8000444:	461a      	mov	r2, r3
							(uint32_t)svc_args[3]);
 8000446:	687b      	ldr	r3, [r7, #4]
 8000448:	330c      	adds	r3, #12
			RTOS_threadCreate((RTOS_thread_t*)svc_args[0],
 800044a:	681b      	ldr	r3, [r3, #0]
 800044c:	f000 f8c6 	bl	80005dc <RTOS_threadCreate>
			break;
 8000450:	e001      	b.n	8000456 <RTOS_SVC_Handler_Main+0x4e>
  __ASM volatile ("cpsid i" : : : "memory");
 8000452:	b672      	cpsid	i
		/* Unsupported supervisor call */
		default:
			ASSERT(0)
 8000454:	e7fe      	b.n	8000454 <RTOS_SVC_Handler_Main+0x4c>
			break;
	}
}
 8000456:	bf00      	nop
 8000458:	3710      	adds	r7, #16
 800045a:	46bd      	mov	sp, r7
 800045c:	bd80      	pop	{r7, pc}

0800045e <RTOS_listInit>:
 * 	pList -> The RTOS list
 * Return:
 * 	None
 */
void RTOS_listInit(RTOS_list_t* pList)
{
 800045e:	b480      	push	{r7}
 8000460:	b083      	sub	sp, #12
 8000462:	af00      	add	r7, sp, #0
 8000464:	6078      	str	r0, [r7, #4]
	ASSERT(pList != NULL);
 8000466:	687b      	ldr	r3, [r7, #4]
 8000468:	2b00      	cmp	r3, #0
 800046a:	d101      	bne.n	8000470 <RTOS_listInit+0x12>
 800046c:	b672      	cpsid	i
 800046e:	e7fe      	b.n	800046e <RTOS_listInit+0x10>

	/* Set the the current index as end item */
	pList->pIndex = (RTOS_listItem_t*) &(pList->endItem);
 8000470:	687b      	ldr	r3, [r7, #4]
 8000472:	1d1a      	adds	r2, r3, #4
 8000474:	687b      	ldr	r3, [r7, #4]
 8000476:	601a      	str	r2, [r3, #0]

	/* Set the next and previous of the end item as itself */
	pList->endItem.pNext = (RTOS_listItem_t*) &(pList->endItem);
 8000478:	687b      	ldr	r3, [r7, #4]
 800047a:	1d1a      	adds	r2, r3, #4
 800047c:	687b      	ldr	r3, [r7, #4]
 800047e:	605a      	str	r2, [r3, #4]
	pList->endItem.pPrev = (RTOS_listItem_t*) &(pList->endItem);
 8000480:	687b      	ldr	r3, [r7, #4]
 8000482:	1d1a      	adds	r2, r3, #4
 8000484:	687b      	ldr	r3, [r7, #4]
 8000486:	609a      	str	r2, [r3, #8]

	/* Set the number of items in the list to zero */
	pList->numListItems = 0;
 8000488:	687b      	ldr	r3, [r7, #4]
 800048a:	2200      	movs	r2, #0
 800048c:	60da      	str	r2, [r3, #12]
}
 800048e:	bf00      	nop
 8000490:	370c      	adds	r7, #12
 8000492:	46bd      	mov	sp, r7
 8000494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000498:	4770      	bx	lr

0800049a <RTOS_listAppend>:
 * 	pListItem -> The RTOS list item to be inserted
 * Return:
 * 	None
 */
void RTOS_listAppend(RTOS_list_t* pList, RTOS_listItem_t* pListItem)
{
 800049a:	b480      	push	{r7}
 800049c:	b083      	sub	sp, #12
 800049e:	af00      	add	r7, sp, #0
 80004a0:	6078      	str	r0, [r7, #4]
 80004a2:	6039      	str	r1, [r7, #0]
	ASSERT(pList != NULL);
 80004a4:	687b      	ldr	r3, [r7, #4]
 80004a6:	2b00      	cmp	r3, #0
 80004a8:	d101      	bne.n	80004ae <RTOS_listAppend+0x14>
 80004aa:	b672      	cpsid	i
 80004ac:	e7fe      	b.n	80004ac <RTOS_listAppend+0x12>
	ASSERT(pListItem != NULL);
 80004ae:	683b      	ldr	r3, [r7, #0]
 80004b0:	2b00      	cmp	r3, #0
 80004b2:	d101      	bne.n	80004b8 <RTOS_listAppend+0x1e>
 80004b4:	b672      	cpsid	i
 80004b6:	e7fe      	b.n	80004b6 <RTOS_listAppend+0x1c>

	/* Make the next of the new item the next of the current index item of list */
	pListItem->pNext = pList->pIndex->pNext;
 80004b8:	687b      	ldr	r3, [r7, #4]
 80004ba:	681b      	ldr	r3, [r3, #0]
 80004bc:	681a      	ldr	r2, [r3, #0]
 80004be:	683b      	ldr	r3, [r7, #0]
 80004c0:	601a      	str	r2, [r3, #0]
	/* Make the previous of the new item the current index item of the list */
	pListItem->pPrev = pList->pIndex;
 80004c2:	687b      	ldr	r3, [r7, #4]
 80004c4:	681a      	ldr	r2, [r3, #0]
 80004c6:	683b      	ldr	r3, [r7, #0]
 80004c8:	605a      	str	r2, [r3, #4]
	/* Make the previous of the item that was the next the new item */
	pListItem->pNext->pPrev = pListItem;
 80004ca:	683b      	ldr	r3, [r7, #0]
 80004cc:	681b      	ldr	r3, [r3, #0]
 80004ce:	683a      	ldr	r2, [r7, #0]
 80004d0:	605a      	str	r2, [r3, #4]
	/* Make the next item of the current index item the new list item */
	pList->pIndex->pNext = pListItem;
 80004d2:	687b      	ldr	r3, [r7, #4]
 80004d4:	681b      	ldr	r3, [r3, #0]
 80004d6:	683a      	ldr	r2, [r7, #0]
 80004d8:	601a      	str	r2, [r3, #0]
	/* Update the current index to the new item */
	pList->pIndex = pListItem;
 80004da:	687b      	ldr	r3, [r7, #4]
 80004dc:	683a      	ldr	r2, [r7, #0]
 80004de:	601a      	str	r2, [r3, #0]
	/* Set the list of the new item as the list */
	pListItem->pList = pList;
 80004e0:	683b      	ldr	r3, [r7, #0]
 80004e2:	687a      	ldr	r2, [r7, #4]
 80004e4:	609a      	str	r2, [r3, #8]
	/* Increment the number of items in the list */
	pList->numListItems++;
 80004e6:	687b      	ldr	r3, [r7, #4]
 80004e8:	68db      	ldr	r3, [r3, #12]
 80004ea:	1c5a      	adds	r2, r3, #1
 80004ec:	687b      	ldr	r3, [r7, #4]
 80004ee:	60da      	str	r2, [r3, #12]
}
 80004f0:	bf00      	nop
 80004f2:	370c      	adds	r7, #12
 80004f4:	46bd      	mov	sp, r7
 80004f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004fa:	4770      	bx	lr

080004fc <RTOS_idleThreadFunc>:
 * 	None
 * Return:
 * 	None
 */
static void RTOS_idleThreadFunc(void)
{
 80004fc:	b480      	push	{r7}
 80004fe:	af00      	add	r7, sp, #0
	while(1);
 8000500:	e7fe      	b.n	8000500 <RTOS_idleThreadFunc+0x4>
	...

08000504 <RTOS_schedulerStart>:
 * 	None
 * Return:
 * 	None
 */
void RTOS_schedulerStart(void)
{
 8000504:	b580      	push	{r7, lr}
 8000506:	b084      	sub	sp, #16
 8000508:	af00      	add	r7, sp, #0
	/* Create the idle thread */
	RTOS_threadCreate(&RTOS_idleThread, &RTOS_idleThreadStack, RTOS_idleThreadFunc, MAX_PRIORITY_LEVEL - 1);
 800050a:	230f      	movs	r3, #15
 800050c:	4a15      	ldr	r2, [pc, #84]	; (8000564 <RTOS_schedulerStart+0x60>)
 800050e:	4916      	ldr	r1, [pc, #88]	; (8000568 <RTOS_schedulerStart+0x64>)
 8000510:	4816      	ldr	r0, [pc, #88]	; (800056c <RTOS_schedulerStart+0x68>)
 8000512:	f000 f863 	bl	80005dc <RTOS_threadCreate>

	/* Switch to the top priority ready thread */
	RTOS_threadSwitch();
 8000516:	f000 f8db 	bl	80006d0 <RTOS_threadSwitch>

	/* Get the new ready thread */
	RTOS_thread_t* pNewRunningThread = RTOS_threadGetRunning();
 800051a:	f000 f8cd 	bl	80006b8 <RTOS_threadGetRunning>
 800051e:	60f8      	str	r0, [r7, #12]

	/* Set the exception return value */
	RTOS_SVC_excReturn = MEM32WORD(pNewRunningThread->pStack);
 8000520:	68fb      	ldr	r3, [r7, #12]
 8000522:	681b      	ldr	r3, [r3, #0]
 8000524:	681b      	ldr	r3, [r3, #0]
 8000526:	4a12      	ldr	r2, [pc, #72]	; (8000570 <RTOS_schedulerStart+0x6c>)
 8000528:	6013      	str	r3, [r2, #0]

	/* Set the Process Stack Pointer */
	__set_PSP(pNewRunningThread->pStack + 10 * 4);
 800052a:	68fb      	ldr	r3, [r7, #12]
 800052c:	681b      	ldr	r3, [r3, #0]
 800052e:	3328      	adds	r3, #40	; 0x28
 8000530:	603b      	str	r3, [r7, #0]
  __ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp");
 8000532:	683b      	ldr	r3, [r7, #0]
 8000534:	f383 8809 	msr	PSP, r3

	/* Set the control register */
	__set_CONTROL(MEM32WORD(pNewRunningThread->pStack + (1 << 2)));
 8000538:	68fb      	ldr	r3, [r7, #12]
 800053a:	681b      	ldr	r3, [r3, #0]
 800053c:	3304      	adds	r3, #4
 800053e:	681b      	ldr	r3, [r3, #0]
 8000540:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 8000542:	687b      	ldr	r3, [r7, #4]
 8000544:	f383 8814 	msr	CONTROL, r3
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
 8000548:	f3bf 8f6f 	isb	sy
 800054c:	2300      	movs	r3, #0
 800054e:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 8000550:	68bb      	ldr	r3, [r7, #8]
 8000552:	f383 8811 	msr	BASEPRI, r3

	/* Enable all interrupts */
	__set_BASEPRI(0);

	/* Reset SysTick Count */
	RTOS_systickCount = 0;
 8000556:	4b07      	ldr	r3, [pc, #28]	; (8000574 <RTOS_schedulerStart+0x70>)
 8000558:	2200      	movs	r2, #0
 800055a:	601a      	str	r2, [r3, #0]
}
 800055c:	bf00      	nop
 800055e:	3710      	adds	r7, #16
 8000560:	46bd      	mov	sp, r7
 8000562:	bd80      	pop	{r7, pc}
 8000564:	080004fd 	.word	0x080004fd
 8000568:	20000050 	.word	0x20000050
 800056c:	20000034 	.word	0x20000034
 8000570:	20002158 	.word	0x20002158
 8000574:	20002154 	.word	0x20002154

08000578 <RTOS_SysTick_Handler>:
 * 	None
 * Return:
 * 	None
 */
void RTOS_SysTick_Handler(void)
{
 8000578:	b480      	push	{r7}
 800057a:	af00      	add	r7, sp, #0
	/* Invoke a pendSV exception */
    SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
 800057c:	4a07      	ldr	r2, [pc, #28]	; (800059c <RTOS_SysTick_Handler+0x24>)
 800057e:	4b07      	ldr	r3, [pc, #28]	; (800059c <RTOS_SysTick_Handler+0x24>)
 8000580:	685b      	ldr	r3, [r3, #4]
 8000582:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000586:	6053      	str	r3, [r2, #4]

    /* Increment SysTick Count */
    RTOS_systickCount++;
 8000588:	4b05      	ldr	r3, [pc, #20]	; (80005a0 <RTOS_SysTick_Handler+0x28>)
 800058a:	681b      	ldr	r3, [r3, #0]
 800058c:	3301      	adds	r3, #1
 800058e:	4a04      	ldr	r2, [pc, #16]	; (80005a0 <RTOS_SysTick_Handler+0x28>)
 8000590:	6013      	str	r3, [r2, #0]
}
 8000592:	bf00      	nop
 8000594:	46bd      	mov	sp, r7
 8000596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800059a:	4770      	bx	lr
 800059c:	e000ed00 	.word	0xe000ed00
 80005a0:	20002154 	.word	0x20002154

080005a4 <RTOS_SVC_threadCreate>:

 .section .text.RTOS_SVC_threadCreate
 .type RTOS_SVC_threadCreate, %function
 RTOS_SVC_threadCreate:
	SVC 1
 80005a4:	df01      	svc	1
	BX LR
 80005a6:	4770      	bx	lr

080005a8 <RTOS_threadReadyListsInit>:
 *  None
 * Return:
 * 	None
 */
void RTOS_threadReadyListsInit(void)
{
 80005a8:	b580      	push	{r7, lr}
 80005aa:	b082      	sub	sp, #8
 80005ac:	af00      	add	r7, sp, #0
	uint32_t i;
	for(i = 0; i < MAX_PRIORITY_LEVEL; i++)
 80005ae:	2300      	movs	r3, #0
 80005b0:	607b      	str	r3, [r7, #4]
 80005b2:	e009      	b.n	80005c8 <RTOS_threadReadyListsInit+0x20>
		RTOS_listInit(&RTOS_readyList[i]);
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	011b      	lsls	r3, r3, #4
 80005b8:	4a07      	ldr	r2, [pc, #28]	; (80005d8 <RTOS_threadReadyListsInit+0x30>)
 80005ba:	4413      	add	r3, r2
 80005bc:	4618      	mov	r0, r3
 80005be:	f7ff ff4e 	bl	800045e <RTOS_listInit>
	for(i = 0; i < MAX_PRIORITY_LEVEL; i++)
 80005c2:	687b      	ldr	r3, [r7, #4]
 80005c4:	3301      	adds	r3, #1
 80005c6:	607b      	str	r3, [r7, #4]
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	2b0f      	cmp	r3, #15
 80005cc:	d9f2      	bls.n	80005b4 <RTOS_threadReadyListsInit+0xc>
}
 80005ce:	bf00      	nop
 80005d0:	3708      	adds	r7, #8
 80005d2:	46bd      	mov	sp, r7
 80005d4:	bd80      	pop	{r7, pc}
 80005d6:	bf00      	nop
 80005d8:	20002054 	.word	0x20002054

080005dc <RTOS_threadCreate>:
 * 	priority -> The thread priority level
 * Return:
 * 	None
 */
void RTOS_threadCreate(RTOS_thread_t* pThread, RTOS_stack_t* pStack, void* pFunction, uint32_t priority)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	b084      	sub	sp, #16
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	60f8      	str	r0, [r7, #12]
 80005e4:	60b9      	str	r1, [r7, #8]
 80005e6:	607a      	str	r2, [r7, #4]
 80005e8:	603b      	str	r3, [r7, #0]
	ASSERT(pThread != NULL);
 80005ea:	68fb      	ldr	r3, [r7, #12]
 80005ec:	2b00      	cmp	r3, #0
 80005ee:	d101      	bne.n	80005f4 <RTOS_threadCreate+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 80005f0:	b672      	cpsid	i
 80005f2:	e7fe      	b.n	80005f2 <RTOS_threadCreate+0x16>
	ASSERT(pStack != NULL);
 80005f4:	68bb      	ldr	r3, [r7, #8]
 80005f6:	2b00      	cmp	r3, #0
 80005f8:	d101      	bne.n	80005fe <RTOS_threadCreate+0x22>
 80005fa:	b672      	cpsid	i
 80005fc:	e7fe      	b.n	80005fc <RTOS_threadCreate+0x20>
	ASSERT(pFunction != NULL);
 80005fe:	687b      	ldr	r3, [r7, #4]
 8000600:	2b00      	cmp	r3, #0
 8000602:	d101      	bne.n	8000608 <RTOS_threadCreate+0x2c>
 8000604:	b672      	cpsid	i
 8000606:	e7fe      	b.n	8000606 <RTOS_threadCreate+0x2a>
	ASSERT((priority < MAX_PRIORITY_LEVEL) && (priority >= 0));
 8000608:	683b      	ldr	r3, [r7, #0]
 800060a:	2b0f      	cmp	r3, #15
 800060c:	d901      	bls.n	8000612 <RTOS_threadCreate+0x36>
 800060e:	b672      	cpsid	i
 8000610:	e7fe      	b.n	8000610 <RTOS_threadCreate+0x34>
	 * PC
	 * xPSR
	 */

	/* Initialize the stack pointer */
	pThread->pStack = (uint32_t)pStack->stack + MAX_STACK_SIZE * 8 - 18 * 4;
 8000612:	68bb      	ldr	r3, [r7, #8]
 8000614:	f503 53fd 	add.w	r3, r3, #8096	; 0x1fa0
 8000618:	3318      	adds	r3, #24
 800061a:	68fa      	ldr	r2, [r7, #12]
 800061c:	6013      	str	r3, [r2, #0]

	/* Initialize EXC_RETURN (Return to thread mode using PSP) */
	MEM32WORD(pThread->pStack) = 0xFFFFFFFDUL;
 800061e:	68fb      	ldr	r3, [r7, #12]
 8000620:	681b      	ldr	r3, [r3, #0]
 8000622:	461a      	mov	r2, r3
 8000624:	f06f 0302 	mvn.w	r3, #2
 8000628:	6013      	str	r3, [r2, #0]

	/* Initialize the CONTROL Register (No FPU, PSP, Unprivileged mode)*/
	MEM32WORD(pThread->pStack + (1 << 2)) = 0x3;
 800062a:	68fb      	ldr	r3, [r7, #12]
 800062c:	681b      	ldr	r3, [r3, #0]
 800062e:	3304      	adds	r3, #4
 8000630:	461a      	mov	r2, r3
 8000632:	2303      	movs	r3, #3
 8000634:	6013      	str	r3, [r2, #0]

	/* Initialize the program counter */
	MEM32WORD(pThread->pStack + (16 << 2)) = (uint32_t)pFunction;
 8000636:	68fb      	ldr	r3, [r7, #12]
 8000638:	681b      	ldr	r3, [r3, #0]
 800063a:	3340      	adds	r3, #64	; 0x40
 800063c:	461a      	mov	r2, r3
 800063e:	687b      	ldr	r3, [r7, #4]
 8000640:	6013      	str	r3, [r2, #0]

	/* Initialize the xPSR register to only Thumb mode*/
	MEM32WORD(pThread->pStack + (17 << 2)) = 0x01000000;
 8000642:	68fb      	ldr	r3, [r7, #12]
 8000644:	681b      	ldr	r3, [r3, #0]
 8000646:	3344      	adds	r3, #68	; 0x44
 8000648:	461a      	mov	r2, r3
 800064a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800064e:	6013      	str	r3, [r2, #0]

	/* Set the priority level */
	pThread->priority = priority;
 8000650:	68fb      	ldr	r3, [r7, #12]
 8000652:	683a      	ldr	r2, [r7, #0]
 8000654:	605a      	str	r2, [r3, #4]

	/* Set the thread's list item thread pointer */
	pThread->listItem.pThread = pThread;
 8000656:	68fb      	ldr	r3, [r7, #12]
 8000658:	68fa      	ldr	r2, [r7, #12]
 800065a:	615a      	str	r2, [r3, #20]

	/* Add the thread to the ready list */
	RTOS_listAppend(&RTOS_readyList[priority], &pThread->listItem);
 800065c:	683b      	ldr	r3, [r7, #0]
 800065e:	011b      	lsls	r3, r3, #4
 8000660:	4a11      	ldr	r2, [pc, #68]	; (80006a8 <RTOS_threadCreate+0xcc>)
 8000662:	441a      	add	r2, r3
 8000664:	68fb      	ldr	r3, [r7, #12]
 8000666:	3308      	adds	r3, #8
 8000668:	4619      	mov	r1, r3
 800066a:	4610      	mov	r0, r2
 800066c:	f7ff ff15 	bl	800049a <RTOS_listAppend>

	/* Check if the new thread has a new highest priority */
	if(priority < currentTopPriority)
 8000670:	4b0e      	ldr	r3, [pc, #56]	; (80006ac <RTOS_threadCreate+0xd0>)
 8000672:	681b      	ldr	r3, [r3, #0]
 8000674:	683a      	ldr	r2, [r7, #0]
 8000676:	429a      	cmp	r2, r3
 8000678:	d202      	bcs.n	8000680 <RTOS_threadCreate+0xa4>
	{
		currentTopPriority = priority;
 800067a:	4a0c      	ldr	r2, [pc, #48]	; (80006ac <RTOS_threadCreate+0xd0>)
 800067c:	683b      	ldr	r3, [r7, #0]
 800067e:	6013      	str	r3, [r2, #0]
	{

	}

	/* Check if the scheduler has started and the currently running thread has a lower priority */
	if((pCurrentlyRunningThread != NULL) && (priority < pCurrentlyRunningThread->priority))
 8000680:	4b0b      	ldr	r3, [pc, #44]	; (80006b0 <RTOS_threadCreate+0xd4>)
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	2b00      	cmp	r3, #0
 8000686:	d00b      	beq.n	80006a0 <RTOS_threadCreate+0xc4>
 8000688:	4b09      	ldr	r3, [pc, #36]	; (80006b0 <RTOS_threadCreate+0xd4>)
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	685a      	ldr	r2, [r3, #4]
 800068e:	683b      	ldr	r3, [r7, #0]
 8000690:	429a      	cmp	r2, r3
 8000692:	d905      	bls.n	80006a0 <RTOS_threadCreate+0xc4>
	{
		/* Invoke a pendSV exception */
	    SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
 8000694:	4a07      	ldr	r2, [pc, #28]	; (80006b4 <RTOS_threadCreate+0xd8>)
 8000696:	4b07      	ldr	r3, [pc, #28]	; (80006b4 <RTOS_threadCreate+0xd8>)
 8000698:	685b      	ldr	r3, [r3, #4]
 800069a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800069e:	6053      	str	r3, [r2, #4]
	else
	{

	}

}
 80006a0:	bf00      	nop
 80006a2:	3710      	adds	r7, #16
 80006a4:	46bd      	mov	sp, r7
 80006a6:	bd80      	pop	{r7, pc}
 80006a8:	20002054 	.word	0x20002054
 80006ac:	20000000 	.word	0x20000000
 80006b0:	20002050 	.word	0x20002050
 80006b4:	e000ed00 	.word	0xe000ed00

080006b8 <RTOS_threadGetRunning>:
 *  None
 * Return:
 * 	Pointer to the running thread
 */
RTOS_thread_t* RTOS_threadGetRunning(void)
{
 80006b8:	b480      	push	{r7}
 80006ba:	af00      	add	r7, sp, #0
	return pCurrentlyRunningThread;
 80006bc:	4b03      	ldr	r3, [pc, #12]	; (80006cc <RTOS_threadGetRunning+0x14>)
 80006be:	681b      	ldr	r3, [r3, #0]
}
 80006c0:	4618      	mov	r0, r3
 80006c2:	46bd      	mov	sp, r7
 80006c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c8:	4770      	bx	lr
 80006ca:	bf00      	nop
 80006cc:	20002050 	.word	0x20002050

080006d0 <RTOS_threadSwitch>:
 *  None
 * Return:
 * 	None
 */
void RTOS_threadSwitch(void)
{
 80006d0:	b480      	push	{r7}
 80006d2:	af00      	add	r7, sp, #0
	/* Check if the current top priority list became empty */
	while(RTOS_readyList[currentTopPriority].numListItems == 0)
 80006d4:	e004      	b.n	80006e0 <RTOS_threadSwitch+0x10>
	{
		currentTopPriority++;
 80006d6:	4b22      	ldr	r3, [pc, #136]	; (8000760 <RTOS_threadSwitch+0x90>)
 80006d8:	681b      	ldr	r3, [r3, #0]
 80006da:	3301      	adds	r3, #1
 80006dc:	4a20      	ldr	r2, [pc, #128]	; (8000760 <RTOS_threadSwitch+0x90>)
 80006de:	6013      	str	r3, [r2, #0]
	while(RTOS_readyList[currentTopPriority].numListItems == 0)
 80006e0:	4b1f      	ldr	r3, [pc, #124]	; (8000760 <RTOS_threadSwitch+0x90>)
 80006e2:	681b      	ldr	r3, [r3, #0]
 80006e4:	4a1f      	ldr	r2, [pc, #124]	; (8000764 <RTOS_threadSwitch+0x94>)
 80006e6:	011b      	lsls	r3, r3, #4
 80006e8:	4413      	add	r3, r2
 80006ea:	330c      	adds	r3, #12
 80006ec:	681b      	ldr	r3, [r3, #0]
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d0f1      	beq.n	80006d6 <RTOS_threadSwitch+0x6>
	}

	/* Get the next thread in the list */
	RTOS_readyList[currentTopPriority].pIndex = RTOS_readyList[currentTopPriority].pIndex->pNext;
 80006f2:	4b1b      	ldr	r3, [pc, #108]	; (8000760 <RTOS_threadSwitch+0x90>)
 80006f4:	681b      	ldr	r3, [r3, #0]
 80006f6:	4a1a      	ldr	r2, [pc, #104]	; (8000760 <RTOS_threadSwitch+0x90>)
 80006f8:	6812      	ldr	r2, [r2, #0]
 80006fa:	491a      	ldr	r1, [pc, #104]	; (8000764 <RTOS_threadSwitch+0x94>)
 80006fc:	0112      	lsls	r2, r2, #4
 80006fe:	440a      	add	r2, r1
 8000700:	6812      	ldr	r2, [r2, #0]
 8000702:	6812      	ldr	r2, [r2, #0]
 8000704:	4917      	ldr	r1, [pc, #92]	; (8000764 <RTOS_threadSwitch+0x94>)
 8000706:	011b      	lsls	r3, r3, #4
 8000708:	440b      	add	r3, r1
 800070a:	601a      	str	r2, [r3, #0]

	/* Check if the current index is the end item */
	if(RTOS_readyList[currentTopPriority].pIndex == (RTOS_listItem_t*) &RTOS_readyList[currentTopPriority].endItem)
 800070c:	4b14      	ldr	r3, [pc, #80]	; (8000760 <RTOS_threadSwitch+0x90>)
 800070e:	681b      	ldr	r3, [r3, #0]
 8000710:	4a14      	ldr	r2, [pc, #80]	; (8000764 <RTOS_threadSwitch+0x94>)
 8000712:	011b      	lsls	r3, r3, #4
 8000714:	4413      	add	r3, r2
 8000716:	681a      	ldr	r2, [r3, #0]
 8000718:	4b11      	ldr	r3, [pc, #68]	; (8000760 <RTOS_threadSwitch+0x90>)
 800071a:	681b      	ldr	r3, [r3, #0]
 800071c:	011b      	lsls	r3, r3, #4
 800071e:	4911      	ldr	r1, [pc, #68]	; (8000764 <RTOS_threadSwitch+0x94>)
 8000720:	440b      	add	r3, r1
 8000722:	3304      	adds	r3, #4
 8000724:	429a      	cmp	r2, r3
 8000726:	d10c      	bne.n	8000742 <RTOS_threadSwitch+0x72>
	{
		/* Increment the index */
		RTOS_readyList[currentTopPriority].pIndex = RTOS_readyList[currentTopPriority].pIndex->pNext;
 8000728:	4b0d      	ldr	r3, [pc, #52]	; (8000760 <RTOS_threadSwitch+0x90>)
 800072a:	681b      	ldr	r3, [r3, #0]
 800072c:	4a0c      	ldr	r2, [pc, #48]	; (8000760 <RTOS_threadSwitch+0x90>)
 800072e:	6812      	ldr	r2, [r2, #0]
 8000730:	490c      	ldr	r1, [pc, #48]	; (8000764 <RTOS_threadSwitch+0x94>)
 8000732:	0112      	lsls	r2, r2, #4
 8000734:	440a      	add	r2, r1
 8000736:	6812      	ldr	r2, [r2, #0]
 8000738:	6812      	ldr	r2, [r2, #0]
 800073a:	490a      	ldr	r1, [pc, #40]	; (8000764 <RTOS_threadSwitch+0x94>)
 800073c:	011b      	lsls	r3, r3, #4
 800073e:	440b      	add	r3, r1
 8000740:	601a      	str	r2, [r3, #0]
	}

	pCurrentlyRunningThread = RTOS_readyList[currentTopPriority].pIndex->pThread;
 8000742:	4b07      	ldr	r3, [pc, #28]	; (8000760 <RTOS_threadSwitch+0x90>)
 8000744:	681b      	ldr	r3, [r3, #0]
 8000746:	4a07      	ldr	r2, [pc, #28]	; (8000764 <RTOS_threadSwitch+0x94>)
 8000748:	011b      	lsls	r3, r3, #4
 800074a:	4413      	add	r3, r2
 800074c:	681b      	ldr	r3, [r3, #0]
 800074e:	68db      	ldr	r3, [r3, #12]
 8000750:	4a05      	ldr	r2, [pc, #20]	; (8000768 <RTOS_threadSwitch+0x98>)
 8000752:	6013      	str	r3, [r2, #0]

}
 8000754:	bf00      	nop
 8000756:	46bd      	mov	sp, r7
 8000758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800075c:	4770      	bx	lr
 800075e:	bf00      	nop
 8000760:	20000000 	.word	0x20000000
 8000764:	20002054 	.word	0x20002054
 8000768:	20002050 	.word	0x20002050

0800076c <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 800076c:	b480      	push	{r7}
 800076e:	b087      	sub	sp, #28
 8000770:	af00      	add	r7, sp, #0
 8000772:	6078      	str	r0, [r7, #4]
 8000774:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 8000776:	2300      	movs	r3, #0
 8000778:	617b      	str	r3, [r7, #20]
 800077a:	2300      	movs	r3, #0
 800077c:	613b      	str	r3, [r7, #16]
 800077e:	2300      	movs	r3, #0
 8000780:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000782:	2300      	movs	r3, #0
 8000784:	617b      	str	r3, [r7, #20]
 8000786:	e076      	b.n	8000876 <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8000788:	2201      	movs	r2, #1
 800078a:	697b      	ldr	r3, [r7, #20]
 800078c:	fa02 f303 	lsl.w	r3, r2, r3
 8000790:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000792:	683b      	ldr	r3, [r7, #0]
 8000794:	681a      	ldr	r2, [r3, #0]
 8000796:	693b      	ldr	r3, [r7, #16]
 8000798:	4013      	ands	r3, r2
 800079a:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 800079c:	68fa      	ldr	r2, [r7, #12]
 800079e:	693b      	ldr	r3, [r7, #16]
 80007a0:	429a      	cmp	r2, r3
 80007a2:	d165      	bne.n	8000870 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	681a      	ldr	r2, [r3, #0]
 80007a8:	697b      	ldr	r3, [r7, #20]
 80007aa:	005b      	lsls	r3, r3, #1
 80007ac:	2103      	movs	r1, #3
 80007ae:	fa01 f303 	lsl.w	r3, r1, r3
 80007b2:	43db      	mvns	r3, r3
 80007b4:	401a      	ands	r2, r3
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	681a      	ldr	r2, [r3, #0]
 80007be:	683b      	ldr	r3, [r7, #0]
 80007c0:	791b      	ldrb	r3, [r3, #4]
 80007c2:	4619      	mov	r1, r3
 80007c4:	697b      	ldr	r3, [r7, #20]
 80007c6:	005b      	lsls	r3, r3, #1
 80007c8:	fa01 f303 	lsl.w	r3, r1, r3
 80007cc:	431a      	orrs	r2, r3
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 80007d2:	683b      	ldr	r3, [r7, #0]
 80007d4:	791b      	ldrb	r3, [r3, #4]
 80007d6:	2b01      	cmp	r3, #1
 80007d8:	d003      	beq.n	80007e2 <GPIO_Init+0x76>
 80007da:	683b      	ldr	r3, [r7, #0]
 80007dc:	791b      	ldrb	r3, [r3, #4]
 80007de:	2b02      	cmp	r3, #2
 80007e0:	d12e      	bne.n	8000840 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	689a      	ldr	r2, [r3, #8]
 80007e6:	697b      	ldr	r3, [r7, #20]
 80007e8:	005b      	lsls	r3, r3, #1
 80007ea:	2103      	movs	r1, #3
 80007ec:	fa01 f303 	lsl.w	r3, r1, r3
 80007f0:	43db      	mvns	r3, r3
 80007f2:	401a      	ands	r2, r3
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	689a      	ldr	r2, [r3, #8]
 80007fc:	683b      	ldr	r3, [r7, #0]
 80007fe:	795b      	ldrb	r3, [r3, #5]
 8000800:	4619      	mov	r1, r3
 8000802:	697b      	ldr	r3, [r7, #20]
 8000804:	005b      	lsls	r3, r3, #1
 8000806:	fa01 f303 	lsl.w	r3, r1, r3
 800080a:	431a      	orrs	r2, r3
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	685a      	ldr	r2, [r3, #4]
 8000814:	697b      	ldr	r3, [r7, #20]
 8000816:	b29b      	uxth	r3, r3
 8000818:	4619      	mov	r1, r3
 800081a:	2301      	movs	r3, #1
 800081c:	408b      	lsls	r3, r1
 800081e:	43db      	mvns	r3, r3
 8000820:	401a      	ands	r2, r3
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	685b      	ldr	r3, [r3, #4]
 800082a:	683a      	ldr	r2, [r7, #0]
 800082c:	7992      	ldrb	r2, [r2, #6]
 800082e:	4611      	mov	r1, r2
 8000830:	697a      	ldr	r2, [r7, #20]
 8000832:	b292      	uxth	r2, r2
 8000834:	fa01 f202 	lsl.w	r2, r1, r2
 8000838:	b292      	uxth	r2, r2
 800083a:	431a      	orrs	r2, r3
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	68da      	ldr	r2, [r3, #12]
 8000844:	697b      	ldr	r3, [r7, #20]
 8000846:	b29b      	uxth	r3, r3
 8000848:	005b      	lsls	r3, r3, #1
 800084a:	2103      	movs	r1, #3
 800084c:	fa01 f303 	lsl.w	r3, r1, r3
 8000850:	43db      	mvns	r3, r3
 8000852:	401a      	ands	r2, r3
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	68da      	ldr	r2, [r3, #12]
 800085c:	683b      	ldr	r3, [r7, #0]
 800085e:	79db      	ldrb	r3, [r3, #7]
 8000860:	4619      	mov	r1, r3
 8000862:	697b      	ldr	r3, [r7, #20]
 8000864:	005b      	lsls	r3, r3, #1
 8000866:	fa01 f303 	lsl.w	r3, r1, r3
 800086a:	431a      	orrs	r2, r3
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000870:	697b      	ldr	r3, [r7, #20]
 8000872:	3301      	adds	r3, #1
 8000874:	617b      	str	r3, [r7, #20]
 8000876:	697b      	ldr	r3, [r7, #20]
 8000878:	2b0f      	cmp	r3, #15
 800087a:	d985      	bls.n	8000788 <GPIO_Init+0x1c>
    }
  }
}
 800087c:	bf00      	nop
 800087e:	371c      	adds	r7, #28
 8000880:	46bd      	mov	sp, r7
 8000882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000886:	4770      	bx	lr

08000888 <GPIO_ToggleBits>:
  *                      x can be (A, B, C, D and H) to select the GPIO peripheral for STM32F401xx devices. 
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void GPIO_ToggleBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000888:	b480      	push	{r7}
 800088a:	b083      	sub	sp, #12
 800088c:	af00      	add	r7, sp, #0
 800088e:	6078      	str	r0, [r7, #4]
 8000890:	460b      	mov	r3, r1
 8000892:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  GPIOx->ODR ^= GPIO_Pin;
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	695a      	ldr	r2, [r3, #20]
 8000898:	887b      	ldrh	r3, [r7, #2]
 800089a:	405a      	eors	r2, r3
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	615a      	str	r2, [r3, #20]
}
 80008a0:	bf00      	nop
 80008a2:	370c      	adds	r7, #12
 80008a4:	46bd      	mov	sp, r7
 80008a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008aa:	4770      	bx	lr

080008ac <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 80008ac:	b480      	push	{r7}
 80008ae:	b083      	sub	sp, #12
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	6078      	str	r0, [r7, #4]
 80008b4:	460b      	mov	r3, r1
 80008b6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80008b8:	78fb      	ldrb	r3, [r7, #3]
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	d006      	beq.n	80008cc <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 80008be:	490a      	ldr	r1, [pc, #40]	; (80008e8 <RCC_AHB1PeriphClockCmd+0x3c>)
 80008c0:	4b09      	ldr	r3, [pc, #36]	; (80008e8 <RCC_AHB1PeriphClockCmd+0x3c>)
 80008c2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	4313      	orrs	r3, r2
 80008c8:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 80008ca:	e006      	b.n	80008da <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 80008cc:	4906      	ldr	r1, [pc, #24]	; (80008e8 <RCC_AHB1PeriphClockCmd+0x3c>)
 80008ce:	4b06      	ldr	r3, [pc, #24]	; (80008e8 <RCC_AHB1PeriphClockCmd+0x3c>)
 80008d0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	43db      	mvns	r3, r3
 80008d6:	4013      	ands	r3, r2
 80008d8:	630b      	str	r3, [r1, #48]	; 0x30
}
 80008da:	bf00      	nop
 80008dc:	370c      	adds	r7, #12
 80008de:	46bd      	mov	sp, r7
 80008e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e4:	4770      	bx	lr
 80008e6:	bf00      	nop
 80008e8:	40023800 	.word	0x40023800

080008ec <func_1>:
#include <stdint.h>
#include "stm32f4xx.h"
#include "rtos.h"

void func_1(void)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b082      	sub	sp, #8
 80008f0:	af00      	add	r7, sp, #0
	int i;
	while(1)
	{
		GPIO_ToggleBits(GPIOG, (1 << 13));
 80008f2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80008f6:	4807      	ldr	r0, [pc, #28]	; (8000914 <func_1+0x28>)
 80008f8:	f7ff ffc6 	bl	8000888 <GPIO_ToggleBits>
		for(i = 0; i < 2000000; i++);
 80008fc:	2300      	movs	r3, #0
 80008fe:	607b      	str	r3, [r7, #4]
 8000900:	e002      	b.n	8000908 <func_1+0x1c>
 8000902:	687b      	ldr	r3, [r7, #4]
 8000904:	3301      	adds	r3, #1
 8000906:	607b      	str	r3, [r7, #4]
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	4a03      	ldr	r2, [pc, #12]	; (8000918 <func_1+0x2c>)
 800090c:	4293      	cmp	r3, r2
 800090e:	ddf8      	ble.n	8000902 <func_1+0x16>
		GPIO_ToggleBits(GPIOG, (1 << 13));
 8000910:	e7ef      	b.n	80008f2 <func_1+0x6>
 8000912:	bf00      	nop
 8000914:	40021800 	.word	0x40021800
 8000918:	001e847f 	.word	0x001e847f

0800091c <func_2>:
	}
}

void func_2(void)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	b082      	sub	sp, #8
 8000920:	af00      	add	r7, sp, #0
	int i;
	while(1)
	{
		GPIO_ToggleBits(GPIOG, (1 << 14));
 8000922:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000926:	4807      	ldr	r0, [pc, #28]	; (8000944 <func_2+0x28>)
 8000928:	f7ff ffae 	bl	8000888 <GPIO_ToggleBits>
		for(i = 0; i < 1000000; i++);
 800092c:	2300      	movs	r3, #0
 800092e:	607b      	str	r3, [r7, #4]
 8000930:	e002      	b.n	8000938 <func_2+0x1c>
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	3301      	adds	r3, #1
 8000936:	607b      	str	r3, [r7, #4]
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	4a03      	ldr	r2, [pc, #12]	; (8000948 <func_2+0x2c>)
 800093c:	4293      	cmp	r3, r2
 800093e:	ddf8      	ble.n	8000932 <func_2+0x16>
		GPIO_ToggleBits(GPIOG, (1 << 14));
 8000940:	e7ef      	b.n	8000922 <func_2+0x6>
 8000942:	bf00      	nop
 8000944:	40021800 	.word	0x40021800
 8000948:	000f423f 	.word	0x000f423f

0800094c <main>:

RTOS_thread_t thread[2];
RTOS_stack_t stack[2];

int main(void)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	b082      	sub	sp, #8
 8000950:	af00      	add	r7, sp, #0
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOG, ENABLE);
 8000952:	2101      	movs	r1, #1
 8000954:	2040      	movs	r0, #64	; 0x40
 8000956:	f7ff ffa9 	bl	80008ac <RCC_AHB1PeriphClockCmd>
	GPIO_Init(GPIOG, &(GPIO_InitTypeDef){
 800095a:	4a0e      	ldr	r2, [pc, #56]	; (8000994 <main+0x48>)
 800095c:	463b      	mov	r3, r7
 800095e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000962:	e883 0003 	stmia.w	r3, {r0, r1}
 8000966:	463b      	mov	r3, r7
 8000968:	4619      	mov	r1, r3
 800096a:	480b      	ldr	r0, [pc, #44]	; (8000998 <main+0x4c>)
 800096c:	f7ff fefe 	bl	800076c <GPIO_Init>
			GPIO_OType_PP,
			GPIO_PuPd_NOPULL
	  });


	RTOS_init();
 8000970:	f7ff fd00 	bl	8000374 <RTOS_init>

	RTOS_SVC_threadCreate(&thread[0], &stack[0], func_1, 1);
 8000974:	2301      	movs	r3, #1
 8000976:	4a09      	ldr	r2, [pc, #36]	; (800099c <main+0x50>)
 8000978:	4909      	ldr	r1, [pc, #36]	; (80009a0 <main+0x54>)
 800097a:	480a      	ldr	r0, [pc, #40]	; (80009a4 <main+0x58>)
 800097c:	f7ff fe12 	bl	80005a4 <RTOS_SVC_threadCreate>
	RTOS_SVC_threadCreate(&thread[1], &stack[1], func_2, 1);
 8000980:	2301      	movs	r3, #1
 8000982:	4a09      	ldr	r2, [pc, #36]	; (80009a8 <main+0x5c>)
 8000984:	4909      	ldr	r1, [pc, #36]	; (80009ac <main+0x60>)
 8000986:	480a      	ldr	r0, [pc, #40]	; (80009b0 <main+0x64>)
 8000988:	f7ff fe0c 	bl	80005a4 <RTOS_SVC_threadCreate>

	RTOS_SVC_schedulerStart();
 800098c:	f7ff fc66 	bl	800025c <RTOS_SVC_schedulerStart>

	while(1);
 8000990:	e7fe      	b.n	8000990 <main+0x44>
 8000992:	bf00      	nop
 8000994:	08000cf8 	.word	0x08000cf8
 8000998:	40021800 	.word	0x40021800
 800099c:	080008ed 	.word	0x080008ed
 80009a0:	20002190 	.word	0x20002190
 80009a4:	20002160 	.word	0x20002160
 80009a8:	0800091d 	.word	0x0800091d
 80009ac:	20004190 	.word	0x20004190
 80009b0:	20002178 	.word	0x20002178

080009b4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80009b4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80009ec <LoopFillZerobss+0x14>
  
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80009b8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80009ba:	e003      	b.n	80009c4 <LoopCopyDataInit>

080009bc <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80009bc:	4b0c      	ldr	r3, [pc, #48]	; (80009f0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80009be:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80009c0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80009c2:	3104      	adds	r1, #4

080009c4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80009c4:	480b      	ldr	r0, [pc, #44]	; (80009f4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80009c6:	4b0c      	ldr	r3, [pc, #48]	; (80009f8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80009c8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80009ca:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80009cc:	d3f6      	bcc.n	80009bc <CopyDataInit>
  ldr  r2, =_sbss
 80009ce:	4a0b      	ldr	r2, [pc, #44]	; (80009fc <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80009d0:	e002      	b.n	80009d8 <LoopFillZerobss>

080009d2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80009d2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80009d4:	f842 3b04 	str.w	r3, [r2], #4

080009d8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80009d8:	4b09      	ldr	r3, [pc, #36]	; (8000a00 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80009da:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80009dc:	d3f9      	bcc.n	80009d2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80009de:	f000 f82d 	bl	8000a3c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80009e2:	f000 f959 	bl	8000c98 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80009e6:	f7ff ffb1 	bl	800094c <main>
  bx  lr    
 80009ea:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80009ec:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 80009f0:	08000d08 	.word	0x08000d08
  ldr  r0, =_sdata
 80009f4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80009f8:	20000018 	.word	0x20000018
  ldr  r2, =_sbss
 80009fc:	20000018 	.word	0x20000018
  ldr  r3, = _ebss
 8000a00:	20006190 	.word	0x20006190

08000a04 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000a04:	e7fe      	b.n	8000a04 <ADC_IRQHandler>

08000a06 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8000a06:	b480      	push	{r7}
 8000a08:	af00      	add	r7, sp, #0
}
 8000a0a:	bf00      	nop
 8000a0c:	46bd      	mov	sp, r7
 8000a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a12:	4770      	bx	lr

08000a14 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8000a14:	b480      	push	{r7}
 8000a16:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8000a18:	e7fe      	b.n	8000a18 <HardFault_Handler+0x4>

08000a1a <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8000a1a:	b480      	push	{r7}
 8000a1c:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8000a1e:	e7fe      	b.n	8000a1e <MemManage_Handler+0x4>

08000a20 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8000a20:	b480      	push	{r7}
 8000a22:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8000a24:	e7fe      	b.n	8000a24 <BusFault_Handler+0x4>

08000a26 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8000a26:	b480      	push	{r7}
 8000a28:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8000a2a:	e7fe      	b.n	8000a2a <UsageFault_Handler+0x4>

08000a2c <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8000a2c:	b480      	push	{r7}
 8000a2e:	af00      	add	r7, sp, #0
}
 8000a30:	bf00      	nop
 8000a32:	46bd      	mov	sp, r7
 8000a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a38:	4770      	bx	lr
	...

08000a3c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000a40:	4a16      	ldr	r2, [pc, #88]	; (8000a9c <SystemInit+0x60>)
 8000a42:	4b16      	ldr	r3, [pc, #88]	; (8000a9c <SystemInit+0x60>)
 8000a44:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000a48:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000a4c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000a50:	4a13      	ldr	r2, [pc, #76]	; (8000aa0 <SystemInit+0x64>)
 8000a52:	4b13      	ldr	r3, [pc, #76]	; (8000aa0 <SystemInit+0x64>)
 8000a54:	681b      	ldr	r3, [r3, #0]
 8000a56:	f043 0301 	orr.w	r3, r3, #1
 8000a5a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000a5c:	4b10      	ldr	r3, [pc, #64]	; (8000aa0 <SystemInit+0x64>)
 8000a5e:	2200      	movs	r2, #0
 8000a60:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000a62:	4a0f      	ldr	r2, [pc, #60]	; (8000aa0 <SystemInit+0x64>)
 8000a64:	4b0e      	ldr	r3, [pc, #56]	; (8000aa0 <SystemInit+0x64>)
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000a6c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000a70:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8000a72:	4b0b      	ldr	r3, [pc, #44]	; (8000aa0 <SystemInit+0x64>)
 8000a74:	4a0b      	ldr	r2, [pc, #44]	; (8000aa4 <SystemInit+0x68>)
 8000a76:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000a78:	4a09      	ldr	r2, [pc, #36]	; (8000aa0 <SystemInit+0x64>)
 8000a7a:	4b09      	ldr	r3, [pc, #36]	; (8000aa0 <SystemInit+0x64>)
 8000a7c:	681b      	ldr	r3, [r3, #0]
 8000a7e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000a82:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000a84:	4b06      	ldr	r3, [pc, #24]	; (8000aa0 <SystemInit+0x64>)
 8000a86:	2200      	movs	r2, #0
 8000a88:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8000a8a:	f000 f889 	bl	8000ba0 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000a8e:	4b03      	ldr	r3, [pc, #12]	; (8000a9c <SystemInit+0x60>)
 8000a90:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000a94:	609a      	str	r2, [r3, #8]
#endif
}
 8000a96:	bf00      	nop
 8000a98:	bd80      	pop	{r7, pc}
 8000a9a:	bf00      	nop
 8000a9c:	e000ed00 	.word	0xe000ed00
 8000aa0:	40023800 	.word	0x40023800
 8000aa4:	24003010 	.word	0x24003010

08000aa8 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8000aa8:	b480      	push	{r7}
 8000aaa:	b087      	sub	sp, #28
 8000aac:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8000aae:	2300      	movs	r3, #0
 8000ab0:	613b      	str	r3, [r7, #16]
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	617b      	str	r3, [r7, #20]
 8000ab6:	2302      	movs	r3, #2
 8000ab8:	60fb      	str	r3, [r7, #12]
 8000aba:	2300      	movs	r3, #0
 8000abc:	60bb      	str	r3, [r7, #8]
 8000abe:	2302      	movs	r3, #2
 8000ac0:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000ac2:	4b32      	ldr	r3, [pc, #200]	; (8000b8c <SystemCoreClockUpdate+0xe4>)
 8000ac4:	689b      	ldr	r3, [r3, #8]
 8000ac6:	f003 030c 	and.w	r3, r3, #12
 8000aca:	613b      	str	r3, [r7, #16]

  switch (tmp)
 8000acc:	693b      	ldr	r3, [r7, #16]
 8000ace:	2b04      	cmp	r3, #4
 8000ad0:	d007      	beq.n	8000ae2 <SystemCoreClockUpdate+0x3a>
 8000ad2:	2b08      	cmp	r3, #8
 8000ad4:	d009      	beq.n	8000aea <SystemCoreClockUpdate+0x42>
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d13d      	bne.n	8000b56 <SystemCoreClockUpdate+0xae>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 8000ada:	4b2d      	ldr	r3, [pc, #180]	; (8000b90 <SystemCoreClockUpdate+0xe8>)
 8000adc:	4a2d      	ldr	r2, [pc, #180]	; (8000b94 <SystemCoreClockUpdate+0xec>)
 8000ade:	601a      	str	r2, [r3, #0]
      break;
 8000ae0:	e03d      	b.n	8000b5e <SystemCoreClockUpdate+0xb6>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8000ae2:	4b2b      	ldr	r3, [pc, #172]	; (8000b90 <SystemCoreClockUpdate+0xe8>)
 8000ae4:	4a2c      	ldr	r2, [pc, #176]	; (8000b98 <SystemCoreClockUpdate+0xf0>)
 8000ae6:	601a      	str	r2, [r3, #0]
      break;
 8000ae8:	e039      	b.n	8000b5e <SystemCoreClockUpdate+0xb6>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8000aea:	4b28      	ldr	r3, [pc, #160]	; (8000b8c <SystemCoreClockUpdate+0xe4>)
 8000aec:	685b      	ldr	r3, [r3, #4]
 8000aee:	0d9b      	lsrs	r3, r3, #22
 8000af0:	f003 0301 	and.w	r3, r3, #1
 8000af4:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000af6:	4b25      	ldr	r3, [pc, #148]	; (8000b8c <SystemCoreClockUpdate+0xe4>)
 8000af8:	685b      	ldr	r3, [r3, #4]
 8000afa:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000afe:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 8000b00:	68bb      	ldr	r3, [r7, #8]
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	d00c      	beq.n	8000b20 <SystemCoreClockUpdate+0x78>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000b06:	4a24      	ldr	r2, [pc, #144]	; (8000b98 <SystemCoreClockUpdate+0xf0>)
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b0e:	4a1f      	ldr	r2, [pc, #124]	; (8000b8c <SystemCoreClockUpdate+0xe4>)
 8000b10:	6852      	ldr	r2, [r2, #4]
 8000b12:	0992      	lsrs	r2, r2, #6
 8000b14:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000b18:	fb02 f303 	mul.w	r3, r2, r3
 8000b1c:	617b      	str	r3, [r7, #20]
 8000b1e:	e00b      	b.n	8000b38 <SystemCoreClockUpdate+0x90>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8000b20:	4a1c      	ldr	r2, [pc, #112]	; (8000b94 <SystemCoreClockUpdate+0xec>)
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b28:	4a18      	ldr	r2, [pc, #96]	; (8000b8c <SystemCoreClockUpdate+0xe4>)
 8000b2a:	6852      	ldr	r2, [r2, #4]
 8000b2c:	0992      	lsrs	r2, r2, #6
 8000b2e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000b32:	fb02 f303 	mul.w	r3, r2, r3
 8000b36:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8000b38:	4b14      	ldr	r3, [pc, #80]	; (8000b8c <SystemCoreClockUpdate+0xe4>)
 8000b3a:	685b      	ldr	r3, [r3, #4]
 8000b3c:	0c1b      	lsrs	r3, r3, #16
 8000b3e:	f003 0303 	and.w	r3, r3, #3
 8000b42:	3301      	adds	r3, #1
 8000b44:	005b      	lsls	r3, r3, #1
 8000b46:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 8000b48:	697a      	ldr	r2, [r7, #20]
 8000b4a:	68fb      	ldr	r3, [r7, #12]
 8000b4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b50:	4a0f      	ldr	r2, [pc, #60]	; (8000b90 <SystemCoreClockUpdate+0xe8>)
 8000b52:	6013      	str	r3, [r2, #0]
      break;
 8000b54:	e003      	b.n	8000b5e <SystemCoreClockUpdate+0xb6>
    default:
      SystemCoreClock = HSI_VALUE;
 8000b56:	4b0e      	ldr	r3, [pc, #56]	; (8000b90 <SystemCoreClockUpdate+0xe8>)
 8000b58:	4a0e      	ldr	r2, [pc, #56]	; (8000b94 <SystemCoreClockUpdate+0xec>)
 8000b5a:	601a      	str	r2, [r3, #0]
      break;
 8000b5c:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8000b5e:	4b0b      	ldr	r3, [pc, #44]	; (8000b8c <SystemCoreClockUpdate+0xe4>)
 8000b60:	689b      	ldr	r3, [r3, #8]
 8000b62:	091b      	lsrs	r3, r3, #4
 8000b64:	f003 030f 	and.w	r3, r3, #15
 8000b68:	4a0c      	ldr	r2, [pc, #48]	; (8000b9c <SystemCoreClockUpdate+0xf4>)
 8000b6a:	5cd3      	ldrb	r3, [r2, r3]
 8000b6c:	b2db      	uxtb	r3, r3
 8000b6e:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 8000b70:	4b07      	ldr	r3, [pc, #28]	; (8000b90 <SystemCoreClockUpdate+0xe8>)
 8000b72:	681a      	ldr	r2, [r3, #0]
 8000b74:	693b      	ldr	r3, [r7, #16]
 8000b76:	fa22 f303 	lsr.w	r3, r2, r3
 8000b7a:	4a05      	ldr	r2, [pc, #20]	; (8000b90 <SystemCoreClockUpdate+0xe8>)
 8000b7c:	6013      	str	r3, [r2, #0]
}
 8000b7e:	bf00      	nop
 8000b80:	371c      	adds	r7, #28
 8000b82:	46bd      	mov	sp, r7
 8000b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b88:	4770      	bx	lr
 8000b8a:	bf00      	nop
 8000b8c:	40023800 	.word	0x40023800
 8000b90:	20000004 	.word	0x20000004
 8000b94:	00f42400 	.word	0x00f42400
 8000b98:	007a1200 	.word	0x007a1200
 8000b9c:	20000008 	.word	0x20000008

08000ba0 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	b083      	sub	sp, #12
 8000ba4:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	607b      	str	r3, [r7, #4]
 8000baa:	2300      	movs	r3, #0
 8000bac:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8000bae:	4a36      	ldr	r2, [pc, #216]	; (8000c88 <SetSysClock+0xe8>)
 8000bb0:	4b35      	ldr	r3, [pc, #212]	; (8000c88 <SetSysClock+0xe8>)
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000bb8:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8000bba:	4b33      	ldr	r3, [pc, #204]	; (8000c88 <SetSysClock+0xe8>)
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000bc2:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	3301      	adds	r3, #1
 8000bc8:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8000bca:	683b      	ldr	r3, [r7, #0]
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d103      	bne.n	8000bd8 <SetSysClock+0x38>
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8000bd6:	d1f0      	bne.n	8000bba <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8000bd8:	4b2b      	ldr	r3, [pc, #172]	; (8000c88 <SetSysClock+0xe8>)
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d002      	beq.n	8000bea <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8000be4:	2301      	movs	r3, #1
 8000be6:	603b      	str	r3, [r7, #0]
 8000be8:	e001      	b.n	8000bee <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8000bea:	2300      	movs	r3, #0
 8000bec:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 8000bee:	683b      	ldr	r3, [r7, #0]
 8000bf0:	2b01      	cmp	r3, #1
 8000bf2:	d142      	bne.n	8000c7a <SetSysClock+0xda>
  {
    /* Select regulator voltage output Scale 1 mode */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8000bf4:	4a24      	ldr	r2, [pc, #144]	; (8000c88 <SetSysClock+0xe8>)
 8000bf6:	4b24      	ldr	r3, [pc, #144]	; (8000c88 <SetSysClock+0xe8>)
 8000bf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bfa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000bfe:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 8000c00:	4a22      	ldr	r2, [pc, #136]	; (8000c8c <SetSysClock+0xec>)
 8000c02:	4b22      	ldr	r3, [pc, #136]	; (8000c8c <SetSysClock+0xec>)
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000c0a:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8000c0c:	4a1e      	ldr	r2, [pc, #120]	; (8000c88 <SetSysClock+0xe8>)
 8000c0e:	4b1e      	ldr	r3, [pc, #120]	; (8000c88 <SetSysClock+0xe8>)
 8000c10:	689b      	ldr	r3, [r3, #8]
 8000c12:	6093      	str	r3, [r2, #8]

#if defined (STM32F40_41xxx) || defined (STM32F42_43xxx)      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8000c14:	4a1c      	ldr	r2, [pc, #112]	; (8000c88 <SetSysClock+0xe8>)
 8000c16:	4b1c      	ldr	r3, [pc, #112]	; (8000c88 <SetSysClock+0xe8>)
 8000c18:	689b      	ldr	r3, [r3, #8]
 8000c1a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000c1e:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8000c20:	4a19      	ldr	r2, [pc, #100]	; (8000c88 <SetSysClock+0xe8>)
 8000c22:	4b19      	ldr	r3, [pc, #100]	; (8000c88 <SetSysClock+0xe8>)
 8000c24:	689b      	ldr	r3, [r3, #8]
 8000c26:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 8000c2a:	6093      	str	r3, [r2, #8]
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV2;
#endif /* STM32F401xx */
   
    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8000c2c:	4b16      	ldr	r3, [pc, #88]	; (8000c88 <SetSysClock+0xe8>)
 8000c2e:	4a18      	ldr	r2, [pc, #96]	; (8000c90 <SetSysClock+0xf0>)
 8000c30:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 8000c32:	4a15      	ldr	r2, [pc, #84]	; (8000c88 <SetSysClock+0xe8>)
 8000c34:	4b14      	ldr	r3, [pc, #80]	; (8000c88 <SetSysClock+0xe8>)
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000c3c:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8000c3e:	bf00      	nop
 8000c40:	4b11      	ldr	r3, [pc, #68]	; (8000c88 <SetSysClock+0xe8>)
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d0f9      	beq.n	8000c40 <SetSysClock+0xa0>
    {
    }
   
#if defined (STM32F40_41xxx) || defined (STM32F42_43xxx)      
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8000c4c:	4b11      	ldr	r3, [pc, #68]	; (8000c94 <SetSysClock+0xf4>)
 8000c4e:	f240 7205 	movw	r2, #1797	; 0x705
 8000c52:	601a      	str	r2, [r3, #0]
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_2WS;
#endif /* STM32F401xx */

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8000c54:	4a0c      	ldr	r2, [pc, #48]	; (8000c88 <SetSysClock+0xe8>)
 8000c56:	4b0c      	ldr	r3, [pc, #48]	; (8000c88 <SetSysClock+0xe8>)
 8000c58:	689b      	ldr	r3, [r3, #8]
 8000c5a:	f023 0303 	bic.w	r3, r3, #3
 8000c5e:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8000c60:	4a09      	ldr	r2, [pc, #36]	; (8000c88 <SetSysClock+0xe8>)
 8000c62:	4b09      	ldr	r3, [pc, #36]	; (8000c88 <SetSysClock+0xe8>)
 8000c64:	689b      	ldr	r3, [r3, #8]
 8000c66:	f043 0302 	orr.w	r3, r3, #2
 8000c6a:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL)
 8000c6c:	bf00      	nop
 8000c6e:	4b06      	ldr	r3, [pc, #24]	; (8000c88 <SetSysClock+0xe8>)
 8000c70:	689b      	ldr	r3, [r3, #8]
 8000c72:	f003 030c 	and.w	r3, r3, #12
 8000c76:	2b08      	cmp	r3, #8
 8000c78:	d1f9      	bne.n	8000c6e <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 8000c7a:	bf00      	nop
 8000c7c:	370c      	adds	r7, #12
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop
 8000c88:	40023800 	.word	0x40023800
 8000c8c:	40007000 	.word	0x40007000
 8000c90:	07405a19 	.word	0x07405a19
 8000c94:	40023c00 	.word	0x40023c00

08000c98 <__libc_init_array>:
 8000c98:	b570      	push	{r4, r5, r6, lr}
 8000c9a:	4e0d      	ldr	r6, [pc, #52]	; (8000cd0 <__libc_init_array+0x38>)
 8000c9c:	4c0d      	ldr	r4, [pc, #52]	; (8000cd4 <__libc_init_array+0x3c>)
 8000c9e:	1ba4      	subs	r4, r4, r6
 8000ca0:	10a4      	asrs	r4, r4, #2
 8000ca2:	2500      	movs	r5, #0
 8000ca4:	42a5      	cmp	r5, r4
 8000ca6:	d109      	bne.n	8000cbc <__libc_init_array+0x24>
 8000ca8:	4e0b      	ldr	r6, [pc, #44]	; (8000cd8 <__libc_init_array+0x40>)
 8000caa:	4c0c      	ldr	r4, [pc, #48]	; (8000cdc <__libc_init_array+0x44>)
 8000cac:	f000 f818 	bl	8000ce0 <_init>
 8000cb0:	1ba4      	subs	r4, r4, r6
 8000cb2:	10a4      	asrs	r4, r4, #2
 8000cb4:	2500      	movs	r5, #0
 8000cb6:	42a5      	cmp	r5, r4
 8000cb8:	d105      	bne.n	8000cc6 <__libc_init_array+0x2e>
 8000cba:	bd70      	pop	{r4, r5, r6, pc}
 8000cbc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000cc0:	4798      	blx	r3
 8000cc2:	3501      	adds	r5, #1
 8000cc4:	e7ee      	b.n	8000ca4 <__libc_init_array+0xc>
 8000cc6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000cca:	4798      	blx	r3
 8000ccc:	3501      	adds	r5, #1
 8000cce:	e7f2      	b.n	8000cb6 <__libc_init_array+0x1e>
 8000cd0:	08000d00 	.word	0x08000d00
 8000cd4:	08000d00 	.word	0x08000d00
 8000cd8:	08000d00 	.word	0x08000d00
 8000cdc:	08000d04 	.word	0x08000d04

08000ce0 <_init>:
 8000ce0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000ce2:	bf00      	nop
 8000ce4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000ce6:	bc08      	pop	{r3}
 8000ce8:	469e      	mov	lr, r3
 8000cea:	4770      	bx	lr

08000cec <_fini>:
 8000cec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000cee:	bf00      	nop
 8000cf0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000cf2:	bc08      	pop	{r3}
 8000cf4:	469e      	mov	lr, r3
 8000cf6:	4770      	bx	lr
