// Seed: 1937587612
`define pp_12 0
`default_nettype id_3
module module_0 (
    output logic id_0
);
  assign id_0 = 1 * 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input id_11;
  inout id_10;
  inout id_9;
  input id_8;
  inout id_7;
  output id_6;
  output id_5;
  output id_4;
  input id_3;
  output id_2;
  inout id_1;
  logic id_12;
  type_15(
      1, 1
  );
  logic id_13;
  assign id_7 = id_11 || ~id_12;
  type_17(
      ~id_11, 1
  );
  always @(1 or posedge id_11) begin
    id_6 <= 1'd0;
    id_0 <= 1;
    id_5 = id_13;
    SystemTFIdentifier(1);
  end
  assign id_1 = id_7;
  initial id_2 = id_13;
  logic id_14 (
      id_0 && id_8,
      1'b0,
      id_0
  );
endmodule
