INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.gen/sources_1/ip/Clk_gen_pll/Clk_gen_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clk_gen_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.gen/sources_1/ip/Clk_gen_pll/Clk_gen_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clk_gen_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.srcs/sources_1/new/BPSK_LMS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BPSK_LMS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.srcs/sim_1/new/BPSK_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BPSK_test
