

================================================================
== Vivado HLS Report for 'process_word'
================================================================
* Date:           Sun Mar 28 14:51:17 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        BNN_6
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k70t-fbv676-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  12.00|     6.858|        1.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2139|  2139|  2139|  2139|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+------+------+----------+-----------+-----------+------+----------+
        |                     |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1             |   160|   160|        20|          -|          -|     8|    no    |
        | + Loop 1.1          |    16|    16|         2|          -|          -|     8|    no    |
        | + Loop 1.2          |    16|    16|         2|          -|          -|     8|    no    |
        |- Loop 2             |  1680|  1680|       210|          -|          -|     8|    no    |
        | + Loop 2.1          |   208|   208|        26|          -|          -|     8|    no    |
        |  ++ Loop 2.1.1      |    24|    24|         8|          -|          -|     3|    no    |
        |   +++ Loop 2.1.1.1  |     6|     6|         2|          -|          -|     3|    no    |
        |- Loop 3             |   296|   296|        37|          -|          -|     8|    no    |
        | + Loop 3.1          |    16|    16|         2|          -|          -|     8|    no    |
        | + Loop 3.2          |    16|    16|         2|          -|          -|     8|    no    |
        | + Loop 3.3          |    16|    16|         2|          -|          -|     8|    no    |
        +---------------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 10 
3 --> 4 5 
4 --> 3 
5 --> 9 
6 --> 7 8 
7 --> 6 
8 --> 9 
9 --> 2 
10 --> 11 15 
11 --> 12 10 
12 --> 13 11 
13 --> 14 12 
14 --> 13 
15 --> 16 19 
16 --> 17 18 
17 --> 16 
18 --> 21 
19 --> 18 20 
20 --> 19 
21 --> 22 23 
22 --> 21 
23 --> 15 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.83>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%wrd_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %wrd_V)"   --->   Operation 24 'read' 'wrd_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%words_per_image_V_re = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %words_per_image_V)"   --->   Operation 25 'read' 'words_per_image_V_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%log_width_V_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %log_width_V)"   --->   Operation 26 'read' 'log_width_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%word_buffer_m_V_offs = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %word_buffer_m_V_offset)"   --->   Operation 27 'read' 'word_buffer_m_V_offs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln138 = zext i2 %word_buffer_m_V_offs to i5" [cpp/accel/Accel.cpp:138]   --->   Operation 28 'zext' 'zext_ln138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %word_buffer_m_V_offs, i3 0)" [cpp/accel/Accel.cpp:138]   --->   Operation 29 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln215_3 = zext i5 %tmp to i7" [cpp/accel/Accel.cpp:76->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 30 'zext' 'zext_ln215_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln215_4 = zext i5 %tmp to i6" [cpp/accel/Accel.cpp:76->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 31 'zext' 'zext_ln215_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_4 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %word_buffer_m_V_offs, i2 0)" [cpp/accel/Accel.cpp:76->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 32 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln215_5 = zext i4 %tmp_4 to i5" [cpp/accel/Accel.cpp:76->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 33 'zext' 'zext_ln215_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.32ns)   --->   "%sub_ln215 = sub i5 %zext_ln215_5, %zext_ln138" [cpp/accel/Accel.cpp:76->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 34 'sub' 'sub_ln215' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln215 = sext i5 %sub_ln215 to i6" [cpp/accel/Accel.cpp:76->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 35 'sext' 'sext_ln215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i3 %log_width_V_read to i4" [cpp/accel/Accel.cpp:117]   --->   Operation 36 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.16ns)   --->   "%add_ln117 = add i4 -3, %zext_ln117" [cpp/accel/Accel.cpp:117]   --->   Operation 37 'add' 'add_ln117' <Predicate = true> <Delay = 1.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln117 = sext i4 %add_ln117 to i5" [cpp/accel/Accel.cpp:117]   --->   Operation 38 'sext' 'sext_ln117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.67ns)   --->   "%slices_per_line_V = shl i5 1, %sext_ln117" [cpp/accel/Accel.cpp:117]   --->   Operation 39 'shl' 'slices_per_line_V' <Predicate = true> <Delay = 1.67> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (1.22ns)   --->   "%first_wrd = icmp eq i8 %wrd_V_read, 0" [cpp/accel/Accel.cpp:118]   --->   Operation 40 'icmp' 'first_wrd' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln879 = zext i5 %words_per_image_V_re to i8" [cpp/accel/Accel.cpp:119]   --->   Operation 41 'zext' 'zext_ln879' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.22ns)   --->   "%last_wrd = icmp eq i8 %zext_ln879, %wrd_V_read" [cpp/accel/Accel.cpp:119]   --->   Operation 42 'icmp' 'last_wrd' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%rhs_V = zext i5 %slices_per_line_V to i6" [cpp/accel/Accel.cpp:125]   --->   Operation 43 'zext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln68 = trunc i5 %slices_per_line_V to i4" [cpp/accel/Accel.cpp:125]   --->   Operation 44 'trunc' 'trunc_ln68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.06ns)   --->   "br label %1" [cpp/accel/Accel.cpp:124]   --->   Operation 45 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 6.11>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%p_095_0 = phi i4 [ 0, %0 ], [ %bank_V_1, %4 ]"   --->   Operation 46 'phi' 'p_095_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.08ns)   --->   "%icmp_ln124 = icmp eq i4 %p_095_0, -8" [cpp/accel/Accel.cpp:124]   --->   Operation 47 'icmp' 'icmp_ln124' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 48 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.32ns)   --->   "%bank_V_1 = add i4 %p_095_0, 1" [cpp/accel/Accel.cpp:124]   --->   Operation 49 'add' 'bank_V_1' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %icmp_ln124, label %.preheader75.preheader, label %2" [cpp/accel/Accel.cpp:124]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.61ns)   --->   "%xor_ln68 = xor i4 %p_095_0, -8" [cpp/accel/Accel.cpp:125]   --->   Operation 51 'xor' 'xor_ln68' <Predicate = (!icmp_ln124)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln68 = sext i4 %xor_ln68 to i6" [cpp/accel/Accel.cpp:125]   --->   Operation 52 'sext' 'sext_ln68' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.33ns)   --->   "%s_idx_V = add i6 %rhs_V, %sext_ln68" [cpp/accel/Accel.cpp:125]   --->   Operation 53 'add' 's_idx_V' <Predicate = (!icmp_ln124)> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %s_idx_V, i32 5)" [cpp/accel/Accel.cpp:126]   --->   Operation 54 'bitselect' 'tmp_5' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i4 %p_095_0 to i64" [cpp/accel/Accel.cpp:130]   --->   Operation 55 'zext' 'zext_ln544' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln180_6 = zext i4 %p_095_0 to i6" [cpp/accel/Accel.cpp:130]   --->   Operation 56 'zext' 'zext_ln180_6' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.33ns)   --->   "%add_ln180 = add i6 %zext_ln215_4, %zext_ln180_6" [cpp/accel/Accel.cpp:130]   --->   Operation 57 'add' 'add_ln180' <Predicate = (!icmp_ln124)> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln180 = trunc i6 %add_ln180 to i5" [cpp/accel/Accel.cpp:130]   --->   Operation 58 'trunc' 'trunc_ln180' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%p_shl2_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %trunc_ln180, i5 0)" [cpp/accel/Accel.cpp:130]   --->   Operation 59 'bitconcatenate' 'p_shl2_cast' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_6 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln180, i1 false)" [cpp/accel/Accel.cpp:130]   --->   Operation 60 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln180_7 = zext i7 %tmp_6 to i10" [cpp/accel/Accel.cpp:130]   --->   Operation 61 'zext' 'zext_ln180_7' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.41ns)   --->   "%sub_ln180 = sub i10 %p_shl2_cast, %zext_ln180_7" [cpp/accel/Accel.cpp:130]   --->   Operation 62 'sub' 'sub_ln180' <Predicate = (!icmp_ln124)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (1.41ns)   --->   "%add_ln180_2 = add i10 20, %sub_ln180" [cpp/accel/Accel.cpp:130]   --->   Operation 63 'add' 'add_ln180_2' <Predicate = (!icmp_ln124)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln180_8 = zext i10 %add_ln180_2 to i64" [cpp/accel/Accel.cpp:130]   --->   Operation 64 'zext' 'zext_ln180_8' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%line_buffer_m_V_addr_2 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_8" [cpp/accel/Accel.cpp:132]   --->   Operation 65 'getelementptr' 'line_buffer_m_V_addr_2' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.41ns)   --->   "%add_ln180_3 = add i10 29, %sub_ln180" [cpp/accel/Accel.cpp:133]   --->   Operation 66 'add' 'add_ln180_3' <Predicate = (!icmp_ln124)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln180_9 = zext i10 %add_ln180_3 to i64" [cpp/accel/Accel.cpp:133]   --->   Operation 67 'zext' 'zext_ln180_9' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%line_buffer_m_V_addr_4 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_9" [cpp/accel/Accel.cpp:133]   --->   Operation 68 'getelementptr' 'line_buffer_m_V_addr_4' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %tmp_5, label %.preheader930.preheader, label %.preheader929.preheader" [cpp/accel/Accel.cpp:126]   --->   Operation 69 'br' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (1.35ns)   --->   "%add_ln138 = add i6 %s_idx_V, %zext_ln215_4" [cpp/accel/Accel.cpp:138]   --->   Operation 70 'add' 'add_ln138' <Predicate = (!icmp_ln124 & !tmp_5)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%p_shl6_cast = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %add_ln138, i3 0)" [cpp/accel/Accel.cpp:138]   --->   Operation 71 'bitconcatenate' 'p_shl6_cast' <Predicate = (!icmp_ln124 & !tmp_5)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_8 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln138, i1 false)" [cpp/accel/Accel.cpp:138]   --->   Operation 72 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln124 & !tmp_5)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln138_1 = zext i7 %tmp_8 to i9" [cpp/accel/Accel.cpp:138]   --->   Operation 73 'zext' 'zext_ln138_1' <Predicate = (!icmp_ln124 & !tmp_5)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (1.40ns)   --->   "%add_ln138_1 = add i9 %p_shl6_cast, %zext_ln138_1" [cpp/accel/Accel.cpp:138]   --->   Operation 74 'add' 'add_ln138_1' <Predicate = (!icmp_ln124 & !tmp_5)> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln138_2 = zext i9 %add_ln138_1 to i64" [cpp/accel/Accel.cpp:138]   --->   Operation 75 'zext' 'zext_ln138_2' <Predicate = (!icmp_ln124 & !tmp_5)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%word_buffer_m_V_addr_2 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln138_2" [cpp/accel/Accel.cpp:140]   --->   Operation 76 'getelementptr' 'word_buffer_m_V_addr_2' <Predicate = (!icmp_ln124 & !tmp_5)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (1.40ns)   --->   "%add_ln141 = add i9 %add_ln138_1, 9" [cpp/accel/Accel.cpp:141]   --->   Operation 77 'add' 'add_ln141' <Predicate = (!icmp_ln124 & !tmp_5)> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln141 = zext i9 %add_ln141 to i64" [cpp/accel/Accel.cpp:141]   --->   Operation 78 'zext' 'zext_ln141' <Predicate = (!icmp_ln124 & !tmp_5)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%word_buffer_m_V_addr_5 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln141" [cpp/accel/Accel.cpp:141]   --->   Operation 79 'getelementptr' 'word_buffer_m_V_addr_5' <Predicate = (!icmp_ln124 & !tmp_5)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (1.06ns)   --->   "br label %.preheader929" [cpp/accel/Accel.cpp:136]   --->   Operation 80 'br' <Predicate = (!icmp_ln124 & !tmp_5)> <Delay = 1.06>
ST_2 : Operation 81 [1/1] (1.32ns)   --->   "%add_ln1353 = add i4 %trunc_ln68, %xor_ln68" [cpp/accel/Accel.cpp:130]   --->   Operation 81 'add' 'add_ln1353' <Predicate = (!icmp_ln124 & tmp_5)> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node add_ln180_4)   --->   "%ret_V = xor i4 %add_ln1353, -8" [cpp/accel/Accel.cpp:130]   --->   Operation 82 'xor' 'ret_V' <Predicate = (!icmp_ln124 & tmp_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node add_ln180_4)   --->   "%zext_ln180_10 = zext i4 %ret_V to i6" [cpp/accel/Accel.cpp:130]   --->   Operation 83 'zext' 'zext_ln180_10' <Predicate = (!icmp_ln124 & tmp_5)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (1.33ns) (out node of the LUT)   --->   "%add_ln180_4 = add i6 %zext_ln180_10, %zext_ln215_4" [cpp/accel/Accel.cpp:130]   --->   Operation 84 'add' 'add_ln180_4' <Predicate = (!icmp_ln124 & tmp_5)> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%p_shl4_cast = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %add_ln180_4, i3 0)" [cpp/accel/Accel.cpp:130]   --->   Operation 85 'bitconcatenate' 'p_shl4_cast' <Predicate = (!icmp_ln124 & tmp_5)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_7 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln180_4, i1 false)" [cpp/accel/Accel.cpp:130]   --->   Operation 86 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln124 & tmp_5)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln180_11 = zext i7 %tmp_7 to i9" [cpp/accel/Accel.cpp:130]   --->   Operation 87 'zext' 'zext_ln180_11' <Predicate = (!icmp_ln124 & tmp_5)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (1.40ns)   --->   "%add_ln180_5 = add i9 %p_shl4_cast, %zext_ln180_11" [cpp/accel/Accel.cpp:130]   --->   Operation 88 'add' 'add_ln180_5' <Predicate = (!icmp_ln124 & tmp_5)> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln180_12 = zext i9 %add_ln180_5 to i64" [cpp/accel/Accel.cpp:130]   --->   Operation 89 'zext' 'zext_ln180_12' <Predicate = (!icmp_ln124 & tmp_5)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%old_word_buffer_m_V_s = getelementptr [160 x i2]* %old_word_buffer_m_V, i64 0, i64 %zext_ln180_12" [cpp/accel/Accel.cpp:132]   --->   Operation 90 'getelementptr' 'old_word_buffer_m_V_s' <Predicate = (!icmp_ln124 & tmp_5)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (1.40ns)   --->   "%add_ln133 = add i9 %add_ln180_5, 9" [cpp/accel/Accel.cpp:133]   --->   Operation 91 'add' 'add_ln133' <Predicate = (!icmp_ln124 & tmp_5)> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i9 %add_ln133 to i64" [cpp/accel/Accel.cpp:133]   --->   Operation 92 'zext' 'zext_ln133' <Predicate = (!icmp_ln124 & tmp_5)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%old_word_buffer_m_V_1 = getelementptr [160 x i2]* %old_word_buffer_m_V, i64 0, i64 %zext_ln133" [cpp/accel/Accel.cpp:133]   --->   Operation 93 'getelementptr' 'old_word_buffer_m_V_1' <Predicate = (!icmp_ln124 & tmp_5)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (1.06ns)   --->   "br label %.preheader930" [cpp/accel/Accel.cpp:128]   --->   Operation 94 'br' <Predicate = (!icmp_ln124 & tmp_5)> <Delay = 1.06>
ST_2 : Operation 95 [1/1] (1.06ns)   --->   "br label %.preheader75" [cpp/accel/Accel.cpp:92->cpp/accel/Accel.cpp:151]   --->   Operation 95 'br' <Predicate = (icmp_ln124)> <Delay = 1.06>

State 3 <SV = 2> <Delay = 2.87>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%p_0249_0 = phi i4 [ %cc_V_1, %_ifconv ], [ 1, %.preheader929.preheader ]"   --->   Operation 96 'phi' 'p_0249_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (1.08ns)   --->   "%icmp_ln136 = icmp eq i4 %p_0249_0, -7" [cpp/accel/Accel.cpp:136]   --->   Operation 97 'icmp' 'icmp_ln136' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 98 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "br i1 %icmp_ln136, label %_ifconv2, label %_ifconv" [cpp/accel/Accel.cpp:136]   --->   Operation 99 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln138_4 = zext i4 %p_0249_0 to i9" [cpp/accel/Accel.cpp:138]   --->   Operation 100 'zext' 'zext_ln138_4' <Predicate = (!icmp_ln136 & !last_wrd)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (1.40ns)   --->   "%add_ln138_2 = add i9 %add_ln138_1, %zext_ln138_4" [cpp/accel/Accel.cpp:138]   --->   Operation 101 'add' 'add_ln138_2' <Predicate = (!icmp_ln136 & !last_wrd)> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln138_5 = zext i9 %add_ln138_2 to i64" [cpp/accel/Accel.cpp:138]   --->   Operation 102 'zext' 'zext_ln138_5' <Predicate = (!icmp_ln136 & !last_wrd)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%word_buffer_m_V_addr = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln138_5" [cpp/accel/Accel.cpp:138]   --->   Operation 103 'getelementptr' 'word_buffer_m_V_addr' <Predicate = (!icmp_ln136 & !last_wrd)> <Delay = 0.00>
ST_3 : Operation 104 [2/2] (1.46ns)   --->   "%word_buffer_m_V_load = load i2* %word_buffer_m_V_addr, align 1" [cpp/accel/Accel.cpp:138]   --->   Operation 104 'load' 'word_buffer_m_V_load' <Predicate = (!icmp_ln136 & !last_wrd)> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%lb_addr_1 = getelementptr [8 x i1]* %lb, i64 0, i64 %zext_ln544" [cpp/accel/Accel.cpp:140]   --->   Operation 105 'getelementptr' 'lb_addr_1' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 106 [2/2] (1.42ns)   --->   "%lb_load_1 = load i1* %lb_addr_1, align 1" [cpp/accel/Accel.cpp:140]   --->   Operation 106 'load' 'lb_load_1' <Predicate = (icmp_ln136)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_3 : Operation 107 [2/2] (1.46ns)   --->   "%word_buffer_m_V_load_1 = load i2* %word_buffer_m_V_addr_2, align 1" [cpp/accel/Accel.cpp:140]   --->   Operation 107 'load' 'word_buffer_m_V_load_1' <Predicate = (icmp_ln136)> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%rb_addr_2 = getelementptr [8 x i1]* %rb, i64 0, i64 %zext_ln544" [cpp/accel/Accel.cpp:141]   --->   Operation 108 'getelementptr' 'rb_addr_2' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 109 [2/2] (1.42ns)   --->   "%rb_load_1 = load i1* %rb_addr_2, align 1" [cpp/accel/Accel.cpp:141]   --->   Operation 109 'load' 'rb_load_1' <Predicate = (icmp_ln136)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_3 : Operation 110 [2/2] (1.46ns)   --->   "%word_buffer_m_V_load_4 = load i2* %word_buffer_m_V_addr_5, align 1" [cpp/accel/Accel.cpp:141]   --->   Operation 110 'load' 'word_buffer_m_V_load_4' <Predicate = (icmp_ln136)> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>

State 4 <SV = 3> <Delay = 3.71>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln138_3 = zext i4 %p_0249_0 to i10" [cpp/accel/Accel.cpp:138]   --->   Operation 111 'zext' 'zext_ln138_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (1.41ns)   --->   "%add_ln180_8 = add i10 %add_ln180_2, %zext_ln138_3" [cpp/accel/Accel.cpp:138]   --->   Operation 112 'add' 'add_ln180_8' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln180_17 = zext i10 %add_ln180_8 to i64" [cpp/accel/Accel.cpp:138]   --->   Operation 113 'zext' 'zext_ln180_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%line_buffer_m_V_addr_3 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_17" [cpp/accel/Accel.cpp:138]   --->   Operation 114 'getelementptr' 'line_buffer_m_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/2] (1.46ns)   --->   "%word_buffer_m_V_load = load i2* %word_buffer_m_V_addr, align 1" [cpp/accel/Accel.cpp:138]   --->   Operation 115 'load' 'word_buffer_m_V_load' <Predicate = (!last_wrd)> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_4 : Operation 116 [1/1] (0.62ns)   --->   "%select_ln879 = select i1 %last_wrd, i2 0, i2 %word_buffer_m_V_load" [cpp/accel/Accel.cpp:119]   --->   Operation 116 'select' 'select_ln879' <Predicate = true> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (1.62ns)   --->   "store i2 %select_ln879, i2* %line_buffer_m_V_addr_3, align 1" [cpp/accel/Accel.cpp:138]   --->   Operation 117 'store' <Predicate = true> <Delay = 1.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_4 : Operation 118 [1/1] (1.32ns)   --->   "%cc_V_1 = add i4 %p_0249_0, 1" [cpp/accel/Accel.cpp:136]   --->   Operation 118 'add' 'cc_V_1' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "br label %.preheader929" [cpp/accel/Accel.cpp:136]   --->   Operation 119 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 3.71>
ST_5 : Operation 120 [1/2] (1.42ns)   --->   "%lb_load_1 = load i1* %lb_addr_1, align 1" [cpp/accel/Accel.cpp:140]   --->   Operation 120 'load' 'lb_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_5 : Operation 121 [1/2] (1.46ns)   --->   "%word_buffer_m_V_load_1 = load i2* %word_buffer_m_V_addr_2, align 1" [cpp/accel/Accel.cpp:140]   --->   Operation 121 'load' 'word_buffer_m_V_load_1' <Predicate = true> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_5 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln140)   --->   "%or_ln140 = or i1 %lb_load_1, %last_wrd" [cpp/accel/Accel.cpp:140]   --->   Operation 122 'or' 'or_ln140' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln140 = select i1 %or_ln140, i2 0, i2 %word_buffer_m_V_load_1" [cpp/accel/Accel.cpp:140]   --->   Operation 123 'select' 'select_ln140' <Predicate = true> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (1.62ns)   --->   "store i2 %select_ln140, i2* %line_buffer_m_V_addr_2, align 1" [cpp/accel/Accel.cpp:140]   --->   Operation 124 'store' <Predicate = true> <Delay = 1.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_5 : Operation 125 [1/2] (1.42ns)   --->   "%rb_load_1 = load i1* %rb_addr_2, align 1" [cpp/accel/Accel.cpp:141]   --->   Operation 125 'load' 'rb_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_5 : Operation 126 [1/2] (1.46ns)   --->   "%word_buffer_m_V_load_4 = load i2* %word_buffer_m_V_addr_5, align 1" [cpp/accel/Accel.cpp:141]   --->   Operation 126 'load' 'word_buffer_m_V_load_4' <Predicate = true> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_5 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln141)   --->   "%or_ln141 = or i1 %rb_load_1, %last_wrd" [cpp/accel/Accel.cpp:141]   --->   Operation 127 'or' 'or_ln141' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln141 = select i1 %or_ln141, i2 0, i2 %word_buffer_m_V_load_4" [cpp/accel/Accel.cpp:141]   --->   Operation 128 'select' 'select_ln141' <Predicate = true> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (1.06ns)   --->   "br label %4"   --->   Operation 129 'br' <Predicate = true> <Delay = 1.06>

State 6 <SV = 2> <Delay = 2.87>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%p_027_0 = phi i4 [ %cc_V, %3 ], [ 1, %.preheader930.preheader ]"   --->   Operation 130 'phi' 'p_027_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (1.08ns)   --->   "%icmp_ln128 = icmp eq i4 %p_027_0, -7" [cpp/accel/Accel.cpp:128]   --->   Operation 131 'icmp' 'icmp_ln128' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 132 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "br i1 %icmp_ln128, label %_ifconv1, label %3" [cpp/accel/Accel.cpp:128]   --->   Operation 133 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln180_14 = zext i4 %p_027_0 to i9" [cpp/accel/Accel.cpp:130]   --->   Operation 134 'zext' 'zext_ln180_14' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (1.40ns)   --->   "%add_ln180_6 = add i9 %add_ln180_5, %zext_ln180_14" [cpp/accel/Accel.cpp:130]   --->   Operation 135 'add' 'add_ln180_6' <Predicate = (!icmp_ln128)> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln180_15 = zext i9 %add_ln180_6 to i64" [cpp/accel/Accel.cpp:130]   --->   Operation 136 'zext' 'zext_ln180_15' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%old_word_buffer_m_V_2 = getelementptr [160 x i2]* %old_word_buffer_m_V, i64 0, i64 %zext_ln180_15" [cpp/accel/Accel.cpp:130]   --->   Operation 137 'getelementptr' 'old_word_buffer_m_V_2' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_6 : Operation 138 [2/2] (1.46ns)   --->   "%old_word_buffer_m_V_3 = load i2* %old_word_buffer_m_V_2, align 1" [cpp/accel/Accel.cpp:130]   --->   Operation 138 'load' 'old_word_buffer_m_V_3' <Predicate = (!icmp_ln128)> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%lb_addr = getelementptr [8 x i1]* %lb, i64 0, i64 %zext_ln544" [cpp/accel/Accel.cpp:132]   --->   Operation 139 'getelementptr' 'lb_addr' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_6 : Operation 140 [2/2] (1.42ns)   --->   "%lb_load = load i1* %lb_addr, align 1" [cpp/accel/Accel.cpp:132]   --->   Operation 140 'load' 'lb_load' <Predicate = (icmp_ln128)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_6 : Operation 141 [2/2] (1.46ns)   --->   "%old_word_buffer_m_V_4 = load i2* %old_word_buffer_m_V_s, align 1" [cpp/accel/Accel.cpp:132]   --->   Operation 141 'load' 'old_word_buffer_m_V_4' <Predicate = (icmp_ln128)> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%rb_addr = getelementptr [8 x i1]* %rb, i64 0, i64 %zext_ln544" [cpp/accel/Accel.cpp:133]   --->   Operation 142 'getelementptr' 'rb_addr' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_6 : Operation 143 [2/2] (1.42ns)   --->   "%rb_load = load i1* %rb_addr, align 1" [cpp/accel/Accel.cpp:133]   --->   Operation 143 'load' 'rb_load' <Predicate = (icmp_ln128)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_6 : Operation 144 [2/2] (1.46ns)   --->   "%old_word_buffer_m_V_5 = load i2* %old_word_buffer_m_V_1, align 1" [cpp/accel/Accel.cpp:133]   --->   Operation 144 'load' 'old_word_buffer_m_V_5' <Predicate = (icmp_ln128)> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>

State 7 <SV = 3> <Delay = 3.09>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln180_13 = zext i4 %p_027_0 to i10" [cpp/accel/Accel.cpp:130]   --->   Operation 145 'zext' 'zext_ln180_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 146 [1/1] (1.41ns)   --->   "%add_ln180_7 = add i10 %add_ln180_2, %zext_ln180_13" [cpp/accel/Accel.cpp:130]   --->   Operation 146 'add' 'add_ln180_7' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln180_16 = zext i10 %add_ln180_7 to i64" [cpp/accel/Accel.cpp:130]   --->   Operation 147 'zext' 'zext_ln180_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%line_buffer_m_V_addr = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_16" [cpp/accel/Accel.cpp:130]   --->   Operation 148 'getelementptr' 'line_buffer_m_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 149 [1/2] (1.46ns)   --->   "%old_word_buffer_m_V_3 = load i2* %old_word_buffer_m_V_2, align 1" [cpp/accel/Accel.cpp:130]   --->   Operation 149 'load' 'old_word_buffer_m_V_3' <Predicate = true> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_7 : Operation 150 [1/1] (1.62ns)   --->   "store i2 %old_word_buffer_m_V_3, i2* %line_buffer_m_V_addr, align 1" [cpp/accel/Accel.cpp:130]   --->   Operation 150 'store' <Predicate = true> <Delay = 1.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_7 : Operation 151 [1/1] (1.32ns)   --->   "%cc_V = add i4 %p_027_0, 1" [cpp/accel/Accel.cpp:128]   --->   Operation 151 'add' 'cc_V' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "br label %.preheader930" [cpp/accel/Accel.cpp:128]   --->   Operation 152 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 3> <Delay = 3.71>
ST_8 : Operation 153 [1/2] (1.42ns)   --->   "%lb_load = load i1* %lb_addr, align 1" [cpp/accel/Accel.cpp:132]   --->   Operation 153 'load' 'lb_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_8 : Operation 154 [1/2] (1.46ns)   --->   "%old_word_buffer_m_V_4 = load i2* %old_word_buffer_m_V_s, align 1" [cpp/accel/Accel.cpp:132]   --->   Operation 154 'load' 'old_word_buffer_m_V_4' <Predicate = true> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_8 : Operation 155 [1/1] (0.62ns)   --->   "%select_ln132 = select i1 %lb_load, i2 0, i2 %old_word_buffer_m_V_4" [cpp/accel/Accel.cpp:132]   --->   Operation 155 'select' 'select_ln132' <Predicate = true> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 156 [1/1] (1.62ns)   --->   "store i2 %select_ln132, i2* %line_buffer_m_V_addr_2, align 1" [cpp/accel/Accel.cpp:132]   --->   Operation 156 'store' <Predicate = true> <Delay = 1.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_8 : Operation 157 [1/2] (1.42ns)   --->   "%rb_load = load i1* %rb_addr, align 1" [cpp/accel/Accel.cpp:133]   --->   Operation 157 'load' 'rb_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_8 : Operation 158 [1/2] (1.46ns)   --->   "%old_word_buffer_m_V_5 = load i2* %old_word_buffer_m_V_1, align 1" [cpp/accel/Accel.cpp:133]   --->   Operation 158 'load' 'old_word_buffer_m_V_5' <Predicate = true> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_8 : Operation 159 [1/1] (0.62ns)   --->   "%select_ln133 = select i1 %rb_load, i2 0, i2 %old_word_buffer_m_V_5" [cpp/accel/Accel.cpp:133]   --->   Operation 159 'select' 'select_ln133' <Predicate = true> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 160 [1/1] (1.06ns)   --->   "br label %4" [cpp/accel/Accel.cpp:134]   --->   Operation 160 'br' <Predicate = true> <Delay = 1.06>

State 9 <SV = 4> <Delay = 1.62>
ST_9 : Operation 161 [1/1] (0.00ns)   --->   "%storemerge = phi i2 [ %select_ln141, %_ifconv2 ], [ %select_ln133, %_ifconv1 ]" [cpp/accel/Accel.cpp:141]   --->   Operation 161 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 162 [1/1] (1.62ns)   --->   "store i2 %storemerge, i2* %line_buffer_m_V_addr_4, align 1" [cpp/accel/Accel.cpp:133]   --->   Operation 162 'store' <Predicate = true> <Delay = 1.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_9 : Operation 163 [1/1] (0.00ns)   --->   "br label %1" [cpp/accel/Accel.cpp:124]   --->   Operation 163 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 2> <Delay = 2.73>
ST_10 : Operation 164 [1/1] (0.00ns)   --->   "%p_087_0_i = phi i4 [ %bank_V, %.preheader75.loopexit ], [ 0, %.preheader75.preheader ]"   --->   Operation 164 'phi' 'p_087_0_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 165 [1/1] (1.08ns)   --->   "%icmp_ln92 = icmp eq i4 %p_087_0_i, -8" [cpp/accel/Accel.cpp:92->cpp/accel/Accel.cpp:151]   --->   Operation 165 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 166 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 166 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 167 [1/1] (1.32ns)   --->   "%bank_V = add i4 %p_087_0_i, 1" [cpp/accel/Accel.cpp:92->cpp/accel/Accel.cpp:151]   --->   Operation 167 'add' 'bank_V' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 168 [1/1] (0.00ns)   --->   "br i1 %icmp_ln92, label %conv_word.exit.preheader, label %.preheader.preheader.i" [cpp/accel/Accel.cpp:92->cpp/accel/Accel.cpp:151]   --->   Operation 168 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln1352 = trunc i4 %p_087_0_i to i3" [cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 169 'trunc' 'trunc_ln1352' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_10 : Operation 170 [1/1] (0.00ns)   --->   "%ret_V_7 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln1352, i3 0)" [cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 170 'bitconcatenate' 'ret_V_7' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_10 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i4 %p_087_0_i to i6" [cpp/accel/Accel.cpp:74->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 171 'zext' 'zext_ln74' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_10 : Operation 172 [1/1] (1.33ns)   --->   "%add_ln74 = add i6 %zext_ln74, %zext_ln215_4" [cpp/accel/Accel.cpp:74->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 172 'add' 'add_ln74' <Predicate = (!icmp_ln92)> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln74_1 = zext i6 %add_ln74 to i64" [cpp/accel/Accel.cpp:74->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 173 'zext' 'zext_ln74_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_10 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_9 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %add_ln74, i2 0)" [cpp/accel/Accel.cpp:74->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 174 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_10 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln74_2 = zext i8 %tmp_9 to i64" [cpp/accel/Accel.cpp:74->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 175 'zext' 'zext_ln74_2' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_10 : Operation 176 [1/1] (1.39ns)   --->   "%sub_ln74 = sub i64 %zext_ln74_2, %zext_ln74_1" [cpp/accel/Accel.cpp:74->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 176 'sub' 'sub_ln74' <Predicate = (!icmp_ln92)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 177 [1/1] (1.06ns)   --->   "br label %.preheader.i" [cpp/accel/Accel.cpp:93->cpp/accel/Accel.cpp:151]   --->   Operation 177 'br' <Predicate = (!icmp_ln92)> <Delay = 1.06>
ST_10 : Operation 178 [1/1] (1.06ns)   --->   "br label %conv_word.exit" [cpp/accel/Accel.cpp:155]   --->   Operation 178 'br' <Predicate = (icmp_ln92)> <Delay = 1.06>

State 11 <SV = 3> <Delay = 1.35>
ST_11 : Operation 179 [1/1] (0.00ns)   --->   "%p_084_0_i = phi i4 [ %cc_V_2, %conv3x3b.exit.i ], [ 0, %.preheader.preheader.i ]"   --->   Operation 179 'phi' 'p_084_0_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 180 [1/1] (1.08ns)   --->   "%icmp_ln93 = icmp eq i4 %p_084_0_i, -8" [cpp/accel/Accel.cpp:93->cpp/accel/Accel.cpp:151]   --->   Operation 180 'icmp' 'icmp_ln93' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 181 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 181 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 182 [1/1] (1.32ns)   --->   "%cc_V_2 = add i4 %p_084_0_i, 1" [cpp/accel/Accel.cpp:93->cpp/accel/Accel.cpp:151]   --->   Operation 182 'add' 'cc_V_2' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 183 [1/1] (0.00ns)   --->   "br i1 %icmp_ln93, label %.preheader75.loopexit, label %5" [cpp/accel/Accel.cpp:93->cpp/accel/Accel.cpp:151]   --->   Operation 183 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i4 %p_084_0_i to i6" [cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 184 'zext' 'zext_ln215' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 185 [1/1] (1.35ns)   --->   "%ret_V_8 = add i6 %ret_V_7, %zext_ln215" [cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 185 'add' 'ret_V_8' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 %word_buffer_m_V_offs, i6 %ret_V_8)" [cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 186 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i8 %tmp_s to i64" [cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 187 'zext' 'zext_ln180' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 188 [1/1] (0.00ns)   --->   "%conv_out_buffer_m_V_s = getelementptr [128 x i5]* %conv_out_buffer_m_V, i64 0, i64 %zext_ln180" [cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 188 'getelementptr' 'conv_out_buffer_m_V_s' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 189 [1/1] (1.06ns)   --->   "br label %.loopexit" [cpp/accel/Accel.cpp:71->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 189 'br' <Predicate = (!icmp_ln93)> <Delay = 1.06>
ST_11 : Operation 190 [1/1] (0.00ns)   --->   "br label %.preheader75"   --->   Operation 190 'br' <Predicate = (icmp_ln93)> <Delay = 0.00>

State 12 <SV = 4> <Delay = 3.85>
ST_12 : Operation 191 [1/1] (0.00ns)   --->   "%sum_0 = phi i5 [ 0, %5 ], [ %sum_1, %.loopexit.loopexit ]" [cpp/accel/Accel.cpp:77->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 191 'phi' 'sum_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 192 [1/1] (0.00ns)   --->   "%p_097_0_i_i = phi i2 [ 0, %5 ], [ %kr_V, %.loopexit.loopexit ]"   --->   Operation 192 'phi' 'p_097_0_i_i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 193 [1/1] (0.64ns)   --->   "%icmp_ln887 = icmp eq i2 %p_097_0_i_i, -1" [cpp/accel/Accel.cpp:71->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 193 'icmp' 'icmp_ln887' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 194 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 194 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 195 [1/1] (1.00ns)   --->   "%kr_V = add i2 %p_097_0_i_i, 1" [cpp/accel/Accel.cpp:71->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 195 'add' 'kr_V' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 196 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887, label %conv3x3b.exit.i, label %.preheader.preheader.i.i" [cpp/accel/Accel.cpp:71->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 196 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln544_6 = zext i2 %p_097_0_i_i to i64" [cpp/accel/Accel.cpp:74->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 197 'zext' 'zext_ln544_6' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_12 : Operation 198 [1/1] (1.40ns)   --->   "%add_ln74_1 = add i64 %zext_ln544_6, %sub_ln74" [cpp/accel/Accel.cpp:74->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 198 'add' 'add_ln74_1' <Predicate = (!icmp_ln887)> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln74 = trunc i64 %add_ln74_1 to i7" [cpp/accel/Accel.cpp:74->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 199 'trunc' 'trunc_ln74' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_12 : Operation 200 [1/1] (0.00ns)   --->   "%p_shl10_cast = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %trunc_ln74, i3 0)" [cpp/accel/Accel.cpp:74->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 200 'bitconcatenate' 'p_shl10_cast' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_12 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln74_1 = trunc i64 %add_ln74_1 to i9" [cpp/accel/Accel.cpp:74->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 201 'trunc' 'trunc_ln74_1' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_12 : Operation 202 [1/1] (0.00ns)   --->   "%p_shl11_cast = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %trunc_ln74_1, i1 false)" [cpp/accel/Accel.cpp:74->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 202 'bitconcatenate' 'p_shl11_cast' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_12 : Operation 203 [1/1] (1.41ns)   --->   "%add_ln74_2 = add i10 %p_shl10_cast, %p_shl11_cast" [cpp/accel/Accel.cpp:74->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 203 'add' 'add_ln74_2' <Predicate = (!icmp_ln887)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln1354 = zext i2 %p_097_0_i_i to i3" [cpp/accel/Accel.cpp:75->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 204 'zext' 'zext_ln1354' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_12 : Operation 205 [1/1] (1.16ns)   --->   "%ret_V_12 = sub i3 2, %zext_ln1354" [cpp/accel/Accel.cpp:75->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 205 'sub' 'ret_V_12' <Predicate = (!icmp_ln887)> <Delay = 1.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln215_1 = sext i3 %ret_V_12 to i6" [cpp/accel/Accel.cpp:76->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 206 'sext' 'sext_ln215_1' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_12 : Operation 207 [1/1] (1.33ns)   --->   "%add_ln215 = add i6 %sext_ln215_1, %sext_ln215" [cpp/accel/Accel.cpp:76->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 207 'add' 'add_ln215' <Predicate = (!icmp_ln887)> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node sub_ln215_1)   --->   "%shl_ln215 = shl i6 %add_ln215, 2" [cpp/accel/Accel.cpp:76->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 208 'shl' 'shl_ln215' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_12 : Operation 209 [1/1] (1.35ns) (out node of the LUT)   --->   "%sub_ln215_1 = sub i6 %shl_ln215, %add_ln215" [cpp/accel/Accel.cpp:76->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 209 'sub' 'sub_ln215_1' <Predicate = (!icmp_ln887)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 210 [1/1] (1.06ns)   --->   "br label %.preheader.i.i" [cpp/accel/Accel.cpp:72->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 210 'br' <Predicate = (!icmp_ln887)> <Delay = 1.06>
ST_12 : Operation 211 [1/1] (1.47ns)   --->   "store i5 %sum_0, i5* %conv_out_buffer_m_V_s, align 1" [cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 211 'store' <Predicate = (icmp_ln887)> <Delay = 1.47> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_12 : Operation 212 [1/1] (0.00ns)   --->   "br label %.preheader.i" [cpp/accel/Accel.cpp:93->cpp/accel/Accel.cpp:151]   --->   Operation 212 'br' <Predicate = (icmp_ln887)> <Delay = 0.00>

State 13 <SV = 5> <Delay = 4.36>
ST_13 : Operation 213 [1/1] (0.00ns)   --->   "%sum_1 = phi i5 [ %sum_0, %.preheader.preheader.i.i ], [ %sum_V, %6 ]"   --->   Operation 213 'phi' 'sum_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 214 [1/1] (0.00ns)   --->   "%p_087_0_i_i = phi i2 [ 0, %.preheader.preheader.i.i ], [ %kc_V, %6 ]"   --->   Operation 214 'phi' 'p_087_0_i_i' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 215 [1/1] (0.64ns)   --->   "%icmp_ln887_3 = icmp eq i2 %p_087_0_i_i, -1" [cpp/accel/Accel.cpp:72->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 215 'icmp' 'icmp_ln887_3' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 216 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 216 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 217 [1/1] (1.00ns)   --->   "%kc_V = add i2 %p_087_0_i_i, 1" [cpp/accel/Accel.cpp:72->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 217 'add' 'kc_V' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 218 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_3, label %.loopexit.loopexit, label %6" [cpp/accel/Accel.cpp:72->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 218 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln215_1 = zext i2 %p_087_0_i_i to i4" [cpp/accel/Accel.cpp:74->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 219 'zext' 'zext_ln215_1' <Predicate = (!icmp_ln887_3)> <Delay = 0.00>
ST_13 : Operation 220 [1/1] (1.32ns)   --->   "%ret_V_10 = add i4 %p_084_0_i, %zext_ln215_1" [cpp/accel/Accel.cpp:74->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 220 'add' 'ret_V_10' <Predicate = (!icmp_ln887_3)> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln74_3 = zext i4 %ret_V_10 to i10" [cpp/accel/Accel.cpp:74->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 221 'zext' 'zext_ln74_3' <Predicate = (!icmp_ln887_3)> <Delay = 0.00>
ST_13 : Operation 222 [1/1] (1.41ns)   --->   "%add_ln74_3 = add i10 %zext_ln74_3, %add_ln74_2" [cpp/accel/Accel.cpp:74->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 222 'add' 'add_ln74_3' <Predicate = (!icmp_ln887_3)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln74_4 = zext i10 %add_ln74_3 to i64" [cpp/accel/Accel.cpp:74->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 223 'zext' 'zext_ln74_4' <Predicate = (!icmp_ln887_3)> <Delay = 0.00>
ST_13 : Operation 224 [1/1] (0.00ns)   --->   "%line_buffer_m_V_addr_7 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln74_4" [cpp/accel/Accel.cpp:74->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 224 'getelementptr' 'line_buffer_m_V_addr_7' <Predicate = (!icmp_ln887_3)> <Delay = 0.00>
ST_13 : Operation 225 [2/2] (1.62ns)   --->   "%data_V_1 = load i2* %line_buffer_m_V_addr_7, align 1" [cpp/accel/Accel.cpp:74->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 225 'load' 'data_V_1' <Predicate = (!icmp_ln887_3)> <Delay = 1.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_13 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln215_2 = zext i2 %p_087_0_i_i to i3" [cpp/accel/Accel.cpp:75->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 226 'zext' 'zext_ln215_2' <Predicate = (!icmp_ln887_3)> <Delay = 0.00>
ST_13 : Operation 227 [1/1] (1.16ns)   --->   "%ret_V_11 = sub i3 2, %zext_ln215_2" [cpp/accel/Accel.cpp:75->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 227 'sub' 'ret_V_11' <Predicate = (!icmp_ln887_3)> <Delay = 1.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln215_2 = sext i3 %ret_V_11 to i6" [cpp/accel/Accel.cpp:76->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 228 'sext' 'sext_ln215_2' <Predicate = (!icmp_ln887_3)> <Delay = 0.00>
ST_13 : Operation 229 [1/1] (1.35ns)   --->   "%add_ln215_1 = add i6 %sext_ln215_2, %sub_ln215_1" [cpp/accel/Accel.cpp:76->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 229 'add' 'add_ln215_1' <Predicate = (!icmp_ln887_3)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln215_8 = zext i6 %add_ln215_1 to i64" [cpp/accel/Accel.cpp:76->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 230 'zext' 'zext_ln215_8' <Predicate = (!icmp_ln887_3)> <Delay = 0.00>
ST_13 : Operation 231 [1/1] (0.00ns)   --->   "%conv_params_m_V_addr = getelementptr [18 x i1]* %conv_params_m_V, i64 0, i64 %zext_ln215_8" [cpp/accel/Accel.cpp:76->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 231 'getelementptr' 'conv_params_m_V_addr' <Predicate = (!icmp_ln887_3)> <Delay = 0.00>
ST_13 : Operation 232 [2/2] (1.42ns)   --->   "%conv_params_m_V_load = load i1* %conv_params_m_V_addr, align 1" [cpp/accel/Accel.cpp:76->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 232 'load' 'conv_params_m_V_load' <Predicate = (!icmp_ln887_3)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_13 : Operation 233 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 233 'br' <Predicate = (icmp_ln887_3)> <Delay = 0.00>

State 14 <SV = 6> <Delay = 2.96>
ST_14 : Operation 234 [1/2] (1.62ns)   --->   "%data_V_1 = load i2* %line_buffer_m_V_addr_7, align 1" [cpp/accel/Accel.cpp:74->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 234 'load' 'data_V_1' <Predicate = true> <Delay = 1.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_14 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node sum_V)   --->   "%trunc_ln74_2 = trunc i2 %data_V_1 to i1" [cpp/accel/Accel.cpp:74->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 235 'trunc' 'trunc_ln74_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 236 [1/2] (1.42ns)   --->   "%conv_params_m_V_load = load i1* %conv_params_m_V_addr, align 1" [cpp/accel/Accel.cpp:76->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 236 'load' 'conv_params_m_V_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_14 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node sum_V)   --->   "%ret_V_14 = and i1 %trunc_ln74_2, %conv_params_m_V_load" [cpp/accel/Accel.cpp:76->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 237 'and' 'ret_V_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node sum_V)   --->   "%tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %data_V_1, i32 1)" [cpp/accel/Accel.cpp:76->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 238 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node sum_V)   --->   "%xor_ln841 = xor i1 %ret_V_14, %tmp_14" [cpp/accel/Accel.cpp:76->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 239 'xor' 'xor_ln841' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node sum_V)   --->   "%p_Result_s = call i2 @_ssdm_op_BitSet.i2.i2.i32.i1(i2 %data_V_1, i32 1, i1 %xor_ln841)" [cpp/accel/Accel.cpp:76->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 240 'bitset' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node sum_V)   --->   "%sext_ln700 = sext i2 %p_Result_s to i5" [cpp/accel/Accel.cpp:77->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 241 'sext' 'sext_ln700' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 242 [1/1] (1.33ns) (out node of the LUT)   --->   "%sum_V = add i5 %sext_ln700, %sum_1" [cpp/accel/Accel.cpp:77->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 242 'add' 'sum_V' <Predicate = true> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 243 [1/1] (0.00ns)   --->   "br label %.preheader.i.i" [cpp/accel/Accel.cpp:72->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 243 'br' <Predicate = true> <Delay = 0.00>

State 15 <SV = 3> <Delay = 6.85>
ST_15 : Operation 244 [1/1] (0.00ns)   --->   "%p_0198_0 = phi i4 [ %bank_V_2, %_ifconv16 ], [ 0, %conv_word.exit.preheader ]"   --->   Operation 244 'phi' 'p_0198_0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 245 [1/1] (1.08ns)   --->   "%icmp_ln155 = icmp eq i4 %p_0198_0, -8" [cpp/accel/Accel.cpp:155]   --->   Operation 245 'icmp' 'icmp_ln155' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 246 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 246 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 247 [1/1] (1.32ns)   --->   "%bank_V_2 = add i4 %p_0198_0, 1" [cpp/accel/Accel.cpp:155]   --->   Operation 247 'add' 'bank_V_2' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 248 [1/1] (0.00ns)   --->   "br i1 %icmp_ln155, label %12, label %7" [cpp/accel/Accel.cpp:155]   --->   Operation 248 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 249 [1/1] (0.00ns)   --->   "%lhs_V = zext i4 %p_0198_0 to i6" [cpp/accel/Accel.cpp:158]   --->   Operation 249 'zext' 'lhs_V' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_15 : Operation 250 [1/1] (1.33ns)   --->   "%ret_V_15 = sub i6 %lhs_V, %rhs_V" [cpp/accel/Accel.cpp:158]   --->   Operation 250 'sub' 'ret_V_15' <Predicate = (!icmp_ln155)> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %ret_V_15, i32 5)" [cpp/accel/Accel.cpp:159]   --->   Operation 251 'bitselect' 'tmp_10' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_15 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln544_5 = zext i4 %p_0198_0 to i64" [cpp/accel/Accel.cpp:163]   --->   Operation 252 'zext' 'zext_ln544_5' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_15 : Operation 253 [1/1] (1.33ns)   --->   "%add_ln180_9 = add i6 %zext_ln215_4, %lhs_V" [cpp/accel/Accel.cpp:181]   --->   Operation 253 'add' 'add_ln180_9' <Predicate = (!icmp_ln155)> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 254 [1/1] (0.00ns)   --->   "%p_shl_cast = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %add_ln180_9, i3 0)" [cpp/accel/Accel.cpp:181]   --->   Operation 254 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_15 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_11 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln180_9, i1 false)" [cpp/accel/Accel.cpp:181]   --->   Operation 255 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_15 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln180_18 = zext i7 %tmp_11 to i9" [cpp/accel/Accel.cpp:181]   --->   Operation 256 'zext' 'zext_ln180_18' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_15 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln180_19 = zext i7 %tmp_11 to i10" [cpp/accel/Accel.cpp:181]   --->   Operation 257 'zext' 'zext_ln180_19' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_15 : Operation 258 [1/1] (1.40ns)   --->   "%add_ln180_10 = add i9 %zext_ln180_18, %p_shl_cast" [cpp/accel/Accel.cpp:181]   --->   Operation 258 'add' 'add_ln180_10' <Predicate = (!icmp_ln155)> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln180_20 = zext i9 %add_ln180_10 to i64" [cpp/accel/Accel.cpp:181]   --->   Operation 259 'zext' 'zext_ln180_20' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_15 : Operation 260 [1/1] (0.00ns)   --->   "%word_buffer_m_V_addr_7 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_20" [cpp/accel/Accel.cpp:184]   --->   Operation 260 'getelementptr' 'word_buffer_m_V_addr_7' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_15 : Operation 261 [1/1] (1.40ns)   --->   "%add_ln185 = add i9 9, %add_ln180_10" [cpp/accel/Accel.cpp:185]   --->   Operation 261 'add' 'add_ln185' <Predicate = (!icmp_ln155)> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln185 = zext i9 %add_ln185 to i64" [cpp/accel/Accel.cpp:185]   --->   Operation 262 'zext' 'zext_ln185' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_15 : Operation 263 [1/1] (0.00ns)   --->   "%word_buffer_m_V_addr_8 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln185" [cpp/accel/Accel.cpp:185]   --->   Operation 263 'getelementptr' 'word_buffer_m_V_addr_8' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_15 : Operation 264 [1/1] (0.00ns)   --->   "%trunc_ln180_1 = trunc i6 %add_ln180_9 to i5" [cpp/accel/Accel.cpp:163]   --->   Operation 264 'trunc' 'trunc_ln180_1' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_15 : Operation 265 [1/1] (0.00ns)   --->   "%p_shl12_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %trunc_ln180_1, i5 0)" [cpp/accel/Accel.cpp:163]   --->   Operation 265 'bitconcatenate' 'p_shl12_cast' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_15 : Operation 266 [1/1] (1.41ns)   --->   "%sub_ln180_1 = sub i10 %p_shl12_cast, %zext_ln180_19" [cpp/accel/Accel.cpp:163]   --->   Operation 266 'sub' 'sub_ln180_1' <Predicate = (!icmp_ln155)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln180_21 = zext i10 %sub_ln180_1 to i64" [cpp/accel/Accel.cpp:163]   --->   Operation 267 'zext' 'zext_ln180_21' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_15 : Operation 268 [1/1] (0.00ns)   --->   "%line_buffer_m_V_addr_5 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_21" [cpp/accel/Accel.cpp:165]   --->   Operation 268 'getelementptr' 'line_buffer_m_V_addr_5' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_15 : Operation 269 [1/1] (1.41ns)   --->   "%add_ln180_11 = add i10 9, %sub_ln180_1" [cpp/accel/Accel.cpp:166]   --->   Operation 269 'add' 'add_ln180_11' <Predicate = (!icmp_ln155)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln180_22 = zext i10 %add_ln180_11 to i64" [cpp/accel/Accel.cpp:166]   --->   Operation 270 'zext' 'zext_ln180_22' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_15 : Operation 271 [1/1] (0.00ns)   --->   "%line_buffer_m_V_addr_8 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_22" [cpp/accel/Accel.cpp:166]   --->   Operation 271 'getelementptr' 'line_buffer_m_V_addr_8' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_15 : Operation 272 [1/1] (1.41ns)   --->   "%add_ln180_12 = add i10 10, %sub_ln180_1" [cpp/accel/Accel.cpp:181]   --->   Operation 272 'add' 'add_ln180_12' <Predicate = (!icmp_ln155)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln180_23 = zext i10 %add_ln180_12 to i64" [cpp/accel/Accel.cpp:181]   --->   Operation 273 'zext' 'zext_ln180_23' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_15 : Operation 274 [1/1] (0.00ns)   --->   "%line_buffer_m_V_addr_9 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_23" [cpp/accel/Accel.cpp:184]   --->   Operation 274 'getelementptr' 'line_buffer_m_V_addr_9' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_15 : Operation 275 [1/1] (1.41ns)   --->   "%add_ln180_13 = add i10 19, %sub_ln180_1" [cpp/accel/Accel.cpp:185]   --->   Operation 275 'add' 'add_ln180_13' <Predicate = (!icmp_ln155)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln180_24 = zext i10 %add_ln180_13 to i64" [cpp/accel/Accel.cpp:185]   --->   Operation 276 'zext' 'zext_ln180_24' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_15 : Operation 277 [1/1] (0.00ns)   --->   "%line_buffer_m_V_addr_10 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_24" [cpp/accel/Accel.cpp:185]   --->   Operation 277 'getelementptr' 'line_buffer_m_V_addr_10' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_15 : Operation 278 [1/1] (0.00ns)   --->   "br i1 %tmp_10, label %.preheader.preheader, label %.preheader928.preheader" [cpp/accel/Accel.cpp:159]   --->   Operation 278 'br' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_15 : Operation 279 [1/1] (1.35ns)   --->   "%add_ln180_14 = add i6 %ret_V_15, %zext_ln215_4" [cpp/accel/Accel.cpp:163]   --->   Operation 279 'add' 'add_ln180_14' <Predicate = (!icmp_ln155 & !tmp_10)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 280 [1/1] (0.00ns)   --->   "%p_shl14_cast = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %add_ln180_14, i3 0)" [cpp/accel/Accel.cpp:163]   --->   Operation 280 'bitconcatenate' 'p_shl14_cast' <Predicate = (!icmp_ln155 & !tmp_10)> <Delay = 0.00>
ST_15 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_13 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln180_14, i1 false)" [cpp/accel/Accel.cpp:163]   --->   Operation 281 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln155 & !tmp_10)> <Delay = 0.00>
ST_15 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln180_25 = zext i7 %tmp_13 to i9" [cpp/accel/Accel.cpp:163]   --->   Operation 282 'zext' 'zext_ln180_25' <Predicate = (!icmp_ln155 & !tmp_10)> <Delay = 0.00>
ST_15 : Operation 283 [1/1] (1.40ns)   --->   "%add_ln180_15 = add i9 %p_shl14_cast, %zext_ln180_25" [cpp/accel/Accel.cpp:163]   --->   Operation 283 'add' 'add_ln180_15' <Predicate = (!icmp_ln155 & !tmp_10)> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln180_26 = zext i9 %add_ln180_15 to i64" [cpp/accel/Accel.cpp:163]   --->   Operation 284 'zext' 'zext_ln180_26' <Predicate = (!icmp_ln155 & !tmp_10)> <Delay = 0.00>
ST_15 : Operation 285 [1/1] (0.00ns)   --->   "%word_buffer_m_V_addr_3 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_26" [cpp/accel/Accel.cpp:165]   --->   Operation 285 'getelementptr' 'word_buffer_m_V_addr_3' <Predicate = (!icmp_ln155 & !tmp_10)> <Delay = 0.00>
ST_15 : Operation 286 [1/1] (1.40ns)   --->   "%add_ln166 = add i9 %add_ln180_15, 9" [cpp/accel/Accel.cpp:166]   --->   Operation 286 'add' 'add_ln166' <Predicate = (!icmp_ln155 & !tmp_10)> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 287 [1/1] (0.00ns)   --->   "%zext_ln166 = zext i9 %add_ln166 to i64" [cpp/accel/Accel.cpp:166]   --->   Operation 287 'zext' 'zext_ln166' <Predicate = (!icmp_ln155 & !tmp_10)> <Delay = 0.00>
ST_15 : Operation 288 [1/1] (0.00ns)   --->   "%word_buffer_m_V_addr_4 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln166" [cpp/accel/Accel.cpp:166]   --->   Operation 288 'getelementptr' 'word_buffer_m_V_addr_4' <Predicate = (!icmp_ln155 & !tmp_10)> <Delay = 0.00>
ST_15 : Operation 289 [1/1] (1.06ns)   --->   "br label %.preheader928" [cpp/accel/Accel.cpp:161]   --->   Operation 289 'br' <Predicate = (!icmp_ln155 & !tmp_10)> <Delay = 1.06>
ST_15 : Operation 290 [1/1] (1.35ns)   --->   "%ret_V_9 = add i6 8, %ret_V_15" [cpp/accel/Accel.cpp:171]   --->   Operation 290 'add' 'ret_V_9' <Predicate = (!icmp_ln155 & tmp_10)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln171 = sext i6 %ret_V_9 to i7" [cpp/accel/Accel.cpp:171]   --->   Operation 291 'sext' 'sext_ln171' <Predicate = (!icmp_ln155 & tmp_10)> <Delay = 0.00>
ST_15 : Operation 292 [1/1] (1.35ns)   --->   "%add_ln171 = add i7 %zext_ln215_3, %sext_ln171" [cpp/accel/Accel.cpp:171]   --->   Operation 292 'add' 'add_ln171' <Predicate = (!icmp_ln155 & tmp_10)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 293 [1/1] (0.00ns)   --->   "%trunc_ln171 = trunc i7 %add_ln171 to i6" [cpp/accel/Accel.cpp:171]   --->   Operation 293 'trunc' 'trunc_ln171' <Predicate = (!icmp_ln155 & tmp_10)> <Delay = 0.00>
ST_15 : Operation 294 [1/1] (0.00ns)   --->   "%p_shl16_cast = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %trunc_ln171, i3 0)" [cpp/accel/Accel.cpp:171]   --->   Operation 294 'bitconcatenate' 'p_shl16_cast' <Predicate = (!icmp_ln155 & tmp_10)> <Delay = 0.00>
ST_15 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_12 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %add_ln171, i1 false)" [cpp/accel/Accel.cpp:171]   --->   Operation 295 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln155 & tmp_10)> <Delay = 0.00>
ST_15 : Operation 296 [1/1] (0.00ns)   --->   "%sext_ln171_1 = sext i8 %tmp_12 to i9" [cpp/accel/Accel.cpp:171]   --->   Operation 296 'sext' 'sext_ln171_1' <Predicate = (!icmp_ln155 & tmp_10)> <Delay = 0.00>
ST_15 : Operation 297 [1/1] (1.40ns)   --->   "%add_ln171_1 = add i9 %sext_ln171_1, %p_shl16_cast" [cpp/accel/Accel.cpp:171]   --->   Operation 297 'add' 'add_ln171_1' <Predicate = (!icmp_ln155 & tmp_10)> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln171 = zext i9 %add_ln171_1 to i64" [cpp/accel/Accel.cpp:171]   --->   Operation 298 'zext' 'zext_ln171' <Predicate = (!icmp_ln155 & tmp_10)> <Delay = 0.00>
ST_15 : Operation 299 [1/1] (0.00ns)   --->   "%old_word_buffer_m_V_6 = getelementptr [160 x i2]* %old_word_buffer_m_V, i64 0, i64 %zext_ln171" [cpp/accel/Accel.cpp:173]   --->   Operation 299 'getelementptr' 'old_word_buffer_m_V_6' <Predicate = (!icmp_ln155 & tmp_10)> <Delay = 0.00>
ST_15 : Operation 300 [1/1] (1.40ns)   --->   "%add_ln174 = add i9 9, %add_ln171_1" [cpp/accel/Accel.cpp:174]   --->   Operation 300 'add' 'add_ln174' <Predicate = (!icmp_ln155 & tmp_10)> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i9 %add_ln174 to i64" [cpp/accel/Accel.cpp:174]   --->   Operation 301 'zext' 'zext_ln174' <Predicate = (!icmp_ln155 & tmp_10)> <Delay = 0.00>
ST_15 : Operation 302 [1/1] (0.00ns)   --->   "%old_word_buffer_m_V_7 = getelementptr [160 x i2]* %old_word_buffer_m_V, i64 0, i64 %zext_ln174" [cpp/accel/Accel.cpp:174]   --->   Operation 302 'getelementptr' 'old_word_buffer_m_V_7' <Predicate = (!icmp_ln155 & tmp_10)> <Delay = 0.00>
ST_15 : Operation 303 [1/1] (1.06ns)   --->   "br label %.preheader" [cpp/accel/Accel.cpp:169]   --->   Operation 303 'br' <Predicate = (!icmp_ln155 & tmp_10)> <Delay = 1.06>
ST_15 : Operation 304 [1/1] (0.00ns)   --->   "ret void" [cpp/accel/Accel.cpp:192]   --->   Operation 304 'ret' <Predicate = (icmp_ln155)> <Delay = 0.00>

State 16 <SV = 4> <Delay = 2.87>
ST_16 : Operation 305 [1/1] (0.00ns)   --->   "%p_0324_0 = phi i4 [ %cc_V_6, %8 ], [ 1, %.preheader928.preheader ]"   --->   Operation 305 'phi' 'p_0324_0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 306 [1/1] (1.08ns)   --->   "%icmp_ln161 = icmp eq i4 %p_0324_0, -7" [cpp/accel/Accel.cpp:161]   --->   Operation 306 'icmp' 'icmp_ln161' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 307 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 307 'speclooptripcount' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 308 [1/1] (0.00ns)   --->   "br i1 %icmp_ln161, label %_ifconv8, label %8" [cpp/accel/Accel.cpp:161]   --->   Operation 308 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln180_29 = zext i4 %p_0324_0 to i9" [cpp/accel/Accel.cpp:163]   --->   Operation 309 'zext' 'zext_ln180_29' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_16 : Operation 310 [1/1] (1.40ns)   --->   "%add_ln180_16 = add i9 %add_ln180_15, %zext_ln180_29" [cpp/accel/Accel.cpp:163]   --->   Operation 310 'add' 'add_ln180_16' <Predicate = (!icmp_ln161)> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln180_30 = zext i9 %add_ln180_16 to i64" [cpp/accel/Accel.cpp:163]   --->   Operation 311 'zext' 'zext_ln180_30' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_16 : Operation 312 [1/1] (0.00ns)   --->   "%word_buffer_m_V_addr_1 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_30" [cpp/accel/Accel.cpp:163]   --->   Operation 312 'getelementptr' 'word_buffer_m_V_addr_1' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_16 : Operation 313 [2/2] (1.46ns)   --->   "%word_buffer_m_V_load_2 = load i2* %word_buffer_m_V_addr_1, align 1" [cpp/accel/Accel.cpp:163]   --->   Operation 313 'load' 'word_buffer_m_V_load_2' <Predicate = (!icmp_ln161)> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_16 : Operation 314 [1/1] (0.00ns)   --->   "%lb_addr_2 = getelementptr [8 x i1]* %lb, i64 0, i64 %zext_ln544_5" [cpp/accel/Accel.cpp:165]   --->   Operation 314 'getelementptr' 'lb_addr_2' <Predicate = (icmp_ln161)> <Delay = 0.00>
ST_16 : Operation 315 [2/2] (1.42ns)   --->   "%lb_load_2 = load i1* %lb_addr_2, align 1" [cpp/accel/Accel.cpp:165]   --->   Operation 315 'load' 'lb_load_2' <Predicate = (icmp_ln161)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_16 : Operation 316 [2/2] (1.46ns)   --->   "%word_buffer_m_V_load_3 = load i2* %word_buffer_m_V_addr_3, align 1" [cpp/accel/Accel.cpp:165]   --->   Operation 316 'load' 'word_buffer_m_V_load_3' <Predicate = (icmp_ln161)> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_16 : Operation 317 [1/1] (0.00ns)   --->   "%rb_addr_1 = getelementptr [8 x i1]* %rb, i64 0, i64 %zext_ln544_5" [cpp/accel/Accel.cpp:166]   --->   Operation 317 'getelementptr' 'rb_addr_1' <Predicate = (icmp_ln161)> <Delay = 0.00>
ST_16 : Operation 318 [2/2] (1.42ns)   --->   "%rb_load_2 = load i1* %rb_addr_1, align 1" [cpp/accel/Accel.cpp:166]   --->   Operation 318 'load' 'rb_load_2' <Predicate = (icmp_ln161)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_16 : Operation 319 [2/2] (1.46ns)   --->   "%word_buffer_m_V_load_5 = load i2* %word_buffer_m_V_addr_4, align 1" [cpp/accel/Accel.cpp:166]   --->   Operation 319 'load' 'word_buffer_m_V_load_5' <Predicate = (icmp_ln161)> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>

State 17 <SV = 5> <Delay = 3.09>
ST_17 : Operation 320 [1/1] (0.00ns)   --->   "%zext_ln180_28 = zext i4 %p_0324_0 to i10" [cpp/accel/Accel.cpp:163]   --->   Operation 320 'zext' 'zext_ln180_28' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 321 [1/1] (1.41ns)   --->   "%add_ln180_17 = add i10 %sub_ln180_1, %zext_ln180_28" [cpp/accel/Accel.cpp:163]   --->   Operation 321 'add' 'add_ln180_17' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln180_31 = zext i10 %add_ln180_17 to i64" [cpp/accel/Accel.cpp:163]   --->   Operation 322 'zext' 'zext_ln180_31' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 323 [1/1] (0.00ns)   --->   "%line_buffer_m_V_addr_1 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_31" [cpp/accel/Accel.cpp:163]   --->   Operation 323 'getelementptr' 'line_buffer_m_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 324 [1/2] (1.46ns)   --->   "%word_buffer_m_V_load_2 = load i2* %word_buffer_m_V_addr_1, align 1" [cpp/accel/Accel.cpp:163]   --->   Operation 324 'load' 'word_buffer_m_V_load_2' <Predicate = true> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_17 : Operation 325 [1/1] (1.62ns)   --->   "store i2 %word_buffer_m_V_load_2, i2* %line_buffer_m_V_addr_1, align 1" [cpp/accel/Accel.cpp:163]   --->   Operation 325 'store' <Predicate = true> <Delay = 1.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_17 : Operation 326 [1/1] (1.32ns)   --->   "%cc_V_6 = add i4 %p_0324_0, 1" [cpp/accel/Accel.cpp:161]   --->   Operation 326 'add' 'cc_V_6' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 327 [1/1] (0.00ns)   --->   "br label %.preheader928" [cpp/accel/Accel.cpp:161]   --->   Operation 327 'br' <Predicate = true> <Delay = 0.00>

State 18 <SV = 5> <Delay = 4.77>
ST_18 : Operation 328 [1/2] (1.42ns)   --->   "%lb_load_2 = load i1* %lb_addr_2, align 1" [cpp/accel/Accel.cpp:165]   --->   Operation 328 'load' 'lb_load_2' <Predicate = (!tmp_10)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_18 : Operation 329 [1/2] (1.46ns)   --->   "%word_buffer_m_V_load_3 = load i2* %word_buffer_m_V_addr_3, align 1" [cpp/accel/Accel.cpp:165]   --->   Operation 329 'load' 'word_buffer_m_V_load_3' <Predicate = (!tmp_10)> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_18 : Operation 330 [1/1] (0.62ns)   --->   "%select_ln165 = select i1 %lb_load_2, i2 0, i2 %word_buffer_m_V_load_3" [cpp/accel/Accel.cpp:165]   --->   Operation 330 'select' 'select_ln165' <Predicate = (!tmp_10)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 331 [1/1] (1.62ns)   --->   "store i2 %select_ln165, i2* %line_buffer_m_V_addr_5, align 1" [cpp/accel/Accel.cpp:165]   --->   Operation 331 'store' <Predicate = (!tmp_10)> <Delay = 1.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_18 : Operation 332 [1/2] (1.42ns)   --->   "%rb_load_2 = load i1* %rb_addr_1, align 1" [cpp/accel/Accel.cpp:166]   --->   Operation 332 'load' 'rb_load_2' <Predicate = (!tmp_10)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_18 : Operation 333 [1/2] (1.46ns)   --->   "%word_buffer_m_V_load_5 = load i2* %word_buffer_m_V_addr_4, align 1" [cpp/accel/Accel.cpp:166]   --->   Operation 333 'load' 'word_buffer_m_V_load_5' <Predicate = (!tmp_10)> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_18 : Operation 334 [1/1] (0.62ns)   --->   "%select_ln166 = select i1 %rb_load_2, i2 0, i2 %word_buffer_m_V_load_5" [cpp/accel/Accel.cpp:166]   --->   Operation 334 'select' 'select_ln166' <Predicate = (!tmp_10)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 335 [1/1] (1.06ns)   --->   "br label %9" [cpp/accel/Accel.cpp:167]   --->   Operation 335 'br' <Predicate = (!tmp_10)> <Delay = 1.06>
ST_18 : Operation 336 [1/2] (1.42ns)   --->   "%lb_load_3 = load i1* %lb_addr_3, align 1" [cpp/accel/Accel.cpp:173]   --->   Operation 336 'load' 'lb_load_3' <Predicate = (tmp_10)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_18 : Operation 337 [1/2] (1.46ns)   --->   "%old_word_buffer_m_V_10 = load i2* %old_word_buffer_m_V_6, align 1" [cpp/accel/Accel.cpp:173]   --->   Operation 337 'load' 'old_word_buffer_m_V_10' <Predicate = (tmp_10)> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_18 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node select_ln173)   --->   "%or_ln173 = or i1 %lb_load_3, %first_wrd" [cpp/accel/Accel.cpp:173]   --->   Operation 338 'or' 'or_ln173' <Predicate = (tmp_10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 339 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln173 = select i1 %or_ln173, i2 0, i2 %old_word_buffer_m_V_10" [cpp/accel/Accel.cpp:173]   --->   Operation 339 'select' 'select_ln173' <Predicate = (tmp_10)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 340 [1/1] (1.62ns)   --->   "store i2 %select_ln173, i2* %line_buffer_m_V_addr_5, align 1" [cpp/accel/Accel.cpp:173]   --->   Operation 340 'store' <Predicate = (tmp_10)> <Delay = 1.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_18 : Operation 341 [1/2] (1.42ns)   --->   "%rb_load_3 = load i1* %rb_addr_3, align 1" [cpp/accel/Accel.cpp:174]   --->   Operation 341 'load' 'rb_load_3' <Predicate = (tmp_10)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_18 : Operation 342 [1/2] (1.46ns)   --->   "%old_word_buffer_m_V_11 = load i2* %old_word_buffer_m_V_7, align 1" [cpp/accel/Accel.cpp:174]   --->   Operation 342 'load' 'old_word_buffer_m_V_11' <Predicate = (tmp_10)> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_18 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node select_ln174)   --->   "%or_ln174 = or i1 %rb_load_3, %first_wrd" [cpp/accel/Accel.cpp:174]   --->   Operation 343 'or' 'or_ln174' <Predicate = (tmp_10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 344 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln174 = select i1 %or_ln174, i2 0, i2 %old_word_buffer_m_V_11" [cpp/accel/Accel.cpp:174]   --->   Operation 344 'select' 'select_ln174' <Predicate = (tmp_10)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 345 [1/1] (1.06ns)   --->   "br label %9"   --->   Operation 345 'br' <Predicate = (tmp_10)> <Delay = 1.06>
ST_18 : Operation 346 [1/1] (0.00ns)   --->   "%storemerge1 = phi i2 [ %select_ln174, %_ifconv11 ], [ %select_ln166, %_ifconv8 ]" [cpp/accel/Accel.cpp:174]   --->   Operation 346 'phi' 'storemerge1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 347 [1/1] (1.62ns)   --->   "store i2 %storemerge1, i2* %line_buffer_m_V_addr_8, align 1" [cpp/accel/Accel.cpp:166]   --->   Operation 347 'store' <Predicate = true> <Delay = 1.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_18 : Operation 348 [1/1] (1.06ns)   --->   "br label %10" [cpp/accel/Accel.cpp:179]   --->   Operation 348 'br' <Predicate = true> <Delay = 1.06>

State 19 <SV = 4> <Delay = 2.87>
ST_19 : Operation 349 [1/1] (0.00ns)   --->   "%p_0284_0 = phi i4 [ %cc_V_4, %_ifconv6 ], [ 1, %.preheader.preheader ]"   --->   Operation 349 'phi' 'p_0284_0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 350 [1/1] (1.08ns)   --->   "%icmp_ln169 = icmp eq i4 %p_0284_0, -7" [cpp/accel/Accel.cpp:169]   --->   Operation 350 'icmp' 'icmp_ln169' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 351 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 351 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 352 [1/1] (0.00ns)   --->   "br i1 %icmp_ln169, label %_ifconv11, label %_ifconv6" [cpp/accel/Accel.cpp:169]   --->   Operation 352 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 353 [1/1] (0.00ns)   --->   "%zext_ln171_2 = zext i4 %p_0284_0 to i9" [cpp/accel/Accel.cpp:171]   --->   Operation 353 'zext' 'zext_ln171_2' <Predicate = (!icmp_ln169 & !first_wrd)> <Delay = 0.00>
ST_19 : Operation 354 [1/1] (1.40ns)   --->   "%add_ln171_2 = add i9 %add_ln171_1, %zext_ln171_2" [cpp/accel/Accel.cpp:171]   --->   Operation 354 'add' 'add_ln171_2' <Predicate = (!icmp_ln169 & !first_wrd)> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 355 [1/1] (0.00ns)   --->   "%zext_ln171_3 = zext i9 %add_ln171_2 to i64" [cpp/accel/Accel.cpp:171]   --->   Operation 355 'zext' 'zext_ln171_3' <Predicate = (!icmp_ln169 & !first_wrd)> <Delay = 0.00>
ST_19 : Operation 356 [1/1] (0.00ns)   --->   "%old_word_buffer_m_V_8 = getelementptr [160 x i2]* %old_word_buffer_m_V, i64 0, i64 %zext_ln171_3" [cpp/accel/Accel.cpp:171]   --->   Operation 356 'getelementptr' 'old_word_buffer_m_V_8' <Predicate = (!icmp_ln169 & !first_wrd)> <Delay = 0.00>
ST_19 : Operation 357 [2/2] (1.46ns)   --->   "%old_word_buffer_m_V_9 = load i2* %old_word_buffer_m_V_8, align 1" [cpp/accel/Accel.cpp:171]   --->   Operation 357 'load' 'old_word_buffer_m_V_9' <Predicate = (!icmp_ln169 & !first_wrd)> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_19 : Operation 358 [1/1] (0.00ns)   --->   "%lb_addr_3 = getelementptr [8 x i1]* %lb, i64 0, i64 %zext_ln544_5" [cpp/accel/Accel.cpp:173]   --->   Operation 358 'getelementptr' 'lb_addr_3' <Predicate = (icmp_ln169)> <Delay = 0.00>
ST_19 : Operation 359 [2/2] (1.42ns)   --->   "%lb_load_3 = load i1* %lb_addr_3, align 1" [cpp/accel/Accel.cpp:173]   --->   Operation 359 'load' 'lb_load_3' <Predicate = (icmp_ln169)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_19 : Operation 360 [2/2] (1.46ns)   --->   "%old_word_buffer_m_V_10 = load i2* %old_word_buffer_m_V_6, align 1" [cpp/accel/Accel.cpp:173]   --->   Operation 360 'load' 'old_word_buffer_m_V_10' <Predicate = (icmp_ln169)> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_19 : Operation 361 [1/1] (0.00ns)   --->   "%rb_addr_3 = getelementptr [8 x i1]* %rb, i64 0, i64 %zext_ln544_5" [cpp/accel/Accel.cpp:174]   --->   Operation 361 'getelementptr' 'rb_addr_3' <Predicate = (icmp_ln169)> <Delay = 0.00>
ST_19 : Operation 362 [2/2] (1.42ns)   --->   "%rb_load_3 = load i1* %rb_addr_3, align 1" [cpp/accel/Accel.cpp:174]   --->   Operation 362 'load' 'rb_load_3' <Predicate = (icmp_ln169)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_19 : Operation 363 [2/2] (1.46ns)   --->   "%old_word_buffer_m_V_11 = load i2* %old_word_buffer_m_V_7, align 1" [cpp/accel/Accel.cpp:174]   --->   Operation 363 'load' 'old_word_buffer_m_V_11' <Predicate = (icmp_ln169)> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>

State 20 <SV = 5> <Delay = 3.71>
ST_20 : Operation 364 [1/1] (0.00ns)   --->   "%zext_ln171_1 = zext i4 %p_0284_0 to i10" [cpp/accel/Accel.cpp:171]   --->   Operation 364 'zext' 'zext_ln171_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 365 [1/1] (1.41ns)   --->   "%add_ln180_18 = add i10 %sub_ln180_1, %zext_ln171_1" [cpp/accel/Accel.cpp:171]   --->   Operation 365 'add' 'add_ln180_18' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln180_27 = zext i10 %add_ln180_18 to i64" [cpp/accel/Accel.cpp:171]   --->   Operation 366 'zext' 'zext_ln180_27' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 367 [1/1] (0.00ns)   --->   "%line_buffer_m_V_addr_6 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_27" [cpp/accel/Accel.cpp:171]   --->   Operation 367 'getelementptr' 'line_buffer_m_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 368 [1/2] (1.46ns)   --->   "%old_word_buffer_m_V_9 = load i2* %old_word_buffer_m_V_8, align 1" [cpp/accel/Accel.cpp:171]   --->   Operation 368 'load' 'old_word_buffer_m_V_9' <Predicate = (!first_wrd)> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_20 : Operation 369 [1/1] (0.62ns)   --->   "%select_ln879_2 = select i1 %first_wrd, i2 0, i2 %old_word_buffer_m_V_9" [cpp/accel/Accel.cpp:118]   --->   Operation 369 'select' 'select_ln879_2' <Predicate = true> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 370 [1/1] (1.62ns)   --->   "store i2 %select_ln879_2, i2* %line_buffer_m_V_addr_6, align 1" [cpp/accel/Accel.cpp:171]   --->   Operation 370 'store' <Predicate = true> <Delay = 1.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_20 : Operation 371 [1/1] (1.32ns)   --->   "%cc_V_4 = add i4 %p_0284_0, 1" [cpp/accel/Accel.cpp:169]   --->   Operation 371 'add' 'cc_V_4' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 372 [1/1] (0.00ns)   --->   "br label %.preheader" [cpp/accel/Accel.cpp:169]   --->   Operation 372 'br' <Predicate = true> <Delay = 0.00>

State 21 <SV = 6> <Delay = 2.87>
ST_21 : Operation 373 [1/1] (0.00ns)   --->   "%p_0501_0 = phi i4 [ 1, %9 ], [ %cc_V_7, %11 ]"   --->   Operation 373 'phi' 'p_0501_0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 374 [1/1] (1.08ns)   --->   "%icmp_ln179 = icmp eq i4 %p_0501_0, -7" [cpp/accel/Accel.cpp:179]   --->   Operation 374 'icmp' 'icmp_ln179' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 375 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 375 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 376 [1/1] (0.00ns)   --->   "br i1 %icmp_ln179, label %_ifconv16, label %11" [cpp/accel/Accel.cpp:179]   --->   Operation 376 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 377 [1/1] (0.00ns)   --->   "%zext_ln180_32 = zext i4 %p_0501_0 to i10" [cpp/accel/Accel.cpp:181]   --->   Operation 377 'zext' 'zext_ln180_32' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_21 : Operation 378 [1/1] (0.00ns)   --->   "%zext_ln180_33 = zext i4 %p_0501_0 to i9" [cpp/accel/Accel.cpp:181]   --->   Operation 378 'zext' 'zext_ln180_33' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_21 : Operation 379 [1/1] (1.40ns)   --->   "%add_ln180_19 = add i9 %add_ln180_10, %zext_ln180_33" [cpp/accel/Accel.cpp:181]   --->   Operation 379 'add' 'add_ln180_19' <Predicate = (!icmp_ln179)> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 380 [1/1] (0.00ns)   --->   "%zext_ln180_34 = zext i9 %add_ln180_19 to i64" [cpp/accel/Accel.cpp:181]   --->   Operation 380 'zext' 'zext_ln180_34' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_21 : Operation 381 [1/1] (0.00ns)   --->   "%word_buffer_m_V_addr_6 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_34" [cpp/accel/Accel.cpp:181]   --->   Operation 381 'getelementptr' 'word_buffer_m_V_addr_6' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_21 : Operation 382 [1/1] (1.41ns)   --->   "%add_ln180_20 = add i10 %add_ln180_12, %zext_ln180_32" [cpp/accel/Accel.cpp:181]   --->   Operation 382 'add' 'add_ln180_20' <Predicate = (!icmp_ln179)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 383 [2/2] (1.46ns)   --->   "%word_buffer_m_V_load_6 = load i2* %word_buffer_m_V_addr_6, align 1" [cpp/accel/Accel.cpp:181]   --->   Operation 383 'load' 'word_buffer_m_V_load_6' <Predicate = (!icmp_ln179)> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_21 : Operation 384 [1/1] (1.32ns)   --->   "%cc_V_7 = add i4 %p_0501_0, 1" [cpp/accel/Accel.cpp:179]   --->   Operation 384 'add' 'cc_V_7' <Predicate = (!icmp_ln179)> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 385 [1/1] (0.00ns)   --->   "%lb_addr_4 = getelementptr [8 x i1]* %lb, i64 0, i64 %zext_ln544_5" [cpp/accel/Accel.cpp:184]   --->   Operation 385 'getelementptr' 'lb_addr_4' <Predicate = (icmp_ln179)> <Delay = 0.00>
ST_21 : Operation 386 [2/2] (1.42ns)   --->   "%lb_load_4 = load i1* %lb_addr_4, align 1" [cpp/accel/Accel.cpp:184]   --->   Operation 386 'load' 'lb_load_4' <Predicate = (icmp_ln179)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_21 : Operation 387 [2/2] (1.46ns)   --->   "%word_buffer_m_V_load_7 = load i2* %word_buffer_m_V_addr_7, align 1" [cpp/accel/Accel.cpp:184]   --->   Operation 387 'load' 'word_buffer_m_V_load_7' <Predicate = (icmp_ln179)> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_21 : Operation 388 [1/1] (0.00ns)   --->   "%rb_addr_4 = getelementptr [8 x i1]* %rb, i64 0, i64 %zext_ln544_5" [cpp/accel/Accel.cpp:185]   --->   Operation 388 'getelementptr' 'rb_addr_4' <Predicate = (icmp_ln179)> <Delay = 0.00>
ST_21 : Operation 389 [2/2] (1.42ns)   --->   "%rb_load_4 = load i1* %rb_addr_4, align 1" [cpp/accel/Accel.cpp:185]   --->   Operation 389 'load' 'rb_load_4' <Predicate = (icmp_ln179)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_21 : Operation 390 [2/2] (1.46ns)   --->   "%word_buffer_m_V_load_8 = load i2* %word_buffer_m_V_addr_8, align 1" [cpp/accel/Accel.cpp:185]   --->   Operation 390 'load' 'word_buffer_m_V_load_8' <Predicate = (icmp_ln179)> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>

State 22 <SV = 7> <Delay = 3.09>
ST_22 : Operation 391 [1/1] (0.00ns)   --->   "%zext_ln180_35 = zext i10 %add_ln180_20 to i64" [cpp/accel/Accel.cpp:181]   --->   Operation 391 'zext' 'zext_ln180_35' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 392 [1/1] (0.00ns)   --->   "%line_buffer_m_V_addr_11 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_35" [cpp/accel/Accel.cpp:181]   --->   Operation 392 'getelementptr' 'line_buffer_m_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 393 [1/2] (1.46ns)   --->   "%word_buffer_m_V_load_6 = load i2* %word_buffer_m_V_addr_6, align 1" [cpp/accel/Accel.cpp:181]   --->   Operation 393 'load' 'word_buffer_m_V_load_6' <Predicate = true> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_22 : Operation 394 [1/1] (1.62ns)   --->   "store i2 %word_buffer_m_V_load_6, i2* %line_buffer_m_V_addr_11, align 1" [cpp/accel/Accel.cpp:181]   --->   Operation 394 'store' <Predicate = true> <Delay = 1.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_22 : Operation 395 [1/1] (0.00ns)   --->   "br label %10" [cpp/accel/Accel.cpp:179]   --->   Operation 395 'br' <Predicate = true> <Delay = 0.00>

State 23 <SV = 7> <Delay = 3.71>
ST_23 : Operation 396 [1/2] (1.42ns)   --->   "%lb_load_4 = load i1* %lb_addr_4, align 1" [cpp/accel/Accel.cpp:184]   --->   Operation 396 'load' 'lb_load_4' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_23 : Operation 397 [1/2] (1.46ns)   --->   "%word_buffer_m_V_load_7 = load i2* %word_buffer_m_V_addr_7, align 1" [cpp/accel/Accel.cpp:184]   --->   Operation 397 'load' 'word_buffer_m_V_load_7' <Predicate = true> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_23 : Operation 398 [1/1] (0.62ns)   --->   "%select_ln184 = select i1 %lb_load_4, i2 0, i2 %word_buffer_m_V_load_7" [cpp/accel/Accel.cpp:184]   --->   Operation 398 'select' 'select_ln184' <Predicate = true> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 399 [1/1] (1.62ns)   --->   "store i2 %select_ln184, i2* %line_buffer_m_V_addr_9, align 1" [cpp/accel/Accel.cpp:184]   --->   Operation 399 'store' <Predicate = true> <Delay = 1.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_23 : Operation 400 [1/2] (1.42ns)   --->   "%rb_load_4 = load i1* %rb_addr_4, align 1" [cpp/accel/Accel.cpp:185]   --->   Operation 400 'load' 'rb_load_4' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_23 : Operation 401 [1/2] (1.46ns)   --->   "%word_buffer_m_V_load_8 = load i2* %word_buffer_m_V_addr_8, align 1" [cpp/accel/Accel.cpp:185]   --->   Operation 401 'load' 'word_buffer_m_V_load_8' <Predicate = true> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_23 : Operation 402 [1/1] (0.62ns)   --->   "%select_ln185 = select i1 %rb_load_4, i2 0, i2 %word_buffer_m_V_load_8" [cpp/accel/Accel.cpp:185]   --->   Operation 402 'select' 'select_ln185' <Predicate = true> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 403 [1/1] (1.62ns)   --->   "store i2 %select_ln185, i2* %line_buffer_m_V_addr_10, align 1" [cpp/accel/Accel.cpp:185]   --->   Operation 403 'store' <Predicate = true> <Delay = 1.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_23 : Operation 404 [1/1] (0.00ns)   --->   "br label %conv_word.exit" [cpp/accel/Accel.cpp:155]   --->   Operation 404 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ word_buffer_m_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ word_buffer_m_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ old_word_buffer_m_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ lb]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ rb]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ line_buffer_m_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ conv_params_m_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_out_buffer_m_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ log_width_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ words_per_image_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wrd_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
wrd_V_read              (read             ) [ 000000000000000000000000]
words_per_image_V_re    (read             ) [ 000000000000000000000000]
log_width_V_read        (read             ) [ 000000000000000000000000]
word_buffer_m_V_offs    (read             ) [ 001111111111111000000000]
zext_ln138              (zext             ) [ 000000000000000000000000]
tmp                     (bitconcatenate   ) [ 000000000000000000000000]
zext_ln215_3            (zext             ) [ 001111111111111111111111]
zext_ln215_4            (zext             ) [ 001111111111111111111111]
tmp_4                   (bitconcatenate   ) [ 000000000000000000000000]
zext_ln215_5            (zext             ) [ 000000000000000000000000]
sub_ln215               (sub              ) [ 000000000000000000000000]
sext_ln215              (sext             ) [ 001111111111111000000000]
zext_ln117              (zext             ) [ 000000000000000000000000]
add_ln117               (add              ) [ 000000000000000000000000]
sext_ln117              (sext             ) [ 000000000000000000000000]
slices_per_line_V       (shl              ) [ 000000000000000000000000]
first_wrd               (icmp             ) [ 001111111111111111111111]
zext_ln879              (zext             ) [ 000000000000000000000000]
last_wrd                (icmp             ) [ 001111111100000000000000]
rhs_V                   (zext             ) [ 001111111111111111111111]
trunc_ln68              (trunc            ) [ 001111111100000000000000]
br_ln124                (br               ) [ 011111111100000000000000]
p_095_0                 (phi              ) [ 001000000000000000000000]
icmp_ln124              (icmp             ) [ 001111111100000000000000]
empty                   (speclooptripcount) [ 000000000000000000000000]
bank_V_1                (add              ) [ 011111111100000000000000]
br_ln124                (br               ) [ 000000000000000000000000]
xor_ln68                (xor              ) [ 000000000000000000000000]
sext_ln68               (sext             ) [ 000000000000000000000000]
s_idx_V                 (add              ) [ 000000000000000000000000]
tmp_5                   (bitselect        ) [ 001111111100000000000000]
zext_ln544              (zext             ) [ 000110110000000000000000]
zext_ln180_6            (zext             ) [ 000000000000000000000000]
add_ln180               (add              ) [ 000000000000000000000000]
trunc_ln180             (trunc            ) [ 000000000000000000000000]
p_shl2_cast             (bitconcatenate   ) [ 000000000000000000000000]
tmp_6                   (bitconcatenate   ) [ 000000000000000000000000]
zext_ln180_7            (zext             ) [ 000000000000000000000000]
sub_ln180               (sub              ) [ 000000000000000000000000]
add_ln180_2             (add              ) [ 000110110000000000000000]
zext_ln180_8            (zext             ) [ 000000000000000000000000]
line_buffer_m_V_addr_2  (getelementptr    ) [ 000111111000000000000000]
add_ln180_3             (add              ) [ 000000000000000000000000]
zext_ln180_9            (zext             ) [ 000000000000000000000000]
line_buffer_m_V_addr_4  (getelementptr    ) [ 000111111100000000000000]
br_ln126                (br               ) [ 000000000000000000000000]
add_ln138               (add              ) [ 000000000000000000000000]
p_shl6_cast             (bitconcatenate   ) [ 000000000000000000000000]
tmp_8                   (bitconcatenate   ) [ 000000000000000000000000]
zext_ln138_1            (zext             ) [ 000000000000000000000000]
add_ln138_1             (add              ) [ 000110000000000000000000]
zext_ln138_2            (zext             ) [ 000000000000000000000000]
word_buffer_m_V_addr_2  (getelementptr    ) [ 000111000000000000000000]
add_ln141               (add              ) [ 000000000000000000000000]
zext_ln141              (zext             ) [ 000000000000000000000000]
word_buffer_m_V_addr_5  (getelementptr    ) [ 000111000000000000000000]
br_ln136                (br               ) [ 001111111100000000000000]
add_ln1353              (add              ) [ 000000000000000000000000]
ret_V                   (xor              ) [ 000000000000000000000000]
zext_ln180_10           (zext             ) [ 000000000000000000000000]
add_ln180_4             (add              ) [ 000000000000000000000000]
p_shl4_cast             (bitconcatenate   ) [ 000000000000000000000000]
tmp_7                   (bitconcatenate   ) [ 000000000000000000000000]
zext_ln180_11           (zext             ) [ 000000000000000000000000]
add_ln180_5             (add              ) [ 000000110000000000000000]
zext_ln180_12           (zext             ) [ 000000000000000000000000]
old_word_buffer_m_V_s   (getelementptr    ) [ 000000111000000000000000]
add_ln133               (add              ) [ 000000000000000000000000]
zext_ln133              (zext             ) [ 000000000000000000000000]
old_word_buffer_m_V_1   (getelementptr    ) [ 000000111000000000000000]
br_ln128                (br               ) [ 001111111100000000000000]
br_ln92                 (br               ) [ 001111111111111000000000]
p_0249_0                (phi              ) [ 000110000000000000000000]
icmp_ln136              (icmp             ) [ 001111111100000000000000]
empty_29                (speclooptripcount) [ 000000000000000000000000]
br_ln136                (br               ) [ 000000000000000000000000]
zext_ln138_4            (zext             ) [ 000000000000000000000000]
add_ln138_2             (add              ) [ 000000000000000000000000]
zext_ln138_5            (zext             ) [ 000000000000000000000000]
word_buffer_m_V_addr    (getelementptr    ) [ 000010000000000000000000]
lb_addr_1               (getelementptr    ) [ 000001000000000000000000]
rb_addr_2               (getelementptr    ) [ 000001000000000000000000]
zext_ln138_3            (zext             ) [ 000000000000000000000000]
add_ln180_8             (add              ) [ 000000000000000000000000]
zext_ln180_17           (zext             ) [ 000000000000000000000000]
line_buffer_m_V_addr_3  (getelementptr    ) [ 000000000000000000000000]
word_buffer_m_V_load    (load             ) [ 000000000000000000000000]
select_ln879            (select           ) [ 000000000000000000000000]
store_ln138             (store            ) [ 000000000000000000000000]
cc_V_1                  (add              ) [ 001111111100000000000000]
br_ln136                (br               ) [ 001111111100000000000000]
lb_load_1               (load             ) [ 000000000000000000000000]
word_buffer_m_V_load_1  (load             ) [ 000000000000000000000000]
or_ln140                (or               ) [ 000000000000000000000000]
select_ln140            (select           ) [ 000000000000000000000000]
store_ln140             (store            ) [ 000000000000000000000000]
rb_load_1               (load             ) [ 000000000000000000000000]
word_buffer_m_V_load_4  (load             ) [ 000000000000000000000000]
or_ln141                (or               ) [ 000000000000000000000000]
select_ln141            (select           ) [ 001111111100000000000000]
br_ln0                  (br               ) [ 001111111100000000000000]
p_027_0                 (phi              ) [ 000000110000000000000000]
icmp_ln128              (icmp             ) [ 001111111100000000000000]
empty_28                (speclooptripcount) [ 000000000000000000000000]
br_ln128                (br               ) [ 000000000000000000000000]
zext_ln180_14           (zext             ) [ 000000000000000000000000]
add_ln180_6             (add              ) [ 000000000000000000000000]
zext_ln180_15           (zext             ) [ 000000000000000000000000]
old_word_buffer_m_V_2   (getelementptr    ) [ 000000010000000000000000]
lb_addr                 (getelementptr    ) [ 000000001000000000000000]
rb_addr                 (getelementptr    ) [ 000000001000000000000000]
zext_ln180_13           (zext             ) [ 000000000000000000000000]
add_ln180_7             (add              ) [ 000000000000000000000000]
zext_ln180_16           (zext             ) [ 000000000000000000000000]
line_buffer_m_V_addr    (getelementptr    ) [ 000000000000000000000000]
old_word_buffer_m_V_3   (load             ) [ 000000000000000000000000]
store_ln130             (store            ) [ 000000000000000000000000]
cc_V                    (add              ) [ 001111111100000000000000]
br_ln128                (br               ) [ 001111111100000000000000]
lb_load                 (load             ) [ 000000000000000000000000]
old_word_buffer_m_V_4   (load             ) [ 000000000000000000000000]
select_ln132            (select           ) [ 000000000000000000000000]
store_ln132             (store            ) [ 000000000000000000000000]
rb_load                 (load             ) [ 000000000000000000000000]
old_word_buffer_m_V_5   (load             ) [ 000000000000000000000000]
select_ln133            (select           ) [ 001111111100000000000000]
br_ln134                (br               ) [ 001111111100000000000000]
storemerge              (phi              ) [ 000000000100000000000000]
store_ln133             (store            ) [ 000000000000000000000000]
br_ln124                (br               ) [ 011111111100000000000000]
p_087_0_i               (phi              ) [ 000000000010000000000000]
icmp_ln92               (icmp             ) [ 000000000011111000000000]
empty_30                (speclooptripcount) [ 000000000000000000000000]
bank_V                  (add              ) [ 001000000011111000000000]
br_ln92                 (br               ) [ 000000000000000000000000]
trunc_ln1352            (trunc            ) [ 000000000000000000000000]
ret_V_7                 (bitconcatenate   ) [ 000000000001111000000000]
zext_ln74               (zext             ) [ 000000000000000000000000]
add_ln74                (add              ) [ 000000000000000000000000]
zext_ln74_1             (zext             ) [ 000000000000000000000000]
tmp_9                   (bitconcatenate   ) [ 000000000000000000000000]
zext_ln74_2             (zext             ) [ 000000000000000000000000]
sub_ln74                (sub              ) [ 000000000001111000000000]
br_ln93                 (br               ) [ 000000000011111000000000]
br_ln155                (br               ) [ 000000000011111111111111]
p_084_0_i               (phi              ) [ 000000000001011000000000]
icmp_ln93               (icmp             ) [ 000000000011111000000000]
empty_31                (speclooptripcount) [ 000000000000000000000000]
cc_V_2                  (add              ) [ 000000000011111000000000]
br_ln93                 (br               ) [ 000000000000000000000000]
zext_ln215              (zext             ) [ 000000000000000000000000]
ret_V_8                 (add              ) [ 000000000000000000000000]
tmp_s                   (bitconcatenate   ) [ 000000000000000000000000]
zext_ln180              (zext             ) [ 000000000000000000000000]
conv_out_buffer_m_V_s   (getelementptr    ) [ 000000000000111000000000]
br_ln71                 (br               ) [ 000000000011111000000000]
br_ln0                  (br               ) [ 001000000011111000000000]
sum_0                   (phi              ) [ 000000000000111000000000]
p_097_0_i_i             (phi              ) [ 000000000000100000000000]
icmp_ln887              (icmp             ) [ 000000000011111000000000]
empty_32                (speclooptripcount) [ 000000000000000000000000]
kr_V                    (add              ) [ 000000000011111000000000]
br_ln71                 (br               ) [ 000000000000000000000000]
zext_ln544_6            (zext             ) [ 000000000000000000000000]
add_ln74_1              (add              ) [ 000000000000000000000000]
trunc_ln74              (trunc            ) [ 000000000000000000000000]
p_shl10_cast            (bitconcatenate   ) [ 000000000000000000000000]
trunc_ln74_1            (trunc            ) [ 000000000000000000000000]
p_shl11_cast            (bitconcatenate   ) [ 000000000000000000000000]
add_ln74_2              (add              ) [ 000000000000011000000000]
zext_ln1354             (zext             ) [ 000000000000000000000000]
ret_V_12                (sub              ) [ 000000000000000000000000]
sext_ln215_1            (sext             ) [ 000000000000000000000000]
add_ln215               (add              ) [ 000000000000000000000000]
shl_ln215               (shl              ) [ 000000000000000000000000]
sub_ln215_1             (sub              ) [ 000000000000011000000000]
br_ln72                 (br               ) [ 000000000011111000000000]
store_ln95              (store            ) [ 000000000000000000000000]
br_ln93                 (br               ) [ 000000000011111000000000]
sum_1                   (phi              ) [ 000000000011111000000000]
p_087_0_i_i             (phi              ) [ 000000000000010000000000]
icmp_ln887_3            (icmp             ) [ 000000000011111000000000]
empty_33                (speclooptripcount) [ 000000000000000000000000]
kc_V                    (add              ) [ 000000000011111000000000]
br_ln72                 (br               ) [ 000000000000000000000000]
zext_ln215_1            (zext             ) [ 000000000000000000000000]
ret_V_10                (add              ) [ 000000000000000000000000]
zext_ln74_3             (zext             ) [ 000000000000000000000000]
add_ln74_3              (add              ) [ 000000000000000000000000]
zext_ln74_4             (zext             ) [ 000000000000000000000000]
line_buffer_m_V_addr_7  (getelementptr    ) [ 000000000000001000000000]
zext_ln215_2            (zext             ) [ 000000000000000000000000]
ret_V_11                (sub              ) [ 000000000000000000000000]
sext_ln215_2            (sext             ) [ 000000000000000000000000]
add_ln215_1             (add              ) [ 000000000000000000000000]
zext_ln215_8            (zext             ) [ 000000000000000000000000]
conv_params_m_V_addr    (getelementptr    ) [ 000000000000001000000000]
br_ln0                  (br               ) [ 000000000011111000000000]
data_V_1                (load             ) [ 000000000000000000000000]
trunc_ln74_2            (trunc            ) [ 000000000000000000000000]
conv_params_m_V_load    (load             ) [ 000000000000000000000000]
ret_V_14                (and              ) [ 000000000000000000000000]
tmp_14                  (bitselect        ) [ 000000000000000000000000]
xor_ln841               (xor              ) [ 000000000000000000000000]
p_Result_s              (bitset           ) [ 000000000000000000000000]
sext_ln700              (sext             ) [ 000000000000000000000000]
sum_V                   (add              ) [ 000000000011111000000000]
br_ln72                 (br               ) [ 000000000011111000000000]
p_0198_0                (phi              ) [ 000000000000000100000000]
icmp_ln155              (icmp             ) [ 000000000000000111111111]
empty_34                (speclooptripcount) [ 000000000000000000000000]
bank_V_2                (add              ) [ 000000000010000111111111]
br_ln155                (br               ) [ 000000000000000000000000]
lhs_V                   (zext             ) [ 000000000000000000000000]
ret_V_15                (sub              ) [ 000000000000000000000000]
tmp_10                  (bitselect        ) [ 000000000000000111111111]
zext_ln544_5            (zext             ) [ 000000000000000011111110]
add_ln180_9             (add              ) [ 000000000000000000000000]
p_shl_cast              (bitconcatenate   ) [ 000000000000000000000000]
tmp_11                  (bitconcatenate   ) [ 000000000000000000000000]
zext_ln180_18           (zext             ) [ 000000000000000000000000]
zext_ln180_19           (zext             ) [ 000000000000000000000000]
add_ln180_10            (add              ) [ 000000000000000011111110]
zext_ln180_20           (zext             ) [ 000000000000000000000000]
word_buffer_m_V_addr_7  (getelementptr    ) [ 000000000000000011111111]
add_ln185               (add              ) [ 000000000000000000000000]
zext_ln185              (zext             ) [ 000000000000000000000000]
word_buffer_m_V_addr_8  (getelementptr    ) [ 000000000000000011111111]
trunc_ln180_1           (trunc            ) [ 000000000000000000000000]
p_shl12_cast            (bitconcatenate   ) [ 000000000000000000000000]
sub_ln180_1             (sub              ) [ 000000000000000011011000]
zext_ln180_21           (zext             ) [ 000000000000000000000000]
line_buffer_m_V_addr_5  (getelementptr    ) [ 000000000000000011111000]
add_ln180_11            (add              ) [ 000000000000000000000000]
zext_ln180_22           (zext             ) [ 000000000000000000000000]
line_buffer_m_V_addr_8  (getelementptr    ) [ 000000000000000011111000]
add_ln180_12            (add              ) [ 000000000000000011111110]
zext_ln180_23           (zext             ) [ 000000000000000000000000]
line_buffer_m_V_addr_9  (getelementptr    ) [ 000000000000000011111111]
add_ln180_13            (add              ) [ 000000000000000000000000]
zext_ln180_24           (zext             ) [ 000000000000000000000000]
line_buffer_m_V_addr_10 (getelementptr    ) [ 000000000000000011111111]
br_ln159                (br               ) [ 000000000000000000000000]
add_ln180_14            (add              ) [ 000000000000000000000000]
p_shl14_cast            (bitconcatenate   ) [ 000000000000000000000000]
tmp_13                  (bitconcatenate   ) [ 000000000000000000000000]
zext_ln180_25           (zext             ) [ 000000000000000000000000]
add_ln180_15            (add              ) [ 000000000000000011000000]
zext_ln180_26           (zext             ) [ 000000000000000000000000]
word_buffer_m_V_addr_3  (getelementptr    ) [ 000000000000000011111000]
add_ln166               (add              ) [ 000000000000000000000000]
zext_ln166              (zext             ) [ 000000000000000000000000]
word_buffer_m_V_addr_4  (getelementptr    ) [ 000000000000000011111000]
br_ln161                (br               ) [ 000000000000000111111111]
ret_V_9                 (add              ) [ 000000000000000000000000]
sext_ln171              (sext             ) [ 000000000000000000000000]
add_ln171               (add              ) [ 000000000000000000000000]
trunc_ln171             (trunc            ) [ 000000000000000000000000]
p_shl16_cast            (bitconcatenate   ) [ 000000000000000000000000]
tmp_12                  (bitconcatenate   ) [ 000000000000000000000000]
sext_ln171_1            (sext             ) [ 000000000000000000000000]
add_ln171_1             (add              ) [ 000000000000000000011000]
zext_ln171              (zext             ) [ 000000000000000000000000]
old_word_buffer_m_V_6   (getelementptr    ) [ 000000000000000011111000]
add_ln174               (add              ) [ 000000000000000000000000]
zext_ln174              (zext             ) [ 000000000000000000000000]
old_word_buffer_m_V_7   (getelementptr    ) [ 000000000000000011111000]
br_ln169                (br               ) [ 000000000000000111111111]
ret_ln192               (ret              ) [ 000000000000000000000000]
p_0324_0                (phi              ) [ 000000000000000011000000]
icmp_ln161              (icmp             ) [ 000000000000000111111111]
empty_35                (speclooptripcount) [ 000000000000000000000000]
br_ln161                (br               ) [ 000000000000000000000000]
zext_ln180_29           (zext             ) [ 000000000000000000000000]
add_ln180_16            (add              ) [ 000000000000000000000000]
zext_ln180_30           (zext             ) [ 000000000000000000000000]
word_buffer_m_V_addr_1  (getelementptr    ) [ 000000000000000001000000]
lb_addr_2               (getelementptr    ) [ 000000000000000100111111]
rb_addr_1               (getelementptr    ) [ 000000000000000100111111]
zext_ln180_28           (zext             ) [ 000000000000000000000000]
add_ln180_17            (add              ) [ 000000000000000000000000]
zext_ln180_31           (zext             ) [ 000000000000000000000000]
line_buffer_m_V_addr_1  (getelementptr    ) [ 000000000000000000000000]
word_buffer_m_V_load_2  (load             ) [ 000000000000000000000000]
store_ln163             (store            ) [ 000000000000000000000000]
cc_V_6                  (add              ) [ 000000000000000111111111]
br_ln161                (br               ) [ 000000000000000111111111]
lb_load_2               (load             ) [ 000000000000000000000000]
word_buffer_m_V_load_3  (load             ) [ 000000000000000000000000]
select_ln165            (select           ) [ 000000000000000000000000]
store_ln165             (store            ) [ 000000000000000000000000]
rb_load_2               (load             ) [ 000000000000000000000000]
word_buffer_m_V_load_5  (load             ) [ 000000000000000000000000]
select_ln166            (select           ) [ 000000000000000000000000]
br_ln167                (br               ) [ 000000000000000000000000]
lb_load_3               (load             ) [ 000000000000000000000000]
old_word_buffer_m_V_10  (load             ) [ 000000000000000000000000]
or_ln173                (or               ) [ 000000000000000000000000]
select_ln173            (select           ) [ 000000000000000000000000]
store_ln173             (store            ) [ 000000000000000000000000]
rb_load_3               (load             ) [ 000000000000000000000000]
old_word_buffer_m_V_11  (load             ) [ 000000000000000000000000]
or_ln174                (or               ) [ 000000000000000000000000]
select_ln174            (select           ) [ 000000000000000000000000]
br_ln0                  (br               ) [ 000000000000000000000000]
storemerge1             (phi              ) [ 000000000000000000000000]
store_ln166             (store            ) [ 000000000000000000000000]
br_ln179                (br               ) [ 000000000000000111111111]
p_0284_0                (phi              ) [ 000000000000000000011000]
icmp_ln169              (icmp             ) [ 000000000000000111111111]
empty_36                (speclooptripcount) [ 000000000000000000000000]
br_ln169                (br               ) [ 000000000000000000000000]
zext_ln171_2            (zext             ) [ 000000000000000000000000]
add_ln171_2             (add              ) [ 000000000000000000000000]
zext_ln171_3            (zext             ) [ 000000000000000000000000]
old_word_buffer_m_V_8   (getelementptr    ) [ 000000000000000000001000]
lb_addr_3               (getelementptr    ) [ 000000000000000111100111]
rb_addr_3               (getelementptr    ) [ 000000000000000111100111]
zext_ln171_1            (zext             ) [ 000000000000000000000000]
add_ln180_18            (add              ) [ 000000000000000000000000]
zext_ln180_27           (zext             ) [ 000000000000000000000000]
line_buffer_m_V_addr_6  (getelementptr    ) [ 000000000000000000000000]
old_word_buffer_m_V_9   (load             ) [ 000000000000000000000000]
select_ln879_2          (select           ) [ 000000000000000000000000]
store_ln171             (store            ) [ 000000000000000000000000]
cc_V_4                  (add              ) [ 000000000000000111111111]
br_ln169                (br               ) [ 000000000000000111111111]
p_0501_0                (phi              ) [ 000000000000000000000100]
icmp_ln179              (icmp             ) [ 000000000000000111111111]
empty_37                (speclooptripcount) [ 000000000000000000000000]
br_ln179                (br               ) [ 000000000000000000000000]
zext_ln180_32           (zext             ) [ 000000000000000000000000]
zext_ln180_33           (zext             ) [ 000000000000000000000000]
add_ln180_19            (add              ) [ 000000000000000000000000]
zext_ln180_34           (zext             ) [ 000000000000000000000000]
word_buffer_m_V_addr_6  (getelementptr    ) [ 000000000000000000000010]
add_ln180_20            (add              ) [ 000000000000000000000010]
cc_V_7                  (add              ) [ 000000000000000111111111]
lb_addr_4               (getelementptr    ) [ 000000000000000000000001]
rb_addr_4               (getelementptr    ) [ 000000000000000000000001]
zext_ln180_35           (zext             ) [ 000000000000000000000000]
line_buffer_m_V_addr_11 (getelementptr    ) [ 000000000000000000000000]
word_buffer_m_V_load_6  (load             ) [ 000000000000000000000000]
store_ln181             (store            ) [ 000000000000000000000000]
br_ln179                (br               ) [ 000000000000000111111111]
lb_load_4               (load             ) [ 000000000000000000000000]
word_buffer_m_V_load_7  (load             ) [ 000000000000000000000000]
select_ln184            (select           ) [ 000000000000000000000000]
store_ln184             (store            ) [ 000000000000000000000000]
rb_load_4               (load             ) [ 000000000000000000000000]
word_buffer_m_V_load_8  (load             ) [ 000000000000000000000000]
select_ln185            (select           ) [ 000000000000000000000000]
store_ln185             (store            ) [ 000000000000000000000000]
br_ln155                (br               ) [ 000000000010000111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="word_buffer_m_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="word_buffer_m_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="word_buffer_m_V_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="word_buffer_m_V_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="old_word_buffer_m_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="old_word_buffer_m_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="lb">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lb"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="rb">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rb"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="line_buffer_m_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_m_V"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv_params_m_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_params_m_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv_out_buffer_m_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out_buffer_m_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="log_width_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="log_width_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="words_per_image_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="words_per_image_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="wrd_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wrd_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i2.i6"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i7.i3"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i9.i1"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i2.i2.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="114" class="1004" name="wrd_V_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="0"/>
<pin id="116" dir="0" index="1" bw="8" slack="0"/>
<pin id="117" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wrd_V_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="words_per_image_V_re_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="5" slack="0"/>
<pin id="122" dir="0" index="1" bw="5" slack="0"/>
<pin id="123" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="words_per_image_V_re/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="log_width_V_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="3" slack="0"/>
<pin id="128" dir="0" index="1" bw="3" slack="0"/>
<pin id="129" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="log_width_V_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="word_buffer_m_V_offs_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="2" slack="0"/>
<pin id="134" dir="0" index="1" bw="2" slack="0"/>
<pin id="135" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="word_buffer_m_V_offs/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="line_buffer_m_V_addr_2_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="2" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="10" slack="0"/>
<pin id="142" dir="1" index="3" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_m_V_addr_2/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="line_buffer_m_V_addr_4_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="2" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="10" slack="0"/>
<pin id="149" dir="1" index="3" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_m_V_addr_4/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="word_buffer_m_V_addr_2_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="2" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="9" slack="0"/>
<pin id="156" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="word_buffer_m_V_addr_2/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="word_buffer_m_V_addr_5_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="2" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="9" slack="0"/>
<pin id="163" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="word_buffer_m_V_addr_5/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="old_word_buffer_m_V_s_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="2" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="9" slack="0"/>
<pin id="170" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="old_word_buffer_m_V_s/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="old_word_buffer_m_V_1_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="2" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="9" slack="0"/>
<pin id="177" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="old_word_buffer_m_V_1/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="word_buffer_m_V_addr_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="2" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="9" slack="0"/>
<pin id="184" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="word_buffer_m_V_addr/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_access_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="8" slack="0"/>
<pin id="189" dir="0" index="1" bw="2" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="0" slack="0"/>
<pin id="219" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="220" dir="0" index="5" bw="2" slack="2147483647"/>
<pin id="221" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="3" bw="2" slack="0"/>
<pin id="222" dir="1" index="7" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="word_buffer_m_V_load/3 word_buffer_m_V_load_1/3 word_buffer_m_V_load_4/3 word_buffer_m_V_load_2/16 word_buffer_m_V_load_3/16 word_buffer_m_V_load_5/16 word_buffer_m_V_load_6/21 word_buffer_m_V_load_7/21 word_buffer_m_V_load_8/21 "/>
</bind>
</comp>

<comp id="193" class="1004" name="lb_addr_1_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="4" slack="1"/>
<pin id="197" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lb_addr_1/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_access_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="3" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lb_load_1/3 lb_load/6 lb_load_2/16 lb_load_3/19 lb_load_4/21 "/>
</bind>
</comp>

<comp id="206" class="1004" name="rb_addr_2_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="4" slack="1"/>
<pin id="210" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rb_addr_2/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_access_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="3" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rb_load_1/3 rb_load/6 rb_load_2/16 rb_load_3/19 rb_load_4/21 "/>
</bind>
</comp>

<comp id="223" class="1004" name="line_buffer_m_V_addr_3_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="2" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="10" slack="0"/>
<pin id="227" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_m_V_addr_3/4 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_access_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="9" slack="0"/>
<pin id="232" dir="0" index="1" bw="2" slack="0"/>
<pin id="233" dir="0" index="2" bw="0" slack="0"/>
<pin id="414" dir="0" index="4" bw="9" slack="0"/>
<pin id="415" dir="0" index="5" bw="2" slack="2147483647"/>
<pin id="416" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="3" bw="2" slack="0"/>
<pin id="417" dir="1" index="7" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln138/4 store_ln140/5 store_ln130/7 store_ln132/8 store_ln133/9 data_V_1/13 store_ln163/17 store_ln165/18 store_ln173/18 store_ln166/18 store_ln171/20 store_ln181/22 store_ln184/23 store_ln185/23 "/>
</bind>
</comp>

<comp id="236" class="1004" name="old_word_buffer_m_V_2_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="2" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="9" slack="0"/>
<pin id="240" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="old_word_buffer_m_V_2/6 "/>
</bind>
</comp>

<comp id="243" class="1004" name="grp_access_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="8" slack="0"/>
<pin id="245" dir="0" index="1" bw="2" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="0" slack="0"/>
<pin id="265" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="266" dir="0" index="5" bw="2" slack="2147483647"/>
<pin id="267" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="3" bw="2" slack="0"/>
<pin id="268" dir="1" index="7" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="old_word_buffer_m_V_3/6 old_word_buffer_m_V_4/6 old_word_buffer_m_V_5/6 old_word_buffer_m_V_9/19 old_word_buffer_m_V_10/19 old_word_buffer_m_V_11/19 "/>
</bind>
</comp>

<comp id="249" class="1004" name="lb_addr_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="4" slack="1"/>
<pin id="253" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lb_addr/6 "/>
</bind>
</comp>

<comp id="257" class="1004" name="rb_addr_gep_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="0" index="2" bw="4" slack="1"/>
<pin id="261" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rb_addr/6 "/>
</bind>
</comp>

<comp id="269" class="1004" name="line_buffer_m_V_addr_gep_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="2" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="0" index="2" bw="10" slack="0"/>
<pin id="273" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_m_V_addr/7 "/>
</bind>
</comp>

<comp id="278" class="1004" name="conv_out_buffer_m_V_s_gep_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="5" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="0" index="2" bw="8" slack="0"/>
<pin id="282" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_buffer_m_V_s/11 "/>
</bind>
</comp>

<comp id="285" class="1004" name="store_ln95_access_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="7" slack="1"/>
<pin id="287" dir="0" index="1" bw="5" slack="0"/>
<pin id="288" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="289" dir="1" index="3" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln95/12 "/>
</bind>
</comp>

<comp id="290" class="1004" name="line_buffer_m_V_addr_7_gep_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="2" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="0" index="2" bw="10" slack="0"/>
<pin id="294" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_m_V_addr_7/13 "/>
</bind>
</comp>

<comp id="298" class="1004" name="conv_params_m_V_addr_gep_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="0" index="2" bw="6" slack="0"/>
<pin id="302" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_params_m_V_addr/13 "/>
</bind>
</comp>

<comp id="305" class="1004" name="grp_access_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="5" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="308" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="309" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_params_m_V_load/13 "/>
</bind>
</comp>

<comp id="311" class="1004" name="word_buffer_m_V_addr_7_gep_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="2" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="0" index="2" bw="9" slack="0"/>
<pin id="315" dir="1" index="3" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="word_buffer_m_V_addr_7/15 "/>
</bind>
</comp>

<comp id="318" class="1004" name="word_buffer_m_V_addr_8_gep_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="2" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="0" index="2" bw="9" slack="0"/>
<pin id="322" dir="1" index="3" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="word_buffer_m_V_addr_8/15 "/>
</bind>
</comp>

<comp id="325" class="1004" name="line_buffer_m_V_addr_5_gep_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="2" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="0" index="2" bw="10" slack="0"/>
<pin id="329" dir="1" index="3" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_m_V_addr_5/15 "/>
</bind>
</comp>

<comp id="332" class="1004" name="line_buffer_m_V_addr_8_gep_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="2" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="0" index="2" bw="10" slack="0"/>
<pin id="336" dir="1" index="3" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_m_V_addr_8/15 "/>
</bind>
</comp>

<comp id="339" class="1004" name="line_buffer_m_V_addr_9_gep_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="2" slack="0"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="0" index="2" bw="10" slack="0"/>
<pin id="343" dir="1" index="3" bw="9" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_m_V_addr_9/15 "/>
</bind>
</comp>

<comp id="346" class="1004" name="line_buffer_m_V_addr_10_gep_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="2" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="0" index="2" bw="10" slack="0"/>
<pin id="350" dir="1" index="3" bw="9" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_m_V_addr_10/15 "/>
</bind>
</comp>

<comp id="353" class="1004" name="word_buffer_m_V_addr_3_gep_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="2" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="0" index="2" bw="9" slack="0"/>
<pin id="357" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="word_buffer_m_V_addr_3/15 "/>
</bind>
</comp>

<comp id="360" class="1004" name="word_buffer_m_V_addr_4_gep_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="2" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="0" index="2" bw="9" slack="0"/>
<pin id="364" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="word_buffer_m_V_addr_4/15 "/>
</bind>
</comp>

<comp id="367" class="1004" name="old_word_buffer_m_V_6_gep_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="2" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="0" index="2" bw="9" slack="0"/>
<pin id="371" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="old_word_buffer_m_V_6/15 "/>
</bind>
</comp>

<comp id="374" class="1004" name="old_word_buffer_m_V_7_gep_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="2" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="0" index="2" bw="9" slack="0"/>
<pin id="378" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="old_word_buffer_m_V_7/15 "/>
</bind>
</comp>

<comp id="381" class="1004" name="word_buffer_m_V_addr_1_gep_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="2" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="0" index="2" bw="9" slack="0"/>
<pin id="385" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="word_buffer_m_V_addr_1/16 "/>
</bind>
</comp>

<comp id="389" class="1004" name="lb_addr_2_gep_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="0" index="2" bw="4" slack="1"/>
<pin id="393" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lb_addr_2/16 "/>
</bind>
</comp>

<comp id="397" class="1004" name="rb_addr_1_gep_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="0" index="2" bw="4" slack="1"/>
<pin id="401" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rb_addr_1/16 "/>
</bind>
</comp>

<comp id="405" class="1004" name="line_buffer_m_V_addr_1_gep_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="2" slack="0"/>
<pin id="407" dir="0" index="1" bw="1" slack="0"/>
<pin id="408" dir="0" index="2" bw="10" slack="0"/>
<pin id="409" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_m_V_addr_1/17 "/>
</bind>
</comp>

<comp id="418" class="1004" name="old_word_buffer_m_V_8_gep_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="2" slack="0"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="0" index="2" bw="9" slack="0"/>
<pin id="422" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="old_word_buffer_m_V_8/19 "/>
</bind>
</comp>

<comp id="426" class="1004" name="lb_addr_3_gep_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="0" index="1" bw="1" slack="0"/>
<pin id="429" dir="0" index="2" bw="4" slack="1"/>
<pin id="430" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lb_addr_3/19 "/>
</bind>
</comp>

<comp id="434" class="1004" name="rb_addr_3_gep_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="0" index="2" bw="4" slack="1"/>
<pin id="438" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rb_addr_3/19 "/>
</bind>
</comp>

<comp id="442" class="1004" name="line_buffer_m_V_addr_6_gep_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="2" slack="0"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="0" index="2" bw="10" slack="0"/>
<pin id="446" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_m_V_addr_6/20 "/>
</bind>
</comp>

<comp id="450" class="1004" name="word_buffer_m_V_addr_6_gep_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="2" slack="0"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="0" index="2" bw="9" slack="0"/>
<pin id="454" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="word_buffer_m_V_addr_6/21 "/>
</bind>
</comp>

<comp id="458" class="1004" name="lb_addr_4_gep_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="0" index="2" bw="4" slack="3"/>
<pin id="462" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lb_addr_4/21 "/>
</bind>
</comp>

<comp id="466" class="1004" name="rb_addr_4_gep_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="0" index="2" bw="4" slack="3"/>
<pin id="470" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rb_addr_4/21 "/>
</bind>
</comp>

<comp id="474" class="1004" name="line_buffer_m_V_addr_11_gep_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="2" slack="0"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="0" index="2" bw="10" slack="0"/>
<pin id="478" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_m_V_addr_11/22 "/>
</bind>
</comp>

<comp id="483" class="1005" name="p_095_0_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="4" slack="1"/>
<pin id="485" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_095_0 (phireg) "/>
</bind>
</comp>

<comp id="487" class="1004" name="p_095_0_phi_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="1"/>
<pin id="489" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="490" dir="0" index="2" bw="4" slack="0"/>
<pin id="491" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="492" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_095_0/2 "/>
</bind>
</comp>

<comp id="494" class="1005" name="p_0249_0_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="4" slack="1"/>
<pin id="496" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_0249_0 (phireg) "/>
</bind>
</comp>

<comp id="498" class="1004" name="p_0249_0_phi_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="4" slack="1"/>
<pin id="500" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="501" dir="0" index="2" bw="1" slack="1"/>
<pin id="502" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="503" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0249_0/3 "/>
</bind>
</comp>

<comp id="506" class="1005" name="p_027_0_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="4" slack="1"/>
<pin id="508" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_027_0 (phireg) "/>
</bind>
</comp>

<comp id="510" class="1004" name="p_027_0_phi_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="4" slack="1"/>
<pin id="512" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="513" dir="0" index="2" bw="1" slack="1"/>
<pin id="514" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="515" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_027_0/6 "/>
</bind>
</comp>

<comp id="518" class="1005" name="storemerge_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="520" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="521" class="1004" name="storemerge_phi_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="2" slack="1"/>
<pin id="523" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="524" dir="0" index="2" bw="2" slack="1"/>
<pin id="525" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="526" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/9 "/>
</bind>
</comp>

<comp id="528" class="1005" name="p_087_0_i_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="4" slack="1"/>
<pin id="530" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_087_0_i (phireg) "/>
</bind>
</comp>

<comp id="532" class="1004" name="p_087_0_i_phi_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="4" slack="0"/>
<pin id="534" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="535" dir="0" index="2" bw="1" slack="1"/>
<pin id="536" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="537" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_087_0_i/10 "/>
</bind>
</comp>

<comp id="539" class="1005" name="p_084_0_i_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="4" slack="1"/>
<pin id="541" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_084_0_i (phireg) "/>
</bind>
</comp>

<comp id="543" class="1004" name="p_084_0_i_phi_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="4" slack="0"/>
<pin id="545" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="546" dir="0" index="2" bw="1" slack="1"/>
<pin id="547" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="548" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_084_0_i/11 "/>
</bind>
</comp>

<comp id="551" class="1005" name="sum_0_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="5" slack="1"/>
<pin id="553" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sum_0 (phireg) "/>
</bind>
</comp>

<comp id="555" class="1004" name="sum_0_phi_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="1"/>
<pin id="557" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="558" dir="0" index="2" bw="5" slack="1"/>
<pin id="559" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="560" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_0/12 "/>
</bind>
</comp>

<comp id="564" class="1005" name="p_097_0_i_i_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="2" slack="1"/>
<pin id="566" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_097_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="568" class="1004" name="p_097_0_i_i_phi_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="1"/>
<pin id="570" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="571" dir="0" index="2" bw="2" slack="0"/>
<pin id="572" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="573" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_097_0_i_i/12 "/>
</bind>
</comp>

<comp id="575" class="1005" name="sum_1_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="5" slack="1"/>
<pin id="577" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 (phireg) "/>
</bind>
</comp>

<comp id="579" class="1004" name="sum_1_phi_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="5" slack="1"/>
<pin id="581" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="582" dir="0" index="2" bw="5" slack="1"/>
<pin id="583" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="584" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_1/13 "/>
</bind>
</comp>

<comp id="587" class="1005" name="p_087_0_i_i_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="2" slack="1"/>
<pin id="589" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_087_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="591" class="1004" name="p_087_0_i_i_phi_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="1"/>
<pin id="593" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="594" dir="0" index="2" bw="2" slack="0"/>
<pin id="595" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="596" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_087_0_i_i/13 "/>
</bind>
</comp>

<comp id="598" class="1005" name="p_0198_0_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="4" slack="1"/>
<pin id="600" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_0198_0 (phireg) "/>
</bind>
</comp>

<comp id="602" class="1004" name="p_0198_0_phi_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="4" slack="0"/>
<pin id="604" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="605" dir="0" index="2" bw="1" slack="1"/>
<pin id="606" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="607" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0198_0/15 "/>
</bind>
</comp>

<comp id="609" class="1005" name="p_0324_0_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="4" slack="1"/>
<pin id="611" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_0324_0 (phireg) "/>
</bind>
</comp>

<comp id="613" class="1004" name="p_0324_0_phi_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="4" slack="1"/>
<pin id="615" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="616" dir="0" index="2" bw="1" slack="1"/>
<pin id="617" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="618" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0324_0/16 "/>
</bind>
</comp>

<comp id="621" class="1005" name="storemerge1_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="623" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="storemerge1 (phireg) "/>
</bind>
</comp>

<comp id="624" class="1004" name="storemerge1_phi_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="2" slack="0"/>
<pin id="626" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="627" dir="0" index="2" bw="2" slack="0"/>
<pin id="628" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="629" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge1/18 "/>
</bind>
</comp>

<comp id="631" class="1005" name="p_0284_0_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="4" slack="1"/>
<pin id="633" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_0284_0 (phireg) "/>
</bind>
</comp>

<comp id="635" class="1004" name="p_0284_0_phi_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="4" slack="1"/>
<pin id="637" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="638" dir="0" index="2" bw="1" slack="1"/>
<pin id="639" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="640" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0284_0/19 "/>
</bind>
</comp>

<comp id="643" class="1005" name="p_0501_0_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="4" slack="1"/>
<pin id="645" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_0501_0 (phireg) "/>
</bind>
</comp>

<comp id="647" class="1004" name="p_0501_0_phi_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="1" slack="1"/>
<pin id="649" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="650" dir="0" index="2" bw="4" slack="0"/>
<pin id="651" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="652" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0501_0/21 "/>
</bind>
</comp>

<comp id="654" class="1004" name="zext_ln138_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="2" slack="0"/>
<pin id="656" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln138/1 "/>
</bind>
</comp>

<comp id="658" class="1004" name="tmp_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="5" slack="0"/>
<pin id="660" dir="0" index="1" bw="2" slack="0"/>
<pin id="661" dir="0" index="2" bw="1" slack="0"/>
<pin id="662" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="666" class="1004" name="zext_ln215_3_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="5" slack="0"/>
<pin id="668" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_3/1 "/>
</bind>
</comp>

<comp id="670" class="1004" name="zext_ln215_4_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="5" slack="0"/>
<pin id="672" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_4/1 "/>
</bind>
</comp>

<comp id="674" class="1004" name="tmp_4_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="4" slack="0"/>
<pin id="676" dir="0" index="1" bw="2" slack="0"/>
<pin id="677" dir="0" index="2" bw="1" slack="0"/>
<pin id="678" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="682" class="1004" name="zext_ln215_5_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="4" slack="0"/>
<pin id="684" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_5/1 "/>
</bind>
</comp>

<comp id="686" class="1004" name="sub_ln215_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="4" slack="0"/>
<pin id="688" dir="0" index="1" bw="2" slack="0"/>
<pin id="689" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln215/1 "/>
</bind>
</comp>

<comp id="692" class="1004" name="sext_ln215_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="5" slack="0"/>
<pin id="694" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215/1 "/>
</bind>
</comp>

<comp id="696" class="1004" name="zext_ln117_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="3" slack="0"/>
<pin id="698" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117/1 "/>
</bind>
</comp>

<comp id="700" class="1004" name="add_ln117_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="3" slack="0"/>
<pin id="702" dir="0" index="1" bw="3" slack="0"/>
<pin id="703" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln117/1 "/>
</bind>
</comp>

<comp id="706" class="1004" name="sext_ln117_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="4" slack="0"/>
<pin id="708" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln117/1 "/>
</bind>
</comp>

<comp id="710" class="1004" name="slices_per_line_V_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="1" slack="0"/>
<pin id="712" dir="0" index="1" bw="4" slack="0"/>
<pin id="713" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="slices_per_line_V/1 "/>
</bind>
</comp>

<comp id="716" class="1004" name="first_wrd_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="8" slack="0"/>
<pin id="718" dir="0" index="1" bw="1" slack="0"/>
<pin id="719" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="first_wrd/1 "/>
</bind>
</comp>

<comp id="722" class="1004" name="zext_ln879_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="5" slack="0"/>
<pin id="724" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln879/1 "/>
</bind>
</comp>

<comp id="726" class="1004" name="last_wrd_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="5" slack="0"/>
<pin id="728" dir="0" index="1" bw="8" slack="0"/>
<pin id="729" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="last_wrd/1 "/>
</bind>
</comp>

<comp id="732" class="1004" name="rhs_V_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="5" slack="0"/>
<pin id="734" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V/1 "/>
</bind>
</comp>

<comp id="736" class="1004" name="trunc_ln68_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="5" slack="0"/>
<pin id="738" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln68/1 "/>
</bind>
</comp>

<comp id="740" class="1004" name="icmp_ln124_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="4" slack="0"/>
<pin id="742" dir="0" index="1" bw="4" slack="0"/>
<pin id="743" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln124/2 "/>
</bind>
</comp>

<comp id="746" class="1004" name="bank_V_1_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="4" slack="0"/>
<pin id="748" dir="0" index="1" bw="1" slack="0"/>
<pin id="749" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="bank_V_1/2 "/>
</bind>
</comp>

<comp id="752" class="1004" name="xor_ln68_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="4" slack="0"/>
<pin id="754" dir="0" index="1" bw="4" slack="0"/>
<pin id="755" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln68/2 "/>
</bind>
</comp>

<comp id="758" class="1004" name="sext_ln68_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="4" slack="0"/>
<pin id="760" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln68/2 "/>
</bind>
</comp>

<comp id="762" class="1004" name="s_idx_V_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="5" slack="1"/>
<pin id="764" dir="0" index="1" bw="4" slack="0"/>
<pin id="765" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="s_idx_V/2 "/>
</bind>
</comp>

<comp id="767" class="1004" name="tmp_5_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="1" slack="0"/>
<pin id="769" dir="0" index="1" bw="6" slack="0"/>
<pin id="770" dir="0" index="2" bw="4" slack="0"/>
<pin id="771" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="775" class="1004" name="zext_ln544_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="4" slack="0"/>
<pin id="777" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544/2 "/>
</bind>
</comp>

<comp id="779" class="1004" name="zext_ln180_6_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="4" slack="0"/>
<pin id="781" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_6/2 "/>
</bind>
</comp>

<comp id="783" class="1004" name="add_ln180_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="5" slack="1"/>
<pin id="785" dir="0" index="1" bw="4" slack="0"/>
<pin id="786" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180/2 "/>
</bind>
</comp>

<comp id="788" class="1004" name="trunc_ln180_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="6" slack="0"/>
<pin id="790" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln180/2 "/>
</bind>
</comp>

<comp id="792" class="1004" name="p_shl2_cast_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="10" slack="0"/>
<pin id="794" dir="0" index="1" bw="5" slack="0"/>
<pin id="795" dir="0" index="2" bw="1" slack="0"/>
<pin id="796" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_cast/2 "/>
</bind>
</comp>

<comp id="800" class="1004" name="tmp_6_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="7" slack="0"/>
<pin id="802" dir="0" index="1" bw="6" slack="0"/>
<pin id="803" dir="0" index="2" bw="1" slack="0"/>
<pin id="804" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="808" class="1004" name="zext_ln180_7_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="7" slack="0"/>
<pin id="810" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_7/2 "/>
</bind>
</comp>

<comp id="812" class="1004" name="sub_ln180_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="10" slack="0"/>
<pin id="814" dir="0" index="1" bw="7" slack="0"/>
<pin id="815" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln180/2 "/>
</bind>
</comp>

<comp id="818" class="1004" name="add_ln180_2_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="6" slack="0"/>
<pin id="820" dir="0" index="1" bw="10" slack="0"/>
<pin id="821" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180_2/2 "/>
</bind>
</comp>

<comp id="824" class="1004" name="zext_ln180_8_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="10" slack="0"/>
<pin id="826" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_8/2 "/>
</bind>
</comp>

<comp id="829" class="1004" name="add_ln180_3_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="6" slack="0"/>
<pin id="831" dir="0" index="1" bw="10" slack="0"/>
<pin id="832" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180_3/2 "/>
</bind>
</comp>

<comp id="835" class="1004" name="zext_ln180_9_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="10" slack="0"/>
<pin id="837" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_9/2 "/>
</bind>
</comp>

<comp id="840" class="1004" name="add_ln138_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="6" slack="0"/>
<pin id="842" dir="0" index="1" bw="5" slack="1"/>
<pin id="843" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln138/2 "/>
</bind>
</comp>

<comp id="845" class="1004" name="p_shl6_cast_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="9" slack="0"/>
<pin id="847" dir="0" index="1" bw="6" slack="0"/>
<pin id="848" dir="0" index="2" bw="1" slack="0"/>
<pin id="849" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6_cast/2 "/>
</bind>
</comp>

<comp id="853" class="1004" name="tmp_8_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="7" slack="0"/>
<pin id="855" dir="0" index="1" bw="6" slack="0"/>
<pin id="856" dir="0" index="2" bw="1" slack="0"/>
<pin id="857" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="861" class="1004" name="zext_ln138_1_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="7" slack="0"/>
<pin id="863" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln138_1/2 "/>
</bind>
</comp>

<comp id="865" class="1004" name="add_ln138_1_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="9" slack="0"/>
<pin id="867" dir="0" index="1" bw="7" slack="0"/>
<pin id="868" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln138_1/2 "/>
</bind>
</comp>

<comp id="871" class="1004" name="zext_ln138_2_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="9" slack="0"/>
<pin id="873" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln138_2/2 "/>
</bind>
</comp>

<comp id="876" class="1004" name="add_ln141_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="9" slack="0"/>
<pin id="878" dir="0" index="1" bw="5" slack="0"/>
<pin id="879" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln141/2 "/>
</bind>
</comp>

<comp id="882" class="1004" name="zext_ln141_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="9" slack="0"/>
<pin id="884" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln141/2 "/>
</bind>
</comp>

<comp id="887" class="1004" name="add_ln1353_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="4" slack="1"/>
<pin id="889" dir="0" index="1" bw="4" slack="0"/>
<pin id="890" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1353/2 "/>
</bind>
</comp>

<comp id="892" class="1004" name="ret_V_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="4" slack="0"/>
<pin id="894" dir="0" index="1" bw="4" slack="0"/>
<pin id="895" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_V/2 "/>
</bind>
</comp>

<comp id="898" class="1004" name="zext_ln180_10_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="4" slack="0"/>
<pin id="900" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_10/2 "/>
</bind>
</comp>

<comp id="902" class="1004" name="add_ln180_4_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="4" slack="0"/>
<pin id="904" dir="0" index="1" bw="5" slack="1"/>
<pin id="905" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180_4/2 "/>
</bind>
</comp>

<comp id="907" class="1004" name="p_shl4_cast_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="9" slack="0"/>
<pin id="909" dir="0" index="1" bw="6" slack="0"/>
<pin id="910" dir="0" index="2" bw="1" slack="0"/>
<pin id="911" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4_cast/2 "/>
</bind>
</comp>

<comp id="915" class="1004" name="tmp_7_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="7" slack="0"/>
<pin id="917" dir="0" index="1" bw="6" slack="0"/>
<pin id="918" dir="0" index="2" bw="1" slack="0"/>
<pin id="919" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="923" class="1004" name="zext_ln180_11_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="7" slack="0"/>
<pin id="925" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_11/2 "/>
</bind>
</comp>

<comp id="927" class="1004" name="add_ln180_5_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="9" slack="0"/>
<pin id="929" dir="0" index="1" bw="7" slack="0"/>
<pin id="930" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180_5/2 "/>
</bind>
</comp>

<comp id="933" class="1004" name="zext_ln180_12_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="9" slack="0"/>
<pin id="935" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_12/2 "/>
</bind>
</comp>

<comp id="938" class="1004" name="add_ln133_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="9" slack="0"/>
<pin id="940" dir="0" index="1" bw="5" slack="0"/>
<pin id="941" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133/2 "/>
</bind>
</comp>

<comp id="944" class="1004" name="zext_ln133_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="9" slack="0"/>
<pin id="946" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133/2 "/>
</bind>
</comp>

<comp id="949" class="1004" name="icmp_ln136_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="4" slack="0"/>
<pin id="951" dir="0" index="1" bw="4" slack="0"/>
<pin id="952" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln136/3 "/>
</bind>
</comp>

<comp id="955" class="1004" name="zext_ln138_4_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="4" slack="0"/>
<pin id="957" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln138_4/3 "/>
</bind>
</comp>

<comp id="959" class="1004" name="add_ln138_2_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="9" slack="1"/>
<pin id="961" dir="0" index="1" bw="4" slack="0"/>
<pin id="962" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln138_2/3 "/>
</bind>
</comp>

<comp id="964" class="1004" name="zext_ln138_5_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="9" slack="0"/>
<pin id="966" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln138_5/3 "/>
</bind>
</comp>

<comp id="969" class="1004" name="zext_ln138_3_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="4" slack="1"/>
<pin id="971" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln138_3/4 "/>
</bind>
</comp>

<comp id="973" class="1004" name="add_ln180_8_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="10" slack="2"/>
<pin id="975" dir="0" index="1" bw="4" slack="0"/>
<pin id="976" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180_8/4 "/>
</bind>
</comp>

<comp id="978" class="1004" name="zext_ln180_17_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="10" slack="0"/>
<pin id="980" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_17/4 "/>
</bind>
</comp>

<comp id="983" class="1004" name="select_ln879_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="1" slack="3"/>
<pin id="985" dir="0" index="1" bw="1" slack="0"/>
<pin id="986" dir="0" index="2" bw="2" slack="0"/>
<pin id="987" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln879/4 "/>
</bind>
</comp>

<comp id="991" class="1004" name="cc_V_1_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="4" slack="1"/>
<pin id="993" dir="0" index="1" bw="1" slack="0"/>
<pin id="994" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="cc_V_1/4 "/>
</bind>
</comp>

<comp id="997" class="1004" name="or_ln140_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="1" slack="0"/>
<pin id="999" dir="0" index="1" bw="1" slack="3"/>
<pin id="1000" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln140/5 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="select_ln140_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="1" slack="0"/>
<pin id="1004" dir="0" index="1" bw="1" slack="0"/>
<pin id="1005" dir="0" index="2" bw="2" slack="0"/>
<pin id="1006" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln140/5 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="or_ln141_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="1" slack="0"/>
<pin id="1013" dir="0" index="1" bw="1" slack="3"/>
<pin id="1014" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln141/5 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="select_ln141_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="1" slack="0"/>
<pin id="1018" dir="0" index="1" bw="1" slack="0"/>
<pin id="1019" dir="0" index="2" bw="2" slack="0"/>
<pin id="1020" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln141/5 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="icmp_ln128_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="4" slack="0"/>
<pin id="1026" dir="0" index="1" bw="4" slack="0"/>
<pin id="1027" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln128/6 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="zext_ln180_14_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="4" slack="0"/>
<pin id="1032" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_14/6 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="add_ln180_6_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="9" slack="1"/>
<pin id="1036" dir="0" index="1" bw="4" slack="0"/>
<pin id="1037" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180_6/6 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="zext_ln180_15_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="9" slack="0"/>
<pin id="1041" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_15/6 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="zext_ln180_13_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="4" slack="1"/>
<pin id="1046" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_13/7 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="add_ln180_7_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="10" slack="2"/>
<pin id="1050" dir="0" index="1" bw="4" slack="0"/>
<pin id="1051" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180_7/7 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="zext_ln180_16_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="10" slack="0"/>
<pin id="1055" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_16/7 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="cc_V_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="4" slack="1"/>
<pin id="1060" dir="0" index="1" bw="1" slack="0"/>
<pin id="1061" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="cc_V/7 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="select_ln132_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="1" slack="0"/>
<pin id="1066" dir="0" index="1" bw="1" slack="0"/>
<pin id="1067" dir="0" index="2" bw="2" slack="0"/>
<pin id="1068" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln132/8 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="select_ln133_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="1" slack="0"/>
<pin id="1075" dir="0" index="1" bw="1" slack="0"/>
<pin id="1076" dir="0" index="2" bw="2" slack="0"/>
<pin id="1077" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln133/8 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="icmp_ln92_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="4" slack="0"/>
<pin id="1083" dir="0" index="1" bw="4" slack="0"/>
<pin id="1084" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln92/10 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="bank_V_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="4" slack="0"/>
<pin id="1089" dir="0" index="1" bw="1" slack="0"/>
<pin id="1090" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="bank_V/10 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="trunc_ln1352_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="4" slack="0"/>
<pin id="1095" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1352/10 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="ret_V_7_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="6" slack="0"/>
<pin id="1099" dir="0" index="1" bw="3" slack="0"/>
<pin id="1100" dir="0" index="2" bw="1" slack="0"/>
<pin id="1101" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_V_7/10 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="zext_ln74_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="4" slack="0"/>
<pin id="1107" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74/10 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="add_ln74_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="4" slack="0"/>
<pin id="1111" dir="0" index="1" bw="5" slack="2"/>
<pin id="1112" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74/10 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="zext_ln74_1_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="6" slack="0"/>
<pin id="1116" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74_1/10 "/>
</bind>
</comp>

<comp id="1118" class="1004" name="tmp_9_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="8" slack="0"/>
<pin id="1120" dir="0" index="1" bw="6" slack="0"/>
<pin id="1121" dir="0" index="2" bw="1" slack="0"/>
<pin id="1122" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/10 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="zext_ln74_2_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="8" slack="0"/>
<pin id="1128" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74_2/10 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="sub_ln74_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="8" slack="0"/>
<pin id="1132" dir="0" index="1" bw="6" slack="0"/>
<pin id="1133" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln74/10 "/>
</bind>
</comp>

<comp id="1136" class="1004" name="icmp_ln93_fu_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="4" slack="0"/>
<pin id="1138" dir="0" index="1" bw="4" slack="0"/>
<pin id="1139" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln93/11 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="cc_V_2_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="4" slack="0"/>
<pin id="1144" dir="0" index="1" bw="1" slack="0"/>
<pin id="1145" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="cc_V_2/11 "/>
</bind>
</comp>

<comp id="1148" class="1004" name="zext_ln215_fu_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="4" slack="0"/>
<pin id="1150" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215/11 "/>
</bind>
</comp>

<comp id="1152" class="1004" name="ret_V_8_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="6" slack="1"/>
<pin id="1154" dir="0" index="1" bw="4" slack="0"/>
<pin id="1155" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_8/11 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="tmp_s_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="8" slack="0"/>
<pin id="1159" dir="0" index="1" bw="2" slack="3"/>
<pin id="1160" dir="0" index="2" bw="6" slack="0"/>
<pin id="1161" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/11 "/>
</bind>
</comp>

<comp id="1164" class="1004" name="zext_ln180_fu_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="8" slack="0"/>
<pin id="1166" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180/11 "/>
</bind>
</comp>

<comp id="1169" class="1004" name="icmp_ln887_fu_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="2" slack="0"/>
<pin id="1171" dir="0" index="1" bw="1" slack="0"/>
<pin id="1172" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887/12 "/>
</bind>
</comp>

<comp id="1175" class="1004" name="kr_V_fu_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="2" slack="0"/>
<pin id="1177" dir="0" index="1" bw="1" slack="0"/>
<pin id="1178" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="kr_V/12 "/>
</bind>
</comp>

<comp id="1181" class="1004" name="zext_ln544_6_fu_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="2" slack="0"/>
<pin id="1183" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_6/12 "/>
</bind>
</comp>

<comp id="1185" class="1004" name="add_ln74_1_fu_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="2" slack="0"/>
<pin id="1187" dir="0" index="1" bw="9" slack="2"/>
<pin id="1188" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74_1/12 "/>
</bind>
</comp>

<comp id="1190" class="1004" name="trunc_ln74_fu_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="11" slack="0"/>
<pin id="1192" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln74/12 "/>
</bind>
</comp>

<comp id="1194" class="1004" name="p_shl10_cast_fu_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="10" slack="0"/>
<pin id="1196" dir="0" index="1" bw="7" slack="0"/>
<pin id="1197" dir="0" index="2" bw="1" slack="0"/>
<pin id="1198" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl10_cast/12 "/>
</bind>
</comp>

<comp id="1202" class="1004" name="trunc_ln74_1_fu_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="11" slack="0"/>
<pin id="1204" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln74_1/12 "/>
</bind>
</comp>

<comp id="1206" class="1004" name="p_shl11_cast_fu_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="10" slack="0"/>
<pin id="1208" dir="0" index="1" bw="9" slack="0"/>
<pin id="1209" dir="0" index="2" bw="1" slack="0"/>
<pin id="1210" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl11_cast/12 "/>
</bind>
</comp>

<comp id="1214" class="1004" name="add_ln74_2_fu_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="10" slack="0"/>
<pin id="1216" dir="0" index="1" bw="10" slack="0"/>
<pin id="1217" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74_2/12 "/>
</bind>
</comp>

<comp id="1220" class="1004" name="zext_ln1354_fu_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="2" slack="0"/>
<pin id="1222" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1354/12 "/>
</bind>
</comp>

<comp id="1224" class="1004" name="ret_V_12_fu_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="3" slack="0"/>
<pin id="1226" dir="0" index="1" bw="2" slack="0"/>
<pin id="1227" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_12/12 "/>
</bind>
</comp>

<comp id="1230" class="1004" name="sext_ln215_1_fu_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="3" slack="0"/>
<pin id="1232" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215_1/12 "/>
</bind>
</comp>

<comp id="1234" class="1004" name="add_ln215_fu_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="3" slack="0"/>
<pin id="1236" dir="0" index="1" bw="5" slack="4"/>
<pin id="1237" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln215/12 "/>
</bind>
</comp>

<comp id="1239" class="1004" name="shl_ln215_fu_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="6" slack="0"/>
<pin id="1241" dir="0" index="1" bw="3" slack="0"/>
<pin id="1242" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln215/12 "/>
</bind>
</comp>

<comp id="1245" class="1004" name="sub_ln215_1_fu_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="6" slack="0"/>
<pin id="1247" dir="0" index="1" bw="6" slack="0"/>
<pin id="1248" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln215_1/12 "/>
</bind>
</comp>

<comp id="1251" class="1004" name="icmp_ln887_3_fu_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="2" slack="0"/>
<pin id="1253" dir="0" index="1" bw="1" slack="0"/>
<pin id="1254" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887_3/13 "/>
</bind>
</comp>

<comp id="1257" class="1004" name="kc_V_fu_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="2" slack="0"/>
<pin id="1259" dir="0" index="1" bw="1" slack="0"/>
<pin id="1260" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="kc_V/13 "/>
</bind>
</comp>

<comp id="1263" class="1004" name="zext_ln215_1_fu_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="2" slack="0"/>
<pin id="1265" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_1/13 "/>
</bind>
</comp>

<comp id="1267" class="1004" name="ret_V_10_fu_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="4" slack="2"/>
<pin id="1269" dir="0" index="1" bw="2" slack="0"/>
<pin id="1270" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_10/13 "/>
</bind>
</comp>

<comp id="1273" class="1004" name="zext_ln74_3_fu_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="4" slack="0"/>
<pin id="1275" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74_3/13 "/>
</bind>
</comp>

<comp id="1277" class="1004" name="add_ln74_3_fu_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="4" slack="0"/>
<pin id="1279" dir="0" index="1" bw="10" slack="1"/>
<pin id="1280" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74_3/13 "/>
</bind>
</comp>

<comp id="1282" class="1004" name="zext_ln74_4_fu_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="10" slack="0"/>
<pin id="1284" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74_4/13 "/>
</bind>
</comp>

<comp id="1287" class="1004" name="zext_ln215_2_fu_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="2" slack="0"/>
<pin id="1289" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_2/13 "/>
</bind>
</comp>

<comp id="1291" class="1004" name="ret_V_11_fu_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="3" slack="0"/>
<pin id="1293" dir="0" index="1" bw="2" slack="0"/>
<pin id="1294" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_11/13 "/>
</bind>
</comp>

<comp id="1297" class="1004" name="sext_ln215_2_fu_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="3" slack="0"/>
<pin id="1299" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215_2/13 "/>
</bind>
</comp>

<comp id="1301" class="1004" name="add_ln215_1_fu_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="3" slack="0"/>
<pin id="1303" dir="0" index="1" bw="6" slack="1"/>
<pin id="1304" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln215_1/13 "/>
</bind>
</comp>

<comp id="1306" class="1004" name="zext_ln215_8_fu_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="6" slack="0"/>
<pin id="1308" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_8/13 "/>
</bind>
</comp>

<comp id="1311" class="1004" name="trunc_ln74_2_fu_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="2" slack="0"/>
<pin id="1313" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln74_2/14 "/>
</bind>
</comp>

<comp id="1315" class="1004" name="ret_V_14_fu_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="1" slack="0"/>
<pin id="1317" dir="0" index="1" bw="1" slack="0"/>
<pin id="1318" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="ret_V_14/14 "/>
</bind>
</comp>

<comp id="1321" class="1004" name="tmp_14_fu_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="1" slack="0"/>
<pin id="1323" dir="0" index="1" bw="2" slack="0"/>
<pin id="1324" dir="0" index="2" bw="1" slack="0"/>
<pin id="1325" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/14 "/>
</bind>
</comp>

<comp id="1329" class="1004" name="xor_ln841_fu_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="1" slack="0"/>
<pin id="1331" dir="0" index="1" bw="1" slack="0"/>
<pin id="1332" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln841/14 "/>
</bind>
</comp>

<comp id="1335" class="1004" name="p_Result_s_fu_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="2" slack="0"/>
<pin id="1337" dir="0" index="1" bw="2" slack="0"/>
<pin id="1338" dir="0" index="2" bw="1" slack="0"/>
<pin id="1339" dir="0" index="3" bw="1" slack="0"/>
<pin id="1340" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_s/14 "/>
</bind>
</comp>

<comp id="1345" class="1004" name="sext_ln700_fu_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="2" slack="0"/>
<pin id="1347" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700/14 "/>
</bind>
</comp>

<comp id="1349" class="1004" name="sum_V_fu_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="2" slack="0"/>
<pin id="1351" dir="0" index="1" bw="5" slack="1"/>
<pin id="1352" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_V/14 "/>
</bind>
</comp>

<comp id="1355" class="1004" name="icmp_ln155_fu_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="4" slack="0"/>
<pin id="1357" dir="0" index="1" bw="4" slack="0"/>
<pin id="1358" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln155/15 "/>
</bind>
</comp>

<comp id="1361" class="1004" name="bank_V_2_fu_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="4" slack="0"/>
<pin id="1363" dir="0" index="1" bw="1" slack="0"/>
<pin id="1364" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="bank_V_2/15 "/>
</bind>
</comp>

<comp id="1367" class="1004" name="lhs_V_fu_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="4" slack="0"/>
<pin id="1369" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V/15 "/>
</bind>
</comp>

<comp id="1371" class="1004" name="ret_V_15_fu_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="4" slack="0"/>
<pin id="1373" dir="0" index="1" bw="5" slack="3"/>
<pin id="1374" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_15/15 "/>
</bind>
</comp>

<comp id="1376" class="1004" name="tmp_10_fu_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="1" slack="0"/>
<pin id="1378" dir="0" index="1" bw="6" slack="0"/>
<pin id="1379" dir="0" index="2" bw="4" slack="0"/>
<pin id="1380" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/15 "/>
</bind>
</comp>

<comp id="1384" class="1004" name="zext_ln544_5_fu_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="4" slack="0"/>
<pin id="1386" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_5/15 "/>
</bind>
</comp>

<comp id="1388" class="1004" name="add_ln180_9_fu_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="5" slack="3"/>
<pin id="1390" dir="0" index="1" bw="4" slack="0"/>
<pin id="1391" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180_9/15 "/>
</bind>
</comp>

<comp id="1393" class="1004" name="p_shl_cast_fu_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="9" slack="0"/>
<pin id="1395" dir="0" index="1" bw="6" slack="0"/>
<pin id="1396" dir="0" index="2" bw="1" slack="0"/>
<pin id="1397" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/15 "/>
</bind>
</comp>

<comp id="1401" class="1004" name="tmp_11_fu_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="7" slack="0"/>
<pin id="1403" dir="0" index="1" bw="6" slack="0"/>
<pin id="1404" dir="0" index="2" bw="1" slack="0"/>
<pin id="1405" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/15 "/>
</bind>
</comp>

<comp id="1409" class="1004" name="zext_ln180_18_fu_1409">
<pin_list>
<pin id="1410" dir="0" index="0" bw="7" slack="0"/>
<pin id="1411" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_18/15 "/>
</bind>
</comp>

<comp id="1413" class="1004" name="zext_ln180_19_fu_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="7" slack="0"/>
<pin id="1415" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_19/15 "/>
</bind>
</comp>

<comp id="1417" class="1004" name="add_ln180_10_fu_1417">
<pin_list>
<pin id="1418" dir="0" index="0" bw="7" slack="0"/>
<pin id="1419" dir="0" index="1" bw="9" slack="0"/>
<pin id="1420" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180_10/15 "/>
</bind>
</comp>

<comp id="1423" class="1004" name="zext_ln180_20_fu_1423">
<pin_list>
<pin id="1424" dir="0" index="0" bw="9" slack="0"/>
<pin id="1425" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_20/15 "/>
</bind>
</comp>

<comp id="1428" class="1004" name="add_ln185_fu_1428">
<pin_list>
<pin id="1429" dir="0" index="0" bw="5" slack="0"/>
<pin id="1430" dir="0" index="1" bw="9" slack="0"/>
<pin id="1431" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln185/15 "/>
</bind>
</comp>

<comp id="1434" class="1004" name="zext_ln185_fu_1434">
<pin_list>
<pin id="1435" dir="0" index="0" bw="9" slack="0"/>
<pin id="1436" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln185/15 "/>
</bind>
</comp>

<comp id="1439" class="1004" name="trunc_ln180_1_fu_1439">
<pin_list>
<pin id="1440" dir="0" index="0" bw="6" slack="0"/>
<pin id="1441" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln180_1/15 "/>
</bind>
</comp>

<comp id="1443" class="1004" name="p_shl12_cast_fu_1443">
<pin_list>
<pin id="1444" dir="0" index="0" bw="10" slack="0"/>
<pin id="1445" dir="0" index="1" bw="5" slack="0"/>
<pin id="1446" dir="0" index="2" bw="1" slack="0"/>
<pin id="1447" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl12_cast/15 "/>
</bind>
</comp>

<comp id="1451" class="1004" name="sub_ln180_1_fu_1451">
<pin_list>
<pin id="1452" dir="0" index="0" bw="10" slack="0"/>
<pin id="1453" dir="0" index="1" bw="7" slack="0"/>
<pin id="1454" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln180_1/15 "/>
</bind>
</comp>

<comp id="1457" class="1004" name="zext_ln180_21_fu_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="10" slack="0"/>
<pin id="1459" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_21/15 "/>
</bind>
</comp>

<comp id="1462" class="1004" name="add_ln180_11_fu_1462">
<pin_list>
<pin id="1463" dir="0" index="0" bw="5" slack="0"/>
<pin id="1464" dir="0" index="1" bw="10" slack="0"/>
<pin id="1465" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180_11/15 "/>
</bind>
</comp>

<comp id="1468" class="1004" name="zext_ln180_22_fu_1468">
<pin_list>
<pin id="1469" dir="0" index="0" bw="10" slack="0"/>
<pin id="1470" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_22/15 "/>
</bind>
</comp>

<comp id="1473" class="1004" name="add_ln180_12_fu_1473">
<pin_list>
<pin id="1474" dir="0" index="0" bw="5" slack="0"/>
<pin id="1475" dir="0" index="1" bw="10" slack="0"/>
<pin id="1476" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180_12/15 "/>
</bind>
</comp>

<comp id="1479" class="1004" name="zext_ln180_23_fu_1479">
<pin_list>
<pin id="1480" dir="0" index="0" bw="10" slack="0"/>
<pin id="1481" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_23/15 "/>
</bind>
</comp>

<comp id="1484" class="1004" name="add_ln180_13_fu_1484">
<pin_list>
<pin id="1485" dir="0" index="0" bw="6" slack="0"/>
<pin id="1486" dir="0" index="1" bw="10" slack="0"/>
<pin id="1487" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180_13/15 "/>
</bind>
</comp>

<comp id="1490" class="1004" name="zext_ln180_24_fu_1490">
<pin_list>
<pin id="1491" dir="0" index="0" bw="10" slack="0"/>
<pin id="1492" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_24/15 "/>
</bind>
</comp>

<comp id="1495" class="1004" name="add_ln180_14_fu_1495">
<pin_list>
<pin id="1496" dir="0" index="0" bw="6" slack="0"/>
<pin id="1497" dir="0" index="1" bw="5" slack="3"/>
<pin id="1498" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180_14/15 "/>
</bind>
</comp>

<comp id="1500" class="1004" name="p_shl14_cast_fu_1500">
<pin_list>
<pin id="1501" dir="0" index="0" bw="9" slack="0"/>
<pin id="1502" dir="0" index="1" bw="6" slack="0"/>
<pin id="1503" dir="0" index="2" bw="1" slack="0"/>
<pin id="1504" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl14_cast/15 "/>
</bind>
</comp>

<comp id="1508" class="1004" name="tmp_13_fu_1508">
<pin_list>
<pin id="1509" dir="0" index="0" bw="7" slack="0"/>
<pin id="1510" dir="0" index="1" bw="6" slack="0"/>
<pin id="1511" dir="0" index="2" bw="1" slack="0"/>
<pin id="1512" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/15 "/>
</bind>
</comp>

<comp id="1516" class="1004" name="zext_ln180_25_fu_1516">
<pin_list>
<pin id="1517" dir="0" index="0" bw="7" slack="0"/>
<pin id="1518" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_25/15 "/>
</bind>
</comp>

<comp id="1520" class="1004" name="add_ln180_15_fu_1520">
<pin_list>
<pin id="1521" dir="0" index="0" bw="9" slack="0"/>
<pin id="1522" dir="0" index="1" bw="7" slack="0"/>
<pin id="1523" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180_15/15 "/>
</bind>
</comp>

<comp id="1526" class="1004" name="zext_ln180_26_fu_1526">
<pin_list>
<pin id="1527" dir="0" index="0" bw="9" slack="0"/>
<pin id="1528" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_26/15 "/>
</bind>
</comp>

<comp id="1531" class="1004" name="add_ln166_fu_1531">
<pin_list>
<pin id="1532" dir="0" index="0" bw="9" slack="0"/>
<pin id="1533" dir="0" index="1" bw="5" slack="0"/>
<pin id="1534" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln166/15 "/>
</bind>
</comp>

<comp id="1537" class="1004" name="zext_ln166_fu_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="9" slack="0"/>
<pin id="1539" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln166/15 "/>
</bind>
</comp>

<comp id="1542" class="1004" name="ret_V_9_fu_1542">
<pin_list>
<pin id="1543" dir="0" index="0" bw="5" slack="0"/>
<pin id="1544" dir="0" index="1" bw="6" slack="0"/>
<pin id="1545" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_9/15 "/>
</bind>
</comp>

<comp id="1548" class="1004" name="sext_ln171_fu_1548">
<pin_list>
<pin id="1549" dir="0" index="0" bw="6" slack="0"/>
<pin id="1550" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln171/15 "/>
</bind>
</comp>

<comp id="1552" class="1004" name="add_ln171_fu_1552">
<pin_list>
<pin id="1553" dir="0" index="0" bw="5" slack="3"/>
<pin id="1554" dir="0" index="1" bw="6" slack="0"/>
<pin id="1555" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln171/15 "/>
</bind>
</comp>

<comp id="1557" class="1004" name="trunc_ln171_fu_1557">
<pin_list>
<pin id="1558" dir="0" index="0" bw="7" slack="0"/>
<pin id="1559" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln171/15 "/>
</bind>
</comp>

<comp id="1561" class="1004" name="p_shl16_cast_fu_1561">
<pin_list>
<pin id="1562" dir="0" index="0" bw="9" slack="0"/>
<pin id="1563" dir="0" index="1" bw="6" slack="0"/>
<pin id="1564" dir="0" index="2" bw="1" slack="0"/>
<pin id="1565" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl16_cast/15 "/>
</bind>
</comp>

<comp id="1569" class="1004" name="tmp_12_fu_1569">
<pin_list>
<pin id="1570" dir="0" index="0" bw="8" slack="0"/>
<pin id="1571" dir="0" index="1" bw="7" slack="0"/>
<pin id="1572" dir="0" index="2" bw="1" slack="0"/>
<pin id="1573" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/15 "/>
</bind>
</comp>

<comp id="1577" class="1004" name="sext_ln171_1_fu_1577">
<pin_list>
<pin id="1578" dir="0" index="0" bw="8" slack="0"/>
<pin id="1579" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln171_1/15 "/>
</bind>
</comp>

<comp id="1581" class="1004" name="add_ln171_1_fu_1581">
<pin_list>
<pin id="1582" dir="0" index="0" bw="8" slack="0"/>
<pin id="1583" dir="0" index="1" bw="9" slack="0"/>
<pin id="1584" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln171_1/15 "/>
</bind>
</comp>

<comp id="1587" class="1004" name="zext_ln171_fu_1587">
<pin_list>
<pin id="1588" dir="0" index="0" bw="9" slack="0"/>
<pin id="1589" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln171/15 "/>
</bind>
</comp>

<comp id="1592" class="1004" name="add_ln174_fu_1592">
<pin_list>
<pin id="1593" dir="0" index="0" bw="5" slack="0"/>
<pin id="1594" dir="0" index="1" bw="9" slack="0"/>
<pin id="1595" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln174/15 "/>
</bind>
</comp>

<comp id="1598" class="1004" name="zext_ln174_fu_1598">
<pin_list>
<pin id="1599" dir="0" index="0" bw="9" slack="0"/>
<pin id="1600" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/15 "/>
</bind>
</comp>

<comp id="1603" class="1004" name="icmp_ln161_fu_1603">
<pin_list>
<pin id="1604" dir="0" index="0" bw="4" slack="0"/>
<pin id="1605" dir="0" index="1" bw="4" slack="0"/>
<pin id="1606" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln161/16 "/>
</bind>
</comp>

<comp id="1609" class="1004" name="zext_ln180_29_fu_1609">
<pin_list>
<pin id="1610" dir="0" index="0" bw="4" slack="0"/>
<pin id="1611" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_29/16 "/>
</bind>
</comp>

<comp id="1613" class="1004" name="add_ln180_16_fu_1613">
<pin_list>
<pin id="1614" dir="0" index="0" bw="9" slack="1"/>
<pin id="1615" dir="0" index="1" bw="4" slack="0"/>
<pin id="1616" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180_16/16 "/>
</bind>
</comp>

<comp id="1618" class="1004" name="zext_ln180_30_fu_1618">
<pin_list>
<pin id="1619" dir="0" index="0" bw="9" slack="0"/>
<pin id="1620" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_30/16 "/>
</bind>
</comp>

<comp id="1623" class="1004" name="zext_ln180_28_fu_1623">
<pin_list>
<pin id="1624" dir="0" index="0" bw="4" slack="1"/>
<pin id="1625" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_28/17 "/>
</bind>
</comp>

<comp id="1627" class="1004" name="add_ln180_17_fu_1627">
<pin_list>
<pin id="1628" dir="0" index="0" bw="10" slack="2"/>
<pin id="1629" dir="0" index="1" bw="4" slack="0"/>
<pin id="1630" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180_17/17 "/>
</bind>
</comp>

<comp id="1632" class="1004" name="zext_ln180_31_fu_1632">
<pin_list>
<pin id="1633" dir="0" index="0" bw="10" slack="0"/>
<pin id="1634" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_31/17 "/>
</bind>
</comp>

<comp id="1637" class="1004" name="cc_V_6_fu_1637">
<pin_list>
<pin id="1638" dir="0" index="0" bw="4" slack="1"/>
<pin id="1639" dir="0" index="1" bw="1" slack="0"/>
<pin id="1640" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="cc_V_6/17 "/>
</bind>
</comp>

<comp id="1643" class="1004" name="select_ln165_fu_1643">
<pin_list>
<pin id="1644" dir="0" index="0" bw="1" slack="0"/>
<pin id="1645" dir="0" index="1" bw="1" slack="0"/>
<pin id="1646" dir="0" index="2" bw="2" slack="0"/>
<pin id="1647" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln165/18 "/>
</bind>
</comp>

<comp id="1652" class="1004" name="select_ln166_fu_1652">
<pin_list>
<pin id="1653" dir="0" index="0" bw="1" slack="0"/>
<pin id="1654" dir="0" index="1" bw="1" slack="0"/>
<pin id="1655" dir="0" index="2" bw="2" slack="0"/>
<pin id="1656" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln166/18 "/>
</bind>
</comp>

<comp id="1661" class="1004" name="or_ln173_fu_1661">
<pin_list>
<pin id="1662" dir="0" index="0" bw="1" slack="0"/>
<pin id="1663" dir="0" index="1" bw="1" slack="5"/>
<pin id="1664" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln173/18 "/>
</bind>
</comp>

<comp id="1666" class="1004" name="select_ln173_fu_1666">
<pin_list>
<pin id="1667" dir="0" index="0" bw="1" slack="0"/>
<pin id="1668" dir="0" index="1" bw="1" slack="0"/>
<pin id="1669" dir="0" index="2" bw="2" slack="0"/>
<pin id="1670" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln173/18 "/>
</bind>
</comp>

<comp id="1675" class="1004" name="or_ln174_fu_1675">
<pin_list>
<pin id="1676" dir="0" index="0" bw="1" slack="0"/>
<pin id="1677" dir="0" index="1" bw="1" slack="5"/>
<pin id="1678" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln174/18 "/>
</bind>
</comp>

<comp id="1680" class="1004" name="select_ln174_fu_1680">
<pin_list>
<pin id="1681" dir="0" index="0" bw="1" slack="0"/>
<pin id="1682" dir="0" index="1" bw="1" slack="0"/>
<pin id="1683" dir="0" index="2" bw="2" slack="0"/>
<pin id="1684" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln174/18 "/>
</bind>
</comp>

<comp id="1689" class="1004" name="icmp_ln169_fu_1689">
<pin_list>
<pin id="1690" dir="0" index="0" bw="4" slack="0"/>
<pin id="1691" dir="0" index="1" bw="4" slack="0"/>
<pin id="1692" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln169/19 "/>
</bind>
</comp>

<comp id="1695" class="1004" name="zext_ln171_2_fu_1695">
<pin_list>
<pin id="1696" dir="0" index="0" bw="4" slack="0"/>
<pin id="1697" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln171_2/19 "/>
</bind>
</comp>

<comp id="1699" class="1004" name="add_ln171_2_fu_1699">
<pin_list>
<pin id="1700" dir="0" index="0" bw="9" slack="1"/>
<pin id="1701" dir="0" index="1" bw="4" slack="0"/>
<pin id="1702" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln171_2/19 "/>
</bind>
</comp>

<comp id="1704" class="1004" name="zext_ln171_3_fu_1704">
<pin_list>
<pin id="1705" dir="0" index="0" bw="9" slack="0"/>
<pin id="1706" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln171_3/19 "/>
</bind>
</comp>

<comp id="1709" class="1004" name="zext_ln171_1_fu_1709">
<pin_list>
<pin id="1710" dir="0" index="0" bw="4" slack="1"/>
<pin id="1711" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln171_1/20 "/>
</bind>
</comp>

<comp id="1713" class="1004" name="add_ln180_18_fu_1713">
<pin_list>
<pin id="1714" dir="0" index="0" bw="10" slack="2"/>
<pin id="1715" dir="0" index="1" bw="4" slack="0"/>
<pin id="1716" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180_18/20 "/>
</bind>
</comp>

<comp id="1718" class="1004" name="zext_ln180_27_fu_1718">
<pin_list>
<pin id="1719" dir="0" index="0" bw="10" slack="0"/>
<pin id="1720" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_27/20 "/>
</bind>
</comp>

<comp id="1723" class="1004" name="select_ln879_2_fu_1723">
<pin_list>
<pin id="1724" dir="0" index="0" bw="1" slack="5"/>
<pin id="1725" dir="0" index="1" bw="1" slack="0"/>
<pin id="1726" dir="0" index="2" bw="2" slack="0"/>
<pin id="1727" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln879_2/20 "/>
</bind>
</comp>

<comp id="1731" class="1004" name="cc_V_4_fu_1731">
<pin_list>
<pin id="1732" dir="0" index="0" bw="4" slack="1"/>
<pin id="1733" dir="0" index="1" bw="1" slack="0"/>
<pin id="1734" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="cc_V_4/20 "/>
</bind>
</comp>

<comp id="1737" class="1004" name="icmp_ln179_fu_1737">
<pin_list>
<pin id="1738" dir="0" index="0" bw="4" slack="0"/>
<pin id="1739" dir="0" index="1" bw="4" slack="0"/>
<pin id="1740" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln179/21 "/>
</bind>
</comp>

<comp id="1743" class="1004" name="zext_ln180_32_fu_1743">
<pin_list>
<pin id="1744" dir="0" index="0" bw="4" slack="0"/>
<pin id="1745" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_32/21 "/>
</bind>
</comp>

<comp id="1747" class="1004" name="zext_ln180_33_fu_1747">
<pin_list>
<pin id="1748" dir="0" index="0" bw="4" slack="0"/>
<pin id="1749" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_33/21 "/>
</bind>
</comp>

<comp id="1751" class="1004" name="add_ln180_19_fu_1751">
<pin_list>
<pin id="1752" dir="0" index="0" bw="9" slack="3"/>
<pin id="1753" dir="0" index="1" bw="4" slack="0"/>
<pin id="1754" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180_19/21 "/>
</bind>
</comp>

<comp id="1756" class="1004" name="zext_ln180_34_fu_1756">
<pin_list>
<pin id="1757" dir="0" index="0" bw="9" slack="0"/>
<pin id="1758" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_34/21 "/>
</bind>
</comp>

<comp id="1761" class="1004" name="add_ln180_20_fu_1761">
<pin_list>
<pin id="1762" dir="0" index="0" bw="10" slack="3"/>
<pin id="1763" dir="0" index="1" bw="4" slack="0"/>
<pin id="1764" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180_20/21 "/>
</bind>
</comp>

<comp id="1766" class="1004" name="cc_V_7_fu_1766">
<pin_list>
<pin id="1767" dir="0" index="0" bw="4" slack="0"/>
<pin id="1768" dir="0" index="1" bw="1" slack="0"/>
<pin id="1769" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="cc_V_7/21 "/>
</bind>
</comp>

<comp id="1772" class="1004" name="zext_ln180_35_fu_1772">
<pin_list>
<pin id="1773" dir="0" index="0" bw="10" slack="1"/>
<pin id="1774" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_35/22 "/>
</bind>
</comp>

<comp id="1776" class="1004" name="select_ln184_fu_1776">
<pin_list>
<pin id="1777" dir="0" index="0" bw="1" slack="0"/>
<pin id="1778" dir="0" index="1" bw="1" slack="0"/>
<pin id="1779" dir="0" index="2" bw="2" slack="0"/>
<pin id="1780" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln184/23 "/>
</bind>
</comp>

<comp id="1785" class="1004" name="select_ln185_fu_1785">
<pin_list>
<pin id="1786" dir="0" index="0" bw="1" slack="0"/>
<pin id="1787" dir="0" index="1" bw="1" slack="0"/>
<pin id="1788" dir="0" index="2" bw="2" slack="0"/>
<pin id="1789" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln185/23 "/>
</bind>
</comp>

<comp id="1794" class="1005" name="word_buffer_m_V_offs_reg_1794">
<pin_list>
<pin id="1795" dir="0" index="0" bw="2" slack="3"/>
<pin id="1796" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="word_buffer_m_V_offs "/>
</bind>
</comp>

<comp id="1799" class="1005" name="zext_ln215_3_reg_1799">
<pin_list>
<pin id="1800" dir="0" index="0" bw="7" slack="3"/>
<pin id="1801" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln215_3 "/>
</bind>
</comp>

<comp id="1804" class="1005" name="zext_ln215_4_reg_1804">
<pin_list>
<pin id="1805" dir="0" index="0" bw="6" slack="1"/>
<pin id="1806" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln215_4 "/>
</bind>
</comp>

<comp id="1814" class="1005" name="sext_ln215_reg_1814">
<pin_list>
<pin id="1815" dir="0" index="0" bw="6" slack="4"/>
<pin id="1816" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="sext_ln215 "/>
</bind>
</comp>

<comp id="1819" class="1005" name="first_wrd_reg_1819">
<pin_list>
<pin id="1820" dir="0" index="0" bw="1" slack="4"/>
<pin id="1821" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="first_wrd "/>
</bind>
</comp>

<comp id="1826" class="1005" name="last_wrd_reg_1826">
<pin_list>
<pin id="1827" dir="0" index="0" bw="1" slack="2"/>
<pin id="1828" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="last_wrd "/>
</bind>
</comp>

<comp id="1833" class="1005" name="rhs_V_reg_1833">
<pin_list>
<pin id="1834" dir="0" index="0" bw="6" slack="1"/>
<pin id="1835" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="rhs_V "/>
</bind>
</comp>

<comp id="1839" class="1005" name="trunc_ln68_reg_1839">
<pin_list>
<pin id="1840" dir="0" index="0" bw="4" slack="1"/>
<pin id="1841" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln68 "/>
</bind>
</comp>

<comp id="1847" class="1005" name="bank_V_1_reg_1847">
<pin_list>
<pin id="1848" dir="0" index="0" bw="4" slack="0"/>
<pin id="1849" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="bank_V_1 "/>
</bind>
</comp>

<comp id="1855" class="1005" name="zext_ln544_reg_1855">
<pin_list>
<pin id="1856" dir="0" index="0" bw="64" slack="1"/>
<pin id="1857" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln544 "/>
</bind>
</comp>

<comp id="1863" class="1005" name="add_ln180_2_reg_1863">
<pin_list>
<pin id="1864" dir="0" index="0" bw="10" slack="2"/>
<pin id="1865" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="add_ln180_2 "/>
</bind>
</comp>

<comp id="1869" class="1005" name="line_buffer_m_V_addr_2_reg_1869">
<pin_list>
<pin id="1870" dir="0" index="0" bw="9" slack="2"/>
<pin id="1871" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="line_buffer_m_V_addr_2 "/>
</bind>
</comp>

<comp id="1874" class="1005" name="line_buffer_m_V_addr_4_reg_1874">
<pin_list>
<pin id="1875" dir="0" index="0" bw="9" slack="3"/>
<pin id="1876" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="line_buffer_m_V_addr_4 "/>
</bind>
</comp>

<comp id="1879" class="1005" name="add_ln138_1_reg_1879">
<pin_list>
<pin id="1880" dir="0" index="0" bw="9" slack="1"/>
<pin id="1881" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln138_1 "/>
</bind>
</comp>

<comp id="1884" class="1005" name="word_buffer_m_V_addr_2_reg_1884">
<pin_list>
<pin id="1885" dir="0" index="0" bw="8" slack="1"/>
<pin id="1886" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="word_buffer_m_V_addr_2 "/>
</bind>
</comp>

<comp id="1889" class="1005" name="word_buffer_m_V_addr_5_reg_1889">
<pin_list>
<pin id="1890" dir="0" index="0" bw="8" slack="1"/>
<pin id="1891" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="word_buffer_m_V_addr_5 "/>
</bind>
</comp>

<comp id="1894" class="1005" name="add_ln180_5_reg_1894">
<pin_list>
<pin id="1895" dir="0" index="0" bw="9" slack="1"/>
<pin id="1896" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln180_5 "/>
</bind>
</comp>

<comp id="1899" class="1005" name="old_word_buffer_m_V_s_reg_1899">
<pin_list>
<pin id="1900" dir="0" index="0" bw="8" slack="1"/>
<pin id="1901" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="old_word_buffer_m_V_s "/>
</bind>
</comp>

<comp id="1904" class="1005" name="old_word_buffer_m_V_1_reg_1904">
<pin_list>
<pin id="1905" dir="0" index="0" bw="8" slack="1"/>
<pin id="1906" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="old_word_buffer_m_V_1 "/>
</bind>
</comp>

<comp id="1912" class="1005" name="word_buffer_m_V_addr_reg_1912">
<pin_list>
<pin id="1913" dir="0" index="0" bw="8" slack="1"/>
<pin id="1914" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="word_buffer_m_V_addr "/>
</bind>
</comp>

<comp id="1917" class="1005" name="lb_addr_1_reg_1917">
<pin_list>
<pin id="1918" dir="0" index="0" bw="3" slack="1"/>
<pin id="1919" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="lb_addr_1 "/>
</bind>
</comp>

<comp id="1922" class="1005" name="rb_addr_2_reg_1922">
<pin_list>
<pin id="1923" dir="0" index="0" bw="3" slack="1"/>
<pin id="1924" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="rb_addr_2 "/>
</bind>
</comp>

<comp id="1927" class="1005" name="cc_V_1_reg_1927">
<pin_list>
<pin id="1928" dir="0" index="0" bw="4" slack="1"/>
<pin id="1929" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="cc_V_1 "/>
</bind>
</comp>

<comp id="1932" class="1005" name="select_ln141_reg_1932">
<pin_list>
<pin id="1933" dir="0" index="0" bw="2" slack="1"/>
<pin id="1934" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln141 "/>
</bind>
</comp>

<comp id="1940" class="1005" name="old_word_buffer_m_V_2_reg_1940">
<pin_list>
<pin id="1941" dir="0" index="0" bw="8" slack="1"/>
<pin id="1942" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="old_word_buffer_m_V_2 "/>
</bind>
</comp>

<comp id="1945" class="1005" name="lb_addr_reg_1945">
<pin_list>
<pin id="1946" dir="0" index="0" bw="3" slack="1"/>
<pin id="1947" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="lb_addr "/>
</bind>
</comp>

<comp id="1950" class="1005" name="rb_addr_reg_1950">
<pin_list>
<pin id="1951" dir="0" index="0" bw="3" slack="1"/>
<pin id="1952" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="rb_addr "/>
</bind>
</comp>

<comp id="1955" class="1005" name="cc_V_reg_1955">
<pin_list>
<pin id="1956" dir="0" index="0" bw="4" slack="1"/>
<pin id="1957" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="cc_V "/>
</bind>
</comp>

<comp id="1960" class="1005" name="select_ln133_reg_1960">
<pin_list>
<pin id="1961" dir="0" index="0" bw="2" slack="1"/>
<pin id="1962" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln133 "/>
</bind>
</comp>

<comp id="1968" class="1005" name="bank_V_reg_1968">
<pin_list>
<pin id="1969" dir="0" index="0" bw="4" slack="0"/>
<pin id="1970" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="bank_V "/>
</bind>
</comp>

<comp id="1973" class="1005" name="ret_V_7_reg_1973">
<pin_list>
<pin id="1974" dir="0" index="0" bw="6" slack="1"/>
<pin id="1975" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_7 "/>
</bind>
</comp>

<comp id="1978" class="1005" name="sub_ln74_reg_1978">
<pin_list>
<pin id="1979" dir="0" index="0" bw="64" slack="2"/>
<pin id="1980" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="sub_ln74 "/>
</bind>
</comp>

<comp id="1986" class="1005" name="cc_V_2_reg_1986">
<pin_list>
<pin id="1987" dir="0" index="0" bw="4" slack="0"/>
<pin id="1988" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="cc_V_2 "/>
</bind>
</comp>

<comp id="1991" class="1005" name="conv_out_buffer_m_V_s_reg_1991">
<pin_list>
<pin id="1992" dir="0" index="0" bw="7" slack="1"/>
<pin id="1993" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="conv_out_buffer_m_V_s "/>
</bind>
</comp>

<comp id="1999" class="1005" name="kr_V_reg_1999">
<pin_list>
<pin id="2000" dir="0" index="0" bw="2" slack="0"/>
<pin id="2001" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="kr_V "/>
</bind>
</comp>

<comp id="2004" class="1005" name="add_ln74_2_reg_2004">
<pin_list>
<pin id="2005" dir="0" index="0" bw="10" slack="1"/>
<pin id="2006" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln74_2 "/>
</bind>
</comp>

<comp id="2009" class="1005" name="sub_ln215_1_reg_2009">
<pin_list>
<pin id="2010" dir="0" index="0" bw="6" slack="1"/>
<pin id="2011" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln215_1 "/>
</bind>
</comp>

<comp id="2017" class="1005" name="kc_V_reg_2017">
<pin_list>
<pin id="2018" dir="0" index="0" bw="2" slack="0"/>
<pin id="2019" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="kc_V "/>
</bind>
</comp>

<comp id="2022" class="1005" name="line_buffer_m_V_addr_7_reg_2022">
<pin_list>
<pin id="2023" dir="0" index="0" bw="9" slack="1"/>
<pin id="2024" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_m_V_addr_7 "/>
</bind>
</comp>

<comp id="2027" class="1005" name="conv_params_m_V_addr_reg_2027">
<pin_list>
<pin id="2028" dir="0" index="0" bw="5" slack="1"/>
<pin id="2029" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_params_m_V_addr "/>
</bind>
</comp>

<comp id="2032" class="1005" name="sum_V_reg_2032">
<pin_list>
<pin id="2033" dir="0" index="0" bw="5" slack="1"/>
<pin id="2034" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sum_V "/>
</bind>
</comp>

<comp id="2040" class="1005" name="bank_V_2_reg_2040">
<pin_list>
<pin id="2041" dir="0" index="0" bw="4" slack="0"/>
<pin id="2042" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="bank_V_2 "/>
</bind>
</comp>

<comp id="2045" class="1005" name="tmp_10_reg_2045">
<pin_list>
<pin id="2046" dir="0" index="0" bw="1" slack="2"/>
<pin id="2047" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="2049" class="1005" name="zext_ln544_5_reg_2049">
<pin_list>
<pin id="2050" dir="0" index="0" bw="64" slack="1"/>
<pin id="2051" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln544_5 "/>
</bind>
</comp>

<comp id="2059" class="1005" name="add_ln180_10_reg_2059">
<pin_list>
<pin id="2060" dir="0" index="0" bw="9" slack="3"/>
<pin id="2061" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="add_ln180_10 "/>
</bind>
</comp>

<comp id="2064" class="1005" name="word_buffer_m_V_addr_7_reg_2064">
<pin_list>
<pin id="2065" dir="0" index="0" bw="8" slack="3"/>
<pin id="2066" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="word_buffer_m_V_addr_7 "/>
</bind>
</comp>

<comp id="2069" class="1005" name="word_buffer_m_V_addr_8_reg_2069">
<pin_list>
<pin id="2070" dir="0" index="0" bw="8" slack="3"/>
<pin id="2071" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="word_buffer_m_V_addr_8 "/>
</bind>
</comp>

<comp id="2074" class="1005" name="sub_ln180_1_reg_2074">
<pin_list>
<pin id="2075" dir="0" index="0" bw="10" slack="2"/>
<pin id="2076" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="sub_ln180_1 "/>
</bind>
</comp>

<comp id="2080" class="1005" name="line_buffer_m_V_addr_5_reg_2080">
<pin_list>
<pin id="2081" dir="0" index="0" bw="9" slack="2"/>
<pin id="2082" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="line_buffer_m_V_addr_5 "/>
</bind>
</comp>

<comp id="2085" class="1005" name="line_buffer_m_V_addr_8_reg_2085">
<pin_list>
<pin id="2086" dir="0" index="0" bw="9" slack="2"/>
<pin id="2087" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="line_buffer_m_V_addr_8 "/>
</bind>
</comp>

<comp id="2090" class="1005" name="add_ln180_12_reg_2090">
<pin_list>
<pin id="2091" dir="0" index="0" bw="10" slack="3"/>
<pin id="2092" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="add_ln180_12 "/>
</bind>
</comp>

<comp id="2095" class="1005" name="line_buffer_m_V_addr_9_reg_2095">
<pin_list>
<pin id="2096" dir="0" index="0" bw="9" slack="4"/>
<pin id="2097" dir="1" index="1" bw="9" slack="4"/>
</pin_list>
<bind>
<opset="line_buffer_m_V_addr_9 "/>
</bind>
</comp>

<comp id="2100" class="1005" name="line_buffer_m_V_addr_10_reg_2100">
<pin_list>
<pin id="2101" dir="0" index="0" bw="9" slack="4"/>
<pin id="2102" dir="1" index="1" bw="9" slack="4"/>
</pin_list>
<bind>
<opset="line_buffer_m_V_addr_10 "/>
</bind>
</comp>

<comp id="2105" class="1005" name="add_ln180_15_reg_2105">
<pin_list>
<pin id="2106" dir="0" index="0" bw="9" slack="1"/>
<pin id="2107" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln180_15 "/>
</bind>
</comp>

<comp id="2110" class="1005" name="word_buffer_m_V_addr_3_reg_2110">
<pin_list>
<pin id="2111" dir="0" index="0" bw="8" slack="1"/>
<pin id="2112" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="word_buffer_m_V_addr_3 "/>
</bind>
</comp>

<comp id="2115" class="1005" name="word_buffer_m_V_addr_4_reg_2115">
<pin_list>
<pin id="2116" dir="0" index="0" bw="8" slack="1"/>
<pin id="2117" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="word_buffer_m_V_addr_4 "/>
</bind>
</comp>

<comp id="2120" class="1005" name="add_ln171_1_reg_2120">
<pin_list>
<pin id="2121" dir="0" index="0" bw="9" slack="1"/>
<pin id="2122" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln171_1 "/>
</bind>
</comp>

<comp id="2125" class="1005" name="old_word_buffer_m_V_6_reg_2125">
<pin_list>
<pin id="2126" dir="0" index="0" bw="8" slack="1"/>
<pin id="2127" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="old_word_buffer_m_V_6 "/>
</bind>
</comp>

<comp id="2130" class="1005" name="old_word_buffer_m_V_7_reg_2130">
<pin_list>
<pin id="2131" dir="0" index="0" bw="8" slack="1"/>
<pin id="2132" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="old_word_buffer_m_V_7 "/>
</bind>
</comp>

<comp id="2138" class="1005" name="word_buffer_m_V_addr_1_reg_2138">
<pin_list>
<pin id="2139" dir="0" index="0" bw="8" slack="1"/>
<pin id="2140" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="word_buffer_m_V_addr_1 "/>
</bind>
</comp>

<comp id="2143" class="1005" name="lb_addr_2_reg_2143">
<pin_list>
<pin id="2144" dir="0" index="0" bw="3" slack="1"/>
<pin id="2145" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="lb_addr_2 "/>
</bind>
</comp>

<comp id="2148" class="1005" name="rb_addr_1_reg_2148">
<pin_list>
<pin id="2149" dir="0" index="0" bw="3" slack="1"/>
<pin id="2150" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="rb_addr_1 "/>
</bind>
</comp>

<comp id="2153" class="1005" name="cc_V_6_reg_2153">
<pin_list>
<pin id="2154" dir="0" index="0" bw="4" slack="1"/>
<pin id="2155" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="cc_V_6 "/>
</bind>
</comp>

<comp id="2161" class="1005" name="old_word_buffer_m_V_8_reg_2161">
<pin_list>
<pin id="2162" dir="0" index="0" bw="8" slack="1"/>
<pin id="2163" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="old_word_buffer_m_V_8 "/>
</bind>
</comp>

<comp id="2166" class="1005" name="lb_addr_3_reg_2166">
<pin_list>
<pin id="2167" dir="0" index="0" bw="3" slack="1"/>
<pin id="2168" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="lb_addr_3 "/>
</bind>
</comp>

<comp id="2171" class="1005" name="rb_addr_3_reg_2171">
<pin_list>
<pin id="2172" dir="0" index="0" bw="3" slack="1"/>
<pin id="2173" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="rb_addr_3 "/>
</bind>
</comp>

<comp id="2176" class="1005" name="cc_V_4_reg_2176">
<pin_list>
<pin id="2177" dir="0" index="0" bw="4" slack="1"/>
<pin id="2178" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="cc_V_4 "/>
</bind>
</comp>

<comp id="2184" class="1005" name="word_buffer_m_V_addr_6_reg_2184">
<pin_list>
<pin id="2185" dir="0" index="0" bw="8" slack="1"/>
<pin id="2186" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="word_buffer_m_V_addr_6 "/>
</bind>
</comp>

<comp id="2189" class="1005" name="add_ln180_20_reg_2189">
<pin_list>
<pin id="2190" dir="0" index="0" bw="10" slack="1"/>
<pin id="2191" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln180_20 "/>
</bind>
</comp>

<comp id="2194" class="1005" name="cc_V_7_reg_2194">
<pin_list>
<pin id="2195" dir="0" index="0" bw="4" slack="0"/>
<pin id="2196" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="cc_V_7 "/>
</bind>
</comp>

<comp id="2199" class="1005" name="lb_addr_4_reg_2199">
<pin_list>
<pin id="2200" dir="0" index="0" bw="3" slack="1"/>
<pin id="2201" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="lb_addr_4 "/>
</bind>
</comp>

<comp id="2204" class="1005" name="rb_addr_4_reg_2204">
<pin_list>
<pin id="2205" dir="0" index="0" bw="3" slack="1"/>
<pin id="2206" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="rb_addr_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="118"><net_src comp="22" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="20" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="24" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="18" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="26" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="16" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="28" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="2" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="10" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="68" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="10" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="68" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="157"><net_src comp="0" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="68" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="0" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="68" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="171"><net_src comp="4" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="68" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="4" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="68" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="185"><net_src comp="0" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="68" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="192"><net_src comp="180" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="198"><net_src comp="6" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="68" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="205"><net_src comp="193" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="211"><net_src comp="8" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="68" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="218"><net_src comp="206" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="228"><net_src comp="10" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="68" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="235"><net_src comp="223" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="241"><net_src comp="4" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="68" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="248"><net_src comp="236" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="254"><net_src comp="6" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="68" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="256"><net_src comp="249" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="262"><net_src comp="8" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="68" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="264"><net_src comp="257" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="274"><net_src comp="10" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="68" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="276"><net_src comp="243" pin="3"/><net_sink comp="230" pin=1"/></net>

<net id="277"><net_src comp="269" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="283"><net_src comp="14" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="68" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="295"><net_src comp="10" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="68" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="290" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="303"><net_src comp="12" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="68" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="310"><net_src comp="298" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="316"><net_src comp="0" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="68" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="323"><net_src comp="0" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="68" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="330"><net_src comp="10" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="331"><net_src comp="68" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="337"><net_src comp="10" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="68" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="344"><net_src comp="10" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="345"><net_src comp="68" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="351"><net_src comp="10" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="68" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="358"><net_src comp="0" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="68" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="365"><net_src comp="0" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="68" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="372"><net_src comp="4" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="68" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="379"><net_src comp="4" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="68" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="386"><net_src comp="0" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="68" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="388"><net_src comp="381" pin="3"/><net_sink comp="187" pin=2"/></net>

<net id="394"><net_src comp="6" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="68" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="396"><net_src comp="389" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="402"><net_src comp="8" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="68" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="404"><net_src comp="397" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="410"><net_src comp="10" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="411"><net_src comp="68" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="412"><net_src comp="187" pin="7"/><net_sink comp="230" pin=1"/></net>

<net id="413"><net_src comp="405" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="423"><net_src comp="4" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="68" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="425"><net_src comp="418" pin="3"/><net_sink comp="243" pin=2"/></net>

<net id="431"><net_src comp="6" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="432"><net_src comp="68" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="433"><net_src comp="426" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="439"><net_src comp="8" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="68" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="441"><net_src comp="434" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="447"><net_src comp="10" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="448"><net_src comp="68" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="449"><net_src comp="442" pin="3"/><net_sink comp="230" pin=2"/></net>

<net id="455"><net_src comp="0" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="456"><net_src comp="68" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="457"><net_src comp="450" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="463"><net_src comp="6" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="464"><net_src comp="68" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="465"><net_src comp="458" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="471"><net_src comp="8" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="68" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="473"><net_src comp="466" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="479"><net_src comp="10" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="480"><net_src comp="68" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="481"><net_src comp="187" pin="3"/><net_sink comp="230" pin=4"/></net>

<net id="482"><net_src comp="474" pin="3"/><net_sink comp="230" pin=2"/></net>

<net id="486"><net_src comp="44" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="493"><net_src comp="483" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="497"><net_src comp="52" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="504"><net_src comp="494" pin="1"/><net_sink comp="498" pin=2"/></net>

<net id="505"><net_src comp="498" pin="4"/><net_sink comp="494" pin=0"/></net>

<net id="509"><net_src comp="52" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="516"><net_src comp="506" pin="1"/><net_sink comp="510" pin=2"/></net>

<net id="517"><net_src comp="510" pin="4"/><net_sink comp="506" pin=0"/></net>

<net id="527"><net_src comp="521" pin="4"/><net_sink comp="230" pin=1"/></net>

<net id="531"><net_src comp="44" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="538"><net_src comp="528" pin="1"/><net_sink comp="532" pin=2"/></net>

<net id="542"><net_src comp="44" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="549"><net_src comp="539" pin="1"/><net_sink comp="543" pin=2"/></net>

<net id="550"><net_src comp="543" pin="4"/><net_sink comp="539" pin=0"/></net>

<net id="554"><net_src comp="60" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="561"><net_src comp="551" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="562"><net_src comp="555" pin="4"/><net_sink comp="285" pin=1"/></net>

<net id="563"><net_src comp="555" pin="4"/><net_sink comp="551" pin=0"/></net>

<net id="567"><net_src comp="36" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="574"><net_src comp="564" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="578"><net_src comp="575" pin="1"/><net_sink comp="555" pin=2"/></net>

<net id="585"><net_src comp="551" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="586"><net_src comp="579" pin="4"/><net_sink comp="575" pin=0"/></net>

<net id="590"><net_src comp="36" pin="0"/><net_sink comp="587" pin=0"/></net>

<net id="597"><net_src comp="587" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="601"><net_src comp="44" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="608"><net_src comp="598" pin="1"/><net_sink comp="602" pin=2"/></net>

<net id="612"><net_src comp="52" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="619"><net_src comp="609" pin="1"/><net_sink comp="613" pin=2"/></net>

<net id="620"><net_src comp="613" pin="4"/><net_sink comp="609" pin=0"/></net>

<net id="630"><net_src comp="624" pin="4"/><net_sink comp="230" pin=4"/></net>

<net id="634"><net_src comp="52" pin="0"/><net_sink comp="631" pin=0"/></net>

<net id="641"><net_src comp="631" pin="1"/><net_sink comp="635" pin=2"/></net>

<net id="642"><net_src comp="635" pin="4"/><net_sink comp="631" pin=0"/></net>

<net id="646"><net_src comp="52" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="653"><net_src comp="643" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="657"><net_src comp="132" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="663"><net_src comp="30" pin="0"/><net_sink comp="658" pin=0"/></net>

<net id="664"><net_src comp="132" pin="2"/><net_sink comp="658" pin=1"/></net>

<net id="665"><net_src comp="32" pin="0"/><net_sink comp="658" pin=2"/></net>

<net id="669"><net_src comp="658" pin="3"/><net_sink comp="666" pin=0"/></net>

<net id="673"><net_src comp="658" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="679"><net_src comp="34" pin="0"/><net_sink comp="674" pin=0"/></net>

<net id="680"><net_src comp="132" pin="2"/><net_sink comp="674" pin=1"/></net>

<net id="681"><net_src comp="36" pin="0"/><net_sink comp="674" pin=2"/></net>

<net id="685"><net_src comp="674" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="690"><net_src comp="682" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="691"><net_src comp="654" pin="1"/><net_sink comp="686" pin=1"/></net>

<net id="695"><net_src comp="686" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="699"><net_src comp="126" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="704"><net_src comp="38" pin="0"/><net_sink comp="700" pin=0"/></net>

<net id="705"><net_src comp="696" pin="1"/><net_sink comp="700" pin=1"/></net>

<net id="709"><net_src comp="700" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="714"><net_src comp="40" pin="0"/><net_sink comp="710" pin=0"/></net>

<net id="715"><net_src comp="706" pin="1"/><net_sink comp="710" pin=1"/></net>

<net id="720"><net_src comp="114" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="721"><net_src comp="42" pin="0"/><net_sink comp="716" pin=1"/></net>

<net id="725"><net_src comp="120" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="730"><net_src comp="722" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="731"><net_src comp="114" pin="2"/><net_sink comp="726" pin=1"/></net>

<net id="735"><net_src comp="710" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="739"><net_src comp="710" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="744"><net_src comp="487" pin="4"/><net_sink comp="740" pin=0"/></net>

<net id="745"><net_src comp="46" pin="0"/><net_sink comp="740" pin=1"/></net>

<net id="750"><net_src comp="487" pin="4"/><net_sink comp="746" pin=0"/></net>

<net id="751"><net_src comp="52" pin="0"/><net_sink comp="746" pin=1"/></net>

<net id="756"><net_src comp="487" pin="4"/><net_sink comp="752" pin=0"/></net>

<net id="757"><net_src comp="46" pin="0"/><net_sink comp="752" pin=1"/></net>

<net id="761"><net_src comp="752" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="766"><net_src comp="758" pin="1"/><net_sink comp="762" pin=1"/></net>

<net id="772"><net_src comp="54" pin="0"/><net_sink comp="767" pin=0"/></net>

<net id="773"><net_src comp="762" pin="2"/><net_sink comp="767" pin=1"/></net>

<net id="774"><net_src comp="56" pin="0"/><net_sink comp="767" pin=2"/></net>

<net id="778"><net_src comp="487" pin="4"/><net_sink comp="775" pin=0"/></net>

<net id="782"><net_src comp="487" pin="4"/><net_sink comp="779" pin=0"/></net>

<net id="787"><net_src comp="779" pin="1"/><net_sink comp="783" pin=1"/></net>

<net id="791"><net_src comp="783" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="797"><net_src comp="58" pin="0"/><net_sink comp="792" pin=0"/></net>

<net id="798"><net_src comp="788" pin="1"/><net_sink comp="792" pin=1"/></net>

<net id="799"><net_src comp="60" pin="0"/><net_sink comp="792" pin=2"/></net>

<net id="805"><net_src comp="62" pin="0"/><net_sink comp="800" pin=0"/></net>

<net id="806"><net_src comp="783" pin="2"/><net_sink comp="800" pin=1"/></net>

<net id="807"><net_src comp="64" pin="0"/><net_sink comp="800" pin=2"/></net>

<net id="811"><net_src comp="800" pin="3"/><net_sink comp="808" pin=0"/></net>

<net id="816"><net_src comp="792" pin="3"/><net_sink comp="812" pin=0"/></net>

<net id="817"><net_src comp="808" pin="1"/><net_sink comp="812" pin=1"/></net>

<net id="822"><net_src comp="66" pin="0"/><net_sink comp="818" pin=0"/></net>

<net id="823"><net_src comp="812" pin="2"/><net_sink comp="818" pin=1"/></net>

<net id="827"><net_src comp="818" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="833"><net_src comp="70" pin="0"/><net_sink comp="829" pin=0"/></net>

<net id="834"><net_src comp="812" pin="2"/><net_sink comp="829" pin=1"/></net>

<net id="838"><net_src comp="829" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="844"><net_src comp="762" pin="2"/><net_sink comp="840" pin=0"/></net>

<net id="850"><net_src comp="72" pin="0"/><net_sink comp="845" pin=0"/></net>

<net id="851"><net_src comp="840" pin="2"/><net_sink comp="845" pin=1"/></net>

<net id="852"><net_src comp="32" pin="0"/><net_sink comp="845" pin=2"/></net>

<net id="858"><net_src comp="62" pin="0"/><net_sink comp="853" pin=0"/></net>

<net id="859"><net_src comp="840" pin="2"/><net_sink comp="853" pin=1"/></net>

<net id="860"><net_src comp="64" pin="0"/><net_sink comp="853" pin=2"/></net>

<net id="864"><net_src comp="853" pin="3"/><net_sink comp="861" pin=0"/></net>

<net id="869"><net_src comp="845" pin="3"/><net_sink comp="865" pin=0"/></net>

<net id="870"><net_src comp="861" pin="1"/><net_sink comp="865" pin=1"/></net>

<net id="874"><net_src comp="865" pin="2"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="880"><net_src comp="865" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="881"><net_src comp="74" pin="0"/><net_sink comp="876" pin=1"/></net>

<net id="885"><net_src comp="876" pin="2"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="891"><net_src comp="752" pin="2"/><net_sink comp="887" pin=1"/></net>

<net id="896"><net_src comp="887" pin="2"/><net_sink comp="892" pin=0"/></net>

<net id="897"><net_src comp="46" pin="0"/><net_sink comp="892" pin=1"/></net>

<net id="901"><net_src comp="892" pin="2"/><net_sink comp="898" pin=0"/></net>

<net id="906"><net_src comp="898" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="912"><net_src comp="72" pin="0"/><net_sink comp="907" pin=0"/></net>

<net id="913"><net_src comp="902" pin="2"/><net_sink comp="907" pin=1"/></net>

<net id="914"><net_src comp="32" pin="0"/><net_sink comp="907" pin=2"/></net>

<net id="920"><net_src comp="62" pin="0"/><net_sink comp="915" pin=0"/></net>

<net id="921"><net_src comp="902" pin="2"/><net_sink comp="915" pin=1"/></net>

<net id="922"><net_src comp="64" pin="0"/><net_sink comp="915" pin=2"/></net>

<net id="926"><net_src comp="915" pin="3"/><net_sink comp="923" pin=0"/></net>

<net id="931"><net_src comp="907" pin="3"/><net_sink comp="927" pin=0"/></net>

<net id="932"><net_src comp="923" pin="1"/><net_sink comp="927" pin=1"/></net>

<net id="936"><net_src comp="927" pin="2"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="942"><net_src comp="927" pin="2"/><net_sink comp="938" pin=0"/></net>

<net id="943"><net_src comp="74" pin="0"/><net_sink comp="938" pin=1"/></net>

<net id="947"><net_src comp="938" pin="2"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="953"><net_src comp="498" pin="4"/><net_sink comp="949" pin=0"/></net>

<net id="954"><net_src comp="76" pin="0"/><net_sink comp="949" pin=1"/></net>

<net id="958"><net_src comp="498" pin="4"/><net_sink comp="955" pin=0"/></net>

<net id="963"><net_src comp="955" pin="1"/><net_sink comp="959" pin=1"/></net>

<net id="967"><net_src comp="959" pin="2"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="972"><net_src comp="494" pin="1"/><net_sink comp="969" pin=0"/></net>

<net id="977"><net_src comp="969" pin="1"/><net_sink comp="973" pin=1"/></net>

<net id="981"><net_src comp="973" pin="2"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="988"><net_src comp="36" pin="0"/><net_sink comp="983" pin=1"/></net>

<net id="989"><net_src comp="187" pin="3"/><net_sink comp="983" pin=2"/></net>

<net id="990"><net_src comp="983" pin="3"/><net_sink comp="230" pin=1"/></net>

<net id="995"><net_src comp="494" pin="1"/><net_sink comp="991" pin=0"/></net>

<net id="996"><net_src comp="52" pin="0"/><net_sink comp="991" pin=1"/></net>

<net id="1001"><net_src comp="200" pin="3"/><net_sink comp="997" pin=0"/></net>

<net id="1007"><net_src comp="997" pin="2"/><net_sink comp="1002" pin=0"/></net>

<net id="1008"><net_src comp="36" pin="0"/><net_sink comp="1002" pin=1"/></net>

<net id="1009"><net_src comp="187" pin="3"/><net_sink comp="1002" pin=2"/></net>

<net id="1010"><net_src comp="1002" pin="3"/><net_sink comp="230" pin=1"/></net>

<net id="1015"><net_src comp="213" pin="3"/><net_sink comp="1011" pin=0"/></net>

<net id="1021"><net_src comp="1011" pin="2"/><net_sink comp="1016" pin=0"/></net>

<net id="1022"><net_src comp="36" pin="0"/><net_sink comp="1016" pin=1"/></net>

<net id="1023"><net_src comp="187" pin="7"/><net_sink comp="1016" pin=2"/></net>

<net id="1028"><net_src comp="510" pin="4"/><net_sink comp="1024" pin=0"/></net>

<net id="1029"><net_src comp="76" pin="0"/><net_sink comp="1024" pin=1"/></net>

<net id="1033"><net_src comp="510" pin="4"/><net_sink comp="1030" pin=0"/></net>

<net id="1038"><net_src comp="1030" pin="1"/><net_sink comp="1034" pin=1"/></net>

<net id="1042"><net_src comp="1034" pin="2"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="1047"><net_src comp="506" pin="1"/><net_sink comp="1044" pin=0"/></net>

<net id="1052"><net_src comp="1044" pin="1"/><net_sink comp="1048" pin=1"/></net>

<net id="1056"><net_src comp="1048" pin="2"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="1062"><net_src comp="506" pin="1"/><net_sink comp="1058" pin=0"/></net>

<net id="1063"><net_src comp="52" pin="0"/><net_sink comp="1058" pin=1"/></net>

<net id="1069"><net_src comp="200" pin="3"/><net_sink comp="1064" pin=0"/></net>

<net id="1070"><net_src comp="36" pin="0"/><net_sink comp="1064" pin=1"/></net>

<net id="1071"><net_src comp="243" pin="3"/><net_sink comp="1064" pin=2"/></net>

<net id="1072"><net_src comp="1064" pin="3"/><net_sink comp="230" pin=1"/></net>

<net id="1078"><net_src comp="213" pin="3"/><net_sink comp="1073" pin=0"/></net>

<net id="1079"><net_src comp="36" pin="0"/><net_sink comp="1073" pin=1"/></net>

<net id="1080"><net_src comp="243" pin="7"/><net_sink comp="1073" pin=2"/></net>

<net id="1085"><net_src comp="532" pin="4"/><net_sink comp="1081" pin=0"/></net>

<net id="1086"><net_src comp="46" pin="0"/><net_sink comp="1081" pin=1"/></net>

<net id="1091"><net_src comp="532" pin="4"/><net_sink comp="1087" pin=0"/></net>

<net id="1092"><net_src comp="52" pin="0"/><net_sink comp="1087" pin=1"/></net>

<net id="1096"><net_src comp="532" pin="4"/><net_sink comp="1093" pin=0"/></net>

<net id="1102"><net_src comp="78" pin="0"/><net_sink comp="1097" pin=0"/></net>

<net id="1103"><net_src comp="1093" pin="1"/><net_sink comp="1097" pin=1"/></net>

<net id="1104"><net_src comp="32" pin="0"/><net_sink comp="1097" pin=2"/></net>

<net id="1108"><net_src comp="532" pin="4"/><net_sink comp="1105" pin=0"/></net>

<net id="1113"><net_src comp="1105" pin="1"/><net_sink comp="1109" pin=0"/></net>

<net id="1117"><net_src comp="1109" pin="2"/><net_sink comp="1114" pin=0"/></net>

<net id="1123"><net_src comp="80" pin="0"/><net_sink comp="1118" pin=0"/></net>

<net id="1124"><net_src comp="1109" pin="2"/><net_sink comp="1118" pin=1"/></net>

<net id="1125"><net_src comp="36" pin="0"/><net_sink comp="1118" pin=2"/></net>

<net id="1129"><net_src comp="1118" pin="3"/><net_sink comp="1126" pin=0"/></net>

<net id="1134"><net_src comp="1126" pin="1"/><net_sink comp="1130" pin=0"/></net>

<net id="1135"><net_src comp="1114" pin="1"/><net_sink comp="1130" pin=1"/></net>

<net id="1140"><net_src comp="543" pin="4"/><net_sink comp="1136" pin=0"/></net>

<net id="1141"><net_src comp="46" pin="0"/><net_sink comp="1136" pin=1"/></net>

<net id="1146"><net_src comp="543" pin="4"/><net_sink comp="1142" pin=0"/></net>

<net id="1147"><net_src comp="52" pin="0"/><net_sink comp="1142" pin=1"/></net>

<net id="1151"><net_src comp="543" pin="4"/><net_sink comp="1148" pin=0"/></net>

<net id="1156"><net_src comp="1148" pin="1"/><net_sink comp="1152" pin=1"/></net>

<net id="1162"><net_src comp="82" pin="0"/><net_sink comp="1157" pin=0"/></net>

<net id="1163"><net_src comp="1152" pin="2"/><net_sink comp="1157" pin=2"/></net>

<net id="1167"><net_src comp="1157" pin="3"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="1173"><net_src comp="568" pin="4"/><net_sink comp="1169" pin=0"/></net>

<net id="1174"><net_src comp="84" pin="0"/><net_sink comp="1169" pin=1"/></net>

<net id="1179"><net_src comp="568" pin="4"/><net_sink comp="1175" pin=0"/></net>

<net id="1180"><net_src comp="88" pin="0"/><net_sink comp="1175" pin=1"/></net>

<net id="1184"><net_src comp="568" pin="4"/><net_sink comp="1181" pin=0"/></net>

<net id="1189"><net_src comp="1181" pin="1"/><net_sink comp="1185" pin=0"/></net>

<net id="1193"><net_src comp="1185" pin="2"/><net_sink comp="1190" pin=0"/></net>

<net id="1199"><net_src comp="90" pin="0"/><net_sink comp="1194" pin=0"/></net>

<net id="1200"><net_src comp="1190" pin="1"/><net_sink comp="1194" pin=1"/></net>

<net id="1201"><net_src comp="32" pin="0"/><net_sink comp="1194" pin=2"/></net>

<net id="1205"><net_src comp="1185" pin="2"/><net_sink comp="1202" pin=0"/></net>

<net id="1211"><net_src comp="92" pin="0"/><net_sink comp="1206" pin=0"/></net>

<net id="1212"><net_src comp="1202" pin="1"/><net_sink comp="1206" pin=1"/></net>

<net id="1213"><net_src comp="64" pin="0"/><net_sink comp="1206" pin=2"/></net>

<net id="1218"><net_src comp="1194" pin="3"/><net_sink comp="1214" pin=0"/></net>

<net id="1219"><net_src comp="1206" pin="3"/><net_sink comp="1214" pin=1"/></net>

<net id="1223"><net_src comp="568" pin="4"/><net_sink comp="1220" pin=0"/></net>

<net id="1228"><net_src comp="94" pin="0"/><net_sink comp="1224" pin=0"/></net>

<net id="1229"><net_src comp="1220" pin="1"/><net_sink comp="1224" pin=1"/></net>

<net id="1233"><net_src comp="1224" pin="2"/><net_sink comp="1230" pin=0"/></net>

<net id="1238"><net_src comp="1230" pin="1"/><net_sink comp="1234" pin=0"/></net>

<net id="1243"><net_src comp="1234" pin="2"/><net_sink comp="1239" pin=0"/></net>

<net id="1244"><net_src comp="96" pin="0"/><net_sink comp="1239" pin=1"/></net>

<net id="1249"><net_src comp="1239" pin="2"/><net_sink comp="1245" pin=0"/></net>

<net id="1250"><net_src comp="1234" pin="2"/><net_sink comp="1245" pin=1"/></net>

<net id="1255"><net_src comp="591" pin="4"/><net_sink comp="1251" pin=0"/></net>

<net id="1256"><net_src comp="84" pin="0"/><net_sink comp="1251" pin=1"/></net>

<net id="1261"><net_src comp="591" pin="4"/><net_sink comp="1257" pin=0"/></net>

<net id="1262"><net_src comp="88" pin="0"/><net_sink comp="1257" pin=1"/></net>

<net id="1266"><net_src comp="591" pin="4"/><net_sink comp="1263" pin=0"/></net>

<net id="1271"><net_src comp="539" pin="1"/><net_sink comp="1267" pin=0"/></net>

<net id="1272"><net_src comp="1263" pin="1"/><net_sink comp="1267" pin=1"/></net>

<net id="1276"><net_src comp="1267" pin="2"/><net_sink comp="1273" pin=0"/></net>

<net id="1281"><net_src comp="1273" pin="1"/><net_sink comp="1277" pin=0"/></net>

<net id="1285"><net_src comp="1277" pin="2"/><net_sink comp="1282" pin=0"/></net>

<net id="1286"><net_src comp="1282" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="1290"><net_src comp="591" pin="4"/><net_sink comp="1287" pin=0"/></net>

<net id="1295"><net_src comp="94" pin="0"/><net_sink comp="1291" pin=0"/></net>

<net id="1296"><net_src comp="1287" pin="1"/><net_sink comp="1291" pin=1"/></net>

<net id="1300"><net_src comp="1291" pin="2"/><net_sink comp="1297" pin=0"/></net>

<net id="1305"><net_src comp="1297" pin="1"/><net_sink comp="1301" pin=0"/></net>

<net id="1309"><net_src comp="1301" pin="2"/><net_sink comp="1306" pin=0"/></net>

<net id="1310"><net_src comp="1306" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="1314"><net_src comp="230" pin="3"/><net_sink comp="1311" pin=0"/></net>

<net id="1319"><net_src comp="1311" pin="1"/><net_sink comp="1315" pin=0"/></net>

<net id="1320"><net_src comp="305" pin="3"/><net_sink comp="1315" pin=1"/></net>

<net id="1326"><net_src comp="98" pin="0"/><net_sink comp="1321" pin=0"/></net>

<net id="1327"><net_src comp="230" pin="3"/><net_sink comp="1321" pin=1"/></net>

<net id="1328"><net_src comp="100" pin="0"/><net_sink comp="1321" pin=2"/></net>

<net id="1333"><net_src comp="1315" pin="2"/><net_sink comp="1329" pin=0"/></net>

<net id="1334"><net_src comp="1321" pin="3"/><net_sink comp="1329" pin=1"/></net>

<net id="1341"><net_src comp="102" pin="0"/><net_sink comp="1335" pin=0"/></net>

<net id="1342"><net_src comp="230" pin="3"/><net_sink comp="1335" pin=1"/></net>

<net id="1343"><net_src comp="100" pin="0"/><net_sink comp="1335" pin=2"/></net>

<net id="1344"><net_src comp="1329" pin="2"/><net_sink comp="1335" pin=3"/></net>

<net id="1348"><net_src comp="1335" pin="4"/><net_sink comp="1345" pin=0"/></net>

<net id="1353"><net_src comp="1345" pin="1"/><net_sink comp="1349" pin=0"/></net>

<net id="1354"><net_src comp="575" pin="1"/><net_sink comp="1349" pin=1"/></net>

<net id="1359"><net_src comp="602" pin="4"/><net_sink comp="1355" pin=0"/></net>

<net id="1360"><net_src comp="46" pin="0"/><net_sink comp="1355" pin=1"/></net>

<net id="1365"><net_src comp="602" pin="4"/><net_sink comp="1361" pin=0"/></net>

<net id="1366"><net_src comp="52" pin="0"/><net_sink comp="1361" pin=1"/></net>

<net id="1370"><net_src comp="602" pin="4"/><net_sink comp="1367" pin=0"/></net>

<net id="1375"><net_src comp="1367" pin="1"/><net_sink comp="1371" pin=0"/></net>

<net id="1381"><net_src comp="54" pin="0"/><net_sink comp="1376" pin=0"/></net>

<net id="1382"><net_src comp="1371" pin="2"/><net_sink comp="1376" pin=1"/></net>

<net id="1383"><net_src comp="56" pin="0"/><net_sink comp="1376" pin=2"/></net>

<net id="1387"><net_src comp="602" pin="4"/><net_sink comp="1384" pin=0"/></net>

<net id="1392"><net_src comp="1367" pin="1"/><net_sink comp="1388" pin=1"/></net>

<net id="1398"><net_src comp="72" pin="0"/><net_sink comp="1393" pin=0"/></net>

<net id="1399"><net_src comp="1388" pin="2"/><net_sink comp="1393" pin=1"/></net>

<net id="1400"><net_src comp="32" pin="0"/><net_sink comp="1393" pin=2"/></net>

<net id="1406"><net_src comp="62" pin="0"/><net_sink comp="1401" pin=0"/></net>

<net id="1407"><net_src comp="1388" pin="2"/><net_sink comp="1401" pin=1"/></net>

<net id="1408"><net_src comp="64" pin="0"/><net_sink comp="1401" pin=2"/></net>

<net id="1412"><net_src comp="1401" pin="3"/><net_sink comp="1409" pin=0"/></net>

<net id="1416"><net_src comp="1401" pin="3"/><net_sink comp="1413" pin=0"/></net>

<net id="1421"><net_src comp="1409" pin="1"/><net_sink comp="1417" pin=0"/></net>

<net id="1422"><net_src comp="1393" pin="3"/><net_sink comp="1417" pin=1"/></net>

<net id="1426"><net_src comp="1417" pin="2"/><net_sink comp="1423" pin=0"/></net>

<net id="1427"><net_src comp="1423" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="1432"><net_src comp="74" pin="0"/><net_sink comp="1428" pin=0"/></net>

<net id="1433"><net_src comp="1417" pin="2"/><net_sink comp="1428" pin=1"/></net>

<net id="1437"><net_src comp="1428" pin="2"/><net_sink comp="1434" pin=0"/></net>

<net id="1438"><net_src comp="1434" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="1442"><net_src comp="1388" pin="2"/><net_sink comp="1439" pin=0"/></net>

<net id="1448"><net_src comp="58" pin="0"/><net_sink comp="1443" pin=0"/></net>

<net id="1449"><net_src comp="1439" pin="1"/><net_sink comp="1443" pin=1"/></net>

<net id="1450"><net_src comp="60" pin="0"/><net_sink comp="1443" pin=2"/></net>

<net id="1455"><net_src comp="1443" pin="3"/><net_sink comp="1451" pin=0"/></net>

<net id="1456"><net_src comp="1413" pin="1"/><net_sink comp="1451" pin=1"/></net>

<net id="1460"><net_src comp="1451" pin="2"/><net_sink comp="1457" pin=0"/></net>

<net id="1461"><net_src comp="1457" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="1466"><net_src comp="104" pin="0"/><net_sink comp="1462" pin=0"/></net>

<net id="1467"><net_src comp="1451" pin="2"/><net_sink comp="1462" pin=1"/></net>

<net id="1471"><net_src comp="1462" pin="2"/><net_sink comp="1468" pin=0"/></net>

<net id="1472"><net_src comp="1468" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="1477"><net_src comp="106" pin="0"/><net_sink comp="1473" pin=0"/></net>

<net id="1478"><net_src comp="1451" pin="2"/><net_sink comp="1473" pin=1"/></net>

<net id="1482"><net_src comp="1473" pin="2"/><net_sink comp="1479" pin=0"/></net>

<net id="1483"><net_src comp="1479" pin="1"/><net_sink comp="339" pin=2"/></net>

<net id="1488"><net_src comp="108" pin="0"/><net_sink comp="1484" pin=0"/></net>

<net id="1489"><net_src comp="1451" pin="2"/><net_sink comp="1484" pin=1"/></net>

<net id="1493"><net_src comp="1484" pin="2"/><net_sink comp="1490" pin=0"/></net>

<net id="1494"><net_src comp="1490" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="1499"><net_src comp="1371" pin="2"/><net_sink comp="1495" pin=0"/></net>

<net id="1505"><net_src comp="72" pin="0"/><net_sink comp="1500" pin=0"/></net>

<net id="1506"><net_src comp="1495" pin="2"/><net_sink comp="1500" pin=1"/></net>

<net id="1507"><net_src comp="32" pin="0"/><net_sink comp="1500" pin=2"/></net>

<net id="1513"><net_src comp="62" pin="0"/><net_sink comp="1508" pin=0"/></net>

<net id="1514"><net_src comp="1495" pin="2"/><net_sink comp="1508" pin=1"/></net>

<net id="1515"><net_src comp="64" pin="0"/><net_sink comp="1508" pin=2"/></net>

<net id="1519"><net_src comp="1508" pin="3"/><net_sink comp="1516" pin=0"/></net>

<net id="1524"><net_src comp="1500" pin="3"/><net_sink comp="1520" pin=0"/></net>

<net id="1525"><net_src comp="1516" pin="1"/><net_sink comp="1520" pin=1"/></net>

<net id="1529"><net_src comp="1520" pin="2"/><net_sink comp="1526" pin=0"/></net>

<net id="1530"><net_src comp="1526" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="1535"><net_src comp="1520" pin="2"/><net_sink comp="1531" pin=0"/></net>

<net id="1536"><net_src comp="74" pin="0"/><net_sink comp="1531" pin=1"/></net>

<net id="1540"><net_src comp="1531" pin="2"/><net_sink comp="1537" pin=0"/></net>

<net id="1541"><net_src comp="1537" pin="1"/><net_sink comp="360" pin=2"/></net>

<net id="1546"><net_src comp="110" pin="0"/><net_sink comp="1542" pin=0"/></net>

<net id="1547"><net_src comp="1371" pin="2"/><net_sink comp="1542" pin=1"/></net>

<net id="1551"><net_src comp="1542" pin="2"/><net_sink comp="1548" pin=0"/></net>

<net id="1556"><net_src comp="1548" pin="1"/><net_sink comp="1552" pin=1"/></net>

<net id="1560"><net_src comp="1552" pin="2"/><net_sink comp="1557" pin=0"/></net>

<net id="1566"><net_src comp="72" pin="0"/><net_sink comp="1561" pin=0"/></net>

<net id="1567"><net_src comp="1557" pin="1"/><net_sink comp="1561" pin=1"/></net>

<net id="1568"><net_src comp="32" pin="0"/><net_sink comp="1561" pin=2"/></net>

<net id="1574"><net_src comp="112" pin="0"/><net_sink comp="1569" pin=0"/></net>

<net id="1575"><net_src comp="1552" pin="2"/><net_sink comp="1569" pin=1"/></net>

<net id="1576"><net_src comp="64" pin="0"/><net_sink comp="1569" pin=2"/></net>

<net id="1580"><net_src comp="1569" pin="3"/><net_sink comp="1577" pin=0"/></net>

<net id="1585"><net_src comp="1577" pin="1"/><net_sink comp="1581" pin=0"/></net>

<net id="1586"><net_src comp="1561" pin="3"/><net_sink comp="1581" pin=1"/></net>

<net id="1590"><net_src comp="1581" pin="2"/><net_sink comp="1587" pin=0"/></net>

<net id="1591"><net_src comp="1587" pin="1"/><net_sink comp="367" pin=2"/></net>

<net id="1596"><net_src comp="74" pin="0"/><net_sink comp="1592" pin=0"/></net>

<net id="1597"><net_src comp="1581" pin="2"/><net_sink comp="1592" pin=1"/></net>

<net id="1601"><net_src comp="1592" pin="2"/><net_sink comp="1598" pin=0"/></net>

<net id="1602"><net_src comp="1598" pin="1"/><net_sink comp="374" pin=2"/></net>

<net id="1607"><net_src comp="613" pin="4"/><net_sink comp="1603" pin=0"/></net>

<net id="1608"><net_src comp="76" pin="0"/><net_sink comp="1603" pin=1"/></net>

<net id="1612"><net_src comp="613" pin="4"/><net_sink comp="1609" pin=0"/></net>

<net id="1617"><net_src comp="1609" pin="1"/><net_sink comp="1613" pin=1"/></net>

<net id="1621"><net_src comp="1613" pin="2"/><net_sink comp="1618" pin=0"/></net>

<net id="1622"><net_src comp="1618" pin="1"/><net_sink comp="381" pin=2"/></net>

<net id="1626"><net_src comp="609" pin="1"/><net_sink comp="1623" pin=0"/></net>

<net id="1631"><net_src comp="1623" pin="1"/><net_sink comp="1627" pin=1"/></net>

<net id="1635"><net_src comp="1627" pin="2"/><net_sink comp="1632" pin=0"/></net>

<net id="1636"><net_src comp="1632" pin="1"/><net_sink comp="405" pin=2"/></net>

<net id="1641"><net_src comp="609" pin="1"/><net_sink comp="1637" pin=0"/></net>

<net id="1642"><net_src comp="52" pin="0"/><net_sink comp="1637" pin=1"/></net>

<net id="1648"><net_src comp="200" pin="3"/><net_sink comp="1643" pin=0"/></net>

<net id="1649"><net_src comp="36" pin="0"/><net_sink comp="1643" pin=1"/></net>

<net id="1650"><net_src comp="187" pin="7"/><net_sink comp="1643" pin=2"/></net>

<net id="1651"><net_src comp="1643" pin="3"/><net_sink comp="230" pin=1"/></net>

<net id="1657"><net_src comp="213" pin="3"/><net_sink comp="1652" pin=0"/></net>

<net id="1658"><net_src comp="36" pin="0"/><net_sink comp="1652" pin=1"/></net>

<net id="1659"><net_src comp="187" pin="3"/><net_sink comp="1652" pin=2"/></net>

<net id="1660"><net_src comp="1652" pin="3"/><net_sink comp="624" pin=2"/></net>

<net id="1665"><net_src comp="200" pin="3"/><net_sink comp="1661" pin=0"/></net>

<net id="1671"><net_src comp="1661" pin="2"/><net_sink comp="1666" pin=0"/></net>

<net id="1672"><net_src comp="36" pin="0"/><net_sink comp="1666" pin=1"/></net>

<net id="1673"><net_src comp="243" pin="7"/><net_sink comp="1666" pin=2"/></net>

<net id="1674"><net_src comp="1666" pin="3"/><net_sink comp="230" pin=1"/></net>

<net id="1679"><net_src comp="213" pin="3"/><net_sink comp="1675" pin=0"/></net>

<net id="1685"><net_src comp="1675" pin="2"/><net_sink comp="1680" pin=0"/></net>

<net id="1686"><net_src comp="36" pin="0"/><net_sink comp="1680" pin=1"/></net>

<net id="1687"><net_src comp="243" pin="3"/><net_sink comp="1680" pin=2"/></net>

<net id="1688"><net_src comp="1680" pin="3"/><net_sink comp="624" pin=0"/></net>

<net id="1693"><net_src comp="635" pin="4"/><net_sink comp="1689" pin=0"/></net>

<net id="1694"><net_src comp="76" pin="0"/><net_sink comp="1689" pin=1"/></net>

<net id="1698"><net_src comp="635" pin="4"/><net_sink comp="1695" pin=0"/></net>

<net id="1703"><net_src comp="1695" pin="1"/><net_sink comp="1699" pin=1"/></net>

<net id="1707"><net_src comp="1699" pin="2"/><net_sink comp="1704" pin=0"/></net>

<net id="1708"><net_src comp="1704" pin="1"/><net_sink comp="418" pin=2"/></net>

<net id="1712"><net_src comp="631" pin="1"/><net_sink comp="1709" pin=0"/></net>

<net id="1717"><net_src comp="1709" pin="1"/><net_sink comp="1713" pin=1"/></net>

<net id="1721"><net_src comp="1713" pin="2"/><net_sink comp="1718" pin=0"/></net>

<net id="1722"><net_src comp="1718" pin="1"/><net_sink comp="442" pin=2"/></net>

<net id="1728"><net_src comp="36" pin="0"/><net_sink comp="1723" pin=1"/></net>

<net id="1729"><net_src comp="243" pin="7"/><net_sink comp="1723" pin=2"/></net>

<net id="1730"><net_src comp="1723" pin="3"/><net_sink comp="230" pin=4"/></net>

<net id="1735"><net_src comp="631" pin="1"/><net_sink comp="1731" pin=0"/></net>

<net id="1736"><net_src comp="52" pin="0"/><net_sink comp="1731" pin=1"/></net>

<net id="1741"><net_src comp="647" pin="4"/><net_sink comp="1737" pin=0"/></net>

<net id="1742"><net_src comp="76" pin="0"/><net_sink comp="1737" pin=1"/></net>

<net id="1746"><net_src comp="647" pin="4"/><net_sink comp="1743" pin=0"/></net>

<net id="1750"><net_src comp="647" pin="4"/><net_sink comp="1747" pin=0"/></net>

<net id="1755"><net_src comp="1747" pin="1"/><net_sink comp="1751" pin=1"/></net>

<net id="1759"><net_src comp="1751" pin="2"/><net_sink comp="1756" pin=0"/></net>

<net id="1760"><net_src comp="1756" pin="1"/><net_sink comp="450" pin=2"/></net>

<net id="1765"><net_src comp="1743" pin="1"/><net_sink comp="1761" pin=1"/></net>

<net id="1770"><net_src comp="647" pin="4"/><net_sink comp="1766" pin=0"/></net>

<net id="1771"><net_src comp="52" pin="0"/><net_sink comp="1766" pin=1"/></net>

<net id="1775"><net_src comp="1772" pin="1"/><net_sink comp="474" pin=2"/></net>

<net id="1781"><net_src comp="200" pin="3"/><net_sink comp="1776" pin=0"/></net>

<net id="1782"><net_src comp="36" pin="0"/><net_sink comp="1776" pin=1"/></net>

<net id="1783"><net_src comp="187" pin="3"/><net_sink comp="1776" pin=2"/></net>

<net id="1784"><net_src comp="1776" pin="3"/><net_sink comp="230" pin=4"/></net>

<net id="1790"><net_src comp="213" pin="3"/><net_sink comp="1785" pin=0"/></net>

<net id="1791"><net_src comp="36" pin="0"/><net_sink comp="1785" pin=1"/></net>

<net id="1792"><net_src comp="187" pin="7"/><net_sink comp="1785" pin=2"/></net>

<net id="1793"><net_src comp="1785" pin="3"/><net_sink comp="230" pin=1"/></net>

<net id="1797"><net_src comp="132" pin="2"/><net_sink comp="1794" pin=0"/></net>

<net id="1798"><net_src comp="1794" pin="1"/><net_sink comp="1157" pin=1"/></net>

<net id="1802"><net_src comp="666" pin="1"/><net_sink comp="1799" pin=0"/></net>

<net id="1803"><net_src comp="1799" pin="1"/><net_sink comp="1552" pin=0"/></net>

<net id="1807"><net_src comp="670" pin="1"/><net_sink comp="1804" pin=0"/></net>

<net id="1808"><net_src comp="1804" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="1809"><net_src comp="1804" pin="1"/><net_sink comp="840" pin=1"/></net>

<net id="1810"><net_src comp="1804" pin="1"/><net_sink comp="902" pin=1"/></net>

<net id="1811"><net_src comp="1804" pin="1"/><net_sink comp="1109" pin=1"/></net>

<net id="1812"><net_src comp="1804" pin="1"/><net_sink comp="1388" pin=0"/></net>

<net id="1813"><net_src comp="1804" pin="1"/><net_sink comp="1495" pin=1"/></net>

<net id="1817"><net_src comp="692" pin="1"/><net_sink comp="1814" pin=0"/></net>

<net id="1818"><net_src comp="1814" pin="1"/><net_sink comp="1234" pin=1"/></net>

<net id="1822"><net_src comp="716" pin="2"/><net_sink comp="1819" pin=0"/></net>

<net id="1823"><net_src comp="1819" pin="1"/><net_sink comp="1661" pin=1"/></net>

<net id="1824"><net_src comp="1819" pin="1"/><net_sink comp="1675" pin=1"/></net>

<net id="1825"><net_src comp="1819" pin="1"/><net_sink comp="1723" pin=0"/></net>

<net id="1829"><net_src comp="726" pin="2"/><net_sink comp="1826" pin=0"/></net>

<net id="1830"><net_src comp="1826" pin="1"/><net_sink comp="983" pin=0"/></net>

<net id="1831"><net_src comp="1826" pin="1"/><net_sink comp="997" pin=1"/></net>

<net id="1832"><net_src comp="1826" pin="1"/><net_sink comp="1011" pin=1"/></net>

<net id="1836"><net_src comp="732" pin="1"/><net_sink comp="1833" pin=0"/></net>

<net id="1837"><net_src comp="1833" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="1838"><net_src comp="1833" pin="1"/><net_sink comp="1371" pin=1"/></net>

<net id="1842"><net_src comp="736" pin="1"/><net_sink comp="1839" pin=0"/></net>

<net id="1843"><net_src comp="1839" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="1850"><net_src comp="746" pin="2"/><net_sink comp="1847" pin=0"/></net>

<net id="1851"><net_src comp="1847" pin="1"/><net_sink comp="487" pin=2"/></net>

<net id="1858"><net_src comp="775" pin="1"/><net_sink comp="1855" pin=0"/></net>

<net id="1859"><net_src comp="1855" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="1860"><net_src comp="1855" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="1861"><net_src comp="1855" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="1862"><net_src comp="1855" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="1866"><net_src comp="818" pin="2"/><net_sink comp="1863" pin=0"/></net>

<net id="1867"><net_src comp="1863" pin="1"/><net_sink comp="973" pin=0"/></net>

<net id="1868"><net_src comp="1863" pin="1"/><net_sink comp="1048" pin=0"/></net>

<net id="1872"><net_src comp="138" pin="3"/><net_sink comp="1869" pin=0"/></net>

<net id="1873"><net_src comp="1869" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="1877"><net_src comp="145" pin="3"/><net_sink comp="1874" pin=0"/></net>

<net id="1878"><net_src comp="1874" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="1882"><net_src comp="865" pin="2"/><net_sink comp="1879" pin=0"/></net>

<net id="1883"><net_src comp="1879" pin="1"/><net_sink comp="959" pin=0"/></net>

<net id="1887"><net_src comp="152" pin="3"/><net_sink comp="1884" pin=0"/></net>

<net id="1888"><net_src comp="1884" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="1892"><net_src comp="159" pin="3"/><net_sink comp="1889" pin=0"/></net>

<net id="1893"><net_src comp="1889" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="1897"><net_src comp="927" pin="2"/><net_sink comp="1894" pin=0"/></net>

<net id="1898"><net_src comp="1894" pin="1"/><net_sink comp="1034" pin=0"/></net>

<net id="1902"><net_src comp="166" pin="3"/><net_sink comp="1899" pin=0"/></net>

<net id="1903"><net_src comp="1899" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="1907"><net_src comp="173" pin="3"/><net_sink comp="1904" pin=0"/></net>

<net id="1908"><net_src comp="1904" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="1915"><net_src comp="180" pin="3"/><net_sink comp="1912" pin=0"/></net>

<net id="1916"><net_src comp="1912" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="1920"><net_src comp="193" pin="3"/><net_sink comp="1917" pin=0"/></net>

<net id="1921"><net_src comp="1917" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="1925"><net_src comp="206" pin="3"/><net_sink comp="1922" pin=0"/></net>

<net id="1926"><net_src comp="1922" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="1930"><net_src comp="991" pin="2"/><net_sink comp="1927" pin=0"/></net>

<net id="1931"><net_src comp="1927" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="1935"><net_src comp="1016" pin="3"/><net_sink comp="1932" pin=0"/></net>

<net id="1936"><net_src comp="1932" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="1943"><net_src comp="236" pin="3"/><net_sink comp="1940" pin=0"/></net>

<net id="1944"><net_src comp="1940" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="1948"><net_src comp="249" pin="3"/><net_sink comp="1945" pin=0"/></net>

<net id="1949"><net_src comp="1945" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="1953"><net_src comp="257" pin="3"/><net_sink comp="1950" pin=0"/></net>

<net id="1954"><net_src comp="1950" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="1958"><net_src comp="1058" pin="2"/><net_sink comp="1955" pin=0"/></net>

<net id="1959"><net_src comp="1955" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="1963"><net_src comp="1073" pin="3"/><net_sink comp="1960" pin=0"/></net>

<net id="1964"><net_src comp="1960" pin="1"/><net_sink comp="521" pin=2"/></net>

<net id="1971"><net_src comp="1087" pin="2"/><net_sink comp="1968" pin=0"/></net>

<net id="1972"><net_src comp="1968" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="1976"><net_src comp="1097" pin="3"/><net_sink comp="1973" pin=0"/></net>

<net id="1977"><net_src comp="1973" pin="1"/><net_sink comp="1152" pin=0"/></net>

<net id="1981"><net_src comp="1130" pin="2"/><net_sink comp="1978" pin=0"/></net>

<net id="1982"><net_src comp="1978" pin="1"/><net_sink comp="1185" pin=1"/></net>

<net id="1989"><net_src comp="1142" pin="2"/><net_sink comp="1986" pin=0"/></net>

<net id="1990"><net_src comp="1986" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="1994"><net_src comp="278" pin="3"/><net_sink comp="1991" pin=0"/></net>

<net id="1995"><net_src comp="1991" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="2002"><net_src comp="1175" pin="2"/><net_sink comp="1999" pin=0"/></net>

<net id="2003"><net_src comp="1999" pin="1"/><net_sink comp="568" pin=2"/></net>

<net id="2007"><net_src comp="1214" pin="2"/><net_sink comp="2004" pin=0"/></net>

<net id="2008"><net_src comp="2004" pin="1"/><net_sink comp="1277" pin=1"/></net>

<net id="2012"><net_src comp="1245" pin="2"/><net_sink comp="2009" pin=0"/></net>

<net id="2013"><net_src comp="2009" pin="1"/><net_sink comp="1301" pin=1"/></net>

<net id="2020"><net_src comp="1257" pin="2"/><net_sink comp="2017" pin=0"/></net>

<net id="2021"><net_src comp="2017" pin="1"/><net_sink comp="591" pin=2"/></net>

<net id="2025"><net_src comp="290" pin="3"/><net_sink comp="2022" pin=0"/></net>

<net id="2026"><net_src comp="2022" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="2030"><net_src comp="298" pin="3"/><net_sink comp="2027" pin=0"/></net>

<net id="2031"><net_src comp="2027" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="2035"><net_src comp="1349" pin="2"/><net_sink comp="2032" pin=0"/></net>

<net id="2036"><net_src comp="2032" pin="1"/><net_sink comp="579" pin=2"/></net>

<net id="2043"><net_src comp="1361" pin="2"/><net_sink comp="2040" pin=0"/></net>

<net id="2044"><net_src comp="2040" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="2048"><net_src comp="1376" pin="3"/><net_sink comp="2045" pin=0"/></net>

<net id="2052"><net_src comp="1384" pin="1"/><net_sink comp="2049" pin=0"/></net>

<net id="2053"><net_src comp="2049" pin="1"/><net_sink comp="389" pin=2"/></net>

<net id="2054"><net_src comp="2049" pin="1"/><net_sink comp="397" pin=2"/></net>

<net id="2055"><net_src comp="2049" pin="1"/><net_sink comp="426" pin=2"/></net>

<net id="2056"><net_src comp="2049" pin="1"/><net_sink comp="434" pin=2"/></net>

<net id="2057"><net_src comp="2049" pin="1"/><net_sink comp="458" pin=2"/></net>

<net id="2058"><net_src comp="2049" pin="1"/><net_sink comp="466" pin=2"/></net>

<net id="2062"><net_src comp="1417" pin="2"/><net_sink comp="2059" pin=0"/></net>

<net id="2063"><net_src comp="2059" pin="1"/><net_sink comp="1751" pin=0"/></net>

<net id="2067"><net_src comp="311" pin="3"/><net_sink comp="2064" pin=0"/></net>

<net id="2068"><net_src comp="2064" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="2072"><net_src comp="318" pin="3"/><net_sink comp="2069" pin=0"/></net>

<net id="2073"><net_src comp="2069" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="2077"><net_src comp="1451" pin="2"/><net_sink comp="2074" pin=0"/></net>

<net id="2078"><net_src comp="2074" pin="1"/><net_sink comp="1627" pin=0"/></net>

<net id="2079"><net_src comp="2074" pin="1"/><net_sink comp="1713" pin=0"/></net>

<net id="2083"><net_src comp="325" pin="3"/><net_sink comp="2080" pin=0"/></net>

<net id="2084"><net_src comp="2080" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="2088"><net_src comp="332" pin="3"/><net_sink comp="2085" pin=0"/></net>

<net id="2089"><net_src comp="2085" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="2093"><net_src comp="1473" pin="2"/><net_sink comp="2090" pin=0"/></net>

<net id="2094"><net_src comp="2090" pin="1"/><net_sink comp="1761" pin=0"/></net>

<net id="2098"><net_src comp="339" pin="3"/><net_sink comp="2095" pin=0"/></net>

<net id="2099"><net_src comp="2095" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="2103"><net_src comp="346" pin="3"/><net_sink comp="2100" pin=0"/></net>

<net id="2104"><net_src comp="2100" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="2108"><net_src comp="1520" pin="2"/><net_sink comp="2105" pin=0"/></net>

<net id="2109"><net_src comp="2105" pin="1"/><net_sink comp="1613" pin=0"/></net>

<net id="2113"><net_src comp="353" pin="3"/><net_sink comp="2110" pin=0"/></net>

<net id="2114"><net_src comp="2110" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="2118"><net_src comp="360" pin="3"/><net_sink comp="2115" pin=0"/></net>

<net id="2119"><net_src comp="2115" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="2123"><net_src comp="1581" pin="2"/><net_sink comp="2120" pin=0"/></net>

<net id="2124"><net_src comp="2120" pin="1"/><net_sink comp="1699" pin=0"/></net>

<net id="2128"><net_src comp="367" pin="3"/><net_sink comp="2125" pin=0"/></net>

<net id="2129"><net_src comp="2125" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="2133"><net_src comp="374" pin="3"/><net_sink comp="2130" pin=0"/></net>

<net id="2134"><net_src comp="2130" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="2141"><net_src comp="381" pin="3"/><net_sink comp="2138" pin=0"/></net>

<net id="2142"><net_src comp="2138" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="2146"><net_src comp="389" pin="3"/><net_sink comp="2143" pin=0"/></net>

<net id="2147"><net_src comp="2143" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="2151"><net_src comp="397" pin="3"/><net_sink comp="2148" pin=0"/></net>

<net id="2152"><net_src comp="2148" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="2156"><net_src comp="1637" pin="2"/><net_sink comp="2153" pin=0"/></net>

<net id="2157"><net_src comp="2153" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="2164"><net_src comp="418" pin="3"/><net_sink comp="2161" pin=0"/></net>

<net id="2165"><net_src comp="2161" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="2169"><net_src comp="426" pin="3"/><net_sink comp="2166" pin=0"/></net>

<net id="2170"><net_src comp="2166" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="2174"><net_src comp="434" pin="3"/><net_sink comp="2171" pin=0"/></net>

<net id="2175"><net_src comp="2171" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="2179"><net_src comp="1731" pin="2"/><net_sink comp="2176" pin=0"/></net>

<net id="2180"><net_src comp="2176" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="2187"><net_src comp="450" pin="3"/><net_sink comp="2184" pin=0"/></net>

<net id="2188"><net_src comp="2184" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="2192"><net_src comp="1761" pin="2"/><net_sink comp="2189" pin=0"/></net>

<net id="2193"><net_src comp="2189" pin="1"/><net_sink comp="1772" pin=0"/></net>

<net id="2197"><net_src comp="1766" pin="2"/><net_sink comp="2194" pin=0"/></net>

<net id="2198"><net_src comp="2194" pin="1"/><net_sink comp="647" pin=2"/></net>

<net id="2202"><net_src comp="458" pin="3"/><net_sink comp="2199" pin=0"/></net>

<net id="2203"><net_src comp="2199" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="2207"><net_src comp="466" pin="3"/><net_sink comp="2204" pin=0"/></net>

<net id="2208"><net_src comp="2204" pin="1"/><net_sink comp="213" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: line_buffer_m_V | {4 5 7 8 9 17 18 20 22 23 }
	Port: conv_out_buffer_m_V | {12 }
 - Input state : 
	Port: process_word : word_buffer_m_V | {3 4 5 16 17 18 21 22 23 }
	Port: process_word : word_buffer_m_V_offset | {1 }
	Port: process_word : old_word_buffer_m_V | {6 7 8 18 19 20 }
	Port: process_word : lb | {3 5 6 8 16 18 19 21 23 }
	Port: process_word : rb | {3 5 6 8 16 18 19 21 23 }
	Port: process_word : line_buffer_m_V | {13 14 }
	Port: process_word : conv_params_m_V | {13 14 }
	Port: process_word : log_width_V | {1 }
	Port: process_word : words_per_image_V | {1 }
	Port: process_word : wrd_V | {1 }
  - Chain level:
	State 1
		zext_ln215_3 : 1
		zext_ln215_4 : 1
		zext_ln215_5 : 1
		sub_ln215 : 2
		sext_ln215 : 3
		add_ln117 : 1
		sext_ln117 : 2
		slices_per_line_V : 3
		last_wrd : 1
		rhs_V : 4
		trunc_ln68 : 4
	State 2
		icmp_ln124 : 1
		bank_V_1 : 1
		br_ln124 : 2
		xor_ln68 : 1
		sext_ln68 : 1
		s_idx_V : 2
		tmp_5 : 3
		zext_ln544 : 1
		zext_ln180_6 : 1
		add_ln180 : 2
		trunc_ln180 : 3
		p_shl2_cast : 4
		tmp_6 : 3
		zext_ln180_7 : 4
		sub_ln180 : 5
		add_ln180_2 : 6
		zext_ln180_8 : 7
		line_buffer_m_V_addr_2 : 8
		add_ln180_3 : 6
		zext_ln180_9 : 7
		line_buffer_m_V_addr_4 : 8
		br_ln126 : 4
		add_ln138 : 3
		p_shl6_cast : 4
		tmp_8 : 4
		zext_ln138_1 : 5
		add_ln138_1 : 6
		zext_ln138_2 : 7
		word_buffer_m_V_addr_2 : 8
		add_ln141 : 7
		zext_ln141 : 8
		word_buffer_m_V_addr_5 : 9
		add_ln1353 : 1
		ret_V : 2
		zext_ln180_10 : 2
		add_ln180_4 : 3
		p_shl4_cast : 4
		tmp_7 : 4
		zext_ln180_11 : 5
		add_ln180_5 : 6
		zext_ln180_12 : 7
		old_word_buffer_m_V_s : 8
		add_ln133 : 7
		zext_ln133 : 8
		old_word_buffer_m_V_1 : 9
	State 3
		icmp_ln136 : 1
		br_ln136 : 2
		zext_ln138_4 : 1
		add_ln138_2 : 2
		zext_ln138_5 : 3
		word_buffer_m_V_addr : 4
		word_buffer_m_V_load : 5
		lb_load_1 : 1
		rb_load_1 : 1
	State 4
		add_ln180_8 : 1
		zext_ln180_17 : 2
		line_buffer_m_V_addr_3 : 3
		select_ln879 : 1
		store_ln138 : 4
	State 5
		or_ln140 : 1
		select_ln140 : 1
		store_ln140 : 2
		or_ln141 : 1
		select_ln141 : 1
	State 6
		icmp_ln128 : 1
		br_ln128 : 2
		zext_ln180_14 : 1
		add_ln180_6 : 2
		zext_ln180_15 : 3
		old_word_buffer_m_V_2 : 4
		old_word_buffer_m_V_3 : 5
		lb_load : 1
		rb_load : 1
	State 7
		add_ln180_7 : 1
		zext_ln180_16 : 2
		line_buffer_m_V_addr : 3
		store_ln130 : 4
	State 8
		select_ln132 : 1
		store_ln132 : 2
		select_ln133 : 1
	State 9
		store_ln133 : 1
	State 10
		icmp_ln92 : 1
		bank_V : 1
		br_ln92 : 2
		trunc_ln1352 : 1
		ret_V_7 : 2
		zext_ln74 : 1
		add_ln74 : 2
		zext_ln74_1 : 3
		tmp_9 : 3
		zext_ln74_2 : 4
		sub_ln74 : 5
	State 11
		icmp_ln93 : 1
		cc_V_2 : 1
		br_ln93 : 2
		zext_ln215 : 1
		ret_V_8 : 2
		tmp_s : 3
		zext_ln180 : 4
		conv_out_buffer_m_V_s : 5
	State 12
		icmp_ln887 : 1
		kr_V : 1
		br_ln71 : 2
		zext_ln544_6 : 1
		add_ln74_1 : 2
		trunc_ln74 : 3
		p_shl10_cast : 4
		trunc_ln74_1 : 3
		p_shl11_cast : 4
		add_ln74_2 : 5
		zext_ln1354 : 1
		ret_V_12 : 2
		sext_ln215_1 : 3
		add_ln215 : 4
		shl_ln215 : 5
		sub_ln215_1 : 5
		store_ln95 : 1
	State 13
		icmp_ln887_3 : 1
		kc_V : 1
		br_ln72 : 2
		zext_ln215_1 : 1
		ret_V_10 : 2
		zext_ln74_3 : 3
		add_ln74_3 : 4
		zext_ln74_4 : 5
		line_buffer_m_V_addr_7 : 6
		data_V_1 : 7
		zext_ln215_2 : 1
		ret_V_11 : 2
		sext_ln215_2 : 3
		add_ln215_1 : 4
		zext_ln215_8 : 5
		conv_params_m_V_addr : 6
		conv_params_m_V_load : 7
	State 14
		trunc_ln74_2 : 1
		ret_V_14 : 2
		tmp_14 : 1
		xor_ln841 : 2
		p_Result_s : 2
		sext_ln700 : 3
		sum_V : 4
	State 15
		icmp_ln155 : 1
		bank_V_2 : 1
		br_ln155 : 2
		lhs_V : 1
		ret_V_15 : 2
		tmp_10 : 3
		zext_ln544_5 : 1
		add_ln180_9 : 2
		p_shl_cast : 3
		tmp_11 : 3
		zext_ln180_18 : 4
		zext_ln180_19 : 4
		add_ln180_10 : 5
		zext_ln180_20 : 6
		word_buffer_m_V_addr_7 : 7
		add_ln185 : 6
		zext_ln185 : 7
		word_buffer_m_V_addr_8 : 8
		trunc_ln180_1 : 3
		p_shl12_cast : 4
		sub_ln180_1 : 5
		zext_ln180_21 : 6
		line_buffer_m_V_addr_5 : 7
		add_ln180_11 : 6
		zext_ln180_22 : 7
		line_buffer_m_V_addr_8 : 8
		add_ln180_12 : 6
		zext_ln180_23 : 7
		line_buffer_m_V_addr_9 : 8
		add_ln180_13 : 6
		zext_ln180_24 : 7
		line_buffer_m_V_addr_10 : 8
		br_ln159 : 4
		add_ln180_14 : 3
		p_shl14_cast : 4
		tmp_13 : 4
		zext_ln180_25 : 5
		add_ln180_15 : 6
		zext_ln180_26 : 7
		word_buffer_m_V_addr_3 : 8
		add_ln166 : 7
		zext_ln166 : 8
		word_buffer_m_V_addr_4 : 9
		ret_V_9 : 3
		sext_ln171 : 4
		add_ln171 : 5
		trunc_ln171 : 6
		p_shl16_cast : 7
		tmp_12 : 6
		sext_ln171_1 : 7
		add_ln171_1 : 8
		zext_ln171 : 9
		old_word_buffer_m_V_6 : 10
		add_ln174 : 9
		zext_ln174 : 10
		old_word_buffer_m_V_7 : 11
	State 16
		icmp_ln161 : 1
		br_ln161 : 2
		zext_ln180_29 : 1
		add_ln180_16 : 2
		zext_ln180_30 : 3
		word_buffer_m_V_addr_1 : 4
		word_buffer_m_V_load_2 : 5
		lb_load_2 : 1
		rb_load_2 : 1
	State 17
		add_ln180_17 : 1
		zext_ln180_31 : 2
		line_buffer_m_V_addr_1 : 3
		store_ln163 : 4
	State 18
		select_ln165 : 1
		store_ln165 : 2
		select_ln166 : 1
		or_ln173 : 1
		select_ln173 : 1
		store_ln173 : 2
		or_ln174 : 1
		select_ln174 : 1
		storemerge1 : 2
		store_ln166 : 3
	State 19
		icmp_ln169 : 1
		br_ln169 : 2
		zext_ln171_2 : 1
		add_ln171_2 : 2
		zext_ln171_3 : 3
		old_word_buffer_m_V_8 : 4
		old_word_buffer_m_V_9 : 5
		lb_load_3 : 1
		rb_load_3 : 1
	State 20
		add_ln180_18 : 1
		zext_ln180_27 : 2
		line_buffer_m_V_addr_6 : 3
		select_ln879_2 : 1
		store_ln171 : 4
	State 21
		icmp_ln179 : 1
		br_ln179 : 2
		zext_ln180_32 : 1
		zext_ln180_33 : 1
		add_ln180_19 : 2
		zext_ln180_34 : 3
		word_buffer_m_V_addr_6 : 4
		add_ln180_20 : 2
		word_buffer_m_V_load_6 : 5
		cc_V_7 : 1
		lb_load_4 : 1
		rb_load_4 : 1
	State 22
		line_buffer_m_V_addr_11 : 1
		store_ln181 : 2
	State 23
		select_ln184 : 1
		store_ln184 : 2
		select_ln185 : 1
		store_ln185 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|          |         add_ln117_fu_700         |    0    |    12   |
|          |          bank_V_1_fu_746         |    0    |    13   |
|          |          s_idx_V_fu_762          |    0    |    15   |
|          |         add_ln180_fu_783         |    0    |    15   |
|          |        add_ln180_2_fu_818        |    0    |    17   |
|          |        add_ln180_3_fu_829        |    0    |    17   |
|          |         add_ln138_fu_840         |    0    |    15   |
|          |        add_ln138_1_fu_865        |    0    |    16   |
|          |         add_ln141_fu_876         |    0    |    16   |
|          |         add_ln1353_fu_887        |    0    |    13   |
|          |        add_ln180_4_fu_902        |    0    |    15   |
|          |        add_ln180_5_fu_927        |    0    |    16   |
|          |         add_ln133_fu_938         |    0    |    16   |
|          |        add_ln138_2_fu_959        |    0    |    16   |
|          |        add_ln180_8_fu_973        |    0    |    17   |
|          |           cc_V_1_fu_991          |    0    |    13   |
|          |        add_ln180_6_fu_1034       |    0    |    16   |
|          |        add_ln180_7_fu_1048       |    0    |    17   |
|          |           cc_V_fu_1058           |    0    |    13   |
|          |          bank_V_fu_1087          |    0    |    13   |
|          |         add_ln74_fu_1109         |    0    |    15   |
|          |          cc_V_2_fu_1142          |    0    |    13   |
|          |          ret_V_8_fu_1152         |    0    |    15   |
|          |           kr_V_fu_1175           |    0    |    10   |
|          |        add_ln74_1_fu_1185        |    0    |    16   |
|          |        add_ln74_2_fu_1214        |    0    |    17   |
|          |         add_ln215_fu_1234        |    0    |    15   |
|    add   |           kc_V_fu_1257           |    0    |    10   |
|          |         ret_V_10_fu_1267         |    0    |    13   |
|          |        add_ln74_3_fu_1277        |    0    |    17   |
|          |        add_ln215_1_fu_1301       |    0    |    15   |
|          |           sum_V_fu_1349          |    0    |    15   |
|          |         bank_V_2_fu_1361         |    0    |    13   |
|          |        add_ln180_9_fu_1388       |    0    |    15   |
|          |       add_ln180_10_fu_1417       |    0    |    16   |
|          |         add_ln185_fu_1428        |    0    |    16   |
|          |       add_ln180_11_fu_1462       |    0    |    17   |
|          |       add_ln180_12_fu_1473       |    0    |    17   |
|          |       add_ln180_13_fu_1484       |    0    |    17   |
|          |       add_ln180_14_fu_1495       |    0    |    15   |
|          |       add_ln180_15_fu_1520       |    0    |    16   |
|          |         add_ln166_fu_1531        |    0    |    16   |
|          |          ret_V_9_fu_1542         |    0    |    15   |
|          |         add_ln171_fu_1552        |    0    |    15   |
|          |        add_ln171_1_fu_1581       |    0    |    16   |
|          |         add_ln174_fu_1592        |    0    |    16   |
|          |       add_ln180_16_fu_1613       |    0    |    16   |
|          |       add_ln180_17_fu_1627       |    0    |    17   |
|          |          cc_V_6_fu_1637          |    0    |    13   |
|          |        add_ln171_2_fu_1699       |    0    |    16   |
|          |       add_ln180_18_fu_1713       |    0    |    17   |
|          |          cc_V_4_fu_1731          |    0    |    13   |
|          |       add_ln180_19_fu_1751       |    0    |    16   |
|          |       add_ln180_20_fu_1761       |    0    |    17   |
|          |          cc_V_7_fu_1766          |    0    |    13   |
|----------|----------------------------------|---------|---------|
|          |         first_wrd_fu_716         |    0    |    11   |
|          |          last_wrd_fu_726         |    0    |    11   |
|          |         icmp_ln124_fu_740        |    0    |    9    |
|          |         icmp_ln136_fu_949        |    0    |    9    |
|          |        icmp_ln128_fu_1024        |    0    |    9    |
|          |         icmp_ln92_fu_1081        |    0    |    9    |
|   icmp   |         icmp_ln93_fu_1136        |    0    |    9    |
|          |        icmp_ln887_fu_1169        |    0    |    8    |
|          |       icmp_ln887_3_fu_1251       |    0    |    8    |
|          |        icmp_ln155_fu_1355        |    0    |    9    |
|          |        icmp_ln161_fu_1603        |    0    |    9    |
|          |        icmp_ln169_fu_1689        |    0    |    9    |
|          |        icmp_ln179_fu_1737        |    0    |    9    |
|----------|----------------------------------|---------|---------|
|          |         sub_ln215_fu_686         |    0    |    13   |
|          |         sub_ln180_fu_812         |    0    |    17   |
|          |         sub_ln74_fu_1130         |    0    |    15   |
|    sub   |         ret_V_12_fu_1224         |    0    |    12   |
|          |        sub_ln215_1_fu_1245       |    0    |    15   |
|          |         ret_V_11_fu_1291         |    0    |    12   |
|          |         ret_V_15_fu_1371         |    0    |    15   |
|          |        sub_ln180_1_fu_1451       |    0    |    17   |
|----------|----------------------------------|---------|---------|
|          |        select_ln879_fu_983       |    0    |    2    |
|          |       select_ln140_fu_1002       |    0    |    2    |
|          |       select_ln141_fu_1016       |    0    |    2    |
|          |       select_ln132_fu_1064       |    0    |    2    |
|          |       select_ln133_fu_1073       |    0    |    2    |
|  select  |       select_ln165_fu_1643       |    0    |    2    |
|          |       select_ln166_fu_1652       |    0    |    2    |
|          |       select_ln173_fu_1666       |    0    |    2    |
|          |       select_ln174_fu_1680       |    0    |    2    |
|          |      select_ln879_2_fu_1723      |    0    |    2    |
|          |       select_ln184_fu_1776       |    0    |    2    |
|          |       select_ln185_fu_1785       |    0    |    2    |
|----------|----------------------------------|---------|---------|
|          |          or_ln140_fu_997         |    0    |    6    |
|    or    |         or_ln141_fu_1011         |    0    |    6    |
|          |         or_ln173_fu_1661         |    0    |    6    |
|          |         or_ln174_fu_1675         |    0    |    6    |
|----------|----------------------------------|---------|---------|
|          |          xor_ln68_fu_752         |    0    |    6    |
|    xor   |           ret_V_fu_892           |    0    |    6    |
|          |         xor_ln841_fu_1329        |    0    |    6    |
|----------|----------------------------------|---------|---------|
|    shl   |     slices_per_line_V_fu_710     |    0    |    11   |
|          |         shl_ln215_fu_1239        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|    and   |         ret_V_14_fu_1315         |    0    |    6    |
|----------|----------------------------------|---------|---------|
|          |      wrd_V_read_read_fu_114      |    0    |    0    |
|   read   | words_per_image_V_re_read_fu_120 |    0    |    0    |
|          |   log_width_V_read_read_fu_126   |    0    |    0    |
|          | word_buffer_m_V_offs_read_fu_132 |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |         zext_ln138_fu_654        |    0    |    0    |
|          |        zext_ln215_3_fu_666       |    0    |    0    |
|          |        zext_ln215_4_fu_670       |    0    |    0    |
|          |        zext_ln215_5_fu_682       |    0    |    0    |
|          |         zext_ln117_fu_696        |    0    |    0    |
|          |         zext_ln879_fu_722        |    0    |    0    |
|          |           rhs_V_fu_732           |    0    |    0    |
|          |         zext_ln544_fu_775        |    0    |    0    |
|          |        zext_ln180_6_fu_779       |    0    |    0    |
|          |        zext_ln180_7_fu_808       |    0    |    0    |
|          |        zext_ln180_8_fu_824       |    0    |    0    |
|          |        zext_ln180_9_fu_835       |    0    |    0    |
|          |        zext_ln138_1_fu_861       |    0    |    0    |
|          |        zext_ln138_2_fu_871       |    0    |    0    |
|          |         zext_ln141_fu_882        |    0    |    0    |
|          |       zext_ln180_10_fu_898       |    0    |    0    |
|          |       zext_ln180_11_fu_923       |    0    |    0    |
|          |       zext_ln180_12_fu_933       |    0    |    0    |
|          |         zext_ln133_fu_944        |    0    |    0    |
|          |        zext_ln138_4_fu_955       |    0    |    0    |
|          |        zext_ln138_5_fu_964       |    0    |    0    |
|          |        zext_ln138_3_fu_969       |    0    |    0    |
|          |       zext_ln180_17_fu_978       |    0    |    0    |
|          |       zext_ln180_14_fu_1030      |    0    |    0    |
|          |       zext_ln180_15_fu_1039      |    0    |    0    |
|          |       zext_ln180_13_fu_1044      |    0    |    0    |
|          |       zext_ln180_16_fu_1053      |    0    |    0    |
|          |         zext_ln74_fu_1105        |    0    |    0    |
|          |        zext_ln74_1_fu_1114       |    0    |    0    |
|          |        zext_ln74_2_fu_1126       |    0    |    0    |
|          |        zext_ln215_fu_1148        |    0    |    0    |
|          |        zext_ln180_fu_1164        |    0    |    0    |
|   zext   |       zext_ln544_6_fu_1181       |    0    |    0    |
|          |        zext_ln1354_fu_1220       |    0    |    0    |
|          |       zext_ln215_1_fu_1263       |    0    |    0    |
|          |        zext_ln74_3_fu_1273       |    0    |    0    |
|          |        zext_ln74_4_fu_1282       |    0    |    0    |
|          |       zext_ln215_2_fu_1287       |    0    |    0    |
|          |       zext_ln215_8_fu_1306       |    0    |    0    |
|          |           lhs_V_fu_1367          |    0    |    0    |
|          |       zext_ln544_5_fu_1384       |    0    |    0    |
|          |       zext_ln180_18_fu_1409      |    0    |    0    |
|          |       zext_ln180_19_fu_1413      |    0    |    0    |
|          |       zext_ln180_20_fu_1423      |    0    |    0    |
|          |        zext_ln185_fu_1434        |    0    |    0    |
|          |       zext_ln180_21_fu_1457      |    0    |    0    |
|          |       zext_ln180_22_fu_1468      |    0    |    0    |
|          |       zext_ln180_23_fu_1479      |    0    |    0    |
|          |       zext_ln180_24_fu_1490      |    0    |    0    |
|          |       zext_ln180_25_fu_1516      |    0    |    0    |
|          |       zext_ln180_26_fu_1526      |    0    |    0    |
|          |        zext_ln166_fu_1537        |    0    |    0    |
|          |        zext_ln171_fu_1587        |    0    |    0    |
|          |        zext_ln174_fu_1598        |    0    |    0    |
|          |       zext_ln180_29_fu_1609      |    0    |    0    |
|          |       zext_ln180_30_fu_1618      |    0    |    0    |
|          |       zext_ln180_28_fu_1623      |    0    |    0    |
|          |       zext_ln180_31_fu_1632      |    0    |    0    |
|          |       zext_ln171_2_fu_1695       |    0    |    0    |
|          |       zext_ln171_3_fu_1704       |    0    |    0    |
|          |       zext_ln171_1_fu_1709       |    0    |    0    |
|          |       zext_ln180_27_fu_1718      |    0    |    0    |
|          |       zext_ln180_32_fu_1743      |    0    |    0    |
|          |       zext_ln180_33_fu_1747      |    0    |    0    |
|          |       zext_ln180_34_fu_1756      |    0    |    0    |
|          |       zext_ln180_35_fu_1772      |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |            tmp_fu_658            |    0    |    0    |
|          |           tmp_4_fu_674           |    0    |    0    |
|          |        p_shl2_cast_fu_792        |    0    |    0    |
|          |           tmp_6_fu_800           |    0    |    0    |
|          |        p_shl6_cast_fu_845        |    0    |    0    |
|          |           tmp_8_fu_853           |    0    |    0    |
|          |        p_shl4_cast_fu_907        |    0    |    0    |
|          |           tmp_7_fu_915           |    0    |    0    |
|          |          ret_V_7_fu_1097         |    0    |    0    |
|bitconcatenate|           tmp_9_fu_1118          |    0    |    0    |
|          |           tmp_s_fu_1157          |    0    |    0    |
|          |       p_shl10_cast_fu_1194       |    0    |    0    |
|          |       p_shl11_cast_fu_1206       |    0    |    0    |
|          |        p_shl_cast_fu_1393        |    0    |    0    |
|          |          tmp_11_fu_1401          |    0    |    0    |
|          |       p_shl12_cast_fu_1443       |    0    |    0    |
|          |       p_shl14_cast_fu_1500       |    0    |    0    |
|          |          tmp_13_fu_1508          |    0    |    0    |
|          |       p_shl16_cast_fu_1561       |    0    |    0    |
|          |          tmp_12_fu_1569          |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |         sext_ln215_fu_692        |    0    |    0    |
|          |         sext_ln117_fu_706        |    0    |    0    |
|          |         sext_ln68_fu_758         |    0    |    0    |
|   sext   |       sext_ln215_1_fu_1230       |    0    |    0    |
|          |       sext_ln215_2_fu_1297       |    0    |    0    |
|          |        sext_ln700_fu_1345        |    0    |    0    |
|          |        sext_ln171_fu_1548        |    0    |    0    |
|          |       sext_ln171_1_fu_1577       |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |         trunc_ln68_fu_736        |    0    |    0    |
|          |        trunc_ln180_fu_788        |    0    |    0    |
|          |       trunc_ln1352_fu_1093       |    0    |    0    |
|   trunc  |        trunc_ln74_fu_1190        |    0    |    0    |
|          |       trunc_ln74_1_fu_1202       |    0    |    0    |
|          |       trunc_ln74_2_fu_1311       |    0    |    0    |
|          |       trunc_ln180_1_fu_1439      |    0    |    0    |
|          |        trunc_ln171_fu_1557       |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |           tmp_5_fu_767           |    0    |    0    |
| bitselect|          tmp_14_fu_1321          |    0    |    0    |
|          |          tmp_10_fu_1376          |    0    |    0    |
|----------|----------------------------------|---------|---------|
|  bitset  |        p_Result_s_fu_1335        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    0    |   1148  |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|      add_ln138_1_reg_1879      |    9   |
|      add_ln171_1_reg_2120      |    9   |
|      add_ln180_10_reg_2059     |    9   |
|      add_ln180_12_reg_2090     |   10   |
|      add_ln180_15_reg_2105     |    9   |
|      add_ln180_20_reg_2189     |   10   |
|      add_ln180_2_reg_1863      |   10   |
|      add_ln180_5_reg_1894      |    9   |
|       add_ln74_2_reg_2004      |   10   |
|        bank_V_1_reg_1847       |    4   |
|        bank_V_2_reg_2040       |    4   |
|         bank_V_reg_1968        |    4   |
|         cc_V_1_reg_1927        |    4   |
|         cc_V_2_reg_1986        |    4   |
|         cc_V_4_reg_2176        |    4   |
|         cc_V_6_reg_2153        |    4   |
|         cc_V_7_reg_2194        |    4   |
|          cc_V_reg_1955         |    4   |
| conv_out_buffer_m_V_s_reg_1991 |    7   |
|  conv_params_m_V_addr_reg_2027 |    5   |
|       first_wrd_reg_1819       |    1   |
|          kc_V_reg_2017         |    2   |
|          kr_V_reg_1999         |    2   |
|        last_wrd_reg_1826       |    1   |
|       lb_addr_1_reg_1917       |    3   |
|       lb_addr_2_reg_2143       |    3   |
|       lb_addr_3_reg_2166       |    3   |
|       lb_addr_4_reg_2199       |    3   |
|        lb_addr_reg_1945        |    3   |
|line_buffer_m_V_addr_10_reg_2100|    9   |
| line_buffer_m_V_addr_2_reg_1869|    9   |
| line_buffer_m_V_addr_4_reg_1874|    9   |
| line_buffer_m_V_addr_5_reg_2080|    9   |
| line_buffer_m_V_addr_7_reg_2022|    9   |
| line_buffer_m_V_addr_8_reg_2085|    9   |
| line_buffer_m_V_addr_9_reg_2095|    9   |
| old_word_buffer_m_V_1_reg_1904 |    8   |
| old_word_buffer_m_V_2_reg_1940 |    8   |
| old_word_buffer_m_V_6_reg_2125 |    8   |
| old_word_buffer_m_V_7_reg_2130 |    8   |
| old_word_buffer_m_V_8_reg_2161 |    8   |
| old_word_buffer_m_V_s_reg_1899 |    8   |
|        p_0198_0_reg_598        |    4   |
|        p_0249_0_reg_494        |    4   |
|         p_027_0_reg_506        |    4   |
|        p_0284_0_reg_631        |    4   |
|        p_0324_0_reg_609        |    4   |
|        p_0501_0_reg_643        |    4   |
|        p_084_0_i_reg_539       |    4   |
|       p_087_0_i_i_reg_587      |    2   |
|        p_087_0_i_reg_528       |    4   |
|         p_095_0_reg_483        |    4   |
|       p_097_0_i_i_reg_564      |    2   |
|       rb_addr_1_reg_2148       |    3   |
|       rb_addr_2_reg_1922       |    3   |
|       rb_addr_3_reg_2171       |    3   |
|       rb_addr_4_reg_2204       |    3   |
|        rb_addr_reg_1950        |    3   |
|        ret_V_7_reg_1973        |    6   |
|         rhs_V_reg_1833         |    6   |
|      select_ln133_reg_1960     |    2   |
|      select_ln141_reg_1932     |    2   |
|       sext_ln215_reg_1814      |    6   |
|       storemerge1_reg_621      |    2   |
|       storemerge_reg_518       |    2   |
|      sub_ln180_1_reg_2074      |   10   |
|      sub_ln215_1_reg_2009      |    6   |
|        sub_ln74_reg_1978       |   64   |
|          sum_0_reg_551         |    5   |
|          sum_1_reg_575         |    5   |
|         sum_V_reg_2032         |    5   |
|         tmp_10_reg_2045        |    1   |
|       trunc_ln68_reg_1839      |    4   |
| word_buffer_m_V_addr_1_reg_2138|    8   |
| word_buffer_m_V_addr_2_reg_1884|    8   |
| word_buffer_m_V_addr_3_reg_2110|    8   |
| word_buffer_m_V_addr_4_reg_2115|    8   |
| word_buffer_m_V_addr_5_reg_1889|    8   |
| word_buffer_m_V_addr_6_reg_2184|    8   |
| word_buffer_m_V_addr_7_reg_2064|    8   |
| word_buffer_m_V_addr_8_reg_2069|    8   |
|  word_buffer_m_V_addr_reg_1912 |    8   |
|  word_buffer_m_V_offs_reg_1794 |    2   |
|      zext_ln215_3_reg_1799     |    7   |
|      zext_ln215_4_reg_1804     |    6   |
|      zext_ln544_5_reg_2049     |   64   |
|       zext_ln544_reg_1855      |   64   |
+--------------------------------+--------+
|              Total             |   661  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_187 |  p0  |   7  |   8  |   56   ||    38   |
| grp_access_fu_187 |  p2  |   5  |   0  |    0   ||    27   |
| grp_access_fu_200 |  p0  |  10  |   3  |   30   ||    47   |
| grp_access_fu_213 |  p0  |  10  |   3  |   30   ||    47   |
| grp_access_fu_230 |  p0  |   9  |   9  |   81   ||    44   |
| grp_access_fu_230 |  p1  |   9  |   2  |   18   ||    44   |
| grp_access_fu_230 |  p2  |   4  |   0  |    0   ||    21   |
| grp_access_fu_230 |  p4  |   4  |   9  |   36   ||    21   |
| grp_access_fu_243 |  p0  |   4  |   8  |   32   ||    21   |
| grp_access_fu_243 |  p2  |   4  |   0  |    0   ||    21   |
| grp_access_fu_305 |  p0  |   2  |   5  |   10   ||    9    |
|  p_0249_0_reg_494 |  p0  |   2  |   4  |    8   ||    9    |
|  p_027_0_reg_506  |  p0  |   2  |   4  |    8   ||    9    |
| p_084_0_i_reg_539 |  p0  |   2  |   4  |    8   ||    9    |
|   sum_0_reg_551   |  p0  |   2  |   5  |   10   ||    9    |
|  p_0324_0_reg_609 |  p0  |   2  |   4  |    8   ||    9    |
|  p_0284_0_reg_631 |  p0  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   343  || 20.5505 ||   394   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  1148  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   20   |    -   |   394  |
|  Register |    -   |   661  |    -   |
+-----------+--------+--------+--------+
|   Total   |   20   |   661  |  1542  |
+-----------+--------+--------+--------+
