Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Mon May  1 23:00:24 2023
| Host         : DESKTOP-44UUPSP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  37          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (999)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (45)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (999)
--------------------------
 There are 37 register/latch pins with no clock driven by root clock pin: pp_leds/leds_clk_en/counter_reg[0]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: pp_leds/leds_clk_en/counter_reg[10]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: pp_leds/leds_clk_en/counter_reg[11]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: pp_leds/leds_clk_en/counter_reg[12]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: pp_leds/leds_clk_en/counter_reg[13]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: pp_leds/leds_clk_en/counter_reg[14]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: pp_leds/leds_clk_en/counter_reg[15]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: pp_leds/leds_clk_en/counter_reg[16]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: pp_leds/leds_clk_en/counter_reg[17]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: pp_leds/leds_clk_en/counter_reg[18]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: pp_leds/leds_clk_en/counter_reg[19]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: pp_leds/leds_clk_en/counter_reg[1]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: pp_leds/leds_clk_en/counter_reg[20]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: pp_leds/leds_clk_en/counter_reg[21]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: pp_leds/leds_clk_en/counter_reg[22]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: pp_leds/leds_clk_en/counter_reg[23]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: pp_leds/leds_clk_en/counter_reg[24]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: pp_leds/leds_clk_en/counter_reg[25]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: pp_leds/leds_clk_en/counter_reg[26]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: pp_leds/leds_clk_en/counter_reg[2]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: pp_leds/leds_clk_en/counter_reg[3]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: pp_leds/leds_clk_en/counter_reg[4]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: pp_leds/leds_clk_en/counter_reg[5]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: pp_leds/leds_clk_en/counter_reg[6]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: pp_leds/leds_clk_en/counter_reg[7]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: pp_leds/leds_clk_en/counter_reg[8]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: pp_leds/leds_clk_en/counter_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (45)
-------------------------------------------------
 There are 45 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.118        0.000                      0                   54        0.240        0.000                      0                   54        4.500        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.118        0.000                      0                   54        0.240        0.000                      0                   54        4.500        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.118ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.240ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.118ns  (required time - arrival time)
  Source:                 pp_leds/leds_clk_en/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pp_leds/leds_clk_en/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.392ns  (logic 0.828ns (18.852%)  route 3.564ns (81.148%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.568     5.120    pp_leds/leds_clk_en/clk
    SLICE_X36Y47         FDRE                                         r  pp_leds/leds_clk_en/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.576 r  pp_leds/leds_clk_en/counter_reg[14]/Q
                         net (fo=3, routed)           1.271     6.847    pp_leds/leds_clk_en/counter_reg[14]
    SLICE_X37Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.971 r  pp_leds/leds_clk_en/counter[0]_i_6/O
                         net (fo=1, routed)           0.633     7.604    pp_leds/leds_clk_en/counter[0]_i_6_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.728 r  pp_leds/leds_clk_en/counter[0]_i_3/O
                         net (fo=1, routed)           0.544     8.272    pp_leds/leds_clk_en/counter[0]_i_3_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I3_O)        0.124     8.396 r  pp_leds/leds_clk_en/counter[0]_i_1/O
                         net (fo=27, routed)          1.116     9.512    pp_leds/leds_clk_en/counter[0]_i_1_n_0
    SLICE_X36Y44         FDRE                                         r  pp_leds/leds_clk_en/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.448    14.820    pp_leds/leds_clk_en/clk
    SLICE_X36Y44         FDRE                                         r  pp_leds/leds_clk_en/counter_reg[0]/C
                         clock pessimism              0.274    15.094    
                         clock uncertainty           -0.035    15.058    
    SLICE_X36Y44         FDRE (Setup_fdre_C_R)       -0.429    14.629    pp_leds/leds_clk_en/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.629    
                         arrival time                          -9.512    
  -------------------------------------------------------------------
                         slack                                  5.118    

Slack (MET) :             5.118ns  (required time - arrival time)
  Source:                 pp_leds/leds_clk_en/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pp_leds/leds_clk_en/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.392ns  (logic 0.828ns (18.852%)  route 3.564ns (81.148%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.568     5.120    pp_leds/leds_clk_en/clk
    SLICE_X36Y47         FDRE                                         r  pp_leds/leds_clk_en/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.576 r  pp_leds/leds_clk_en/counter_reg[14]/Q
                         net (fo=3, routed)           1.271     6.847    pp_leds/leds_clk_en/counter_reg[14]
    SLICE_X37Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.971 r  pp_leds/leds_clk_en/counter[0]_i_6/O
                         net (fo=1, routed)           0.633     7.604    pp_leds/leds_clk_en/counter[0]_i_6_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.728 r  pp_leds/leds_clk_en/counter[0]_i_3/O
                         net (fo=1, routed)           0.544     8.272    pp_leds/leds_clk_en/counter[0]_i_3_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I3_O)        0.124     8.396 r  pp_leds/leds_clk_en/counter[0]_i_1/O
                         net (fo=27, routed)          1.116     9.512    pp_leds/leds_clk_en/counter[0]_i_1_n_0
    SLICE_X36Y44         FDRE                                         r  pp_leds/leds_clk_en/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.448    14.820    pp_leds/leds_clk_en/clk
    SLICE_X36Y44         FDRE                                         r  pp_leds/leds_clk_en/counter_reg[1]/C
                         clock pessimism              0.274    15.094    
                         clock uncertainty           -0.035    15.058    
    SLICE_X36Y44         FDRE (Setup_fdre_C_R)       -0.429    14.629    pp_leds/leds_clk_en/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.629    
                         arrival time                          -9.512    
  -------------------------------------------------------------------
                         slack                                  5.118    

Slack (MET) :             5.118ns  (required time - arrival time)
  Source:                 pp_leds/leds_clk_en/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pp_leds/leds_clk_en/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.392ns  (logic 0.828ns (18.852%)  route 3.564ns (81.148%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.568     5.120    pp_leds/leds_clk_en/clk
    SLICE_X36Y47         FDRE                                         r  pp_leds/leds_clk_en/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.576 r  pp_leds/leds_clk_en/counter_reg[14]/Q
                         net (fo=3, routed)           1.271     6.847    pp_leds/leds_clk_en/counter_reg[14]
    SLICE_X37Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.971 r  pp_leds/leds_clk_en/counter[0]_i_6/O
                         net (fo=1, routed)           0.633     7.604    pp_leds/leds_clk_en/counter[0]_i_6_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.728 r  pp_leds/leds_clk_en/counter[0]_i_3/O
                         net (fo=1, routed)           0.544     8.272    pp_leds/leds_clk_en/counter[0]_i_3_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I3_O)        0.124     8.396 r  pp_leds/leds_clk_en/counter[0]_i_1/O
                         net (fo=27, routed)          1.116     9.512    pp_leds/leds_clk_en/counter[0]_i_1_n_0
    SLICE_X36Y44         FDRE                                         r  pp_leds/leds_clk_en/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.448    14.820    pp_leds/leds_clk_en/clk
    SLICE_X36Y44         FDRE                                         r  pp_leds/leds_clk_en/counter_reg[2]/C
                         clock pessimism              0.274    15.094    
                         clock uncertainty           -0.035    15.058    
    SLICE_X36Y44         FDRE (Setup_fdre_C_R)       -0.429    14.629    pp_leds/leds_clk_en/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.629    
                         arrival time                          -9.512    
  -------------------------------------------------------------------
                         slack                                  5.118    

Slack (MET) :             5.118ns  (required time - arrival time)
  Source:                 pp_leds/leds_clk_en/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pp_leds/leds_clk_en/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.392ns  (logic 0.828ns (18.852%)  route 3.564ns (81.148%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.568     5.120    pp_leds/leds_clk_en/clk
    SLICE_X36Y47         FDRE                                         r  pp_leds/leds_clk_en/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.576 r  pp_leds/leds_clk_en/counter_reg[14]/Q
                         net (fo=3, routed)           1.271     6.847    pp_leds/leds_clk_en/counter_reg[14]
    SLICE_X37Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.971 r  pp_leds/leds_clk_en/counter[0]_i_6/O
                         net (fo=1, routed)           0.633     7.604    pp_leds/leds_clk_en/counter[0]_i_6_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.728 r  pp_leds/leds_clk_en/counter[0]_i_3/O
                         net (fo=1, routed)           0.544     8.272    pp_leds/leds_clk_en/counter[0]_i_3_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I3_O)        0.124     8.396 r  pp_leds/leds_clk_en/counter[0]_i_1/O
                         net (fo=27, routed)          1.116     9.512    pp_leds/leds_clk_en/counter[0]_i_1_n_0
    SLICE_X36Y44         FDRE                                         r  pp_leds/leds_clk_en/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.448    14.820    pp_leds/leds_clk_en/clk
    SLICE_X36Y44         FDRE                                         r  pp_leds/leds_clk_en/counter_reg[3]/C
                         clock pessimism              0.274    15.094    
                         clock uncertainty           -0.035    15.058    
    SLICE_X36Y44         FDRE (Setup_fdre_C_R)       -0.429    14.629    pp_leds/leds_clk_en/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.629    
                         arrival time                          -9.512    
  -------------------------------------------------------------------
                         slack                                  5.118    

Slack (MET) :             5.258ns  (required time - arrival time)
  Source:                 pp_leds/leds_clk_en/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pp_leds/leds_clk_en/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.251ns  (logic 0.828ns (19.477%)  route 3.423ns (80.523%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.568     5.120    pp_leds/leds_clk_en/clk
    SLICE_X36Y47         FDRE                                         r  pp_leds/leds_clk_en/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.576 r  pp_leds/leds_clk_en/counter_reg[14]/Q
                         net (fo=3, routed)           1.271     6.847    pp_leds/leds_clk_en/counter_reg[14]
    SLICE_X37Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.971 r  pp_leds/leds_clk_en/counter[0]_i_6/O
                         net (fo=1, routed)           0.633     7.604    pp_leds/leds_clk_en/counter[0]_i_6_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.728 r  pp_leds/leds_clk_en/counter[0]_i_3/O
                         net (fo=1, routed)           0.544     8.272    pp_leds/leds_clk_en/counter[0]_i_3_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I3_O)        0.124     8.396 r  pp_leds/leds_clk_en/counter[0]_i_1/O
                         net (fo=27, routed)          0.975     9.371    pp_leds/leds_clk_en/counter[0]_i_1_n_0
    SLICE_X36Y45         FDRE                                         r  pp_leds/leds_clk_en/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.448    14.820    pp_leds/leds_clk_en/clk
    SLICE_X36Y45         FDRE                                         r  pp_leds/leds_clk_en/counter_reg[4]/C
                         clock pessimism              0.274    15.094    
                         clock uncertainty           -0.035    15.058    
    SLICE_X36Y45         FDRE (Setup_fdre_C_R)       -0.429    14.629    pp_leds/leds_clk_en/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.629    
                         arrival time                          -9.371    
  -------------------------------------------------------------------
                         slack                                  5.258    

Slack (MET) :             5.258ns  (required time - arrival time)
  Source:                 pp_leds/leds_clk_en/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pp_leds/leds_clk_en/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.251ns  (logic 0.828ns (19.477%)  route 3.423ns (80.523%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.568     5.120    pp_leds/leds_clk_en/clk
    SLICE_X36Y47         FDRE                                         r  pp_leds/leds_clk_en/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.576 r  pp_leds/leds_clk_en/counter_reg[14]/Q
                         net (fo=3, routed)           1.271     6.847    pp_leds/leds_clk_en/counter_reg[14]
    SLICE_X37Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.971 r  pp_leds/leds_clk_en/counter[0]_i_6/O
                         net (fo=1, routed)           0.633     7.604    pp_leds/leds_clk_en/counter[0]_i_6_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.728 r  pp_leds/leds_clk_en/counter[0]_i_3/O
                         net (fo=1, routed)           0.544     8.272    pp_leds/leds_clk_en/counter[0]_i_3_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I3_O)        0.124     8.396 r  pp_leds/leds_clk_en/counter[0]_i_1/O
                         net (fo=27, routed)          0.975     9.371    pp_leds/leds_clk_en/counter[0]_i_1_n_0
    SLICE_X36Y45         FDRE                                         r  pp_leds/leds_clk_en/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.448    14.820    pp_leds/leds_clk_en/clk
    SLICE_X36Y45         FDRE                                         r  pp_leds/leds_clk_en/counter_reg[5]/C
                         clock pessimism              0.274    15.094    
                         clock uncertainty           -0.035    15.058    
    SLICE_X36Y45         FDRE (Setup_fdre_C_R)       -0.429    14.629    pp_leds/leds_clk_en/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.629    
                         arrival time                          -9.371    
  -------------------------------------------------------------------
                         slack                                  5.258    

Slack (MET) :             5.258ns  (required time - arrival time)
  Source:                 pp_leds/leds_clk_en/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pp_leds/leds_clk_en/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.251ns  (logic 0.828ns (19.477%)  route 3.423ns (80.523%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.568     5.120    pp_leds/leds_clk_en/clk
    SLICE_X36Y47         FDRE                                         r  pp_leds/leds_clk_en/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.576 r  pp_leds/leds_clk_en/counter_reg[14]/Q
                         net (fo=3, routed)           1.271     6.847    pp_leds/leds_clk_en/counter_reg[14]
    SLICE_X37Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.971 r  pp_leds/leds_clk_en/counter[0]_i_6/O
                         net (fo=1, routed)           0.633     7.604    pp_leds/leds_clk_en/counter[0]_i_6_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.728 r  pp_leds/leds_clk_en/counter[0]_i_3/O
                         net (fo=1, routed)           0.544     8.272    pp_leds/leds_clk_en/counter[0]_i_3_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I3_O)        0.124     8.396 r  pp_leds/leds_clk_en/counter[0]_i_1/O
                         net (fo=27, routed)          0.975     9.371    pp_leds/leds_clk_en/counter[0]_i_1_n_0
    SLICE_X36Y45         FDRE                                         r  pp_leds/leds_clk_en/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.448    14.820    pp_leds/leds_clk_en/clk
    SLICE_X36Y45         FDRE                                         r  pp_leds/leds_clk_en/counter_reg[6]/C
                         clock pessimism              0.274    15.094    
                         clock uncertainty           -0.035    15.058    
    SLICE_X36Y45         FDRE (Setup_fdre_C_R)       -0.429    14.629    pp_leds/leds_clk_en/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.629    
                         arrival time                          -9.371    
  -------------------------------------------------------------------
                         slack                                  5.258    

Slack (MET) :             5.258ns  (required time - arrival time)
  Source:                 pp_leds/leds_clk_en/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pp_leds/leds_clk_en/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.251ns  (logic 0.828ns (19.477%)  route 3.423ns (80.523%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.568     5.120    pp_leds/leds_clk_en/clk
    SLICE_X36Y47         FDRE                                         r  pp_leds/leds_clk_en/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.576 r  pp_leds/leds_clk_en/counter_reg[14]/Q
                         net (fo=3, routed)           1.271     6.847    pp_leds/leds_clk_en/counter_reg[14]
    SLICE_X37Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.971 r  pp_leds/leds_clk_en/counter[0]_i_6/O
                         net (fo=1, routed)           0.633     7.604    pp_leds/leds_clk_en/counter[0]_i_6_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.728 r  pp_leds/leds_clk_en/counter[0]_i_3/O
                         net (fo=1, routed)           0.544     8.272    pp_leds/leds_clk_en/counter[0]_i_3_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I3_O)        0.124     8.396 r  pp_leds/leds_clk_en/counter[0]_i_1/O
                         net (fo=27, routed)          0.975     9.371    pp_leds/leds_clk_en/counter[0]_i_1_n_0
    SLICE_X36Y45         FDRE                                         r  pp_leds/leds_clk_en/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.448    14.820    pp_leds/leds_clk_en/clk
    SLICE_X36Y45         FDRE                                         r  pp_leds/leds_clk_en/counter_reg[7]/C
                         clock pessimism              0.274    15.094    
                         clock uncertainty           -0.035    15.058    
    SLICE_X36Y45         FDRE (Setup_fdre_C_R)       -0.429    14.629    pp_leds/leds_clk_en/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.629    
                         arrival time                          -9.371    
  -------------------------------------------------------------------
                         slack                                  5.258    

Slack (MET) :             5.381ns  (required time - arrival time)
  Source:                 pp_leds/leds_clk_en/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pp_leds/leds_clk_en/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.019ns  (logic 0.828ns (20.601%)  route 3.191ns (79.398%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 14.804 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.568     5.120    pp_leds/leds_clk_en/clk
    SLICE_X36Y47         FDRE                                         r  pp_leds/leds_clk_en/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.576 r  pp_leds/leds_clk_en/counter_reg[14]/Q
                         net (fo=3, routed)           1.271     6.847    pp_leds/leds_clk_en/counter_reg[14]
    SLICE_X37Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.971 r  pp_leds/leds_clk_en/counter[0]_i_6/O
                         net (fo=1, routed)           0.633     7.604    pp_leds/leds_clk_en/counter[0]_i_6_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.728 r  pp_leds/leds_clk_en/counter[0]_i_3/O
                         net (fo=1, routed)           0.544     8.272    pp_leds/leds_clk_en/counter[0]_i_3_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I3_O)        0.124     8.396 r  pp_leds/leds_clk_en/counter[0]_i_1/O
                         net (fo=27, routed)          0.743     9.139    pp_leds/leds_clk_en/counter[0]_i_1_n_0
    SLICE_X36Y50         FDRE                                         r  pp_leds/leds_clk_en/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.433    14.804    pp_leds/leds_clk_en/clk
    SLICE_X36Y50         FDRE                                         r  pp_leds/leds_clk_en/counter_reg[24]/C
                         clock pessimism              0.180    14.984    
                         clock uncertainty           -0.035    14.949    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.429    14.520    pp_leds/leds_clk_en/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.520    
                         arrival time                          -9.139    
  -------------------------------------------------------------------
                         slack                                  5.381    

Slack (MET) :             5.381ns  (required time - arrival time)
  Source:                 pp_leds/leds_clk_en/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pp_leds/leds_clk_en/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.019ns  (logic 0.828ns (20.601%)  route 3.191ns (79.398%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 14.804 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.568     5.120    pp_leds/leds_clk_en/clk
    SLICE_X36Y47         FDRE                                         r  pp_leds/leds_clk_en/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.576 r  pp_leds/leds_clk_en/counter_reg[14]/Q
                         net (fo=3, routed)           1.271     6.847    pp_leds/leds_clk_en/counter_reg[14]
    SLICE_X37Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.971 r  pp_leds/leds_clk_en/counter[0]_i_6/O
                         net (fo=1, routed)           0.633     7.604    pp_leds/leds_clk_en/counter[0]_i_6_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.728 r  pp_leds/leds_clk_en/counter[0]_i_3/O
                         net (fo=1, routed)           0.544     8.272    pp_leds/leds_clk_en/counter[0]_i_3_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I3_O)        0.124     8.396 r  pp_leds/leds_clk_en/counter[0]_i_1/O
                         net (fo=27, routed)          0.743     9.139    pp_leds/leds_clk_en/counter[0]_i_1_n_0
    SLICE_X36Y50         FDRE                                         r  pp_leds/leds_clk_en/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.433    14.804    pp_leds/leds_clk_en/clk
    SLICE_X36Y50         FDRE                                         r  pp_leds/leds_clk_en/counter_reg[25]/C
                         clock pessimism              0.180    14.984    
                         clock uncertainty           -0.035    14.949    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.429    14.520    pp_leds/leds_clk_en/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.520    
                         arrival time                          -9.139    
  -------------------------------------------------------------------
                         slack                                  5.381    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 pp_leds/leds_clk_en/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pp_leds/leds_clk_en/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.355ns (58.361%)  route 0.253ns (41.639%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.566     1.479    pp_leds/leds_clk_en/clk
    SLICE_X36Y49         FDRE                                         r  pp_leds/leds_clk_en/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  pp_leds/leds_clk_en/counter_reg[23]/Q
                         net (fo=3, routed)           0.253     1.873    pp_leds/leds_clk_en/counter_reg[23]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.033 r  pp_leds/leds_clk_en/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.034    pp_leds/leds_clk_en/counter_reg[20]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.088 r  pp_leds/leds_clk_en/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.088    pp_leds/leds_clk_en/counter_reg[24]_i_1_n_7
    SLICE_X36Y50         FDRE                                         r  pp_leds/leds_clk_en/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.828     1.987    pp_leds/leds_clk_en/clk
    SLICE_X36Y50         FDRE                                         r  pp_leds/leds_clk_en/counter_reg[24]/C
                         clock pessimism             -0.245     1.742    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.847    pp_leds/leds_clk_en/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 pp_leds/leds_clk_en/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pp_leds/leds_clk_en/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.366ns (59.100%)  route 0.253ns (40.900%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.566     1.479    pp_leds/leds_clk_en/clk
    SLICE_X36Y49         FDRE                                         r  pp_leds/leds_clk_en/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  pp_leds/leds_clk_en/counter_reg[23]/Q
                         net (fo=3, routed)           0.253     1.873    pp_leds/leds_clk_en/counter_reg[23]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.033 r  pp_leds/leds_clk_en/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.034    pp_leds/leds_clk_en/counter_reg[20]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.099 r  pp_leds/leds_clk_en/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.099    pp_leds/leds_clk_en/counter_reg[24]_i_1_n_5
    SLICE_X36Y50         FDRE                                         r  pp_leds/leds_clk_en/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.828     1.987    pp_leds/leds_clk_en/clk
    SLICE_X36Y50         FDRE                                         r  pp_leds/leds_clk_en/counter_reg[26]/C
                         clock pessimism             -0.245     1.742    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.847    pp_leds/leds_clk_en/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 pp_leds/leds_clk_en/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pp_leds/leds_clk_en/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.391ns (60.687%)  route 0.253ns (39.313%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.566     1.479    pp_leds/leds_clk_en/clk
    SLICE_X36Y49         FDRE                                         r  pp_leds/leds_clk_en/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  pp_leds/leds_clk_en/counter_reg[23]/Q
                         net (fo=3, routed)           0.253     1.873    pp_leds/leds_clk_en/counter_reg[23]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.033 r  pp_leds/leds_clk_en/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.034    pp_leds/leds_clk_en/counter_reg[20]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.124 r  pp_leds/leds_clk_en/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.124    pp_leds/leds_clk_en/counter_reg[24]_i_1_n_6
    SLICE_X36Y50         FDRE                                         r  pp_leds/leds_clk_en/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.828     1.987    pp_leds/leds_clk_en/clk
    SLICE_X36Y50         FDRE                                         r  pp_leds/leds_clk_en/counter_reg[25]/C
                         clock pessimism             -0.245     1.742    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.847    pp_leds/leds_clk_en/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 pp_leds/leds_clk_en/counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pp_leds/leds_clk_en/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.186ns (32.823%)  route 0.381ns (67.177%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.560     1.473    pp_leds/leds_clk_en/clk
    SLICE_X36Y50         FDRE                                         r  pp_leds/leds_clk_en/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  pp_leds/leds_clk_en/counter_reg[25]/Q
                         net (fo=3, routed)           0.182     1.797    pp_leds/leds_clk_en/counter_reg[25]
    SLICE_X37Y49         LUT6 (Prop_lut6_I0_O)        0.045     1.842 r  pp_leds/leds_clk_en/counter[0]_i_1/O
                         net (fo=27, routed)          0.198     2.040    pp_leds/leds_clk_en/counter[0]_i_1_n_0
    SLICE_X36Y49         FDRE                                         r  pp_leds/leds_clk_en/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.835     1.993    pp_leds/leds_clk_en/clk
    SLICE_X36Y49         FDRE                                         r  pp_leds/leds_clk_en/counter_reg[20]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X36Y49         FDRE (Hold_fdre_C_R)        -0.018     1.730    pp_leds/leds_clk_en/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 pp_leds/leds_clk_en/counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pp_leds/leds_clk_en/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.186ns (32.823%)  route 0.381ns (67.177%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.560     1.473    pp_leds/leds_clk_en/clk
    SLICE_X36Y50         FDRE                                         r  pp_leds/leds_clk_en/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  pp_leds/leds_clk_en/counter_reg[25]/Q
                         net (fo=3, routed)           0.182     1.797    pp_leds/leds_clk_en/counter_reg[25]
    SLICE_X37Y49         LUT6 (Prop_lut6_I0_O)        0.045     1.842 r  pp_leds/leds_clk_en/counter[0]_i_1/O
                         net (fo=27, routed)          0.198     2.040    pp_leds/leds_clk_en/counter[0]_i_1_n_0
    SLICE_X36Y49         FDRE                                         r  pp_leds/leds_clk_en/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.835     1.993    pp_leds/leds_clk_en/clk
    SLICE_X36Y49         FDRE                                         r  pp_leds/leds_clk_en/counter_reg[21]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X36Y49         FDRE (Hold_fdre_C_R)        -0.018     1.730    pp_leds/leds_clk_en/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 pp_leds/leds_clk_en/counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pp_leds/leds_clk_en/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.186ns (32.823%)  route 0.381ns (67.177%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.560     1.473    pp_leds/leds_clk_en/clk
    SLICE_X36Y50         FDRE                                         r  pp_leds/leds_clk_en/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  pp_leds/leds_clk_en/counter_reg[25]/Q
                         net (fo=3, routed)           0.182     1.797    pp_leds/leds_clk_en/counter_reg[25]
    SLICE_X37Y49         LUT6 (Prop_lut6_I0_O)        0.045     1.842 r  pp_leds/leds_clk_en/counter[0]_i_1/O
                         net (fo=27, routed)          0.198     2.040    pp_leds/leds_clk_en/counter[0]_i_1_n_0
    SLICE_X36Y49         FDRE                                         r  pp_leds/leds_clk_en/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.835     1.993    pp_leds/leds_clk_en/clk
    SLICE_X36Y49         FDRE                                         r  pp_leds/leds_clk_en/counter_reg[22]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X36Y49         FDRE (Hold_fdre_C_R)        -0.018     1.730    pp_leds/leds_clk_en/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 pp_leds/leds_clk_en/counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pp_leds/leds_clk_en/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.186ns (32.823%)  route 0.381ns (67.177%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.560     1.473    pp_leds/leds_clk_en/clk
    SLICE_X36Y50         FDRE                                         r  pp_leds/leds_clk_en/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  pp_leds/leds_clk_en/counter_reg[25]/Q
                         net (fo=3, routed)           0.182     1.797    pp_leds/leds_clk_en/counter_reg[25]
    SLICE_X37Y49         LUT6 (Prop_lut6_I0_O)        0.045     1.842 r  pp_leds/leds_clk_en/counter[0]_i_1/O
                         net (fo=27, routed)          0.198     2.040    pp_leds/leds_clk_en/counter[0]_i_1_n_0
    SLICE_X36Y49         FDRE                                         r  pp_leds/leds_clk_en/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.835     1.993    pp_leds/leds_clk_en/clk
    SLICE_X36Y49         FDRE                                         r  pp_leds/leds_clk_en/counter_reg[23]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X36Y49         FDRE (Hold_fdre_C_R)        -0.018     1.730    pp_leds/leds_clk_en/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 pp_leds/leds_clk_en/counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pp_leds/leds_clk_en/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.186ns (32.400%)  route 0.388ns (67.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.560     1.473    pp_leds/leds_clk_en/clk
    SLICE_X36Y50         FDRE                                         r  pp_leds/leds_clk_en/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  pp_leds/leds_clk_en/counter_reg[25]/Q
                         net (fo=3, routed)           0.182     1.797    pp_leds/leds_clk_en/counter_reg[25]
    SLICE_X37Y49         LUT6 (Prop_lut6_I0_O)        0.045     1.842 r  pp_leds/leds_clk_en/counter[0]_i_1/O
                         net (fo=27, routed)          0.206     2.048    pp_leds/leds_clk_en/counter[0]_i_1_n_0
    SLICE_X36Y48         FDRE                                         r  pp_leds/leds_clk_en/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.835     1.993    pp_leds/leds_clk_en/clk
    SLICE_X36Y48         FDRE                                         r  pp_leds/leds_clk_en/counter_reg[16]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X36Y48         FDRE (Hold_fdre_C_R)        -0.018     1.730    pp_leds/leds_clk_en/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 pp_leds/leds_clk_en/counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pp_leds/leds_clk_en/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.186ns (32.400%)  route 0.388ns (67.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.560     1.473    pp_leds/leds_clk_en/clk
    SLICE_X36Y50         FDRE                                         r  pp_leds/leds_clk_en/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  pp_leds/leds_clk_en/counter_reg[25]/Q
                         net (fo=3, routed)           0.182     1.797    pp_leds/leds_clk_en/counter_reg[25]
    SLICE_X37Y49         LUT6 (Prop_lut6_I0_O)        0.045     1.842 r  pp_leds/leds_clk_en/counter[0]_i_1/O
                         net (fo=27, routed)          0.206     2.048    pp_leds/leds_clk_en/counter[0]_i_1_n_0
    SLICE_X36Y48         FDRE                                         r  pp_leds/leds_clk_en/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.835     1.993    pp_leds/leds_clk_en/clk
    SLICE_X36Y48         FDRE                                         r  pp_leds/leds_clk_en/counter_reg[17]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X36Y48         FDRE (Hold_fdre_C_R)        -0.018     1.730    pp_leds/leds_clk_en/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 pp_leds/leds_clk_en/counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pp_leds/leds_clk_en/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.186ns (32.400%)  route 0.388ns (67.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.560     1.473    pp_leds/leds_clk_en/clk
    SLICE_X36Y50         FDRE                                         r  pp_leds/leds_clk_en/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  pp_leds/leds_clk_en/counter_reg[25]/Q
                         net (fo=3, routed)           0.182     1.797    pp_leds/leds_clk_en/counter_reg[25]
    SLICE_X37Y49         LUT6 (Prop_lut6_I0_O)        0.045     1.842 r  pp_leds/leds_clk_en/counter[0]_i_1/O
                         net (fo=27, routed)          0.206     2.048    pp_leds/leds_clk_en/counter[0]_i_1_n_0
    SLICE_X36Y48         FDRE                                         r  pp_leds/leds_clk_en/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.835     1.993    pp_leds/leds_clk_en/clk
    SLICE_X36Y48         FDRE                                         r  pp_leds/leds_clk_en/counter_reg[18]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X36Y48         FDRE (Hold_fdre_C_R)        -0.018     1.730    pp_leds/leds_clk_en/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.317    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44    pp_leds/leds_clk_en/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46    pp_leds/leds_clk_en/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46    pp_leds/leds_clk_en/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47    pp_leds/leds_clk_en/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47    pp_leds/leds_clk_en/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47    pp_leds/leds_clk_en/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47    pp_leds/leds_clk_en/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y48    pp_leds/leds_clk_en/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y48    pp_leds/leds_clk_en/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44    pp_leds/leds_clk_en/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44    pp_leds/leds_clk_en/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    pp_leds/leds_clk_en/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    pp_leds/leds_clk_en/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    pp_leds/leds_clk_en/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    pp_leds/leds_clk_en/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47    pp_leds/leds_clk_en/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47    pp_leds/leds_clk_en/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47    pp_leds/leds_clk_en/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47    pp_leds/leds_clk_en/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44    pp_leds/leds_clk_en/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44    pp_leds/leds_clk_en/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    pp_leds/leds_clk_en/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    pp_leds/leds_clk_en/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    pp_leds/leds_clk_en/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    pp_leds/leds_clk_en/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47    pp_leds/leds_clk_en/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47    pp_leds/leds_clk_en/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47    pp_leds/leds_clk_en/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47    pp_leds/leds_clk_en/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            49 Endpoints
Min Delay            49 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pp_leds/led_states_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.105ns  (logic 4.002ns (49.377%)  route 4.103ns (50.623%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE                         0.000     0.000 r  pp_leds/led_states_reg[2]/C
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  pp_leds/led_states_reg[2]/Q
                         net (fo=1, routed)           4.103     4.559    led_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.546     8.105 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.105    led[2]
    T9                                                                r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pp_leds/leds_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pp_leds/led_states_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.852ns  (logic 2.701ns (34.399%)  route 5.151ns (65.601%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE                         0.000     0.000 r  pp_leds/leds_cnt_reg[1]/C
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  pp_leds/leds_cnt_reg[1]/Q
                         net (fo=5, routed)           0.980     1.498    pp_leds/leds_cnt_reg_n_0_[1]
    SLICE_X44Y48         LUT2 (Prop_lut2_I0_O)        0.153     1.651 r  pp_leds/leds_cnt1_carry_i_1/O
                         net (fo=1, routed)           0.532     2.183    pp_leds/leds_cnt1_carry_i_1_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.783     2.966 r  pp_leds/leds_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.966    pp_leds/leds_cnt1_carry_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.080 r  pp_leds/leds_cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     3.081    pp_leds/leds_cnt1_carry__0_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.195 r  pp_leds/leds_cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.195    pp_leds/leds_cnt1_carry__1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.423 r  pp_leds/leds_cnt1_carry__2/CO[2]
                         net (fo=62, routed)          1.143     4.566    pp_leds/leds_cnt1_carry__2_n_1
    SLICE_X44Y48         LUT3 (Prop_lut3_I1_O)        0.341     4.907 f  pp_leds/led_states[2]_i_11/O
                         net (fo=1, routed)           0.960     5.868    pp_leds/led_states[2]_i_11_n_0
    SLICE_X45Y50         LUT6 (Prop_lut6_I4_O)        0.326     6.194 f  pp_leds/led_states[2]_i_5/O
                         net (fo=1, routed)           0.864     7.058    pp_leds/led_states[2]_i_5_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I2_O)        0.124     7.182 r  pp_leds/led_states[2]_i_1/O
                         net (fo=1, routed)           0.670     7.852    pp_leds/led_states[2]_i_1_n_0
    SLICE_X41Y48         FDRE                                         r  pp_leds/led_states_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pp_leds/led_states_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.731ns  (logic 3.995ns (51.678%)  route 3.736ns (48.322%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE                         0.000     0.000 r  pp_leds/led_states_reg[3]/C
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  pp_leds/led_states_reg[3]/Q
                         net (fo=1, routed)           3.736     4.192    led_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.539     7.731 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.731    led[3]
    T10                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pp_leds/leds_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pp_leds/led_states_reg[0]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.703ns  (logic 2.471ns (32.080%)  route 5.232ns (67.920%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE                         0.000     0.000 r  pp_leds/leds_cnt_reg[1]/C
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  pp_leds/leds_cnt_reg[1]/Q
                         net (fo=5, routed)           0.980     1.498    pp_leds/leds_cnt_reg_n_0_[1]
    SLICE_X44Y48         LUT2 (Prop_lut2_I0_O)        0.153     1.651 r  pp_leds/leds_cnt1_carry_i_1/O
                         net (fo=1, routed)           0.532     2.183    pp_leds/leds_cnt1_carry_i_1_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.783     2.966 r  pp_leds/leds_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.966    pp_leds/leds_cnt1_carry_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.080 r  pp_leds/leds_cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     3.081    pp_leds/leds_cnt1_carry__0_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.195 r  pp_leds/leds_cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.195    pp_leds/leds_cnt1_carry__1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.423 r  pp_leds/leds_cnt1_carry__2/CO[2]
                         net (fo=62, routed)          1.141     4.564    pp_leds/leds_cnt1_carry__2_n_1
    SLICE_X41Y50         LUT5 (Prop_lut5_I3_O)        0.313     4.877 f  pp_leds/led_states[3]_i_14/O
                         net (fo=1, routed)           0.937     5.814    pp_leds/led_states[3]_i_14_n_0
    SLICE_X44Y50         LUT6 (Prop_lut6_I1_O)        0.124     5.938 r  pp_leds/led_states[3]_i_4/O
                         net (fo=6, routed)           0.980     6.918    pp_leds/led_states[3]_i_4_n_0
    SLICE_X40Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.042 r  pp_leds/led_states[3]_i_1/O
                         net (fo=2, routed)           0.660     7.703    pp_leds/led_states[3]_i_1_n_0
    SLICE_X41Y49         FDSE                                         r  pp_leds/led_states_reg[0]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pp_leds/leds_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pp_leds/led_states_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.407ns  (logic 2.471ns (33.361%)  route 4.936ns (66.639%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE                         0.000     0.000 r  pp_leds/leds_cnt_reg[1]/C
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  pp_leds/leds_cnt_reg[1]/Q
                         net (fo=5, routed)           0.980     1.498    pp_leds/leds_cnt_reg_n_0_[1]
    SLICE_X44Y48         LUT2 (Prop_lut2_I0_O)        0.153     1.651 r  pp_leds/leds_cnt1_carry_i_1/O
                         net (fo=1, routed)           0.532     2.183    pp_leds/leds_cnt1_carry_i_1_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.783     2.966 r  pp_leds/leds_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.966    pp_leds/leds_cnt1_carry_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.080 r  pp_leds/leds_cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     3.081    pp_leds/leds_cnt1_carry__0_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.195 r  pp_leds/leds_cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.195    pp_leds/leds_cnt1_carry__1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.423 r  pp_leds/leds_cnt1_carry__2/CO[2]
                         net (fo=62, routed)          1.141     4.564    pp_leds/leds_cnt1_carry__2_n_1
    SLICE_X41Y50         LUT5 (Prop_lut5_I3_O)        0.313     4.877 f  pp_leds/led_states[3]_i_14/O
                         net (fo=1, routed)           0.937     5.814    pp_leds/led_states[3]_i_14_n_0
    SLICE_X44Y50         LUT6 (Prop_lut6_I1_O)        0.124     5.938 r  pp_leds/led_states[3]_i_4/O
                         net (fo=6, routed)           0.980     6.918    pp_leds/led_states[3]_i_4_n_0
    SLICE_X40Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.042 r  pp_leds/led_states[3]_i_1/O
                         net (fo=2, routed)           0.365     7.407    pp_leds/led_states[3]_i_1_n_0
    SLICE_X40Y48         FDRE                                         r  pp_leds/led_states_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pp_leds/leds_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pp_leds/led_states_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.237ns  (logic 2.471ns (34.142%)  route 4.766ns (65.858%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE                         0.000     0.000 r  pp_leds/leds_cnt_reg[1]/C
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  pp_leds/leds_cnt_reg[1]/Q
                         net (fo=5, routed)           0.980     1.498    pp_leds/leds_cnt_reg_n_0_[1]
    SLICE_X44Y48         LUT2 (Prop_lut2_I0_O)        0.153     1.651 r  pp_leds/leds_cnt1_carry_i_1/O
                         net (fo=1, routed)           0.532     2.183    pp_leds/leds_cnt1_carry_i_1_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.783     2.966 r  pp_leds/leds_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.966    pp_leds/leds_cnt1_carry_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.080 r  pp_leds/leds_cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     3.081    pp_leds/leds_cnt1_carry__0_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.195 r  pp_leds/leds_cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.195    pp_leds/leds_cnt1_carry__1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.423 r  pp_leds/leds_cnt1_carry__2/CO[2]
                         net (fo=62, routed)          1.141     4.564    pp_leds/leds_cnt1_carry__2_n_1
    SLICE_X41Y50         LUT5 (Prop_lut5_I3_O)        0.313     4.877 f  pp_leds/led_states[3]_i_14/O
                         net (fo=1, routed)           0.937     5.814    pp_leds/led_states[3]_i_14_n_0
    SLICE_X44Y50         LUT6 (Prop_lut6_I1_O)        0.124     5.938 r  pp_leds/led_states[3]_i_4/O
                         net (fo=6, routed)           0.592     6.531    pp_leds/led_states[3]_i_4_n_0
    SLICE_X40Y49         LUT5 (Prop_lut5_I4_O)        0.124     6.655 r  pp_leds/led_states[1]_i_1/O
                         net (fo=1, routed)           0.583     7.237    pp_leds/led_states[1]_i_1_n_0
    SLICE_X40Y49         FDRE                                         r  pp_leds/led_states_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pp_leds/leds_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pp_leds/led_states_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.208ns  (logic 2.471ns (34.279%)  route 4.737ns (65.721%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE                         0.000     0.000 r  pp_leds/leds_cnt_reg[1]/C
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  pp_leds/leds_cnt_reg[1]/Q
                         net (fo=5, routed)           0.980     1.498    pp_leds/leds_cnt_reg_n_0_[1]
    SLICE_X44Y48         LUT2 (Prop_lut2_I0_O)        0.153     1.651 r  pp_leds/leds_cnt1_carry_i_1/O
                         net (fo=1, routed)           0.532     2.183    pp_leds/leds_cnt1_carry_i_1_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.783     2.966 r  pp_leds/leds_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.966    pp_leds/leds_cnt1_carry_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.080 r  pp_leds/leds_cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     3.081    pp_leds/leds_cnt1_carry__0_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.195 r  pp_leds/leds_cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.195    pp_leds/leds_cnt1_carry__1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.423 f  pp_leds/leds_cnt1_carry__2/CO[2]
                         net (fo=62, routed)          1.141     4.564    pp_leds/leds_cnt1_carry__2_n_1
    SLICE_X41Y50         LUT5 (Prop_lut5_I3_O)        0.313     4.877 r  pp_leds/led_states[3]_i_14/O
                         net (fo=1, routed)           0.937     5.814    pp_leds/led_states[3]_i_14_n_0
    SLICE_X44Y50         LUT6 (Prop_lut6_I1_O)        0.124     5.938 f  pp_leds/led_states[3]_i_4/O
                         net (fo=6, routed)           1.146     7.084    pp_leds/led_states[3]_i_4_n_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I2_O)        0.124     7.208 r  pp_leds/led_states[0]_i_1/O
                         net (fo=1, routed)           0.000     7.208    pp_leds/led_states[0]_i_1_n_0
    SLICE_X41Y49         FDSE                                         r  pp_leds/led_states_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pp_leds/leds_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pp_leds/led_states_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.181ns  (logic 2.471ns (34.411%)  route 4.710ns (65.589%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE                         0.000     0.000 r  pp_leds/leds_cnt_reg[1]/C
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  pp_leds/leds_cnt_reg[1]/Q
                         net (fo=5, routed)           0.980     1.498    pp_leds/leds_cnt_reg_n_0_[1]
    SLICE_X44Y48         LUT2 (Prop_lut2_I0_O)        0.153     1.651 r  pp_leds/leds_cnt1_carry_i_1/O
                         net (fo=1, routed)           0.532     2.183    pp_leds/leds_cnt1_carry_i_1_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.783     2.966 r  pp_leds/leds_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.966    pp_leds/leds_cnt1_carry_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.080 r  pp_leds/leds_cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     3.081    pp_leds/leds_cnt1_carry__0_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.195 r  pp_leds/leds_cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.195    pp_leds/leds_cnt1_carry__1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.423 r  pp_leds/leds_cnt1_carry__2/CO[2]
                         net (fo=62, routed)          1.141     4.564    pp_leds/leds_cnt1_carry__2_n_1
    SLICE_X41Y50         LUT5 (Prop_lut5_I3_O)        0.313     4.877 f  pp_leds/led_states[3]_i_14/O
                         net (fo=1, routed)           0.937     5.814    pp_leds/led_states[3]_i_14_n_0
    SLICE_X44Y50         LUT6 (Prop_lut6_I1_O)        0.124     5.938 r  pp_leds/led_states[3]_i_4/O
                         net (fo=6, routed)           1.119     7.057    pp_leds/led_states[3]_i_4_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I0_O)        0.124     7.181 r  pp_leds/led_states[3]_i_3/O
                         net (fo=1, routed)           0.000     7.181    pp_leds/led_states[3]_i_3_n_0
    SLICE_X40Y48         FDRE                                         r  pp_leds/led_states_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pp_leds/leds_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pp_leds/led_states_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.168ns  (logic 2.471ns (34.473%)  route 4.697ns (65.527%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE                         0.000     0.000 r  pp_leds/leds_cnt_reg[1]/C
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  pp_leds/leds_cnt_reg[1]/Q
                         net (fo=5, routed)           0.980     1.498    pp_leds/leds_cnt_reg_n_0_[1]
    SLICE_X44Y48         LUT2 (Prop_lut2_I0_O)        0.153     1.651 r  pp_leds/leds_cnt1_carry_i_1/O
                         net (fo=1, routed)           0.532     2.183    pp_leds/leds_cnt1_carry_i_1_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.783     2.966 r  pp_leds/leds_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.966    pp_leds/leds_cnt1_carry_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.080 r  pp_leds/leds_cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     3.081    pp_leds/leds_cnt1_carry__0_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.195 r  pp_leds/leds_cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.195    pp_leds/leds_cnt1_carry__1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.423 r  pp_leds/leds_cnt1_carry__2/CO[2]
                         net (fo=62, routed)          1.141     4.564    pp_leds/leds_cnt1_carry__2_n_1
    SLICE_X41Y50         LUT5 (Prop_lut5_I3_O)        0.313     4.877 f  pp_leds/led_states[3]_i_14/O
                         net (fo=1, routed)           0.937     5.814    pp_leds/led_states[3]_i_14_n_0
    SLICE_X44Y50         LUT6 (Prop_lut6_I1_O)        0.124     5.938 r  pp_leds/led_states[3]_i_4/O
                         net (fo=6, routed)           1.106     7.044    pp_leds/led_states[3]_i_4_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I2_O)        0.124     7.168 r  pp_leds/led_states[2]_i_2/O
                         net (fo=1, routed)           0.000     7.168    pp_leds/led_states[2]_i_2_n_0
    SLICE_X41Y48         FDRE                                         r  pp_leds/led_states_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pp_leds/leds_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pp_leds/led_states_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.049ns  (logic 2.471ns (35.053%)  route 4.578ns (64.947%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE                         0.000     0.000 r  pp_leds/leds_cnt_reg[1]/C
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  pp_leds/leds_cnt_reg[1]/Q
                         net (fo=5, routed)           0.980     1.498    pp_leds/leds_cnt_reg_n_0_[1]
    SLICE_X44Y48         LUT2 (Prop_lut2_I0_O)        0.153     1.651 r  pp_leds/leds_cnt1_carry_i_1/O
                         net (fo=1, routed)           0.532     2.183    pp_leds/leds_cnt1_carry_i_1_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.783     2.966 r  pp_leds/leds_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.966    pp_leds/leds_cnt1_carry_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.080 r  pp_leds/leds_cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     3.081    pp_leds/leds_cnt1_carry__0_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.195 r  pp_leds/leds_cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.195    pp_leds/leds_cnt1_carry__1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.423 r  pp_leds/leds_cnt1_carry__2/CO[2]
                         net (fo=62, routed)          1.141     4.564    pp_leds/leds_cnt1_carry__2_n_1
    SLICE_X41Y50         LUT5 (Prop_lut5_I3_O)        0.313     4.877 f  pp_leds/led_states[3]_i_14/O
                         net (fo=1, routed)           0.937     5.814    pp_leds/led_states[3]_i_14_n_0
    SLICE_X44Y50         LUT6 (Prop_lut6_I1_O)        0.124     5.938 r  pp_leds/led_states[3]_i_4/O
                         net (fo=6, routed)           0.987     6.925    pp_leds/led_states[3]_i_4_n_0
    SLICE_X40Y49         LUT6 (Prop_lut6_I1_O)        0.124     7.049 r  pp_leds/led_states[1]_i_2/O
                         net (fo=1, routed)           0.000     7.049    pp_leds/led_states[1]_i_2_n_0
    SLICE_X40Y49         FDRE                                         r  pp_leds/led_states_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pp_leds/leds_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pp_leds/leds_cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.183ns (50.649%)  route 0.178ns (49.351%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y48         FDRE                         0.000     0.000 r  pp_leds/leds_cnt_reg[0]/C
    SLICE_X45Y48         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  pp_leds/leds_cnt_reg[0]/Q
                         net (fo=5, routed)           0.178     0.319    pp_leds/leds_cnt_reg_n_0_[0]
    SLICE_X45Y48         LUT2 (Prop_lut2_I1_O)        0.042     0.361 r  pp_leds/leds_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.361    pp_leds/p_0_in[0]
    SLICE_X45Y48         FDRE                                         r  pp_leds/leds_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pp_leds/leds_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pp_leds/leds_cnt_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE                         0.000     0.000 r  pp_leds/leds_cnt_reg[24]/C
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  pp_leds/leds_cnt_reg[24]/Q
                         net (fo=6, routed)           0.149     0.313    pp_leds/leds_cnt_reg_n_0_[24]
    SLICE_X42Y51         LUT2 (Prop_lut2_I0_O)        0.045     0.358 r  pp_leds/leds_cnt0_carry__4_i_1/O
                         net (fo=1, routed)           0.000     0.358    pp_leds/leds_cnt0_carry__4_i_1_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.422 r  pp_leds/leds_cnt0_carry__4/O[3]
                         net (fo=1, routed)           0.000     0.422    pp_leds/p_0_in[24]
    SLICE_X42Y51         FDRE                                         r  pp_leds/leds_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pp_leds/leds_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pp_leds/leds_cnt_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE                         0.000     0.000 r  pp_leds/leds_cnt_reg[8]/C
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  pp_leds/leds_cnt_reg[8]/Q
                         net (fo=7, routed)           0.149     0.313    pp_leds/leds_cnt_reg_n_0_[8]
    SLICE_X42Y47         LUT2 (Prop_lut2_I0_O)        0.045     0.358 r  pp_leds/leds_cnt0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     0.358    pp_leds/leds_cnt[8]
    SLICE_X42Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.422 r  pp_leds/leds_cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.000     0.422    pp_leds/p_0_in[8]
    SLICE_X42Y47         FDRE                                         r  pp_leds/leds_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pp_leds/leds_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pp_leds/leds_cnt_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.433ns  (logic 0.273ns (62.999%)  route 0.160ns (37.001%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE                         0.000     0.000 r  pp_leds/leds_cnt_reg[16]/C
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  pp_leds/leds_cnt_reg[16]/Q
                         net (fo=6, routed)           0.160     0.324    pp_leds/leds_cnt_reg_n_0_[16]
    SLICE_X42Y49         LUT2 (Prop_lut2_I0_O)        0.045     0.369 r  pp_leds/leds_cnt0_carry__2_i_1/O
                         net (fo=1, routed)           0.000     0.369    pp_leds/leds_cnt[16]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.433 r  pp_leds/leds_cnt0_carry__2/O[3]
                         net (fo=1, routed)           0.000     0.433    pp_leds/p_0_in[16]
    SLICE_X42Y49         FDRE                                         r  pp_leds/leds_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pp_leds/leds_cnt_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pp_leds/leds_cnt_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.434ns  (logic 0.273ns (62.840%)  route 0.161ns (37.160%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE                         0.000     0.000 r  pp_leds/leds_cnt_reg[28]/C
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  pp_leds/leds_cnt_reg[28]/Q
                         net (fo=6, routed)           0.161     0.325    pp_leds/leds_cnt_reg_n_0_[28]
    SLICE_X42Y52         LUT2 (Prop_lut2_I0_O)        0.045     0.370 r  pp_leds/leds_cnt0_carry__5_i_1/O
                         net (fo=1, routed)           0.000     0.370    pp_leds/leds_cnt[28]
    SLICE_X42Y52         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.434 r  pp_leds/leds_cnt0_carry__5/O[3]
                         net (fo=1, routed)           0.000     0.434    pp_leds/p_0_in[28]
    SLICE_X42Y52         FDRE                                         r  pp_leds/leds_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pp_leds/leds_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pp_leds/leds_cnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.434ns  (logic 0.273ns (62.840%)  route 0.161ns (37.160%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE                         0.000     0.000 r  pp_leds/leds_cnt_reg[4]/C
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  pp_leds/leds_cnt_reg[4]/Q
                         net (fo=7, routed)           0.161     0.325    pp_leds/leds_cnt_reg_n_0_[4]
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.045     0.370 r  pp_leds/leds_cnt0_carry_i_2/O
                         net (fo=1, routed)           0.000     0.370    pp_leds/leds_cnt[4]
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.434 r  pp_leds/leds_cnt0_carry/O[3]
                         net (fo=1, routed)           0.000     0.434    pp_leds/p_0_in[4]
    SLICE_X42Y46         FDRE                                         r  pp_leds/leds_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pp_leds/leds_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pp_leds/leds_cnt_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.445ns  (logic 0.273ns (61.283%)  route 0.172ns (38.717%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE                         0.000     0.000 r  pp_leds/leds_cnt_reg[20]/C
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  pp_leds/leds_cnt_reg[20]/Q
                         net (fo=7, routed)           0.172     0.336    pp_leds/leds_cnt_reg_n_0_[20]
    SLICE_X42Y50         LUT2 (Prop_lut2_I0_O)        0.045     0.381 r  pp_leds/leds_cnt0_carry__3_i_1/O
                         net (fo=1, routed)           0.000     0.381    pp_leds/leds_cnt[20]
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.445 r  pp_leds/leds_cnt0_carry__3/O[3]
                         net (fo=1, routed)           0.000     0.445    pp_leds/p_0_in[20]
    SLICE_X42Y50         FDRE                                         r  pp_leds/leds_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pp_leds/leds_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pp_leds/leds_cnt_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.447ns  (logic 0.273ns (61.141%)  route 0.174ns (38.859%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE                         0.000     0.000 r  pp_leds/leds_cnt_reg[12]/C
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  pp_leds/leds_cnt_reg[12]/Q
                         net (fo=6, routed)           0.174     0.338    pp_leds/leds_cnt_reg_n_0_[12]
    SLICE_X42Y48         LUT2 (Prop_lut2_I0_O)        0.045     0.383 r  pp_leds/leds_cnt0_carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.383    pp_leds/leds_cnt[12]
    SLICE_X42Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.447 r  pp_leds/leds_cnt0_carry__1/O[3]
                         net (fo=1, routed)           0.000     0.447    pp_leds/p_0_in[12]
    SLICE_X42Y48         FDRE                                         r  pp_leds/leds_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pp_leds/leds_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pp_leds/leds_cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.454ns  (logic 0.279ns (61.421%)  route 0.175ns (38.579%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE                         0.000     0.000 r  pp_leds/leds_cnt_reg[1]/C
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  pp_leds/leds_cnt_reg[1]/Q
                         net (fo=5, routed)           0.175     0.339    pp_leds/leds_cnt_reg_n_0_[1]
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.045     0.384 r  pp_leds/leds_cnt0_carry_i_5/O
                         net (fo=1, routed)           0.000     0.384    pp_leds/leds_cnt[1]
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.454 r  pp_leds/leds_cnt0_carry/O[0]
                         net (fo=1, routed)           0.000     0.454    pp_leds/p_0_in[1]
    SLICE_X42Y46         FDRE                                         r  pp_leds/leds_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pp_leds/leds_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pp_leds/leds_cnt_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.454ns  (logic 0.279ns (61.421%)  route 0.175ns (38.579%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE                         0.000     0.000 r  pp_leds/leds_cnt_reg[5]/C
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  pp_leds/leds_cnt_reg[5]/Q
                         net (fo=6, routed)           0.175     0.339    pp_leds/leds_cnt_reg_n_0_[5]
    SLICE_X42Y47         LUT2 (Prop_lut2_I0_O)        0.045     0.384 r  pp_leds/leds_cnt0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.384    pp_leds/leds_cnt[5]
    SLICE_X42Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.454 r  pp_leds/leds_cnt0_carry__0/O[0]
                         net (fo=1, routed)           0.000     0.454    pp_leds/p_0_in[5]
    SLICE_X42Y47         FDRE                                         r  pp_leds/leds_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------





