;redcode
;assert 1
	SPL 0, <-12
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB <374, 201
	SUB #0, -0
	SPL 0, 100
	CMP @0, @2
	DJN -1, @-20
	CMP 6, @-70
	SUB 50, 0
	CMP @127, 106
	SUB @127, 106
	SUB @121, 106
	MOV -7, <-20
	SUB @-127, 100
	SPL 0, #-104
	SUB -0, 1
	SUB @-127, 100
	SUB @-127, 100
	SUB -5, <0
	SUB 500, 10
	SPL 0, #-104
	SPL 0, #-104
	SUB #-106, 90
	MOV -7, <-20
	SUB @-127, 100
	ADD #270, <1
	DJN -1, @-20
	SUB -207, <-120
	SLT 0, <0
	SLT -20, @-12
	ADD #270, <1
	SUB <374, 201
	MOV <746, 10
	SUB <374, 201
	SLT 20, @12
	ADD #270, <1
	SUB #406, -310
	SUB #406, -310
	CMP @47, 705
	CMP #-207, @-120
	SUB #406, -310
	SLT 721, 0
	MOV -107, <-220
	SPL 0, <-12
	CMP -207, <-120
	SPL 0, #-104
	SPL 0, #-104
