0.6
2017.4
Dec 15 2017
21:07:18
P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.sim/sim_1/synth/timing/xsim/cpu_sim_time_synth.v,1685095427,verilog,,P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v,,Ifetc32_Uart;ProgramROM_UART;RAM;RAM__bindec;RAM__blk_mem_gen_generic_cstr;RAM__blk_mem_gen_mux;RAM__blk_mem_gen_prim_width;RAM__blk_mem_gen_prim_width__parameterized0;RAM__blk_mem_gen_prim_width__parameterized1;RAM__blk_mem_gen_prim_width__parameterized10;RAM__blk_mem_gen_prim_width__parameterized11;RAM__blk_mem_gen_prim_width__parameterized12;RAM__blk_mem_gen_prim_width__parameterized13;RAM__blk_mem_gen_prim_width__parameterized2;RAM__blk_mem_gen_prim_width__parameterized3;RAM__blk_mem_gen_prim_width__parameterized4;RAM__blk_mem_gen_prim_width__parameterized5;RAM__blk_mem_gen_prim_width__parameterized6;RAM__blk_mem_gen_prim_width__parameterized7;RAM__blk_mem_gen_prim_width__parameterized8;RAM__blk_mem_gen_prim_width__parameterized9;RAM__blk_mem_gen_prim_wrapper_init;RAM__blk_mem_gen_prim_wrapper_init__parameterized0;RAM__blk_mem_gen_prim_wrapper_init__parameterized1;RAM__blk_mem_gen_prim_wrapper_init__parameterized10;RAM__blk_mem_gen_prim_wrapper_init__parameterized11;RAM__blk_mem_gen_prim_wrapper_init__parameterized12;RAM__blk_mem_gen_prim_wrapper_init__parameterized13;RAM__blk_mem_gen_prim_wrapper_init__parameterized2;RAM__blk_mem_gen_prim_wrapper_init__parameterized3;RAM__blk_mem_gen_prim_wrapper_init__parameterized4;RAM__blk_mem_gen_prim_wrapper_init__parameterized5;RAM__blk_mem_gen_prim_wrapper_init__parameterized6;RAM__blk_mem_gen_prim_wrapper_init__parameterized7;RAM__blk_mem_gen_prim_wrapper_init__parameterized8;RAM__blk_mem_gen_prim_wrapper_init__parameterized9;RAM__blk_mem_gen_top;RAM__blk_mem_gen_v8_4_1;RAM__blk_mem_gen_v8_4_1_synth;clkout_cpu;clkout_upg;cpu;decode32;dmem32_uart;glbl;keyboard;leds;prgrom;prgrom__bindec;prgrom__blk_mem_gen_generic_cstr;prgrom__blk_mem_gen_mux;prgrom__blk_mem_gen_prim_width;prgrom__blk_mem_gen_prim_width__parameterized0;prgrom__blk_mem_gen_prim_width__parameterized1;prgrom__blk_mem_gen_prim_width__parameterized10;prgrom__blk_mem_gen_prim_width__parameterized11;prgrom__blk_mem_gen_prim_width__parameterized12;prgrom__blk_mem_gen_prim_width__parameterized13;prgrom__blk_mem_gen_prim_width__parameterized2;prgrom__blk_mem_gen_prim_width__parameterized3;prgrom__blk_mem_gen_prim_width__parameterized4;prgrom__blk_mem_gen_prim_width__parameterized5;prgrom__blk_mem_gen_prim_width__parameterized6;prgrom__blk_mem_gen_prim_width__parameterized7;prgrom__blk_mem_gen_prim_width__parameterized8;prgrom__blk_mem_gen_prim_width__parameterized9;prgrom__blk_mem_gen_prim_wrapper_init;prgrom__blk_mem_gen_prim_wrapper_init__parameterized0;prgrom__blk_mem_gen_prim_wrapper_init__parameterized1;prgrom__blk_mem_gen_prim_wrapper_init__parameterized10;prgrom__blk_mem_gen_prim_wrapper_init__parameterized11;prgrom__blk_mem_gen_prim_wrapper_init__parameterized12;prgrom__blk_mem_gen_prim_wrapper_init__parameterized13;prgrom__blk_mem_gen_prim_wrapper_init__parameterized2;prgrom__blk_mem_gen_prim_wrapper_init__parameterized3;prgrom__blk_mem_gen_prim_wrapper_init__parameterized4;prgrom__blk_mem_gen_prim_wrapper_init__parameterized5;prgrom__blk_mem_gen_prim_wrapper_init__parameterized6;prgrom__blk_mem_gen_prim_wrapper_init__parameterized7;prgrom__blk_mem_gen_prim_wrapper_init__parameterized8;prgrom__blk_mem_gen_prim_wrapper_init__parameterized9;prgrom__blk_mem_gen_top;prgrom__blk_mem_gen_v8_4_1;prgrom__blk_mem_gen_v8_4_1_synth;show;switchs;uart_bmpg_0;uart_bmpg_0__axi_uart;uart_bmpg_0__axi_uart_address_decoder;uart_bmpg_0__axi_uart_axi_lite_ipif;uart_bmpg_0__axi_uart_axi_uartlite;uart_bmpg_0__axi_uart_baudrate;uart_bmpg_0__axi_uart_cdc_sync;uart_bmpg_0__axi_uart_cntr_incr_decr_addn_f;uart_bmpg_0__axi_uart_cntr_incr_decr_addn_f_2;uart_bmpg_0__axi_uart_dynshreg_f;uart_bmpg_0__axi_uart_dynshreg_f_3;uart_bmpg_0__axi_uart_dynshreg_i_f;uart_bmpg_0__axi_uart_dynshreg_i_f__parameterized0;uart_bmpg_0__axi_uart_pselect_f;uart_bmpg_0__axi_uart_pselect_f__parameterized1;uart_bmpg_0__axi_uart_slave_attachment;uart_bmpg_0__axi_uart_srl_fifo_f;uart_bmpg_0__axi_uart_srl_fifo_f_0;uart_bmpg_0__axi_uart_srl_fifo_rbu_f;uart_bmpg_0__axi_uart_srl_fifo_rbu_f_1;uart_bmpg_0__axi_uart_uartlite_core;uart_bmpg_0__axi_uart_uartlite_rx;uart_bmpg_0__axi_uart_uartlite_tx;uart_bmpg_0__uart_bmpg;uart_bmpg_0__upg,,,../../../../../verilog.srcs/sources_1/ip/clkout_upg,,,,,
P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v,1685095031,verilog,,,,cpu_sim,,,../../../../../verilog.srcs/sources_1/ip/clkout_upg,,,,,
