	component jsv is
		port (
			clk_clk                                     : in    std_logic                     := 'X';             -- clk
			hex_digits_export                           : out   std_logic_vector(15 downto 0);                    -- export
			key_external_connection_export              : in    std_logic_vector(1 downto 0)  := (others => 'X'); -- export
			keycode_export                              : out   std_logic_vector(7 downto 0);                     -- export
			leds_export                                 : out   std_logic_vector(13 downto 0);                    -- export
			reset_reset_n                               : in    std_logic                     := 'X';             -- reset_n
			spi0_MISO                                   : in    std_logic                     := 'X';             -- MISO
			spi0_MOSI                                   : out   std_logic;                                        -- MOSI
			spi0_SCLK                                   : out   std_logic;                                        -- SCLK
			spi0_SS_n                                   : out   std_logic;                                        -- SS_n
			usb_gpx_export                              : in    std_logic                     := 'X';             -- export
			usb_irq_export                              : in    std_logic                     := 'X';             -- export
			usb_rst_export                              : out   std_logic;                                        -- export
			vga_interface_bitmap_input_sdram_draw       : in    std_logic                     := 'X';             -- sdram_draw
			vga_interface_bitmap_input_sdram_x          : in    std_logic                     := 'X';             -- sdram_x
			vga_interface_bitmap_input_sdram_y          : in    std_logic                     := 'X';             -- sdram_y
			vga_interface_bitmap_input_sdram_i          : in    std_logic_vector(7 downto 0)  := (others => 'X'); -- sdram_i
			vga_interface_sdram_export_sdram_clk_clk    : out   std_logic;                                        -- sdram_clk_clk
			vga_interface_sdram_export_sdram_wire_addr  : out   std_logic_vector(11 downto 0);                    -- sdram_wire_addr
			vga_interface_sdram_export_sdram_wire_we_n  : out   std_logic;                                        -- sdram_wire_we_n
			vga_interface_sdram_export_sdram_wire_ras_n : out   std_logic;                                        -- sdram_wire_ras_n
			vga_interface_sdram_export_sdram_wire_dqm   : out   std_logic_vector(1 downto 0);                     -- sdram_wire_dqm
			vga_interface_sdram_export_sdram_wire_dq    : inout std_logic_vector(15 downto 0) := (others => 'X'); -- sdram_wire_dq
			vga_interface_sdram_export_sdram_wire_cs_n  : out   std_logic;                                        -- sdram_wire_cs_n
			vga_interface_sdram_export_sdram_wire_cke   : out   std_logic;                                        -- sdram_wire_cke
			vga_interface_sdram_export_sdram_wire_cas_n : out   std_logic;                                        -- sdram_wire_cas_n
			vga_interface_sdram_export_sdram_wire_ba    : out   std_logic;                                        -- sdram_wire_ba
			vga_interface_vga_export_red                : out   std_logic_vector(3 downto 0);                     -- red
			vga_interface_vga_export_green              : out   std_logic_vector(3 downto 0);                     -- green
			vga_interface_vga_export_blue               : out   std_logic_vector(3 downto 0);                     -- blue
			vga_interface_vga_export_hs                 : out   std_logic;                                        -- hs
			vga_interface_vga_export_vs                 : out   std_logic                                         -- vs
		);
	end component jsv;

