{"vcs1":{"timestamp_begin":1731076065.651038928, "rt":2.95, "ut":1.57, "st":0.31}}
{"vcselab":{"timestamp_begin":1731076068.690020946, "rt":1.21, "ut":0.28, "st":0.16}}
{"link":{"timestamp_begin":1731076069.985843111, "rt":0.39, "ut":0.18, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731076064.874954260}
{"VCS_COMP_START_TIME": 1731076064.874954260}
{"VCS_COMP_END_TIME": 1731076073.856899413}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 335024}}
{"stitch_vcselab": {"peak_mem": 231624}}
