<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="timingcontrola.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="timingcontrolb.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="timingcontrolb.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="timingcontrolb.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="timingcontrolb.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="timingcontrolb.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="timingcontrolb.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="timingcontrolb.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="timingcontrolb.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="timingcontrolb.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="timingcontrolb.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="timingcontrolb.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="timingcontrolb.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="timingcontrolb.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="timingcontrolb.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="timingcontrolb.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="timingcontrolb.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="timingcontrolb.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="timingcontrolb.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="timingcontrolb.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="timingcontrolb.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="timingcontrolb.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="timingcontrolb.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="timingcontrolb.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="timingcontrolb_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="timingcontrolb_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="timingcontrolb_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="timingcontrolb_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="timingcontrolb_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="timingcontrolb_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="timingcontrolb_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="timingcontrolb_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="timingcontrolb_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="timingcontrolb_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="timingcontrolb_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="timingcontrolb_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="timingcontrolb_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="timingcontrolb_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="timingcontrolb_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="timingcontrolb_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1549985485" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1549985485">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1549985498" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-5090946248371362269" xil_pn:start_ts="1549985498">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1549985498" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3063867606113083832" xil_pn:start_ts="1549985498">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1549985485" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1549985485">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1549985498" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="6996802378715545339" xil_pn:start_ts="1549985498">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1549985485" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1430049303116325842" xil_pn:start_ts="1549985485">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1549985498" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-6786549055932219374" xil_pn:start_ts="1549985498">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1558270330" xil_pn:in_ck="4245009918096838427" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="7994363552029803023" xil_pn:start_ts="1558270283">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="timingcontrolb.lso"/>
      <outfile xil_pn:name="timingcontrolb.ngc"/>
      <outfile xil_pn:name="timingcontrolb.ngr"/>
      <outfile xil_pn:name="timingcontrolb.prj"/>
      <outfile xil_pn:name="timingcontrolb.stx"/>
      <outfile xil_pn:name="timingcontrolb.syr"/>
      <outfile xil_pn:name="timingcontrolb.xst"/>
      <outfile xil_pn:name="timingcontrolb_vhdl.prj"/>
      <outfile xil_pn:name="timingcontrolb_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1550672127" xil_pn:in_ck="-37532190170008427" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-7294489240770561328" xil_pn:start_ts="1550672127">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1558270359" xil_pn:in_ck="7506551100595495462" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-818688262413701697" xil_pn:start_ts="1558270340">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="timingcontrolb.bld"/>
      <outfile xil_pn:name="timingcontrolb.ngd"/>
      <outfile xil_pn:name="timingcontrolb_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1558270377" xil_pn:in_ck="579602962490076359" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="6301418164239633844" xil_pn:start_ts="1558270359">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="timingcontrolb.pcf"/>
      <outfile xil_pn:name="timingcontrolb_map.map"/>
      <outfile xil_pn:name="timingcontrolb_map.mrp"/>
      <outfile xil_pn:name="timingcontrolb_map.ncd"/>
      <outfile xil_pn:name="timingcontrolb_map.ngm"/>
      <outfile xil_pn:name="timingcontrolb_map.xrpt"/>
      <outfile xil_pn:name="timingcontrolb_summary.xml"/>
      <outfile xil_pn:name="timingcontrolb_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1558270401" xil_pn:in_ck="1253669626043199104" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="4891759239423368658" xil_pn:start_ts="1558270377">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="timingcontrolb.ncd"/>
      <outfile xil_pn:name="timingcontrolb.pad"/>
      <outfile xil_pn:name="timingcontrolb.par"/>
      <outfile xil_pn:name="timingcontrolb.ptwx"/>
      <outfile xil_pn:name="timingcontrolb.unroutes"/>
      <outfile xil_pn:name="timingcontrolb.xpi"/>
      <outfile xil_pn:name="timingcontrolb_pad.csv"/>
      <outfile xil_pn:name="timingcontrolb_pad.txt"/>
      <outfile xil_pn:name="timingcontrolb_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1558270430" xil_pn:in_ck="4245009918096829550" xil_pn:name="TRANEXT_bitFile_spartan3a" xil_pn:prop_ck="8242823369169169445" xil_pn:start_ts="1558270410">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="timingcontrolb.bgn"/>
      <outfile xil_pn:name="timingcontrolb.bit"/>
      <outfile xil_pn:name="timingcontrolb.drc"/>
      <outfile xil_pn:name="timingcontrolb.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1558270401" xil_pn:in_ck="-7400446493072182845" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1558270393">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="timingcontrolb.twr"/>
      <outfile xil_pn:name="timingcontrolb.twx"/>
    </transform>
  </transforms>

</generated_project>
