Analysis & Synthesis report for russian_core
Mon Oct 14 23:10:53 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL|NOISE_TABLE:MOD_NOISE_TABLE|altsyncram:altsyncram_component|altsyncram_cud1:auto_generated
 14. Source assignments for RP2A03:apu|DPCM_CHANNEL:MOD_DPCM_CHANNEL|DPCM_TABLE:MOD_DPCM_TABLE|altsyncram:altsyncram_component|altsyncram_9pd1:auto_generated
 15. Source assignments for RP2A03:apu|LENGTH_TABLE:MOD_LENGTH_TABLE|altsyncram:altsyncram_component|altsyncram_60e1:auto_generated
 16. Source assignments for RP2C02:PPU|OAM:MOD_OAM|OAM_RAM:MOD_OAM_RAM|altsyncram:altsyncram_component|altsyncram_i6h1:auto_generated
 17. Source assignments for RP2C02:PPU|OAM:MOD_OAM|OAM2_RAM:MOD_OAM2_RAM|altsyncram:altsyncram_component|altsyncram_n4h1:auto_generated
 18. Source assignments for RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RAM:MOD_PALETTE_RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated
 19. Source assignments for RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_o2f1:auto_generated
 20. Parameter Settings for User Entity Instance: clkpll_0002:nesclk|altera_pll:altera_pll_i
 21. Parameter Settings for User Entity Instance: clock_divider:clkdivider
 22. Parameter Settings for User Entity Instance: RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL|NOISE_TABLE:MOD_NOISE_TABLE|altsyncram:altsyncram_component
 23. Parameter Settings for User Entity Instance: RP2A03:apu|DPCM_CHANNEL:MOD_DPCM_CHANNEL|DPCM_TABLE:MOD_DPCM_TABLE|altsyncram:altsyncram_component
 24. Parameter Settings for User Entity Instance: RP2A03:apu|LENGTH_TABLE:MOD_LENGTH_TABLE|altsyncram:altsyncram_component
 25. Parameter Settings for User Entity Instance: RP2C02:PPU|OAM:MOD_OAM|OAM_RAM:MOD_OAM_RAM|altsyncram:altsyncram_component
 26. Parameter Settings for User Entity Instance: RP2C02:PPU|OAM:MOD_OAM|OAM2_RAM:MOD_OAM2_RAM|altsyncram:altsyncram_component
 27. Parameter Settings for User Entity Instance: RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RAM:MOD_PALETTE_RAM|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component
 29. Parameter Settings for User Entity Instance: nbitlatch:ppulatch
 30. Parameter Settings for User Entity Instance: singleportram:vram
 31. Parameter Settings for User Entity Instance: singleportram:wram
 32. altsyncram Parameter Settings by Entity Instance
 33. Port Connectivity Checks: "ls139:dmx"
 34. Port Connectivity Checks: "singleportram:wram"
 35. Port Connectivity Checks: "singleportram:vram"
 36. Port Connectivity Checks: "nbitlatch:ppulatch"
 37. Port Connectivity Checks: "RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER"
 38. Port Connectivity Checks: "RP2C02:PPU|REG2000_2001:MOD_REG2000_2001"
 39. Port Connectivity Checks: "RP2C02:PPU"
 40. Port Connectivity Checks: "RP2A03:apu|SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_B"
 41. Port Connectivity Checks: "RP2A03:apu|SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_A"
 42. Port Connectivity Checks: "RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC"
 43. Port Connectivity Checks: "RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD"
 44. Port Connectivity Checks: "RP2A03:apu"
 45. Port Connectivity Checks: "clkpll_0002:nesclk|altera_pll:altera_pll_i"
 46. Port Connectivity Checks: "clkpll_0002:nesclk"
 47. Post-Synthesis Netlist Statistics for Top Partition
 48. Elapsed Time Per Partition
 49. Analysis & Synthesis Messages
 50. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Oct 14 23:10:53 2024       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; russian_core                                ;
; Top-level Entity Name           ; russian_core                                ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 592                                         ;
; Total pins                      ; 27                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 400                                         ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEBA6U23I7       ;                    ;
; Top-level entity name                                                           ; russian_core       ; russian_core       ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                  ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                              ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------+
; apu/Verilog/NOISE_TABLE.v        ; yes             ; User Wizard-Generated File   ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/NOISE_TABLE.v       ;         ;
; apu/Verilog/LENGTH_TABLE.v       ; yes             ; User Wizard-Generated File   ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/LENGTH_TABLE.v      ;         ;
; apu/Verilog/DPCM_TABLE.v         ; yes             ; User Wizard-Generated File   ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/DPCM_TABLE.v        ;         ;
; ppu/Verilog/PALETTE_RGB_TABLE.v  ; yes             ; User Wizard-Generated File   ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/PALETTE_RGB_TABLE.v ;         ;
; ppu/Verilog/PALETTE_RAM.v        ; yes             ; User Wizard-Generated File   ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/PALETTE_RAM.v       ;         ;
; ppu/Verilog/OAM2_RAM.v           ; yes             ; User Wizard-Generated File   ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/OAM2_RAM.v          ;         ;
; ppu/Verilog/OAM_RAM.v            ; yes             ; User Wizard-Generated File   ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/OAM_RAM.v           ;         ;
; cpu/Verilog/MOS6502_WBCD.v       ; yes             ; User Verilog HDL File        ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v      ;         ;
; ppu/Verilog/RP2C02.v             ; yes             ; User Verilog HDL File        ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v            ;         ;
; apu/Verilog/RP2A03.v             ; yes             ; User Verilog HDL File        ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v            ;         ;
; russian_core.v                   ; yes             ; User Verilog HDL File        ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v                  ;         ;
; nbitlatch.v                      ; yes             ; User Verilog HDL File        ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/nbitlatch.v                     ;         ;
; singleportram.v                  ; yes             ; User Verilog HDL File        ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/singleportram.v                 ;         ;
; ls139.v                          ; yes             ; User Verilog HDL File        ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ls139.v                         ;         ;
; clkpll/clkpll_0002.v             ; yes             ; User Verilog HDL File        ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/clkpll/clkpll_0002.v            ; clkpll  ;
; clock_divider.v                  ; yes             ; User Verilog HDL File        ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/clock_divider.v                 ;         ;
; altera_pll.v                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v                                                       ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                     ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                              ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                        ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                     ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                     ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                      ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                         ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                         ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                                       ;         ;
; db/altsyncram_cud1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_cud1.tdf          ;         ;
; db/altsyncram_9pd1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_9pd1.tdf          ;         ;
; db/altsyncram_60e1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_60e1.tdf          ;         ;
; db/altsyncram_i6h1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_i6h1.tdf          ;         ;
; db/altsyncram_n4h1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_n4h1.tdf          ;         ;
; db/altsyncram_0eg1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_0eg1.tdf          ;         ;
; db/altsyncram_o2f1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_o2f1.tdf          ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                ;
+---------------------------------------------+------------------------------+
; Resource                                    ; Usage                        ;
+---------------------------------------------+------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 496                          ;
;                                             ;                              ;
; Combinational ALUT usage for logic          ; 736                          ;
;     -- 7 input functions                    ; 7                            ;
;     -- 6 input functions                    ; 184                          ;
;     -- 5 input functions                    ; 167                          ;
;     -- 4 input functions                    ; 152                          ;
;     -- <=3 input functions                  ; 226                          ;
;                                             ;                              ;
; Dedicated logic registers                   ; 592                          ;
;                                             ;                              ;
; I/O pins                                    ; 27                           ;
; Total MLAB memory bits                      ; 0                            ;
; Total block memory bits                     ; 400                          ;
;                                             ;                              ;
; Total DSP Blocks                            ; 0                            ;
;                                             ;                              ;
; Total PLLs                                  ; 1                            ;
;     -- PLLs                                 ; 1                            ;
;                                             ;                              ;
; Maximum fan-out node                        ; clock_divider:clkdivider|out ;
; Maximum fan-out                             ; 582                          ;
; Total fan-out                               ; 5234                         ;
; Average fan-out                             ; 3.74                         ;
+---------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node                            ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                             ; Entity Name       ; Library Name ;
+-------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; |russian_core                                         ; 736 (0)             ; 592 (0)                   ; 400               ; 0          ; 27   ; 0            ; |russian_core                                                                                                                                   ; russian_core      ; work         ;
;    |RP2A03:apu|                                       ; 659 (10)            ; 547 (0)                   ; 400               ; 0          ; 0    ; 0            ; |russian_core|RP2A03:apu                                                                                                                        ; RP2A03            ; work         ;
;       |CDIV:MOD_CDIV|                                 ; 8 (8)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |russian_core|RP2A03:apu|CDIV:MOD_CDIV                                                                                                          ; CDIV              ; work         ;
;       |DPCM_CHANNEL:MOD_DPCM_CHANNEL|                 ; 80 (80)             ; 113 (113)                 ; 144               ; 0          ; 0    ; 0            ; |russian_core|RP2A03:apu|DPCM_CHANNEL:MOD_DPCM_CHANNEL                                                                                          ; DPCM_CHANNEL      ; work         ;
;          |DPCM_TABLE:MOD_DPCM_TABLE|                  ; 0 (0)               ; 0 (0)                     ; 144               ; 0          ; 0    ; 0            ; |russian_core|RP2A03:apu|DPCM_CHANNEL:MOD_DPCM_CHANNEL|DPCM_TABLE:MOD_DPCM_TABLE                                                                ; DPCM_TABLE        ; work         ;
;             |altsyncram:altsyncram_component|         ; 0 (0)               ; 0 (0)                     ; 144               ; 0          ; 0    ; 0            ; |russian_core|RP2A03:apu|DPCM_CHANNEL:MOD_DPCM_CHANNEL|DPCM_TABLE:MOD_DPCM_TABLE|altsyncram:altsyncram_component                                ; altsyncram        ; work         ;
;                |altsyncram_9pd1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 144               ; 0          ; 0    ; 0            ; |russian_core|RP2A03:apu|DPCM_CHANNEL:MOD_DPCM_CHANNEL|DPCM_TABLE:MOD_DPCM_TABLE|altsyncram:altsyncram_component|altsyncram_9pd1:auto_generated ; altsyncram_9pd1   ; work         ;
;       |LENGTH_COUNTER:LENGTH_COUNTER_RND|             ; 15 (15)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |russian_core|RP2A03:apu|LENGTH_COUNTER:LENGTH_COUNTER_RND                                                                                      ; LENGTH_COUNTER    ; work         ;
;       |LENGTH_COUNTER:LENGTH_COUNTER_SQA|             ; 15 (15)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |russian_core|RP2A03:apu|LENGTH_COUNTER:LENGTH_COUNTER_SQA                                                                                      ; LENGTH_COUNTER    ; work         ;
;       |LENGTH_COUNTER:LENGTH_COUNTER_SQB|             ; 15 (15)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |russian_core|RP2A03:apu|LENGTH_COUNTER:LENGTH_COUNTER_SQB                                                                                      ; LENGTH_COUNTER    ; work         ;
;       |LENGTH_COUNTER:LENGTH_COUNTER_TRI|             ; 15 (15)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |russian_core|RP2A03:apu|LENGTH_COUNTER:LENGTH_COUNTER_TRI                                                                                      ; LENGTH_COUNTER    ; work         ;
;       |LENGTH_TABLE:MOD_LENGTH_TABLE|                 ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |russian_core|RP2A03:apu|LENGTH_TABLE:MOD_LENGTH_TABLE                                                                                          ; LENGTH_TABLE      ; work         ;
;          |altsyncram:altsyncram_component|            ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |russian_core|RP2A03:apu|LENGTH_TABLE:MOD_LENGTH_TABLE|altsyncram:altsyncram_component                                                          ; altsyncram        ; work         ;
;             |altsyncram_60e1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |russian_core|RP2A03:apu|LENGTH_TABLE:MOD_LENGTH_TABLE|altsyncram:altsyncram_component|altsyncram_60e1:auto_generated                           ; altsyncram_60e1   ; work         ;
;       |LFO:MOD_LFO|                                   ; 34 (34)             ; 37 (37)                   ; 0                 ; 0          ; 0    ; 0            ; |russian_core|RP2A03:apu|LFO:MOD_LFO                                                                                                            ; LFO               ; work         ;
;       |MOS6502_WBCD:MOD_MOS6502_WBCD|                 ; 396 (3)             ; 263 (68)                  ; 0                 ; 0          ; 0    ; 0            ; |russian_core|RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD                                                                                          ; MOS6502_WBCD      ; work         ;
;          |ALU:MOD_ALU|                                ; 39 (39)             ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |russian_core|RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|ALU:MOD_ALU                                                                              ; ALU               ; work         ;
;          |BUS_MUX:MOD_BUS_MUX|                        ; 95 (95)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |russian_core|RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|BUS_MUX:MOD_BUS_MUX                                                                      ; BUS_MUX           ; work         ;
;          |DECODER:MOD_DECODER|                        ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |russian_core|RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|DECODER:MOD_DECODER                                                                      ; DECODER           ; work         ;
;          |EXTRA_COUNTER:MOD_EXTRA_COUNTER|            ; 8 (8)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |russian_core|RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|EXTRA_COUNTER:MOD_EXTRA_COUNTER                                                          ; EXTRA_COUNTER     ; work         ;
;          |PC:MOD_PC|                                  ; 36 (36)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |russian_core|RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|PC:MOD_PC                                                                                ; PC                ; work         ;
;          |PREDECODE_IR:MOD_PREDECODE_IR|              ; 11 (11)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |russian_core|RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|PREDECODE_IR:MOD_PREDECODE_IR                                                            ; PREDECODE_IR      ; work         ;
;          |RANDOM_LOGIC:MOD_RANDOM_LOGIC|              ; 177 (0)             ; 113 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |russian_core|RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC                                                            ; RANDOM_LOGIC      ; work         ;
;             |ALU_SETUP:MOD_ALU_SETUP|                 ; 41 (41)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |russian_core|RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|ALU_SETUP:MOD_ALU_SETUP                                    ; ALU_SETUP         ; work         ;
;             |BUS_CONTROL:MOD_BUS_CONTROL|             ; 29 (29)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |russian_core|RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|BUS_CONTROL:MOD_BUS_CONTROL                                ; BUS_CONTROL       ; work         ;
;             |DISPATCH:MOD_DISPATCH|                   ; 42 (42)             ; 29 (29)                   ; 0                 ; 0          ; 0    ; 0            ; |russian_core|RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|DISPATCH:MOD_DISPATCH                                      ; DISPATCH          ; work         ;
;             |FLAGS:MOD_FLAGS|                         ; 21 (21)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |russian_core|RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|FLAGS:MOD_FLAGS                                            ; FLAGS             ; work         ;
;             |INT_RESET_CONTROL:MOD_INT_RESET_CONTROL| ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |russian_core|RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|INT_RESET_CONTROL:MOD_INT_RESET_CONTROL                    ; INT_RESET_CONTROL ; work         ;
;             |PC_SETUP:MOD_PC_SETUP|                   ; 12 (12)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |russian_core|RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|PC_SETUP:MOD_PC_SETUP                                      ; PC_SETUP          ; work         ;
;             |REGS_CONTROL:MOD_REGS_CONTROL|           ; 24 (24)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |russian_core|RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|REGS_CONTROL:MOD_REGS_CONTROL                              ; REGS_CONTROL      ; work         ;
;       |NOISE_CHANNEL:MOD_NOISE_CHANNEL|               ; 1 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |russian_core|RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL                                                                                        ; NOISE_CHANNEL     ; work         ;
;          |ENVELOPE_GEN:MOD_ENVELOPE_GEN|              ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |russian_core|RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL|ENVELOPE_GEN:MOD_ENVELOPE_GEN                                                          ; ENVELOPE_GEN      ; work         ;
;       |REG_SEL:MOD_REG_SEL|                           ; 21 (21)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |russian_core|RP2A03:apu|REG_SEL:MOD_REG_SEL                                                                                                    ; REG_SEL           ; work         ;
;       |SPRITE_DMA:MOD_SPRITE_DMA|                     ; 46 (46)             ; 38 (38)                   ; 0                 ; 0          ; 0    ; 0            ; |russian_core|RP2A03:apu|SPRITE_DMA:MOD_SPRITE_DMA                                                                                              ; SPRITE_DMA        ; work         ;
;       |SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_A|           ; 1 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |russian_core|RP2A03:apu|SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_A                                                                                    ; SQUARE_CHANNEL    ; work         ;
;          |ENVELOPE_GEN:MOD_ENVELOPE_GEN|              ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |russian_core|RP2A03:apu|SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_A|ENVELOPE_GEN:MOD_ENVELOPE_GEN                                                      ; ENVELOPE_GEN      ; work         ;
;       |SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_B|           ; 1 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |russian_core|RP2A03:apu|SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_B                                                                                    ; SQUARE_CHANNEL    ; work         ;
;          |ENVELOPE_GEN:MOD_ENVELOPE_GEN|              ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |russian_core|RP2A03:apu|SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_B|ENVELOPE_GEN:MOD_ENVELOPE_GEN                                                      ; ENVELOPE_GEN      ; work         ;
;       |TRIANGLE_CHANNEL:MOD_TRIANGLE_CHANNEL|         ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |russian_core|RP2A03:apu|TRIANGLE_CHANNEL:MOD_TRIANGLE_CHANNEL                                                                                  ; TRIANGLE_CHANNEL  ; work         ;
;    |RP2C02:PPU|                                       ; 13 (0)              ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |russian_core|RP2C02:PPU                                                                                                                        ; RP2C02            ; work         ;
;       |READBUSMUX:MOD_READBUSMUX|                     ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |russian_core|RP2C02:PPU|READBUSMUX:MOD_READBUSMUX                                                                                              ; READBUSMUX        ; work         ;
;       |REGISTER_SELECT:MOD_REGISTER_SELECT|           ; 5 (5)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |russian_core|RP2C02:PPU|REGISTER_SELECT:MOD_REGISTER_SELECT                                                                                    ; REGISTER_SELECT   ; work         ;
;    |clkpll_0002:nesclk|                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |russian_core|clkpll_0002:nesclk                                                                                                                ; clkpll_0002       ; clkpll       ;
;       |altera_pll:altera_pll_i|                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |russian_core|clkpll_0002:nesclk|altera_pll:altera_pll_i                                                                                        ; altera_pll        ; work         ;
;    |clock_divider:clkdivider|                         ; 35 (35)             ; 29 (29)                   ; 0                 ; 0          ; 0    ; 0            ; |russian_core|clock_divider:clkdivider                                                                                                          ; clock_divider     ; work         ;
;    |ls139:dmx|                                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |russian_core|ls139:dmx                                                                                                                         ; ls139             ; work         ;
;    |singleportram:wram|                               ; 28 (28)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |russian_core|singleportram:wram                                                                                                                ; singleportram     ; work         ;
+-------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+------------------+
; Name                                                                                                                                         ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF              ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+------------------+
; RP2A03:apu|DPCM_CHANNEL:MOD_DPCM_CHANNEL|DPCM_TABLE:MOD_DPCM_TABLE|altsyncram:altsyncram_component|altsyncram_9pd1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 32           ; 9            ; --           ; --           ; 288  ; DPCM_TABLE.mif   ;
; RP2A03:apu|LENGTH_TABLE:MOD_LENGTH_TABLE|altsyncram:altsyncram_component|altsyncram_60e1:auto_generated|ALTSYNCRAM                           ; AUTO ; ROM  ; 32           ; 8            ; --           ; --           ; 256  ; LENGTH_TABLE.mif ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                              ; Reason for Removal                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; RP2C02:PPU|PCLK_P4                                                                                                         ; Stuck at GND due to stuck port clock                                                                                  ;
; RP2C02:PPU|PCLK_P3                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                           ;
; RP2C02:PPU|PCLK_P2                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                           ;
; RP2C02:PPU|PCLK_P1                                                                                                         ; Lost fanout                                                                                                           ;
; RP2C02:PPU|PCLK_N2                                                                                                         ; Stuck at GND due to stuck port clock                                                                                  ;
; RP2C02:PPU|PCLK_N1                                                                                                         ; Lost fanout                                                                                                           ;
; RP2C02:PPU|REG2000_2001:MOD_REG2000_2001|W1R[0]                                                                            ; Lost fanout                                                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|PICT2                                                                         ; Lost fanout                                                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|PICT1                                                                         ; Lost fanout                                                                                                           ;
; RP2C02:PPU|PALETTE:MOD_PALETTE|DB_PARR                                                                                     ; Lost fanout                                                                                                           ;
; RP2C02:PPU|VID_MUX:MOD_VID_MUX|STEP3[2]                                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|VID_MUX:MOD_VID_MUX|STEP2[2]                                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|BGC2[2]                                                                                   ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|BGC1[2]                                                                                   ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SR2[7]                                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|FSR2[7]                                                                                   ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SR2[6]                                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|FSR2[6]                                                                                   ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SR2[5]                                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|FSR2[5]                                                                                   ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SR2[4]                                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|FSR2[4]                                                                                   ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SR2[3]                                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|FSR2[3]                                                                                   ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SR2[2]                                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|FSR2[2]                                                                                   ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SR2[1]                                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|FSR2[1]                                                                                   ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SR2[0]                                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|FSR2[0]                                                                                   ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|ATR0                                                                                      ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|ATR00                                                                                     ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|PDNN[0,2,4,6]                                                                             ; Lost fanout                                                                                                           ;
; RP2C02:PPU|VID_MUX:MOD_VID_MUX|ZCOLN[2]                                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR7[0]                                                                                   ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR_IN7[0]                                                                                ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR6[0]                                                                                   ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR_IN6[0]                                                                                ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR5[0]                                                                                   ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR_IN5[0]                                                                                ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR4[0]                                                                                   ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR_IN4[0]                                                                                ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR3[0]                                                                                   ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR_IN3[0]                                                                                ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR2[0]                                                                                   ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR_IN2[0]                                                                                ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR1[0]                                                                                   ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR_IN1[0]                                                                                ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR0[0]                                                                                   ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR_IN0[0]                                                                                ; Lost fanout                                                                                                           ;
; RP2C02:PPU|VID_MUX:MOD_VID_MUX|THO_LATCH[2]                                                                                ; Lost fanout                                                                                                           ;
; RP2C02:PPU|VID_MUX:MOD_VID_MUX|STEP3[3]                                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|VID_MUX:MOD_VID_MUX|STEP2[3]                                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|BGC2[3]                                                                                   ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|BGC1[3]                                                                                   ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SR3[7]                                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|FSR3[7]                                                                                   ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SR3[6]                                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|FSR3[6]                                                                                   ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SR3[5]                                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|FSR3[5]                                                                                   ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SR3[4]                                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|FSR3[4]                                                                                   ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SR3[3]                                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|FSR3[3]                                                                                   ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SR3[2]                                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|FSR3[2]                                                                                   ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SR3[1]                                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|FSR3[1]                                                                                   ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SR3[0]                                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|FSR3[0]                                                                                   ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|ATR1                                                                                      ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|ATR01                                                                                     ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|PDNN[1,3,5]                                                                               ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|THO1R                                                                                     ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|PDNN[7]                                                                                   ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|F_AT_LATCH                                                                                ; Lost fanout                                                                                                           ;
; RP2C02:PPU|VID_MUX:MOD_VID_MUX|ZCOLN[3]                                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR7[1]                                                                                   ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR_IN7[1]                                                                                ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR6[1]                                                                                   ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR_IN6[1]                                                                                ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR5[1]                                                                                   ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR_IN5[1]                                                                                ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR4[1]                                                                                   ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR_IN4[1]                                                                                ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR3[1]                                                                                   ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR_IN3[1]                                                                                ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR2[1]                                                                                   ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR_IN2[1]                                                                                ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR1[1]                                                                                   ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR_IN1[1]                                                                                ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR0[1]                                                                                   ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR_IN0[1]                                                                                ; Lost fanout                                                                                                           ;
; RP2C02:PPU|VID_MUX:MOD_VID_MUX|THO_LATCH[3]                                                                                ; Lost fanout                                                                                                           ;
; RP2C02:PPU|VID_MUX:MOD_VID_MUX|STEP3[4]                                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|VID_MUX:MOD_VID_MUX|OCOLN                                                                                       ; Lost fanout                                                                                                           ;
; RP2C02:PPU|VID_MUX:MOD_VID_MUX|THO_LATCH[4]                                                                                ; Lost fanout                                                                                                           ;
; RP2C02:PPU|VID_MUX:MOD_VID_MUX|STEP3[1]                                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|VID_MUX:MOD_VID_MUX|STEP2[1]                                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|VID_MUX:MOD_VID_MUX|THO_LATCH[1]                                                                                ; Lost fanout                                                                                                           ;
; RP2C02:PPU|VID_MUX:MOD_VID_MUX|STEP3[0]                                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|VID_MUX:MOD_VID_MUX|STEP2[0]                                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|VID_MUX:MOD_VID_MUX|ZCOLN[4]                                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR7[2]                                                                                   ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR_IN7[2]                                                                                ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR6[2]                                                                                   ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR_IN6[2]                                                                                ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR5[2]                                                                                   ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR_IN5[2]                                                                                ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR4[2]                                                                                   ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR_IN4[2]                                                                                ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR3[2]                                                                                   ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR_IN3[2]                                                                                ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR2[2]                                                                                   ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR_IN2[2]                                                                                ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR1[2]                                                                                   ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR_IN1[2]                                                                                ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR0[2]                                                                                   ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR_IN0[2]                                                                                ; Lost fanout                                                                                                           ;
; RP2C02:PPU|VID_MUX:MOD_VID_MUX|ZCOL_LATCH                                                                                  ; Lost fanout                                                                                                           ;
; RP2C02:PPU|VID_MUX:MOD_VID_MUX|ZCOLN[0,1]                                                                                  ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS[7]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS_IN[7]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS[6]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS_IN[6]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS[5]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS_IN[5]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS[4]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS_IN[4]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS[3]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS_IN[3]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS[2]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS_IN[2]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS[1]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS_IN[1]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS[0]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS_IN[0]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS[7]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS_IN[7]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS[6]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS_IN[6]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS[5]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS_IN[5]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS[4]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS_IN[4]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS[3]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS_IN[3]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS[2]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS_IN[2]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS[1]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS_IN[1]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS[0]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS_IN[0]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT7|EN                                                                  ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6A|QS[7]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6A|QS_IN[7]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6A|QS[6]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6A|QS_IN[6]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6A|QS[5]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6A|QS_IN[5]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6A|QS[4]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6A|QS_IN[4]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6A|QS[3]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6A|QS_IN[3]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6A|QS[2]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6A|QS_IN[2]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6A|QS[1]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6A|QS_IN[1]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6A|QS[0]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6A|QS_IN[0]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS[7]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS_IN[7]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS[6]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS_IN[6]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS[5]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS_IN[5]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS[4]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS_IN[4]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS[3]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS_IN[3]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS[2]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS_IN[2]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS[1]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS_IN[1]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS[0]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS_IN[0]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT6|EN                                                                  ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS[7]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS_IN[7]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS[6]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS_IN[6]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS[5]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS_IN[5]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS[4]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS_IN[4]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS[3]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS_IN[3]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS[2]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS_IN[2]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS[1]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS_IN[1]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS[0]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS_IN[0]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS[7]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS_IN[7]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS[6]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS_IN[6]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS[5]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS_IN[5]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS[4]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS_IN[4]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS[3]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS_IN[3]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS[2]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS_IN[2]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS[1]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS_IN[1]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS[0]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS_IN[0]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT5|EN                                                                  ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS[7]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS_IN[7]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS[6]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS_IN[6]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS[5]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS_IN[5]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS[4]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS_IN[4]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS[3]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS_IN[3]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS[2]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS_IN[2]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS[1]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS_IN[1]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS[0]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS_IN[0]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4B|QS[7]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4B|QS_IN[7]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4B|QS[6]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4B|QS_IN[6]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4B|QS[5]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4B|QS_IN[5]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4B|QS[4]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4B|QS_IN[4]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4B|QS[3]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4B|QS_IN[3]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4B|QS[2]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4B|QS_IN[2]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4B|QS[1]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4B|QS_IN[1]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4B|QS[0]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4B|QS_IN[0]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT4|EN                                                                  ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3A|QS[7]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3A|QS_IN[7]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3A|QS[6]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3A|QS_IN[6]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3A|QS[5]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3A|QS_IN[5]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3A|QS[4]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3A|QS_IN[4]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3A|QS[3]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3A|QS_IN[3]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3A|QS[2]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3A|QS_IN[2]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3A|QS[1]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3A|QS_IN[1]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3A|QS[0]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3A|QS_IN[0]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS[7]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS_IN[7]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS[6]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS_IN[6]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS[5]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS_IN[5]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS[4]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS_IN[4]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS[3]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS_IN[3]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS[2]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS_IN[2]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS[1]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS_IN[1]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS[0]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS_IN[0]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT3|EN                                                                  ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A|QS[7]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A|QS_IN[7]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A|QS[6]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A|QS_IN[6]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A|QS[5]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A|QS_IN[5]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A|QS[4]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A|QS_IN[4]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A|QS[3]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A|QS_IN[3]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A|QS[2]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A|QS_IN[2]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A|QS[1]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A|QS_IN[1]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A|QS[0]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A|QS_IN[0]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS[7]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS_IN[7]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS[6]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS_IN[6]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS[5]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS_IN[5]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS[4]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS_IN[4]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS[3]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS_IN[3]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS[2]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS_IN[2]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS[1]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS_IN[1]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS[0]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS_IN[0]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT2|EN                                                                  ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS[7]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS_IN[7]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS[6]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS_IN[6]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS[5]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS_IN[5]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS[4]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS_IN[4]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS[3]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS_IN[3]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS[2]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS_IN[2]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS[1]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS_IN[1]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS[0]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS_IN[0]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS[7]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS_IN[7]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS[6]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS_IN[6]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS[5]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS_IN[5]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS[4]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS_IN[4]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS[3]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS_IN[3]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS[2]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS_IN[2]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS[1]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS_IN[1]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS[0]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS_IN[0]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT1|EN                                                                  ; Lost fanout                                                                                                           ;
; RP2C02:PPU|VID_MUX:MOD_VID_MUX|BGC_LATCH                                                                                   ; Lost fanout                                                                                                           ;
; RP2C02:PPU|VID_MUX:MOD_VID_MUX|THO_LATCH[0]                                                                                ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SEL_LATCH[1..6]                                                                           ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SH3                                                                                       ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SEL_LATCH[7]                                                                              ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SH5                                                                                       ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SH7                                                                                       ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SEL_LATCH[0]                                                                              ; Lost fanout                                                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|Hnn[3]                                                                        ; Lost fanout                                                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|Hn[3]                                                                         ; Lost fanout                                                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|Hnn[4]                                                                        ; Lost fanout                                                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|Hn[4]                                                                         ; Lost fanout                                                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|Hnn[5]                                                                        ; Lost fanout                                                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|Hn[5]                                                                         ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SH2                                                                                       ; Lost fanout                                                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|Hnn[1,2]                                                                      ; Lost fanout                                                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|Hn[1]                                                                         ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|MIRR_LATCH                                                                                ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[0..7]                                                                            ; Stuck at GND due to stuck port data_in                                                                                ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SPR0HIT_LATCH                                                                             ; Stuck at GND due to stuck port clock_enable                                                                           ;
; RP2C02:PPU|REG2000_2001:MOD_REG2000_2001|CLIPOR                                                                            ; Lost fanout                                                                                                           ;
; RP2C02:PPU|REG2000_2001:MOD_REG2000_2001|OBCLIP                                                                            ; Lost fanout                                                                                                           ;
; RP2C02:PPU|REG2000_2001:MOD_REG2000_2001|W1R[2]                                                                            ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT0|EN                                                                  ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0A|QS[7]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0A|QS_IN[7]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0A|QS[6]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0A|QS_IN[6]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0A|QS[5]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0A|QS_IN[5]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0A|QS[4]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0A|QS_IN[4]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0A|QS[3]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0A|QS_IN[3]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0A|QS[2]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0A|QS_IN[2]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0A|QS[1]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0A|QS_IN[1]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0A|QS[0]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0A|QS_IN[0]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0B|QS[7]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0B|QS_IN[7]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0B|QS[6]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0B|QS_IN[6]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0B|QS[5]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0B|QS_IN[5]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0B|QS[4]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0B|QS_IN[4]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0B|QS[3]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0B|QS_IN[3]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0B|QS[2]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0B|QS_IN[2]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0B|QS[1]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0B|QS_IN[1]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0B|QS[0]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0B|QS_IN[0]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_EVAL:MOD_OBJ_EVAL|PD_FIFO                                                                                   ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_EVAL:MOD_OBJ_EVAL|PD_FIFO1                                                                                  ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_EVAL:MOD_OBJ_EVAL|PD_FIFO2                                                                                  ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ZPOS[1]                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ZPOS[0]                                                                                   ; Lost fanout                                                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|O_HPOS                                                                        ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ZPOS[2]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                ;
; RP2C02:PPU|OAM:MOD_OAM|OMSTEP1                                                                                             ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OAM:MOD_OAM|OMSTEP2                                                                                             ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OAM:MOD_OAM|ORES_LATCH                                                                                          ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OAM:MOD_OAM|OSTEP1                                                                                              ; Lost fanout                                                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|nEVAL                                                                         ; Lost fanout                                                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|EVAL_IN                                                                       ; Lost fanout                                                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|HPOS_IN                                                                       ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OAM:MOD_OAM|OSTEP3                                                                                              ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OAM:MOD_OAM|OSTEP2                                                                                              ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OAM:MOD_OAM|OVF_LATCH                                                                                           ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OAM:MOD_OAM|OMFG_LATCH                                                                                          ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OAM:MOD_OAM|OMV_LATCH                                                                                           ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OAM:MOD_OAM|TMV_LATCH                                                                                           ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OAM:MOD_OAM|OAM2ADR1[0..4]                                                                                      ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OAM:MOD_OAM|W4Q5                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                           ;
; RP2C02:PPU|OAM:MOD_OAM|W4Q3                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                           ;
; RP2C02:PPU|OAM:MOD_OAM|W4Q2                                                                                                ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OAM:MOD_OAM|W4Q1                                                                                                ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OAM:MOD_OAM|OB2[0..7]                                                                                           ; Stuck at GND due to stuck port clock_enable                                                                           ;
; RP2C02:PPU|OBJ_EVAL:MOD_OBJ_EVAL|LATCH6                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                           ;
; RP2C02:PPU|OBJ_EVAL:MOD_OBJ_EVAL|LATCH5                                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_EVAL:MOD_OBJ_EVAL|LATCH4                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                           ;
; RP2C02:PPU|OBJ_EVAL:MOD_OBJ_EVAL|LATCH3                                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_EVAL:MOD_OBJ_EVAL|LATCH2                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                           ;
; RP2C02:PPU|OBJ_EVAL:MOD_OBJ_EVAL|LATCH1                                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[0..7]                                                                             ; Stuck at GND due to stuck port clock_enable                                                                           ;
; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|TAL_LATCH                                                                                   ; Lost fanout                                                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|nF_NT                                                                         ; Lost fanout                                                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|FNT_IN                                                                        ; Lost fanout                                                                                                           ;
; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|PDIN[4..7]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                ;
; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|PAD[8]                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                           ;
; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|TP[7]                                                                                       ; Lost fanout                                                                                                           ;
; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|PDOUT[4]                                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|OBOUT[4]                                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|PAD[9]                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|FAT_IN                                                                        ; Lost fanout                                                                                                           ;
; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|TP[8]                                                                                       ; Lost fanout                                                                                                           ;
; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|PDOUT[5]                                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|OBOUT[5]                                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|PAD[10]                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                           ;
; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|TP[9]                                                                                       ; Lost fanout                                                                                                           ;
; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|PDOUT[6]                                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|OBOUT[6]                                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|PAD[11]                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                           ;
; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|TP[10]                                                                                      ; Lost fanout                                                                                                           ;
; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|PDOUT[7]                                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|OBOUT[7]                                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|PAD[12]                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                           ;
; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|TP[11]                                                                                      ; Lost fanout                                                                                                           ;
; RP2C02:PPU|REG2000_2001:MOD_REG2000_2001|BGSEL                                                                             ; Lost fanout                                                                                                           ;
; RP2C02:PPU|REG2000_2001:MOD_REG2000_2001|W0R[2]                                                                            ; Lost fanout                                                                                                           ;
; RP2C02:PPU|REG2000_2001:MOD_REG2000_2001|OBSEL                                                                             ; Lost fanout                                                                                                           ;
; RP2C02:PPU|REG2000_2001:MOD_REG2000_2001|W0R[1]                                                                            ; Lost fanout                                                                                                           ;
; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|OBOUT[0]                                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|PAD[13]                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|Hn[2]                                                                         ; Lost fanout                                                                                                           ;
; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|FVOIN[0..2]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                           ;
; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|NTVD1                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                           ;
; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|NTHD1                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                           ;
; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|TVOIN[0..4]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                           ;
; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|THOIN[0..4]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                           ;
; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|W62_2                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                           ;
; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|W62_1                                                                                       ; Lost fanout                                                                                                           ;
; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|SCCNTR                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                           ;
; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|EEVR2                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                           ;
; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|EEVR1                                                                                       ; Lost fanout                                                                                                           ;
; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|TVZR                                                                                        ; Stuck at GND due to stuck port clock_enable                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|BGC2[0]                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|BGC1[0]                                                                                   ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SR0[7]                                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|FSR0[7]                                                                                   ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SR0[6]                                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|FSR0[6]                                                                                   ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SR0[5]                                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|FSR0[5]                                                                                   ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SR0[4]                                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|FSR0[4]                                                                                   ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SR0[3]                                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|FSR0[3]                                                                                   ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SR0[2]                                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|FSR0[2]                                                                                   ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SR0[1]                                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|FSR0[1]                                                                                   ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SR0[0]                                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|FSR0[0]                                                                                   ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TA|QS[7]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TA|QS_IN[7]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TA|QS[6]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TA|QS_IN[6]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TA|QS[5]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TA|QS_IN[5]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TA|QS[4]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TA|QS_IN[4]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TA|QS[3]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TA|QS_IN[3]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TA|QS[2]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TA|QS_IN[2]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TA|QS[1]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TA|QS_IN[1]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TA|QS[0]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TA|QS_IN[0]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|BGC2[1]                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|BGC1[1]                                                                                   ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SR1[7]                                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|FSR1[7]                                                                                   ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SR1[6]                                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|FSR1[6]                                                                                   ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SR1[5]                                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|FSR1[5]                                                                                   ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SR1[4]                                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|FSR1[4]                                                                                   ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SR1[3]                                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|FSR1[3]                                                                                   ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SR1[2]                                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|FSR1[2]                                                                                   ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SR1[1]                                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|FSR1[1]                                                                                   ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SR1[0]                                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|FSR1[0]                                                                                   ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS[7]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS_IN[7]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS[6]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS_IN[6]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS[5]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS_IN[5]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS[4]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS_IN[4]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS[3]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS_IN[3]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS[2]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS_IN[2]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS[1]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS_IN[1]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS[0]                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS_IN[0]                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|CLPB_LATCH                                                                                ; Stuck at GND due to stuck port clock_enable                                                                           ;
; RP2C02:PPU|REG2000_2001:MOD_REG2000_2001|nVISR                                                                             ; Lost fanout                                                                                                           ;
; RP2C02:PPU|REG2000_2001:MOD_REG2000_2001|CLIPBR                                                                            ; Lost fanout                                                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|CLIP_OUT                                                                      ; Lost fanout                                                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|CLIP2                                                                         ; Lost fanout                                                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|CLIP1                                                                         ; Lost fanout                                                                                                           ;
; RP2C02:PPU|REG2000_2001:MOD_REG2000_2001|BGCLIP                                                                            ; Lost fanout                                                                                                           ;
; RP2C02:PPU|REG2000_2001:MOD_REG2000_2001|W1R[1]                                                                            ; Lost fanout                                                                                                           ;
; RP2C02:PPU|ADDRESS_BUS_CONTROL:MOD_ADDRESS_BUS_CONTROL|BLNK_LATCH                                                          ; Lost fanout                                                                                                           ;
; RP2C02:PPU|ADDRESS_BUS_CONTROL:MOD_ADDRESS_BUS_CONTROL|R7_Q5                                                               ; Stuck at GND due to stuck port clock_enable                                                                           ;
; RP2C02:PPU|ADDRESS_BUS_CONTROL:MOD_ADDRESS_BUS_CONTROL|W7_Q3                                                               ; Stuck at GND due to stuck port clock_enable                                                                           ;
; RP2C02:PPU|ADDRESS_BUS_CONTROL:MOD_ADDRESS_BUS_CONTROL|R7_Q3                                                               ; Stuck at GND due to stuck port clock_enable                                                                           ;
; RP2C02:PPU|ADDRESS_BUS_CONTROL:MOD_ADDRESS_BUS_CONTROL|R7_Q2                                                               ; Lost fanout                                                                                                           ;
; RP2C02:PPU|ADDRESS_BUS_CONTROL:MOD_ADDRESS_BUS_CONTROL|R7_Q1                                                               ; Lost fanout                                                                                                           ;
; RP2C02:PPU|ADDRESS_BUS_CONTROL:MOD_ADDRESS_BUS_CONTROL|W7_Q1                                                               ; Stuck at GND due to stuck port clock_enable                                                                           ;
; RP2C02:PPU|ADDRESS_BUS_CONTROL:MOD_ADDRESS_BUS_CONTROL|TSTEP_LATCH                                                         ; Stuck at GND due to stuck port clock_enable                                                                           ;
; RP2C02:PPU|ADDRESS_BUS_CONTROL:MOD_ADDRESS_BUS_CONTROL|W7_Q2                                                               ; Lost fanout                                                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|VSET3                                                                         ; Lost fanout                                                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|VSET2                                                                         ; Lost fanout                                                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|VSET1                                                                         ; Lost fanout                                                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|RESCL                                                                         ; Stuck at GND due to stuck port clock_enable                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|RESCL_IN                                                                      ; Lost fanout                                                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|NFO_OUT                                                                       ; Stuck at GND due to stuck port clock_enable                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|NFO2                                                                          ; Lost fanout                                                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|NFO1                                                                          ; Lost fanout                                                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|FTA_OUT                                                                       ; Stuck at GND due to stuck port clock_enable                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|FTA_IN                                                                        ; Lost fanout                                                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|FTB_OUT                                                                       ; Stuck at GND due to stuck port clock_enable                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|FTB_IN                                                                        ; Lost fanout                                                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|nVIS                                                                          ; Stuck at GND due to stuck port clock_enable                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|NVIS_IN                                                                       ; Lost fanout                                                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|PAR_O                                                                         ; Stuck at GND due to stuck port clock_enable                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|PARO_IN                                                                       ; Lost fanout                                                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|I_OAM2                                                                        ; Stuck at GND due to stuck port clock_enable                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|IOAM2_IN                                                                      ; Lost fanout                                                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|E_EV                                                                          ; Stuck at GND due to stuck port clock_enable                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|EEV_IN                                                                        ; Lost fanout                                                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|S_EV                                                                          ; Stuck at GND due to stuck port clock_enable                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|SEV_IN                                                                        ; Lost fanout                                                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|Hnn[0]                                                                        ; Stuck at GND due to stuck port clock_enable                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|Hn[0]                                                                         ; Lost fanout                                                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|V[0]                                                                          ; Stuck at GND due to stuck port clock_enable                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|V_IN[0]                                                                       ; Lost fanout                                                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|V[1]                                                                          ; Stuck at GND due to stuck port clock_enable                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|V_IN[1]                                                                       ; Lost fanout                                                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|V[2]                                                                          ; Stuck at GND due to stuck port clock_enable                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|V_IN[2]                                                                       ; Lost fanout                                                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|V[3]                                                                          ; Stuck at GND due to stuck port clock_enable                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|V_IN[3]                                                                       ; Lost fanout                                                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|V[4]                                                                          ; Stuck at GND due to stuck port clock_enable                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|V_IN[4]                                                                       ; Lost fanout                                                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|V[5]                                                                          ; Stuck at GND due to stuck port clock_enable                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|V_IN[5]                                                                       ; Lost fanout                                                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|V[6]                                                                          ; Stuck at GND due to stuck port clock_enable                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|V_IN[6]                                                                       ; Lost fanout                                                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|V[7]                                                                          ; Stuck at GND due to stuck port clock_enable                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|V_IN[7]                                                                       ; Lost fanout                                                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|V[8]                                                                          ; Stuck at GND due to stuck port clock_enable                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|VC_LATCH                                                                      ; Lost fanout                                                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|V_IN[8]                                                                       ; Lost fanout                                                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|H[0]                                                                          ; Stuck at GND due to stuck port clock_enable                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|H_IN[0]                                                                       ; Lost fanout                                                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|H[1]                                                                          ; Stuck at GND due to stuck port clock_enable                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|H_IN[1]                                                                       ; Lost fanout                                                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|H[2]                                                                          ; Stuck at GND due to stuck port clock_enable                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|H_IN[2]                                                                       ; Lost fanout                                                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|H[3]                                                                          ; Stuck at GND due to stuck port clock_enable                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|H_IN[3]                                                                       ; Lost fanout                                                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|H[4]                                                                          ; Stuck at GND due to stuck port clock_enable                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|H_IN[4]                                                                       ; Lost fanout                                                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|H[5]                                                                          ; Stuck at GND due to stuck port clock_enable                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|H_IN[5]                                                                       ; Lost fanout                                                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|H[6]                                                                          ; Stuck at GND due to stuck port clock_enable                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|H_IN[6]                                                                       ; Lost fanout                                                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|H[7]                                                                          ; Stuck at GND due to stuck port clock_enable                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|H_IN[7]                                                                       ; Lost fanout                                                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|H[8]                                                                          ; Stuck at GND due to stuck port clock_enable                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|HC                                                                            ; Lost fanout                                                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|H_IN[8]                                                                       ; Lost fanout                                                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|V8EDGE                                                                        ; Stuck at GND due to stuck port data_in                                                                                ;
; RP2C02:PPU|READBUSMUX:MOD_READBUSMUX|OB_R[0]                                                                               ; Stuck at GND due to stuck port clock_enable                                                                           ;
; RP2C02:PPU|OAM:MOD_OAM|OB[0]                                                                                               ; Lost fanout                                                                                                           ;
; RP2C02:PPU|READBUSMUX:MOD_READBUSMUX|OB_R[1]                                                                               ; Stuck at GND due to stuck port clock_enable                                                                           ;
; RP2C02:PPU|OAM:MOD_OAM|OB[1]                                                                                               ; Lost fanout                                                                                                           ;
; RP2C02:PPU|READBUSMUX:MOD_READBUSMUX|OB_R[2]                                                                               ; Stuck at GND due to stuck port clock_enable                                                                           ;
; RP2C02:PPU|OAM:MOD_OAM|OB[2]                                                                                               ; Lost fanout                                                                                                           ;
; RP2C02:PPU|READBUSMUX:MOD_READBUSMUX|OB_R[3]                                                                               ; Stuck at GND due to stuck port clock_enable                                                                           ;
; RP2C02:PPU|OAM:MOD_OAM|OB[3]                                                                                               ; Lost fanout                                                                                                           ;
; RP2C02:PPU|READBUSMUX:MOD_READBUSMUX|OB_R[4]                                                                               ; Stuck at GND due to stuck port clock_enable                                                                           ;
; RP2C02:PPU|OAM:MOD_OAM|OB[4]                                                                                               ; Lost fanout                                                                                                           ;
; RP2C02:PPU|READBUSMUX:MOD_READBUSMUX|OB_R[5]                                                                               ; Stuck at GND due to stuck port clock_enable                                                                           ;
; RP2C02:PPU|OAM:MOD_OAM|OB[5]                                                                                               ; Lost fanout                                                                                                           ;
; RP2C02:PPU|READBUSMUX:MOD_READBUSMUX|OB_R[6]                                                                               ; Stuck at GND due to stuck port clock_enable                                                                           ;
; RP2C02:PPU|OAM:MOD_OAM|OB[6]                                                                                               ; Lost fanout                                                                                                           ;
; RP2C02:PPU|READBUSMUX:MOD_READBUSMUX|OB_R[7]                                                                               ; Stuck at GND due to stuck port clock_enable                                                                           ;
; RP2C02:PPU|OAM:MOD_OAM|OB[7]                                                                                               ; Lost fanout                                                                                                           ;
; RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|nIRQPR1                                                                           ; Stuck at GND due to stuck port data_in                                                                                ;
; RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|FLAGS:MOD_FLAGS|SO_LATCH1                           ; Stuck at VCC due to stuck port data_in                                                                                ;
; RP2A03:apu|CDIV:MOD_CDIV|DIV7                                                                                              ; Stuck at GND due to stuck port data_in                                                                                ;
; RP2C02:PPU|OBJ_EVAL:MOD_OBJ_EVAL|SPR0_EV                                                                                   ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_EVAL:MOD_OBJ_EVAL|SPR0_EV1                                                                                  ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OAM:MOD_OAM|W4Q4                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                ;
; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|TH[0..4]                                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|TV[0..4]                                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|NTH                                                                                         ; Lost fanout                                                                                                           ;
; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|NTV                                                                                         ; Lost fanout                                                                                                           ;
; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|FV[0..2]                                                                                    ; Lost fanout                                                                                                           ;
; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|Z_TV2                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                ;
; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|FVO[0..2]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                ;
; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|NTVD0                                                                                       ; Stuck at GND due to stuck port data_in                                                                                ;
; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|NTHD0                                                                                       ; Stuck at GND due to stuck port data_in                                                                                ;
; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|TVO[0..4]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                ;
; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|Z_TV1                                                                                       ; Lost fanout                                                                                                           ;
; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|THO[0..4]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                ;
; RP2C02:PPU|ADDRESS_BUS_CONTROL:MOD_ADDRESS_BUS_CONTROL|W7_Q4                                                               ; Stuck at VCC due to stuck port data_in                                                                                ;
; RP2C02:PPU|ADDRESS_BUS_CONTROL:MOD_ADDRESS_BUS_CONTROL|R7_Q4                                                               ; Stuck at VCC due to stuck port data_in                                                                                ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|VB_FF                                                                         ; Lost fanout                                                                                                           ;
; RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|FLAGS:MOD_FLAGS|SO_LATCH3                           ; Lost fanout                                                                                                           ;
; RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|FLAGS:MOD_FLAGS|SO_LATCH2                           ; Lost fanout                                                                                                           ;
; RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|FLAGS:MOD_FLAGS|VSET                                ; Stuck at GND due to stuck port data_in                                                                                ;
; RP2A03:apu|CDIV:MOD_CDIV|DIV6                                                                                              ; Stuck at GND due to stuck port data_in                                                                                ;
; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|TV_IN                                                                                       ; Lost fanout                                                                                                           ;
; RP2C02:PPU|REG2000_2001:MOD_REG2000_2001|I1_32                                                                             ; Lost fanout                                                                                                           ;
; RP2C02:PPU|REG2000_2001:MOD_REG2000_2001|W0R[0]                                                                            ; Lost fanout                                                                                                           ;
; RP2C02:PPU|PALETTE:MOD_PALETTE|PIX[0..5]                                                                                   ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT7|CNT1[0..7]                                                          ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT7|CNT[0..7]                                                           ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT7|ZH_FF                                                               ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT6|CNT1[0..7]                                                          ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT6|CNT[0..7]                                                           ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT6|ZH_FF                                                               ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT5|CNT1[0..7]                                                          ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT5|CNT[0..7]                                                           ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT5|ZH_FF                                                               ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT4|CNT1[0..7]                                                          ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT4|CNT[0..7]                                                           ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT4|ZH_FF                                                               ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT3|CNT1[0..7]                                                          ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT3|CNT[0..7]                                                           ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT3|ZH_FF                                                               ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT2|CNT1[0..7]                                                          ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT2|CNT[0..7]                                                           ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT2|ZH_FF                                                               ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT1|CNT1[0..7]                                                          ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT1|CNT[0..7]                                                           ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT1|ZH_FF                                                               ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT0|CNT1[0..7]                                                          ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT0|CNT[0..7]                                                           ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT0|ZH_FF                                                               ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OAM:MOD_OAM|OAM2ADR[0..4]                                                                                       ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OAM:MOD_OAM|OAM1ADR1[0..7]                                                                                      ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OAM:MOD_OAM|OAM1ADR[0..7]                                                                                       ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OAM:MOD_OAM|OAMCTR2                                                                                             ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OAM:MOD_OAM|SPR_OV                                                                                              ; Lost fanout                                                                                                           ;
; RP2C02:PPU|OAM:MOD_OAM|W4FF                                                                                                ; Lost fanout                                                                                                           ;
; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|W62_FF                                                                                      ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|FH[0..2]                                                                                  ; Lost fanout                                                                                                           ;
; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|PDN[0..7]                                                                                 ; Lost fanout                                                                                                           ;
; RP2C02:PPU|ADDRESS_BUS_CONTROL:MOD_ADDRESS_BUS_CONTROL|W7_FF                                                               ; Lost fanout                                                                                                           ;
; RP2C02:PPU|ADDRESS_BUS_CONTROL:MOD_ADDRESS_BUS_CONTROL|R7_FF                                                               ; Lost fanout                                                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|BLNK_FF                                                                       ; Lost fanout                                                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|PEN_FF                                                                        ; Lost fanout                                                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|BPORCH_FF                                                                     ; Lost fanout                                                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|N_HB                                                                          ; Lost fanout                                                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|ODDEVEN                                                                       ; Lost fanout                                                                                                           ;
; RP2C02:PPU|REG2000_2001:MOD_REG2000_2001|OBE                                                                               ; Lost fanout                                                                                                           ;
; RP2C02:PPU|REG2000_2001:MOD_REG2000_2001|BGE                                                                               ; Lost fanout                                                                                                           ;
; RP2C02:PPU|REG2000_2001:MOD_REG2000_2001|O8_16                                                                             ; Lost fanout                                                                                                           ;
; RP2C02:PPU|REG2000_2001:MOD_REG2000_2001|W1R[3,4]                                                                          ; Lost fanout                                                                                                           ;
; RP2C02:PPU|REG2000_2001:MOD_REG2000_2001|W0R[3]                                                                            ; Lost fanout                                                                                                           ;
; RP2C02:PPU|REGISTER_SELECT:MOD_REGISTER_SELECT|FlipR                                                                       ; Lost fanout                                                                                                           ;
; RP2C02:PPU|REGISTER_SELECT:MOD_REGISTER_SELECT|Sel                                                                         ; Lost fanout                                                                                                           ;
; RP2C02:PPU|REGISTER_SELECT:MOD_REGISTER_SELECT|W7                                                                          ; Lost fanout                                                                                                           ;
; RP2C02:PPU|REGISTER_SELECT:MOD_REGISTER_SELECT|W6_2                                                                        ; Lost fanout                                                                                                           ;
; RP2C02:PPU|REGISTER_SELECT:MOD_REGISTER_SELECT|W6_1                                                                        ; Lost fanout                                                                                                           ;
; RP2C02:PPU|REGISTER_SELECT:MOD_REGISTER_SELECT|W5_2                                                                        ; Lost fanout                                                                                                           ;
; RP2C02:PPU|REGISTER_SELECT:MOD_REGISTER_SELECT|W5_1                                                                        ; Lost fanout                                                                                                           ;
; RP2C02:PPU|REGISTER_SELECT:MOD_REGISTER_SELECT|W4                                                                          ; Lost fanout                                                                                                           ;
; RP2C02:PPU|REGISTER_SELECT:MOD_REGISTER_SELECT|W3                                                                          ; Lost fanout                                                                                                           ;
; RP2C02:PPU|REGISTER_SELECT:MOD_REGISTER_SELECT|W1                                                                          ; Lost fanout                                                                                                           ;
; RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL|F[0..3]                                                                         ; Lost fanout                                                                                                           ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|INT_FF                                                                        ; Stuck at GND due to stuck port data_in                                                                                ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|RC                                                                            ; Stuck at VCC due to stuck port data_in                                                                                ;
; RP2C02:PPU|READBUSMUX:MOD_READBUSMUX|PD_R[0..7]                                                                            ; Stuck at GND due to stuck port data_in                                                                                ;
; RP2C02:PPU|REG2000_2001:MOD_REG2000_2001|W0R[4]                                                                            ; Stuck at GND due to stuck port data_in                                                                                ;
; RP2C02:PPU|REGISTER_SELECT:MOD_REGISTER_SELECT|W0                                                                          ; Lost fanout                                                                                                           ;
; RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|nIRQP                                                                             ; Stuck at GND due to stuck port data_in                                                                                ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|R2BOUT7                                                                       ; Stuck at GND due to stuck port data_in                                                                                ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|R2FEDGE                                                                       ; Lost fanout                                                                                                           ;
; RP2C02:PPU|READBUSMUX:MOD_READBUSMUX|Do[0..4,7]                                                                            ; Stuck at GND due to stuck port data_in                                                                                ;
; RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|nNMIP                                                                             ; Stuck at GND due to stuck port data_in                                                                                ;
; RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|INT_RESET_CONTROL:MOD_INT_RESET_CONTROL|NMIPLATCH   ; Stuck at GND due to stuck port data_in                                                                                ;
; RP2C02:PPU|OAM:MOD_OAM|R2BOUT5                                                                                             ; Merged with RP2C02:PPU|VID_MUX:MOD_VID_MUX|R2BOUT6                                                                    ;
; RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|INT_RESET_CONTROL:MOD_INT_RESET_CONTROL|RESLATCH1   ; Merged with RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|DISPATCH:MOD_DISPATCH|ENDS2LATCH   ;
; RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|EXTRA_COUNTER:MOD_EXTRA_COUNTER|T1_LATCH                                          ; Merged with RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|DISPATCH:MOD_DISPATCH|FETCHLATCH   ;
; RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|FLAGS:MOD_FLAGS|C_LATCH2                            ; Merged with RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|ALU_SETUP:MOD_ALU_SETUP|COUT_LATCH ;
; RP2A03:apu|DPCM_CHANNEL:MOD_DPCM_CHANNEL|DMC_A[0]                                                                          ; Merged with RP2A03:apu|DPCM_CHANNEL:MOD_DPCM_CHANNEL|DMCSLCNT[0]                                                      ;
; RP2A03:apu|DPCM_CHANNEL:MOD_DPCM_CHANNEL|DMC_A1[0]                                                                         ; Merged with RP2A03:apu|DPCM_CHANNEL:MOD_DPCM_CHANNEL|DMCSLCNT1[0]                                                     ;
; RP2C02:PPU|READBUSMUX:MOD_READBUSMUX|Do[6]                                                                                 ; Merged with RP2C02:PPU|READBUSMUX:MOD_READBUSMUX|Do[5]                                                                ;
; RP2C02:PPU|VID_MUX:MOD_VID_MUX|R2BOUT6                                                                                     ; Stuck at GND due to stuck port data_in                                                                                ;
; RP2C02:PPU|READBUSMUX:MOD_READBUSMUX|Do[5]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                ;
; RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|INT_RESET_CONTROL:MOD_INT_RESET_CONTROL|FF2LATCH    ; Stuck at VCC due to stuck port data_in                                                                                ;
; RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|INT_RESET_CONTROL:MOD_INT_RESET_CONTROL|DELAYLATCH2 ; Lost fanout                                                                                                           ;
; RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|INT_RESET_CONTROL:MOD_INT_RESET_CONTROL|BRK7LATCH   ; Lost fanout                                                                                                           ;
; RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|INT_RESET_CONTROL:MOD_INT_RESET_CONTROL|DONMILATCH  ; Stuck at GND due to stuck port data_in                                                                                ;
; RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|INT_RESET_CONTROL:MOD_INT_RESET_CONTROL|FF1LATCH    ; Stuck at VCC due to stuck port data_in                                                                                ;
; RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|INT_RESET_CONTROL:MOD_INT_RESET_CONTROL|BRK6ELATCH  ; Lost fanout                                                                                                           ;
; RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|INT_RESET_CONTROL:MOD_INT_RESET_CONTROL|Z_ADL2      ; Stuck at GND due to stuck port data_in                                                                                ;
; Total Number of Removed Registers = 989                                                                                    ;                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                            ; Reason for Removal             ; Registers Removed due to This Register                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; RP2C02:PPU|PCLK_P4                                                                                                       ; Stuck at GND                   ; RP2C02:PPU|REG2000_2001:MOD_REG2000_2001|W1R[0],                                                                            ;
;                                                                                                                          ; due to stuck port clock        ; RP2C02:PPU|PALETTE:MOD_PALETTE|DB_PARR,                                                                                     ;
;                                                                                                                          ;                                ; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|F_AT_LATCH,                                                                                ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT7|EN,                                                                  ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT6|EN,                                                                  ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT5|EN,                                                                  ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT4|EN,                                                                  ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT3|EN,                                                                  ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT2|EN,                                                                  ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT1|EN,                                                                  ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[0],                                                                               ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[1],                                                                               ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[2],                                                                               ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[3],                                                                               ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[4],                                                                               ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[5],                                                                               ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[6],                                                                               ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[7],                                                                               ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SPR0HIT_LATCH,                                                                             ;
;                                                                                                                          ;                                ; RP2C02:PPU|REG2000_2001:MOD_REG2000_2001|CLIPOR,                                                                            ;
;                                                                                                                          ;                                ; RP2C02:PPU|REG2000_2001:MOD_REG2000_2001|OBCLIP,                                                                            ;
;                                                                                                                          ;                                ; RP2C02:PPU|REG2000_2001:MOD_REG2000_2001|W1R[2],                                                                            ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT0|EN,                                                                  ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0A|QS[6],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0A|QS_IN[6],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0A|QS[5],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0A|QS_IN[5],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0A|QS[4],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0A|QS_IN[4],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0A|QS[3],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0A|QS_IN[3],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0A|QS[2],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0A|QS_IN[2],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0A|QS[1],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0A|QS_IN[1],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0A|QS[0],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0A|QS_IN[0],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0B|QS[6],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0B|QS_IN[6],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0B|QS[5],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0B|QS_IN[5],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0B|QS[4],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0B|QS_IN[4],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0B|QS[3],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0B|QS_IN[3],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0B|QS[2],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0B|QS_IN[2],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0B|QS[1],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0B|QS_IN[1],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0B|QS[0],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0B|QS_IN[0],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_EVAL:MOD_OBJ_EVAL|PD_FIFO2,                                                                                  ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ZPOS[1], RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ZPOS[0],                                         ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|O_HPOS,                                                                        ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ZPOS[2], RP2C02:PPU|OAM:MOD_OAM|OMSTEP1,                                                   ;
;                                                                                                                          ;                                ; RP2C02:PPU|OAM:MOD_OAM|OMSTEP2, RP2C02:PPU|OAM:MOD_OAM|ORES_LATCH,                                                          ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|nEVAL,                                                                         ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|EVAL_IN,                                                                       ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|HPOS_IN,                                                                       ;
;                                                                                                                          ;                                ; RP2C02:PPU|OAM:MOD_OAM|OVF_LATCH, RP2C02:PPU|OAM:MOD_OAM|OMFG_LATCH,                                                        ;
;                                                                                                                          ;                                ; RP2C02:PPU|OAM:MOD_OAM|OMV_LATCH, RP2C02:PPU|OAM:MOD_OAM|TMV_LATCH,                                                         ;
;                                                                                                                          ;                                ; RP2C02:PPU|OAM:MOD_OAM|OAM2ADR1[4], RP2C02:PPU|OAM:MOD_OAM|OAM2ADR1[3],                                                     ;
;                                                                                                                          ;                                ; RP2C02:PPU|OAM:MOD_OAM|OAM2ADR1[2], RP2C02:PPU|OAM:MOD_OAM|OAM2ADR1[1],                                                     ;
;                                                                                                                          ;                                ; RP2C02:PPU|OAM:MOD_OAM|OAM2ADR1[0], RP2C02:PPU|OAM:MOD_OAM|W4Q5,                                                            ;
;                                                                                                                          ;                                ; RP2C02:PPU|OAM:MOD_OAM|W4Q3, RP2C02:PPU|OAM:MOD_OAM|W4Q2,                                                                   ;
;                                                                                                                          ;                                ; RP2C02:PPU|OAM:MOD_OAM|W4Q1, RP2C02:PPU|OAM:MOD_OAM|OB2[0],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OAM:MOD_OAM|OB2[1], RP2C02:PPU|OAM:MOD_OAM|OB2[2],                                                               ;
;                                                                                                                          ;                                ; RP2C02:PPU|OAM:MOD_OAM|OB2[3], RP2C02:PPU|OAM:MOD_OAM|OB2[4],                                                               ;
;                                                                                                                          ;                                ; RP2C02:PPU|OAM:MOD_OAM|OB2[5], RP2C02:PPU|OAM:MOD_OAM|OB2[6],                                                               ;
;                                                                                                                          ;                                ; RP2C02:PPU|OAM:MOD_OAM|OB2[7], RP2C02:PPU|OBJ_EVAL:MOD_OBJ_EVAL|LATCH6,                                                     ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_EVAL:MOD_OBJ_EVAL|LATCH5, RP2C02:PPU|OBJ_EVAL:MOD_OBJ_EVAL|LATCH4,                                           ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_EVAL:MOD_OBJ_EVAL|LATCH3, RP2C02:PPU|OBJ_EVAL:MOD_OBJ_EVAL|LATCH2,                                           ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_EVAL:MOD_OBJ_EVAL|LATCH1,                                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[0],                                                                                ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[1],                                                                                ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[2],                                                                                ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[3],                                                                                ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[4],                                                                                ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[5],                                                                                ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[6],                                                                                ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[7],                                                                                ;
;                                                                                                                          ;                                ; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|TAL_LATCH,                                                                                   ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|nF_NT,                                                                         ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|FNT_IN,                                                                        ;
;                                                                                                                          ;                                ; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|PDIN[4], RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|PDIN[5],                                             ;
;                                                                                                                          ;                                ; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|PDIN[6], RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|PDIN[7],                                             ;
;                                                                                                                          ;                                ; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|PAD[8], RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|TP[7],                                                ;
;                                                                                                                          ;                                ; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|PDOUT[4], RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|OBOUT[4],                                           ;
;                                                                                                                          ;                                ; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|PAD[9],                                                                                      ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|FAT_IN,                                                                        ;
;                                                                                                                          ;                                ; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|TP[8], RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|PDOUT[5],                                              ;
;                                                                                                                          ;                                ; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|OBOUT[5], RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|PAD[10],                                            ;
;                                                                                                                          ;                                ; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|TP[9], RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|PDOUT[6],                                              ;
;                                                                                                                          ;                                ; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|OBOUT[6], RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|PAD[11],                                            ;
;                                                                                                                          ;                                ; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|TP[10], RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|PDOUT[7],                                             ;
;                                                                                                                          ;                                ; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|OBOUT[7], RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|PAD[12],                                            ;
;                                                                                                                          ;                                ; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|TP[11],                                                                                      ;
;                                                                                                                          ;                                ; RP2C02:PPU|REG2000_2001:MOD_REG2000_2001|BGSEL,                                                                             ;
;                                                                                                                          ;                                ; RP2C02:PPU|REG2000_2001:MOD_REG2000_2001|W0R[2],                                                                            ;
;                                                                                                                          ;                                ; RP2C02:PPU|REG2000_2001:MOD_REG2000_2001|OBSEL,                                                                             ;
;                                                                                                                          ;                                ; RP2C02:PPU|REG2000_2001:MOD_REG2000_2001|W0R[1],                                                                            ;
;                                                                                                                          ;                                ; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|OBOUT[0], RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|PAD[13],                                            ;
;                                                                                                                          ;                                ; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|TVZR, RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|BGC2[0],                                              ;
;                                                                                                                          ;                                ; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|BGC1[0], RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SR0[7],                                          ;
;                                                                                                                          ;                                ; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|FSR0[7], RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SR0[6],                                          ;
;                                                                                                                          ;                                ; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|FSR0[6], RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SR0[5],                                          ;
;                                                                                                                          ;                                ; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|FSR0[5], RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SR0[4],                                          ;
;                                                                                                                          ;                                ; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|FSR0[4], RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SR0[3],                                          ;
;                                                                                                                          ;                                ; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|FSR0[3], RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SR0[2],                                          ;
;                                                                                                                          ;                                ; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|FSR0[2], RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SR0[1],                                          ;
;                                                                                                                          ;                                ; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|FSR0[1], RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SR0[0],                                          ;
;                                                                                                                          ;                                ; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|FSR0[0],                                                                                   ;
;                                                                                                                          ;                                ; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TA|QS[7],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TA|QS_IN[7],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TA|QS[6],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TA|QS_IN[6],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TA|QS[5],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TA|QS_IN[5],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TA|QS[4],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TA|QS_IN[4],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TA|QS[3],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TA|QS_IN[3],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TA|QS[2],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TA|QS_IN[2],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TA|QS[1],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TA|QS_IN[1],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TA|QS[0],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TA|QS_IN[0],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|BGC2[1], RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|BGC1[1],                                         ;
;                                                                                                                          ;                                ; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SR1[7], RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|FSR1[7],                                          ;
;                                                                                                                          ;                                ; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SR1[6], RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|FSR1[6],                                          ;
;                                                                                                                          ;                                ; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SR1[5], RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|FSR1[5],                                          ;
;                                                                                                                          ;                                ; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SR1[4], RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|FSR1[4],                                          ;
;                                                                                                                          ;                                ; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SR1[3], RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|FSR1[3],                                          ;
;                                                                                                                          ;                                ; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SR1[2], RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|FSR1[2],                                          ;
;                                                                                                                          ;                                ; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SR1[1], RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|FSR1[1],                                          ;
;                                                                                                                          ;                                ; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SR1[0], RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|FSR1[0],                                          ;
;                                                                                                                          ;                                ; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS[7],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS_IN[7],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS[6],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS_IN[6],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS[5],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS_IN[5],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS[4],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS_IN[4],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS[3],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS_IN[3],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS[2],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS_IN[2],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS[1],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS_IN[1],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS[0],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS_IN[0],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|CLPB_LATCH,                                                                                ;
;                                                                                                                          ;                                ; RP2C02:PPU|REG2000_2001:MOD_REG2000_2001|nVISR,                                                                             ;
;                                                                                                                          ;                                ; RP2C02:PPU|REG2000_2001:MOD_REG2000_2001|CLIPBR,                                                                            ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|CLIP_OUT,                                                                      ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|CLIP2,                                                                         ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|CLIP1,                                                                         ;
;                                                                                                                          ;                                ; RP2C02:PPU|REG2000_2001:MOD_REG2000_2001|BGCLIP,                                                                            ;
;                                                                                                                          ;                                ; RP2C02:PPU|REG2000_2001:MOD_REG2000_2001|W1R[1],                                                                            ;
;                                                                                                                          ;                                ; RP2C02:PPU|ADDRESS_BUS_CONTROL:MOD_ADDRESS_BUS_CONTROL|BLNK_LATCH,                                                          ;
;                                                                                                                          ;                                ; RP2C02:PPU|ADDRESS_BUS_CONTROL:MOD_ADDRESS_BUS_CONTROL|R7_Q5,                                                               ;
;                                                                                                                          ;                                ; RP2C02:PPU|ADDRESS_BUS_CONTROL:MOD_ADDRESS_BUS_CONTROL|W7_Q3,                                                               ;
;                                                                                                                          ;                                ; RP2C02:PPU|ADDRESS_BUS_CONTROL:MOD_ADDRESS_BUS_CONTROL|R7_Q3,                                                               ;
;                                                                                                                          ;                                ; RP2C02:PPU|ADDRESS_BUS_CONTROL:MOD_ADDRESS_BUS_CONTROL|R7_Q2,                                                               ;
;                                                                                                                          ;                                ; RP2C02:PPU|ADDRESS_BUS_CONTROL:MOD_ADDRESS_BUS_CONTROL|R7_Q1,                                                               ;
;                                                                                                                          ;                                ; RP2C02:PPU|ADDRESS_BUS_CONTROL:MOD_ADDRESS_BUS_CONTROL|W7_Q1,                                                               ;
;                                                                                                                          ;                                ; RP2C02:PPU|ADDRESS_BUS_CONTROL:MOD_ADDRESS_BUS_CONTROL|TSTEP_LATCH,                                                         ;
;                                                                                                                          ;                                ; RP2C02:PPU|ADDRESS_BUS_CONTROL:MOD_ADDRESS_BUS_CONTROL|W7_Q2,                                                               ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|VSET3,                                                                         ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|VSET2,                                                                         ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|VSET1,                                                                         ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|NFO_OUT,                                                                       ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|NFO2,                                                                          ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|NFO1,                                                                          ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|FTA_OUT,                                                                       ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|FTA_IN,                                                                        ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|FTB_OUT,                                                                       ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|FTB_IN,                                                                        ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|nVIS,                                                                          ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|NVIS_IN,                                                                       ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|PAR_O,                                                                         ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|PARO_IN,                                                                       ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|I_OAM2,                                                                        ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|IOAM2_IN,                                                                      ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|E_EV,                                                                          ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|EEV_IN,                                                                        ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|S_EV,                                                                          ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|SEV_IN,                                                                        ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|Hnn[0],                                                                        ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|Hn[0],                                                                         ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|V[0],                                                                          ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|V_IN[0],                                                                       ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|V[1],                                                                          ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|V_IN[1],                                                                       ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|V[2],                                                                          ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|V_IN[2],                                                                       ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|V[3],                                                                          ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|V_IN[3],                                                                       ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|V[4],                                                                          ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|V_IN[4],                                                                       ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|V[5],                                                                          ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|V_IN[5],                                                                       ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|V[6],                                                                          ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|V_IN[6],                                                                       ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|V[7],                                                                          ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|V_IN[7],                                                                       ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|V[8],                                                                          ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|VC_LATCH,                                                                      ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|V_IN[8],                                                                       ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|H[0],                                                                          ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|H_IN[0],                                                                       ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|H[1],                                                                          ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|H_IN[1],                                                                       ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|H[2],                                                                          ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|H_IN[2],                                                                       ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|H[3],                                                                          ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|H_IN[3],                                                                       ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|H[4],                                                                          ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|H_IN[4],                                                                       ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|H[5],                                                                          ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|H_IN[5],                                                                       ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|H[6],                                                                          ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|H_IN[6],                                                                       ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|H[7],                                                                          ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|H_IN[7],                                                                       ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|H[8],                                                                          ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|HC,                                                                            ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|H_IN[8],                                                                       ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|V8EDGE,                                                                        ;
;                                                                                                                          ;                                ; RP2C02:PPU|READBUSMUX:MOD_READBUSMUX|OB_R[0],                                                                               ;
;                                                                                                                          ;                                ; RP2C02:PPU|READBUSMUX:MOD_READBUSMUX|OB_R[1],                                                                               ;
;                                                                                                                          ;                                ; RP2C02:PPU|READBUSMUX:MOD_READBUSMUX|OB_R[2], RP2C02:PPU|OAM:MOD_OAM|OB[2],                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|READBUSMUX:MOD_READBUSMUX|OB_R[3], RP2C02:PPU|OAM:MOD_OAM|OB[3],                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|READBUSMUX:MOD_READBUSMUX|OB_R[4], RP2C02:PPU|OAM:MOD_OAM|OB[4],                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|READBUSMUX:MOD_READBUSMUX|OB_R[5],                                                                               ;
;                                                                                                                          ;                                ; RP2C02:PPU|READBUSMUX:MOD_READBUSMUX|OB_R[6],                                                                               ;
;                                                                                                                          ;                                ; RP2C02:PPU|READBUSMUX:MOD_READBUSMUX|OB_R[7], RP2C02:PPU|OAM:MOD_OAM|OB[7],                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_EVAL:MOD_OBJ_EVAL|SPR0_EV,                                                                                   ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_EVAL:MOD_OBJ_EVAL|SPR0_EV1, RP2C02:PPU|OAM:MOD_OAM|W4Q4,                                                     ;
;                                                                                                                          ;                                ; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|TH[4], RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|TH[3],                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|TH[2], RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|TH[1],                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|TH[0], RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|TV[4],                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|TV[3], RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|TV[2],                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|TV[1], RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|TV[0],                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|NTH, RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|NTV,                                                     ;
;                                                                                                                          ;                                ; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|FV[2], RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|FV[1],                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|FV[0], RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|Z_TV2,                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|FVO[0], RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|FVO[1],                                               ;
;                                                                                                                          ;                                ; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|FVO[2], RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|NTVD0,                                                ;
;                                                                                                                          ;                                ; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|NTHD0, RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|TVO[0],                                                ;
;                                                                                                                          ;                                ; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|TVO[1], RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|TVO[2],                                               ;
;                                                                                                                          ;                                ; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|TVO[3], RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|TVO[4],                                               ;
;                                                                                                                          ;                                ; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|THO[0], RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|THO[1],                                               ;
;                                                                                                                          ;                                ; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|THO[2], RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|THO[3],                                               ;
;                                                                                                                          ;                                ; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|THO[4],                                                                                      ;
;                                                                                                                          ;                                ; RP2C02:PPU|ADDRESS_BUS_CONTROL:MOD_ADDRESS_BUS_CONTROL|W7_Q4,                                                               ;
;                                                                                                                          ;                                ; RP2C02:PPU|ADDRESS_BUS_CONTROL:MOD_ADDRESS_BUS_CONTROL|R7_Q4,                                                               ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|VB_FF,                                                                         ;
;                                                                                                                          ;                                ; RP2C02:PPU|PALETTE:MOD_PALETTE|PIX[0], RP2C02:PPU|PALETTE:MOD_PALETTE|PIX[1],                                               ;
;                                                                                                                          ;                                ; RP2C02:PPU|PALETTE:MOD_PALETTE|PIX[2], RP2C02:PPU|PALETTE:MOD_PALETTE|PIX[3],                                               ;
;                                                                                                                          ;                                ; RP2C02:PPU|PALETTE:MOD_PALETTE|PIX[4], RP2C02:PPU|PALETTE:MOD_PALETTE|PIX[5],                                               ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT7|CNT1[0],                                                             ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT7|CNT1[1],                                                             ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT7|CNT1[2],                                                             ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT7|CNT1[3],                                                             ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT7|CNT1[4],                                                             ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT7|CNT1[5],                                                             ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT7|CNT1[6],                                                             ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT7|CNT1[7],                                                             ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT7|CNT[0],                                                              ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT7|CNT[1],                                                              ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT7|ZH_FF,                                                               ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT6|CNT1[0],                                                             ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT6|CNT1[1],                                                             ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT6|CNT1[2],                                                             ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT6|CNT1[3],                                                             ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT6|CNT1[4],                                                             ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT6|CNT1[5],                                                             ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT6|CNT1[6],                                                             ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT6|CNT1[7],                                                             ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT6|CNT[0],                                                              ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT6|CNT[1],                                                              ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT6|ZH_FF,                                                               ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT5|CNT1[0],                                                             ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT5|CNT1[1],                                                             ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT5|CNT1[2],                                                             ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT5|CNT1[3],                                                             ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT5|CNT1[4],                                                             ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT5|CNT1[5],                                                             ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT5|CNT1[6],                                                             ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT5|CNT1[7],                                                             ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT5|CNT[0],                                                              ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT5|CNT[1],                                                              ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT5|ZH_FF,                                                               ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT4|CNT1[0],                                                             ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT4|CNT1[1],                                                             ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT4|CNT1[2],                                                             ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT4|CNT1[3],                                                             ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT4|CNT1[4],                                                             ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT4|CNT1[5],                                                             ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT4|CNT1[6],                                                             ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT4|CNT1[7],                                                             ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT4|CNT[0],                                                              ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT4|CNT[1],                                                              ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT4|ZH_FF,                                                               ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT3|CNT1[0],                                                             ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT3|CNT1[1],                                                             ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT3|CNT1[2],                                                             ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT3|CNT1[3],                                                             ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT3|CNT1[4],                                                             ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT3|CNT1[5],                                                             ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT3|CNT1[6],                                                             ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT3|CNT1[7],                                                             ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT3|CNT[0],                                                              ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT3|CNT[1],                                                              ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT3|ZH_FF,                                                               ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT2|CNT1[0],                                                             ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT2|CNT1[1],                                                             ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT2|CNT1[2],                                                             ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT2|CNT1[3],                                                             ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT2|CNT1[4],                                                             ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT2|CNT1[5],                                                             ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT2|CNT1[6],                                                             ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT2|CNT1[7],                                                             ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT2|CNT[0],                                                              ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT2|CNT[1],                                                              ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT2|ZH_FF,                                                               ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT1|CNT1[0],                                                             ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT1|CNT1[1],                                                             ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT1|CNT1[2],                                                             ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT1|CNT1[3],                                                             ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT1|CNT1[4],                                                             ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT1|CNT1[5],                                                             ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT1|CNT1[6],                                                             ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT1|CNT1[7],                                                             ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT1|CNT[0],                                                              ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT1|CNT[1],                                                              ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT1|ZH_FF,                                                               ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT0|CNT1[0],                                                             ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT0|CNT1[1],                                                             ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT0|CNT1[2],                                                             ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT0|CNT1[3],                                                             ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT0|CNT1[4],                                                             ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT0|CNT1[5],                                                             ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT0|CNT1[6],                                                             ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT0|CNT1[7],                                                             ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT0|CNT[0],                                                              ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT0|CNT[1],                                                              ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT0|ZH_FF,                                                               ;
;                                                                                                                          ;                                ; RP2C02:PPU|OAM:MOD_OAM|OAM2ADR[0], RP2C02:PPU|OAM:MOD_OAM|OAM2ADR[1],                                                       ;
;                                                                                                                          ;                                ; RP2C02:PPU|OAM:MOD_OAM|OAM2ADR[2], RP2C02:PPU|OAM:MOD_OAM|OAM2ADR[3],                                                       ;
;                                                                                                                          ;                                ; RP2C02:PPU|OAM:MOD_OAM|OAM2ADR[4], RP2C02:PPU|OAM:MOD_OAM|OAM1ADR1[0],                                                      ;
;                                                                                                                          ;                                ; RP2C02:PPU|OAM:MOD_OAM|OAM1ADR1[1], RP2C02:PPU|OAM:MOD_OAM|OAM1ADR1[2],                                                     ;
;                                                                                                                          ;                                ; RP2C02:PPU|OAM:MOD_OAM|OAM1ADR1[3], RP2C02:PPU|OAM:MOD_OAM|OAM1ADR1[4],                                                     ;
;                                                                                                                          ;                                ; RP2C02:PPU|OAM:MOD_OAM|OAM1ADR1[5], RP2C02:PPU|OAM:MOD_OAM|OAM1ADR1[6],                                                     ;
;                                                                                                                          ;                                ; RP2C02:PPU|OAM:MOD_OAM|OAM1ADR1[7], RP2C02:PPU|OAM:MOD_OAM|OAM1ADR[0],                                                      ;
;                                                                                                                          ;                                ; RP2C02:PPU|OAM:MOD_OAM|OAM1ADR[1], RP2C02:PPU|OAM:MOD_OAM|OAM1ADR[2],                                                       ;
;                                                                                                                          ;                                ; RP2C02:PPU|OAM:MOD_OAM|OAM1ADR[3], RP2C02:PPU|OAM:MOD_OAM|OAM1ADR[4],                                                       ;
;                                                                                                                          ;                                ; RP2C02:PPU|OAM:MOD_OAM|OAM1ADR[5], RP2C02:PPU|OAM:MOD_OAM|OAM1ADR[6],                                                       ;
;                                                                                                                          ;                                ; RP2C02:PPU|OAM:MOD_OAM|OAM1ADR[7], RP2C02:PPU|OAM:MOD_OAM|W4FF,                                                             ;
;                                                                                                                          ;                                ; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|PDN[0], RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|PDN[1],                                           ;
;                                                                                                                          ;                                ; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|PDN[2], RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|PDN[3],                                           ;
;                                                                                                                          ;                                ; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|PDN[4], RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|PDN[5],                                           ;
;                                                                                                                          ;                                ; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|PDN[6], RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|PDN[7],                                           ;
;                                                                                                                          ;                                ; RP2C02:PPU|ADDRESS_BUS_CONTROL:MOD_ADDRESS_BUS_CONTROL|W7_FF,                                                               ;
;                                                                                                                          ;                                ; RP2C02:PPU|ADDRESS_BUS_CONTROL:MOD_ADDRESS_BUS_CONTROL|R7_FF,                                                               ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|BLNK_FF,                                                                       ;
;                                                                                                                          ;                                ; RP2C02:PPU|REG2000_2001:MOD_REG2000_2001|OBE,                                                                               ;
;                                                                                                                          ;                                ; RP2C02:PPU|REG2000_2001:MOD_REG2000_2001|BGE,                                                                               ;
;                                                                                                                          ;                                ; RP2C02:PPU|REG2000_2001:MOD_REG2000_2001|O8_16,                                                                             ;
;                                                                                                                          ;                                ; RP2C02:PPU|REG2000_2001:MOD_REG2000_2001|W1R[3],                                                                            ;
;                                                                                                                          ;                                ; RP2C02:PPU|REG2000_2001:MOD_REG2000_2001|W1R[4],                                                                            ;
;                                                                                                                          ;                                ; RP2C02:PPU|REG2000_2001:MOD_REG2000_2001|W0R[3],                                                                            ;
;                                                                                                                          ;                                ; RP2C02:PPU|REGISTER_SELECT:MOD_REGISTER_SELECT|W7,                                                                          ;
;                                                                                                                          ;                                ; RP2C02:PPU|REGISTER_SELECT:MOD_REGISTER_SELECT|W6_2,                                                                        ;
;                                                                                                                          ;                                ; RP2C02:PPU|REGISTER_SELECT:MOD_REGISTER_SELECT|W6_1,                                                                        ;
;                                                                                                                          ;                                ; RP2C02:PPU|REGISTER_SELECT:MOD_REGISTER_SELECT|W5_2,                                                                        ;
;                                                                                                                          ;                                ; RP2C02:PPU|REGISTER_SELECT:MOD_REGISTER_SELECT|W5_1,                                                                        ;
;                                                                                                                          ;                                ; RP2C02:PPU|REGISTER_SELECT:MOD_REGISTER_SELECT|W4,                                                                          ;
;                                                                                                                          ;                                ; RP2C02:PPU|REGISTER_SELECT:MOD_REGISTER_SELECT|W3,                                                                          ;
;                                                                                                                          ;                                ; RP2C02:PPU|REGISTER_SELECT:MOD_REGISTER_SELECT|W1,                                                                          ;
;                                                                                                                          ;                                ; RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL|F[0],                                                                            ;
;                                                                                                                          ;                                ; RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL|F[1],                                                                            ;
;                                                                                                                          ;                                ; RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL|F[2],                                                                            ;
;                                                                                                                          ;                                ; RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL|F[3],                                                                            ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|INT_FF,                                                                        ;
;                                                                                                                          ;                                ; RP2C02:PPU|READBUSMUX:MOD_READBUSMUX|PD_R[0],                                                                               ;
;                                                                                                                          ;                                ; RP2C02:PPU|READBUSMUX:MOD_READBUSMUX|PD_R[1],                                                                               ;
;                                                                                                                          ;                                ; RP2C02:PPU|READBUSMUX:MOD_READBUSMUX|PD_R[2],                                                                               ;
;                                                                                                                          ;                                ; RP2C02:PPU|READBUSMUX:MOD_READBUSMUX|PD_R[3],                                                                               ;
;                                                                                                                          ;                                ; RP2C02:PPU|READBUSMUX:MOD_READBUSMUX|PD_R[4],                                                                               ;
;                                                                                                                          ;                                ; RP2C02:PPU|READBUSMUX:MOD_READBUSMUX|PD_R[5],                                                                               ;
;                                                                                                                          ;                                ; RP2C02:PPU|READBUSMUX:MOD_READBUSMUX|PD_R[6],                                                                               ;
;                                                                                                                          ;                                ; RP2C02:PPU|READBUSMUX:MOD_READBUSMUX|PD_R[7],                                                                               ;
;                                                                                                                          ;                                ; RP2C02:PPU|REGISTER_SELECT:MOD_REGISTER_SELECT|W0,                                                                          ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|R2BOUT7,                                                                       ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|R2FEDGE,                                                                       ;
;                                                                                                                          ;                                ; RP2C02:PPU|READBUSMUX:MOD_READBUSMUX|Do[0],                                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|READBUSMUX:MOD_READBUSMUX|Do[1],                                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|READBUSMUX:MOD_READBUSMUX|Do[2],                                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|READBUSMUX:MOD_READBUSMUX|Do[3],                                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|READBUSMUX:MOD_READBUSMUX|Do[4],                                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|READBUSMUX:MOD_READBUSMUX|Do[7],                                                                                 ;
;                                                                                                                          ;                                ; RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|nNMIP,                                                                             ;
;                                                                                                                          ;                                ; RP2C02:PPU|VID_MUX:MOD_VID_MUX|R2BOUT6, RP2C02:PPU|READBUSMUX:MOD_READBUSMUX|Do[5],                                         ;
;                                                                                                                          ;                                ; RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|INT_RESET_CONTROL:MOD_INT_RESET_CONTROL|DELAYLATCH2, ;
;                                                                                                                          ;                                ; RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|INT_RESET_CONTROL:MOD_INT_RESET_CONTROL|BRK7LATCH,   ;
;                                                                                                                          ;                                ; RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|INT_RESET_CONTROL:MOD_INT_RESET_CONTROL|DONMILATCH,  ;
;                                                                                                                          ;                                ; RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|INT_RESET_CONTROL:MOD_INT_RESET_CONTROL|FF1LATCH,    ;
;                                                                                                                          ;                                ; RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|INT_RESET_CONTROL:MOD_INT_RESET_CONTROL|Z_ADL2       ;
; RP2C02:PPU|VID_MUX:MOD_VID_MUX|STEP3[2]                                                                                  ; Lost Fanouts                   ; RP2C02:PPU|VID_MUX:MOD_VID_MUX|STEP2[2], RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|BGC2[2],                                          ;
;                                                                                                                          ;                                ; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|BGC1[2], RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SR2[7],                                          ;
;                                                                                                                          ;                                ; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|FSR2[7], RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SR2[6],                                          ;
;                                                                                                                          ;                                ; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|FSR2[6], RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SR2[5],                                          ;
;                                                                                                                          ;                                ; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|FSR2[5], RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SR2[4],                                          ;
;                                                                                                                          ;                                ; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|FSR2[4], RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SR2[3],                                          ;
;                                                                                                                          ;                                ; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|FSR2[3], RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SR2[2],                                          ;
;                                                                                                                          ;                                ; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|FSR2[2], RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SR2[1],                                          ;
;                                                                                                                          ;                                ; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|FSR2[1], RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SR2[0],                                          ;
;                                                                                                                          ;                                ; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|FSR2[0], RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|ATR0,                                            ;
;                                                                                                                          ;                                ; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|ATR00, RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|PDNN[0],                                           ;
;                                                                                                                          ;                                ; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|PDNN[2], RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|PDNN[4],                                         ;
;                                                                                                                          ;                                ; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|PDNN[6], RP2C02:PPU|VID_MUX:MOD_VID_MUX|ZCOLN[2],                                          ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR7[0],                                                                                   ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR_IN7[0],                                                                                ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR6[0],                                                                                   ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR_IN6[0],                                                                                ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR5[0],                                                                                   ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR_IN5[0],                                                                                ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR4[0],                                                                                   ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR_IN4[0],                                                                                ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR3[0],                                                                                   ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR_IN3[0],                                                                                ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR2[0],                                                                                   ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR_IN2[0],                                                                                ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR1[0],                                                                                   ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR_IN1[0],                                                                                ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR0[0],                                                                                   ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR_IN0[0],                                                                                ;
;                                                                                                                          ;                                ; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|THO1R, RP2C02:PPU|VID_MUX:MOD_VID_MUX|ZCOLN[4],                                            ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR7[2],                                                                                   ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR_IN7[2],                                                                                ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR6[2],                                                                                   ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR_IN6[2],                                                                                ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR5[2],                                                                                   ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR_IN5[2],                                                                                ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR4[2],                                                                                   ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR_IN4[2],                                                                                ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR3[2],                                                                                   ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR_IN3[2],                                                                                ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR2[2],                                                                                   ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR_IN2[2],                                                                                ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR1[2],                                                                                   ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR_IN1[2],                                                                                ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR0[2],                                                                                   ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR_IN0[2],                                                                                ;
;                                                                                                                          ;                                ; RP2C02:PPU|VID_MUX:MOD_VID_MUX|ZCOL_LATCH, RP2C02:PPU|VID_MUX:MOD_VID_MUX|ZCOLN[0],                                         ;
;                                                                                                                          ;                                ; RP2C02:PPU|VID_MUX:MOD_VID_MUX|ZCOLN[1],                                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS[7],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS_IN[7],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS[6],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS_IN[6],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS[5],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS_IN[5],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS[4],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS_IN[4],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS[3],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS_IN[3],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS[2],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS_IN[2],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS[1],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS_IN[1],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS[0],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS_IN[0],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS[7],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS_IN[7],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS[6],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS_IN[6],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS[5],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS_IN[5],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS[4],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS_IN[4],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS[3],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS_IN[3],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS[2],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS_IN[2],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS[1],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS_IN[1],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS[0],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS_IN[0],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6A|QS[7],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6A|QS_IN[7],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6A|QS[6],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6A|QS_IN[6],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6A|QS[5],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6A|QS_IN[5],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6A|QS[4],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6A|QS_IN[4],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6A|QS[3],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6A|QS_IN[3],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6A|QS[2],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6A|QS_IN[2],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6A|QS[1],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6A|QS_IN[1],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6A|QS[0],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6A|QS_IN[0],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS[7],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS_IN[7],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS[6],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS_IN[6],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS[5],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS_IN[5],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS[4],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS_IN[4],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS[3],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS_IN[3],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS[2],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS_IN[2],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS[1],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS_IN[1],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS[0],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS_IN[0],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS[7],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS_IN[7],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS[6],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS_IN[6],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS[5],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS_IN[5],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS[4],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS_IN[4],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS[3],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS_IN[3],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS[2],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS_IN[2],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS[1],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS_IN[1],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS[0],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS_IN[0],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS[7],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS_IN[7],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS[6],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS_IN[6],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS[5],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS_IN[5],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS[4],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS_IN[4],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS[3],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS_IN[3],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS[2],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS_IN[2],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS[1],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS_IN[1],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS[0],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS_IN[0],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS[7],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS_IN[7],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS[6],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS_IN[6],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS[5],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS_IN[5],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS[4],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS_IN[4],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS[3],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS_IN[3],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS[2],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS_IN[2],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS[1],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS_IN[1],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS[0],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS_IN[0],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4B|QS[7],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4B|QS_IN[7],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4B|QS[6],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4B|QS_IN[6],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4B|QS[5],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4B|QS_IN[5],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4B|QS[4],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4B|QS_IN[4],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4B|QS[3],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4B|QS_IN[3],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4B|QS[2],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4B|QS_IN[2],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4B|QS[1],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4B|QS_IN[1],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4B|QS[0],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4B|QS_IN[0],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3A|QS[7],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3A|QS_IN[7],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3A|QS[6],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3A|QS_IN[6],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3A|QS[5],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3A|QS_IN[5],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3A|QS[4],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3A|QS_IN[4],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3A|QS[3],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3A|QS_IN[3],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3A|QS[2],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3A|QS_IN[2],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3A|QS[1],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3A|QS_IN[1],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3A|QS[0],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3A|QS_IN[0],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS[7],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS_IN[7],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS[6],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS_IN[6],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS[5],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS_IN[5],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS[4],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS_IN[4],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS[3],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS_IN[3],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS[2],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS_IN[2],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS[1],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS_IN[1],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS[0],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS_IN[0],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A|QS[7],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A|QS_IN[7],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A|QS[6],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A|QS_IN[6],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A|QS[5],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A|QS_IN[5],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A|QS[4],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A|QS_IN[4],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A|QS[3],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A|QS_IN[3],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A|QS[2],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A|QS_IN[2],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A|QS[1],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A|QS_IN[1],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A|QS[0],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A|QS_IN[0],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS[7],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS_IN[7],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS[6],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS_IN[6],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS[5],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS_IN[5],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS[4],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS_IN[4],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS[3],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS_IN[3],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS[2],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS_IN[2],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS[1],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS_IN[1],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS[0],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS_IN[0],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS[7],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS_IN[7],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS[6],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS_IN[6],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS[5],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS_IN[5],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS[4],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS_IN[4],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS[3],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS_IN[3],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS[2],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS_IN[2],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS[1],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS_IN[1],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS[0],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS_IN[0],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS[7],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS_IN[7],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS[6],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS_IN[6],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS[5],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS_IN[5],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS[4],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS_IN[4],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS[3],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS_IN[3],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS[2],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS_IN[2],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS[1],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS_IN[1],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS[0],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS_IN[0],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|VID_MUX:MOD_VID_MUX|BGC_LATCH,                                                                                   ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SEL_LATCH[1],                                                                              ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SEL_LATCH[2],                                                                              ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SEL_LATCH[3],                                                                              ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SEL_LATCH[4],                                                                              ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SEL_LATCH[5],                                                                              ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SEL_LATCH[6],                                                                              ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SEL_LATCH[7],                                                                              ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SH5, RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SH7,                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SEL_LATCH[0],                                                                              ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|Hnn[3],                                                                        ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|Hn[3],                                                                         ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|Hnn[4],                                                                        ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|Hn[4],                                                                         ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|Hnn[5],                                                                        ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|Hn[5],                                                                         ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SH2,                                                                                       ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0A|QS[7],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0A|QS_IN[7],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0B|QS[7],                                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0B|QS_IN[7],                                                                 ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_EVAL:MOD_OBJ_EVAL|PD_FIFO,                                                                                   ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_EVAL:MOD_OBJ_EVAL|PD_FIFO1, RP2C02:PPU|OAM:MOD_OAM|OB[0],                                                    ;
;                                                                                                                          ;                                ; RP2C02:PPU|OAM:MOD_OAM|OB[5], RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|FH[0],                                                       ;
;                                                                                                                          ;                                ; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|FH[1], RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|FH[2]                                              ;
; RP2C02:PPU|VID_MUX:MOD_VID_MUX|STEP3[3]                                                                                  ; Lost Fanouts                   ; RP2C02:PPU|VID_MUX:MOD_VID_MUX|STEP2[3], RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|BGC2[3],                                          ;
;                                                                                                                          ;                                ; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|BGC1[3], RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SR3[7],                                          ;
;                                                                                                                          ;                                ; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|FSR3[7], RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SR3[6],                                          ;
;                                                                                                                          ;                                ; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|FSR3[6], RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SR3[5],                                          ;
;                                                                                                                          ;                                ; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|FSR3[5], RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SR3[4],                                          ;
;                                                                                                                          ;                                ; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|FSR3[4], RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SR3[3],                                          ;
;                                                                                                                          ;                                ; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|FSR3[3], RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SR3[2],                                          ;
;                                                                                                                          ;                                ; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|FSR3[2], RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SR3[1],                                          ;
;                                                                                                                          ;                                ; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|FSR3[1], RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SR3[0],                                          ;
;                                                                                                                          ;                                ; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|FSR3[0], RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|ATR1,                                            ;
;                                                                                                                          ;                                ; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|ATR01, RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|PDNN[1],                                           ;
;                                                                                                                          ;                                ; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|PDNN[3], RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|PDNN[5],                                         ;
;                                                                                                                          ;                                ; RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|PDNN[7], RP2C02:PPU|VID_MUX:MOD_VID_MUX|ZCOLN[3],                                          ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR7[1],                                                                                   ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR_IN7[1],                                                                                ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR6[1],                                                                                   ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR_IN6[1],                                                                                ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR5[1],                                                                                   ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR_IN5[1],                                                                                ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR4[1],                                                                                   ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR_IN4[1],                                                                                ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR3[1],                                                                                   ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR_IN3[1],                                                                                ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR2[1],                                                                                   ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR_IN2[1],                                                                                ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR1[1],                                                                                   ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR_IN1[1],                                                                                ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR0[1],                                                                                   ;
;                                                                                                                          ;                                ; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|ATR_IN0[1], RP2C02:PPU|OAM:MOD_OAM|OB[1]                                                   ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SH3                                                                                     ; Lost Fanouts                   ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|Hnn[2],                                                                        ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|Hnn[1],                                                                        ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|Hn[1],                                                                         ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|Hn[2]                                                                          ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|RESCL                                                                       ; Stuck at GND                   ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|RESCL_IN,                                                                      ;
;                                                                                                                          ; due to stuck port clock_enable ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|ODDEVEN,                                                                       ;
;                                                                                                                          ;                                ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|RC,                                                                            ;
;                                                                                                                          ;                                ; RP2C02:PPU|REG2000_2001:MOD_REG2000_2001|W0R[4]                                                                             ;
; RP2C02:PPU|PCLK_N2                                                                                                       ; Stuck at GND                   ; RP2C02:PPU|PCLK_N1, RP2C02:PPU|OAM:MOD_OAM|OSTEP1, RP2C02:PPU|OAM:MOD_OAM|OAMCTR2                                           ;
;                                                                                                                          ; due to stuck port clock        ;                                                                                                                             ;
; RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|FLAGS:MOD_FLAGS|SO_LATCH1                         ; Stuck at VCC                   ; RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|FLAGS:MOD_FLAGS|SO_LATCH3,                           ;
;                                                                                                                          ; due to stuck port data_in      ; RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|FLAGS:MOD_FLAGS|SO_LATCH2,                           ;
;                                                                                                                          ;                                ; RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|FLAGS:MOD_FLAGS|VSET                                 ;
; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|THOIN[0]                                                                                  ; Stuck at GND                   ; RP2C02:PPU|REG2000_2001:MOD_REG2000_2001|I1_32,                                                                             ;
;                                                                                                                          ; due to stuck port clock_enable ; RP2C02:PPU|REG2000_2001:MOD_REG2000_2001|W0R[0]                                                                             ;
; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|W62_2                                                                                     ; Stuck at GND                   ; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|W62_1, RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|W62_FF                                                 ;
;                                                                                                                          ; due to stuck port clock_enable ;                                                                                                                             ;
; RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|nIRQPR1                                                                         ; Stuck at GND                   ; RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|nIRQP,                                                                             ;
;                                                                                                                          ; due to stuck port data_in      ; RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|INT_RESET_CONTROL:MOD_INT_RESET_CONTROL|BRK6ELATCH   ;
; RP2C02:PPU|PCLK_P2                                                                                                       ; Stuck at GND                   ; RP2C02:PPU|PCLK_P1                                                                                                          ;
;                                                                                                                          ; due to stuck port clock_enable ;                                                                                                                             ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|PICT2                                                                       ; Lost Fanouts                   ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|PEN_FF                                                                         ;
; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|PICT1                                                                       ; Lost Fanouts                   ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|BPORCH_FF                                                                      ;
; RP2C02:PPU|VID_MUX:MOD_VID_MUX|STEP3[4]                                                                                  ; Lost Fanouts                   ; RP2C02:PPU|VID_MUX:MOD_VID_MUX|OCOLN                                                                                        ;
; RP2C02:PPU|VID_MUX:MOD_VID_MUX|STEP3[1]                                                                                  ; Lost Fanouts                   ; RP2C02:PPU|VID_MUX:MOD_VID_MUX|STEP2[1]                                                                                     ;
; RP2C02:PPU|VID_MUX:MOD_VID_MUX|STEP3[0]                                                                                  ; Lost Fanouts                   ; RP2C02:PPU|VID_MUX:MOD_VID_MUX|STEP2[0]                                                                                     ;
; RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|MIRR_LATCH                                                                              ; Lost Fanouts                   ; RP2C02:PPU|OAM:MOD_OAM|OB[6]                                                                                                ;
; RP2C02:PPU|OAM:MOD_OAM|OSTEP3                                                                                            ; Lost Fanouts                   ; RP2C02:PPU|OAM:MOD_OAM|SPR_OV                                                                                               ;
; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|FVOIN[0]                                                                                  ; Stuck at GND                   ; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|TV_IN                                                                                        ;
;                                                                                                                          ; due to stuck port clock_enable ;                                                                                                                             ;
; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|TVOIN[0]                                                                                  ; Stuck at GND                   ; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|Z_TV1                                                                                        ;
;                                                                                                                          ; due to stuck port clock_enable ;                                                                                                                             ;
; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|SCCNTR                                                                                    ; Stuck at GND                   ; RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER|N_HB                                                                           ;
;                                                                                                                          ; due to stuck port clock_enable ;                                                                                                                             ;
; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|EEVR2                                                                                     ; Stuck at GND                   ; RP2C02:PPU|PAR_GEN:MOD_PAR_GEN|EEVR1                                                                                        ;
;                                                                                                                          ; due to stuck port clock_enable ;                                                                                                                             ;
; RP2A03:apu|CDIV:MOD_CDIV|DIV7                                                                                            ; Stuck at GND                   ; RP2A03:apu|CDIV:MOD_CDIV|DIV6                                                                                               ;
;                                                                                                                          ; due to stuck port data_in      ;                                                                                                                             ;
; RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|INT_RESET_CONTROL:MOD_INT_RESET_CONTROL|NMIPLATCH ; Stuck at GND                   ; RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|INT_RESET_CONTROL:MOD_INT_RESET_CONTROL|FF2LATCH     ;
;                                                                                                                          ; due to stuck port data_in      ;                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 592   ;
; Number of registers using Synchronous Clear  ; 109   ;
; Number of registers using Synchronous Load   ; 50    ;
; Number of registers using Asynchronous Clear ; 29    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 530   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |russian_core|RP2A03:apu|DPCM_CHANNEL:MOD_DPCM_CHANNEL|DMCSLCNT[0]       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |russian_core|RP2A03:apu|DPCM_CHANNEL:MOD_DPCM_CHANNEL|DMC_A[6]          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |russian_core|RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|ALU:MOD_ALU|BI[1] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |russian_core|RP2A03:apu|LENGTH_COUNTER:LENGTH_COUNTER_SQA|LCNT1[7]      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |russian_core|RP2A03:apu|LENGTH_COUNTER:LENGTH_COUNTER_SQB|LCNT1[7]      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |russian_core|RP2A03:apu|LENGTH_COUNTER:LENGTH_COUNTER_TRI|LCNT1[2]      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |russian_core|RP2A03:apu|LENGTH_COUNTER:LENGTH_COUNTER_RND|LCNT1[3]      ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |russian_core|RP2A03:apu|LFO:MOD_LFO|LFSR1[0]                            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |russian_core|RP2A03:apu|SPRITE_DMA:MOD_SPRITE_DMA|ADR[13]               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL|NOISE_TABLE:MOD_NOISE_TABLE|altsyncram:altsyncram_component|altsyncram_cud1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RP2A03:apu|DPCM_CHANNEL:MOD_DPCM_CHANNEL|DPCM_TABLE:MOD_DPCM_TABLE|altsyncram:altsyncram_component|altsyncram_9pd1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RP2A03:apu|LENGTH_TABLE:MOD_LENGTH_TABLE|altsyncram:altsyncram_component|altsyncram_60e1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RP2C02:PPU|OAM:MOD_OAM|OAM_RAM:MOD_OAM_RAM|altsyncram:altsyncram_component|altsyncram_i6h1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RP2C02:PPU|OAM:MOD_OAM|OAM2_RAM:MOD_OAM2_RAM|altsyncram:altsyncram_component|altsyncram_n4h1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RAM:MOD_PALETTE_RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_o2f1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clkpll_0002:nesclk|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------+
; Parameter Name                       ; Value                  ; Type                    ;
+--------------------------------------+------------------------+-------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                  ;
; fractional_vco_multiplier            ; false                  ; String                  ;
; pll_type                             ; General                ; String                  ;
; pll_subtype                          ; General                ; String                  ;
; number_of_clocks                     ; 1                      ; Signed Integer          ;
; operation_mode                       ; direct                 ; String                  ;
; deserialization_factor               ; 4                      ; Signed Integer          ;
; data_rate                            ; 0                      ; Signed Integer          ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer          ;
; output_clock_frequency0              ; 21.477272 MHz          ; String                  ;
; phase_shift0                         ; 0 ps                   ; String                  ;
; duty_cycle0                          ; 50                     ; Signed Integer          ;
; output_clock_frequency1              ; 0 MHz                  ; String                  ;
; phase_shift1                         ; 0 ps                   ; String                  ;
; duty_cycle1                          ; 50                     ; Signed Integer          ;
; output_clock_frequency2              ; 0 MHz                  ; String                  ;
; phase_shift2                         ; 0 ps                   ; String                  ;
; duty_cycle2                          ; 50                     ; Signed Integer          ;
; output_clock_frequency3              ; 0 MHz                  ; String                  ;
; phase_shift3                         ; 0 ps                   ; String                  ;
; duty_cycle3                          ; 50                     ; Signed Integer          ;
; output_clock_frequency4              ; 0 MHz                  ; String                  ;
; phase_shift4                         ; 0 ps                   ; String                  ;
; duty_cycle4                          ; 50                     ; Signed Integer          ;
; output_clock_frequency5              ; 0 MHz                  ; String                  ;
; phase_shift5                         ; 0 ps                   ; String                  ;
; duty_cycle5                          ; 50                     ; Signed Integer          ;
; output_clock_frequency6              ; 0 MHz                  ; String                  ;
; phase_shift6                         ; 0 ps                   ; String                  ;
; duty_cycle6                          ; 50                     ; Signed Integer          ;
; output_clock_frequency7              ; 0 MHz                  ; String                  ;
; phase_shift7                         ; 0 ps                   ; String                  ;
; duty_cycle7                          ; 50                     ; Signed Integer          ;
; output_clock_frequency8              ; 0 MHz                  ; String                  ;
; phase_shift8                         ; 0 ps                   ; String                  ;
; duty_cycle8                          ; 50                     ; Signed Integer          ;
; output_clock_frequency9              ; 0 MHz                  ; String                  ;
; phase_shift9                         ; 0 ps                   ; String                  ;
; duty_cycle9                          ; 50                     ; Signed Integer          ;
; output_clock_frequency10             ; 0 MHz                  ; String                  ;
; phase_shift10                        ; 0 ps                   ; String                  ;
; duty_cycle10                         ; 50                     ; Signed Integer          ;
; output_clock_frequency11             ; 0 MHz                  ; String                  ;
; phase_shift11                        ; 0 ps                   ; String                  ;
; duty_cycle11                         ; 50                     ; Signed Integer          ;
; output_clock_frequency12             ; 0 MHz                  ; String                  ;
; phase_shift12                        ; 0 ps                   ; String                  ;
; duty_cycle12                         ; 50                     ; Signed Integer          ;
; output_clock_frequency13             ; 0 MHz                  ; String                  ;
; phase_shift13                        ; 0 ps                   ; String                  ;
; duty_cycle13                         ; 50                     ; Signed Integer          ;
; output_clock_frequency14             ; 0 MHz                  ; String                  ;
; phase_shift14                        ; 0 ps                   ; String                  ;
; duty_cycle14                         ; 50                     ; Signed Integer          ;
; output_clock_frequency15             ; 0 MHz                  ; String                  ;
; phase_shift15                        ; 0 ps                   ; String                  ;
; duty_cycle15                         ; 50                     ; Signed Integer          ;
; output_clock_frequency16             ; 0 MHz                  ; String                  ;
; phase_shift16                        ; 0 ps                   ; String                  ;
; duty_cycle16                         ; 50                     ; Signed Integer          ;
; output_clock_frequency17             ; 0 MHz                  ; String                  ;
; phase_shift17                        ; 0 ps                   ; String                  ;
; duty_cycle17                         ; 50                     ; Signed Integer          ;
; clock_name_0                         ;                        ; String                  ;
; clock_name_1                         ;                        ; String                  ;
; clock_name_2                         ;                        ; String                  ;
; clock_name_3                         ;                        ; String                  ;
; clock_name_4                         ;                        ; String                  ;
; clock_name_5                         ;                        ; String                  ;
; clock_name_6                         ;                        ; String                  ;
; clock_name_7                         ;                        ; String                  ;
; clock_name_8                         ;                        ; String                  ;
; clock_name_global_0                  ; false                  ; String                  ;
; clock_name_global_1                  ; false                  ; String                  ;
; clock_name_global_2                  ; false                  ; String                  ;
; clock_name_global_3                  ; false                  ; String                  ;
; clock_name_global_4                  ; false                  ; String                  ;
; clock_name_global_5                  ; false                  ; String                  ;
; clock_name_global_6                  ; false                  ; String                  ;
; clock_name_global_7                  ; false                  ; String                  ;
; clock_name_global_8                  ; false                  ; String                  ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer          ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer          ;
; m_cnt_bypass_en                      ; false                  ; String                  ;
; m_cnt_odd_div_duty_en                ; false                  ; String                  ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer          ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer          ;
; n_cnt_bypass_en                      ; false                  ; String                  ;
; n_cnt_odd_div_duty_en                ; false                  ; String                  ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer          ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en0                     ; false                  ; String                  ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                  ;
; c_cnt_prst0                          ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer          ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer          ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en1                     ; false                  ; String                  ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                  ;
; c_cnt_prst1                          ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer          ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer          ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en2                     ; false                  ; String                  ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                  ;
; c_cnt_prst2                          ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer          ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer          ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en3                     ; false                  ; String                  ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                  ;
; c_cnt_prst3                          ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer          ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer          ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en4                     ; false                  ; String                  ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                  ;
; c_cnt_prst4                          ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer          ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer          ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en5                     ; false                  ; String                  ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                  ;
; c_cnt_prst5                          ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer          ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer          ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en6                     ; false                  ; String                  ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                  ;
; c_cnt_prst6                          ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer          ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer          ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en7                     ; false                  ; String                  ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                  ;
; c_cnt_prst7                          ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer          ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer          ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en8                     ; false                  ; String                  ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                  ;
; c_cnt_prst8                          ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer          ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer          ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en9                     ; false                  ; String                  ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                  ;
; c_cnt_prst9                          ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer          ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer          ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en10                    ; false                  ; String                  ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                  ;
; c_cnt_prst10                         ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer          ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer          ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en11                    ; false                  ; String                  ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                  ;
; c_cnt_prst11                         ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer          ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer          ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en12                    ; false                  ; String                  ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                  ;
; c_cnt_prst12                         ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer          ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer          ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en13                    ; false                  ; String                  ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                  ;
; c_cnt_prst13                         ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer          ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer          ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en14                    ; false                  ; String                  ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                  ;
; c_cnt_prst14                         ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer          ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer          ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en15                    ; false                  ; String                  ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                  ;
; c_cnt_prst15                         ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer          ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer          ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en16                    ; false                  ; String                  ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                  ;
; c_cnt_prst16                         ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer          ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer          ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en17                    ; false                  ; String                  ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                  ;
; c_cnt_prst17                         ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer          ;
; pll_vco_div                          ; 1                      ; Signed Integer          ;
; pll_slf_rst                          ; false                  ; String                  ;
; pll_bw_sel                           ; low                    ; String                  ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                  ;
; pll_cp_current                       ; 0                      ; Signed Integer          ;
; pll_bwctrl                           ; 0                      ; Signed Integer          ;
; pll_fractional_division              ; 1                      ; Signed Integer          ;
; pll_fractional_cout                  ; 24                     ; Signed Integer          ;
; pll_dsm_out_sel                      ; 1st_order              ; String                  ;
; mimic_fbclk_type                     ; gclk                   ; String                  ;
; pll_fbclk_mux_1                      ; glb                    ; String                  ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                  ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                  ;
; pll_vcoph_div                        ; 1                      ; Signed Integer          ;
; refclk1_frequency                    ; 0 MHz                  ; String                  ;
; pll_clkin_0_src                      ; clk_0                  ; String                  ;
; pll_clkin_1_src                      ; clk_0                  ; String                  ;
; pll_clk_loss_sw_en                   ; false                  ; String                  ;
; pll_auto_clk_sw_en                   ; false                  ; String                  ;
; pll_manu_clk_sw_en                   ; false                  ; String                  ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer          ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                  ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                  ;
+--------------------------------------+------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_divider:clkdivider ;
+----------------+---------+--------------------------------------------+
; Parameter Name ; Value   ; Type                                       ;
+----------------+---------+--------------------------------------------+
; N              ; 2147727 ; Signed Integer                             ;
; width          ; 28      ; Signed Integer                             ;
+----------------+---------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL|NOISE_TABLE:MOD_NOISE_TABLE|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                 ;
; WIDTH_A                            ; 11                   ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; NOISE_TABLE.mif      ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_cud1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RP2A03:apu|DPCM_CHANNEL:MOD_DPCM_CHANNEL|DPCM_TABLE:MOD_DPCM_TABLE|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                             ;
; WIDTH_A                            ; 9                    ; Signed Integer                                                                      ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                      ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                      ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                             ;
; INIT_FILE                          ; DPCM_TABLE.mif       ; Untyped                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_9pd1      ; Untyped                                                                             ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RP2A03:apu|LENGTH_TABLE:MOD_LENGTH_TABLE|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                   ;
; WIDTH_A                            ; 8                    ; Signed Integer                                            ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                            ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                   ;
; INIT_FILE                          ; LENGTH_TABLE.mif     ; Untyped                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                   ;
; CBXI_PARAMETER                     ; altsyncram_60e1      ; Untyped                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RP2C02:PPU|OAM:MOD_OAM|OAM_RAM:MOD_OAM_RAM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                     ;
; WIDTH_A                            ; 8                    ; Signed Integer                                              ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                              ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_i6h1      ; Untyped                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RP2C02:PPU|OAM:MOD_OAM|OAM2_RAM:MOD_OAM2_RAM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                       ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                       ;
; CBXI_PARAMETER                     ; altsyncram_n4h1      ; Untyped                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RAM:MOD_PALETTE_RAM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                     ;
; WIDTH_A                            ; 6                    ; Signed Integer                                                              ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                              ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                              ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_0eg1      ; Untyped                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                      ; Type                                                                      ;
+------------------------------------+----------------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                                                                   ;
; OPERATION_MODE                     ; ROM                        ; Untyped                                                                   ;
; WIDTH_A                            ; 24                         ; Signed Integer                                                            ;
; WIDTHAD_A                          ; 6                          ; Signed Integer                                                            ;
; NUMWORDS_A                         ; 64                         ; Signed Integer                                                            ;
; OUTDATA_REG_A                      ; CLOCK0                     ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                                                                   ;
; WIDTH_B                            ; 1                          ; Untyped                                                                   ;
; WIDTHAD_B                          ; 1                          ; Untyped                                                                   ;
; NUMWORDS_B                         ; 1                          ; Untyped                                                                   ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                          ; Signed Integer                                                            ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                          ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                                   ;
; INIT_FILE                          ; PALETTE_RGB_TABLE_NTSC.mif ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                     ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                     ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V                  ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_o2f1            ; Untyped                                                                   ;
+------------------------------------+----------------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nbitlatch:ppulatch ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; length         ; 8     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: singleportram:vram ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; addr_width     ; 11    ; Signed Integer                         ;
; data_width     ; 8     ; Signed Integer                         ;
; depth          ; 2047  ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: singleportram:wram ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; addr_width     ; 11    ; Signed Integer                         ;
; data_width     ; 8     ; Signed Integer                         ;
; depth          ; 2047  ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                   ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                  ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 7                                                                                                      ;
; Entity Instance                           ; RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL|NOISE_TABLE:MOD_NOISE_TABLE|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                    ;
;     -- WIDTH_A                            ; 11                                                                                                     ;
;     -- NUMWORDS_A                         ; 32                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                              ;
; Entity Instance                           ; RP2A03:apu|DPCM_CHANNEL:MOD_DPCM_CHANNEL|DPCM_TABLE:MOD_DPCM_TABLE|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; ROM                                                                                                    ;
;     -- WIDTH_A                            ; 9                                                                                                      ;
;     -- NUMWORDS_A                         ; 32                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                              ;
; Entity Instance                           ; RP2A03:apu|LENGTH_TABLE:MOD_LENGTH_TABLE|altsyncram:altsyncram_component                               ;
;     -- OPERATION_MODE                     ; ROM                                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                                      ;
;     -- NUMWORDS_A                         ; 32                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                              ;
; Entity Instance                           ; RP2C02:PPU|OAM:MOD_OAM|OAM_RAM:MOD_OAM_RAM|altsyncram:altsyncram_component                             ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                                      ;
;     -- NUMWORDS_A                         ; 256                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                              ;
; Entity Instance                           ; RP2C02:PPU|OAM:MOD_OAM|OAM2_RAM:MOD_OAM2_RAM|altsyncram:altsyncram_component                           ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                                      ;
;     -- NUMWORDS_A                         ; 32                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                              ;
; Entity Instance                           ; RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RAM:MOD_PALETTE_RAM|altsyncram:altsyncram_component             ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                            ;
;     -- WIDTH_A                            ; 6                                                                                                      ;
;     -- NUMWORDS_A                         ; 32                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                              ;
; Entity Instance                           ; RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; ROM                                                                                                    ;
;     -- WIDTH_A                            ; 24                                                                                                     ;
;     -- NUMWORDS_A                         ; 64                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                              ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ls139:dmx"                                                                                                                                                                             ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; G1n      ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; G1n[-1]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; Y1[3..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; Y1[0]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; Y2[3..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "singleportram:wram"                                                                                                                                                                  ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oen     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; oen[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; clk     ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "singleportram:vram"                                                                                                                                                                  ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; csn     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; csn[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; clk     ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nbitlatch:ppulatch"                                                                                                                                                                            ;
+-------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; outputenablen     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; outputenablen[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER"                                        ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; BURST ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RP2C02:PPU|REG2000_2001:MOD_REG2000_2001"                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; N_TR ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; N_TG ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; N_TB ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RP2C02:PPU"                                                                                                                                                                               ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clk2        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; MODE        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; MODE[-1]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; PD          ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; PCLK        ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; RGB         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; PAD[13..11] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; SYNC        ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; DBIN        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; DB_PAR      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "RP2A03:apu|SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_B" ;
+------+-------+----------+--------------------------------------------------+
; Port ; Type  ; Severity ; Details                                          ;
+------+-------+----------+--------------------------------------------------+
; MODE ; Input ; Info     ; Stuck at GND                                     ;
+------+-------+----------+--------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "RP2A03:apu|SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_A" ;
+------+-------+----------+--------------------------------------------------+
; Port ; Type  ; Severity ; Details                                          ;
+------+-------+----------+--------------------------------------------------+
; MODE ; Input ; Info     ; Stuck at VCC                                     ;
+------+-------+----------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC"             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; S_S  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD"                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; SO   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; SYNC ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RP2A03:apu"                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PAL      ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; PAL[-1]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; nIRQ_EXT ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; M2_out   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; SQA      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; SQB      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; RND      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; TRIA     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; DMC      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; SOUT     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; OUT      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; nIN      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clkpll_0002:nesclk|altera_pll:altera_pll_i"                                                                                                               ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clkpll_0002:nesclk"                                                                                        ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; locked ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 592                         ;
;     CLR               ; 1                           ;
;     CLR SCLR          ; 28                          ;
;     ENA               ; 448                         ;
;     ENA SCLR          ; 33                          ;
;     ENA SCLR SLD      ; 48                          ;
;     ENA SLD           ; 1                           ;
;     SLD               ; 1                           ;
;     plain             ; 32                          ;
; arriav_io_obuf        ; 24                          ;
; arriav_lcell_comb     ; 736                         ;
;     arith             ; 28                          ;
;         1 data inputs ; 28                          ;
;     extend            ; 7                           ;
;         7 data inputs ; 7                           ;
;     normal            ; 701                         ;
;         1 data inputs ; 31                          ;
;         2 data inputs ; 72                          ;
;         3 data inputs ; 95                          ;
;         4 data inputs ; 152                         ;
;         5 data inputs ; 167                         ;
;         6 data inputs ; 184                         ;
; boundary_port         ; 27                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 17                          ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 2.93                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Mon Oct 14 23:10:42 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off russian_core -c russian_core
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file apu/verilog/noise_table.v
    Info (12023): Found entity 1: NOISE_TABLE File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/NOISE_TABLE.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file apu/verilog/length_table.v
    Info (12023): Found entity 1: LENGTH_TABLE File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/LENGTH_TABLE.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file apu/verilog/dpcm_table.v
    Info (12023): Found entity 1: DPCM_TABLE File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/DPCM_TABLE.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ppu/verilog/palette_rgb_table.v
    Info (12023): Found entity 1: PALETTE_RGB_TABLE File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/PALETTE_RGB_TABLE.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ppu/verilog/palette_ram.v
    Info (12023): Found entity 1: PALETTE_RAM File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/PALETTE_RAM.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ppu/verilog/oam2_ram.v
    Info (12023): Found entity 1: OAM2_RAM File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/OAM2_RAM.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ppu/verilog/oam_ram.v
    Info (12023): Found entity 1: OAM_RAM File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/OAM_RAM.v Line: 39
Info (12021): Found 15 design units, including 15 entities, in source file cpu/verilog/mos6502_wbcd.v
    Info (12023): Found entity 1: MOS6502_WBCD File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v Line: 36
    Info (12023): Found entity 2: PREDECODE_IR File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v Line: 372
    Info (12023): Found entity 3: EXTRA_COUNTER File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v Line: 402
    Info (12023): Found entity 4: DECODER File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v Line: 448
    Info (12023): Found entity 5: RANDOM_LOGIC File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v Line: 599
    Info (12023): Found entity 6: FLAGS File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v Line: 912
    Info (12023): Found entity 7: BUS_CONTROL File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v Line: 1013
    Info (12023): Found entity 8: INT_RESET_CONTROL File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v Line: 1102
    Info (12023): Found entity 9: REGS_CONTROL File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v Line: 1171
    Info (12023): Found entity 10: PC_SETUP File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v Line: 1225
    Info (12023): Found entity 11: ALU_SETUP File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v Line: 1294
    Info (12023): Found entity 12: DISPATCH File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v Line: 1402
    Info (12023): Found entity 13: BUS_MUX File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v Line: 1522
    Info (12023): Found entity 14: ALU File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v Line: 1595
    Info (12023): Found entity 15: PC File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v Line: 1704
Info (12021): Found 15 design units, including 15 entities, in source file ppu/verilog/rp2c02.v
    Info (12023): Found entity 1: RP2C02 File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v Line: 35
    Info (12023): Found entity 2: REGISTER_SELECT File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v Line: 444
    Info (12023): Found entity 3: REG2000_2001 File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v Line: 504
    Info (12023): Found entity 4: READBUSMUX File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v Line: 573
    Info (12023): Found entity 5: TIMING_COUNTER File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v Line: 616
    Info (12023): Found entity 6: ADDRESS_BUS_CONTROL File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v Line: 833
    Info (12023): Found entity 7: BG_COLOR File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v Line: 898
    Info (12023): Found entity 8: PAR_GEN File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v Line: 1009
    Info (12023): Found entity 9: OBJ_EVAL File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v Line: 1182
    Info (12023): Found entity 10: OAM File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v Line: 1243
    Info (12023): Found entity 11: OBJ_FIFO File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v Line: 1354
    Info (12023): Found entity 12: FIFO_HPOSCNT File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v Line: 1482
    Info (12023): Found entity 13: SHIFTREG File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v Line: 1519
    Info (12023): Found entity 14: VID_MUX File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v Line: 1545
    Info (12023): Found entity 15: PALETTE File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v Line: 1596
Info (12021): Found 11 design units, including 11 entities, in source file apu/verilog/rp2a03.v
    Info (12023): Found entity 1: RP2A03 File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v Line: 34
    Info (12023): Found entity 2: CDIV File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v Line: 391
    Info (12023): Found entity 3: REG_SEL File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v Line: 438
    Info (12023): Found entity 4: LFO File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v Line: 510
    Info (12023): Found entity 5: SQUARE_CHANNEL File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v Line: 595
    Info (12023): Found entity 6: TRIANGLE_CHANNEL File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v Line: 710
    Info (12023): Found entity 7: NOISE_CHANNEL File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v Line: 789
    Info (12023): Found entity 8: DPCM_CHANNEL File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v Line: 856
    Info (12023): Found entity 9: SPRITE_DMA File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v Line: 1026
    Info (12023): Found entity 10: LENGTH_COUNTER File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v Line: 1097
    Info (12023): Found entity 11: ENVELOPE_GEN File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v Line: 1148
Info (12021): Found 1 design units, including 1 entities, in source file russian_core.v
    Info (12023): Found entity 1: russian_core File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file nbitlatch.v
    Info (12023): Found entity 1: nbitlatch File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/nbitlatch.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file singleportram.v
    Info (12023): Found entity 1: singleportram File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/singleportram.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file ls139.v
    Info (12023): Found entity 1: ls139 File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ls139.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file clkpll.v
    Info (12023): Found entity 1: clkpll File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/clkpll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file clkpll/clkpll_0002.v
    Info (12023): Found entity 1: clkpll_0002 File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/clkpll/clkpll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file clock_divider.v
    Info (12023): Found entity 1: clock_divider File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/clock_divider.v Line: 11
Info (12127): Elaborating entity "russian_core" for the top level hierarchy
Info (12128): Elaborating entity "clkpll_0002" for hierarchy "clkpll_0002:nesclk" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v Line: 51
Info (12128): Elaborating entity "altera_pll" for hierarchy "clkpll_0002:nesclk|altera_pll:altera_pll_i" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/clkpll/clkpll_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "clkpll_0002:nesclk|altera_pll:altera_pll_i" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/clkpll/clkpll_0002.v Line: 85
Info (12133): Instantiated megafunction "clkpll_0002:nesclk|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/clkpll/clkpll_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "21.477272 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "clock_divider" for hierarchy "clock_divider:clkdivider" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v Line: 58
Warning (10230): Verilog HDL assignment warning at clock_divider.v(40): truncated value with size 32 to match size of target (28) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/clock_divider.v Line: 40
Info (12128): Elaborating entity "RP2A03" for hierarchy "RP2A03:apu" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v Line: 82
Info (12128): Elaborating entity "CDIV" for hierarchy "RP2A03:apu|CDIV:MOD_CDIV" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v Line: 140
Info (12128): Elaborating entity "MOS6502_WBCD" for hierarchy "RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v Line: 157
Info (12128): Elaborating entity "PREDECODE_IR" for hierarchy "RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|PREDECODE_IR:MOD_PREDECODE_IR" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v Line: 184
Info (12128): Elaborating entity "EXTRA_COUNTER" for hierarchy "RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|EXTRA_COUNTER:MOD_EXTRA_COUNTER" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v Line: 197
Info (12128): Elaborating entity "DECODER" for hierarchy "RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|DECODER:MOD_DECODER" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v Line: 209
Info (12128): Elaborating entity "RANDOM_LOGIC" for hierarchy "RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v Line: 285
Info (12128): Elaborating entity "FLAGS" for hierarchy "RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|FLAGS:MOD_FLAGS" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v Line: 729
Info (12128): Elaborating entity "BUS_CONTROL" for hierarchy "RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|BUS_CONTROL:MOD_BUS_CONTROL" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v Line: 766
Info (12128): Elaborating entity "INT_RESET_CONTROL" for hierarchy "RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|INT_RESET_CONTROL:MOD_INT_RESET_CONTROL" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v Line: 786
Info (12128): Elaborating entity "REGS_CONTROL" for hierarchy "RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|REGS_CONTROL:MOD_REGS_CONTROL" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v Line: 807
Info (12128): Elaborating entity "PC_SETUP" for hierarchy "RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|PC_SETUP:MOD_PC_SETUP" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v Line: 831
Info (12128): Elaborating entity "ALU_SETUP" for hierarchy "RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|ALU_SETUP:MOD_ALU_SETUP" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v Line: 870
Info (12128): Elaborating entity "DISPATCH" for hierarchy "RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|DISPATCH:MOD_DISPATCH" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v Line: 905
Info (12128): Elaborating entity "ALU" for hierarchy "RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|ALU:MOD_ALU" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v Line: 311
Info (12128): Elaborating entity "BUS_MUX" for hierarchy "RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|BUS_MUX:MOD_BUS_MUX" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v Line: 351
Info (12128): Elaborating entity "PC" for hierarchy "RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|PC:MOD_PC" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v Line: 365
Info (12128): Elaborating entity "REG_SEL" for hierarchy "RP2A03:apu|REG_SEL:MOD_REG_SEL" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v Line: 189
Info (12128): Elaborating entity "LFO" for hierarchy "RP2A03:apu|LFO:MOD_LFO" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v Line: 206
Info (12128): Elaborating entity "SQUARE_CHANNEL" for hierarchy "RP2A03:apu|SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_A" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v Line: 224
Info (12128): Elaborating entity "ENVELOPE_GEN" for hierarchy "RP2A03:apu|SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_A|ENVELOPE_GEN:MOD_ENVELOPE_GEN" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v Line: 680
Info (12128): Elaborating entity "TRIANGLE_CHANNEL" for hierarchy "RP2A03:apu|TRIANGLE_CHANNEL:MOD_TRIANGLE_CHANNEL" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v Line: 257
Info (12128): Elaborating entity "NOISE_CHANNEL" for hierarchy "RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v Line: 273
Info (12128): Elaborating entity "NOISE_TABLE" for hierarchy "RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL|NOISE_TABLE:MOD_NOISE_TABLE" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v Line: 835
Info (12128): Elaborating entity "altsyncram" for hierarchy "RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL|NOISE_TABLE:MOD_NOISE_TABLE|altsyncram:altsyncram_component" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/NOISE_TABLE.v Line: 81
Info (12130): Elaborated megafunction instantiation "RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL|NOISE_TABLE:MOD_NOISE_TABLE|altsyncram:altsyncram_component" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/NOISE_TABLE.v Line: 81
Info (12133): Instantiated megafunction "RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL|NOISE_TABLE:MOD_NOISE_TABLE|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/NOISE_TABLE.v Line: 81
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "NOISE_TABLE.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "width_a" = "11"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cud1.tdf
    Info (12023): Found entity 1: altsyncram_cud1 File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_cud1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_cud1" for hierarchy "RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL|NOISE_TABLE:MOD_NOISE_TABLE|altsyncram:altsyncram_component|altsyncram_cud1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "DPCM_CHANNEL" for hierarchy "RP2A03:apu|DPCM_CHANNEL:MOD_DPCM_CHANNEL" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v Line: 297
Info (12128): Elaborating entity "DPCM_TABLE" for hierarchy "RP2A03:apu|DPCM_CHANNEL:MOD_DPCM_CHANNEL|DPCM_TABLE:MOD_DPCM_TABLE" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v Line: 963
Info (12128): Elaborating entity "altsyncram" for hierarchy "RP2A03:apu|DPCM_CHANNEL:MOD_DPCM_CHANNEL|DPCM_TABLE:MOD_DPCM_TABLE|altsyncram:altsyncram_component" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/DPCM_TABLE.v Line: 81
Info (12130): Elaborated megafunction instantiation "RP2A03:apu|DPCM_CHANNEL:MOD_DPCM_CHANNEL|DPCM_TABLE:MOD_DPCM_TABLE|altsyncram:altsyncram_component" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/DPCM_TABLE.v Line: 81
Info (12133): Instantiated megafunction "RP2A03:apu|DPCM_CHANNEL:MOD_DPCM_CHANNEL|DPCM_TABLE:MOD_DPCM_TABLE|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/DPCM_TABLE.v Line: 81
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "DPCM_TABLE.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9pd1.tdf
    Info (12023): Found entity 1: altsyncram_9pd1 File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_9pd1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_9pd1" for hierarchy "RP2A03:apu|DPCM_CHANNEL:MOD_DPCM_CHANNEL|DPCM_TABLE:MOD_DPCM_TABLE|altsyncram:altsyncram_component|altsyncram_9pd1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "SPRITE_DMA" for hierarchy "RP2A03:apu|SPRITE_DMA:MOD_SPRITE_DMA" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v Line: 317
Info (12128): Elaborating entity "LENGTH_TABLE" for hierarchy "RP2A03:apu|LENGTH_TABLE:MOD_LENGTH_TABLE" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v Line: 323
Info (12128): Elaborating entity "altsyncram" for hierarchy "RP2A03:apu|LENGTH_TABLE:MOD_LENGTH_TABLE|altsyncram:altsyncram_component" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/LENGTH_TABLE.v Line: 81
Info (12130): Elaborated megafunction instantiation "RP2A03:apu|LENGTH_TABLE:MOD_LENGTH_TABLE|altsyncram:altsyncram_component" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/LENGTH_TABLE.v Line: 81
Info (12133): Instantiated megafunction "RP2A03:apu|LENGTH_TABLE:MOD_LENGTH_TABLE|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/LENGTH_TABLE.v Line: 81
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "LENGTH_TABLE.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_60e1.tdf
    Info (12023): Found entity 1: altsyncram_60e1 File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_60e1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_60e1" for hierarchy "RP2A03:apu|LENGTH_TABLE:MOD_LENGTH_TABLE|altsyncram:altsyncram_component|altsyncram_60e1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "LENGTH_COUNTER" for hierarchy "RP2A03:apu|LENGTH_COUNTER:LENGTH_COUNTER_SQA" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v Line: 338
Info (12128): Elaborating entity "RP2C02" for hierarchy "RP2C02:PPU" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v Line: 107
Info (12128): Elaborating entity "REGISTER_SELECT" for hierarchy "RP2C02:PPU|REGISTER_SELECT:MOD_REGISTER_SELECT" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v Line: 174
Info (12128): Elaborating entity "REG2000_2001" for hierarchy "RP2C02:PPU|REG2000_2001:MOD_REG2000_2001" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v Line: 201
Info (12128): Elaborating entity "READBUSMUX" for hierarchy "RP2C02:PPU|READBUSMUX:MOD_READBUSMUX" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v Line: 220
Info (12128): Elaborating entity "TIMING_COUNTER" for hierarchy "RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v Line: 262
Info (12128): Elaborating entity "ADDRESS_BUS_CONTROL" for hierarchy "RP2C02:PPU|ADDRESS_BUS_CONTROL:MOD_ADDRESS_BUS_CONTROL" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v Line: 283
Info (12128): Elaborating entity "BG_COLOR" for hierarchy "RP2C02:PPU|BG_COLOR:MOD_BG_COLOR" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v Line: 303
Info (12128): Elaborating entity "SHIFTREG" for hierarchy "RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TA" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v Line: 968
Info (12128): Elaborating entity "PAR_GEN" for hierarchy "RP2C02:PPU|PAR_GEN:MOD_PAR_GEN" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v Line: 341
Info (12128): Elaborating entity "OBJ_EVAL" for hierarchy "RP2C02:PPU|OBJ_EVAL:MOD_OBJ_EVAL" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v Line: 362
Info (12128): Elaborating entity "OAM" for hierarchy "RP2C02:PPU|OAM:MOD_OAM" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v Line: 385
Info (12128): Elaborating entity "OAM_RAM" for hierarchy "RP2C02:PPU|OAM:MOD_OAM|OAM_RAM:MOD_OAM_RAM" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v Line: 1310
Info (12128): Elaborating entity "altsyncram" for hierarchy "RP2C02:PPU|OAM:MOD_OAM|OAM_RAM:MOD_OAM_RAM|altsyncram:altsyncram_component" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/OAM_RAM.v Line: 85
Info (12130): Elaborated megafunction instantiation "RP2C02:PPU|OAM:MOD_OAM|OAM_RAM:MOD_OAM_RAM|altsyncram:altsyncram_component" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/OAM_RAM.v Line: 85
Info (12133): Instantiated megafunction "RP2C02:PPU|OAM:MOD_OAM|OAM_RAM:MOD_OAM_RAM|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/OAM_RAM.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i6h1.tdf
    Info (12023): Found entity 1: altsyncram_i6h1 File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_i6h1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_i6h1" for hierarchy "RP2C02:PPU|OAM:MOD_OAM|OAM_RAM:MOD_OAM_RAM|altsyncram:altsyncram_component|altsyncram_i6h1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "OAM2_RAM" for hierarchy "RP2C02:PPU|OAM:MOD_OAM|OAM2_RAM:MOD_OAM2_RAM" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v Line: 1311
Info (12128): Elaborating entity "altsyncram" for hierarchy "RP2C02:PPU|OAM:MOD_OAM|OAM2_RAM:MOD_OAM2_RAM|altsyncram:altsyncram_component" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/OAM2_RAM.v Line: 85
Info (12130): Elaborated megafunction instantiation "RP2C02:PPU|OAM:MOD_OAM|OAM2_RAM:MOD_OAM2_RAM|altsyncram:altsyncram_component" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/OAM2_RAM.v Line: 85
Info (12133): Instantiated megafunction "RP2C02:PPU|OAM:MOD_OAM|OAM2_RAM:MOD_OAM2_RAM|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/OAM2_RAM.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n4h1.tdf
    Info (12023): Found entity 1: altsyncram_n4h1 File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_n4h1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_n4h1" for hierarchy "RP2C02:PPU|OAM:MOD_OAM|OAM2_RAM:MOD_OAM2_RAM|altsyncram:altsyncram_component|altsyncram_n4h1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "OBJ_FIFO" for hierarchy "RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v Line: 403
Info (12128): Elaborating entity "FIFO_HPOSCNT" for hierarchy "RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT0" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v Line: 1386
Info (12128): Elaborating entity "VID_MUX" for hierarchy "RP2C02:PPU|VID_MUX:MOD_VID_MUX" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v Line: 420
Info (12128): Elaborating entity "PALETTE" for hierarchy "RP2C02:PPU|PALETTE:MOD_PALETTE" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v Line: 437
Info (12128): Elaborating entity "PALETTE_RAM" for hierarchy "RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RAM:MOD_PALETTE_RAM" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v Line: 1627
Info (12128): Elaborating entity "altsyncram" for hierarchy "RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RAM:MOD_PALETTE_RAM|altsyncram:altsyncram_component" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/PALETTE_RAM.v Line: 85
Info (12130): Elaborated megafunction instantiation "RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RAM:MOD_PALETTE_RAM|altsyncram:altsyncram_component" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/PALETTE_RAM.v Line: 85
Info (12133): Instantiated megafunction "RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RAM:MOD_PALETTE_RAM|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/PALETTE_RAM.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "width_a" = "6"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0eg1.tdf
    Info (12023): Found entity 1: altsyncram_0eg1 File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_0eg1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_0eg1" for hierarchy "RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RAM:MOD_PALETTE_RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "PALETTE_RGB_TABLE" for hierarchy "RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v Line: 1628
Info (12128): Elaborating entity "altsyncram" for hierarchy "RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/PALETTE_RGB_TABLE.v Line: 81
Info (12130): Elaborated megafunction instantiation "RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/PALETTE_RGB_TABLE.v Line: 81
Info (12133): Instantiated megafunction "RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/PALETTE_RGB_TABLE.v Line: 81
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "PALETTE_RGB_TABLE_NTSC.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o2f1.tdf
    Info (12023): Found entity 1: altsyncram_o2f1 File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_o2f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_o2f1" for hierarchy "RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_o2f1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "nbitlatch" for hierarchy "nbitlatch:ppulatch" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v Line: 115
Warning (10235): Verilog HDL Always Construct warning at nbitlatch.v(22): variable "outputenablen" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/nbitlatch.v Line: 22
Warning (10235): Verilog HDL Always Construct warning at nbitlatch.v(24): variable "data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/nbitlatch.v Line: 24
Warning (10235): Verilog HDL Always Construct warning at nbitlatch.v(28): variable "Q" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/nbitlatch.v Line: 28
Warning (10240): Verilog HDL Always Construct warning at nbitlatch.v(19): inferring latch(es) for variable "Q", which holds its previous value in one or more paths through the always construct File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/nbitlatch.v Line: 19
Info (10041): Inferred latch for "Q[0]" at nbitlatch.v(19) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/nbitlatch.v Line: 19
Info (10041): Inferred latch for "Q[1]" at nbitlatch.v(19) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/nbitlatch.v Line: 19
Info (10041): Inferred latch for "Q[2]" at nbitlatch.v(19) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/nbitlatch.v Line: 19
Info (10041): Inferred latch for "Q[3]" at nbitlatch.v(19) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/nbitlatch.v Line: 19
Info (10041): Inferred latch for "Q[4]" at nbitlatch.v(19) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/nbitlatch.v Line: 19
Info (10041): Inferred latch for "Q[5]" at nbitlatch.v(19) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/nbitlatch.v Line: 19
Info (10041): Inferred latch for "Q[6]" at nbitlatch.v(19) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/nbitlatch.v Line: 19
Info (10041): Inferred latch for "Q[7]" at nbitlatch.v(19) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/nbitlatch.v Line: 19
Info (12128): Elaborating entity "singleportram" for hierarchy "singleportram:vram" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v Line: 124
Warning (10235): Verilog HDL Always Construct warning at singleportram.v(62): variable "data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/singleportram.v Line: 62
Warning (10235): Verilog HDL Always Construct warning at singleportram.v(62): variable "address" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/singleportram.v Line: 62
Warning (10235): Verilog HDL Always Construct warning at singleportram.v(67): variable "address" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/singleportram.v Line: 67
Warning (10230): Verilog HDL assignment warning at singleportram.v(72): truncated value with size 32 to match size of target (8) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/singleportram.v Line: 72
Warning (10240): Verilog HDL Always Construct warning at singleportram.v(57): inferring latch(es) for variable "temp_data", which holds its previous value in one or more paths through the always construct File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/singleportram.v Line: 57
Info (10041): Inferred latch for "temp_data[0]" at singleportram.v(57) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/singleportram.v Line: 57
Info (10041): Inferred latch for "temp_data[1]" at singleportram.v(57) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/singleportram.v Line: 57
Info (10041): Inferred latch for "temp_data[2]" at singleportram.v(57) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/singleportram.v Line: 57
Info (10041): Inferred latch for "temp_data[3]" at singleportram.v(57) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/singleportram.v Line: 57
Info (10041): Inferred latch for "temp_data[4]" at singleportram.v(57) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/singleportram.v Line: 57
Info (10041): Inferred latch for "temp_data[5]" at singleportram.v(57) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/singleportram.v Line: 57
Info (10041): Inferred latch for "temp_data[6]" at singleportram.v(57) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/singleportram.v Line: 57
Info (10041): Inferred latch for "temp_data[7]" at singleportram.v(57) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/singleportram.v Line: 57
Info (12128): Elaborating entity "ls139" for hierarchy "ls139:dmx" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v Line: 142
Warning (14026): LATCH primitive "singleportram:wram|temp_data[0]_88" is permanently enabled File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/singleportram.v Line: 57
Warning (14026): LATCH primitive "singleportram:wram|temp_data[1]~0" is permanently enabled File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/singleportram.v Line: 57
Warning (14026): LATCH primitive "singleportram:wram|temp_data[2]~1" is permanently enabled File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/singleportram.v Line: 57
Warning (14026): LATCH primitive "singleportram:wram|temp_data[3]~2" is permanently enabled File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/singleportram.v Line: 57
Warning (14026): LATCH primitive "singleportram:wram|temp_data[4]~3" is permanently enabled File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/singleportram.v Line: 57
Warning (14026): LATCH primitive "singleportram:wram|temp_data[5]~4" is permanently enabled File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/singleportram.v Line: 57
Warning (14026): LATCH primitive "singleportram:wram|temp_data[6]~5" is permanently enabled File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/singleportram.v Line: 57
Warning (14026): LATCH primitive "singleportram:wram|temp_data[7]~7" is permanently enabled File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/singleportram.v Line: 57
Warning (14026): LATCH primitive "singleportram:wram|temp_data[0]" is permanently enabled File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/singleportram.v Line: 57
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_o2f1:auto_generated|q_a[0]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_o2f1.tdf Line: 35
        Warning (14320): Synthesized away node "RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_o2f1:auto_generated|q_a[1]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_o2f1.tdf Line: 56
        Warning (14320): Synthesized away node "RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_o2f1:auto_generated|q_a[2]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_o2f1.tdf Line: 77
        Warning (14320): Synthesized away node "RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_o2f1:auto_generated|q_a[3]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_o2f1.tdf Line: 98
        Warning (14320): Synthesized away node "RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_o2f1:auto_generated|q_a[4]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_o2f1.tdf Line: 119
        Warning (14320): Synthesized away node "RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_o2f1:auto_generated|q_a[5]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_o2f1.tdf Line: 140
        Warning (14320): Synthesized away node "RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_o2f1:auto_generated|q_a[6]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_o2f1.tdf Line: 161
        Warning (14320): Synthesized away node "RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_o2f1:auto_generated|q_a[7]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_o2f1.tdf Line: 182
        Warning (14320): Synthesized away node "RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_o2f1:auto_generated|q_a[8]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_o2f1.tdf Line: 203
        Warning (14320): Synthesized away node "RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_o2f1:auto_generated|q_a[9]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_o2f1.tdf Line: 224
        Warning (14320): Synthesized away node "RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_o2f1:auto_generated|q_a[10]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_o2f1.tdf Line: 245
        Warning (14320): Synthesized away node "RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_o2f1:auto_generated|q_a[11]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_o2f1.tdf Line: 266
        Warning (14320): Synthesized away node "RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_o2f1:auto_generated|q_a[12]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_o2f1.tdf Line: 287
        Warning (14320): Synthesized away node "RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_o2f1:auto_generated|q_a[13]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_o2f1.tdf Line: 308
        Warning (14320): Synthesized away node "RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_o2f1:auto_generated|q_a[14]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_o2f1.tdf Line: 329
        Warning (14320): Synthesized away node "RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_o2f1:auto_generated|q_a[15]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_o2f1.tdf Line: 350
        Warning (14320): Synthesized away node "RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_o2f1:auto_generated|q_a[16]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_o2f1.tdf Line: 371
        Warning (14320): Synthesized away node "RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_o2f1:auto_generated|q_a[17]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_o2f1.tdf Line: 392
        Warning (14320): Synthesized away node "RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_o2f1:auto_generated|q_a[18]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_o2f1.tdf Line: 413
        Warning (14320): Synthesized away node "RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_o2f1:auto_generated|q_a[19]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_o2f1.tdf Line: 434
        Warning (14320): Synthesized away node "RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_o2f1:auto_generated|q_a[20]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_o2f1.tdf Line: 455
        Warning (14320): Synthesized away node "RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_o2f1:auto_generated|q_a[21]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_o2f1.tdf Line: 476
        Warning (14320): Synthesized away node "RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_o2f1:auto_generated|q_a[22]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_o2f1.tdf Line: 497
        Warning (14320): Synthesized away node "RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_o2f1:auto_generated|q_a[23]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_o2f1.tdf Line: 518
        Warning (14320): Synthesized away node "RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RAM:MOD_PALETTE_RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[0]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_0eg1.tdf Line: 37
        Warning (14320): Synthesized away node "RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RAM:MOD_PALETTE_RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[1]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_0eg1.tdf Line: 60
        Warning (14320): Synthesized away node "RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RAM:MOD_PALETTE_RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[2]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_0eg1.tdf Line: 83
        Warning (14320): Synthesized away node "RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RAM:MOD_PALETTE_RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[3]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_0eg1.tdf Line: 106
        Warning (14320): Synthesized away node "RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RAM:MOD_PALETTE_RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[4]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_0eg1.tdf Line: 129
        Warning (14320): Synthesized away node "RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RAM:MOD_PALETTE_RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|q_a[5]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_0eg1.tdf Line: 152
        Warning (14320): Synthesized away node "RP2C02:PPU|OAM:MOD_OAM|OAM2_RAM:MOD_OAM2_RAM|altsyncram:altsyncram_component|altsyncram_n4h1:auto_generated|q_a[0]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_n4h1.tdf Line: 37
        Warning (14320): Synthesized away node "RP2C02:PPU|OAM:MOD_OAM|OAM2_RAM:MOD_OAM2_RAM|altsyncram:altsyncram_component|altsyncram_n4h1:auto_generated|q_a[1]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_n4h1.tdf Line: 59
        Warning (14320): Synthesized away node "RP2C02:PPU|OAM:MOD_OAM|OAM2_RAM:MOD_OAM2_RAM|altsyncram:altsyncram_component|altsyncram_n4h1:auto_generated|q_a[2]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_n4h1.tdf Line: 81
        Warning (14320): Synthesized away node "RP2C02:PPU|OAM:MOD_OAM|OAM2_RAM:MOD_OAM2_RAM|altsyncram:altsyncram_component|altsyncram_n4h1:auto_generated|q_a[3]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_n4h1.tdf Line: 103
        Warning (14320): Synthesized away node "RP2C02:PPU|OAM:MOD_OAM|OAM2_RAM:MOD_OAM2_RAM|altsyncram:altsyncram_component|altsyncram_n4h1:auto_generated|q_a[4]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_n4h1.tdf Line: 125
        Warning (14320): Synthesized away node "RP2C02:PPU|OAM:MOD_OAM|OAM2_RAM:MOD_OAM2_RAM|altsyncram:altsyncram_component|altsyncram_n4h1:auto_generated|q_a[5]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_n4h1.tdf Line: 147
        Warning (14320): Synthesized away node "RP2C02:PPU|OAM:MOD_OAM|OAM2_RAM:MOD_OAM2_RAM|altsyncram:altsyncram_component|altsyncram_n4h1:auto_generated|q_a[6]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_n4h1.tdf Line: 169
        Warning (14320): Synthesized away node "RP2C02:PPU|OAM:MOD_OAM|OAM2_RAM:MOD_OAM2_RAM|altsyncram:altsyncram_component|altsyncram_n4h1:auto_generated|q_a[7]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_n4h1.tdf Line: 191
        Warning (14320): Synthesized away node "RP2C02:PPU|OAM:MOD_OAM|OAM_RAM:MOD_OAM_RAM|altsyncram:altsyncram_component|altsyncram_i6h1:auto_generated|q_a[0]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_i6h1.tdf Line: 37
        Warning (14320): Synthesized away node "RP2C02:PPU|OAM:MOD_OAM|OAM_RAM:MOD_OAM_RAM|altsyncram:altsyncram_component|altsyncram_i6h1:auto_generated|q_a[1]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_i6h1.tdf Line: 59
        Warning (14320): Synthesized away node "RP2C02:PPU|OAM:MOD_OAM|OAM_RAM:MOD_OAM_RAM|altsyncram:altsyncram_component|altsyncram_i6h1:auto_generated|q_a[2]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_i6h1.tdf Line: 81
        Warning (14320): Synthesized away node "RP2C02:PPU|OAM:MOD_OAM|OAM_RAM:MOD_OAM_RAM|altsyncram:altsyncram_component|altsyncram_i6h1:auto_generated|q_a[3]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_i6h1.tdf Line: 103
        Warning (14320): Synthesized away node "RP2C02:PPU|OAM:MOD_OAM|OAM_RAM:MOD_OAM_RAM|altsyncram:altsyncram_component|altsyncram_i6h1:auto_generated|q_a[4]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_i6h1.tdf Line: 125
        Warning (14320): Synthesized away node "RP2C02:PPU|OAM:MOD_OAM|OAM_RAM:MOD_OAM_RAM|altsyncram:altsyncram_component|altsyncram_i6h1:auto_generated|q_a[5]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_i6h1.tdf Line: 147
        Warning (14320): Synthesized away node "RP2C02:PPU|OAM:MOD_OAM|OAM_RAM:MOD_OAM_RAM|altsyncram:altsyncram_component|altsyncram_i6h1:auto_generated|q_a[6]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_i6h1.tdf Line: 169
        Warning (14320): Synthesized away node "RP2C02:PPU|OAM:MOD_OAM|OAM_RAM:MOD_OAM_RAM|altsyncram:altsyncram_component|altsyncram_i6h1:auto_generated|q_a[7]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_i6h1.tdf Line: 191
        Warning (14320): Synthesized away node "RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL|NOISE_TABLE:MOD_NOISE_TABLE|altsyncram:altsyncram_component|altsyncram_cud1:auto_generated|q_a[0]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_cud1.tdf Line: 35
        Warning (14320): Synthesized away node "RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL|NOISE_TABLE:MOD_NOISE_TABLE|altsyncram:altsyncram_component|altsyncram_cud1:auto_generated|q_a[1]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_cud1.tdf Line: 56
        Warning (14320): Synthesized away node "RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL|NOISE_TABLE:MOD_NOISE_TABLE|altsyncram:altsyncram_component|altsyncram_cud1:auto_generated|q_a[2]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_cud1.tdf Line: 77
        Warning (14320): Synthesized away node "RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL|NOISE_TABLE:MOD_NOISE_TABLE|altsyncram:altsyncram_component|altsyncram_cud1:auto_generated|q_a[3]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_cud1.tdf Line: 98
        Warning (14320): Synthesized away node "RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL|NOISE_TABLE:MOD_NOISE_TABLE|altsyncram:altsyncram_component|altsyncram_cud1:auto_generated|q_a[4]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_cud1.tdf Line: 119
        Warning (14320): Synthesized away node "RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL|NOISE_TABLE:MOD_NOISE_TABLE|altsyncram:altsyncram_component|altsyncram_cud1:auto_generated|q_a[5]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_cud1.tdf Line: 140
        Warning (14320): Synthesized away node "RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL|NOISE_TABLE:MOD_NOISE_TABLE|altsyncram:altsyncram_component|altsyncram_cud1:auto_generated|q_a[6]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_cud1.tdf Line: 161
        Warning (14320): Synthesized away node "RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL|NOISE_TABLE:MOD_NOISE_TABLE|altsyncram:altsyncram_component|altsyncram_cud1:auto_generated|q_a[7]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_cud1.tdf Line: 182
        Warning (14320): Synthesized away node "RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL|NOISE_TABLE:MOD_NOISE_TABLE|altsyncram:altsyncram_component|altsyncram_cud1:auto_generated|q_a[8]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_cud1.tdf Line: 203
        Warning (14320): Synthesized away node "RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL|NOISE_TABLE:MOD_NOISE_TABLE|altsyncram:altsyncram_component|altsyncram_cud1:auto_generated|q_a[9]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_cud1.tdf Line: 224
        Warning (14320): Synthesized away node "RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL|NOISE_TABLE:MOD_NOISE_TABLE|altsyncram:altsyncram_component|altsyncram_cud1:auto_generated|q_a[10]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_cud1.tdf Line: 245
Warning (12241): 8 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "RP2A03:apu|ADDR_BUS[0]" to the node "RP2C02:PPU|REGISTER_SELECT:MOD_REGISTER_SELECT|ADR[0]" into an OR gate File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v Line: 44
    Warning (13047): Converted the fan-out from the tri-state buffer "RP2A03:apu|ADDR_BUS[1]" to the node "RP2C02:PPU|REGISTER_SELECT:MOD_REGISTER_SELECT|ADR[1]" into an OR gate File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v Line: 44
    Warning (13047): Converted the fan-out from the tri-state buffer "RP2A03:apu|ADDR_BUS[2]" to the node "RP2C02:PPU|REGISTER_SELECT:MOD_REGISTER_SELECT|ADR[2]" into an OR gate File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v Line: 44
    Warning (13047): Converted the fan-out from the tri-state buffer "RP2A03:apu|ADDR_BUS[13]" to the node "ls139:dmx|Mux6" into an OR gate File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v Line: 44
    Warning (13047): Converted the fan-out from the tri-state buffer "RP2A03:apu|ADDR_BUS[14]" to the node "ls139:dmx|Mux6" into an OR gate File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v Line: 44
    Warning (13047): Converted the fan-out from the tri-state buffer "RP2A03:apu|ADDR_BUS[15]" to the node "ls139:dmx|Mux2" into an OR gate File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v Line: 44
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "singleportram:wram|temp_data[0]" to the node "RP2A03:apu|LENGTH_COUNTER:LENGTH_COUNTER_SQA|ENABLE_REG1" into an OR gate File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/singleportram.v Line: 57
    Warning (13047): Converted the fan-out from the tri-state buffer "singleportram:wram|temp_data[1]" to the node "RP2A03:apu|LENGTH_COUNTER:LENGTH_COUNTER_SQB|ENABLE_REG1" into an OR gate File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/singleportram.v Line: 57
    Warning (13047): Converted the fan-out from the tri-state buffer "singleportram:wram|temp_data[2]" to the node "RP2A03:apu|LENGTH_COUNTER:LENGTH_COUNTER_TRI|ENABLE_REG1" into an OR gate File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/singleportram.v Line: 57
    Warning (13047): Converted the fan-out from the tri-state buffer "singleportram:wram|temp_data[3]" to the node "RP2A03:apu|LENGTH_TABLE:MOD_LENGTH_TABLE|altsyncram:altsyncram_component|altsyncram_60e1:auto_generated|q_a[0]" into an OR gate File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/singleportram.v Line: 57
    Warning (13047): Converted the fan-out from the tri-state buffer "singleportram:wram|temp_data[4]" to the node "RP2A03:apu|LENGTH_TABLE:MOD_LENGTH_TABLE|altsyncram:altsyncram_component|altsyncram_60e1:auto_generated|q_a[0]" into an OR gate File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/singleportram.v Line: 57
    Warning (13047): Converted the fan-out from the tri-state buffer "singleportram:wram|temp_data[5]" to the node "RP2A03:apu|LENGTH_TABLE:MOD_LENGTH_TABLE|altsyncram:altsyncram_component|altsyncram_60e1:auto_generated|q_a[0]" into an OR gate File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/singleportram.v Line: 57
    Warning (13047): Converted the fan-out from the tri-state buffer "singleportram:wram|temp_data[6]" to the node "RP2A03:apu|LENGTH_TABLE:MOD_LENGTH_TABLE|altsyncram:altsyncram_component|altsyncram_60e1:auto_generated|q_a[0]" into an OR gate File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/singleportram.v Line: 57
    Warning (13047): Converted the fan-out from the tri-state buffer "singleportram:wram|temp_data[7]" to the node "RP2A03:apu|LENGTH_TABLE:MOD_LENGTH_TABLE|altsyncram:altsyncram_component|altsyncram_60e1:auto_generated|q_a[0]" into an OR gate File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/singleportram.v Line: 57
Info (286030): Timing-Driven Synthesis is running
Info (17049): 821 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "RP2A03:apu|DPCM_CHANNEL:MOD_DPCM_CHANNEL|DPCM_TABLE:MOD_DPCM_TABLE|altsyncram:altsyncram_component|altsyncram_9pd1:auto_generated|ALTSYNCRAM" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_9pd1.tdf Line: 32
Warning (20013): Ignored 16 assignments for entity "clkpll" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity clkpll -sip clkpll.sip -library lib_clkpll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 20.1 -entity clkpll -sip clkpll.sip -library lib_clkpll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity clkpll -sip clkpll.sip -library lib_clkpll was ignored
Info (144001): Generated suppressed messages file C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/output_files/russian_core.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1044 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 25 output pins
    Info (21061): Implemented 999 logic cells
    Info (21064): Implemented 17 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 100 warnings
    Info: Peak virtual memory: 4920 megabytes
    Info: Processing ended: Mon Oct 14 23:10:53 2024
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:06


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/output_files/russian_core.map.smsg.


