// Seed: 138112057
module module_0 (
    output wand  id_0,
    input  tri0  id_1,
    input  wor   id_2,
    input  uwire id_3,
    input  uwire id_4,
    output wor   id_5
);
  wire id_7;
endmodule
module module_1 (
    output wire id_0,
    output uwire id_1,
    input uwire id_2,
    input uwire id_3,
    input supply0 id_4,
    input wand id_5,
    input tri id_6,
    output uwire id_7,
    output uwire id_8,
    input tri id_9
);
  assign id_8 = 1 ? 1 : 1;
  wire id_11;
  wire id_12 = 1;
  module_0(
      id_8, id_4, id_9, id_5, id_6, id_7
  );
  wand id_13 = 1;
endmodule
