<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2016.3 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="17" Path="C:/Users/Jason/Dropbox/VFAT3-Testbench/Firmware/vfat3_testing_firmware/vfat3_testing_firmware.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="abe9a4b74f754cba9d9376c56588b566"/>
    <Option Name="Part" Val="xc7k325tffg900-2"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirXSim" Val=""/>
    <Option Name="CompiledLibDirModelSim" Val="$PCACHEDIR/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="$PCACHEDIR/compile_simlib/questa"/>
    <Option Name="CompiledLibDirIES" Val="$PCACHEDIR/compile_simlib/ies"/>
    <Option Name="CompiledLibDirVCS" Val="$PCACHEDIR/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/>
    <Option Name="TargetLanguage" Val="VHDL"/>
    <Option Name="BoardPart" Val="xilinx.com:kc705:part0:1.3"/>
    <Option Name="SourceMgmtMode" Val="DisplayOnly"/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="work"/>
    <Option Name="CxlOverwriteLibs" Val="1"/>
    <Option Name="IPOutputRepo" Val="$PCACHEDIR/ip"/>
    <Option Name="IPCachePermission" Val="read"/>
    <Option Name="IPCachePermission" Val="write"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="XPMLibraries" Val="XPM_CDC"/>
    <Option Name="XPMLibraries" Val="XPM_MEMORY"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PPRDIR/vfat3_testing_firmware.ip_user_files"/>
    <Option Name="IPStaticSourceDir" Val="$PPRDIR/vfat3_testing_firmware.ip_user_files/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
    <Option Name="DSABoardId" Val="kc705"/>
    <Option Name="DSANumComputeUnits" Val="16"/>
    <Option Name="WTXSimLaunchSim" Val="1"/>
    <Option Name="WTModelSimLaunchSim" Val="0"/>
    <Option Name="WTQuestaLaunchSim" Val="0"/>
    <Option Name="WTIesLaunchSim" Val="0"/>
    <Option Name="WTVcsLaunchSim" Val="0"/>
    <Option Name="WTRivieraLaunchSim" Val="0"/>
    <Option Name="WTActivehdlLaunchSim" Val="0"/>
    <Option Name="WTXSimExportSim" Val="44"/>
    <Option Name="WTModelSimExportSim" Val="44"/>
    <Option Name="WTQuestaExportSim" Val="44"/>
    <Option Name="WTIesExportSim" Val="44"/>
    <Option Name="WTVcsExportSim" Val="44"/>
    <Option Name="WTRivieraExportSim" Val="44"/>
    <Option Name="WTActivehdlExportSim" Val="44"/>
    <Option Name="GenerateIPUpgradeLog" Val="TRUE"/>
    <Option Name="XSimRadix" Val="hex"/>
    <Option Name="XSimTimeUnit" Val="ns"/>
    <Option Name="XSimArrayDisplayLimit" Val="64"/>
    <Option Name="XSimTraceLimit" Val="65536"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/imports/firmware/ipbus_core/hdl/ipbus_trans_decl.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../Desktop/backup loopback/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/ipbus_trans_decl.vhd"/>
          <Attr Name="ImportTime" Val="1492518315"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/firmware/ipbus_core/hdl/ipbus_package.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../Desktop/backup loopback/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/ipbus_package.vhd"/>
          <Attr Name="ImportTime" Val="1492518315"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/firmware/ipbus_core/hdl/udp_tx_mux.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../Desktop/backup loopback/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_tx_mux.vhd"/>
          <Attr Name="ImportTime" Val="1492518315"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/firmware/ipbus_core/hdl/udp_txtransactor_if_simple.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../Desktop/backup loopback/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_txtransactor_if_simple.vhd"/>
          <Attr Name="ImportTime" Val="1492518315"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/firmware/ipbus_core/hdl/udp_status_buffer.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../Desktop/backup loopback/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_status_buffer.vhd"/>
          <Attr Name="ImportTime" Val="1492518315"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/firmware/ipbus_core/hdl/udp_rxtransactor_if_simple.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../Desktop/backup loopback/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_rxtransactor_if_simple.vhd"/>
          <Attr Name="ImportTime" Val="1492518315"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/firmware/ipbus_core/hdl/udp_rxram_shim.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../Desktop/backup loopback/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_rxram_shim.vhd"/>
          <Attr Name="ImportTime" Val="1492518315"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/firmware/ipbus_core/hdl/udp_rxram_mux.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../Desktop/backup loopback/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_rxram_mux.vhd"/>
          <Attr Name="ImportTime" Val="1492518315"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/firmware/ipbus_core/hdl/udp_rarp_block.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../Desktop/backup loopback/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_rarp_block.vhd"/>
          <Attr Name="ImportTime" Val="1492518315"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/firmware/ipbus_core/hdl/udp_packet_parser.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../Desktop/backup loopback/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_packet_parser.vhd"/>
          <Attr Name="ImportTime" Val="1492518315"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/firmware/ipbus_core/hdl/udp_ipaddr_block.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../Desktop/backup loopback/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_ipaddr_block.vhd"/>
          <Attr Name="ImportTime" Val="1492518315"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/firmware/ipbus_core/hdl/udp_dualportram_tx.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../Desktop/backup loopback/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_dualportram_tx.vhd"/>
          <Attr Name="ImportTime" Val="1492518315"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/firmware/ipbus_core/hdl/udp_dualportram_rx.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../Desktop/backup loopback/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_dualportram_rx.vhd"/>
          <Attr Name="ImportTime" Val="1492518315"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/firmware/ipbus_core/hdl/udp_dualportram.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../Desktop/backup loopback/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_dualportram.vhd"/>
          <Attr Name="ImportTime" Val="1492518315"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/firmware/ipbus_core/hdl/udp_do_rx_reset.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../Desktop/backup loopback/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_do_rx_reset.vhd"/>
          <Attr Name="ImportTime" Val="1492518315"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/firmware/ipbus_core/hdl/udp_clock_crossing_if.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../Desktop/backup loopback/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_clock_crossing_if.vhd"/>
          <Attr Name="ImportTime" Val="1492518315"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/firmware/ipbus_core/hdl/udp_byte_sum.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../Desktop/backup loopback/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_byte_sum.vhd"/>
          <Attr Name="ImportTime" Val="1492518315"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/firmware/ipbus_core/hdl/udp_build_status.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../Desktop/backup loopback/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_build_status.vhd"/>
          <Attr Name="ImportTime" Val="1492518315"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/firmware/ipbus_core/hdl/udp_build_resend.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../Desktop/backup loopback/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_build_resend.vhd"/>
          <Attr Name="ImportTime" Val="1492518315"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/firmware/ipbus_core/hdl/udp_build_ping.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../Desktop/backup loopback/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_build_ping.vhd"/>
          <Attr Name="ImportTime" Val="1492518315"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/firmware/ipbus_core/hdl/udp_build_payload.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../Desktop/backup loopback/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_build_payload.vhd"/>
          <Attr Name="ImportTime" Val="1492518315"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/firmware/ipbus_core/hdl/udp_build_arp.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../Desktop/backup loopback/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_build_arp.vhd"/>
          <Attr Name="ImportTime" Val="1492518315"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/firmware/ipbus_core/hdl/udp_buffer_selector.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../Desktop/backup loopback/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_buffer_selector.vhd"/>
          <Attr Name="ImportTime" Val="1492518315"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/firmware/ipbus_core/hdl/transactor_sm.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../Desktop/backup loopback/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/transactor_sm.vhd"/>
          <Attr Name="ImportTime" Val="1492518315"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/firmware/ipbus_core/hdl/transactor_if.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../Desktop/backup loopback/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/transactor_if.vhd"/>
          <Attr Name="ImportTime" Val="1492518315"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/firmware/ipbus_core/hdl/transactor_cfg.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../Desktop/backup loopback/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/transactor_cfg.vhd"/>
          <Attr Name="ImportTime" Val="1492518315"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/firmware/example_designs/hdl/ipbus_addr_decode.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../Desktop/backup loopback/VFAT3-Testbench/Firmware/ipbus/firmware/example_designs/hdl/ipbus_addr_decode.vhd"/>
          <Attr Name="ImportTime" Val="1492518315"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/firmware/example_designs/hdl/clock_div.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../Desktop/backup loopback/VFAT3-Testbench/Firmware/ipbus/firmware/example_designs/hdl/clock_div.vhd"/>
          <Attr Name="ImportTime" Val="1492518315"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/firmware/slaves/hdl/ipbus_reg.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../Desktop/backup loopback/VFAT3-Testbench/Firmware/ipbus/firmware/slaves/hdl/ipbus_reg.vhd"/>
          <Attr Name="ImportTime" Val="1492518315"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/firmware/slaves/hdl/ipbus_ram.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../Desktop/backup loopback/VFAT3-Testbench/Firmware/ipbus/firmware/slaves/hdl/ipbus_ram.vhd"/>
          <Attr Name="ImportTime" Val="1492518315"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/firmware/slaves/hdl/ipbus_pkt_ctr.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../Desktop/backup loopback/VFAT3-Testbench/Firmware/ipbus/firmware/slaves/hdl/ipbus_pkt_ctr.vhd"/>
          <Attr Name="ImportTime" Val="1492518315"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/hdl/ipbus_peephole_ram.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../Desktop/backup loopback/VFAT3-Testbench/Firmware/ipbus/firmware/slaves/hdl/ipbus_peephole_ram.vhd"/>
          <Attr Name="ImportTime" Val="1485967396"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/firmware/slaves/hdl/ipbus_ctrlreg.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../Desktop/backup loopback/VFAT3-Testbench/Firmware/ipbus/firmware/slaves/hdl/ipbus_ctrlreg.vhd"/>
          <Attr Name="ImportTime" Val="1492518315"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/firmware/ipbus_core/hdl/udp_if_flat.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../Desktop/backup loopback/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_if_flat.vhd"/>
          <Attr Name="ImportTime" Val="1492518315"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/firmware/ipbus_core/hdl/trans_arb.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../Desktop/backup loopback/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/trans_arb.vhd"/>
          <Attr Name="ImportTime" Val="1492518315"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/firmware/ipbus_core/hdl/transactor.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../Desktop/backup loopback/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/transactor.vhd"/>
          <Attr Name="ImportTime" Val="1492518315"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/firmware/ipbus_core/hdl/stretcher.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../Desktop/backup loopback/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/stretcher.vhd"/>
          <Attr Name="ImportTime" Val="1492518315"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/firmware/ipbus_core/hdl/ipbus_fabric.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../Desktop/backup loopback/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/ipbus_fabric.vhd"/>
          <Attr Name="ImportTime" Val="1492518315"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/firmware/ipbus_core/hdl/ipbus_ctrl.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../Desktop/backup loopback/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/ipbus_ctrl.vhd"/>
          <Attr Name="ImportTime" Val="1492518315"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/firmware/example_designs/hdl/slaves.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../Desktop/backup loopback/VFAT3-Testbench/Firmware/ipbus/firmware/example_designs/hdl/slaves.vhd"/>
          <Attr Name="ImportTime" Val="1493721071"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/firmware/example_designs/hdl/clocks_7s_extphy.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../Desktop/backup loopback/VFAT3-Testbench/Firmware/ipbus/firmware/example_designs/hdl/clocks_7s_extphy.vhd"/>
          <Attr Name="ImportTime" Val="1492785698"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/firmware/ethernet/hdl/eth_7s_gmii.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../Desktop/backup loopback/VFAT3-Testbench/Firmware/ipbus/firmware/ethernet/hdl/eth_7s_gmii.vhd"/>
          <Attr Name="ImportTime" Val="1492518315"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/firmware/example_designs/hdl/demo_kc705_extphy/top_kc705_extphy.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../Desktop/backup loopback/VFAT3-Testbench/Firmware/ipbus/firmware/example_designs/hdl/demo_kc705_extphy/top_kc705_extphy.vhd"/>
          <Attr Name="ImportTime" Val="1493721037"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/slave_vfat3.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../Desktop/backup loopback/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.srcs/sources_1/new/slave_vfat3.vhd"/>
          <Attr Name="ImportTime" Val="1492518315"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/control.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../Desktop/backup loopback/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.srcs/sources_1/new/control.vhd"/>
          <Attr Name="ImportTime" Val="1492518315"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/firmware/ipcore_dir/mac_fifo_axi4.ngc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../Desktop/backup loopback/VFAT3-Testbench/Firmware/ipbus/firmware/ipcore_dir/mac_fifo_axi4.ngc"/>
          <Attr Name="ImportTime" Val="1492518315"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/firmware/ipcore_dir/tri_mode_eth_mac_v5_4.ngc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../Desktop/backup loopback/VFAT3-Testbench/Firmware/ipbus/firmware/ipcore_dir/tri_mode_eth_mac_v5_4.ngc"/>
          <Attr Name="ImportTime" Val="1492518315"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/firmware/ipcore_dir/emac_hostbus_decl.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../Desktop/backup loopback/VFAT3-Testbench/Firmware/ipbus/firmware/ipcore_dir/emac_hostbus_decl.vhd"/>
          <Attr Name="ImportTime" Val="1492518315"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/slave_adc.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../Desktop/backup loopback/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.srcs/sources_1/new/slave_adc.vhd"/>
          <Attr Name="ImportTime" Val="1492518315"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/slave_por.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../Desktop/backup loopback/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.srcs/sources_1/new/slave_por.vhd"/>
          <Attr Name="ImportTime" Val="1492518315"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/slave_i2c.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../Desktop/backup loopback/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.srcs/sources_1/new/slave_i2c.vhd"/>
          <Attr Name="ImportTime" Val="1492518315"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/control_por.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../Desktop/backup loopback/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.srcs/sources_1/new/control_por.vhd"/>
          <Attr Name="ImportTime" Val="1492518315"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/i2c.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../Desktop/backup loopback/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.srcs/sources_1/new/i2c.vhd"/>
          <Attr Name="ImportTime" Val="1492518315"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/control_i2c.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../Desktop/backup loopback/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.srcs/sources_1/new/control_i2c.vhd"/>
          <Attr Name="ImportTime" Val="1492518315"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/fifo_tx.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../firmware_v2016.2/firmware_v2016.2.srcs/sources_1/new/fifo_tx.vhd"/>
          <Attr Name="ImportTime" Val="1493721375"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/rx_fifo_int.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../firmware_v2016.2/firmware_v2016.2.srcs/sources_1/new/rx_fifo_int.vhd"/>
          <Attr Name="ImportTime" Val="1493721359"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/dser_sync.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../firmware_v2016.2/firmware_v2016.2.srcs/sources_1/new/dser_sync.vhd"/>
          <Attr Name="ImportTime" Val="1493721415"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/cst_pkg.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../firmware_v2016.2/firmware_v2016.2.srcs/sources_1/new/cst_pkg.vhd"/>
          <Attr Name="ImportTime" Val="1493722106"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="top"/>
        <Option Name="ElabLoadTimingContstraints" Val="0"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/new/kc705_VBv1.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../firmware_v2016.2/firmware_v2016.2.srcs/constrs_1/new/kc705_VBv1.xdc"/>
          <Attr Name="ImportTime" Val="1493658377"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/new/kc705_VBv1.xdc"/>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="unknown"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SrcSet" Val="sources_1"/>
        <Option Name="xsim.simulate.runtime" Val="1000 ns"/>
        <Option Name="modelsim.simulate.runtime" Val="1000 ns"/>
        <Option Name="NGOutputHDLFormat" Val="vhdl"/>
      </Config>
    </FileSet>
    <FileSet Name="clk_wiz_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/clk_wiz_0">
      <File Path="$PSRCDIR/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../firmware_v2016.2/firmware_v2016.2.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci"/>
          <Attr Name="ImportTime" Val="1492539287"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="clk_wiz_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="fifo_generator_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/fifo_generator_0">
      <File Path="$PSRCDIR/sources_1/ip/fifo_generator_0/fifo_generator_0.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../Desktop/backup loopback/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci"/>
          <Attr Name="ImportTime" Val="1492518315"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="fifo_generator_0"/>
        <Option Name="ElabLoadTimingContstraints" Val="0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="fifo_rx" Type="BlockSrcs" RelSrcDir="$PSRCDIR/fifo_rx">
      <File Path="$PSRCDIR/sources_1/ip/fifo_rx/fifo_rx.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../firmware_v2016.2/firmware_v2016.2.srcs/sources_1/ip/fifo_rx/fifo_rx.xci"/>
          <Attr Name="ImportTime" Val="1493295382"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="fifo_rx"/>
        <Option Name="ElabLoadTimingContstraints" Val="0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ila_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ila_0">
      <File Path="$PSRCDIR/sources_1/ip/ila_0/ila_0.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../firmware_v2016.2/firmware_v2016.2.srcs/sources_1/ip/ila_0/ila_0.xci"/>
          <Attr Name="ImportTime" Val="1493640741"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="ila_0"/>
        <Option Name="ElabLoadTimingContstraints" Val="0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ser_8" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ser_8">
      <File Path="$PSRCDIR/sources_1/ip/ser_8/ser_8.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../firmware_v2016.2/firmware_v2016.2.srcs/sources_1/ip/ser_8/ser_8.xci"/>
          <Attr Name="ImportTime" Val="1493628282"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="ser_8"/>
        <Option Name="ElabLoadTimingContstraints" Val="0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="dser_8" Type="BlockSrcs" RelSrcDir="$PSRCDIR/dser_8">
      <File Path="$PSRCDIR/sources_1/ip/dser_8/dser_8.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../firmware_v2016.2/firmware_v2016.2.srcs/sources_1/ip/dser_8/dser_8.xci"/>
          <Attr Name="ImportTime" Val="1493628628"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="dser_8"/>
        <Option Name="ElabLoadTimingContstraints" Val="0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
    <Simulator Name="ActiveHDL">
      <Option Name="Description" Val="Active-HDL Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="10">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7k325tffg900-2" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current" Dir="$PRUNDIR/synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="synth_2" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7k325tffg900-2" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/synth_2" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="clk_wiz_0_synth_1" Type="Ft3:Synth" SrcSet="clk_wiz_0" Part="xc7k325tffg900-2" ConstrsSet="clk_wiz_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/clk_wiz_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="fifo_generator_0_synth_1" Type="Ft3:Synth" SrcSet="fifo_generator_0" Part="xc7k325tffg900-2" ConstrsSet="fifo_generator_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/fifo_generator_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="fifo_rx_synth_1" Type="Ft3:Synth" SrcSet="fifo_rx" Part="xc7k325tffg900-2" ConstrsSet="fifo_rx" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/fifo_rx_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ila_0_synth_1" Type="Ft3:Synth" SrcSet="ila_0" Part="xc7k325tffg900-2" ConstrsSet="ila_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/ila_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ser_8_synth_1" Type="Ft3:Synth" SrcSet="ser_8" Part="xc7k325tffg900-2" ConstrsSet="ser_8" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/ser_8_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="dser_8_synth_1" Type="Ft3:Synth" SrcSet="dser_8" Part="xc7k325tffg900-2" ConstrsSet="dser_8" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/dser_8_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7k325tffg900-2" ConstrsSet="constrs_1" Description="Default settings for Implementation." IncrementalCheckpoint="Z:/Jason/VFAT3-Testbench-master/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.runs/impl_2/top_routed.dcp" SynthRun="synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="impl_2" Type="Ft2:EntireDesign" Part="xc7k325tffg900-2" ConstrsSet="constrs_1" Description="Default settings for Implementation." Dir="$PRUNDIR/impl_2" SynthRun="synth_2" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="impl_3" Type="Ft2:EntireDesign" Part="xc7k325tffg900-2" ConstrsSet="constrs_1" Description="Default settings for Implementation." State="current" Dir="$PRUNDIR/impl_3" SynthRun="synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="clk_wiz_0_impl_1" Type="Ft2:EntireDesign" Part="xc7k325tffg900-2" ConstrsSet="clk_wiz_0" Description="Default settings for Implementation." SynthRun="clk_wiz_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="fifo_generator_0_impl_1" Type="Ft2:EntireDesign" Part="xc7k325tffg900-2" ConstrsSet="fifo_generator_0" Description="Default settings for Implementation." SynthRun="fifo_generator_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="fifo_rx_impl_1" Type="Ft2:EntireDesign" Part="xc7k325tffg900-2" ConstrsSet="fifo_rx" Description="Default settings for Implementation." SynthRun="fifo_rx_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ila_0_impl_1" Type="Ft2:EntireDesign" Part="xc7k325tffg900-2" ConstrsSet="ila_0" Description="Default settings for Implementation." SynthRun="ila_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ser_8_impl_1" Type="Ft2:EntireDesign" Part="xc7k325tffg900-2" ConstrsSet="ser_8" Description="Default settings for Implementation." SynthRun="ser_8_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="dser_8_impl_1" Type="Ft2:EntireDesign" Part="xc7k325tffg900-2" ConstrsSet="dser_8" Description="Default settings for Implementation." SynthRun="dser_8_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
  </Runs>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="1"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="CRITICAL WARNING"/>
    <MsgAttr Name="Id" Val="Project 1-200"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="2"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
  </MsgRule>
</Project>
