<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>SIInstrInfo.h source code [llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::SI::KernelInputOffsets::Offsets,llvm::SIInstrInfo "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='SIInstrInfo.h.html'>SIInstrInfo.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- SIInstrInfo.h - SI Instruction Info Interface ------------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file</i></td></tr>
<tr><th id="10">10</th><td><i>/// Interface definition for SIInstrInfo.</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#<span data-ppcond="14">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_AMDGPU_SIINSTRINFO_H">LLVM_LIB_TARGET_AMDGPU_SIINSTRINFO_H</span></u></td></tr>
<tr><th id="15">15</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_AMDGPU_SIINSTRINFO_H" data-ref="_M/LLVM_LIB_TARGET_AMDGPU_SIINSTRINFO_H">LLVM_LIB_TARGET_AMDGPU_SIINSTRINFO_H</dfn></u></td></tr>
<tr><th id="16">16</th><td></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="AMDGPUInstrInfo.h.html">"AMDGPUInstrInfo.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="SIDefines.h.html">"SIDefines.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="SIRegisterInfo.h.html">"SIRegisterInfo.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="Utils/AMDGPUBaseInfo.h.html">"Utils/AMDGPUBaseInfo.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/ADT/ArrayRef.h.html">"llvm/ADT/ArrayRef.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/ADT/SetVector.h.html">"llvm/ADT/SetVector.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/MC/MCInstrDesc.h.html">"llvm/MC/MCInstrDesc.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/Support/Compiler.h.html">"llvm/Support/Compiler.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/GET_INSTRINFO_HEADER" data-ref="_M/GET_INSTRINFO_HEADER">GET_INSTRINFO_HEADER</dfn></u></td></tr>
<tr><th id="34">34</th><td><u>#include <span class='error' title="&apos;AMDGPUGenInstrInfo.inc&apos; file not found">"AMDGPUGenInstrInfo.inc"</span></u></td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><b>class</b> <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt" id="llvm::APInt">APInt</a>;</td></tr>
<tr><th id="39">39</th><td><b>class</b> <dfn class="type" id="llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</dfn>;</td></tr>
<tr><th id="40">40</th><td><b>class</b> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" id="llvm::MachineRegisterInfo">MachineRegisterInfo</a>;</td></tr>
<tr><th id="41">41</th><td><b>class</b> <a class="type" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger" id="llvm::RegScavenger">RegScavenger</a>;</td></tr>
<tr><th id="42">42</th><td><b>class</b> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" id="llvm::GCNSubtarget">GCNSubtarget</a>;</td></tr>
<tr><th id="43">43</th><td><b>class</b> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" id="llvm::TargetRegisterClass">TargetRegisterClass</a>;</td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td><b>class</b> <dfn class="type def" id="llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</dfn> final : <b>public</b> AMDGPUGenInstrInfo {</td></tr>
<tr><th id="46">46</th><td><b>private</b>:</td></tr>
<tr><th id="47">47</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> <dfn class="decl" id="llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI">RI</dfn>;</td></tr>
<tr><th id="48">48</th><td>  <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="decl" id="llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST">ST</dfn>;</td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td>  <i>// The inverse predicate should have the negative value.</i></td></tr>
<tr><th id="51">51</th><td>  <b>enum</b> <dfn class="type def" id="llvm::SIInstrInfo::BranchPredicate" title='llvm::SIInstrInfo::BranchPredicate' data-ref="llvm::SIInstrInfo::BranchPredicate">BranchPredicate</dfn> {</td></tr>
<tr><th id="52">52</th><td>    <dfn class="enum" id="llvm::SIInstrInfo::BranchPredicate::INVALID_BR" title='llvm::SIInstrInfo::BranchPredicate::INVALID_BR' data-ref="llvm::SIInstrInfo::BranchPredicate::INVALID_BR">INVALID_BR</dfn> = <var>0</var>,</td></tr>
<tr><th id="53">53</th><td>    <dfn class="enum" id="llvm::SIInstrInfo::BranchPredicate::SCC_TRUE" title='llvm::SIInstrInfo::BranchPredicate::SCC_TRUE' data-ref="llvm::SIInstrInfo::BranchPredicate::SCC_TRUE">SCC_TRUE</dfn> = <var>1</var>,</td></tr>
<tr><th id="54">54</th><td>    <dfn class="enum" id="llvm::SIInstrInfo::BranchPredicate::SCC_FALSE" title='llvm::SIInstrInfo::BranchPredicate::SCC_FALSE' data-ref="llvm::SIInstrInfo::BranchPredicate::SCC_FALSE">SCC_FALSE</dfn> = -<var>1</var>,</td></tr>
<tr><th id="55">55</th><td>    <dfn class="enum" id="llvm::SIInstrInfo::BranchPredicate::VCCNZ" title='llvm::SIInstrInfo::BranchPredicate::VCCNZ' data-ref="llvm::SIInstrInfo::BranchPredicate::VCCNZ">VCCNZ</dfn> = <var>2</var>,</td></tr>
<tr><th id="56">56</th><td>    <dfn class="enum" id="llvm::SIInstrInfo::BranchPredicate::VCCZ" title='llvm::SIInstrInfo::BranchPredicate::VCCZ' data-ref="llvm::SIInstrInfo::BranchPredicate::VCCZ">VCCZ</dfn> = -<var>2</var>,</td></tr>
<tr><th id="57">57</th><td>    <dfn class="enum" id="llvm::SIInstrInfo::BranchPredicate::EXECNZ" title='llvm::SIInstrInfo::BranchPredicate::EXECNZ' data-ref="llvm::SIInstrInfo::BranchPredicate::EXECNZ">EXECNZ</dfn> = -<var>3</var>,</td></tr>
<tr><th id="58">58</th><td>    <dfn class="enum" id="llvm::SIInstrInfo::BranchPredicate::EXECZ" title='llvm::SIInstrInfo::BranchPredicate::EXECZ' data-ref="llvm::SIInstrInfo::BranchPredicate::EXECZ">EXECZ</dfn> = <var>3</var></td></tr>
<tr><th id="59">59</th><td>  };</td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td>  <b>using</b> <dfn class="typedef" id="llvm::SIInstrInfo::SetVectorType" title='llvm::SIInstrInfo::SetVectorType' data-type='SmallSetVector&lt;llvm::MachineInstr *, 32&gt;' data-ref="llvm::SIInstrInfo::SetVectorType">SetVectorType</dfn> = <a class="type" href="../../../include/llvm/ADT/SetVector.h.html#llvm::SmallSetVector" title='llvm::SmallSetVector' data-ref="llvm::SmallSetVector">SmallSetVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <var>32</var>&gt;;</td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td>  <em>static</em> <em>unsigned</em> <dfn class="decl" id="_ZN4llvm11SIInstrInfo15getBranchOpcodeENS0_15BranchPredicateE" title='llvm::SIInstrInfo::getBranchOpcode' data-ref="_ZN4llvm11SIInstrInfo15getBranchOpcodeENS0_15BranchPredicateE">getBranchOpcode</dfn>(<a class="type" href="#llvm::SIInstrInfo::BranchPredicate" title='llvm::SIInstrInfo::BranchPredicate' data-ref="llvm::SIInstrInfo::BranchPredicate">BranchPredicate</a> <dfn class="local col9 decl" id="959Cond" title='Cond' data-type='llvm::SIInstrInfo::BranchPredicate' data-ref="959Cond">Cond</dfn>);</td></tr>
<tr><th id="64">64</th><td>  <em>static</em> <a class="type" href="#llvm::SIInstrInfo::BranchPredicate" title='llvm::SIInstrInfo::BranchPredicate' data-ref="llvm::SIInstrInfo::BranchPredicate">BranchPredicate</a> <dfn class="decl" id="_ZN4llvm11SIInstrInfo18getBranchPredicateEj" title='llvm::SIInstrInfo::getBranchPredicate' data-ref="_ZN4llvm11SIInstrInfo18getBranchPredicateEj">getBranchPredicate</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="960Opcode" title='Opcode' data-type='unsigned int' data-ref="960Opcode">Opcode</dfn>);</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><b>public</b>:</td></tr>
<tr><th id="67">67</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo18buildExtractSubRegENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterInfoERNS_14MachineOperandEPKNS11561240" title='llvm::SIInstrInfo::buildExtractSubReg' data-ref="_ZNK4llvm11SIInstrInfo18buildExtractSubRegENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterInfoERNS_14MachineOperandEPKNS11561240">buildExtractSubReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col1 decl" id="961MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="961MI">MI</dfn>,</td></tr>
<tr><th id="68">68</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="962MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="962MRI">MRI</dfn>,</td></tr>
<tr><th id="69">69</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="963SuperReg" title='SuperReg' data-type='llvm::MachineOperand &amp;' data-ref="963SuperReg">SuperReg</dfn>,</td></tr>
<tr><th id="70">70</th><td>                              <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="964SuperRC" title='SuperRC' data-type='const llvm::TargetRegisterClass *' data-ref="964SuperRC">SuperRC</dfn>,</td></tr>
<tr><th id="71">71</th><td>                              <em>unsigned</em> <dfn class="local col5 decl" id="965SubIdx" title='SubIdx' data-type='unsigned int' data-ref="965SubIdx">SubIdx</dfn>,</td></tr>
<tr><th id="72">72</th><td>                              <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="966SubRC" title='SubRC' data-type='const llvm::TargetRegisterClass *' data-ref="966SubRC">SubRC</dfn>) <em>const</em>;</td></tr>
<tr><th id="73">73</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo23buildExtractSubRegOrImmENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterInfoERNS_14MachineOperand15787042" title='llvm::SIInstrInfo::buildExtractSubRegOrImm' data-ref="_ZNK4llvm11SIInstrInfo23buildExtractSubRegOrImmENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterInfoERNS_14MachineOperand15787042">buildExtractSubRegOrImm</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="967MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="967MI">MI</dfn>,</td></tr>
<tr><th id="74">74</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="968MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="968MRI">MRI</dfn>,</td></tr>
<tr><th id="75">75</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="969SuperReg" title='SuperReg' data-type='llvm::MachineOperand &amp;' data-ref="969SuperReg">SuperReg</dfn>,</td></tr>
<tr><th id="76">76</th><td>                                         <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="970SuperRC" title='SuperRC' data-type='const llvm::TargetRegisterClass *' data-ref="970SuperRC">SuperRC</dfn>,</td></tr>
<tr><th id="77">77</th><td>                                         <em>unsigned</em> <dfn class="local col1 decl" id="971SubIdx" title='SubIdx' data-type='unsigned int' data-ref="971SubIdx">SubIdx</dfn>,</td></tr>
<tr><th id="78">78</th><td>                                         <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="972SubRC" title='SubRC' data-type='const llvm::TargetRegisterClass *' data-ref="972SubRC">SubRC</dfn>) <em>const</em>;</td></tr>
<tr><th id="79">79</th><td><b>private</b>:</td></tr>
<tr><th id="80">80</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo12swapOperandsERNS_12MachineInstrE" title='llvm::SIInstrInfo::swapOperands' data-ref="_ZNK4llvm11SIInstrInfo12swapOperandsERNS_12MachineInstrE">swapOperands</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="973Inst" title='Inst' data-type='llvm::MachineInstr &amp;' data-ref="973Inst">Inst</dfn>) <em>const</em>;</td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo16moveScalarAddSubERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_PNS_20MachineDominatorTreeE" title='llvm::SIInstrInfo::moveScalarAddSub' data-ref="_ZNK4llvm11SIInstrInfo16moveScalarAddSubERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_PNS_20MachineDominatorTreeE">moveScalarAddSub</dfn>(<a class="typedef" href="#llvm::SIInstrInfo::SetVectorType" title='llvm::SIInstrInfo::SetVectorType' data-type='SmallSetVector&lt;llvm::MachineInstr *, 32&gt;' data-ref="llvm::SIInstrInfo::SetVectorType">SetVectorType</a> &amp;<dfn class="local col4 decl" id="974Worklist" title='Worklist' data-type='SetVectorType &amp;' data-ref="974Worklist">Worklist</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="975Inst" title='Inst' data-type='llvm::MachineInstr &amp;' data-ref="975Inst">Inst</dfn>,</td></tr>
<tr><th id="83">83</th><td>                        <a class="type" href="#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a> *<dfn class="local col6 decl" id="976MDT" title='MDT' data-type='llvm::MachineDominatorTree *' data-ref="976MDT">MDT</dfn> = <b>nullptr</b>) <em>const</em>;</td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo14lowerScalarAbsERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_" title='llvm::SIInstrInfo::lowerScalarAbs' data-ref="_ZNK4llvm11SIInstrInfo14lowerScalarAbsERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_">lowerScalarAbs</dfn>(<a class="typedef" href="#llvm::SIInstrInfo::SetVectorType" title='llvm::SIInstrInfo::SetVectorType' data-type='SmallSetVector&lt;llvm::MachineInstr *, 32&gt;' data-ref="llvm::SIInstrInfo::SetVectorType">SetVectorType</a> &amp;<dfn class="local col7 decl" id="977Worklist" title='Worklist' data-type='SetVectorType &amp;' data-ref="977Worklist">Worklist</dfn>,</td></tr>
<tr><th id="86">86</th><td>                      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="978Inst" title='Inst' data-type='llvm::MachineInstr &amp;' data-ref="978Inst">Inst</dfn>) <em>const</em>;</td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo15lowerScalarXnorERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_" title='llvm::SIInstrInfo::lowerScalarXnor' data-ref="_ZNK4llvm11SIInstrInfo15lowerScalarXnorERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_">lowerScalarXnor</dfn>(<a class="typedef" href="#llvm::SIInstrInfo::SetVectorType" title='llvm::SIInstrInfo::SetVectorType' data-type='SmallSetVector&lt;llvm::MachineInstr *, 32&gt;' data-ref="llvm::SIInstrInfo::SetVectorType">SetVectorType</a> &amp;<dfn class="local col9 decl" id="979Worklist" title='Worklist' data-type='SetVectorType &amp;' data-ref="979Worklist">Worklist</dfn>,</td></tr>
<tr><th id="89">89</th><td>                       <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="980Inst" title='Inst' data-type='llvm::MachineInstr &amp;' data-ref="980Inst">Inst</dfn>) <em>const</em>;</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo19splitScalarNotBinopERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_j" title='llvm::SIInstrInfo::splitScalarNotBinop' data-ref="_ZNK4llvm11SIInstrInfo19splitScalarNotBinopERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_j">splitScalarNotBinop</dfn>(<a class="typedef" href="#llvm::SIInstrInfo::SetVectorType" title='llvm::SIInstrInfo::SetVectorType' data-type='SmallSetVector&lt;llvm::MachineInstr *, 32&gt;' data-ref="llvm::SIInstrInfo::SetVectorType">SetVectorType</a> &amp;<dfn class="local col1 decl" id="981Worklist" title='Worklist' data-type='SetVectorType &amp;' data-ref="981Worklist">Worklist</dfn>,</td></tr>
<tr><th id="92">92</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="982Inst" title='Inst' data-type='llvm::MachineInstr &amp;' data-ref="982Inst">Inst</dfn>,</td></tr>
<tr><th id="93">93</th><td>                           <em>unsigned</em> <dfn class="local col3 decl" id="983Opcode" title='Opcode' data-type='unsigned int' data-ref="983Opcode">Opcode</dfn>) <em>const</em>;</td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo18splitScalarBinOpN2ERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_j" title='llvm::SIInstrInfo::splitScalarBinOpN2' data-ref="_ZNK4llvm11SIInstrInfo18splitScalarBinOpN2ERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_j">splitScalarBinOpN2</dfn>(<a class="typedef" href="#llvm::SIInstrInfo::SetVectorType" title='llvm::SIInstrInfo::SetVectorType' data-type='SmallSetVector&lt;llvm::MachineInstr *, 32&gt;' data-ref="llvm::SIInstrInfo::SetVectorType">SetVectorType</a> &amp;<dfn class="local col4 decl" id="984Worklist" title='Worklist' data-type='SetVectorType &amp;' data-ref="984Worklist">Worklist</dfn>,</td></tr>
<tr><th id="96">96</th><td>                          <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="985Inst" title='Inst' data-type='llvm::MachineInstr &amp;' data-ref="985Inst">Inst</dfn>,</td></tr>
<tr><th id="97">97</th><td>                          <em>unsigned</em> <dfn class="local col6 decl" id="986Opcode" title='Opcode' data-type='unsigned int' data-ref="986Opcode">Opcode</dfn>) <em>const</em>;</td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo23splitScalar64BitUnaryOpERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_j" title='llvm::SIInstrInfo::splitScalar64BitUnaryOp' data-ref="_ZNK4llvm11SIInstrInfo23splitScalar64BitUnaryOpERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_j">splitScalar64BitUnaryOp</dfn>(<a class="typedef" href="#llvm::SIInstrInfo::SetVectorType" title='llvm::SIInstrInfo::SetVectorType' data-type='SmallSetVector&lt;llvm::MachineInstr *, 32&gt;' data-ref="llvm::SIInstrInfo::SetVectorType">SetVectorType</a> &amp;<dfn class="local col7 decl" id="987Worklist" title='Worklist' data-type='SetVectorType &amp;' data-ref="987Worklist">Worklist</dfn>,</td></tr>
<tr><th id="100">100</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="988Inst" title='Inst' data-type='llvm::MachineInstr &amp;' data-ref="988Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="989Opcode" title='Opcode' data-type='unsigned int' data-ref="989Opcode">Opcode</dfn>) <em>const</em>;</td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo22splitScalar64BitAddSubERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_PNS_20MachineDominatorTreeE" title='llvm::SIInstrInfo::splitScalar64BitAddSub' data-ref="_ZNK4llvm11SIInstrInfo22splitScalar64BitAddSubERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_PNS_20MachineDominatorTreeE">splitScalar64BitAddSub</dfn>(<a class="typedef" href="#llvm::SIInstrInfo::SetVectorType" title='llvm::SIInstrInfo::SetVectorType' data-type='SmallSetVector&lt;llvm::MachineInstr *, 32&gt;' data-ref="llvm::SIInstrInfo::SetVectorType">SetVectorType</a> &amp;<dfn class="local col0 decl" id="990Worklist" title='Worklist' data-type='SetVectorType &amp;' data-ref="990Worklist">Worklist</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="991Inst" title='Inst' data-type='llvm::MachineInstr &amp;' data-ref="991Inst">Inst</dfn>,</td></tr>
<tr><th id="103">103</th><td>                              <a class="type" href="#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a> *<dfn class="local col2 decl" id="992MDT" title='MDT' data-type='llvm::MachineDominatorTree *' data-ref="992MDT">MDT</dfn> = <b>nullptr</b>) <em>const</em>;</td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo24splitScalar64BitBinaryOpERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_jPNS_20MachineDominatorTreeE" title='llvm::SIInstrInfo::splitScalar64BitBinaryOp' data-ref="_ZNK4llvm11SIInstrInfo24splitScalar64BitBinaryOpERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_jPNS_20MachineDominatorTreeE">splitScalar64BitBinaryOp</dfn>(<a class="typedef" href="#llvm::SIInstrInfo::SetVectorType" title='llvm::SIInstrInfo::SetVectorType' data-type='SmallSetVector&lt;llvm::MachineInstr *, 32&gt;' data-ref="llvm::SIInstrInfo::SetVectorType">SetVectorType</a> &amp;<dfn class="local col3 decl" id="993Worklist" title='Worklist' data-type='SetVectorType &amp;' data-ref="993Worklist">Worklist</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="994Inst" title='Inst' data-type='llvm::MachineInstr &amp;' data-ref="994Inst">Inst</dfn>,</td></tr>
<tr><th id="106">106</th><td>                                <em>unsigned</em> <dfn class="local col5 decl" id="995Opcode" title='Opcode' data-type='unsigned int' data-ref="995Opcode">Opcode</dfn>,</td></tr>
<tr><th id="107">107</th><td>                                <a class="type" href="#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a> *<dfn class="local col6 decl" id="996MDT" title='MDT' data-type='llvm::MachineDominatorTree *' data-ref="996MDT">MDT</dfn> = <b>nullptr</b>) <em>const</em>;</td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo20splitScalar64BitXnorERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_PNS_20MachineDominatorTreeE" title='llvm::SIInstrInfo::splitScalar64BitXnor' data-ref="_ZNK4llvm11SIInstrInfo20splitScalar64BitXnorERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_PNS_20MachineDominatorTreeE">splitScalar64BitXnor</dfn>(<a class="typedef" href="#llvm::SIInstrInfo::SetVectorType" title='llvm::SIInstrInfo::SetVectorType' data-type='SmallSetVector&lt;llvm::MachineInstr *, 32&gt;' data-ref="llvm::SIInstrInfo::SetVectorType">SetVectorType</a> &amp;<dfn class="local col7 decl" id="997Worklist" title='Worklist' data-type='SetVectorType &amp;' data-ref="997Worklist">Worklist</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="998Inst" title='Inst' data-type='llvm::MachineInstr &amp;' data-ref="998Inst">Inst</dfn>,</td></tr>
<tr><th id="110">110</th><td>                                <a class="type" href="#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a> *<dfn class="local col9 decl" id="999MDT" title='MDT' data-type='llvm::MachineDominatorTree *' data-ref="999MDT">MDT</dfn> = <b>nullptr</b>) <em>const</em>;</td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo20splitScalar64BitBCNTERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_" title='llvm::SIInstrInfo::splitScalar64BitBCNT' data-ref="_ZNK4llvm11SIInstrInfo20splitScalar64BitBCNTERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_">splitScalar64BitBCNT</dfn>(<a class="typedef" href="#llvm::SIInstrInfo::SetVectorType" title='llvm::SIInstrInfo::SetVectorType' data-type='SmallSetVector&lt;llvm::MachineInstr *, 32&gt;' data-ref="llvm::SIInstrInfo::SetVectorType">SetVectorType</a> &amp;<dfn class="local col0 decl" id="1000Worklist" title='Worklist' data-type='SetVectorType &amp;' data-ref="1000Worklist">Worklist</dfn>,</td></tr>
<tr><th id="113">113</th><td>                            <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="1001Inst" title='Inst' data-type='llvm::MachineInstr &amp;' data-ref="1001Inst">Inst</dfn>) <em>const</em>;</td></tr>
<tr><th id="114">114</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo19splitScalar64BitBFEERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_" title='llvm::SIInstrInfo::splitScalar64BitBFE' data-ref="_ZNK4llvm11SIInstrInfo19splitScalar64BitBFEERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_">splitScalar64BitBFE</dfn>(<a class="typedef" href="#llvm::SIInstrInfo::SetVectorType" title='llvm::SIInstrInfo::SetVectorType' data-type='SmallSetVector&lt;llvm::MachineInstr *, 32&gt;' data-ref="llvm::SIInstrInfo::SetVectorType">SetVectorType</a> &amp;<dfn class="local col2 decl" id="1002Worklist" title='Worklist' data-type='SetVectorType &amp;' data-ref="1002Worklist">Worklist</dfn>,</td></tr>
<tr><th id="115">115</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="1003Inst" title='Inst' data-type='llvm::MachineInstr &amp;' data-ref="1003Inst">Inst</dfn>) <em>const</em>;</td></tr>
<tr><th id="116">116</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo14movePackToVALUERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERNS_19MachineRegisterInfoERS2_" title='llvm::SIInstrInfo::movePackToVALU' data-ref="_ZNK4llvm11SIInstrInfo14movePackToVALUERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERNS_19MachineRegisterInfoERS2_">movePackToVALU</dfn>(<a class="typedef" href="#llvm::SIInstrInfo::SetVectorType" title='llvm::SIInstrInfo::SetVectorType' data-type='SmallSetVector&lt;llvm::MachineInstr *, 32&gt;' data-ref="llvm::SIInstrInfo::SetVectorType">SetVectorType</a> &amp;<dfn class="local col4 decl" id="1004Worklist" title='Worklist' data-type='SetVectorType &amp;' data-ref="1004Worklist">Worklist</dfn>,</td></tr>
<tr><th id="117">117</th><td>                      <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="1005MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1005MRI">MRI</dfn>,</td></tr>
<tr><th id="118">118</th><td>                      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="1006Inst" title='Inst' data-type='llvm::MachineInstr &amp;' data-ref="1006Inst">Inst</dfn>) <em>const</em>;</td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistEjRNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE" title='llvm::SIInstrInfo::addUsersToMoveToVALUWorklist' data-ref="_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistEjRNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE">addUsersToMoveToVALUWorklist</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="1007Reg" title='Reg' data-type='unsigned int' data-ref="1007Reg">Reg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="1008MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1008MRI">MRI</dfn>,</td></tr>
<tr><th id="121">121</th><td>                                    <a class="typedef" href="#llvm::SIInstrInfo::SetVectorType" title='llvm::SIInstrInfo::SetVectorType' data-type='SmallSetVector&lt;llvm::MachineInstr *, 32&gt;' data-ref="llvm::SIInstrInfo::SetVectorType">SetVectorType</a> &amp;<dfn class="local col9 decl" id="1009Worklist" title='Worklist' data-type='SetVectorType &amp;' data-ref="1009Worklist">Worklist</dfn>) <em>const</em>;</td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo28addSCCDefUsersToVALUWorklistERNS_14MachineOperandERNS_12MachineInstrERNS_14SmallSetVectorIPS3_Lj32EEE" title='llvm::SIInstrInfo::addSCCDefUsersToVALUWorklist' data-ref="_ZNK4llvm11SIInstrInfo28addSCCDefUsersToVALUWorklistERNS_14MachineOperandERNS_12MachineInstrERNS_14SmallSetVectorIPS3_Lj32EEE">addSCCDefUsersToVALUWorklist</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="1010Op" title='Op' data-type='llvm::MachineOperand &amp;' data-ref="1010Op">Op</dfn>,</td></tr>
<tr><th id="124">124</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="1011SCCDefInst" title='SCCDefInst' data-type='llvm::MachineInstr &amp;' data-ref="1011SCCDefInst">SCCDefInst</dfn>,</td></tr>
<tr><th id="125">125</th><td>                                    <a class="typedef" href="#llvm::SIInstrInfo::SetVectorType" title='llvm::SIInstrInfo::SetVectorType' data-type='SmallSetVector&lt;llvm::MachineInstr *, 32&gt;' data-ref="llvm::SIInstrInfo::SetVectorType">SetVectorType</a> &amp;<dfn class="local col2 decl" id="1012Worklist" title='Worklist' data-type='SetVectorType &amp;' data-ref="1012Worklist">Worklist</dfn>) <em>const</em>;</td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="128">128</th><td>  <dfn class="decl" id="_ZNK4llvm11SIInstrInfo26getDestEquivalentVGPRClassERKNS_12MachineInstrE" title='llvm::SIInstrInfo::getDestEquivalentVGPRClass' data-ref="_ZNK4llvm11SIInstrInfo26getDestEquivalentVGPRClassERKNS_12MachineInstrE">getDestEquivalentVGPRClass</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="1013Inst" title='Inst' data-type='const llvm::MachineInstr &amp;' data-ref="1013Inst">Inst</dfn>) <em>const</em>;</td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo28checkInstOffsetsDoNotOverlapERKNS_12MachineInstrES3_" title='llvm::SIInstrInfo::checkInstOffsetsDoNotOverlap' data-ref="_ZNK4llvm11SIInstrInfo28checkInstOffsetsDoNotOverlapERKNS_12MachineInstrES3_">checkInstOffsetsDoNotOverlap</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="1014MIa" title='MIa' data-type='const llvm::MachineInstr &amp;' data-ref="1014MIa">MIa</dfn>,</td></tr>
<tr><th id="131">131</th><td>                                    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="1015MIb" title='MIb' data-type='const llvm::MachineInstr &amp;' data-ref="1015MIb">MIb</dfn>) <em>const</em>;</td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo12findUsedSGPRERKNS_12MachineInstrEPi" title='llvm::SIInstrInfo::findUsedSGPR' data-ref="_ZNK4llvm11SIInstrInfo12findUsedSGPRERKNS_12MachineInstrEPi">findUsedSGPR</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="1016MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1016MI">MI</dfn>, <em>int</em> <dfn class="local col7 decl" id="1017OpIndices" title='OpIndices' data-type='int *' data-ref="1017OpIndices">OpIndices</dfn>[<var>3</var>]) <em>const</em>;</td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td><b>protected</b>:</td></tr>
<tr><th id="136">136</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo19swapSourceModifiersERNS_12MachineInstrERNS_14MachineOperandEjS4_j" title='llvm::SIInstrInfo::swapSourceModifiers' data-ref="_ZNK4llvm11SIInstrInfo19swapSourceModifiersERNS_12MachineInstrERNS_14MachineOperandEjS4_j">swapSourceModifiers</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="1018MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="1018MI">MI</dfn>,</td></tr>
<tr><th id="137">137</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="1019Src0" title='Src0' data-type='llvm::MachineOperand &amp;' data-ref="1019Src0">Src0</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="1020Src0OpName" title='Src0OpName' data-type='unsigned int' data-ref="1020Src0OpName">Src0OpName</dfn>,</td></tr>
<tr><th id="138">138</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="1021Src1" title='Src1' data-type='llvm::MachineOperand &amp;' data-ref="1021Src1">Src1</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="1022Src1OpName" title='Src1OpName' data-type='unsigned int' data-ref="1022Src1OpName">Src1OpName</dfn>) <em>const</em>;</td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="decl" id="_ZNK4llvm11SIInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj" title='llvm::SIInstrInfo::commuteInstructionImpl' data-ref="_ZNK4llvm11SIInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj">commuteInstructionImpl</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="1023MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="1023MI">MI</dfn>, <em>bool</em> <dfn class="local col4 decl" id="1024NewMI" title='NewMI' data-type='bool' data-ref="1024NewMI">NewMI</dfn>,</td></tr>
<tr><th id="141">141</th><td>                                       <em>unsigned</em> <dfn class="local col5 decl" id="1025OpIdx0" title='OpIdx0' data-type='unsigned int' data-ref="1025OpIdx0">OpIdx0</dfn>,</td></tr>
<tr><th id="142">142</th><td>                                       <em>unsigned</em> <dfn class="local col6 decl" id="1026OpIdx1" title='OpIdx1' data-type='unsigned int' data-ref="1026OpIdx1">OpIdx1</dfn>) <em>const</em> override;</td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td><b>public</b>:</td></tr>
<tr><th id="145">145</th><td>  <b>enum</b> <dfn class="type def" id="llvm::SIInstrInfo::TargetOperandFlags" title='llvm::SIInstrInfo::TargetOperandFlags' data-ref="llvm::SIInstrInfo::TargetOperandFlags">TargetOperandFlags</dfn> {</td></tr>
<tr><th id="146">146</th><td>    <dfn class="enum" id="llvm::SIInstrInfo::TargetOperandFlags::MO_MASK" title='llvm::SIInstrInfo::TargetOperandFlags::MO_MASK' data-ref="llvm::SIInstrInfo::TargetOperandFlags::MO_MASK">MO_MASK</dfn> = <var>0x7</var>,</td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td>    <dfn class="enum" id="llvm::SIInstrInfo::TargetOperandFlags::MO_NONE" title='llvm::SIInstrInfo::TargetOperandFlags::MO_NONE' data-ref="llvm::SIInstrInfo::TargetOperandFlags::MO_NONE">MO_NONE</dfn> = <var>0</var>,</td></tr>
<tr><th id="149">149</th><td>    <i>// MO_GOTPCREL -&gt; symbol@GOTPCREL -&gt; R_AMDGPU_GOTPCREL.</i></td></tr>
<tr><th id="150">150</th><td>    <dfn class="enum" id="llvm::SIInstrInfo::TargetOperandFlags::MO_GOTPCREL" title='llvm::SIInstrInfo::TargetOperandFlags::MO_GOTPCREL' data-ref="llvm::SIInstrInfo::TargetOperandFlags::MO_GOTPCREL">MO_GOTPCREL</dfn> = <var>1</var>,</td></tr>
<tr><th id="151">151</th><td>    <i>// MO_GOTPCREL32_LO -&gt; symbol@gotpcrel32@lo -&gt; R_AMDGPU_GOTPCREL32_LO.</i></td></tr>
<tr><th id="152">152</th><td>    <dfn class="enum" id="llvm::SIInstrInfo::TargetOperandFlags::MO_GOTPCREL32" title='llvm::SIInstrInfo::TargetOperandFlags::MO_GOTPCREL32' data-ref="llvm::SIInstrInfo::TargetOperandFlags::MO_GOTPCREL32">MO_GOTPCREL32</dfn> = <var>2</var>,</td></tr>
<tr><th id="153">153</th><td>    <dfn class="enum" id="llvm::SIInstrInfo::TargetOperandFlags::MO_GOTPCREL32_LO" title='llvm::SIInstrInfo::TargetOperandFlags::MO_GOTPCREL32_LO' data-ref="llvm::SIInstrInfo::TargetOperandFlags::MO_GOTPCREL32_LO">MO_GOTPCREL32_LO</dfn> = <var>2</var>,</td></tr>
<tr><th id="154">154</th><td>    <i>// MO_GOTPCREL32_HI -&gt; symbol@gotpcrel32@hi -&gt; R_AMDGPU_GOTPCREL32_HI.</i></td></tr>
<tr><th id="155">155</th><td>    <dfn class="enum" id="llvm::SIInstrInfo::TargetOperandFlags::MO_GOTPCREL32_HI" title='llvm::SIInstrInfo::TargetOperandFlags::MO_GOTPCREL32_HI' data-ref="llvm::SIInstrInfo::TargetOperandFlags::MO_GOTPCREL32_HI">MO_GOTPCREL32_HI</dfn> = <var>3</var>,</td></tr>
<tr><th id="156">156</th><td>    <i>// MO_REL32_LO -&gt; symbol@rel32@lo -&gt; R_AMDGPU_REL32_LO.</i></td></tr>
<tr><th id="157">157</th><td>    <dfn class="enum" id="llvm::SIInstrInfo::TargetOperandFlags::MO_REL32" title='llvm::SIInstrInfo::TargetOperandFlags::MO_REL32' data-ref="llvm::SIInstrInfo::TargetOperandFlags::MO_REL32">MO_REL32</dfn> = <var>4</var>,</td></tr>
<tr><th id="158">158</th><td>    <dfn class="enum" id="llvm::SIInstrInfo::TargetOperandFlags::MO_REL32_LO" title='llvm::SIInstrInfo::TargetOperandFlags::MO_REL32_LO' data-ref="llvm::SIInstrInfo::TargetOperandFlags::MO_REL32_LO">MO_REL32_LO</dfn> = <var>4</var>,</td></tr>
<tr><th id="159">159</th><td>    <i>// MO_REL32_HI -&gt; symbol@rel32@hi -&gt; R_AMDGPU_REL32_HI.</i></td></tr>
<tr><th id="160">160</th><td>    <dfn class="enum" id="llvm::SIInstrInfo::TargetOperandFlags::MO_REL32_HI" title='llvm::SIInstrInfo::TargetOperandFlags::MO_REL32_HI' data-ref="llvm::SIInstrInfo::TargetOperandFlags::MO_REL32_HI">MO_REL32_HI</dfn> = <var>5</var>,</td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td>    <dfn class="enum" id="llvm::SIInstrInfo::TargetOperandFlags::MO_LONG_BRANCH_FORWARD" title='llvm::SIInstrInfo::TargetOperandFlags::MO_LONG_BRANCH_FORWARD' data-ref="llvm::SIInstrInfo::TargetOperandFlags::MO_LONG_BRANCH_FORWARD">MO_LONG_BRANCH_FORWARD</dfn> = <var>6</var>,</td></tr>
<tr><th id="163">163</th><td>    <dfn class="enum" id="llvm::SIInstrInfo::TargetOperandFlags::MO_LONG_BRANCH_BACKWARD" title='llvm::SIInstrInfo::TargetOperandFlags::MO_LONG_BRANCH_BACKWARD' data-ref="llvm::SIInstrInfo::TargetOperandFlags::MO_LONG_BRANCH_BACKWARD">MO_LONG_BRANCH_BACKWARD</dfn> = <var>7</var></td></tr>
<tr><th id="164">164</th><td>  };</td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td>  <b>explicit</b> <dfn class="decl" id="_ZN4llvm11SIInstrInfoC1ERKNS_12GCNSubtargetE" title='llvm::SIInstrInfo::SIInstrInfo' data-ref="_ZN4llvm11SIInstrInfoC1ERKNS_12GCNSubtargetE">SIInstrInfo</dfn>(<em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col7 decl" id="1027ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="1027ST">ST</dfn>);</td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> &amp;<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo15getRegisterInfoEv" title='llvm::SIInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm11SIInstrInfo15getRegisterInfoEv">getRegisterInfo</dfn>() <em>const</em> {</td></tr>
<tr><th id="169">169</th><td>    <b>return</b> RI;</td></tr>
<tr><th id="170">170</th><td>  }</td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo33isReallyTriviallyReMaterializableERKNS_12MachineInstrEPNS_9AAResultsE" title='llvm::SIInstrInfo::isReallyTriviallyReMaterializable' data-ref="_ZNK4llvm11SIInstrInfo33isReallyTriviallyReMaterializableERKNS_12MachineInstrEPNS_9AAResultsE">isReallyTriviallyReMaterializable</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="1028MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1028MI">MI</dfn>,</td></tr>
<tr><th id="173">173</th><td>                                         <a class="typedef" href="../../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AliasAnalysis" title='llvm::AliasAnalysis' data-type='llvm::AAResults' data-ref="llvm::AliasAnalysis">AliasAnalysis</a> *<dfn class="local col9 decl" id="1029AA" title='AA' data-type='AliasAnalysis *' data-ref="1029AA">AA</dfn>) <em>const</em> override;</td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo23areLoadsFromSameBasePtrEPNS_6SDNodeES2_RlS3_" title='llvm::SIInstrInfo::areLoadsFromSameBasePtr' data-ref="_ZNK4llvm11SIInstrInfo23areLoadsFromSameBasePtrEPNS_6SDNodeES2_RlS3_">areLoadsFromSameBasePtr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col0 decl" id="1030Load1" title='Load1' data-type='llvm::SDNode *' data-ref="1030Load1">Load1</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col1 decl" id="1031Load2" title='Load2' data-type='llvm::SDNode *' data-ref="1031Load2">Load2</dfn>,</td></tr>
<tr><th id="176">176</th><td>                               <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> &amp;<dfn class="local col2 decl" id="1032Offset1" title='Offset1' data-type='int64_t &amp;' data-ref="1032Offset1">Offset1</dfn>,</td></tr>
<tr><th id="177">177</th><td>                               <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> &amp;<dfn class="local col3 decl" id="1033Offset2" title='Offset2' data-type='int64_t &amp;' data-ref="1033Offset2">Offset2</dfn>) <em>const</em> override;</td></tr>
<tr><th id="178">178</th><td></td></tr>
<tr><th id="179">179</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo23getMemOperandWithOffsetERKNS_12MachineInstrERPKNS_14MachineOperandERlPKNS_18TargetRegisterInfoE" title='llvm::SIInstrInfo::getMemOperandWithOffset' data-ref="_ZNK4llvm11SIInstrInfo23getMemOperandWithOffsetERKNS_12MachineInstrERPKNS_14MachineOperandERlPKNS_18TargetRegisterInfoE">getMemOperandWithOffset</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="1034LdSt" title='LdSt' data-type='const llvm::MachineInstr &amp;' data-ref="1034LdSt">LdSt</dfn>,</td></tr>
<tr><th id="180">180</th><td>                               <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *&amp;<dfn class="local col5 decl" id="1035BaseOp" title='BaseOp' data-type='const llvm::MachineOperand *&amp;' data-ref="1035BaseOp">BaseOp</dfn>,</td></tr>
<tr><th id="181">181</th><td>                               <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> &amp;<dfn class="local col6 decl" id="1036Offset" title='Offset' data-type='int64_t &amp;' data-ref="1036Offset">Offset</dfn>,</td></tr>
<tr><th id="182">182</th><td>                               <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col7 decl" id="1037TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="1037TRI">TRI</dfn>) <em>const</em> final;</td></tr>
<tr><th id="183">183</th><td></td></tr>
<tr><th id="184">184</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo19shouldClusterMemOpsERKNS_14MachineOperandES3_j" title='llvm::SIInstrInfo::shouldClusterMemOps' data-ref="_ZNK4llvm11SIInstrInfo19shouldClusterMemOpsERKNS_14MachineOperandES3_j">shouldClusterMemOps</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="1038BaseOp1" title='BaseOp1' data-type='const llvm::MachineOperand &amp;' data-ref="1038BaseOp1">BaseOp1</dfn>,</td></tr>
<tr><th id="185">185</th><td>                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="1039BaseOp2" title='BaseOp2' data-type='const llvm::MachineOperand &amp;' data-ref="1039BaseOp2">BaseOp2</dfn>,</td></tr>
<tr><th id="186">186</th><td>                           <em>unsigned</em> <dfn class="local col0 decl" id="1040NumLoads" title='NumLoads' data-type='unsigned int' data-ref="1040NumLoads">NumLoads</dfn>) <em>const</em> override;</td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo23shouldScheduleLoadsNearEPNS_6SDNodeES2_llj" title='llvm::SIInstrInfo::shouldScheduleLoadsNear' data-ref="_ZNK4llvm11SIInstrInfo23shouldScheduleLoadsNearEPNS_6SDNodeES2_llj">shouldScheduleLoadsNear</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col1 decl" id="1041Load0" title='Load0' data-type='llvm::SDNode *' data-ref="1041Load0">Load0</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col2 decl" id="1042Load1" title='Load1' data-type='llvm::SDNode *' data-ref="1042Load1">Load1</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col3 decl" id="1043Offset0" title='Offset0' data-type='int64_t' data-ref="1043Offset0">Offset0</dfn>,</td></tr>
<tr><th id="189">189</th><td>                               <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col4 decl" id="1044Offset1" title='Offset1' data-type='int64_t' data-ref="1044Offset1">Offset1</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="1045NumLoads" title='NumLoads' data-type='unsigned int' data-ref="1045NumLoads">NumLoads</dfn>) <em>const</em> override;</td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjb" title='llvm::SIInstrInfo::copyPhysReg' data-ref="_ZNK4llvm11SIInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjb">copyPhysReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="1046MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="1046MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="1047MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="1047MI">MI</dfn>,</td></tr>
<tr><th id="192">192</th><td>                   <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col8 decl" id="1048DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="1048DL">DL</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="1049DestReg" title='DestReg' data-type='unsigned int' data-ref="1049DestReg">DestReg</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="1050SrcReg" title='SrcReg' data-type='unsigned int' data-ref="1050SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="193">193</th><td>                   <em>bool</em> <dfn class="local col1 decl" id="1051KillSrc" title='KillSrc' data-type='bool' data-ref="1051KillSrc">KillSrc</dfn>) <em>const</em> override;</td></tr>
<tr><th id="194">194</th><td></td></tr>
<tr><th id="195">195</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo24calculateLDSSpillAddressERNS_17MachineBasicBlockERNS_12MachineInstrEPNS_12RegScavengerEjjj" title='llvm::SIInstrInfo::calculateLDSSpillAddress' data-ref="_ZNK4llvm11SIInstrInfo24calculateLDSSpillAddressERNS_17MachineBasicBlockERNS_12MachineInstrEPNS_12RegScavengerEjjj">calculateLDSSpillAddress</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="1052MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="1052MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="1053MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="1053MI">MI</dfn>,</td></tr>
<tr><th id="196">196</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger">RegScavenger</a> *<dfn class="local col4 decl" id="1054RS" title='RS' data-type='llvm::RegScavenger *' data-ref="1054RS">RS</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="1055TmpReg" title='TmpReg' data-type='unsigned int' data-ref="1055TmpReg">TmpReg</dfn>,</td></tr>
<tr><th id="197">197</th><td>                                    <em>unsigned</em> <dfn class="local col6 decl" id="1056Offset" title='Offset' data-type='unsigned int' data-ref="1056Offset">Offset</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="1057Size" title='Size' data-type='unsigned int' data-ref="1057Size">Size</dfn>) <em>const</em>;</td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo20materializeImmediateERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjl" title='llvm::SIInstrInfo::materializeImmediate' data-ref="_ZNK4llvm11SIInstrInfo20materializeImmediateERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjl">materializeImmediate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="1058MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="1058MBB">MBB</dfn>,</td></tr>
<tr><th id="200">200</th><td>                            <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="1059MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="1059MI">MI</dfn>,</td></tr>
<tr><th id="201">201</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col0 decl" id="1060DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="1060DL">DL</dfn>,</td></tr>
<tr><th id="202">202</th><td>                            <em>unsigned</em> <dfn class="local col1 decl" id="1061DestReg" title='DestReg' data-type='unsigned int' data-ref="1061DestReg">DestReg</dfn>,</td></tr>
<tr><th id="203">203</th><td>                            <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col2 decl" id="1062Value" title='Value' data-type='int64_t' data-ref="1062Value">Value</dfn>) <em>const</em>;</td></tr>
<tr><th id="204">204</th><td></td></tr>
<tr><th id="205">205</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="decl" id="_ZNK4llvm11SIInstrInfo26getPreferredSelectRegClassEj" title='llvm::SIInstrInfo::getPreferredSelectRegClass' data-ref="_ZNK4llvm11SIInstrInfo26getPreferredSelectRegClassEj">getPreferredSelectRegClass</dfn>(</td></tr>
<tr><th id="206">206</th><td>                               <em>unsigned</em> <dfn class="local col3 decl" id="1063Size" title='Size' data-type='unsigned int' data-ref="1063Size">Size</dfn>) <em>const</em>;</td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo8insertNEEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEji" title='llvm::SIInstrInfo::insertNE' data-ref="_ZNK4llvm11SIInstrInfo8insertNEEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEji">insertNE</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="1064MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="1064MBB">MBB</dfn>,</td></tr>
<tr><th id="209">209</th><td>                    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="1065I" title='I' data-type='MachineBasicBlock::iterator' data-ref="1065I">I</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col6 decl" id="1066DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="1066DL">DL</dfn>,</td></tr>
<tr><th id="210">210</th><td>                    <em>unsigned</em> <dfn class="local col7 decl" id="1067SrcReg" title='SrcReg' data-type='unsigned int' data-ref="1067SrcReg">SrcReg</dfn>, <em>int</em> <dfn class="local col8 decl" id="1068Value" title='Value' data-type='int' data-ref="1068Value">Value</dfn>) <em>const</em>;</td></tr>
<tr><th id="211">211</th><td></td></tr>
<tr><th id="212">212</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo8insertEQEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEji" title='llvm::SIInstrInfo::insertEQ' data-ref="_ZNK4llvm11SIInstrInfo8insertEQEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEji">insertEQ</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="1069MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="1069MBB">MBB</dfn>,</td></tr>
<tr><th id="213">213</th><td>                    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="1070I" title='I' data-type='MachineBasicBlock::iterator' data-ref="1070I">I</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col1 decl" id="1071DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="1071DL">DL</dfn>,</td></tr>
<tr><th id="214">214</th><td>                    <em>unsigned</em> <dfn class="local col2 decl" id="1072SrcReg" title='SrcReg' data-type='unsigned int' data-ref="1072SrcReg">SrcReg</dfn>, <em>int</em> <dfn class="local col3 decl" id="1073Value" title='Value' data-type='int' data-ref="1073Value">Value</dfn>)  <em>const</em>;</td></tr>
<tr><th id="215">215</th><td></td></tr>
<tr><th id="216">216</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbiPKNS_19TargetRegisterCl4379038" title='llvm::SIInstrInfo::storeRegToStackSlot' data-ref="_ZNK4llvm11SIInstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbiPKNS_19TargetRegisterCl4379038">storeRegToStackSlot</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="1074MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="1074MBB">MBB</dfn>,</td></tr>
<tr><th id="217">217</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="1075MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="1075MI">MI</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="1076SrcReg" title='SrcReg' data-type='unsigned int' data-ref="1076SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="218">218</th><td>                           <em>bool</em> <dfn class="local col7 decl" id="1077isKill" title='isKill' data-type='bool' data-ref="1077isKill">isKill</dfn>, <em>int</em> <dfn class="local col8 decl" id="1078FrameIndex" title='FrameIndex' data-type='int' data-ref="1078FrameIndex">FrameIndex</dfn>,</td></tr>
<tr><th id="219">219</th><td>                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="1079RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="1079RC">RC</dfn>,</td></tr>
<tr><th id="220">220</th><td>                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col0 decl" id="1080TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="1080TRI">TRI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="221">221</th><td></td></tr>
<tr><th id="222">222</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiPKNS_19TargetRegisterCl8592773" title='llvm::SIInstrInfo::loadRegFromStackSlot' data-ref="_ZNK4llvm11SIInstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiPKNS_19TargetRegisterCl8592773">loadRegFromStackSlot</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="1081MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="1081MBB">MBB</dfn>,</td></tr>
<tr><th id="223">223</th><td>                            <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="1082MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="1082MI">MI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="1083DestReg" title='DestReg' data-type='unsigned int' data-ref="1083DestReg">DestReg</dfn>,</td></tr>
<tr><th id="224">224</th><td>                            <em>int</em> <dfn class="local col4 decl" id="1084FrameIndex" title='FrameIndex' data-type='int' data-ref="1084FrameIndex">FrameIndex</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="1085RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="1085RC">RC</dfn>,</td></tr>
<tr><th id="225">225</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col6 decl" id="1086TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="1086TRI">TRI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="226">226</th><td></td></tr>
<tr><th id="227">227</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo18expandPostRAPseudoERNS_12MachineInstrE" title='llvm::SIInstrInfo::expandPostRAPseudo' data-ref="_ZNK4llvm11SIInstrInfo18expandPostRAPseudoERNS_12MachineInstrE">expandPostRAPseudo</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="1087MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="1087MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="228">228</th><td></td></tr>
<tr><th id="229">229</th><td>  <i>// Returns an opcode that can be used to move a value to a \p DstRC</i></td></tr>
<tr><th id="230">230</th><td><i>  // register.  If there is no hardware instruction that can store to \p</i></td></tr>
<tr><th id="231">231</th><td><i>  // DstRC, then AMDGPU::COPY is returned.</i></td></tr>
<tr><th id="232">232</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo12getMovOpcodeEPKNS_19TargetRegisterClassE" title='llvm::SIInstrInfo::getMovOpcode' data-ref="_ZNK4llvm11SIInstrInfo12getMovOpcodeEPKNS_19TargetRegisterClassE">getMovOpcode</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="1088DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="1088DstRC">DstRC</dfn>) <em>const</em>;</td></tr>
<tr><th id="233">233</th><td></td></tr>
<tr><th id="234">234</th><td>  <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#181" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="235">235</th><td>  <em>int</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo13commuteOpcodeEj" title='llvm::SIInstrInfo::commuteOpcode' data-ref="_ZNK4llvm11SIInstrInfo13commuteOpcodeEj">commuteOpcode</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="1089Opc" title='Opc' data-type='unsigned int' data-ref="1089Opc">Opc</dfn>) <em>const</em>;</td></tr>
<tr><th id="236">236</th><td></td></tr>
<tr><th id="237">237</th><td>  <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#181" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="238">238</th><td>  <b>inline</b> <em>int</em> <dfn class="decl def" id="_ZNK4llvm11SIInstrInfo13commuteOpcodeERKNS_12MachineInstrE" title='llvm::SIInstrInfo::commuteOpcode' data-ref="_ZNK4llvm11SIInstrInfo13commuteOpcodeERKNS_12MachineInstrE">commuteOpcode</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="1090MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1090MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="239">239</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm11SIInstrInfo13commuteOpcodeEj" title='llvm::SIInstrInfo::commuteOpcode' data-ref="_ZNK4llvm11SIInstrInfo13commuteOpcodeEj">commuteOpcode</a>(<a class="local col0 ref" href="#1090MI" title='MI' data-ref="1090MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="240">240</th><td>  }</td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo21findCommutedOpIndicesERNS_12MachineInstrERjS3_" title='llvm::SIInstrInfo::findCommutedOpIndices' data-ref="_ZNK4llvm11SIInstrInfo21findCommutedOpIndicesERNS_12MachineInstrERjS3_">findCommutedOpIndices</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="1091MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="1091MI">MI</dfn>, <em>unsigned</em> &amp;<dfn class="local col2 decl" id="1092SrcOpIdx1" title='SrcOpIdx1' data-type='unsigned int &amp;' data-ref="1092SrcOpIdx1">SrcOpIdx1</dfn>,</td></tr>
<tr><th id="243">243</th><td>                             <em>unsigned</em> &amp;<dfn class="local col3 decl" id="1093SrcOpIdx2" title='SrcOpIdx2' data-type='unsigned int &amp;' data-ref="1093SrcOpIdx2">SrcOpIdx2</dfn>) <em>const</em> override;</td></tr>
<tr><th id="244">244</th><td></td></tr>
<tr><th id="245">245</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo21findCommutedOpIndicesENS_11MCInstrDescERjS2_" title='llvm::SIInstrInfo::findCommutedOpIndices' data-ref="_ZNK4llvm11SIInstrInfo21findCommutedOpIndicesENS_11MCInstrDescERjS2_">findCommutedOpIndices</dfn>(<a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> <dfn class="local col4 decl" id="1094Desc" title='Desc' data-type='llvm::MCInstrDesc' data-ref="1094Desc">Desc</dfn>, <em>unsigned</em> &amp; <dfn class="local col5 decl" id="1095SrcOpIdx0" title='SrcOpIdx0' data-type='unsigned int &amp;' data-ref="1095SrcOpIdx0">SrcOpIdx0</dfn>,</td></tr>
<tr><th id="246">246</th><td>   <em>unsigned</em> &amp; <dfn class="local col6 decl" id="1096SrcOpIdx1" title='SrcOpIdx1' data-type='unsigned int &amp;' data-ref="1096SrcOpIdx1">SrcOpIdx1</dfn>) <em>const</em>;</td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo21isBranchOffsetInRangeEjl" title='llvm::SIInstrInfo::isBranchOffsetInRange' data-ref="_ZNK4llvm11SIInstrInfo21isBranchOffsetInRangeEjl">isBranchOffsetInRange</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="1097BranchOpc" title='BranchOpc' data-type='unsigned int' data-ref="1097BranchOpc">BranchOpc</dfn>,</td></tr>
<tr><th id="249">249</th><td>                             <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col8 decl" id="1098BrOffset" title='BrOffset' data-type='int64_t' data-ref="1098BrOffset">BrOffset</dfn>) <em>const</em> override;</td></tr>
<tr><th id="250">250</th><td></td></tr>
<tr><th id="251">251</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="decl" id="_ZNK4llvm11SIInstrInfo18getBranchDestBlockERKNS_12MachineInstrE" title='llvm::SIInstrInfo::getBranchDestBlock' data-ref="_ZNK4llvm11SIInstrInfo18getBranchDestBlockERKNS_12MachineInstrE">getBranchDestBlock</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="1099MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1099MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="252">252</th><td></td></tr>
<tr><th id="253">253</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo20insertIndirectBranchERNS_17MachineBasicBlockES2_RKNS_8DebugLocElPNS_12RegScavengerE" title='llvm::SIInstrInfo::insertIndirectBranch' data-ref="_ZNK4llvm11SIInstrInfo20insertIndirectBranchERNS_17MachineBasicBlockES2_RKNS_8DebugLocElPNS_12RegScavengerE">insertIndirectBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="1100MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="1100MBB">MBB</dfn>,</td></tr>
<tr><th id="254">254</th><td>                                <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="1101NewDestBB" title='NewDestBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="1101NewDestBB">NewDestBB</dfn>,</td></tr>
<tr><th id="255">255</th><td>                                <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col2 decl" id="1102DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="1102DL">DL</dfn>,</td></tr>
<tr><th id="256">256</th><td>                                <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col3 decl" id="1103BrOffset" title='BrOffset' data-type='int64_t' data-ref="1103BrOffset">BrOffset</dfn>,</td></tr>
<tr><th id="257">257</th><td>                                <a class="type" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger">RegScavenger</a> *<dfn class="local col4 decl" id="1104RS" title='RS' data-type='llvm::RegScavenger *' data-ref="1104RS">RS</dfn> = <b>nullptr</b>) <em>const</em> override;</td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo17analyzeBranchImplERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERPS1_S7_RNS_15SmallVectorImp11750853" title='llvm::SIInstrInfo::analyzeBranchImpl' data-ref="_ZNK4llvm11SIInstrInfo17analyzeBranchImplERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERPS1_S7_RNS_15SmallVectorImp11750853">analyzeBranchImpl</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="1105MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="1105MBB">MBB</dfn>,</td></tr>
<tr><th id="260">260</th><td>                         <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="1106I" title='I' data-type='MachineBasicBlock::iterator' data-ref="1106I">I</dfn>,</td></tr>
<tr><th id="261">261</th><td>                         <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col7 decl" id="1107TBB" title='TBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="1107TBB">TBB</dfn>,</td></tr>
<tr><th id="262">262</th><td>                         <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col8 decl" id="1108FBB" title='FBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="1108FBB">FBB</dfn>,</td></tr>
<tr><th id="263">263</th><td>                         <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col9 decl" id="1109Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="1109Cond">Cond</dfn>,</td></tr>
<tr><th id="264">264</th><td>                         <em>bool</em> <dfn class="local col0 decl" id="1110AllowModify" title='AllowModify' data-type='bool' data-ref="1110AllowModify">AllowModify</dfn>) <em>const</em>;</td></tr>
<tr><th id="265">265</th><td></td></tr>
<tr><th id="266">266</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb" title='llvm::SIInstrInfo::analyzeBranch' data-ref="_ZNK4llvm11SIInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb">analyzeBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="1111MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="1111MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col2 decl" id="1112TBB" title='TBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="1112TBB">TBB</dfn>,</td></tr>
<tr><th id="267">267</th><td>                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col3 decl" id="1113FBB" title='FBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="1113FBB">FBB</dfn>,</td></tr>
<tr><th id="268">268</th><td>                     <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col4 decl" id="1114Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="1114Cond">Cond</dfn>,</td></tr>
<tr><th id="269">269</th><td>                     <em>bool</em> <dfn class="local col5 decl" id="1115AllowModify" title='AllowModify' data-type='bool' data-ref="1115AllowModify">AllowModify</dfn> = <b>false</b>) <em>const</em> override;</td></tr>
<tr><th id="270">270</th><td></td></tr>
<tr><th id="271">271</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo12removeBranchERNS_17MachineBasicBlockEPi" title='llvm::SIInstrInfo::removeBranch' data-ref="_ZNK4llvm11SIInstrInfo12removeBranchERNS_17MachineBasicBlockEPi">removeBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="1116MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="1116MBB">MBB</dfn>,</td></tr>
<tr><th id="272">272</th><td>                        <em>int</em> *<dfn class="local col7 decl" id="1117BytesRemoved" title='BytesRemoved' data-type='int *' data-ref="1117BytesRemoved">BytesRemoved</dfn> = <b>nullptr</b>) <em>const</em> override;</td></tr>
<tr><th id="273">273</th><td></td></tr>
<tr><th id="274">274</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi" title='llvm::SIInstrInfo::insertBranch' data-ref="_ZNK4llvm11SIInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi">insertBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="1118MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="1118MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="1119TBB" title='TBB' data-type='llvm::MachineBasicBlock *' data-ref="1119TBB">TBB</dfn>,</td></tr>
<tr><th id="275">275</th><td>                        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="1120FBB" title='FBB' data-type='llvm::MachineBasicBlock *' data-ref="1120FBB">FBB</dfn>, <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; <dfn class="local col1 decl" id="1121Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="1121Cond">Cond</dfn>,</td></tr>
<tr><th id="276">276</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col2 decl" id="1122DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="1122DL">DL</dfn>,</td></tr>
<tr><th id="277">277</th><td>                        <em>int</em> *<dfn class="local col3 decl" id="1123BytesAdded" title='BytesAdded' data-type='int *' data-ref="1123BytesAdded">BytesAdded</dfn> = <b>nullptr</b>) <em>const</em> override;</td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE" title='llvm::SIInstrInfo::reverseBranchCondition' data-ref="_ZNK4llvm11SIInstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE">reverseBranchCondition</dfn>(</td></tr>
<tr><th id="280">280</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col4 decl" id="1124Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="1124Cond">Cond</dfn>) <em>const</em> override;</td></tr>
<tr><th id="281">281</th><td></td></tr>
<tr><th id="282">282</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo15canInsertSelectERKNS_17MachineBasicBlockENS_8ArrayRefINS_14MachineOperandEEEjjRiS7_S7_" title='llvm::SIInstrInfo::canInsertSelect' data-ref="_ZNK4llvm11SIInstrInfo15canInsertSelectERKNS_17MachineBasicBlockENS_8ArrayRefINS_14MachineOperandEEEjjRiS7_S7_">canInsertSelect</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="1125MBB" title='MBB' data-type='const llvm::MachineBasicBlock &amp;' data-ref="1125MBB">MBB</dfn>,</td></tr>
<tr><th id="283">283</th><td>                       <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; <dfn class="local col6 decl" id="1126Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="1126Cond">Cond</dfn>,</td></tr>
<tr><th id="284">284</th><td>                       <em>unsigned</em> <dfn class="local col7 decl" id="1127TrueReg" title='TrueReg' data-type='unsigned int' data-ref="1127TrueReg">TrueReg</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="1128FalseReg" title='FalseReg' data-type='unsigned int' data-ref="1128FalseReg">FalseReg</dfn>,</td></tr>
<tr><th id="285">285</th><td>                       <em>int</em> &amp;<dfn class="local col9 decl" id="1129CondCycles" title='CondCycles' data-type='int &amp;' data-ref="1129CondCycles">CondCycles</dfn>,</td></tr>
<tr><th id="286">286</th><td>                       <em>int</em> &amp;<dfn class="local col0 decl" id="1130TrueCycles" title='TrueCycles' data-type='int &amp;' data-ref="1130TrueCycles">TrueCycles</dfn>, <em>int</em> &amp;<dfn class="local col1 decl" id="1131FalseCycles" title='FalseCycles' data-type='int &amp;' data-ref="1131FalseCycles">FalseCycles</dfn>) <em>const</em> override;</td></tr>
<tr><th id="287">287</th><td></td></tr>
<tr><th id="288">288</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo12insertSelectERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjNS_8ArrayRefINS_14MachineOperandEEEjj" title='llvm::SIInstrInfo::insertSelect' data-ref="_ZNK4llvm11SIInstrInfo12insertSelectERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjNS_8ArrayRefINS_14MachineOperandEEEjj">insertSelect</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="1132MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="1132MBB">MBB</dfn>,</td></tr>
<tr><th id="289">289</th><td>                    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col3 decl" id="1133I" title='I' data-type='MachineBasicBlock::iterator' data-ref="1133I">I</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col4 decl" id="1134DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="1134DL">DL</dfn>,</td></tr>
<tr><th id="290">290</th><td>                    <em>unsigned</em> <dfn class="local col5 decl" id="1135DstReg" title='DstReg' data-type='unsigned int' data-ref="1135DstReg">DstReg</dfn>, <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; <dfn class="local col6 decl" id="1136Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="1136Cond">Cond</dfn>,</td></tr>
<tr><th id="291">291</th><td>                    <em>unsigned</em> <dfn class="local col7 decl" id="1137TrueReg" title='TrueReg' data-type='unsigned int' data-ref="1137TrueReg">TrueReg</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="1138FalseReg" title='FalseReg' data-type='unsigned int' data-ref="1138FalseReg">FalseReg</dfn>) <em>const</em> override;</td></tr>
<tr><th id="292">292</th><td></td></tr>
<tr><th id="293">293</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo18insertVectorSelectERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjNS_8ArrayRe15489208" title='llvm::SIInstrInfo::insertVectorSelect' data-ref="_ZNK4llvm11SIInstrInfo18insertVectorSelectERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjNS_8ArrayRe15489208">insertVectorSelect</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="1139MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="1139MBB">MBB</dfn>,</td></tr>
<tr><th id="294">294</th><td>                          <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="1140I" title='I' data-type='MachineBasicBlock::iterator' data-ref="1140I">I</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col1 decl" id="1141DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="1141DL">DL</dfn>,</td></tr>
<tr><th id="295">295</th><td>                          <em>unsigned</em> <dfn class="local col2 decl" id="1142DstReg" title='DstReg' data-type='unsigned int' data-ref="1142DstReg">DstReg</dfn>, <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; <dfn class="local col3 decl" id="1143Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="1143Cond">Cond</dfn>,</td></tr>
<tr><th id="296">296</th><td>                          <em>unsigned</em> <dfn class="local col4 decl" id="1144TrueReg" title='TrueReg' data-type='unsigned int' data-ref="1144TrueReg">TrueReg</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="1145FalseReg" title='FalseReg' data-type='unsigned int' data-ref="1145FalseReg">FalseReg</dfn>) <em>const</em>;</td></tr>
<tr><th id="297">297</th><td></td></tr>
<tr><th id="298">298</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo34getAddressSpaceForPseudoSourceKindEj" title='llvm::SIInstrInfo::getAddressSpaceForPseudoSourceKind' data-ref="_ZNK4llvm11SIInstrInfo34getAddressSpaceForPseudoSourceKindEj">getAddressSpaceForPseudoSourceKind</dfn>(</td></tr>
<tr><th id="299">299</th><td>             <em>unsigned</em> <dfn class="local col6 decl" id="1146Kind" title='Kind' data-type='unsigned int' data-ref="1146Kind">Kind</dfn>) <em>const</em> override;</td></tr>
<tr><th id="300">300</th><td></td></tr>
<tr><th id="301">301</th><td>  <em>bool</em></td></tr>
<tr><th id="302">302</th><td>  <dfn class="decl" id="_ZNK4llvm11SIInstrInfo31areMemAccessesTriviallyDisjointERKNS_12MachineInstrES3_PNS_9AAResultsE" title='llvm::SIInstrInfo::areMemAccessesTriviallyDisjoint' data-ref="_ZNK4llvm11SIInstrInfo31areMemAccessesTriviallyDisjointERKNS_12MachineInstrES3_PNS_9AAResultsE">areMemAccessesTriviallyDisjoint</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="1147MIa" title='MIa' data-type='const llvm::MachineInstr &amp;' data-ref="1147MIa">MIa</dfn>,</td></tr>
<tr><th id="303">303</th><td>                                  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="1148MIb" title='MIb' data-type='const llvm::MachineInstr &amp;' data-ref="1148MIb">MIb</dfn>,</td></tr>
<tr><th id="304">304</th><td>                                  <a class="typedef" href="../../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AliasAnalysis" title='llvm::AliasAnalysis' data-type='llvm::AAResults' data-ref="llvm::AliasAnalysis">AliasAnalysis</a> *<dfn class="local col9 decl" id="1149AA" title='AA' data-type='AliasAnalysis *' data-ref="1149AA">AA</dfn> = <b>nullptr</b>) <em>const</em> override;</td></tr>
<tr><th id="305">305</th><td></td></tr>
<tr><th id="306">306</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo14isFoldableCopyERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isFoldableCopy' data-ref="_ZNK4llvm11SIInstrInfo14isFoldableCopyERKNS_12MachineInstrE">isFoldableCopy</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="1150MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1150MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="307">307</th><td></td></tr>
<tr><th id="308">308</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo13FoldImmediateERNS_12MachineInstrES2_jPNS_19MachineRegisterInfoE" title='llvm::SIInstrInfo::FoldImmediate' data-ref="_ZNK4llvm11SIInstrInfo13FoldImmediateERNS_12MachineInstrES2_jPNS_19MachineRegisterInfoE">FoldImmediate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="1151UseMI" title='UseMI' data-type='llvm::MachineInstr &amp;' data-ref="1151UseMI">UseMI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="1152DefMI" title='DefMI' data-type='llvm::MachineInstr &amp;' data-ref="1152DefMI">DefMI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="1153Reg" title='Reg' data-type='unsigned int' data-ref="1153Reg">Reg</dfn>,</td></tr>
<tr><th id="309">309</th><td>                     <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col4 decl" id="1154MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="1154MRI">MRI</dfn>) <em>const</em> final;</td></tr>
<tr><th id="310">310</th><td></td></tr>
<tr><th id="311">311</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm11SIInstrInfo27getMachineCSELookAheadLimitEv" title='llvm::SIInstrInfo::getMachineCSELookAheadLimit' data-ref="_ZNK4llvm11SIInstrInfo27getMachineCSELookAheadLimitEv">getMachineCSELookAheadLimit</dfn>() <em>const</em> override { <b>return</b> <var>500</var>; }</td></tr>
<tr><th id="312">312</th><td></td></tr>
<tr><th id="313">313</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="decl" id="_ZNK4llvm11SIInstrInfo21convertToThreeAddressERNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEERNS_12M10665416" title='llvm::SIInstrInfo::convertToThreeAddress' data-ref="_ZNK4llvm11SIInstrInfo21convertToThreeAddressERNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEERNS_12M10665416">convertToThreeAddress</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::iterator" title='llvm::MachineFunction::iterator' data-type='BasicBlockListType::iterator' data-ref="llvm::MachineFunction::iterator">iterator</a> &amp;<dfn class="local col5 decl" id="1155MBB" title='MBB' data-type='MachineFunction::iterator &amp;' data-ref="1155MBB">MBB</dfn>,</td></tr>
<tr><th id="314">314</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="1156MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="1156MI">MI</dfn>,</td></tr>
<tr><th id="315">315</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::LiveVariables" title='llvm::LiveVariables' data-ref="llvm::LiveVariables">LiveVariables</a> *<dfn class="local col7 decl" id="1157LV" title='LV' data-type='llvm::LiveVariables *' data-ref="1157LV">LV</dfn>) <em>const</em> override;</td></tr>
<tr><th id="316">316</th><td></td></tr>
<tr><th id="317">317</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo20isSchedulingBoundaryERKNS_12MachineInstrEPKNS_17MachineBasicBlockERKNS_15MachineFunctionE" title='llvm::SIInstrInfo::isSchedulingBoundary' data-ref="_ZNK4llvm11SIInstrInfo20isSchedulingBoundaryERKNS_12MachineInstrEPKNS_17MachineBasicBlockERKNS_15MachineFunctionE">isSchedulingBoundary</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="1158MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1158MI">MI</dfn>,</td></tr>
<tr><th id="318">318</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="1159MBB" title='MBB' data-type='const llvm::MachineBasicBlock *' data-ref="1159MBB">MBB</dfn>,</td></tr>
<tr><th id="319">319</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="1160MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="1160MF">MF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def" id="_ZN4llvm11SIInstrInfo6isSALUERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isSALU' data-ref="_ZN4llvm11SIInstrInfo6isSALUERKNS_12MachineInstrE">isSALU</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="1161MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1161MI">MI</dfn>) {</td></tr>
<tr><th id="322">322</th><td>    <b>return</b> <a class="local col1 ref" href="#1161MI" title='MI' data-ref="1161MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::SALU" title='llvm::SIInstrFlags::SALU' data-ref="llvm::SIInstrFlags::SALU">SALU</a>;</td></tr>
<tr><th id="323">323</th><td>  }</td></tr>
<tr><th id="324">324</th><td></td></tr>
<tr><th id="325">325</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm11SIInstrInfo6isSALUEt" title='llvm::SIInstrInfo::isSALU' data-ref="_ZNK4llvm11SIInstrInfo6isSALUEt">isSALU</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col2 decl" id="1162Opcode" title='Opcode' data-type='uint16_t' data-ref="1162Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="326">326</th><td>    <b>return</b> get(Opcode).TSFlags &amp; SIInstrFlags::SALU;</td></tr>
<tr><th id="327">327</th><td>  }</td></tr>
<tr><th id="328">328</th><td></td></tr>
<tr><th id="329">329</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def" id="_ZN4llvm11SIInstrInfo6isVALUERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isVALU' data-ref="_ZN4llvm11SIInstrInfo6isVALUERKNS_12MachineInstrE">isVALU</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="1163MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1163MI">MI</dfn>) {</td></tr>
<tr><th id="330">330</th><td>    <b>return</b> <a class="local col3 ref" href="#1163MI" title='MI' data-ref="1163MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::VALU" title='llvm::SIInstrFlags::VALU' data-ref="llvm::SIInstrFlags::VALU">VALU</a>;</td></tr>
<tr><th id="331">331</th><td>  }</td></tr>
<tr><th id="332">332</th><td></td></tr>
<tr><th id="333">333</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm11SIInstrInfo6isVALUEt" title='llvm::SIInstrInfo::isVALU' data-ref="_ZNK4llvm11SIInstrInfo6isVALUEt">isVALU</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col4 decl" id="1164Opcode" title='Opcode' data-type='uint16_t' data-ref="1164Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="334">334</th><td>    <b>return</b> get(Opcode).TSFlags &amp; SIInstrFlags::VALU;</td></tr>
<tr><th id="335">335</th><td>  }</td></tr>
<tr><th id="336">336</th><td></td></tr>
<tr><th id="337">337</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def" id="_ZN4llvm11SIInstrInfo6isVMEMERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isVMEM' data-ref="_ZN4llvm11SIInstrInfo6isVMEMERKNS_12MachineInstrE">isVMEM</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="1165MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1165MI">MI</dfn>) {</td></tr>
<tr><th id="338">338</th><td>    <b>return</b> <a class="member" href="#_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isMUBUF' data-ref="_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE">isMUBUF</a>(<a class="local col5 ref" href="#1165MI" title='MI' data-ref="1165MI">MI</a>) || <a class="member" href="#_ZN4llvm11SIInstrInfo7isMTBUFERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isMTBUF' data-ref="_ZN4llvm11SIInstrInfo7isMTBUFERKNS_12MachineInstrE">isMTBUF</a>(<a class="local col5 ref" href="#1165MI" title='MI' data-ref="1165MI">MI</a>) || <a class="member" href="#_ZN4llvm11SIInstrInfo6isMIMGERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isMIMG' data-ref="_ZN4llvm11SIInstrInfo6isMIMGERKNS_12MachineInstrE">isMIMG</a>(<a class="local col5 ref" href="#1165MI" title='MI' data-ref="1165MI">MI</a>);</td></tr>
<tr><th id="339">339</th><td>  }</td></tr>
<tr><th id="340">340</th><td></td></tr>
<tr><th id="341">341</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm11SIInstrInfo6isVMEMEt" title='llvm::SIInstrInfo::isVMEM' data-ref="_ZNK4llvm11SIInstrInfo6isVMEMEt">isVMEM</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col6 decl" id="1166Opcode" title='Opcode' data-type='uint16_t' data-ref="1166Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="342">342</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm11SIInstrInfo7isMUBUFEt" title='llvm::SIInstrInfo::isMUBUF' data-ref="_ZNK4llvm11SIInstrInfo7isMUBUFEt">isMUBUF</a>(<a class="local col6 ref" href="#1166Opcode" title='Opcode' data-ref="1166Opcode">Opcode</a>) || <a class="member" href="#_ZNK4llvm11SIInstrInfo7isMTBUFEt" title='llvm::SIInstrInfo::isMTBUF' data-ref="_ZNK4llvm11SIInstrInfo7isMTBUFEt">isMTBUF</a>(<a class="local col6 ref" href="#1166Opcode" title='Opcode' data-ref="1166Opcode">Opcode</a>) || <a class="member" href="#_ZNK4llvm11SIInstrInfo6isMIMGEt" title='llvm::SIInstrInfo::isMIMG' data-ref="_ZNK4llvm11SIInstrInfo6isMIMGEt">isMIMG</a>(<a class="local col6 ref" href="#1166Opcode" title='Opcode' data-ref="1166Opcode">Opcode</a>);</td></tr>
<tr><th id="343">343</th><td>  }</td></tr>
<tr><th id="344">344</th><td></td></tr>
<tr><th id="345">345</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def" id="_ZN4llvm11SIInstrInfo6isSOP1ERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isSOP1' data-ref="_ZN4llvm11SIInstrInfo6isSOP1ERKNS_12MachineInstrE">isSOP1</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="1167MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1167MI">MI</dfn>) {</td></tr>
<tr><th id="346">346</th><td>    <b>return</b> <a class="local col7 ref" href="#1167MI" title='MI' data-ref="1167MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::SOP1" title='llvm::SIInstrFlags::SOP1' data-ref="llvm::SIInstrFlags::SOP1">SOP1</a>;</td></tr>
<tr><th id="347">347</th><td>  }</td></tr>
<tr><th id="348">348</th><td></td></tr>
<tr><th id="349">349</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm11SIInstrInfo6isSOP1Et" title='llvm::SIInstrInfo::isSOP1' data-ref="_ZNK4llvm11SIInstrInfo6isSOP1Et">isSOP1</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col8 decl" id="1168Opcode" title='Opcode' data-type='uint16_t' data-ref="1168Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="350">350</th><td>    <b>return</b> get(Opcode).TSFlags &amp; SIInstrFlags::SOP1;</td></tr>
<tr><th id="351">351</th><td>  }</td></tr>
<tr><th id="352">352</th><td></td></tr>
<tr><th id="353">353</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def" id="_ZN4llvm11SIInstrInfo6isSOP2ERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isSOP2' data-ref="_ZN4llvm11SIInstrInfo6isSOP2ERKNS_12MachineInstrE">isSOP2</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="1169MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1169MI">MI</dfn>) {</td></tr>
<tr><th id="354">354</th><td>    <b>return</b> <a class="local col9 ref" href="#1169MI" title='MI' data-ref="1169MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::SOP2" title='llvm::SIInstrFlags::SOP2' data-ref="llvm::SIInstrFlags::SOP2">SOP2</a>;</td></tr>
<tr><th id="355">355</th><td>  }</td></tr>
<tr><th id="356">356</th><td></td></tr>
<tr><th id="357">357</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm11SIInstrInfo6isSOP2Et" title='llvm::SIInstrInfo::isSOP2' data-ref="_ZNK4llvm11SIInstrInfo6isSOP2Et">isSOP2</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col0 decl" id="1170Opcode" title='Opcode' data-type='uint16_t' data-ref="1170Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="358">358</th><td>    <b>return</b> get(Opcode).TSFlags &amp; SIInstrFlags::SOP2;</td></tr>
<tr><th id="359">359</th><td>  }</td></tr>
<tr><th id="360">360</th><td></td></tr>
<tr><th id="361">361</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def" id="_ZN4llvm11SIInstrInfo6isSOPCERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isSOPC' data-ref="_ZN4llvm11SIInstrInfo6isSOPCERKNS_12MachineInstrE">isSOPC</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="1171MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1171MI">MI</dfn>) {</td></tr>
<tr><th id="362">362</th><td>    <b>return</b> <a class="local col1 ref" href="#1171MI" title='MI' data-ref="1171MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::SOPC" title='llvm::SIInstrFlags::SOPC' data-ref="llvm::SIInstrFlags::SOPC">SOPC</a>;</td></tr>
<tr><th id="363">363</th><td>  }</td></tr>
<tr><th id="364">364</th><td></td></tr>
<tr><th id="365">365</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm11SIInstrInfo6isSOPCEt" title='llvm::SIInstrInfo::isSOPC' data-ref="_ZNK4llvm11SIInstrInfo6isSOPCEt">isSOPC</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col2 decl" id="1172Opcode" title='Opcode' data-type='uint16_t' data-ref="1172Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="366">366</th><td>    <b>return</b> get(Opcode).TSFlags &amp; SIInstrFlags::SOPC;</td></tr>
<tr><th id="367">367</th><td>  }</td></tr>
<tr><th id="368">368</th><td></td></tr>
<tr><th id="369">369</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def" id="_ZN4llvm11SIInstrInfo6isSOPKERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isSOPK' data-ref="_ZN4llvm11SIInstrInfo6isSOPKERKNS_12MachineInstrE">isSOPK</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="1173MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1173MI">MI</dfn>) {</td></tr>
<tr><th id="370">370</th><td>    <b>return</b> <a class="local col3 ref" href="#1173MI" title='MI' data-ref="1173MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::SOPK" title='llvm::SIInstrFlags::SOPK' data-ref="llvm::SIInstrFlags::SOPK">SOPK</a>;</td></tr>
<tr><th id="371">371</th><td>  }</td></tr>
<tr><th id="372">372</th><td></td></tr>
<tr><th id="373">373</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm11SIInstrInfo6isSOPKEt" title='llvm::SIInstrInfo::isSOPK' data-ref="_ZNK4llvm11SIInstrInfo6isSOPKEt">isSOPK</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col4 decl" id="1174Opcode" title='Opcode' data-type='uint16_t' data-ref="1174Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="374">374</th><td>    <b>return</b> get(Opcode).TSFlags &amp; SIInstrFlags::SOPK;</td></tr>
<tr><th id="375">375</th><td>  }</td></tr>
<tr><th id="376">376</th><td></td></tr>
<tr><th id="377">377</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def" id="_ZN4llvm11SIInstrInfo6isSOPPERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isSOPP' data-ref="_ZN4llvm11SIInstrInfo6isSOPPERKNS_12MachineInstrE">isSOPP</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="1175MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1175MI">MI</dfn>) {</td></tr>
<tr><th id="378">378</th><td>    <b>return</b> <a class="local col5 ref" href="#1175MI" title='MI' data-ref="1175MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::SOPP" title='llvm::SIInstrFlags::SOPP' data-ref="llvm::SIInstrFlags::SOPP">SOPP</a>;</td></tr>
<tr><th id="379">379</th><td>  }</td></tr>
<tr><th id="380">380</th><td></td></tr>
<tr><th id="381">381</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm11SIInstrInfo6isSOPPEt" title='llvm::SIInstrInfo::isSOPP' data-ref="_ZNK4llvm11SIInstrInfo6isSOPPEt">isSOPP</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col6 decl" id="1176Opcode" title='Opcode' data-type='uint16_t' data-ref="1176Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="382">382</th><td>    <b>return</b> get(Opcode).TSFlags &amp; SIInstrFlags::SOPP;</td></tr>
<tr><th id="383">383</th><td>  }</td></tr>
<tr><th id="384">384</th><td></td></tr>
<tr><th id="385">385</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def" id="_ZN4llvm11SIInstrInfo8isPackedERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isPacked' data-ref="_ZN4llvm11SIInstrInfo8isPackedERKNS_12MachineInstrE">isPacked</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="1177MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1177MI">MI</dfn>) {</td></tr>
<tr><th id="386">386</th><td>    <b>return</b> <a class="local col7 ref" href="#1177MI" title='MI' data-ref="1177MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::IsPacked" title='llvm::SIInstrFlags::IsPacked' data-ref="llvm::SIInstrFlags::IsPacked">IsPacked</a>;</td></tr>
<tr><th id="387">387</th><td>  }</td></tr>
<tr><th id="388">388</th><td></td></tr>
<tr><th id="389">389</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm11SIInstrInfo8isPackedEt" title='llvm::SIInstrInfo::isPacked' data-ref="_ZNK4llvm11SIInstrInfo8isPackedEt">isPacked</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col8 decl" id="1178Opcode" title='Opcode' data-type='uint16_t' data-ref="1178Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="390">390</th><td>    <b>return</b> get(Opcode).TSFlags &amp; SIInstrFlags::IsPacked;</td></tr>
<tr><th id="391">391</th><td>  }</td></tr>
<tr><th id="392">392</th><td></td></tr>
<tr><th id="393">393</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def" id="_ZN4llvm11SIInstrInfo6isVOP1ERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isVOP1' data-ref="_ZN4llvm11SIInstrInfo6isVOP1ERKNS_12MachineInstrE">isVOP1</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="1179MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1179MI">MI</dfn>) {</td></tr>
<tr><th id="394">394</th><td>    <b>return</b> <a class="local col9 ref" href="#1179MI" title='MI' data-ref="1179MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::VOP1" title='llvm::SIInstrFlags::VOP1' data-ref="llvm::SIInstrFlags::VOP1">VOP1</a>;</td></tr>
<tr><th id="395">395</th><td>  }</td></tr>
<tr><th id="396">396</th><td></td></tr>
<tr><th id="397">397</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm11SIInstrInfo6isVOP1Et" title='llvm::SIInstrInfo::isVOP1' data-ref="_ZNK4llvm11SIInstrInfo6isVOP1Et">isVOP1</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col0 decl" id="1180Opcode" title='Opcode' data-type='uint16_t' data-ref="1180Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="398">398</th><td>    <b>return</b> get(Opcode).TSFlags &amp; SIInstrFlags::VOP1;</td></tr>
<tr><th id="399">399</th><td>  }</td></tr>
<tr><th id="400">400</th><td></td></tr>
<tr><th id="401">401</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def" id="_ZN4llvm11SIInstrInfo6isVOP2ERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isVOP2' data-ref="_ZN4llvm11SIInstrInfo6isVOP2ERKNS_12MachineInstrE">isVOP2</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="1181MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1181MI">MI</dfn>) {</td></tr>
<tr><th id="402">402</th><td>    <b>return</b> <a class="local col1 ref" href="#1181MI" title='MI' data-ref="1181MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::VOP2" title='llvm::SIInstrFlags::VOP2' data-ref="llvm::SIInstrFlags::VOP2">VOP2</a>;</td></tr>
<tr><th id="403">403</th><td>  }</td></tr>
<tr><th id="404">404</th><td></td></tr>
<tr><th id="405">405</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm11SIInstrInfo6isVOP2Et" title='llvm::SIInstrInfo::isVOP2' data-ref="_ZNK4llvm11SIInstrInfo6isVOP2Et">isVOP2</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col2 decl" id="1182Opcode" title='Opcode' data-type='uint16_t' data-ref="1182Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="406">406</th><td>    <b>return</b> get(Opcode).TSFlags &amp; SIInstrFlags::VOP2;</td></tr>
<tr><th id="407">407</th><td>  }</td></tr>
<tr><th id="408">408</th><td></td></tr>
<tr><th id="409">409</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def" id="_ZN4llvm11SIInstrInfo6isVOP3ERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isVOP3' data-ref="_ZN4llvm11SIInstrInfo6isVOP3ERKNS_12MachineInstrE">isVOP3</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="1183MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1183MI">MI</dfn>) {</td></tr>
<tr><th id="410">410</th><td>    <b>return</b> <a class="local col3 ref" href="#1183MI" title='MI' data-ref="1183MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::VOP3" title='llvm::SIInstrFlags::VOP3' data-ref="llvm::SIInstrFlags::VOP3">VOP3</a>;</td></tr>
<tr><th id="411">411</th><td>  }</td></tr>
<tr><th id="412">412</th><td></td></tr>
<tr><th id="413">413</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm11SIInstrInfo6isVOP3Et" title='llvm::SIInstrInfo::isVOP3' data-ref="_ZNK4llvm11SIInstrInfo6isVOP3Et">isVOP3</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col4 decl" id="1184Opcode" title='Opcode' data-type='uint16_t' data-ref="1184Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="414">414</th><td>    <b>return</b> get(Opcode).TSFlags &amp; SIInstrFlags::VOP3;</td></tr>
<tr><th id="415">415</th><td>  }</td></tr>
<tr><th id="416">416</th><td></td></tr>
<tr><th id="417">417</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def" id="_ZN4llvm11SIInstrInfo6isSDWAERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isSDWA' data-ref="_ZN4llvm11SIInstrInfo6isSDWAERKNS_12MachineInstrE">isSDWA</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="1185MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1185MI">MI</dfn>) {</td></tr>
<tr><th id="418">418</th><td>    <b>return</b> <a class="local col5 ref" href="#1185MI" title='MI' data-ref="1185MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::SDWA" title='llvm::SIInstrFlags::SDWA' data-ref="llvm::SIInstrFlags::SDWA">SDWA</a>;</td></tr>
<tr><th id="419">419</th><td>  }</td></tr>
<tr><th id="420">420</th><td></td></tr>
<tr><th id="421">421</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm11SIInstrInfo6isSDWAEt" title='llvm::SIInstrInfo::isSDWA' data-ref="_ZNK4llvm11SIInstrInfo6isSDWAEt">isSDWA</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col6 decl" id="1186Opcode" title='Opcode' data-type='uint16_t' data-ref="1186Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="422">422</th><td>    <b>return</b> get(Opcode).TSFlags &amp; SIInstrFlags::SDWA;</td></tr>
<tr><th id="423">423</th><td>  }</td></tr>
<tr><th id="424">424</th><td></td></tr>
<tr><th id="425">425</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def" id="_ZN4llvm11SIInstrInfo6isVOPCERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isVOPC' data-ref="_ZN4llvm11SIInstrInfo6isVOPCERKNS_12MachineInstrE">isVOPC</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="1187MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1187MI">MI</dfn>) {</td></tr>
<tr><th id="426">426</th><td>    <b>return</b> <a class="local col7 ref" href="#1187MI" title='MI' data-ref="1187MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::VOPC" title='llvm::SIInstrFlags::VOPC' data-ref="llvm::SIInstrFlags::VOPC">VOPC</a>;</td></tr>
<tr><th id="427">427</th><td>  }</td></tr>
<tr><th id="428">428</th><td></td></tr>
<tr><th id="429">429</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm11SIInstrInfo6isVOPCEt" title='llvm::SIInstrInfo::isVOPC' data-ref="_ZNK4llvm11SIInstrInfo6isVOPCEt">isVOPC</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col8 decl" id="1188Opcode" title='Opcode' data-type='uint16_t' data-ref="1188Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="430">430</th><td>    <b>return</b> get(Opcode).TSFlags &amp; SIInstrFlags::VOPC;</td></tr>
<tr><th id="431">431</th><td>  }</td></tr>
<tr><th id="432">432</th><td></td></tr>
<tr><th id="433">433</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def" id="_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isMUBUF' data-ref="_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE">isMUBUF</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="1189MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1189MI">MI</dfn>) {</td></tr>
<tr><th id="434">434</th><td>    <b>return</b> <a class="local col9 ref" href="#1189MI" title='MI' data-ref="1189MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::MUBUF" title='llvm::SIInstrFlags::MUBUF' data-ref="llvm::SIInstrFlags::MUBUF">MUBUF</a>;</td></tr>
<tr><th id="435">435</th><td>  }</td></tr>
<tr><th id="436">436</th><td></td></tr>
<tr><th id="437">437</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm11SIInstrInfo7isMUBUFEt" title='llvm::SIInstrInfo::isMUBUF' data-ref="_ZNK4llvm11SIInstrInfo7isMUBUFEt">isMUBUF</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col0 decl" id="1190Opcode" title='Opcode' data-type='uint16_t' data-ref="1190Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="438">438</th><td>    <b>return</b> get(Opcode).TSFlags &amp; SIInstrFlags::MUBUF;</td></tr>
<tr><th id="439">439</th><td>  }</td></tr>
<tr><th id="440">440</th><td></td></tr>
<tr><th id="441">441</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def" id="_ZN4llvm11SIInstrInfo7isMTBUFERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isMTBUF' data-ref="_ZN4llvm11SIInstrInfo7isMTBUFERKNS_12MachineInstrE">isMTBUF</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="1191MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1191MI">MI</dfn>) {</td></tr>
<tr><th id="442">442</th><td>    <b>return</b> <a class="local col1 ref" href="#1191MI" title='MI' data-ref="1191MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::MTBUF" title='llvm::SIInstrFlags::MTBUF' data-ref="llvm::SIInstrFlags::MTBUF">MTBUF</a>;</td></tr>
<tr><th id="443">443</th><td>  }</td></tr>
<tr><th id="444">444</th><td></td></tr>
<tr><th id="445">445</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm11SIInstrInfo7isMTBUFEt" title='llvm::SIInstrInfo::isMTBUF' data-ref="_ZNK4llvm11SIInstrInfo7isMTBUFEt">isMTBUF</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col2 decl" id="1192Opcode" title='Opcode' data-type='uint16_t' data-ref="1192Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="446">446</th><td>    <b>return</b> get(Opcode).TSFlags &amp; SIInstrFlags::MTBUF;</td></tr>
<tr><th id="447">447</th><td>  }</td></tr>
<tr><th id="448">448</th><td></td></tr>
<tr><th id="449">449</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def" id="_ZN4llvm11SIInstrInfo6isSMRDERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isSMRD' data-ref="_ZN4llvm11SIInstrInfo6isSMRDERKNS_12MachineInstrE">isSMRD</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="1193MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1193MI">MI</dfn>) {</td></tr>
<tr><th id="450">450</th><td>    <b>return</b> <a class="local col3 ref" href="#1193MI" title='MI' data-ref="1193MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::SMRD" title='llvm::SIInstrFlags::SMRD' data-ref="llvm::SIInstrFlags::SMRD">SMRD</a>;</td></tr>
<tr><th id="451">451</th><td>  }</td></tr>
<tr><th id="452">452</th><td></td></tr>
<tr><th id="453">453</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm11SIInstrInfo6isSMRDEt" title='llvm::SIInstrInfo::isSMRD' data-ref="_ZNK4llvm11SIInstrInfo6isSMRDEt">isSMRD</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col4 decl" id="1194Opcode" title='Opcode' data-type='uint16_t' data-ref="1194Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="454">454</th><td>    <b>return</b> get(Opcode).TSFlags &amp; SIInstrFlags::SMRD;</td></tr>
<tr><th id="455">455</th><td>  }</td></tr>
<tr><th id="456">456</th><td></td></tr>
<tr><th id="457">457</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo12isBufferSMRDERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isBufferSMRD' data-ref="_ZNK4llvm11SIInstrInfo12isBufferSMRDERKNS_12MachineInstrE">isBufferSMRD</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="1195MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1195MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="458">458</th><td></td></tr>
<tr><th id="459">459</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def" id="_ZN4llvm11SIInstrInfo4isDSERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isDS' data-ref="_ZN4llvm11SIInstrInfo4isDSERKNS_12MachineInstrE">isDS</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="1196MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1196MI">MI</dfn>) {</td></tr>
<tr><th id="460">460</th><td>    <b>return</b> <a class="local col6 ref" href="#1196MI" title='MI' data-ref="1196MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::DS" title='llvm::SIInstrFlags::DS' data-ref="llvm::SIInstrFlags::DS">DS</a>;</td></tr>
<tr><th id="461">461</th><td>  }</td></tr>
<tr><th id="462">462</th><td></td></tr>
<tr><th id="463">463</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm11SIInstrInfo4isDSEt" title='llvm::SIInstrInfo::isDS' data-ref="_ZNK4llvm11SIInstrInfo4isDSEt">isDS</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col7 decl" id="1197Opcode" title='Opcode' data-type='uint16_t' data-ref="1197Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="464">464</th><td>    <b>return</b> get(Opcode).TSFlags &amp; SIInstrFlags::DS;</td></tr>
<tr><th id="465">465</th><td>  }</td></tr>
<tr><th id="466">466</th><td></td></tr>
<tr><th id="467">467</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo11isAlwaysGDSEt" title='llvm::SIInstrInfo::isAlwaysGDS' data-ref="_ZNK4llvm11SIInstrInfo11isAlwaysGDSEt">isAlwaysGDS</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col8 decl" id="1198Opcode" title='Opcode' data-type='uint16_t' data-ref="1198Opcode">Opcode</dfn>) <em>const</em>;</td></tr>
<tr><th id="468">468</th><td></td></tr>
<tr><th id="469">469</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def" id="_ZN4llvm11SIInstrInfo6isMIMGERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isMIMG' data-ref="_ZN4llvm11SIInstrInfo6isMIMGERKNS_12MachineInstrE">isMIMG</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="1199MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1199MI">MI</dfn>) {</td></tr>
<tr><th id="470">470</th><td>    <b>return</b> <a class="local col9 ref" href="#1199MI" title='MI' data-ref="1199MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::MIMG" title='llvm::SIInstrFlags::MIMG' data-ref="llvm::SIInstrFlags::MIMG">MIMG</a>;</td></tr>
<tr><th id="471">471</th><td>  }</td></tr>
<tr><th id="472">472</th><td></td></tr>
<tr><th id="473">473</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm11SIInstrInfo6isMIMGEt" title='llvm::SIInstrInfo::isMIMG' data-ref="_ZNK4llvm11SIInstrInfo6isMIMGEt">isMIMG</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col0 decl" id="1200Opcode" title='Opcode' data-type='uint16_t' data-ref="1200Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="474">474</th><td>    <b>return</b> get(Opcode).TSFlags &amp; SIInstrFlags::MIMG;</td></tr>
<tr><th id="475">475</th><td>  }</td></tr>
<tr><th id="476">476</th><td></td></tr>
<tr><th id="477">477</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def" id="_ZN4llvm11SIInstrInfo9isGather4ERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isGather4' data-ref="_ZN4llvm11SIInstrInfo9isGather4ERKNS_12MachineInstrE">isGather4</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="1201MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1201MI">MI</dfn>) {</td></tr>
<tr><th id="478">478</th><td>    <b>return</b> <a class="local col1 ref" href="#1201MI" title='MI' data-ref="1201MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::Gather4" title='llvm::SIInstrFlags::Gather4' data-ref="llvm::SIInstrFlags::Gather4">Gather4</a>;</td></tr>
<tr><th id="479">479</th><td>  }</td></tr>
<tr><th id="480">480</th><td></td></tr>
<tr><th id="481">481</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm11SIInstrInfo9isGather4Et" title='llvm::SIInstrInfo::isGather4' data-ref="_ZNK4llvm11SIInstrInfo9isGather4Et">isGather4</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col2 decl" id="1202Opcode" title='Opcode' data-type='uint16_t' data-ref="1202Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="482">482</th><td>    <b>return</b> get(Opcode).TSFlags &amp; SIInstrFlags::Gather4;</td></tr>
<tr><th id="483">483</th><td>  }</td></tr>
<tr><th id="484">484</th><td></td></tr>
<tr><th id="485">485</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def" id="_ZN4llvm11SIInstrInfo6isFLATERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isFLAT' data-ref="_ZN4llvm11SIInstrInfo6isFLATERKNS_12MachineInstrE">isFLAT</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="1203MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1203MI">MI</dfn>) {</td></tr>
<tr><th id="486">486</th><td>    <b>return</b> <a class="local col3 ref" href="#1203MI" title='MI' data-ref="1203MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::FLAT" title='llvm::SIInstrFlags::FLAT' data-ref="llvm::SIInstrFlags::FLAT">FLAT</a>;</td></tr>
<tr><th id="487">487</th><td>  }</td></tr>
<tr><th id="488">488</th><td></td></tr>
<tr><th id="489">489</th><td>  <i>// Is a FLAT encoded instruction which accesses a specific segment,</i></td></tr>
<tr><th id="490">490</th><td><i>  // i.e. global_* or scratch_*.</i></td></tr>
<tr><th id="491">491</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def" id="_ZN4llvm11SIInstrInfo21isSegmentSpecificFLATERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isSegmentSpecificFLAT' data-ref="_ZN4llvm11SIInstrInfo21isSegmentSpecificFLATERKNS_12MachineInstrE">isSegmentSpecificFLAT</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="1204MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1204MI">MI</dfn>) {</td></tr>
<tr><th id="492">492</th><td>    <em>auto</em> <dfn class="local col5 decl" id="1205Flags" title='Flags' data-type='unsigned long' data-ref="1205Flags">Flags</dfn> = <a class="local col4 ref" href="#1204MI" title='MI' data-ref="1204MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a>;</td></tr>
<tr><th id="493">493</th><td>    <b>return</b> (<a class="local col5 ref" href="#1205Flags" title='Flags' data-ref="1205Flags">Flags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::FLAT" title='llvm::SIInstrFlags::FLAT' data-ref="llvm::SIInstrFlags::FLAT">FLAT</a>) &amp;&amp; !(<a class="local col5 ref" href="#1205Flags" title='Flags' data-ref="1205Flags">Flags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::LGKM_CNT" title='llvm::SIInstrFlags::LGKM_CNT' data-ref="llvm::SIInstrFlags::LGKM_CNT">LGKM_CNT</a>);</td></tr>
<tr><th id="494">494</th><td>  }</td></tr>
<tr><th id="495">495</th><td></td></tr>
<tr><th id="496">496</th><td>  <i>// Any FLAT encoded instruction, including global_* and scratch_*.</i></td></tr>
<tr><th id="497">497</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm11SIInstrInfo6isFLATEt" title='llvm::SIInstrInfo::isFLAT' data-ref="_ZNK4llvm11SIInstrInfo6isFLATEt">isFLAT</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col6 decl" id="1206Opcode" title='Opcode' data-type='uint16_t' data-ref="1206Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="498">498</th><td>    <b>return</b> get(Opcode).TSFlags &amp; SIInstrFlags::FLAT;</td></tr>
<tr><th id="499">499</th><td>  }</td></tr>
<tr><th id="500">500</th><td></td></tr>
<tr><th id="501">501</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def" id="_ZN4llvm11SIInstrInfo5isEXPERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isEXP' data-ref="_ZN4llvm11SIInstrInfo5isEXPERKNS_12MachineInstrE">isEXP</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="1207MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1207MI">MI</dfn>) {</td></tr>
<tr><th id="502">502</th><td>    <b>return</b> <a class="local col7 ref" href="#1207MI" title='MI' data-ref="1207MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::EXP" title='llvm::SIInstrFlags::EXP' data-ref="llvm::SIInstrFlags::EXP">EXP</a>;</td></tr>
<tr><th id="503">503</th><td>  }</td></tr>
<tr><th id="504">504</th><td></td></tr>
<tr><th id="505">505</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm11SIInstrInfo5isEXPEt" title='llvm::SIInstrInfo::isEXP' data-ref="_ZNK4llvm11SIInstrInfo5isEXPEt">isEXP</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col8 decl" id="1208Opcode" title='Opcode' data-type='uint16_t' data-ref="1208Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="506">506</th><td>    <b>return</b> get(Opcode).TSFlags &amp; SIInstrFlags::EXP;</td></tr>
<tr><th id="507">507</th><td>  }</td></tr>
<tr><th id="508">508</th><td></td></tr>
<tr><th id="509">509</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def" id="_ZN4llvm11SIInstrInfo5isWQMERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isWQM' data-ref="_ZN4llvm11SIInstrInfo5isWQMERKNS_12MachineInstrE">isWQM</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="1209MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1209MI">MI</dfn>) {</td></tr>
<tr><th id="510">510</th><td>    <b>return</b> <a class="local col9 ref" href="#1209MI" title='MI' data-ref="1209MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::WQM" title='llvm::SIInstrFlags::WQM' data-ref="llvm::SIInstrFlags::WQM">WQM</a>;</td></tr>
<tr><th id="511">511</th><td>  }</td></tr>
<tr><th id="512">512</th><td></td></tr>
<tr><th id="513">513</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm11SIInstrInfo5isWQMEt" title='llvm::SIInstrInfo::isWQM' data-ref="_ZNK4llvm11SIInstrInfo5isWQMEt">isWQM</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col0 decl" id="1210Opcode" title='Opcode' data-type='uint16_t' data-ref="1210Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="514">514</th><td>    <b>return</b> get(Opcode).TSFlags &amp; SIInstrFlags::WQM;</td></tr>
<tr><th id="515">515</th><td>  }</td></tr>
<tr><th id="516">516</th><td></td></tr>
<tr><th id="517">517</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def" id="_ZN4llvm11SIInstrInfo12isDisableWQMERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isDisableWQM' data-ref="_ZN4llvm11SIInstrInfo12isDisableWQMERKNS_12MachineInstrE">isDisableWQM</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="1211MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1211MI">MI</dfn>) {</td></tr>
<tr><th id="518">518</th><td>    <b>return</b> <a class="local col1 ref" href="#1211MI" title='MI' data-ref="1211MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::DisableWQM" title='llvm::SIInstrFlags::DisableWQM' data-ref="llvm::SIInstrFlags::DisableWQM">DisableWQM</a>;</td></tr>
<tr><th id="519">519</th><td>  }</td></tr>
<tr><th id="520">520</th><td></td></tr>
<tr><th id="521">521</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm11SIInstrInfo12isDisableWQMEt" title='llvm::SIInstrInfo::isDisableWQM' data-ref="_ZNK4llvm11SIInstrInfo12isDisableWQMEt">isDisableWQM</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col2 decl" id="1212Opcode" title='Opcode' data-type='uint16_t' data-ref="1212Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="522">522</th><td>    <b>return</b> get(Opcode).TSFlags &amp; SIInstrFlags::DisableWQM;</td></tr>
<tr><th id="523">523</th><td>  }</td></tr>
<tr><th id="524">524</th><td></td></tr>
<tr><th id="525">525</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def" id="_ZN4llvm11SIInstrInfo11isVGPRSpillERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isVGPRSpill' data-ref="_ZN4llvm11SIInstrInfo11isVGPRSpillERKNS_12MachineInstrE">isVGPRSpill</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="1213MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1213MI">MI</dfn>) {</td></tr>
<tr><th id="526">526</th><td>    <b>return</b> <a class="local col3 ref" href="#1213MI" title='MI' data-ref="1213MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::VGPRSpill" title='llvm::SIInstrFlags::VGPRSpill' data-ref="llvm::SIInstrFlags::VGPRSpill">VGPRSpill</a>;</td></tr>
<tr><th id="527">527</th><td>  }</td></tr>
<tr><th id="528">528</th><td></td></tr>
<tr><th id="529">529</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm11SIInstrInfo11isVGPRSpillEt" title='llvm::SIInstrInfo::isVGPRSpill' data-ref="_ZNK4llvm11SIInstrInfo11isVGPRSpillEt">isVGPRSpill</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col4 decl" id="1214Opcode" title='Opcode' data-type='uint16_t' data-ref="1214Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="530">530</th><td>    <b>return</b> get(Opcode).TSFlags &amp; SIInstrFlags::VGPRSpill;</td></tr>
<tr><th id="531">531</th><td>  }</td></tr>
<tr><th id="532">532</th><td></td></tr>
<tr><th id="533">533</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def" id="_ZN4llvm11SIInstrInfo11isSGPRSpillERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isSGPRSpill' data-ref="_ZN4llvm11SIInstrInfo11isSGPRSpillERKNS_12MachineInstrE">isSGPRSpill</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="1215MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1215MI">MI</dfn>) {</td></tr>
<tr><th id="534">534</th><td>    <b>return</b> <a class="local col5 ref" href="#1215MI" title='MI' data-ref="1215MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::SGPRSpill" title='llvm::SIInstrFlags::SGPRSpill' data-ref="llvm::SIInstrFlags::SGPRSpill">SGPRSpill</a>;</td></tr>
<tr><th id="535">535</th><td>  }</td></tr>
<tr><th id="536">536</th><td></td></tr>
<tr><th id="537">537</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm11SIInstrInfo11isSGPRSpillEt" title='llvm::SIInstrInfo::isSGPRSpill' data-ref="_ZNK4llvm11SIInstrInfo11isSGPRSpillEt">isSGPRSpill</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col6 decl" id="1216Opcode" title='Opcode' data-type='uint16_t' data-ref="1216Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="538">538</th><td>    <b>return</b> get(Opcode).TSFlags &amp; SIInstrFlags::SGPRSpill;</td></tr>
<tr><th id="539">539</th><td>  }</td></tr>
<tr><th id="540">540</th><td></td></tr>
<tr><th id="541">541</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def" id="_ZN4llvm11SIInstrInfo5isDPPERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isDPP' data-ref="_ZN4llvm11SIInstrInfo5isDPPERKNS_12MachineInstrE">isDPP</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="1217MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1217MI">MI</dfn>) {</td></tr>
<tr><th id="542">542</th><td>    <b>return</b> <a class="local col7 ref" href="#1217MI" title='MI' data-ref="1217MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::DPP" title='llvm::SIInstrFlags::DPP' data-ref="llvm::SIInstrFlags::DPP">DPP</a>;</td></tr>
<tr><th id="543">543</th><td>  }</td></tr>
<tr><th id="544">544</th><td></td></tr>
<tr><th id="545">545</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm11SIInstrInfo5isDPPEt" title='llvm::SIInstrInfo::isDPP' data-ref="_ZNK4llvm11SIInstrInfo5isDPPEt">isDPP</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col8 decl" id="1218Opcode" title='Opcode' data-type='uint16_t' data-ref="1218Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="546">546</th><td>    <b>return</b> get(Opcode).TSFlags &amp; SIInstrFlags::DPP;</td></tr>
<tr><th id="547">547</th><td>  }</td></tr>
<tr><th id="548">548</th><td></td></tr>
<tr><th id="549">549</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def" id="_ZN4llvm11SIInstrInfo7isVOP3PERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isVOP3P' data-ref="_ZN4llvm11SIInstrInfo7isVOP3PERKNS_12MachineInstrE">isVOP3P</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="1219MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1219MI">MI</dfn>) {</td></tr>
<tr><th id="550">550</th><td>    <b>return</b> <a class="local col9 ref" href="#1219MI" title='MI' data-ref="1219MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::VOP3P" title='llvm::SIInstrFlags::VOP3P' data-ref="llvm::SIInstrFlags::VOP3P">VOP3P</a>;</td></tr>
<tr><th id="551">551</th><td>  }</td></tr>
<tr><th id="552">552</th><td></td></tr>
<tr><th id="553">553</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm11SIInstrInfo7isVOP3PEt" title='llvm::SIInstrInfo::isVOP3P' data-ref="_ZNK4llvm11SIInstrInfo7isVOP3PEt">isVOP3P</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col0 decl" id="1220Opcode" title='Opcode' data-type='uint16_t' data-ref="1220Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="554">554</th><td>    <b>return</b> get(Opcode).TSFlags &amp; SIInstrFlags::VOP3P;</td></tr>
<tr><th id="555">555</th><td>  }</td></tr>
<tr><th id="556">556</th><td></td></tr>
<tr><th id="557">557</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def" id="_ZN4llvm11SIInstrInfo8isVINTRPERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isVINTRP' data-ref="_ZN4llvm11SIInstrInfo8isVINTRPERKNS_12MachineInstrE">isVINTRP</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="1221MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1221MI">MI</dfn>) {</td></tr>
<tr><th id="558">558</th><td>    <b>return</b> <a class="local col1 ref" href="#1221MI" title='MI' data-ref="1221MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::VINTRP" title='llvm::SIInstrFlags::VINTRP' data-ref="llvm::SIInstrFlags::VINTRP">VINTRP</a>;</td></tr>
<tr><th id="559">559</th><td>  }</td></tr>
<tr><th id="560">560</th><td></td></tr>
<tr><th id="561">561</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm11SIInstrInfo8isVINTRPEt" title='llvm::SIInstrInfo::isVINTRP' data-ref="_ZNK4llvm11SIInstrInfo8isVINTRPEt">isVINTRP</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col2 decl" id="1222Opcode" title='Opcode' data-type='uint16_t' data-ref="1222Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="562">562</th><td>    <b>return</b> get(Opcode).TSFlags &amp; SIInstrFlags::VINTRP;</td></tr>
<tr><th id="563">563</th><td>  }</td></tr>
<tr><th id="564">564</th><td></td></tr>
<tr><th id="565">565</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def" id="_ZN4llvm11SIInstrInfo12isScalarUnitERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isScalarUnit' data-ref="_ZN4llvm11SIInstrInfo12isScalarUnitERKNS_12MachineInstrE">isScalarUnit</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="1223MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1223MI">MI</dfn>) {</td></tr>
<tr><th id="566">566</th><td>    <b>return</b> <a class="local col3 ref" href="#1223MI" title='MI' data-ref="1223MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a> &amp; (<span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::SALU" title='llvm::SIInstrFlags::SALU' data-ref="llvm::SIInstrFlags::SALU">SALU</a> | <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::SMRD" title='llvm::SIInstrFlags::SMRD' data-ref="llvm::SIInstrFlags::SMRD">SMRD</a>);</td></tr>
<tr><th id="567">567</th><td>  }</td></tr>
<tr><th id="568">568</th><td></td></tr>
<tr><th id="569">569</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def" id="_ZN4llvm11SIInstrInfo10usesVM_CNTERKNS_12MachineInstrE" title='llvm::SIInstrInfo::usesVM_CNT' data-ref="_ZN4llvm11SIInstrInfo10usesVM_CNTERKNS_12MachineInstrE">usesVM_CNT</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="1224MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1224MI">MI</dfn>) {</td></tr>
<tr><th id="570">570</th><td>    <b>return</b> <a class="local col4 ref" href="#1224MI" title='MI' data-ref="1224MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::VM_CNT" title='llvm::SIInstrFlags::VM_CNT' data-ref="llvm::SIInstrFlags::VM_CNT">VM_CNT</a>;</td></tr>
<tr><th id="571">571</th><td>  }</td></tr>
<tr><th id="572">572</th><td></td></tr>
<tr><th id="573">573</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def" id="_ZN4llvm11SIInstrInfo12usesLGKM_CNTERKNS_12MachineInstrE" title='llvm::SIInstrInfo::usesLGKM_CNT' data-ref="_ZN4llvm11SIInstrInfo12usesLGKM_CNTERKNS_12MachineInstrE">usesLGKM_CNT</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="1225MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1225MI">MI</dfn>) {</td></tr>
<tr><th id="574">574</th><td>    <b>return</b> <a class="local col5 ref" href="#1225MI" title='MI' data-ref="1225MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::LGKM_CNT" title='llvm::SIInstrFlags::LGKM_CNT' data-ref="llvm::SIInstrFlags::LGKM_CNT">LGKM_CNT</a>;</td></tr>
<tr><th id="575">575</th><td>  }</td></tr>
<tr><th id="576">576</th><td></td></tr>
<tr><th id="577">577</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def" id="_ZN4llvm11SIInstrInfo10sopkIsZextERKNS_12MachineInstrE" title='llvm::SIInstrInfo::sopkIsZext' data-ref="_ZN4llvm11SIInstrInfo10sopkIsZextERKNS_12MachineInstrE">sopkIsZext</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="1226MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1226MI">MI</dfn>) {</td></tr>
<tr><th id="578">578</th><td>    <b>return</b> <a class="local col6 ref" href="#1226MI" title='MI' data-ref="1226MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::SOPK_ZEXT" title='llvm::SIInstrFlags::SOPK_ZEXT' data-ref="llvm::SIInstrFlags::SOPK_ZEXT">SOPK_ZEXT</a>;</td></tr>
<tr><th id="579">579</th><td>  }</td></tr>
<tr><th id="580">580</th><td></td></tr>
<tr><th id="581">581</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm11SIInstrInfo10sopkIsZextEt" title='llvm::SIInstrInfo::sopkIsZext' data-ref="_ZNK4llvm11SIInstrInfo10sopkIsZextEt">sopkIsZext</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col7 decl" id="1227Opcode" title='Opcode' data-type='uint16_t' data-ref="1227Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="582">582</th><td>    <b>return</b> get(Opcode).TSFlags &amp; SIInstrFlags::SOPK_ZEXT;</td></tr>
<tr><th id="583">583</th><td>  }</td></tr>
<tr><th id="584">584</th><td></td></tr>
<tr><th id="585">585</th><td>  <i class="doc">/// <span class="command">\returns</span> true if this is an s_store_dword* instruction. This is more</i></td></tr>
<tr><th id="586">586</th><td><i class="doc">  /// specific than than isSMEM &amp;&amp; mayStore.</i></td></tr>
<tr><th id="587">587</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def" id="_ZN4llvm11SIInstrInfo13isScalarStoreERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isScalarStore' data-ref="_ZN4llvm11SIInstrInfo13isScalarStoreERKNS_12MachineInstrE">isScalarStore</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="1228MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1228MI">MI</dfn>) {</td></tr>
<tr><th id="588">588</th><td>    <b>return</b> <a class="local col8 ref" href="#1228MI" title='MI' data-ref="1228MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::SCALAR_STORE" title='llvm::SIInstrFlags::SCALAR_STORE' data-ref="llvm::SIInstrFlags::SCALAR_STORE">SCALAR_STORE</a>;</td></tr>
<tr><th id="589">589</th><td>  }</td></tr>
<tr><th id="590">590</th><td></td></tr>
<tr><th id="591">591</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm11SIInstrInfo13isScalarStoreEt" title='llvm::SIInstrInfo::isScalarStore' data-ref="_ZNK4llvm11SIInstrInfo13isScalarStoreEt">isScalarStore</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col9 decl" id="1229Opcode" title='Opcode' data-type='uint16_t' data-ref="1229Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="592">592</th><td>    <b>return</b> get(Opcode).TSFlags &amp; SIInstrFlags::SCALAR_STORE;</td></tr>
<tr><th id="593">593</th><td>  }</td></tr>
<tr><th id="594">594</th><td></td></tr>
<tr><th id="595">595</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def" id="_ZN4llvm11SIInstrInfo11isFixedSizeERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isFixedSize' data-ref="_ZN4llvm11SIInstrInfo11isFixedSizeERKNS_12MachineInstrE">isFixedSize</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="1230MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1230MI">MI</dfn>) {</td></tr>
<tr><th id="596">596</th><td>    <b>return</b> <a class="local col0 ref" href="#1230MI" title='MI' data-ref="1230MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::FIXED_SIZE" title='llvm::SIInstrFlags::FIXED_SIZE' data-ref="llvm::SIInstrFlags::FIXED_SIZE">FIXED_SIZE</a>;</td></tr>
<tr><th id="597">597</th><td>  }</td></tr>
<tr><th id="598">598</th><td></td></tr>
<tr><th id="599">599</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm11SIInstrInfo11isFixedSizeEt" title='llvm::SIInstrInfo::isFixedSize' data-ref="_ZNK4llvm11SIInstrInfo11isFixedSizeEt">isFixedSize</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col1 decl" id="1231Opcode" title='Opcode' data-type='uint16_t' data-ref="1231Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="600">600</th><td>    <b>return</b> get(Opcode).TSFlags &amp; SIInstrFlags::FIXED_SIZE;</td></tr>
<tr><th id="601">601</th><td>  }</td></tr>
<tr><th id="602">602</th><td></td></tr>
<tr><th id="603">603</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def" id="_ZN4llvm11SIInstrInfo10hasFPClampERKNS_12MachineInstrE" title='llvm::SIInstrInfo::hasFPClamp' data-ref="_ZN4llvm11SIInstrInfo10hasFPClampERKNS_12MachineInstrE">hasFPClamp</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="1232MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1232MI">MI</dfn>) {</td></tr>
<tr><th id="604">604</th><td>    <b>return</b> <a class="local col2 ref" href="#1232MI" title='MI' data-ref="1232MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::FPClamp" title='llvm::SIInstrFlags::FPClamp' data-ref="llvm::SIInstrFlags::FPClamp">FPClamp</a>;</td></tr>
<tr><th id="605">605</th><td>  }</td></tr>
<tr><th id="606">606</th><td></td></tr>
<tr><th id="607">607</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm11SIInstrInfo10hasFPClampEt" title='llvm::SIInstrInfo::hasFPClamp' data-ref="_ZNK4llvm11SIInstrInfo10hasFPClampEt">hasFPClamp</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col3 decl" id="1233Opcode" title='Opcode' data-type='uint16_t' data-ref="1233Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="608">608</th><td>    <b>return</b> get(Opcode).TSFlags &amp; SIInstrFlags::FPClamp;</td></tr>
<tr><th id="609">609</th><td>  }</td></tr>
<tr><th id="610">610</th><td></td></tr>
<tr><th id="611">611</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def" id="_ZN4llvm11SIInstrInfo11hasIntClampERKNS_12MachineInstrE" title='llvm::SIInstrInfo::hasIntClamp' data-ref="_ZN4llvm11SIInstrInfo11hasIntClampERKNS_12MachineInstrE">hasIntClamp</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="1234MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1234MI">MI</dfn>) {</td></tr>
<tr><th id="612">612</th><td>    <b>return</b> <a class="local col4 ref" href="#1234MI" title='MI' data-ref="1234MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::IntClamp" title='llvm::SIInstrFlags::IntClamp' data-ref="llvm::SIInstrFlags::IntClamp">IntClamp</a>;</td></tr>
<tr><th id="613">613</th><td>  }</td></tr>
<tr><th id="614">614</th><td></td></tr>
<tr><th id="615">615</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="decl def" id="_ZNK4llvm11SIInstrInfo12getClampMaskERKNS_12MachineInstrE" title='llvm::SIInstrInfo::getClampMask' data-ref="_ZNK4llvm11SIInstrInfo12getClampMaskERKNS_12MachineInstrE">getClampMask</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="1235MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1235MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="616">616</th><td>    <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="1236ClampFlags" title='ClampFlags' data-type='const uint64_t' data-ref="1236ClampFlags">ClampFlags</dfn> = <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::FPClamp" title='llvm::SIInstrFlags::FPClamp' data-ref="llvm::SIInstrFlags::FPClamp">FPClamp</a> |</td></tr>
<tr><th id="617">617</th><td>                                <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::IntClamp" title='llvm::SIInstrFlags::IntClamp' data-ref="llvm::SIInstrFlags::IntClamp">IntClamp</a> |</td></tr>
<tr><th id="618">618</th><td>                                <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::ClampLo" title='llvm::SIInstrFlags::ClampLo' data-ref="llvm::SIInstrFlags::ClampLo">ClampLo</a> |</td></tr>
<tr><th id="619">619</th><td>                                <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::ClampHi" title='llvm::SIInstrFlags::ClampHi' data-ref="llvm::SIInstrFlags::ClampHi">ClampHi</a>;</td></tr>
<tr><th id="620">620</th><td>      <b>return</b> <a class="local col5 ref" href="#1235MI" title='MI' data-ref="1235MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a> &amp; <a class="local col6 ref" href="#1236ClampFlags" title='ClampFlags' data-ref="1236ClampFlags">ClampFlags</a>;</td></tr>
<tr><th id="621">621</th><td>  }</td></tr>
<tr><th id="622">622</th><td></td></tr>
<tr><th id="623">623</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def" id="_ZN4llvm11SIInstrInfo16usesFPDPRoundingERKNS_12MachineInstrE" title='llvm::SIInstrInfo::usesFPDPRounding' data-ref="_ZN4llvm11SIInstrInfo16usesFPDPRoundingERKNS_12MachineInstrE">usesFPDPRounding</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="1237MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1237MI">MI</dfn>) {</td></tr>
<tr><th id="624">624</th><td>    <b>return</b> <a class="local col7 ref" href="#1237MI" title='MI' data-ref="1237MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::FPDPRounding" title='llvm::SIInstrFlags::FPDPRounding' data-ref="llvm::SIInstrFlags::FPDPRounding">FPDPRounding</a>;</td></tr>
<tr><th id="625">625</th><td>  }</td></tr>
<tr><th id="626">626</th><td></td></tr>
<tr><th id="627">627</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm11SIInstrInfo16usesFPDPRoundingEt" title='llvm::SIInstrInfo::usesFPDPRounding' data-ref="_ZNK4llvm11SIInstrInfo16usesFPDPRoundingEt">usesFPDPRounding</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col8 decl" id="1238Opcode" title='Opcode' data-type='uint16_t' data-ref="1238Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="628">628</th><td>    <b>return</b> get(Opcode).TSFlags &amp; SIInstrFlags::FPDPRounding;</td></tr>
<tr><th id="629">629</th><td>  }</td></tr>
<tr><th id="630">630</th><td></td></tr>
<tr><th id="631">631</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm11SIInstrInfo10isVGPRCopyERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isVGPRCopy' data-ref="_ZNK4llvm11SIInstrInfo10isVGPRCopyERKNS_12MachineInstrE">isVGPRCopy</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="1239MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1239MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="632">632</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.isCopy()) ? void (0) : __assert_fail (&quot;MI.isCopy()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.h&quot;, 632, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#1239MI" title='MI' data-ref="1239MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>());</td></tr>
<tr><th id="633">633</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="1240Dest" title='Dest' data-type='unsigned int' data-ref="1240Dest">Dest</dfn> = <a class="local col9 ref" href="#1239MI" title='MI' data-ref="1239MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="634">634</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="1241MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="1241MF">MF</dfn> = *<a class="local col9 ref" href="#1239MI" title='MI' data-ref="1239MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="635">635</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="1242MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="1242MRI">MRI</dfn> = <a class="local col1 ref" href="#1241MF" title='MF' data-ref="1241MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="636">636</th><td>    <b>return</b> !RI.isSGPRReg(MRI, Dest);</td></tr>
<tr><th id="637">637</th><td>  }</td></tr>
<tr><th id="638">638</th><td></td></tr>
<tr><th id="639">639</th><td>  <i class="doc">/// Whether we must prevent this instruction from executing with EXEC = 0.</i></td></tr>
<tr><th id="640">640</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo31hasUnwantedEffectsWhenEXECEmptyERKNS_12MachineInstrE" title='llvm::SIInstrInfo::hasUnwantedEffectsWhenEXECEmpty' data-ref="_ZNK4llvm11SIInstrInfo31hasUnwantedEffectsWhenEXECEmptyERKNS_12MachineInstrE">hasUnwantedEffectsWhenEXECEmpty</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="1243MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1243MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="641">641</th><td></td></tr>
<tr><th id="642">642</th><td>  <i class="doc">/// Returns true if the instruction could potentially depend on the value of</i></td></tr>
<tr><th id="643">643</th><td><i class="doc">  /// exec. If false, exec dependencies may safely be ignored.</i></td></tr>
<tr><th id="644">644</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo11mayReadEXECERKNS_19MachineRegisterInfoERKNS_12MachineInstrE" title='llvm::SIInstrInfo::mayReadEXEC' data-ref="_ZNK4llvm11SIInstrInfo11mayReadEXECERKNS_19MachineRegisterInfoERKNS_12MachineInstrE">mayReadEXEC</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="1244MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="1244MRI">MRI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="1245MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1245MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="645">645</th><td></td></tr>
<tr><th id="646">646</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_5APIntE" title='llvm::SIInstrInfo::isInlineConstant' data-ref="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_5APIntE">isInlineConstant</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> &amp;<dfn class="local col6 decl" id="1246Imm" title='Imm' data-type='const llvm::APInt &amp;' data-ref="1246Imm">Imm</dfn>) <em>const</em>;</td></tr>
<tr><th id="647">647</th><td></td></tr>
<tr><th id="648">648</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandEh" title='llvm::SIInstrInfo::isInlineConstant' data-ref="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandEh">isInlineConstant</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="1247MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="1247MO">MO</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col8 decl" id="1248OperandType" title='OperandType' data-type='uint8_t' data-ref="1248OperandType">OperandType</dfn>) <em>const</em>;</td></tr>
<tr><th id="649">649</th><td></td></tr>
<tr><th id="650">650</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandERKNS_13MCOperandInfoE" title='llvm::SIInstrInfo::isInlineConstant' data-ref="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandERKNS_13MCOperandInfoE">isInlineConstant</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="1249MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="1249MO">MO</dfn>,</td></tr>
<tr><th id="651">651</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo" title='llvm::MCOperandInfo' data-ref="llvm::MCOperandInfo">MCOperandInfo</a> &amp;<dfn class="local col0 decl" id="1250OpInfo" title='OpInfo' data-type='const llvm::MCOperandInfo &amp;' data-ref="1250OpInfo">OpInfo</dfn>) <em>const</em> {</td></tr>
<tr><th id="652">652</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandEh" title='llvm::SIInstrInfo::isInlineConstant' data-ref="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandEh">isInlineConstant</a>(<a class="local col9 ref" href="#1249MO" title='MO' data-ref="1249MO">MO</a>, <a class="local col0 ref" href="#1250OpInfo" title='OpInfo' data-ref="1250OpInfo">OpInfo</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo::OperandType" title='llvm::MCOperandInfo::OperandType' data-ref="llvm::MCOperandInfo::OperandType">OperandType</a>);</td></tr>
<tr><th id="653">653</th><td>  }</td></tr>
<tr><th id="654">654</th><td></td></tr>
<tr><th id="655">655</th><td>  <i class="doc">///<span class="command"> \p</span> <span class="arg">returns</span> true if<span class="command"> \p</span> <span class="arg">UseMO</span> is substituted with<span class="command"> \p</span> <span class="arg">DefMO</span> in<span class="command"> \p</span> <span class="arg">MI</span> it would</i></td></tr>
<tr><th id="656">656</th><td><i class="doc">  /// be an inline immediate.</i></td></tr>
<tr><th id="657">657</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_12MachineInstrERKNS_14MachineOperandES6_" title='llvm::SIInstrInfo::isInlineConstant' data-ref="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_12MachineInstrERKNS_14MachineOperandES6_">isInlineConstant</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="1251MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1251MI">MI</dfn>,</td></tr>
<tr><th id="658">658</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="1252UseMO" title='UseMO' data-type='const llvm::MachineOperand &amp;' data-ref="1252UseMO">UseMO</dfn>,</td></tr>
<tr><th id="659">659</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="1253DefMO" title='DefMO' data-type='const llvm::MachineOperand &amp;' data-ref="1253DefMO">DefMO</dfn>) <em>const</em> {</td></tr>
<tr><th id="660">660</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (UseMO.getParent() == &amp;MI) ? void (0) : __assert_fail (&quot;UseMO.getParent() == &amp;MI&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.h&quot;, 660, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#1252UseMO" title='UseMO' data-ref="1252UseMO">UseMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZNK4llvm14MachineOperand9getParentEv">getParent</a>() == &amp;<a class="local col1 ref" href="#1251MI" title='MI' data-ref="1251MI">MI</a>);</td></tr>
<tr><th id="661">661</th><td>    <em>int</em> <dfn class="local col4 decl" id="1254OpIdx" title='OpIdx' data-type='int' data-ref="1254OpIdx">OpIdx</dfn> = <a class="local col1 ref" href="#1251MI" title='MI' data-ref="1251MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12getOperandNoEPKNS_14MachineOperandE" title='llvm::MachineInstr::getOperandNo' data-ref="_ZNK4llvm12MachineInstr12getOperandNoEPKNS_14MachineOperandE">getOperandNo</a>(&amp;<a class="local col2 ref" href="#1252UseMO" title='UseMO' data-ref="1252UseMO">UseMO</a>);</td></tr>
<tr><th id="662">662</th><td>    <b>if</b> (!<a class="local col1 ref" href="#1251MI" title='MI' data-ref="1251MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo">OpInfo</a> || <a class="local col4 ref" href="#1254OpIdx" title='OpIdx' data-ref="1254OpIdx">OpIdx</a> &gt;= <a class="local col1 ref" href="#1251MI" title='MI' data-ref="1251MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::NumOperands" title='llvm::MCInstrDesc::NumOperands' data-ref="llvm::MCInstrDesc::NumOperands">NumOperands</a>) {</td></tr>
<tr><th id="663">663</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="664">664</th><td>    }</td></tr>
<tr><th id="665">665</th><td></td></tr>
<tr><th id="666">666</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandERKNS_13MCOperandInfoE" title='llvm::SIInstrInfo::isInlineConstant' data-ref="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandERKNS_13MCOperandInfoE">isInlineConstant</a>(<a class="local col3 ref" href="#1253DefMO" title='DefMO' data-ref="1253DefMO">DefMO</a>, <a class="local col1 ref" href="#1251MI" title='MI' data-ref="1251MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo">OpInfo</a>[<a class="local col4 ref" href="#1254OpIdx" title='OpIdx' data-ref="1254OpIdx">OpIdx</a>]);</td></tr>
<tr><th id="667">667</th><td>  }</td></tr>
<tr><th id="668">668</th><td></td></tr>
<tr><th id="669">669</th><td>  <i class="doc">///<span class="command"> \p</span> <span class="arg">returns</span> true if the operand<span class="command"> \p</span> <span class="arg">OpIdx</span> in<span class="command"> \p</span> <span class="arg">MI</span> is a valid inline</i></td></tr>
<tr><th id="670">670</th><td><i class="doc">  /// immediate.</i></td></tr>
<tr><th id="671">671</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::isInlineConstant' data-ref="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_12MachineInstrEj">isInlineConstant</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="1255MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1255MI">MI</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="1256OpIdx" title='OpIdx' data-type='unsigned int' data-ref="1256OpIdx">OpIdx</dfn>) <em>const</em> {</td></tr>
<tr><th id="672">672</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="1257MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="1257MO">MO</dfn> = <a class="local col5 ref" href="#1255MI" title='MI' data-ref="1255MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#1256OpIdx" title='OpIdx' data-ref="1256OpIdx">OpIdx</a>);</td></tr>
<tr><th id="673">673</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandEh" title='llvm::SIInstrInfo::isInlineConstant' data-ref="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandEh">isInlineConstant</a>(<a class="local col7 ref" href="#1257MO" title='MO' data-ref="1257MO">MO</a>, <a class="local col5 ref" href="#1255MI" title='MI' data-ref="1255MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo">OpInfo</a>[<a class="local col6 ref" href="#1256OpIdx" title='OpIdx' data-ref="1256OpIdx">OpIdx</a>].<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo::OperandType" title='llvm::MCOperandInfo::OperandType' data-ref="llvm::MCOperandInfo::OperandType">OperandType</a>);</td></tr>
<tr><th id="674">674</th><td>  }</td></tr>
<tr><th id="675">675</th><td></td></tr>
<tr><th id="676">676</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_12MachineInstrEjRKNS_14MachineOperandE" title='llvm::SIInstrInfo::isInlineConstant' data-ref="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_12MachineInstrEjRKNS_14MachineOperandE">isInlineConstant</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="1258MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1258MI">MI</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="1259OpIdx" title='OpIdx' data-type='unsigned int' data-ref="1259OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="677">677</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="1260MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="1260MO">MO</dfn>) <em>const</em> {</td></tr>
<tr><th id="678">678</th><td>    <b>if</b> (!<a class="local col8 ref" href="#1258MI" title='MI' data-ref="1258MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo">OpInfo</a> || <a class="local col9 ref" href="#1259OpIdx" title='OpIdx' data-ref="1259OpIdx">OpIdx</a> &gt;= <a class="local col8 ref" href="#1258MI" title='MI' data-ref="1258MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::NumOperands" title='llvm::MCInstrDesc::NumOperands' data-ref="llvm::MCInstrDesc::NumOperands">NumOperands</a>)</td></tr>
<tr><th id="679">679</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="680">680</th><td></td></tr>
<tr><th id="681">681</th><td>    <b>if</b> (<a class="local col8 ref" href="#1258MI" title='MI' data-ref="1258MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>()) {</td></tr>
<tr><th id="682">682</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="1261Size" title='Size' data-type='unsigned int' data-ref="1261Size">Size</dfn> = <a class="member" href="#_ZNK4llvm11SIInstrInfo9getOpSizeERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getOpSize' data-ref="_ZNK4llvm11SIInstrInfo9getOpSizeERKNS_12MachineInstrEj">getOpSize</a>(<a class="local col8 ref" href="#1258MI" title='MI' data-ref="1258MI">MI</a>, <a class="local col9 ref" href="#1259OpIdx" title='OpIdx' data-ref="1259OpIdx">OpIdx</a>);</td></tr>
<tr><th id="683">683</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Size == 8 || Size == 4) ? void (0) : __assert_fail (&quot;Size == 8 || Size == 4&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.h&quot;, 683, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#1261Size" title='Size' data-ref="1261Size">Size</a> == <var>8</var> || <a class="local col1 ref" href="#1261Size" title='Size' data-ref="1261Size">Size</a> == <var>4</var>);</td></tr>
<tr><th id="684">684</th><td></td></tr>
<tr><th id="685">685</th><td>      <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col2 decl" id="1262OpType" title='OpType' data-type='uint8_t' data-ref="1262OpType">OpType</dfn> = (<a class="local col1 ref" href="#1261Size" title='Size' data-ref="1261Size">Size</a> == <var>8</var>) ?</td></tr>
<tr><th id="686">686</th><td>        <span class="namespace">AMDGPU::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::OperandType::OPERAND_REG_IMM_INT64" title='llvm::AMDGPU::OperandType::OPERAND_REG_IMM_INT64' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_IMM_INT64">OPERAND_REG_IMM_INT64</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::OperandType::OPERAND_REG_IMM_INT32" title='llvm::AMDGPU::OperandType::OPERAND_REG_IMM_INT32' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_IMM_INT32">OPERAND_REG_IMM_INT32</a>;</td></tr>
<tr><th id="687">687</th><td>      <b>return</b> <a class="member" href="#_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandEh" title='llvm::SIInstrInfo::isInlineConstant' data-ref="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandEh">isInlineConstant</a>(<a class="local col0 ref" href="#1260MO" title='MO' data-ref="1260MO">MO</a>, <a class="local col2 ref" href="#1262OpType" title='OpType' data-ref="1262OpType">OpType</a>);</td></tr>
<tr><th id="688">688</th><td>    }</td></tr>
<tr><th id="689">689</th><td></td></tr>
<tr><th id="690">690</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandEh" title='llvm::SIInstrInfo::isInlineConstant' data-ref="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandEh">isInlineConstant</a>(<a class="local col0 ref" href="#1260MO" title='MO' data-ref="1260MO">MO</a>, <a class="local col8 ref" href="#1258MI" title='MI' data-ref="1258MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo">OpInfo</a>[<a class="local col9 ref" href="#1259OpIdx" title='OpIdx' data-ref="1259OpIdx">OpIdx</a>].<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo::OperandType" title='llvm::MCOperandInfo::OperandType' data-ref="llvm::MCOperandInfo::OperandType">OperandType</a>);</td></tr>
<tr><th id="691">691</th><td>  }</td></tr>
<tr><th id="692">692</th><td></td></tr>
<tr><th id="693">693</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandE" title='llvm::SIInstrInfo::isInlineConstant' data-ref="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandE">isInlineConstant</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="1263MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="1263MO">MO</dfn>) <em>const</em> {</td></tr>
<tr><th id="694">694</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="1264Parent" title='Parent' data-type='const llvm::MachineInstr *' data-ref="1264Parent">Parent</dfn> = <a class="local col3 ref" href="#1263MO" title='MO' data-ref="1263MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZNK4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="695">695</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::isInlineConstant' data-ref="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_12MachineInstrEj">isInlineConstant</a>(*<a class="local col4 ref" href="#1264Parent" title='Parent' data-ref="1264Parent">Parent</a>, <a class="local col4 ref" href="#1264Parent" title='Parent' data-ref="1264Parent">Parent</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12getOperandNoEPKNS_14MachineOperandE" title='llvm::MachineInstr::getOperandNo' data-ref="_ZNK4llvm12MachineInstr12getOperandNoEPKNS_14MachineOperandE">getOperandNo</a>(&amp;<a class="local col3 ref" href="#1263MO" title='MO' data-ref="1263MO">MO</a>));</td></tr>
<tr><th id="696">696</th><td>  }</td></tr>
<tr><th id="697">697</th><td></td></tr>
<tr><th id="698">698</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm11SIInstrInfo17isLiteralConstantERKNS_14MachineOperandERKNS_13MCOperandInfoE" title='llvm::SIInstrInfo::isLiteralConstant' data-ref="_ZNK4llvm11SIInstrInfo17isLiteralConstantERKNS_14MachineOperandERKNS_13MCOperandInfoE">isLiteralConstant</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="1265MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="1265MO">MO</dfn>,</td></tr>
<tr><th id="699">699</th><td>                         <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo" title='llvm::MCOperandInfo' data-ref="llvm::MCOperandInfo">MCOperandInfo</a> &amp;<dfn class="local col6 decl" id="1266OpInfo" title='OpInfo' data-type='const llvm::MCOperandInfo &amp;' data-ref="1266OpInfo">OpInfo</dfn>) <em>const</em> {</td></tr>
<tr><th id="700">700</th><td>    <b>return</b> <a class="local col5 ref" href="#1265MO" title='MO' data-ref="1265MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; !<a class="member" href="#_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandEh" title='llvm::SIInstrInfo::isInlineConstant' data-ref="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandEh">isInlineConstant</a>(<a class="local col5 ref" href="#1265MO" title='MO' data-ref="1265MO">MO</a>, <a class="local col6 ref" href="#1266OpInfo" title='OpInfo' data-ref="1266OpInfo">OpInfo</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo::OperandType" title='llvm::MCOperandInfo::OperandType' data-ref="llvm::MCOperandInfo::OperandType">OperandType</a>);</td></tr>
<tr><th id="701">701</th><td>  }</td></tr>
<tr><th id="702">702</th><td></td></tr>
<tr><th id="703">703</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm11SIInstrInfo17isLiteralConstantERKNS_12MachineInstrEi" title='llvm::SIInstrInfo::isLiteralConstant' data-ref="_ZNK4llvm11SIInstrInfo17isLiteralConstantERKNS_12MachineInstrEi">isLiteralConstant</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="1267MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1267MI">MI</dfn>, <em>int</em> <dfn class="local col8 decl" id="1268OpIdx" title='OpIdx' data-type='int' data-ref="1268OpIdx">OpIdx</dfn>) <em>const</em> {</td></tr>
<tr><th id="704">704</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="1269MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="1269MO">MO</dfn> = <a class="local col7 ref" href="#1267MI" title='MI' data-ref="1267MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#1268OpIdx" title='OpIdx' data-ref="1268OpIdx">OpIdx</a>);</td></tr>
<tr><th id="705">705</th><td>    <b>return</b> <a class="local col9 ref" href="#1269MO" title='MO' data-ref="1269MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; !<a class="member" href="#_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::isInlineConstant' data-ref="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_12MachineInstrEj">isInlineConstant</a>(<a class="local col7 ref" href="#1267MI" title='MI' data-ref="1267MI">MI</a>, <a class="local col8 ref" href="#1268OpIdx" title='OpIdx' data-ref="1268OpIdx">OpIdx</a>);</td></tr>
<tr><th id="706">706</th><td>  }</td></tr>
<tr><th id="707">707</th><td></td></tr>
<tr><th id="708">708</th><td>  <i>// Returns true if this operand could potentially require a 32-bit literal</i></td></tr>
<tr><th id="709">709</th><td><i>  // operand, but not necessarily. A FrameIndex for example could resolve to an</i></td></tr>
<tr><th id="710">710</th><td><i>  // inline immediate value that will not require an additional 4-bytes; this</i></td></tr>
<tr><th id="711">711</th><td><i>  // assumes that it will.</i></td></tr>
<tr><th id="712">712</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo21isLiteralConstantLikeERKNS_14MachineOperandERKNS_13MCOperandInfoE" title='llvm::SIInstrInfo::isLiteralConstantLike' data-ref="_ZNK4llvm11SIInstrInfo21isLiteralConstantLikeERKNS_14MachineOperandERKNS_13MCOperandInfoE">isLiteralConstantLike</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="1270MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="1270MO">MO</dfn>,</td></tr>
<tr><th id="713">713</th><td>                             <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo" title='llvm::MCOperandInfo' data-ref="llvm::MCOperandInfo">MCOperandInfo</a> &amp;<dfn class="local col1 decl" id="1271OpInfo" title='OpInfo' data-type='const llvm::MCOperandInfo &amp;' data-ref="1271OpInfo">OpInfo</dfn>) <em>const</em>;</td></tr>
<tr><th id="714">714</th><td></td></tr>
<tr><th id="715">715</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo17isImmOperandLegalERKNS_12MachineInstrEjRKNS_14MachineOperandE" title='llvm::SIInstrInfo::isImmOperandLegal' data-ref="_ZNK4llvm11SIInstrInfo17isImmOperandLegalERKNS_12MachineInstrEjRKNS_14MachineOperandE">isImmOperandLegal</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="1272MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1272MI">MI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="1273OpNo" title='OpNo' data-type='unsigned int' data-ref="1273OpNo">OpNo</dfn>,</td></tr>
<tr><th id="716">716</th><td>                         <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="1274MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="1274MO">MO</dfn>) <em>const</em>;</td></tr>
<tr><th id="717">717</th><td></td></tr>
<tr><th id="718">718</th><td>  <i class="doc">/// Return true if this 64-bit VALU instruction has a 32-bit encoding.</i></td></tr>
<tr><th id="719">719</th><td><i class="doc">  /// This function will return false if you pass it a 32-bit instruction.</i></td></tr>
<tr><th id="720">720</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo20hasVALU32BitEncodingEj" title='llvm::SIInstrInfo::hasVALU32BitEncoding' data-ref="_ZNK4llvm11SIInstrInfo20hasVALU32BitEncodingEj">hasVALU32BitEncoding</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="1275Opcode" title='Opcode' data-type='unsigned int' data-ref="1275Opcode">Opcode</dfn>) <em>const</em>;</td></tr>
<tr><th id="721">721</th><td></td></tr>
<tr><th id="722">722</th><td>  <i class="doc">/// Returns true if this operand uses the constant bus.</i></td></tr>
<tr><th id="723">723</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo15usesConstantBusERKNS_19MachineRegisterInfoERKNS_14MachineOperandERKNS_13MCOperandInfoE" title='llvm::SIInstrInfo::usesConstantBus' data-ref="_ZNK4llvm11SIInstrInfo15usesConstantBusERKNS_19MachineRegisterInfoERKNS_14MachineOperandERKNS_13MCOperandInfoE">usesConstantBus</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="1276MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="1276MRI">MRI</dfn>,</td></tr>
<tr><th id="724">724</th><td>                       <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="1277MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="1277MO">MO</dfn>,</td></tr>
<tr><th id="725">725</th><td>                       <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo" title='llvm::MCOperandInfo' data-ref="llvm::MCOperandInfo">MCOperandInfo</a> &amp;<dfn class="local col8 decl" id="1278OpInfo" title='OpInfo' data-type='const llvm::MCOperandInfo &amp;' data-ref="1278OpInfo">OpInfo</dfn>) <em>const</em>;</td></tr>
<tr><th id="726">726</th><td></td></tr>
<tr><th id="727">727</th><td>  <i class="doc">/// Return true if this instruction has any modifiers.</i></td></tr>
<tr><th id="728">728</th><td><i class="doc">  ///  e.g. src[012]_mod, omod, clamp.</i></td></tr>
<tr><th id="729">729</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo12hasModifiersEj" title='llvm::SIInstrInfo::hasModifiers' data-ref="_ZNK4llvm11SIInstrInfo12hasModifiersEj">hasModifiers</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="1279Opcode" title='Opcode' data-type='unsigned int' data-ref="1279Opcode">Opcode</dfn>) <em>const</em>;</td></tr>
<tr><th id="730">730</th><td></td></tr>
<tr><th id="731">731</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo15hasModifiersSetERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::hasModifiersSet' data-ref="_ZNK4llvm11SIInstrInfo15hasModifiersSetERKNS_12MachineInstrEj">hasModifiersSet</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="1280MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1280MI">MI</dfn>,</td></tr>
<tr><th id="732">732</th><td>                       <em>unsigned</em> <dfn class="local col1 decl" id="1281OpName" title='OpName' data-type='unsigned int' data-ref="1281OpName">OpName</dfn>) <em>const</em>;</td></tr>
<tr><th id="733">733</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo18hasAnyModifiersSetERKNS_12MachineInstrE" title='llvm::SIInstrInfo::hasAnyModifiersSet' data-ref="_ZNK4llvm11SIInstrInfo18hasAnyModifiersSetERKNS_12MachineInstrE">hasAnyModifiersSet</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="1282MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1282MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="734">734</th><td></td></tr>
<tr><th id="735">735</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo9canShrinkERKNS_12MachineInstrERKNS_19MachineRegisterInfoE" title='llvm::SIInstrInfo::canShrink' data-ref="_ZNK4llvm11SIInstrInfo9canShrinkERKNS_12MachineInstrERKNS_19MachineRegisterInfoE">canShrink</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="1283MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1283MI">MI</dfn>,</td></tr>
<tr><th id="736">736</th><td>                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="1284MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="1284MRI">MRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="737">737</th><td></td></tr>
<tr><th id="738">738</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="decl" id="_ZNK4llvm11SIInstrInfo15buildShrunkInstERNS_12MachineInstrEj" title='llvm::SIInstrInfo::buildShrunkInst' data-ref="_ZNK4llvm11SIInstrInfo15buildShrunkInstERNS_12MachineInstrEj">buildShrunkInst</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="1285MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="1285MI">MI</dfn>,</td></tr>
<tr><th id="739">739</th><td>                                <em>unsigned</em> <dfn class="local col6 decl" id="1286NewOpcode" title='NewOpcode' data-type='unsigned int' data-ref="1286NewOpcode">NewOpcode</dfn>) <em>const</em>;</td></tr>
<tr><th id="740">740</th><td></td></tr>
<tr><th id="741">741</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo17verifyInstructionERKNS_12MachineInstrERNS_9StringRefE" title='llvm::SIInstrInfo::verifyInstruction' data-ref="_ZNK4llvm11SIInstrInfo17verifyInstructionERKNS_12MachineInstrERNS_9StringRefE">verifyInstruction</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="1287MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1287MI">MI</dfn>,</td></tr>
<tr><th id="742">742</th><td>                         <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> &amp;<dfn class="local col8 decl" id="1288ErrInfo" title='ErrInfo' data-type='llvm::StringRef &amp;' data-ref="1288ErrInfo">ErrInfo</dfn>) <em>const</em> override;</td></tr>
<tr><th id="743">743</th><td></td></tr>
<tr><th id="744">744</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo9getVALUOpERKNS_12MachineInstrE" title='llvm::SIInstrInfo::getVALUOp' data-ref="_ZNK4llvm11SIInstrInfo9getVALUOpERKNS_12MachineInstrE">getVALUOp</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="1289MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1289MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="745">745</th><td></td></tr>
<tr><th id="746">746</th><td>  <i class="doc">/// Return the correct register class for<span class="command"> \p</span> <span class="arg">OpNo.</span>  For target-specific</i></td></tr>
<tr><th id="747">747</th><td><i class="doc">  /// instructions, this will return the register class that has been defined</i></td></tr>
<tr><th id="748">748</th><td><i class="doc">  /// in tablegen.  For generic instructions, like REG_SEQUENCE it will return</i></td></tr>
<tr><th id="749">749</th><td><i class="doc">  /// the register class of its machine operand.</i></td></tr>
<tr><th id="750">750</th><td><i class="doc">  /// to infer the correct register class base on the other operands.</i></td></tr>
<tr><th id="751">751</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="decl" id="_ZNK4llvm11SIInstrInfo13getOpRegClassERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getOpRegClass' data-ref="_ZNK4llvm11SIInstrInfo13getOpRegClassERKNS_12MachineInstrEj">getOpRegClass</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="1290MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1290MI">MI</dfn>,</td></tr>
<tr><th id="752">752</th><td>                                           <em>unsigned</em> <dfn class="local col1 decl" id="1291OpNo" title='OpNo' data-type='unsigned int' data-ref="1291OpNo">OpNo</dfn>) <em>const</em>;</td></tr>
<tr><th id="753">753</th><td></td></tr>
<tr><th id="754">754</th><td>  <i class="doc">/// Return the size in bytes of the operand OpNo on the given</i></td></tr>
<tr><th id="755">755</th><td><i class="doc">  // instruction opcode.</i></td></tr>
<tr><th id="756">756</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm11SIInstrInfo9getOpSizeEtj" title='llvm::SIInstrInfo::getOpSize' data-ref="_ZNK4llvm11SIInstrInfo9getOpSizeEtj">getOpSize</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col2 decl" id="1292Opcode" title='Opcode' data-type='uint16_t' data-ref="1292Opcode">Opcode</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="1293OpNo" title='OpNo' data-type='unsigned int' data-ref="1293OpNo">OpNo</dfn>) <em>const</em> {</td></tr>
<tr><th id="757">757</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo" title='llvm::MCOperandInfo' data-ref="llvm::MCOperandInfo">MCOperandInfo</a> &amp;<dfn class="local col4 decl" id="1294OpInfo" title='OpInfo' data-type='const llvm::MCOperandInfo &amp;' data-ref="1294OpInfo">OpInfo</dfn> = get(Opcode).OpInfo[OpNo];</td></tr>
<tr><th id="758">758</th><td></td></tr>
<tr><th id="759">759</th><td>    <b>if</b> (<a class="local col4 ref" href="#1294OpInfo" title='OpInfo' data-ref="1294OpInfo">OpInfo</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo::RegClass" title='llvm::MCOperandInfo::RegClass' data-ref="llvm::MCOperandInfo::RegClass">RegClass</a> == -<var>1</var>) {</td></tr>
<tr><th id="760">760</th><td>      <i>// If this is an immediate operand, this must be a 32-bit literal.</i></td></tr>
<tr><th id="761">761</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (OpInfo.OperandType == MCOI::OPERAND_IMMEDIATE) ? void (0) : __assert_fail (&quot;OpInfo.OperandType == MCOI::OPERAND_IMMEDIATE&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.h&quot;, 761, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#1294OpInfo" title='OpInfo' data-ref="1294OpInfo">OpInfo</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo::OperandType" title='llvm::MCOperandInfo::OperandType' data-ref="llvm::MCOperandInfo::OperandType">OperandType</a> == MCOI::<a class="enum" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOI::OperandType::OPERAND_IMMEDIATE" title='llvm::MCOI::OperandType::OPERAND_IMMEDIATE' data-ref="llvm::MCOI::OperandType::OPERAND_IMMEDIATE">OPERAND_IMMEDIATE</a>);</td></tr>
<tr><th id="762">762</th><td>      <b>return</b> <var>4</var>;</td></tr>
<tr><th id="763">763</th><td>    }</td></tr>
<tr><th id="764">764</th><td></td></tr>
<tr><th id="765">765</th><td>    <b>return</b> RI.getRegSizeInBits(*RI.getRegClass(OpInfo.RegClass)) / <var>8</var>;</td></tr>
<tr><th id="766">766</th><td>  }</td></tr>
<tr><th id="767">767</th><td></td></tr>
<tr><th id="768">768</th><td>  <i class="doc">/// This form should usually be preferred since it handles operands</i></td></tr>
<tr><th id="769">769</th><td><i class="doc">  /// with unknown register classes.</i></td></tr>
<tr><th id="770">770</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm11SIInstrInfo9getOpSizeERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getOpSize' data-ref="_ZNK4llvm11SIInstrInfo9getOpSizeERKNS_12MachineInstrEj">getOpSize</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="1295MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1295MI">MI</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="1296OpNo" title='OpNo' data-type='unsigned int' data-ref="1296OpNo">OpNo</dfn>) <em>const</em> {</td></tr>
<tr><th id="771">771</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="1297MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="1297MO">MO</dfn> = <a class="local col5 ref" href="#1295MI" title='MI' data-ref="1295MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#1296OpNo" title='OpNo' data-ref="1296OpNo">OpNo</a>);</td></tr>
<tr><th id="772">772</th><td>    <b>if</b> (<a class="local col7 ref" href="#1297MO" title='MO' data-ref="1297MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="773">773</th><td>      <b>if</b> (<em>unsigned</em> <dfn class="local col8 decl" id="1298SubReg" title='SubReg' data-type='unsigned int' data-ref="1298SubReg"><a class="local col8 ref" href="#1298SubReg" title='SubReg' data-ref="1298SubReg">SubReg</a></dfn> = <a class="local col7 ref" href="#1297MO" title='MO' data-ref="1297MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>()) {</td></tr>
<tr><th id="774">774</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RI.getRegSizeInBits(*RI.getSubClassWithSubReg( MI.getParent()-&gt;getParent()-&gt;getRegInfo(). getRegClass(MO.getReg()), SubReg)) &gt;= 32 &amp;&amp; &quot;Sub-dword subregs are not supported&quot;) ? void (0) : __assert_fail (&quot;RI.getRegSizeInBits(*RI.getSubClassWithSubReg( MI.getParent()-&gt;getParent()-&gt;getRegInfo(). getRegClass(MO.getReg()), SubReg)) &gt;= 32 &amp;&amp; \&quot;Sub-dword subregs are not supported\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.h&quot;, 777, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(RI.getRegSizeInBits(*RI.getSubClassWithSubReg(</td></tr>
<tr><th id="775">775</th><td>                                   MI.getParent()-&gt;getParent()-&gt;getRegInfo().</td></tr>
<tr><th id="776">776</th><td>                                     getRegClass(MO.getReg()), SubReg)) &gt;= <var>32</var> &amp;&amp;</td></tr>
<tr><th id="777">777</th><td>               <q>"Sub-dword subregs are not supported"</q>);</td></tr>
<tr><th id="778">778</th><td>        <b>return</b> RI.getSubRegIndexLaneMask(SubReg).getNumLanes() * <var>4</var>;</td></tr>
<tr><th id="779">779</th><td>      }</td></tr>
<tr><th id="780">780</th><td>    }</td></tr>
<tr><th id="781">781</th><td>    <b>return</b> RI.getRegSizeInBits(*getOpRegClass(MI, OpNo)) / <var>8</var>;</td></tr>
<tr><th id="782">782</th><td>  }</td></tr>
<tr><th id="783">783</th><td></td></tr>
<tr><th id="784">784</th><td>  <i class="doc">/// Legalize the<span class="command"> \p</span> <span class="arg">OpIndex</span> operand of this instruction by inserting</i></td></tr>
<tr><th id="785">785</th><td><i class="doc">  /// a MOV.  For example:</i></td></tr>
<tr><th id="786">786</th><td><i class="doc">  /// ADD_I32_e32 VGPR0, 15</i></td></tr>
<tr><th id="787">787</th><td><i class="doc">  /// to</i></td></tr>
<tr><th id="788">788</th><td><i class="doc">  /// MOV VGPR1, 15</i></td></tr>
<tr><th id="789">789</th><td><i class="doc">  /// ADD_I32_e32 VGPR0, VGPR1</i></td></tr>
<tr><th id="790">790</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="791">791</th><td><i class="doc">  /// If the operand being legalized is a register, then a COPY will be used</i></td></tr>
<tr><th id="792">792</th><td><i class="doc">  /// instead of MOV.</i></td></tr>
<tr><th id="793">793</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo18legalizeOpWithMoveERNS_12MachineInstrEj" title='llvm::SIInstrInfo::legalizeOpWithMove' data-ref="_ZNK4llvm11SIInstrInfo18legalizeOpWithMoveERNS_12MachineInstrEj">legalizeOpWithMove</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="1299MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="1299MI">MI</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="1300OpIdx" title='OpIdx' data-type='unsigned int' data-ref="1300OpIdx">OpIdx</dfn>) <em>const</em>;</td></tr>
<tr><th id="794">794</th><td></td></tr>
<tr><th id="795">795</th><td>  <i class="doc">/// Check if<span class="command"> \p</span> <span class="arg">MO</span> is a legal operand if it was the<span class="command"> \p</span> <span class="arg">OpIdx</span> Operand</i></td></tr>
<tr><th id="796">796</th><td><i class="doc">  /// for<span class="command"> \p</span> <span class="arg">MI.</span></i></td></tr>
<tr><th id="797">797</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo14isOperandLegalERKNS_12MachineInstrEjPKNS_14MachineOperandE" title='llvm::SIInstrInfo::isOperandLegal' data-ref="_ZNK4llvm11SIInstrInfo14isOperandLegalERKNS_12MachineInstrEjPKNS_14MachineOperandE">isOperandLegal</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="1301MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1301MI">MI</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="1302OpIdx" title='OpIdx' data-type='unsigned int' data-ref="1302OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="798">798</th><td>                      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col3 decl" id="1303MO" title='MO' data-type='const llvm::MachineOperand *' data-ref="1303MO">MO</dfn> = <b>nullptr</b>) <em>const</em>;</td></tr>
<tr><th id="799">799</th><td></td></tr>
<tr><th id="800">800</th><td>  <i class="doc">/// Check if<span class="command"> \p</span> <span class="arg">MO</span> would be a valid operand for the given operand</i></td></tr>
<tr><th id="801">801</th><td><i class="doc">  /// definition<span class="command"> \p</span> <span class="arg">OpInfo.</span> Note this does not attempt to validate constant bus</i></td></tr>
<tr><th id="802">802</th><td><i class="doc">  /// restrictions (e.g. literal constant usage).</i></td></tr>
<tr><th id="803">803</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo18isLegalVSrcOperandERKNS_19MachineRegisterInfoERKNS_13MCOperandInfoERKNS_14MachineOperandE" title='llvm::SIInstrInfo::isLegalVSrcOperand' data-ref="_ZNK4llvm11SIInstrInfo18isLegalVSrcOperandERKNS_19MachineRegisterInfoERKNS_13MCOperandInfoERKNS_14MachineOperandE">isLegalVSrcOperand</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="1304MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="1304MRI">MRI</dfn>,</td></tr>
<tr><th id="804">804</th><td>                          <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo" title='llvm::MCOperandInfo' data-ref="llvm::MCOperandInfo">MCOperandInfo</a> &amp;<dfn class="local col5 decl" id="1305OpInfo" title='OpInfo' data-type='const llvm::MCOperandInfo &amp;' data-ref="1305OpInfo">OpInfo</dfn>,</td></tr>
<tr><th id="805">805</th><td>                          <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="1306MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="1306MO">MO</dfn>) <em>const</em>;</td></tr>
<tr><th id="806">806</th><td></td></tr>
<tr><th id="807">807</th><td>  <i class="doc">/// Check if<span class="command"> \p</span> <span class="arg">MO</span> (a register operand) is a legal register for the</i></td></tr>
<tr><th id="808">808</th><td><i class="doc">  /// given operand description.</i></td></tr>
<tr><th id="809">809</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo17isLegalRegOperandERKNS_19MachineRegisterInfoERKNS_13MCOperandInfoERKNS_14MachineOperandE" title='llvm::SIInstrInfo::isLegalRegOperand' data-ref="_ZNK4llvm11SIInstrInfo17isLegalRegOperandERKNS_19MachineRegisterInfoERKNS_13MCOperandInfoERKNS_14MachineOperandE">isLegalRegOperand</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="1307MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="1307MRI">MRI</dfn>,</td></tr>
<tr><th id="810">810</th><td>                         <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo" title='llvm::MCOperandInfo' data-ref="llvm::MCOperandInfo">MCOperandInfo</a> &amp;<dfn class="local col8 decl" id="1308OpInfo" title='OpInfo' data-type='const llvm::MCOperandInfo &amp;' data-ref="1308OpInfo">OpInfo</dfn>,</td></tr>
<tr><th id="811">811</th><td>                         <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="1309MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="1309MO">MO</dfn>) <em>const</em>;</td></tr>
<tr><th id="812">812</th><td></td></tr>
<tr><th id="813">813</th><td>  <i class="doc">/// Legalize operands in<span class="command"> \p</span> <span class="arg">MI</span> by either commuting it or inserting a</i></td></tr>
<tr><th id="814">814</th><td><i class="doc">  /// copy of src1.</i></td></tr>
<tr><th id="815">815</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo20legalizeOperandsVOP2ERNS_19MachineRegisterInfoERNS_12MachineInstrE" title='llvm::SIInstrInfo::legalizeOperandsVOP2' data-ref="_ZNK4llvm11SIInstrInfo20legalizeOperandsVOP2ERNS_19MachineRegisterInfoERNS_12MachineInstrE">legalizeOperandsVOP2</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="1310MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1310MRI">MRI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="1311MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="1311MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="816">816</th><td></td></tr>
<tr><th id="817">817</th><td>  <i class="doc">/// Fix operands in<span class="command"> \p</span> <span class="arg">MI</span> to satisfy constant bus requirements.</i></td></tr>
<tr><th id="818">818</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo20legalizeOperandsVOP3ERNS_19MachineRegisterInfoERNS_12MachineInstrE" title='llvm::SIInstrInfo::legalizeOperandsVOP3' data-ref="_ZNK4llvm11SIInstrInfo20legalizeOperandsVOP3ERNS_19MachineRegisterInfoERNS_12MachineInstrE">legalizeOperandsVOP3</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="1312MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1312MRI">MRI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="1313MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="1313MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="819">819</th><td></td></tr>
<tr><th id="820">820</th><td>  <i class="doc">/// Copy a value from a VGPR <span class="command">(\p</span> <span class="arg">SrcReg)</span> to SGPR.  This function can only</i></td></tr>
<tr><th id="821">821</th><td><i class="doc">  /// be used when it is know that the value in SrcReg is same across all</i></td></tr>
<tr><th id="822">822</th><td><i class="doc">  /// threads in the wave.</i></td></tr>
<tr><th id="823">823</th><td><i class="doc">  /// <span class="command">\returns</span> The SGPR register that<span class="command"> \p</span> <span class="arg">SrcReg</span> was copied to.</i></td></tr>
<tr><th id="824">824</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo18readlaneVGPRToSGPREjRNS_12MachineInstrERNS_19MachineRegisterInfoE" title='llvm::SIInstrInfo::readlaneVGPRToSGPR' data-ref="_ZNK4llvm11SIInstrInfo18readlaneVGPRToSGPREjRNS_12MachineInstrERNS_19MachineRegisterInfoE">readlaneVGPRToSGPR</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="1314SrcReg" title='SrcReg' data-type='unsigned int' data-ref="1314SrcReg">SrcReg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="1315UseMI" title='UseMI' data-type='llvm::MachineInstr &amp;' data-ref="1315UseMI">UseMI</dfn>,</td></tr>
<tr><th id="825">825</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="1316MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1316MRI">MRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="826">826</th><td></td></tr>
<tr><th id="827">827</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo20legalizeOperandsSMRDERNS_19MachineRegisterInfoERNS_12MachineInstrE" title='llvm::SIInstrInfo::legalizeOperandsSMRD' data-ref="_ZNK4llvm11SIInstrInfo20legalizeOperandsSMRDERNS_19MachineRegisterInfoERNS_12MachineInstrE">legalizeOperandsSMRD</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="1317MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1317MRI">MRI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="1318MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="1318MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="828">828</th><td></td></tr>
<tr><th id="829">829</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo22legalizeGenericOperandERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPKNS_19TargetRegisterCl7166486" title='llvm::SIInstrInfo::legalizeGenericOperand' data-ref="_ZNK4llvm11SIInstrInfo22legalizeGenericOperandERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPKNS_19TargetRegisterCl7166486">legalizeGenericOperand</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="1319InsertMBB" title='InsertMBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="1319InsertMBB">InsertMBB</dfn>,</td></tr>
<tr><th id="830">830</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="1320I" title='I' data-type='MachineBasicBlock::iterator' data-ref="1320I">I</dfn>,</td></tr>
<tr><th id="831">831</th><td>                              <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="1321DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="1321DstRC">DstRC</dfn>,</td></tr>
<tr><th id="832">832</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="1322Op" title='Op' data-type='llvm::MachineOperand &amp;' data-ref="1322Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="1323MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1323MRI">MRI</dfn>,</td></tr>
<tr><th id="833">833</th><td>                              <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col4 decl" id="1324DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="1324DL">DL</dfn>) <em>const</em>;</td></tr>
<tr><th id="834">834</th><td></td></tr>
<tr><th id="835">835</th><td>  <i class="doc">/// Legalize all operands in this instruction.  This function may create new</i></td></tr>
<tr><th id="836">836</th><td><i class="doc">  /// instructions and control-flow around<span class="command"> \p</span> <span class="arg">MI.</span>  If present,<span class="command"> \p</span> <span class="arg">MDT</span> is</i></td></tr>
<tr><th id="837">837</th><td><i class="doc">  /// updated.</i></td></tr>
<tr><th id="838">838</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo16legalizeOperandsERNS_12MachineInstrEPNS_20MachineDominatorTreeE" title='llvm::SIInstrInfo::legalizeOperands' data-ref="_ZNK4llvm11SIInstrInfo16legalizeOperandsERNS_12MachineInstrEPNS_20MachineDominatorTreeE">legalizeOperands</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="1325MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="1325MI">MI</dfn>,</td></tr>
<tr><th id="839">839</th><td>                        <a class="type" href="#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a> *<dfn class="local col6 decl" id="1326MDT" title='MDT' data-type='llvm::MachineDominatorTree *' data-ref="1326MDT">MDT</dfn> = <b>nullptr</b>) <em>const</em>;</td></tr>
<tr><th id="840">840</th><td></td></tr>
<tr><th id="841">841</th><td>  <i class="doc">/// Replace this instruction's opcode with the equivalent VALU</i></td></tr>
<tr><th id="842">842</th><td><i class="doc">  /// opcode.  This function will also move the users of<span class="command"> \p</span> <span class="arg">MI</span> to the</i></td></tr>
<tr><th id="843">843</th><td><i class="doc">  /// VALU if necessary. If present,<span class="command"> \p</span> <span class="arg">MDT</span> is updated.</i></td></tr>
<tr><th id="844">844</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo10moveToVALUERNS_12MachineInstrEPNS_20MachineDominatorTreeE" title='llvm::SIInstrInfo::moveToVALU' data-ref="_ZNK4llvm11SIInstrInfo10moveToVALUERNS_12MachineInstrEPNS_20MachineDominatorTreeE">moveToVALU</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="1327MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="1327MI">MI</dfn>, <a class="type" href="#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a> *<dfn class="local col8 decl" id="1328MDT" title='MDT' data-type='llvm::MachineDominatorTree *' data-ref="1328MDT">MDT</dfn> = <b>nullptr</b>) <em>const</em>;</td></tr>
<tr><th id="845">845</th><td></td></tr>
<tr><th id="846">846</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo16insertWaitStatesERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEi" title='llvm::SIInstrInfo::insertWaitStates' data-ref="_ZNK4llvm11SIInstrInfo16insertWaitStatesERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEi">insertWaitStates</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="1329MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="1329MBB">MBB</dfn>,<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="1330MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="1330MI">MI</dfn>,</td></tr>
<tr><th id="847">847</th><td>                        <em>int</em> <dfn class="local col1 decl" id="1331Count" title='Count' data-type='int' data-ref="1331Count">Count</dfn>) <em>const</em>;</td></tr>
<tr><th id="848">848</th><td></td></tr>
<tr><th id="849">849</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo10insertNoopERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::SIInstrInfo::insertNoop' data-ref="_ZNK4llvm11SIInstrInfo10insertNoopERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">insertNoop</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="1332MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="1332MBB">MBB</dfn>,</td></tr>
<tr><th id="850">850</th><td>                  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col3 decl" id="1333MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="1333MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="851">851</th><td></td></tr>
<tr><th id="852">852</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo12insertReturnERNS_17MachineBasicBlockE" title='llvm::SIInstrInfo::insertReturn' data-ref="_ZNK4llvm11SIInstrInfo12insertReturnERNS_17MachineBasicBlockE">insertReturn</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="1334MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="1334MBB">MBB</dfn>) <em>const</em>;</td></tr>
<tr><th id="853">853</th><td>  <i class="doc">/// Return the number of wait states that result from executing this</i></td></tr>
<tr><th id="854">854</th><td><i class="doc">  /// instruction.</i></td></tr>
<tr><th id="855">855</th><td>  <em>static</em> <em>unsigned</em> <dfn class="decl" id="_ZN4llvm11SIInstrInfo16getNumWaitStatesERKNS_12MachineInstrE" title='llvm::SIInstrInfo::getNumWaitStates' data-ref="_ZN4llvm11SIInstrInfo16getNumWaitStatesERKNS_12MachineInstrE">getNumWaitStates</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="1335MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1335MI">MI</dfn>);</td></tr>
<tr><th id="856">856</th><td></td></tr>
<tr><th id="857">857</th><td>  <i class="doc">/// Returns the operand named<span class="command"> \p</span> <span class="arg">Op.</span>  If<span class="command"> \p</span> <span class="arg">MI</span> does not have an</i></td></tr>
<tr><th id="858">858</th><td><i class="doc">  /// operand named<span class="command"> \c</span> <span class="arg">Op,</span> this function returns nullptr.</i></td></tr>
<tr><th id="859">859</th><td>  <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#181" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="860">860</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="decl" id="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj">getNamedOperand</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="1336MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="1336MI">MI</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="1337OperandName" title='OperandName' data-type='unsigned int' data-ref="1337OperandName">OperandName</dfn>) <em>const</em>;</td></tr>
<tr><th id="861">861</th><td></td></tr>
<tr><th id="862">862</th><td>  <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#181" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="863">863</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj">getNamedOperand</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="1338MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1338MI">MI</dfn>,</td></tr>
<tr><th id="864">864</th><td>                                        <em>unsigned</em> <dfn class="local col9 decl" id="1339OpName" title='OpName' data-type='unsigned int' data-ref="1339OpName">OpName</dfn>) <em>const</em> {</td></tr>
<tr><th id="865">865</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj">getNamedOperand</a>(<span class='refarg'><b>const_cast</b>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;&gt;(<a class="local col8 ref" href="#1338MI" title='MI' data-ref="1338MI">MI</a>)</span>, <a class="local col9 ref" href="#1339OpName" title='OpName' data-ref="1339OpName">OpName</a>);</td></tr>
<tr><th id="866">866</th><td>  }</td></tr>
<tr><th id="867">867</th><td></td></tr>
<tr><th id="868">868</th><td>  <i class="doc">/// Get required immediate operand</i></td></tr>
<tr><th id="869">869</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="decl def" id="_ZNK4llvm11SIInstrInfo18getNamedImmOperandERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedImmOperand' data-ref="_ZNK4llvm11SIInstrInfo18getNamedImmOperandERKNS_12MachineInstrEj">getNamedImmOperand</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="1340MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1340MI">MI</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="1341OpName" title='OpName' data-type='unsigned int' data-ref="1341OpName">OpName</dfn>) <em>const</em> {</td></tr>
<tr><th id="870">870</th><td>    <em>int</em> <dfn class="local col2 decl" id="1342Idx" title='Idx' data-type='int' data-ref="1342Idx">Idx</dfn> = <span class="namespace">AMDGPU::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col0 ref" href="#1340MI" title='MI' data-ref="1340MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <a class="local col1 ref" href="#1341OpName" title='OpName' data-ref="1341OpName">OpName</a>);</td></tr>
<tr><th id="871">871</th><td>    <b>return</b> <a class="local col0 ref" href="#1340MI" title='MI' data-ref="1340MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#1342Idx" title='Idx' data-ref="1342Idx">Idx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="872">872</th><td>  }</td></tr>
<tr><th id="873">873</th><td></td></tr>
<tr><th id="874">874</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo24getDefaultRsrcDataFormatEv" title='llvm::SIInstrInfo::getDefaultRsrcDataFormat' data-ref="_ZNK4llvm11SIInstrInfo24getDefaultRsrcDataFormatEv">getDefaultRsrcDataFormat</dfn>() <em>const</em>;</td></tr>
<tr><th id="875">875</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo21getScratchRsrcWords23Ev" title='llvm::SIInstrInfo::getScratchRsrcWords23' data-ref="_ZNK4llvm11SIInstrInfo21getScratchRsrcWords23Ev">getScratchRsrcWords23</dfn>() <em>const</em>;</td></tr>
<tr><th id="876">876</th><td></td></tr>
<tr><th id="877">877</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo23isLowLatencyInstructionERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isLowLatencyInstruction' data-ref="_ZNK4llvm11SIInstrInfo23isLowLatencyInstructionERKNS_12MachineInstrE">isLowLatencyInstruction</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="1343MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1343MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="878">878</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo24isHighLatencyInstructionERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isHighLatencyInstruction' data-ref="_ZNK4llvm11SIInstrInfo24isHighLatencyInstructionERKNS_12MachineInstrE">isHighLatencyInstruction</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="1344MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1344MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="879">879</th><td></td></tr>
<tr><th id="880">880</th><td>  <i class="doc">/// Return the descriptor of the target-specific machine instruction</i></td></tr>
<tr><th id="881">881</th><td><i class="doc">  /// that corresponds to the specified pseudo or native opcode.</i></td></tr>
<tr><th id="882">882</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="decl def" id="_ZNK4llvm11SIInstrInfo21getMCOpcodeFromPseudoEj" title='llvm::SIInstrInfo::getMCOpcodeFromPseudo' data-ref="_ZNK4llvm11SIInstrInfo21getMCOpcodeFromPseudoEj">getMCOpcodeFromPseudo</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="1345Opcode" title='Opcode' data-type='unsigned int' data-ref="1345Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="883">883</th><td>    <b>return</b> get(pseudoToMCOpcode(Opcode));</td></tr>
<tr><th id="884">884</th><td>  }</td></tr>
<tr><th id="885">885</th><td></td></tr>
<tr><th id="886">886</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo13isStackAccessERKNS_12MachineInstrERi" title='llvm::SIInstrInfo::isStackAccess' data-ref="_ZNK4llvm11SIInstrInfo13isStackAccessERKNS_12MachineInstrERi">isStackAccess</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="1346MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1346MI">MI</dfn>, <em>int</em> &amp;<dfn class="local col7 decl" id="1347FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="1347FrameIndex">FrameIndex</dfn>) <em>const</em>;</td></tr>
<tr><th id="887">887</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo17isSGPRStackAccessERKNS_12MachineInstrERi" title='llvm::SIInstrInfo::isSGPRStackAccess' data-ref="_ZNK4llvm11SIInstrInfo17isSGPRStackAccessERKNS_12MachineInstrERi">isSGPRStackAccess</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="1348MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1348MI">MI</dfn>, <em>int</em> &amp;<dfn class="local col9 decl" id="1349FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="1349FrameIndex">FrameIndex</dfn>) <em>const</em>;</td></tr>
<tr><th id="888">888</th><td></td></tr>
<tr><th id="889">889</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi" title='llvm::SIInstrInfo::isLoadFromStackSlot' data-ref="_ZNK4llvm11SIInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi">isLoadFromStackSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="1350MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1350MI">MI</dfn>,</td></tr>
<tr><th id="890">890</th><td>                               <em>int</em> &amp;<dfn class="local col1 decl" id="1351FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="1351FrameIndex">FrameIndex</dfn>) <em>const</em> override;</td></tr>
<tr><th id="891">891</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi" title='llvm::SIInstrInfo::isStoreToStackSlot' data-ref="_ZNK4llvm11SIInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi">isStoreToStackSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="1352MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1352MI">MI</dfn>,</td></tr>
<tr><th id="892">892</th><td>                              <em>int</em> &amp;<dfn class="local col3 decl" id="1353FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="1353FrameIndex">FrameIndex</dfn>) <em>const</em> override;</td></tr>
<tr><th id="893">893</th><td></td></tr>
<tr><th id="894">894</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo17getInstBundleSizeERKNS_12MachineInstrE" title='llvm::SIInstrInfo::getInstBundleSize' data-ref="_ZNK4llvm11SIInstrInfo17getInstBundleSizeERKNS_12MachineInstrE">getInstBundleSize</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="1354MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1354MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="895">895</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE" title='llvm::SIInstrInfo::getInstSizeInBytes' data-ref="_ZNK4llvm11SIInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE">getInstSizeInBytes</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="1355MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1355MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="896">896</th><td></td></tr>
<tr><th id="897">897</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo25mayAccessFlatAddressSpaceERKNS_12MachineInstrE" title='llvm::SIInstrInfo::mayAccessFlatAddressSpace' data-ref="_ZNK4llvm11SIInstrInfo25mayAccessFlatAddressSpaceERKNS_12MachineInstrE">mayAccessFlatAddressSpace</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="1356MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1356MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="898">898</th><td></td></tr>
<tr><th id="899">899</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo23isNonUniformBranchInstrERNS_12MachineInstrE" title='llvm::SIInstrInfo::isNonUniformBranchInstr' data-ref="_ZNK4llvm11SIInstrInfo23isNonUniformBranchInstrERNS_12MachineInstrE">isNonUniformBranchInstr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="1357Instr" title='Instr' data-type='llvm::MachineInstr &amp;' data-ref="1357Instr">Instr</dfn>) <em>const</em>;</td></tr>
<tr><th id="900">900</th><td></td></tr>
<tr><th id="901">901</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo25convertNonUniformIfRegionEPNS_17MachineBasicBlockES2_" title='llvm::SIInstrInfo::convertNonUniformIfRegion' data-ref="_ZNK4llvm11SIInstrInfo25convertNonUniformIfRegionEPNS_17MachineBasicBlockES2_">convertNonUniformIfRegion</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="1358IfEntry" title='IfEntry' data-type='llvm::MachineBasicBlock *' data-ref="1358IfEntry">IfEntry</dfn>,</td></tr>
<tr><th id="902">902</th><td>                                 <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="1359IfEnd" title='IfEnd' data-type='llvm::MachineBasicBlock *' data-ref="1359IfEnd">IfEnd</dfn>) <em>const</em>;</td></tr>
<tr><th id="903">903</th><td></td></tr>
<tr><th id="904">904</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo27convertNonUniformLoopRegionEPNS_17MachineBasicBlockES2_" title='llvm::SIInstrInfo::convertNonUniformLoopRegion' data-ref="_ZNK4llvm11SIInstrInfo27convertNonUniformLoopRegionEPNS_17MachineBasicBlockES2_">convertNonUniformLoopRegion</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="1360LoopEntry" title='LoopEntry' data-type='llvm::MachineBasicBlock *' data-ref="1360LoopEntry">LoopEntry</dfn>,</td></tr>
<tr><th id="905">905</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="1361LoopEnd" title='LoopEnd' data-type='llvm::MachineBasicBlock *' data-ref="1361LoopEnd">LoopEnd</dfn>) <em>const</em>;</td></tr>
<tr><th id="906">906</th><td></td></tr>
<tr><th id="907">907</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;</td></tr>
<tr><th id="908">908</th><td>  <dfn class="decl" id="_ZNK4llvm11SIInstrInfo35decomposeMachineOperandsTargetFlagsEj" title='llvm::SIInstrInfo::decomposeMachineOperandsTargetFlags' data-ref="_ZNK4llvm11SIInstrInfo35decomposeMachineOperandsTargetFlagsEj">decomposeMachineOperandsTargetFlags</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="1362TF" title='TF' data-type='unsigned int' data-ref="1362TF">TF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="909">909</th><td></td></tr>
<tr><th id="910">910</th><td>  <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>int</em>, <em>const</em> <em>char</em> *&gt;&gt;</td></tr>
<tr><th id="911">911</th><td>  <dfn class="decl" id="_ZNK4llvm11SIInstrInfo28getSerializableTargetIndicesEv" title='llvm::SIInstrInfo::getSerializableTargetIndices' data-ref="_ZNK4llvm11SIInstrInfo28getSerializableTargetIndicesEv">getSerializableTargetIndices</dfn>() <em>const</em> override;</td></tr>
<tr><th id="912">912</th><td></td></tr>
<tr><th id="913">913</th><td>  <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>const</em> <em>char</em> *&gt;&gt;</td></tr>
<tr><th id="914">914</th><td>  <dfn class="decl" id="_ZNK4llvm11SIInstrInfo46getSerializableDirectMachineOperandTargetFlagsEv" title='llvm::SIInstrInfo::getSerializableDirectMachineOperandTargetFlags' data-ref="_ZNK4llvm11SIInstrInfo46getSerializableDirectMachineOperandTargetFlagsEv">getSerializableDirectMachineOperandTargetFlags</dfn>() <em>const</em> override;</td></tr>
<tr><th id="915">915</th><td></td></tr>
<tr><th id="916">916</th><td>  <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::ScheduleHazardRecognizer" title='llvm::ScheduleHazardRecognizer' data-ref="llvm::ScheduleHazardRecognizer">ScheduleHazardRecognizer</a> *</td></tr>
<tr><th id="917">917</th><td>  <dfn class="decl" id="_ZNK4llvm11SIInstrInfo34CreateTargetPostRAHazardRecognizerEPKNS_18InstrItineraryDataEPKNS_11ScheduleDAGE" title='llvm::SIInstrInfo::CreateTargetPostRAHazardRecognizer' data-ref="_ZNK4llvm11SIInstrInfo34CreateTargetPostRAHazardRecognizerEPKNS_18InstrItineraryDataEPKNS_11ScheduleDAGE">CreateTargetPostRAHazardRecognizer</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> *<dfn class="local col3 decl" id="1363II" title='II' data-type='const llvm::InstrItineraryData *' data-ref="1363II">II</dfn>,</td></tr>
<tr><th id="918">918</th><td>                                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::ScheduleDAG" title='llvm::ScheduleDAG' data-ref="llvm::ScheduleDAG">ScheduleDAG</a> *<dfn class="local col4 decl" id="1364DAG" title='DAG' data-type='const llvm::ScheduleDAG *' data-ref="1364DAG">DAG</dfn>) <em>const</em> override;</td></tr>
<tr><th id="919">919</th><td></td></tr>
<tr><th id="920">920</th><td>  <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::ScheduleHazardRecognizer" title='llvm::ScheduleHazardRecognizer' data-ref="llvm::ScheduleHazardRecognizer">ScheduleHazardRecognizer</a> *</td></tr>
<tr><th id="921">921</th><td>  <dfn class="decl" id="_ZNK4llvm11SIInstrInfo34CreateTargetPostRAHazardRecognizerERKNS_15MachineFunctionE" title='llvm::SIInstrInfo::CreateTargetPostRAHazardRecognizer' data-ref="_ZNK4llvm11SIInstrInfo34CreateTargetPostRAHazardRecognizerERKNS_15MachineFunctionE">CreateTargetPostRAHazardRecognizer</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="1365MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="1365MF">MF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="922">922</th><td></td></tr>
<tr><th id="923">923</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo20isBasicBlockPrologueERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isBasicBlockPrologue' data-ref="_ZNK4llvm11SIInstrInfo20isBasicBlockPrologueERKNS_12MachineInstrE">isBasicBlockPrologue</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="1366MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1366MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="924">924</th><td></td></tr>
<tr><th id="925">925</th><td>  <i class="doc">/// Return a partially built integer add instruction without carry.</i></td></tr>
<tr><th id="926">926</th><td><i class="doc">  /// Caller must add source operands.</i></td></tr>
<tr><th id="927">927</th><td><i class="doc">  /// For pre-GFX9 it will generate unused carry destination operand.</i></td></tr>
<tr><th id="928">928</th><td><i class="doc">  /// TODO: After GFX9 it should return a no-carry operation.</i></td></tr>
<tr><th id="929">929</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo13getAddNoCarryERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEj" title='llvm::SIInstrInfo::getAddNoCarry' data-ref="_ZNK4llvm11SIInstrInfo13getAddNoCarryERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEj">getAddNoCarry</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="1367MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="1367MBB">MBB</dfn>,</td></tr>
<tr><th id="930">930</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="1368I" title='I' data-type='MachineBasicBlock::iterator' data-ref="1368I">I</dfn>,</td></tr>
<tr><th id="931">931</th><td>                                    <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col9 decl" id="1369DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="1369DL">DL</dfn>,</td></tr>
<tr><th id="932">932</th><td>                                    <em>unsigned</em> <dfn class="local col0 decl" id="1370DestReg" title='DestReg' data-type='unsigned int' data-ref="1370DestReg">DestReg</dfn>) <em>const</em>;</td></tr>
<tr><th id="933">933</th><td></td></tr>
<tr><th id="934">934</th><td>  <em>static</em> <em>bool</em> <dfn class="decl" id="_ZN4llvm11SIInstrInfo16isKillTerminatorEj" title='llvm::SIInstrInfo::isKillTerminator' data-ref="_ZN4llvm11SIInstrInfo16isKillTerminatorEj">isKillTerminator</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="1371Opcode" title='Opcode' data-type='unsigned int' data-ref="1371Opcode">Opcode</dfn>);</td></tr>
<tr><th id="935">935</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="decl" id="_ZNK4llvm11SIInstrInfo27getKillTerminatorFromPseudoEj" title='llvm::SIInstrInfo::getKillTerminatorFromPseudo' data-ref="_ZNK4llvm11SIInstrInfo27getKillTerminatorFromPseudoEj">getKillTerminatorFromPseudo</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="1372Opcode" title='Opcode' data-type='unsigned int' data-ref="1372Opcode">Opcode</dfn>) <em>const</em>;</td></tr>
<tr><th id="936">936</th><td></td></tr>
<tr><th id="937">937</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def" id="_ZN4llvm11SIInstrInfo21isLegalMUBUFImmOffsetEj" title='llvm::SIInstrInfo::isLegalMUBUFImmOffset' data-ref="_ZN4llvm11SIInstrInfo21isLegalMUBUFImmOffsetEj">isLegalMUBUFImmOffset</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="1373Imm" title='Imm' data-type='unsigned int' data-ref="1373Imm">Imm</dfn>) {</td></tr>
<tr><th id="938">938</th><td>    <b>return</b> isUInt&lt;<var>12</var>&gt;(Imm);</td></tr>
<tr><th id="939">939</th><td>  }</td></tr>
<tr><th id="940">940</th><td></td></tr>
<tr><th id="941">941</th><td>  <i class="doc">/// <span class="command">\brief</span> Return a target-specific opcode if Opcode is a pseudo instruction.</i></td></tr>
<tr><th id="942">942</th><td><i class="doc">  /// Return -1 if the target-specific opcode for the pseudo instruction does</i></td></tr>
<tr><th id="943">943</th><td><i class="doc">  /// not exist. If Opcode is not a pseudo instruction, this is identity.</i></td></tr>
<tr><th id="944">944</th><td>  <em>int</em> <dfn class="decl" id="_ZNK4llvm11SIInstrInfo16pseudoToMCOpcodeEi" title='llvm::SIInstrInfo::pseudoToMCOpcode' data-ref="_ZNK4llvm11SIInstrInfo16pseudoToMCOpcodeEi">pseudoToMCOpcode</dfn>(<em>int</em> <dfn class="local col4 decl" id="1374Opcode" title='Opcode' data-type='int' data-ref="1374Opcode">Opcode</dfn>) <em>const</em>;</td></tr>
<tr><th id="945">945</th><td>};</td></tr>
<tr><th id="946">946</th><td></td></tr>
<tr><th id="947">947</th><td><i class="doc">/// <span class="command">\brief</span> Returns true if a reg:subreg pair P has a TRC class</i></td></tr>
<tr><th id="948">948</th><td><b>inline</b> <em>bool</em> <dfn class="decl def" id="_ZN4llvm12isOfRegClassERKNS_15TargetInstrInfo13RegSubRegPairERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::isOfRegClass' data-ref="_ZN4llvm12isOfRegClassERKNS_15TargetInstrInfo13RegSubRegPairERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">isOfRegClass</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair" title='llvm::TargetInstrInfo::RegSubRegPair' data-ref="llvm::TargetInstrInfo::RegSubRegPair">RegSubRegPair</a> &amp;<dfn class="local col5 decl" id="1375P" title='P' data-type='const TargetInstrInfo::RegSubRegPair &amp;' data-ref="1375P">P</dfn>,</td></tr>
<tr><th id="949">949</th><td>                         <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col6 decl" id="1376TRC" title='TRC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="1376TRC">TRC</dfn>,</td></tr>
<tr><th id="950">950</th><td>                         <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="1377MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1377MRI">MRI</dfn>) {</td></tr>
<tr><th id="951">951</th><td>  <em>auto</em> *<dfn class="local col8 decl" id="1378RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="1378RC">RC</dfn> = <a class="local col7 ref" href="#1377MRI" title='MRI' data-ref="1377MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col5 ref" href="#1375P" title='P' data-ref="1375P">P</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::Reg" title='llvm::TargetInstrInfo::RegSubRegPair::Reg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::Reg">Reg</a>);</td></tr>
<tr><th id="952">952</th><td>  <b>if</b> (!<a class="local col5 ref" href="#1375P" title='P' data-ref="1375P">P</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::SubReg" title='llvm::TargetInstrInfo::RegSubRegPair::SubReg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::SubReg">SubReg</a>)</td></tr>
<tr><th id="953">953</th><td>    <b>return</b> <a class="local col8 ref" href="#1378RC" title='RC' data-ref="1378RC">RC</a> == &amp;<a class="local col6 ref" href="#1376TRC" title='TRC' data-ref="1376TRC">TRC</a>;</td></tr>
<tr><th id="954">954</th><td>  <em>auto</em> *<dfn class="local col9 decl" id="1379TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="1379TRI">TRI</dfn> = <a class="local col7 ref" href="#1377MRI" title='MRI' data-ref="1377MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" title='llvm::MachineRegisterInfo::getTargetRegisterInfo' data-ref="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv">getTargetRegisterInfo</a>();</td></tr>
<tr><th id="955">955</th><td>  <b>return</b> <a class="local col8 ref" href="#1378RC" title='RC' data-ref="1378RC">RC</a> == <a class="local col9 ref" href="#1379TRI" title='TRI' data-ref="1379TRI">TRI</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo24getMatchingSuperRegClassEPKNS_19TargetRegisterClassES3_j" title='llvm::TargetRegisterInfo::getMatchingSuperRegClass' data-ref="_ZNK4llvm18TargetRegisterInfo24getMatchingSuperRegClassEPKNS_19TargetRegisterClassES3_j">getMatchingSuperRegClass</a>(<a class="local col8 ref" href="#1378RC" title='RC' data-ref="1378RC">RC</a>, &amp;<a class="local col6 ref" href="#1376TRC" title='TRC' data-ref="1376TRC">TRC</a>, <a class="local col5 ref" href="#1375P" title='P' data-ref="1375P">P</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::SubReg" title='llvm::TargetInstrInfo::RegSubRegPair::SubReg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::SubReg">SubReg</a>);</td></tr>
<tr><th id="956">956</th><td>}</td></tr>
<tr><th id="957">957</th><td></td></tr>
<tr><th id="958">958</th><td><i class="doc">/// <span class="command">\brief</span> Create RegSubRegPair from a register MachineOperand</i></td></tr>
<tr><th id="959">959</th><td><b>inline</b></td></tr>
<tr><th id="960">960</th><td><a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair" title='llvm::TargetInstrInfo::RegSubRegPair' data-ref="llvm::TargetInstrInfo::RegSubRegPair">RegSubRegPair</a> <dfn class="decl def" id="_ZN4llvm16getRegSubRegPairERKNS_14MachineOperandE" title='llvm::getRegSubRegPair' data-ref="_ZN4llvm16getRegSubRegPairERKNS_14MachineOperandE">getRegSubRegPair</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="1380O" title='O' data-type='const llvm::MachineOperand &amp;' data-ref="1380O">O</dfn>) {</td></tr>
<tr><th id="961">961</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (O.isReg()) ? void (0) : __assert_fail (&quot;O.isReg()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.h&quot;, 961, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#1380O" title='O' data-ref="1380O">O</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>());</td></tr>
<tr><th id="962">962</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair" title='llvm::TargetInstrInfo::RegSubRegPair' data-ref="llvm::TargetInstrInfo::RegSubRegPair">RegSubRegPair</a><a class="ref" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZN4llvm15TargetInstrInfo13RegSubRegPairC1Ejj" title='llvm::TargetInstrInfo::RegSubRegPair::RegSubRegPair' data-ref="_ZN4llvm15TargetInstrInfo13RegSubRegPairC1Ejj">(</a><a class="local col0 ref" href="#1380O" title='O' data-ref="1380O">O</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col0 ref" href="#1380O" title='O' data-ref="1380O">O</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>());</td></tr>
<tr><th id="963">963</th><td>}</td></tr>
<tr><th id="964">964</th><td></td></tr>
<tr><th id="965">965</th><td><i class="doc">/// <span class="command">\brief</span> Return the SubReg component from REG_SEQUENCE</i></td></tr>
<tr><th id="966">966</th><td><a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair" title='llvm::TargetInstrInfo::RegSubRegPair' data-ref="llvm::TargetInstrInfo::RegSubRegPair">RegSubRegPair</a> <dfn class="decl" id="_ZN4llvm20getRegSequenceSubRegERNS_12MachineInstrEj" title='llvm::getRegSequenceSubReg' data-ref="_ZN4llvm20getRegSequenceSubRegERNS_12MachineInstrEj">getRegSequenceSubReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="1381MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="1381MI">MI</dfn>,</td></tr>
<tr><th id="967">967</th><td>                                                    <em>unsigned</em> <dfn class="local col2 decl" id="1382SubReg" title='SubReg' data-type='unsigned int' data-ref="1382SubReg">SubReg</dfn>);</td></tr>
<tr><th id="968">968</th><td></td></tr>
<tr><th id="969">969</th><td><i class="doc">/// <span class="command">\brief</span> Return the defining instruction for a given reg:subreg pair</i></td></tr>
<tr><th id="970">970</th><td><i class="doc">/// skipping copy like instructions and subreg-manipulation pseudos.</i></td></tr>
<tr><th id="971">971</th><td><i class="doc">/// Following another subreg of a reg:subreg isn't supported.</i></td></tr>
<tr><th id="972">972</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="decl" id="_ZN4llvm16getVRegSubRegDefERKNS_15TargetInstrInfo13RegSubRegPairERNS_19MachineRegisterInfoE" title='llvm::getVRegSubRegDef' data-ref="_ZN4llvm16getVRegSubRegDefERKNS_15TargetInstrInfo13RegSubRegPairERNS_19MachineRegisterInfoE">getVRegSubRegDef</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair" title='llvm::TargetInstrInfo::RegSubRegPair' data-ref="llvm::TargetInstrInfo::RegSubRegPair">RegSubRegPair</a> &amp;<dfn class="local col3 decl" id="1383P" title='P' data-type='const TargetInstrInfo::RegSubRegPair &amp;' data-ref="1383P">P</dfn>,</td></tr>
<tr><th id="973">973</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="1384MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1384MRI">MRI</dfn>);</td></tr>
<tr><th id="974">974</th><td></td></tr>
<tr><th id="975">975</th><td><i class="doc">/// <span class="command">\brief</span> Return true if EXEC mask isnt' changed between the def and</i></td></tr>
<tr><th id="976">976</th><td><i class="doc">/// all uses of VReg. Currently if def and uses are in different BBs -</i></td></tr>
<tr><th id="977">977</th><td><i class="doc">/// simply return false. Should be run on SSA.</i></td></tr>
<tr><th id="978">978</th><td><em>bool</em> <dfn class="decl" id="_ZN4llvm35isEXECMaskConstantBetweenDefAndUsesEjRNS_19MachineRegisterInfoE" title='llvm::isEXECMaskConstantBetweenDefAndUses' data-ref="_ZN4llvm35isEXECMaskConstantBetweenDefAndUsesEjRNS_19MachineRegisterInfoE">isEXECMaskConstantBetweenDefAndUses</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="1385VReg" title='VReg' data-type='unsigned int' data-ref="1385VReg">VReg</dfn>,</td></tr>
<tr><th id="979">979</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="1386MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1386MRI">MRI</dfn>);</td></tr>
<tr><th id="980">980</th><td></td></tr>
<tr><th id="981">981</th><td><b>namespace</b> <span class="namespace">AMDGPU</span> {</td></tr>
<tr><th id="982">982</th><td></td></tr>
<tr><th id="983">983</th><td>  <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#181" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="984">984</th><td>  <em>int</em> <dfn class="decl" id="_ZN4llvm6AMDGPU9getVOPe64Et" title='llvm::AMDGPU::getVOPe64' data-ref="_ZN4llvm6AMDGPU9getVOPe64Et">getVOPe64</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col7 decl" id="1387Opcode" title='Opcode' data-type='uint16_t' data-ref="1387Opcode">Opcode</dfn>);</td></tr>
<tr><th id="985">985</th><td></td></tr>
<tr><th id="986">986</th><td>  <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#181" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="987">987</th><td>  <em>int</em> <dfn class="decl" id="_ZN4llvm6AMDGPU9getVOPe32Et" title='llvm::AMDGPU::getVOPe32' data-ref="_ZN4llvm6AMDGPU9getVOPe32Et">getVOPe32</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col8 decl" id="1388Opcode" title='Opcode' data-type='uint16_t' data-ref="1388Opcode">Opcode</dfn>);</td></tr>
<tr><th id="988">988</th><td></td></tr>
<tr><th id="989">989</th><td>  <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#181" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="990">990</th><td>  <em>int</em> <dfn class="decl" id="_ZN4llvm6AMDGPU9getSDWAOpEt" title='llvm::AMDGPU::getSDWAOp' data-ref="_ZN4llvm6AMDGPU9getSDWAOpEt">getSDWAOp</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col9 decl" id="1389Opcode" title='Opcode' data-type='uint16_t' data-ref="1389Opcode">Opcode</dfn>);</td></tr>
<tr><th id="991">991</th><td></td></tr>
<tr><th id="992">992</th><td>  <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#181" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="993">993</th><td>  <em>int</em> <dfn class="decl" id="_ZN4llvm6AMDGPU10getDPPOp32Et" title='llvm::AMDGPU::getDPPOp32' data-ref="_ZN4llvm6AMDGPU10getDPPOp32Et">getDPPOp32</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col0 decl" id="1390Opcode" title='Opcode' data-type='uint16_t' data-ref="1390Opcode">Opcode</dfn>);</td></tr>
<tr><th id="994">994</th><td></td></tr>
<tr><th id="995">995</th><td>  <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#181" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="996">996</th><td>  <em>int</em> <dfn class="decl" id="_ZN4llvm6AMDGPU18getBasicFromSDWAOpEt" title='llvm::AMDGPU::getBasicFromSDWAOp' data-ref="_ZN4llvm6AMDGPU18getBasicFromSDWAOpEt">getBasicFromSDWAOp</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col1 decl" id="1391Opcode" title='Opcode' data-type='uint16_t' data-ref="1391Opcode">Opcode</dfn>);</td></tr>
<tr><th id="997">997</th><td></td></tr>
<tr><th id="998">998</th><td>  <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#181" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="999">999</th><td>  <em>int</em> <dfn class="decl" id="_ZN4llvm6AMDGPU13getCommuteRevEt" title='llvm::AMDGPU::getCommuteRev' data-ref="_ZN4llvm6AMDGPU13getCommuteRevEt">getCommuteRev</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col2 decl" id="1392Opcode" title='Opcode' data-type='uint16_t' data-ref="1392Opcode">Opcode</dfn>);</td></tr>
<tr><th id="1000">1000</th><td></td></tr>
<tr><th id="1001">1001</th><td>  <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#181" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="1002">1002</th><td>  <em>int</em> <dfn class="decl" id="_ZN4llvm6AMDGPU14getCommuteOrigEt" title='llvm::AMDGPU::getCommuteOrig' data-ref="_ZN4llvm6AMDGPU14getCommuteOrigEt">getCommuteOrig</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col3 decl" id="1393Opcode" title='Opcode' data-type='uint16_t' data-ref="1393Opcode">Opcode</dfn>);</td></tr>
<tr><th id="1003">1003</th><td></td></tr>
<tr><th id="1004">1004</th><td>  <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#181" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="1005">1005</th><td>  <em>int</em> <dfn class="decl" id="_ZN4llvm6AMDGPU13getAddr64InstEt" title='llvm::AMDGPU::getAddr64Inst' data-ref="_ZN4llvm6AMDGPU13getAddr64InstEt">getAddr64Inst</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col4 decl" id="1394Opcode" title='Opcode' data-type='uint16_t' data-ref="1394Opcode">Opcode</dfn>);</td></tr>
<tr><th id="1006">1006</th><td></td></tr>
<tr><th id="1007">1007</th><td>  <i class="doc">/// Check if<span class="command"> \p</span> <span class="arg">Opcode</span> is an Addr64 opcode.</i></td></tr>
<tr><th id="1008">1008</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1009">1009</th><td><i class="doc">  /// <span class="command">\returns</span><span class="command"> \p</span> <span class="arg">Opcode</span> if it is an Addr64 opcode, otherwise -1.</i></td></tr>
<tr><th id="1010">1010</th><td>  <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#181" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="1011">1011</th><td>  <em>int</em> <dfn class="decl" id="_ZN4llvm6AMDGPU15getIfAddr64InstEt" title='llvm::AMDGPU::getIfAddr64Inst' data-ref="_ZN4llvm6AMDGPU15getIfAddr64InstEt">getIfAddr64Inst</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col5 decl" id="1395Opcode" title='Opcode' data-type='uint16_t' data-ref="1395Opcode">Opcode</dfn>);</td></tr>
<tr><th id="1012">1012</th><td></td></tr>
<tr><th id="1013">1013</th><td>  <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#181" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="1014">1014</th><td>  <em>int</em> <dfn class="decl" id="_ZN4llvm6AMDGPU17getMUBUFNoLdsInstEt" title='llvm::AMDGPU::getMUBUFNoLdsInst' data-ref="_ZN4llvm6AMDGPU17getMUBUFNoLdsInstEt">getMUBUFNoLdsInst</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col6 decl" id="1396Opcode" title='Opcode' data-type='uint16_t' data-ref="1396Opcode">Opcode</dfn>);</td></tr>
<tr><th id="1015">1015</th><td></td></tr>
<tr><th id="1016">1016</th><td>  <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#181" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="1017">1017</th><td>  <em>int</em> <dfn class="decl" id="_ZN4llvm6AMDGPU14getAtomicRetOpEt" title='llvm::AMDGPU::getAtomicRetOp' data-ref="_ZN4llvm6AMDGPU14getAtomicRetOpEt">getAtomicRetOp</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col7 decl" id="1397Opcode" title='Opcode' data-type='uint16_t' data-ref="1397Opcode">Opcode</dfn>);</td></tr>
<tr><th id="1018">1018</th><td></td></tr>
<tr><th id="1019">1019</th><td>  <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#181" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="1020">1020</th><td>  <em>int</em> <dfn class="decl" id="_ZN4llvm6AMDGPU16getAtomicNoRetOpEt" title='llvm::AMDGPU::getAtomicNoRetOp' data-ref="_ZN4llvm6AMDGPU16getAtomicNoRetOpEt">getAtomicNoRetOp</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col8 decl" id="1398Opcode" title='Opcode' data-type='uint16_t' data-ref="1398Opcode">Opcode</dfn>);</td></tr>
<tr><th id="1021">1021</th><td></td></tr>
<tr><th id="1022">1022</th><td>  <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#181" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="1023">1023</th><td>  <em>int</em> <dfn class="decl" id="_ZN4llvm6AMDGPU9getSOPKOpEt" title='llvm::AMDGPU::getSOPKOp' data-ref="_ZN4llvm6AMDGPU9getSOPKOpEt">getSOPKOp</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col9 decl" id="1399Opcode" title='Opcode' data-type='uint16_t' data-ref="1399Opcode">Opcode</dfn>);</td></tr>
<tr><th id="1024">1024</th><td></td></tr>
<tr><th id="1025">1025</th><td>  <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#181" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="1026">1026</th><td>  <em>int</em> <dfn class="decl" id="_ZN4llvm6AMDGPU16getGlobalSaddrOpEt" title='llvm::AMDGPU::getGlobalSaddrOp' data-ref="_ZN4llvm6AMDGPU16getGlobalSaddrOpEt">getGlobalSaddrOp</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col0 decl" id="1400Opcode" title='Opcode' data-type='uint16_t' data-ref="1400Opcode">Opcode</dfn>);</td></tr>
<tr><th id="1027">1027</th><td></td></tr>
<tr><th id="1028">1028</th><td>  <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#181" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="1029">1029</th><td>  <em>int</em> <dfn class="decl" id="_ZN4llvm6AMDGPU16getVCMPXNoSDstOpEt" title='llvm::AMDGPU::getVCMPXNoSDstOp' data-ref="_ZN4llvm6AMDGPU16getVCMPXNoSDstOpEt">getVCMPXNoSDstOp</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col1 decl" id="1401Opcode" title='Opcode' data-type='uint16_t' data-ref="1401Opcode">Opcode</dfn>);</td></tr>
<tr><th id="1030">1030</th><td></td></tr>
<tr><th id="1031">1031</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="decl def" id="llvm::AMDGPU::RSRC_DATA_FORMAT" title='llvm::AMDGPU::RSRC_DATA_FORMAT' data-ref="llvm::AMDGPU::RSRC_DATA_FORMAT">RSRC_DATA_FORMAT</dfn> = <var>0xf00000000000LL</var>;</td></tr>
<tr><th id="1032">1032</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="decl def" id="llvm::AMDGPU::RSRC_ELEMENT_SIZE_SHIFT" title='llvm::AMDGPU::RSRC_ELEMENT_SIZE_SHIFT' data-ref="llvm::AMDGPU::RSRC_ELEMENT_SIZE_SHIFT">RSRC_ELEMENT_SIZE_SHIFT</dfn> = (<var>32</var> + <var>19</var>);</td></tr>
<tr><th id="1033">1033</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="decl def" id="llvm::AMDGPU::RSRC_INDEX_STRIDE_SHIFT" title='llvm::AMDGPU::RSRC_INDEX_STRIDE_SHIFT' data-ref="llvm::AMDGPU::RSRC_INDEX_STRIDE_SHIFT">RSRC_INDEX_STRIDE_SHIFT</dfn> = (<var>32</var> + <var>21</var>);</td></tr>
<tr><th id="1034">1034</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="decl def" id="llvm::AMDGPU::RSRC_TID_ENABLE" title='llvm::AMDGPU::RSRC_TID_ENABLE' data-ref="llvm::AMDGPU::RSRC_TID_ENABLE">RSRC_TID_ENABLE</dfn> = <a class="macro" href="../../../../../include/stdint.h.html#272" title="1UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>1</var>) &lt;&lt; (<var>32</var> + <var>23</var>);</td></tr>
<tr><th id="1035">1035</th><td></td></tr>
<tr><th id="1036">1036</th><td>} <i>// end namespace AMDGPU</i></td></tr>
<tr><th id="1037">1037</th><td></td></tr>
<tr><th id="1038">1038</th><td><b>namespace</b> <span class="namespace">SI</span> {</td></tr>
<tr><th id="1039">1039</th><td><b>namespace</b> <span class="namespace">KernelInputOffsets</span> {</td></tr>
<tr><th id="1040">1040</th><td></td></tr>
<tr><th id="1041">1041</th><td><i class="doc">/// Offsets in bytes from the start of the input buffer</i></td></tr>
<tr><th id="1042">1042</th><td><b>enum</b> <dfn class="type def" id="llvm::SI::KernelInputOffsets::Offsets" title='llvm::SI::KernelInputOffsets::Offsets' data-ref="llvm::SI::KernelInputOffsets::Offsets">Offsets</dfn> {</td></tr>
<tr><th id="1043">1043</th><td>  <dfn class="enum" id="llvm::SI::KernelInputOffsets::Offsets::NGROUPS_X" title='llvm::SI::KernelInputOffsets::Offsets::NGROUPS_X' data-ref="llvm::SI::KernelInputOffsets::Offsets::NGROUPS_X">NGROUPS_X</dfn> = <var>0</var>,</td></tr>
<tr><th id="1044">1044</th><td>  <dfn class="enum" id="llvm::SI::KernelInputOffsets::Offsets::NGROUPS_Y" title='llvm::SI::KernelInputOffsets::Offsets::NGROUPS_Y' data-ref="llvm::SI::KernelInputOffsets::Offsets::NGROUPS_Y">NGROUPS_Y</dfn> = <var>4</var>,</td></tr>
<tr><th id="1045">1045</th><td>  <dfn class="enum" id="llvm::SI::KernelInputOffsets::Offsets::NGROUPS_Z" title='llvm::SI::KernelInputOffsets::Offsets::NGROUPS_Z' data-ref="llvm::SI::KernelInputOffsets::Offsets::NGROUPS_Z">NGROUPS_Z</dfn> = <var>8</var>,</td></tr>
<tr><th id="1046">1046</th><td>  <dfn class="enum" id="llvm::SI::KernelInputOffsets::Offsets::GLOBAL_SIZE_X" title='llvm::SI::KernelInputOffsets::Offsets::GLOBAL_SIZE_X' data-ref="llvm::SI::KernelInputOffsets::Offsets::GLOBAL_SIZE_X">GLOBAL_SIZE_X</dfn> = <var>12</var>,</td></tr>
<tr><th id="1047">1047</th><td>  <dfn class="enum" id="llvm::SI::KernelInputOffsets::Offsets::GLOBAL_SIZE_Y" title='llvm::SI::KernelInputOffsets::Offsets::GLOBAL_SIZE_Y' data-ref="llvm::SI::KernelInputOffsets::Offsets::GLOBAL_SIZE_Y">GLOBAL_SIZE_Y</dfn> = <var>16</var>,</td></tr>
<tr><th id="1048">1048</th><td>  <dfn class="enum" id="llvm::SI::KernelInputOffsets::Offsets::GLOBAL_SIZE_Z" title='llvm::SI::KernelInputOffsets::Offsets::GLOBAL_SIZE_Z' data-ref="llvm::SI::KernelInputOffsets::Offsets::GLOBAL_SIZE_Z">GLOBAL_SIZE_Z</dfn> = <var>20</var>,</td></tr>
<tr><th id="1049">1049</th><td>  <dfn class="enum" id="llvm::SI::KernelInputOffsets::Offsets::LOCAL_SIZE_X" title='llvm::SI::KernelInputOffsets::Offsets::LOCAL_SIZE_X' data-ref="llvm::SI::KernelInputOffsets::Offsets::LOCAL_SIZE_X">LOCAL_SIZE_X</dfn> = <var>24</var>,</td></tr>
<tr><th id="1050">1050</th><td>  <dfn class="enum" id="llvm::SI::KernelInputOffsets::Offsets::LOCAL_SIZE_Y" title='llvm::SI::KernelInputOffsets::Offsets::LOCAL_SIZE_Y' data-ref="llvm::SI::KernelInputOffsets::Offsets::LOCAL_SIZE_Y">LOCAL_SIZE_Y</dfn> = <var>28</var>,</td></tr>
<tr><th id="1051">1051</th><td>  <dfn class="enum" id="llvm::SI::KernelInputOffsets::Offsets::LOCAL_SIZE_Z" title='llvm::SI::KernelInputOffsets::Offsets::LOCAL_SIZE_Z' data-ref="llvm::SI::KernelInputOffsets::Offsets::LOCAL_SIZE_Z">LOCAL_SIZE_Z</dfn> = <var>32</var></td></tr>
<tr><th id="1052">1052</th><td>};</td></tr>
<tr><th id="1053">1053</th><td></td></tr>
<tr><th id="1054">1054</th><td>} <i>// end namespace KernelInputOffsets</i></td></tr>
<tr><th id="1055">1055</th><td>} <i>// end namespace SI</i></td></tr>
<tr><th id="1056">1056</th><td></td></tr>
<tr><th id="1057">1057</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="1058">1058</th><td></td></tr>
<tr><th id="1059">1059</th><td><u>#<span data-ppcond="14">endif</span> // LLVM_LIB_TARGET_AMDGPU_SIINSTRINFO_H</u></td></tr>
<tr><th id="1060">1060</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='AMDGPUAlwaysInlinePass.cpp.html'>llvm/llvm/lib/Target/AMDGPU/AMDGPUAlwaysInlinePass.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
