// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module top_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        zext_ln317,
        conv_i1318,
        word_buffer_V_address0,
        word_buffer_V_ce0,
        word_buffer_V_we0,
        word_buffer_V_d0,
        word_buffer_V_address1,
        word_buffer_V_ce1,
        word_buffer_V_we1,
        word_buffer_V_d1,
        dmem_V_address0,
        dmem_V_ce0,
        dmem_V_q0
);

parameter    ap_ST_fsm_state1 = 40'd1;
parameter    ap_ST_fsm_state2 = 40'd2;
parameter    ap_ST_fsm_state3 = 40'd4;
parameter    ap_ST_fsm_state4 = 40'd8;
parameter    ap_ST_fsm_state5 = 40'd16;
parameter    ap_ST_fsm_state6 = 40'd32;
parameter    ap_ST_fsm_state7 = 40'd64;
parameter    ap_ST_fsm_state8 = 40'd128;
parameter    ap_ST_fsm_state9 = 40'd256;
parameter    ap_ST_fsm_state10 = 40'd512;
parameter    ap_ST_fsm_state11 = 40'd1024;
parameter    ap_ST_fsm_state12 = 40'd2048;
parameter    ap_ST_fsm_state13 = 40'd4096;
parameter    ap_ST_fsm_state14 = 40'd8192;
parameter    ap_ST_fsm_state15 = 40'd16384;
parameter    ap_ST_fsm_state16 = 40'd32768;
parameter    ap_ST_fsm_state17 = 40'd65536;
parameter    ap_ST_fsm_state18 = 40'd131072;
parameter    ap_ST_fsm_state19 = 40'd262144;
parameter    ap_ST_fsm_state20 = 40'd524288;
parameter    ap_ST_fsm_state21 = 40'd1048576;
parameter    ap_ST_fsm_state22 = 40'd2097152;
parameter    ap_ST_fsm_state23 = 40'd4194304;
parameter    ap_ST_fsm_state24 = 40'd8388608;
parameter    ap_ST_fsm_state25 = 40'd16777216;
parameter    ap_ST_fsm_state26 = 40'd33554432;
parameter    ap_ST_fsm_state27 = 40'd67108864;
parameter    ap_ST_fsm_state28 = 40'd134217728;
parameter    ap_ST_fsm_state29 = 40'd268435456;
parameter    ap_ST_fsm_state30 = 40'd536870912;
parameter    ap_ST_fsm_state31 = 40'd1073741824;
parameter    ap_ST_fsm_state32 = 40'd2147483648;
parameter    ap_ST_fsm_state33 = 40'd4294967296;
parameter    ap_ST_fsm_state34 = 40'd8589934592;
parameter    ap_ST_fsm_state35 = 40'd17179869184;
parameter    ap_ST_fsm_state36 = 40'd34359738368;
parameter    ap_ST_fsm_state37 = 40'd68719476736;
parameter    ap_ST_fsm_state38 = 40'd137438953472;
parameter    ap_ST_fsm_state39 = 40'd274877906944;
parameter    ap_ST_fsm_state40 = 40'd549755813888;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [1:0] zext_ln317;
input  [11:0] conv_i1318;
output  [7:0] word_buffer_V_address0;
output   word_buffer_V_ce0;
output   word_buffer_V_we0;
output  [1:0] word_buffer_V_d0;
output  [7:0] word_buffer_V_address1;
output   word_buffer_V_ce1;
output   word_buffer_V_we1;
output  [1:0] word_buffer_V_d1;
output  [11:0] dmem_V_address0;
output   dmem_V_ce0;
input  [63:0] dmem_V_q0;

reg ap_idle;
reg[7:0] word_buffer_V_address0;
reg word_buffer_V_ce0;
reg word_buffer_V_we0;
reg[1:0] word_buffer_V_d0;
reg[7:0] word_buffer_V_address1;
reg word_buffer_V_ce1;
reg word_buffer_V_we1;
reg[1:0] word_buffer_V_d1;
reg dmem_V_ce0;

(* fsm_encoding = "none" *) reg   [39:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_block_state1_pp0_stage0_iter0;
wire   [0:0] icmp_ln1027_fu_916_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_state40;
wire    ap_block_state40_pp0_stage39_iter0;
wire   [4:0] tmp_118_fu_953_p3;
reg   [4:0] tmp_118_reg_3032;
wire   [7:0] tmp_fu_961_p4;
reg   [7:0] tmp_reg_3042;
wire   [7:0] empty_84_fu_1004_p2;
reg   [7:0] empty_84_reg_3055;
reg   [0:0] p_Result_9_0_2_reg_3068;
wire    ap_CS_fsm_state2;
wire    ap_block_state2_pp0_stage1_iter0;
reg   [0:0] p_Result_9_0_3_reg_3073;
reg   [0:0] p_Result_9_0_4_reg_3078;
reg   [0:0] p_Result_9_0_5_reg_3083;
reg   [0:0] p_Result_9_0_6_reg_3088;
reg   [0:0] p_Result_9_0_7_reg_3093;
reg   [0:0] p_Result_2_reg_3098;
reg   [0:0] p_Result_9_1_1_reg_3103;
reg   [0:0] p_Result_9_1_2_reg_3108;
reg   [0:0] p_Result_9_1_3_reg_3113;
reg   [0:0] p_Result_9_1_4_reg_3118;
reg   [0:0] p_Result_9_1_5_reg_3123;
reg   [0:0] p_Result_9_1_6_reg_3128;
reg   [0:0] p_Result_9_1_7_reg_3133;
reg   [0:0] p_Result_18_1_reg_3138;
reg   [0:0] p_Result_9_2_1_reg_3143;
reg   [0:0] p_Result_9_2_2_reg_3148;
reg   [0:0] p_Result_9_2_3_reg_3153;
reg   [0:0] p_Result_9_2_4_reg_3158;
reg   [0:0] p_Result_9_2_5_reg_3163;
reg   [0:0] p_Result_9_2_6_reg_3168;
reg   [0:0] p_Result_9_2_7_reg_3173;
reg   [0:0] p_Result_18_2_reg_3178;
reg   [0:0] p_Result_9_3_1_reg_3183;
reg   [0:0] p_Result_9_3_2_reg_3188;
reg   [0:0] p_Result_9_3_3_reg_3193;
reg   [0:0] p_Result_9_3_4_reg_3198;
reg   [0:0] p_Result_9_3_5_reg_3203;
reg   [0:0] p_Result_9_3_6_reg_3208;
reg   [0:0] p_Result_9_3_7_reg_3213;
reg   [0:0] p_Result_18_3_reg_3218;
reg   [0:0] p_Result_9_4_1_reg_3223;
reg   [0:0] p_Result_9_4_2_reg_3228;
reg   [0:0] p_Result_9_4_3_reg_3233;
reg   [0:0] p_Result_9_4_4_reg_3238;
reg   [0:0] p_Result_9_4_5_reg_3243;
reg   [0:0] p_Result_9_4_6_reg_3248;
reg   [0:0] p_Result_9_4_7_reg_3253;
reg   [0:0] p_Result_18_4_reg_3258;
reg   [0:0] p_Result_9_5_1_reg_3263;
reg   [0:0] p_Result_9_5_2_reg_3268;
reg   [0:0] p_Result_9_5_3_reg_3273;
reg   [0:0] p_Result_9_5_4_reg_3278;
reg   [0:0] p_Result_9_5_5_reg_3283;
reg   [0:0] p_Result_9_5_6_reg_3288;
reg   [0:0] p_Result_9_5_7_reg_3293;
reg   [0:0] p_Result_18_5_reg_3298;
reg   [0:0] p_Result_9_6_1_reg_3303;
reg   [0:0] p_Result_9_6_2_reg_3308;
reg   [0:0] p_Result_9_6_3_reg_3313;
reg   [0:0] p_Result_9_6_4_reg_3318;
reg   [0:0] p_Result_9_6_5_reg_3323;
reg   [0:0] p_Result_9_6_6_reg_3328;
reg   [0:0] p_Result_9_6_7_reg_3333;
reg   [0:0] p_Result_18_6_reg_3338;
reg   [0:0] p_Result_9_7_1_reg_3343;
reg   [0:0] p_Result_9_7_2_reg_3348;
reg   [0:0] p_Result_9_7_3_reg_3353;
reg   [0:0] p_Result_9_7_4_reg_3358;
reg   [0:0] p_Result_9_7_5_reg_3363;
reg   [0:0] p_Result_9_7_6_reg_3368;
reg   [0:0] p_Result_9_7_7_reg_3373;
wire   [1:0] select_ln50_7_fu_1676_p3;
reg   [1:0] select_ln50_7_reg_3378;
wire    ap_CS_fsm_state5;
wire    ap_block_state5_pp0_stage4_iter0;
wire   [7:0] or_ln320_9_fu_1735_p3;
reg   [7:0] or_ln320_9_reg_3383;
wire    ap_CS_fsm_state6;
wire    ap_block_state6_pp0_stage5_iter0;
wire   [1:0] select_ln50_15_fu_1885_p3;
reg   [1:0] select_ln50_15_reg_3396;
wire    ap_CS_fsm_state10;
wire    ap_block_state10_pp0_stage9_iter0;
wire   [7:0] add_ln320_5_fu_1930_p2;
reg   [7:0] add_ln320_5_reg_3401;
wire    ap_CS_fsm_state11;
wire    ap_block_state11_pp0_stage10_iter0;
wire   [1:0] select_ln50_23_fu_2078_p3;
reg   [1:0] select_ln50_23_reg_3414;
wire    ap_CS_fsm_state15;
wire    ap_block_state15_pp0_stage14_iter0;
wire   [7:0] add_ln320_10_fu_2123_p2;
reg   [7:0] add_ln320_10_reg_3419;
wire    ap_CS_fsm_state16;
wire    ap_block_state16_pp0_stage15_iter0;
wire   [1:0] select_ln50_31_fu_2271_p3;
reg   [1:0] select_ln50_31_reg_3432;
wire    ap_CS_fsm_state20;
wire    ap_block_state20_pp0_stage19_iter0;
wire   [7:0] add_ln320_18_fu_2316_p2;
reg   [7:0] add_ln320_18_reg_3437;
wire    ap_CS_fsm_state21;
wire    ap_block_state21_pp0_stage20_iter0;
wire   [1:0] select_ln50_39_fu_2464_p3;
reg   [1:0] select_ln50_39_reg_3450;
wire    ap_CS_fsm_state25;
wire    ap_block_state25_pp0_stage24_iter0;
wire   [7:0] add_ln320_20_fu_2509_p2;
reg   [7:0] add_ln320_20_reg_3455;
wire    ap_CS_fsm_state26;
wire    ap_block_state26_pp0_stage25_iter0;
wire   [1:0] select_ln50_47_fu_2657_p3;
reg   [1:0] select_ln50_47_reg_3468;
wire    ap_CS_fsm_state30;
wire    ap_block_state30_pp0_stage29_iter0;
wire   [7:0] add_ln320_26_fu_2702_p2;
reg   [7:0] add_ln320_26_reg_3473;
wire    ap_CS_fsm_state31;
wire    ap_block_state31_pp0_stage30_iter0;
wire   [1:0] select_ln50_55_fu_2850_p3;
reg   [1:0] select_ln50_55_reg_3486;
wire    ap_CS_fsm_state35;
wire    ap_block_state35_pp0_stage34_iter0;
wire   [63:0] zext_ln317_1_fu_948_p1;
wire   [63:0] p_cast_fu_971_p1;
wire   [63:0] p_cast3_fu_1016_p1;
wire   [63:0] zext_ln320_fu_1031_p1;
wire   [63:0] zext_ln320_1_fu_1041_p1;
wire   [63:0] zext_ln320_2_fu_1581_p1;
wire    ap_CS_fsm_state3;
wire   [63:0] zext_ln320_3_fu_1591_p1;
wire   [63:0] zext_ln320_4_fu_1617_p1;
wire    ap_CS_fsm_state4;
wire   [63:0] zext_ln320_5_fu_1627_p1;
wire   [63:0] zext_ln320_6_fu_1653_p1;
wire   [63:0] zext_ln320_7_fu_1663_p1;
wire   [63:0] zext_ln324_fu_1689_p1;
wire   [63:0] zext_ln320_9_fu_1749_p1;
wire   [63:0] zext_ln320_10_fu_1768_p1;
wire    ap_CS_fsm_state7;
wire   [63:0] zext_ln320_11_fu_1778_p1;
wire   [63:0] zext_ln320_12_fu_1804_p1;
wire    ap_CS_fsm_state8;
wire   [63:0] zext_ln320_13_fu_1814_p1;
wire   [63:0] zext_ln320_14_fu_1840_p1;
wire    ap_CS_fsm_state9;
wire   [63:0] zext_ln320_15_fu_1850_p1;
wire   [63:0] zext_ln320_16_fu_1880_p1;
wire   [63:0] zext_ln320_8_fu_1871_p1;
wire   [63:0] zext_ln324_1_fu_1898_p1;
wire   [63:0] zext_ln320_19_fu_1942_p1;
wire   [63:0] zext_ln320_20_fu_1961_p1;
wire    ap_CS_fsm_state12;
wire   [63:0] zext_ln320_21_fu_1971_p1;
wire   [63:0] zext_ln320_22_fu_1997_p1;
wire    ap_CS_fsm_state13;
wire   [63:0] zext_ln320_23_fu_2007_p1;
wire   [63:0] zext_ln320_24_fu_2033_p1;
wire    ap_CS_fsm_state14;
wire   [63:0] zext_ln320_25_fu_2043_p1;
wire   [63:0] zext_ln320_26_fu_2073_p1;
wire   [63:0] zext_ln320_18_fu_2064_p1;
wire   [63:0] zext_ln324_2_fu_2091_p1;
wire   [63:0] zext_ln320_29_fu_2135_p1;
wire   [63:0] zext_ln320_30_fu_2154_p1;
wire    ap_CS_fsm_state17;
wire   [63:0] zext_ln320_31_fu_2164_p1;
wire   [63:0] zext_ln320_32_fu_2190_p1;
wire    ap_CS_fsm_state18;
wire   [63:0] zext_ln320_33_fu_2200_p1;
wire   [63:0] zext_ln320_34_fu_2226_p1;
wire    ap_CS_fsm_state19;
wire   [63:0] zext_ln320_35_fu_2236_p1;
wire   [63:0] zext_ln320_36_fu_2266_p1;
wire   [63:0] zext_ln320_28_fu_2257_p1;
wire   [63:0] zext_ln324_3_fu_2284_p1;
wire   [63:0] zext_ln320_39_fu_2328_p1;
wire   [63:0] zext_ln320_40_fu_2347_p1;
wire    ap_CS_fsm_state22;
wire   [63:0] zext_ln320_41_fu_2357_p1;
wire   [63:0] zext_ln320_42_fu_2383_p1;
wire    ap_CS_fsm_state23;
wire   [63:0] zext_ln320_43_fu_2393_p1;
wire   [63:0] zext_ln320_44_fu_2419_p1;
wire    ap_CS_fsm_state24;
wire   [63:0] zext_ln320_45_fu_2429_p1;
wire   [63:0] zext_ln320_46_fu_2459_p1;
wire   [63:0] zext_ln320_38_fu_2450_p1;
wire   [63:0] zext_ln324_4_fu_2477_p1;
wire   [63:0] zext_ln320_49_fu_2521_p1;
wire   [63:0] zext_ln320_50_fu_2540_p1;
wire    ap_CS_fsm_state27;
wire   [63:0] zext_ln320_51_fu_2550_p1;
wire   [63:0] zext_ln320_52_fu_2576_p1;
wire    ap_CS_fsm_state28;
wire   [63:0] zext_ln320_53_fu_2586_p1;
wire   [63:0] zext_ln320_54_fu_2612_p1;
wire    ap_CS_fsm_state29;
wire   [63:0] zext_ln320_55_fu_2622_p1;
wire   [63:0] zext_ln320_56_fu_2652_p1;
wire   [63:0] zext_ln320_48_fu_2643_p1;
wire   [63:0] zext_ln324_5_fu_2670_p1;
wire   [63:0] zext_ln320_59_fu_2714_p1;
wire   [63:0] zext_ln320_60_fu_2733_p1;
wire    ap_CS_fsm_state32;
wire   [63:0] zext_ln320_61_fu_2743_p1;
wire   [63:0] zext_ln320_62_fu_2769_p1;
wire    ap_CS_fsm_state33;
wire   [63:0] zext_ln320_63_fu_2779_p1;
wire   [63:0] zext_ln320_64_fu_2805_p1;
wire    ap_CS_fsm_state34;
wire   [63:0] zext_ln320_65_fu_2815_p1;
wire   [63:0] zext_ln320_66_fu_2845_p1;
wire   [63:0] zext_ln320_58_fu_2836_p1;
wire   [63:0] zext_ln324_6_fu_2863_p1;
wire    ap_CS_fsm_state36;
wire   [63:0] zext_ln320_67_fu_2873_p1;
wire   [63:0] zext_ln320_68_fu_2892_p1;
wire    ap_CS_fsm_state37;
wire   [63:0] zext_ln320_69_fu_2902_p1;
wire   [63:0] zext_ln320_70_fu_2928_p1;
wire    ap_CS_fsm_state38;
wire   [63:0] zext_ln320_71_fu_2938_p1;
wire   [63:0] zext_ln320_72_fu_2964_p1;
wire    ap_CS_fsm_state39;
wire   [63:0] zext_ln320_73_fu_2974_p1;
wire   [63:0] zext_ln320_74_fu_3004_p1;
wire   [63:0] p_cast2_fu_2995_p1;
reg   [1:0] m_V_fu_228;
wire   [1:0] add_ln840_fu_922_p2;
wire    ap_loop_init;
reg   [1:0] ap_sig_allocacmp_m_V_3;
wire   [1:0] select_ln50_fu_1054_p3;
wire   [1:0] select_ln50_1_fu_1071_p3;
wire    ap_block_state3_pp0_stage2_iter0;
wire   [1:0] select_ln50_2_fu_1596_p3;
wire   [1:0] select_ln50_3_fu_1604_p3;
wire    ap_block_state4_pp0_stage3_iter0;
wire   [1:0] select_ln50_4_fu_1632_p3;
wire   [1:0] select_ln50_5_fu_1640_p3;
wire   [1:0] select_ln50_6_fu_1668_p3;
wire   [1:0] select_ln50_8_fu_1754_p3;
wire    ap_block_state7_pp0_stage6_iter0;
wire   [1:0] select_ln50_9_fu_1783_p3;
wire   [1:0] select_ln50_10_fu_1791_p3;
wire    ap_block_state8_pp0_stage7_iter0;
wire   [1:0] select_ln50_11_fu_1819_p3;
wire   [1:0] select_ln50_12_fu_1827_p3;
wire    ap_block_state9_pp0_stage8_iter0;
wire   [1:0] select_ln50_13_fu_1855_p3;
wire   [1:0] select_ln50_14_fu_1863_p3;
wire   [1:0] select_ln50_16_fu_1947_p3;
wire    ap_block_state12_pp0_stage11_iter0;
wire   [1:0] select_ln50_17_fu_1976_p3;
wire   [1:0] select_ln50_18_fu_1984_p3;
wire    ap_block_state13_pp0_stage12_iter0;
wire   [1:0] select_ln50_19_fu_2012_p3;
wire   [1:0] select_ln50_20_fu_2020_p3;
wire    ap_block_state14_pp0_stage13_iter0;
wire   [1:0] select_ln50_21_fu_2048_p3;
wire   [1:0] select_ln50_22_fu_2056_p3;
wire   [1:0] select_ln50_24_fu_2140_p3;
wire    ap_block_state17_pp0_stage16_iter0;
wire   [1:0] select_ln50_25_fu_2169_p3;
wire   [1:0] select_ln50_26_fu_2177_p3;
wire    ap_block_state18_pp0_stage17_iter0;
wire   [1:0] select_ln50_27_fu_2205_p3;
wire   [1:0] select_ln50_28_fu_2213_p3;
wire    ap_block_state19_pp0_stage18_iter0;
wire   [1:0] select_ln50_29_fu_2241_p3;
wire   [1:0] select_ln50_30_fu_2249_p3;
wire   [1:0] select_ln50_32_fu_2333_p3;
wire    ap_block_state22_pp0_stage21_iter0;
wire   [1:0] select_ln50_33_fu_2362_p3;
wire   [1:0] select_ln50_34_fu_2370_p3;
wire    ap_block_state23_pp0_stage22_iter0;
wire   [1:0] select_ln50_35_fu_2398_p3;
wire   [1:0] select_ln50_36_fu_2406_p3;
wire    ap_block_state24_pp0_stage23_iter0;
wire   [1:0] select_ln50_37_fu_2434_p3;
wire   [1:0] select_ln50_38_fu_2442_p3;
wire   [1:0] select_ln50_40_fu_2526_p3;
wire    ap_block_state27_pp0_stage26_iter0;
wire   [1:0] select_ln50_41_fu_2555_p3;
wire   [1:0] select_ln50_42_fu_2563_p3;
wire    ap_block_state28_pp0_stage27_iter0;
wire   [1:0] select_ln50_43_fu_2591_p3;
wire   [1:0] select_ln50_44_fu_2599_p3;
wire    ap_block_state29_pp0_stage28_iter0;
wire   [1:0] select_ln50_45_fu_2627_p3;
wire   [1:0] select_ln50_46_fu_2635_p3;
wire   [1:0] select_ln50_48_fu_2719_p3;
wire    ap_block_state32_pp0_stage31_iter0;
wire   [1:0] select_ln50_49_fu_2748_p3;
wire   [1:0] select_ln50_50_fu_2756_p3;
wire    ap_block_state33_pp0_stage32_iter0;
wire   [1:0] select_ln50_51_fu_2784_p3;
wire   [1:0] select_ln50_52_fu_2792_p3;
wire    ap_block_state34_pp0_stage33_iter0;
wire   [1:0] select_ln50_53_fu_2820_p3;
wire   [1:0] select_ln50_54_fu_2828_p3;
wire    ap_block_state36_pp0_stage35_iter0;
wire   [1:0] select_ln50_56_fu_2878_p3;
wire    ap_block_state37_pp0_stage36_iter0;
wire   [1:0] select_ln50_57_fu_2907_p3;
wire   [1:0] select_ln50_58_fu_2915_p3;
wire    ap_block_state38_pp0_stage37_iter0;
wire   [1:0] select_ln50_59_fu_2943_p3;
wire   [1:0] select_ln50_60_fu_2951_p3;
wire    ap_block_state39_pp0_stage38_iter0;
wire   [1:0] select_ln50_61_fu_2979_p3;
wire   [1:0] select_ln50_62_fu_2987_p3;
wire   [1:0] select_ln50_63_fu_3009_p3;
wire   [1:0] add_ln317_fu_928_p2;
wire   [11:0] tmp_s_fu_934_p3;
wire   [11:0] add_ln317_1_fu_942_p2;
wire   [4:0] empty_fu_976_p2;
wire   [6:0] p_shl2_fu_990_p4;
wire   [7:0] p_shl1_fu_982_p3;
wire   [7:0] p_shl13_cast_fu_1000_p1;
wire   [7:0] empty_85_fu_1010_p2;
wire   [7:0] or_ln320_fu_1026_p2;
wire   [7:0] or_ln320_1_fu_1036_p2;
wire   [0:0] p_Result_9_fu_1046_p3;
wire   [0:0] p_Result_9_0_1_fu_1063_p3;
wire   [7:0] or_ln320_2_fu_1576_p2;
wire   [7:0] or_ln320_3_fu_1586_p2;
wire   [7:0] or_ln320_4_fu_1612_p2;
wire   [7:0] or_ln320_5_fu_1622_p2;
wire   [7:0] or_ln320_6_fu_1648_p2;
wire   [7:0] or_ln320_7_fu_1658_p2;
wire   [7:0] or_ln324_fu_1684_p2;
wire   [4:0] or_ln320_8_fu_1694_p2;
wire   [3:0] trunc_ln320_fu_1699_p1;
wire   [6:0] tmp_217_fu_1713_p3;
wire   [6:0] p_shl3_fu_1703_p4;
wire   [0:0] tmp_218_fu_1727_p3;
wire   [6:0] or_ln320_37_fu_1721_p2;
wire   [7:0] or_ln320_10_fu_1743_p2;
wire   [7:0] add_ln320_fu_1763_p2;
wire   [7:0] add_ln320_1_fu_1773_p2;
wire   [7:0] or_ln320_11_fu_1799_p2;
wire   [7:0] or_ln320_12_fu_1809_p2;
wire   [7:0] add_ln320_2_fu_1835_p2;
wire   [7:0] add_ln320_3_fu_1845_p2;
wire   [7:0] add_ln320_4_fu_1875_p2;
wire   [7:0] add_ln324_fu_1893_p2;
wire   [4:0] or_ln320_13_fu_1903_p2;
wire   [6:0] p_shl5_fu_1916_p4;
wire   [7:0] p_shl4_fu_1908_p3;
wire   [7:0] zext_ln320_17_fu_1926_p1;
wire   [7:0] or_ln320_14_fu_1936_p2;
wire   [7:0] or_ln320_15_fu_1956_p2;
wire   [7:0] or_ln320_16_fu_1966_p2;
wire   [7:0] add_ln320_6_fu_1992_p2;
wire   [7:0] add_ln320_7_fu_2002_p2;
wire   [7:0] add_ln320_8_fu_2028_p2;
wire   [7:0] add_ln320_9_fu_2038_p2;
wire   [7:0] or_ln320_17_fu_2068_p2;
wire   [7:0] or_ln324_1_fu_2086_p2;
wire   [4:0] or_ln320_18_fu_2096_p2;
wire   [6:0] p_shl7_fu_2109_p4;
wire   [7:0] p_shl6_fu_2101_p3;
wire   [7:0] zext_ln320_27_fu_2119_p1;
wire   [7:0] or_ln320_19_fu_2129_p2;
wire   [7:0] add_ln320_11_fu_2149_p2;
wire   [7:0] add_ln320_12_fu_2159_p2;
wire   [7:0] add_ln320_13_fu_2185_p2;
wire   [7:0] add_ln320_14_fu_2195_p2;
wire   [7:0] add_ln320_15_fu_2221_p2;
wire   [7:0] add_ln320_16_fu_2231_p2;
wire   [7:0] add_ln320_17_fu_2261_p2;
wire   [7:0] add_ln324_1_fu_2279_p2;
wire   [4:0] or_ln320_20_fu_2289_p2;
wire   [6:0] p_shl9_fu_2302_p4;
wire   [7:0] p_shl8_fu_2294_p3;
wire   [7:0] zext_ln320_37_fu_2312_p1;
wire   [7:0] or_ln320_21_fu_2322_p2;
wire   [7:0] or_ln320_22_fu_2342_p2;
wire   [7:0] or_ln320_23_fu_2352_p2;
wire   [7:0] or_ln320_24_fu_2378_p2;
wire   [7:0] or_ln320_25_fu_2388_p2;
wire   [7:0] or_ln320_26_fu_2414_p2;
wire   [7:0] or_ln320_27_fu_2424_p2;
wire   [7:0] add_ln320_19_fu_2454_p2;
wire   [7:0] add_ln324_2_fu_2472_p2;
wire   [4:0] or_ln320_28_fu_2482_p2;
wire   [6:0] p_shl11_fu_2495_p4;
wire   [7:0] p_shl10_fu_2487_p3;
wire   [7:0] zext_ln320_47_fu_2505_p1;
wire   [7:0] or_ln320_29_fu_2515_p2;
wire   [7:0] add_ln320_21_fu_2535_p2;
wire   [7:0] add_ln320_22_fu_2545_p2;
wire   [7:0] or_ln320_30_fu_2571_p2;
wire   [7:0] or_ln320_31_fu_2581_p2;
wire   [7:0] add_ln320_23_fu_2607_p2;
wire   [7:0] add_ln320_24_fu_2617_p2;
wire   [7:0] add_ln320_25_fu_2647_p2;
wire   [7:0] add_ln324_3_fu_2665_p2;
wire   [4:0] or_ln320_32_fu_2675_p2;
wire   [6:0] p_shl12_fu_2688_p4;
wire   [7:0] p_shl_fu_2680_p3;
wire   [7:0] zext_ln320_57_fu_2698_p1;
wire   [7:0] or_ln320_33_fu_2708_p2;
wire   [7:0] or_ln320_34_fu_2728_p2;
wire   [7:0] or_ln320_35_fu_2738_p2;
wire   [7:0] add_ln320_27_fu_2764_p2;
wire   [7:0] add_ln320_28_fu_2774_p2;
wire   [7:0] add_ln320_29_fu_2800_p2;
wire   [7:0] add_ln320_30_fu_2810_p2;
wire   [7:0] add_ln320_31_fu_2840_p2;
wire   [7:0] add_ln324_4_fu_2858_p2;
wire   [7:0] or_ln320_36_fu_2868_p2;
wire   [7:0] add_ln320_32_fu_2887_p2;
wire   [7:0] add_ln320_33_fu_2897_p2;
wire   [7:0] add_ln320_34_fu_2923_p2;
wire   [7:0] add_ln320_35_fu_2933_p2;
wire   [7:0] add_ln320_36_fu_2959_p2;
wire   [7:0] add_ln320_37_fu_2969_p2;
wire   [7:0] add_ln320_38_fu_2999_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [39:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 40'd1;
#0 ap_done_reg = 1'b0;
end

top_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        if ((icmp_ln1027_fu_916_p2 == 1'd0)) begin
            m_V_fu_228 <= add_ln840_fu_922_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            m_V_fu_228 <= 2'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        add_ln320_10_reg_3419[7 : 4] <= add_ln320_10_fu_2123_p2[7 : 4];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        add_ln320_18_reg_3437[7 : 4] <= add_ln320_18_fu_2316_p2[7 : 4];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        add_ln320_20_reg_3455[7 : 4] <= add_ln320_20_fu_2509_p2[7 : 4];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        add_ln320_26_reg_3473[7 : 4] <= add_ln320_26_fu_2702_p2[7 : 4];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        add_ln320_5_reg_3401[7 : 4] <= add_ln320_5_fu_1930_p2[7 : 4];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_fu_916_p2 == 1'd0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        empty_84_reg_3055[7 : 4] <= empty_84_fu_1004_p2[7 : 4];
        tmp_118_reg_3032[4 : 3] <= tmp_118_fu_953_p3[4 : 3];
        tmp_reg_3042[7 : 4] <= tmp_fu_961_p4[7 : 4];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        or_ln320_9_reg_3383[7 : 4] <= or_ln320_9_fu_1735_p3[7 : 4];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        p_Result_18_1_reg_3138 <= dmem_V_q0[6'd16];
        p_Result_18_2_reg_3178 <= dmem_V_q0[6'd24];
        p_Result_18_3_reg_3218 <= dmem_V_q0[6'd32];
        p_Result_18_4_reg_3258 <= dmem_V_q0[6'd40];
        p_Result_18_5_reg_3298 <= dmem_V_q0[6'd48];
        p_Result_18_6_reg_3338 <= dmem_V_q0[6'd56];
        p_Result_2_reg_3098 <= dmem_V_q0[6'd8];
        p_Result_9_0_2_reg_3068 <= dmem_V_q0[6'd2];
        p_Result_9_0_3_reg_3073 <= dmem_V_q0[6'd3];
        p_Result_9_0_4_reg_3078 <= dmem_V_q0[6'd4];
        p_Result_9_0_5_reg_3083 <= dmem_V_q0[6'd5];
        p_Result_9_0_6_reg_3088 <= dmem_V_q0[6'd6];
        p_Result_9_0_7_reg_3093 <= dmem_V_q0[6'd7];
        p_Result_9_1_1_reg_3103 <= dmem_V_q0[6'd9];
        p_Result_9_1_2_reg_3108 <= dmem_V_q0[6'd10];
        p_Result_9_1_3_reg_3113 <= dmem_V_q0[6'd11];
        p_Result_9_1_4_reg_3118 <= dmem_V_q0[6'd12];
        p_Result_9_1_5_reg_3123 <= dmem_V_q0[6'd13];
        p_Result_9_1_6_reg_3128 <= dmem_V_q0[6'd14];
        p_Result_9_1_7_reg_3133 <= dmem_V_q0[6'd15];
        p_Result_9_2_1_reg_3143 <= dmem_V_q0[6'd17];
        p_Result_9_2_2_reg_3148 <= dmem_V_q0[6'd18];
        p_Result_9_2_3_reg_3153 <= dmem_V_q0[6'd19];
        p_Result_9_2_4_reg_3158 <= dmem_V_q0[6'd20];
        p_Result_9_2_5_reg_3163 <= dmem_V_q0[6'd21];
        p_Result_9_2_6_reg_3168 <= dmem_V_q0[6'd22];
        p_Result_9_2_7_reg_3173 <= dmem_V_q0[6'd23];
        p_Result_9_3_1_reg_3183 <= dmem_V_q0[6'd25];
        p_Result_9_3_2_reg_3188 <= dmem_V_q0[6'd26];
        p_Result_9_3_3_reg_3193 <= dmem_V_q0[6'd27];
        p_Result_9_3_4_reg_3198 <= dmem_V_q0[6'd28];
        p_Result_9_3_5_reg_3203 <= dmem_V_q0[6'd29];
        p_Result_9_3_6_reg_3208 <= dmem_V_q0[6'd30];
        p_Result_9_3_7_reg_3213 <= dmem_V_q0[6'd31];
        p_Result_9_4_1_reg_3223 <= dmem_V_q0[6'd33];
        p_Result_9_4_2_reg_3228 <= dmem_V_q0[6'd34];
        p_Result_9_4_3_reg_3233 <= dmem_V_q0[6'd35];
        p_Result_9_4_4_reg_3238 <= dmem_V_q0[6'd36];
        p_Result_9_4_5_reg_3243 <= dmem_V_q0[6'd37];
        p_Result_9_4_6_reg_3248 <= dmem_V_q0[6'd38];
        p_Result_9_4_7_reg_3253 <= dmem_V_q0[6'd39];
        p_Result_9_5_1_reg_3263 <= dmem_V_q0[6'd41];
        p_Result_9_5_2_reg_3268 <= dmem_V_q0[6'd42];
        p_Result_9_5_3_reg_3273 <= dmem_V_q0[6'd43];
        p_Result_9_5_4_reg_3278 <= dmem_V_q0[6'd44];
        p_Result_9_5_5_reg_3283 <= dmem_V_q0[6'd45];
        p_Result_9_5_6_reg_3288 <= dmem_V_q0[6'd46];
        p_Result_9_5_7_reg_3293 <= dmem_V_q0[6'd47];
        p_Result_9_6_1_reg_3303 <= dmem_V_q0[6'd49];
        p_Result_9_6_2_reg_3308 <= dmem_V_q0[6'd50];
        p_Result_9_6_3_reg_3313 <= dmem_V_q0[6'd51];
        p_Result_9_6_4_reg_3318 <= dmem_V_q0[6'd52];
        p_Result_9_6_5_reg_3323 <= dmem_V_q0[6'd53];
        p_Result_9_6_6_reg_3328 <= dmem_V_q0[6'd54];
        p_Result_9_6_7_reg_3333 <= dmem_V_q0[6'd55];
        p_Result_9_7_1_reg_3343 <= dmem_V_q0[6'd57];
        p_Result_9_7_2_reg_3348 <= dmem_V_q0[6'd58];
        p_Result_9_7_3_reg_3353 <= dmem_V_q0[6'd59];
        p_Result_9_7_4_reg_3358 <= dmem_V_q0[6'd60];
        p_Result_9_7_5_reg_3363 <= dmem_V_q0[6'd61];
        p_Result_9_7_6_reg_3368 <= dmem_V_q0[6'd62];
        p_Result_9_7_7_reg_3373 <= dmem_V_q0[6'd63];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        select_ln50_15_reg_3396[1] <= select_ln50_15_fu_1885_p3[1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        select_ln50_23_reg_3414[1] <= select_ln50_23_fu_2078_p3[1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        select_ln50_31_reg_3432[1] <= select_ln50_31_fu_2271_p3[1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        select_ln50_39_reg_3450[1] <= select_ln50_39_fu_2464_p3[1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        select_ln50_47_reg_3468[1] <= select_ln50_47_fu_2657_p3[1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        select_ln50_55_reg_3486[1] <= select_ln50_55_fu_2850_p3[1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        select_ln50_7_reg_3378[1] <= select_ln50_7_fu_1676_p3[1];
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start_int == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((icmp_ln1027_fu_916_p2 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_m_V_3 = 2'd0;
    end else begin
        ap_sig_allocacmp_m_V_3 = m_V_fu_228;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        dmem_V_ce0 = 1'b1;
    end else begin
        dmem_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        word_buffer_V_address0 = p_cast2_fu_2995_p1;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        word_buffer_V_address0 = zext_ln320_73_fu_2974_p1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        word_buffer_V_address0 = zext_ln320_71_fu_2938_p1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        word_buffer_V_address0 = zext_ln320_69_fu_2902_p1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        word_buffer_V_address0 = zext_ln320_67_fu_2873_p1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        word_buffer_V_address0 = zext_ln320_58_fu_2836_p1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        word_buffer_V_address0 = zext_ln320_65_fu_2815_p1;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        word_buffer_V_address0 = zext_ln320_63_fu_2779_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        word_buffer_V_address0 = zext_ln320_61_fu_2743_p1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        word_buffer_V_address0 = zext_ln320_59_fu_2714_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        word_buffer_V_address0 = zext_ln320_48_fu_2643_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        word_buffer_V_address0 = zext_ln320_55_fu_2622_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        word_buffer_V_address0 = zext_ln320_53_fu_2586_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        word_buffer_V_address0 = zext_ln320_51_fu_2550_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        word_buffer_V_address0 = zext_ln320_49_fu_2521_p1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        word_buffer_V_address0 = zext_ln320_38_fu_2450_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        word_buffer_V_address0 = zext_ln320_45_fu_2429_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        word_buffer_V_address0 = zext_ln320_43_fu_2393_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        word_buffer_V_address0 = zext_ln320_41_fu_2357_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        word_buffer_V_address0 = zext_ln320_39_fu_2328_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        word_buffer_V_address0 = zext_ln320_28_fu_2257_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        word_buffer_V_address0 = zext_ln320_35_fu_2236_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        word_buffer_V_address0 = zext_ln320_33_fu_2200_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        word_buffer_V_address0 = zext_ln320_31_fu_2164_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        word_buffer_V_address0 = zext_ln320_29_fu_2135_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        word_buffer_V_address0 = zext_ln320_18_fu_2064_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        word_buffer_V_address0 = zext_ln320_25_fu_2043_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        word_buffer_V_address0 = zext_ln320_23_fu_2007_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        word_buffer_V_address0 = zext_ln320_21_fu_1971_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        word_buffer_V_address0 = zext_ln320_19_fu_1942_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        word_buffer_V_address0 = zext_ln320_8_fu_1871_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        word_buffer_V_address0 = zext_ln320_15_fu_1850_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        word_buffer_V_address0 = zext_ln320_13_fu_1814_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        word_buffer_V_address0 = zext_ln320_11_fu_1778_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        word_buffer_V_address0 = zext_ln320_9_fu_1749_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        word_buffer_V_address0 = zext_ln320_7_fu_1663_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        word_buffer_V_address0 = zext_ln320_5_fu_1627_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        word_buffer_V_address0 = zext_ln320_3_fu_1591_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        word_buffer_V_address0 = zext_ln320_1_fu_1041_p1;
    end else if (((icmp_ln1027_fu_916_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        word_buffer_V_address0 = p_cast3_fu_1016_p1;
    end else begin
        word_buffer_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        word_buffer_V_address1 = zext_ln320_74_fu_3004_p1;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        word_buffer_V_address1 = zext_ln320_72_fu_2964_p1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        word_buffer_V_address1 = zext_ln320_70_fu_2928_p1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        word_buffer_V_address1 = zext_ln320_68_fu_2892_p1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        word_buffer_V_address1 = zext_ln324_6_fu_2863_p1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        word_buffer_V_address1 = zext_ln320_66_fu_2845_p1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        word_buffer_V_address1 = zext_ln320_64_fu_2805_p1;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        word_buffer_V_address1 = zext_ln320_62_fu_2769_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        word_buffer_V_address1 = zext_ln320_60_fu_2733_p1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        word_buffer_V_address1 = zext_ln324_5_fu_2670_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        word_buffer_V_address1 = zext_ln320_56_fu_2652_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        word_buffer_V_address1 = zext_ln320_54_fu_2612_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        word_buffer_V_address1 = zext_ln320_52_fu_2576_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        word_buffer_V_address1 = zext_ln320_50_fu_2540_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        word_buffer_V_address1 = zext_ln324_4_fu_2477_p1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        word_buffer_V_address1 = zext_ln320_46_fu_2459_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        word_buffer_V_address1 = zext_ln320_44_fu_2419_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        word_buffer_V_address1 = zext_ln320_42_fu_2383_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        word_buffer_V_address1 = zext_ln320_40_fu_2347_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        word_buffer_V_address1 = zext_ln324_3_fu_2284_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        word_buffer_V_address1 = zext_ln320_36_fu_2266_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        word_buffer_V_address1 = zext_ln320_34_fu_2226_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        word_buffer_V_address1 = zext_ln320_32_fu_2190_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        word_buffer_V_address1 = zext_ln320_30_fu_2154_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        word_buffer_V_address1 = zext_ln324_2_fu_2091_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        word_buffer_V_address1 = zext_ln320_26_fu_2073_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        word_buffer_V_address1 = zext_ln320_24_fu_2033_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        word_buffer_V_address1 = zext_ln320_22_fu_1997_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        word_buffer_V_address1 = zext_ln320_20_fu_1961_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        word_buffer_V_address1 = zext_ln324_1_fu_1898_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        word_buffer_V_address1 = zext_ln320_16_fu_1880_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        word_buffer_V_address1 = zext_ln320_14_fu_1840_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        word_buffer_V_address1 = zext_ln320_12_fu_1804_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        word_buffer_V_address1 = zext_ln320_10_fu_1768_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        word_buffer_V_address1 = zext_ln324_fu_1689_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        word_buffer_V_address1 = zext_ln320_6_fu_1653_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        word_buffer_V_address1 = zext_ln320_4_fu_1617_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        word_buffer_V_address1 = zext_ln320_2_fu_1581_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        word_buffer_V_address1 = zext_ln320_fu_1031_p1;
    end else if (((icmp_ln1027_fu_916_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        word_buffer_V_address1 = p_cast_fu_971_p1;
    end else begin
        word_buffer_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state2) | ((icmp_ln1027_fu_916_p2 == 1'd0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        word_buffer_V_ce0 = 1'b1;
    end else begin
        word_buffer_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state2) | ((icmp_ln1027_fu_916_p2 == 1'd0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        word_buffer_V_ce1 = 1'b1;
    end else begin
        word_buffer_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        word_buffer_V_d0 = select_ln50_55_reg_3486;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        word_buffer_V_d0 = select_ln50_62_fu_2987_p3;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        word_buffer_V_d0 = select_ln50_60_fu_2951_p3;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        word_buffer_V_d0 = select_ln50_58_fu_2915_p3;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        word_buffer_V_d0 = select_ln50_56_fu_2878_p3;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        word_buffer_V_d0 = select_ln50_47_reg_3468;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        word_buffer_V_d0 = select_ln50_54_fu_2828_p3;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        word_buffer_V_d0 = select_ln50_52_fu_2792_p3;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        word_buffer_V_d0 = select_ln50_50_fu_2756_p3;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        word_buffer_V_d0 = select_ln50_48_fu_2719_p3;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        word_buffer_V_d0 = select_ln50_39_reg_3450;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        word_buffer_V_d0 = select_ln50_46_fu_2635_p3;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        word_buffer_V_d0 = select_ln50_44_fu_2599_p3;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        word_buffer_V_d0 = select_ln50_42_fu_2563_p3;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        word_buffer_V_d0 = select_ln50_40_fu_2526_p3;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        word_buffer_V_d0 = select_ln50_31_reg_3432;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        word_buffer_V_d0 = select_ln50_38_fu_2442_p3;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        word_buffer_V_d0 = select_ln50_36_fu_2406_p3;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        word_buffer_V_d0 = select_ln50_34_fu_2370_p3;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        word_buffer_V_d0 = select_ln50_32_fu_2333_p3;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        word_buffer_V_d0 = select_ln50_23_reg_3414;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        word_buffer_V_d0 = select_ln50_30_fu_2249_p3;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        word_buffer_V_d0 = select_ln50_28_fu_2213_p3;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        word_buffer_V_d0 = select_ln50_26_fu_2177_p3;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        word_buffer_V_d0 = select_ln50_24_fu_2140_p3;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        word_buffer_V_d0 = select_ln50_15_reg_3396;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        word_buffer_V_d0 = select_ln50_22_fu_2056_p3;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        word_buffer_V_d0 = select_ln50_20_fu_2020_p3;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        word_buffer_V_d0 = select_ln50_18_fu_1984_p3;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        word_buffer_V_d0 = select_ln50_16_fu_1947_p3;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        word_buffer_V_d0 = select_ln50_7_reg_3378;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        word_buffer_V_d0 = select_ln50_14_fu_1863_p3;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        word_buffer_V_d0 = select_ln50_12_fu_1827_p3;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        word_buffer_V_d0 = select_ln50_10_fu_1791_p3;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        word_buffer_V_d0 = select_ln50_8_fu_1754_p3;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        word_buffer_V_d0 = select_ln50_7_fu_1676_p3;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        word_buffer_V_d0 = select_ln50_5_fu_1640_p3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        word_buffer_V_d0 = select_ln50_3_fu_1604_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        word_buffer_V_d0 = select_ln50_1_fu_1071_p3;
    end else if (((icmp_ln1027_fu_916_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        word_buffer_V_d0 = 2'd0;
    end else begin
        word_buffer_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        word_buffer_V_d1 = select_ln50_63_fu_3009_p3;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        word_buffer_V_d1 = select_ln50_61_fu_2979_p3;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        word_buffer_V_d1 = select_ln50_59_fu_2943_p3;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        word_buffer_V_d1 = select_ln50_57_fu_2907_p3;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        word_buffer_V_d1 = select_ln50_56_fu_2878_p3;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        word_buffer_V_d1 = select_ln50_55_fu_2850_p3;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        word_buffer_V_d1 = select_ln50_53_fu_2820_p3;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        word_buffer_V_d1 = select_ln50_51_fu_2784_p3;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        word_buffer_V_d1 = select_ln50_49_fu_2748_p3;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        word_buffer_V_d1 = select_ln50_48_fu_2719_p3;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        word_buffer_V_d1 = select_ln50_47_fu_2657_p3;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        word_buffer_V_d1 = select_ln50_45_fu_2627_p3;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        word_buffer_V_d1 = select_ln50_43_fu_2591_p3;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        word_buffer_V_d1 = select_ln50_41_fu_2555_p3;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        word_buffer_V_d1 = select_ln50_40_fu_2526_p3;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        word_buffer_V_d1 = select_ln50_39_fu_2464_p3;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        word_buffer_V_d1 = select_ln50_37_fu_2434_p3;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        word_buffer_V_d1 = select_ln50_35_fu_2398_p3;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        word_buffer_V_d1 = select_ln50_33_fu_2362_p3;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        word_buffer_V_d1 = select_ln50_32_fu_2333_p3;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        word_buffer_V_d1 = select_ln50_31_fu_2271_p3;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        word_buffer_V_d1 = select_ln50_29_fu_2241_p3;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        word_buffer_V_d1 = select_ln50_27_fu_2205_p3;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        word_buffer_V_d1 = select_ln50_25_fu_2169_p3;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        word_buffer_V_d1 = select_ln50_24_fu_2140_p3;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        word_buffer_V_d1 = select_ln50_23_fu_2078_p3;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        word_buffer_V_d1 = select_ln50_21_fu_2048_p3;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        word_buffer_V_d1 = select_ln50_19_fu_2012_p3;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        word_buffer_V_d1 = select_ln50_17_fu_1976_p3;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        word_buffer_V_d1 = select_ln50_16_fu_1947_p3;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        word_buffer_V_d1 = select_ln50_15_fu_1885_p3;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        word_buffer_V_d1 = select_ln50_13_fu_1855_p3;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        word_buffer_V_d1 = select_ln50_11_fu_1819_p3;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        word_buffer_V_d1 = select_ln50_9_fu_1783_p3;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        word_buffer_V_d1 = select_ln50_8_fu_1754_p3;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        word_buffer_V_d1 = select_ln50_6_fu_1668_p3;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        word_buffer_V_d1 = select_ln50_4_fu_1632_p3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        word_buffer_V_d1 = select_ln50_2_fu_1596_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        word_buffer_V_d1 = select_ln50_fu_1054_p3;
    end else if (((icmp_ln1027_fu_916_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        word_buffer_V_d1 = 2'd0;
    end else begin
        word_buffer_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state2) | ((icmp_ln1027_fu_916_p2 == 1'd0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        word_buffer_V_we0 = 1'b1;
    end else begin
        word_buffer_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state2) | ((icmp_ln1027_fu_916_p2 == 1'd0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        word_buffer_V_we1 = 1'b1;
    end else begin
        word_buffer_V_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((icmp_ln1027_fu_916_p2 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln317_1_fu_942_p2 = (tmp_s_fu_934_p3 + conv_i1318);

assign add_ln317_fu_928_p2 = (zext_ln317 + ap_sig_allocacmp_m_V_3);

assign add_ln320_10_fu_2123_p2 = (p_shl6_fu_2101_p3 + zext_ln320_27_fu_2119_p1);

assign add_ln320_11_fu_2149_p2 = (add_ln320_10_reg_3419 + 8'd2);

assign add_ln320_12_fu_2159_p2 = (add_ln320_10_reg_3419 + 8'd3);

assign add_ln320_13_fu_2185_p2 = (add_ln320_10_reg_3419 + 8'd4);

assign add_ln320_14_fu_2195_p2 = (add_ln320_10_reg_3419 + 8'd5);

assign add_ln320_15_fu_2221_p2 = (add_ln320_10_reg_3419 + 8'd6);

assign add_ln320_16_fu_2231_p2 = (add_ln320_10_reg_3419 + 8'd7);

assign add_ln320_17_fu_2261_p2 = (add_ln320_10_reg_3419 + 8'd8);

assign add_ln320_18_fu_2316_p2 = (p_shl8_fu_2294_p3 + zext_ln320_37_fu_2312_p1);

assign add_ln320_19_fu_2454_p2 = (add_ln320_18_reg_3437 + 8'd8);

assign add_ln320_1_fu_1773_p2 = (or_ln320_9_reg_3383 + 8'd3);

assign add_ln320_20_fu_2509_p2 = (p_shl10_fu_2487_p3 + zext_ln320_47_fu_2505_p1);

assign add_ln320_21_fu_2535_p2 = (add_ln320_20_reg_3455 + 8'd2);

assign add_ln320_22_fu_2545_p2 = (add_ln320_20_reg_3455 + 8'd3);

assign add_ln320_23_fu_2607_p2 = (add_ln320_20_reg_3455 + 8'd6);

assign add_ln320_24_fu_2617_p2 = (add_ln320_20_reg_3455 + 8'd7);

assign add_ln320_25_fu_2647_p2 = (add_ln320_20_reg_3455 + 8'd8);

assign add_ln320_26_fu_2702_p2 = (p_shl_fu_2680_p3 + zext_ln320_57_fu_2698_p1);

assign add_ln320_27_fu_2764_p2 = (add_ln320_26_reg_3473 + 8'd4);

assign add_ln320_28_fu_2774_p2 = (add_ln320_26_reg_3473 + 8'd5);

assign add_ln320_29_fu_2800_p2 = (add_ln320_26_reg_3473 + 8'd6);

assign add_ln320_2_fu_1835_p2 = (or_ln320_9_reg_3383 + 8'd6);

assign add_ln320_30_fu_2810_p2 = (add_ln320_26_reg_3473 + 8'd7);

assign add_ln320_31_fu_2840_p2 = (add_ln320_26_reg_3473 + 8'd8);

assign add_ln320_32_fu_2887_p2 = (empty_84_reg_3055 + 8'd2);

assign add_ln320_33_fu_2897_p2 = (empty_84_reg_3055 + 8'd3);

assign add_ln320_34_fu_2923_p2 = (empty_84_reg_3055 + 8'd4);

assign add_ln320_35_fu_2933_p2 = (empty_84_reg_3055 + 8'd5);

assign add_ln320_36_fu_2959_p2 = (empty_84_reg_3055 + 8'd6);

assign add_ln320_37_fu_2969_p2 = (empty_84_reg_3055 + 8'd7);

assign add_ln320_38_fu_2999_p2 = (empty_84_reg_3055 + 8'd8);

assign add_ln320_3_fu_1845_p2 = (or_ln320_9_reg_3383 + 8'd7);

assign add_ln320_4_fu_1875_p2 = (or_ln320_9_reg_3383 + 8'd8);

assign add_ln320_5_fu_1930_p2 = (p_shl4_fu_1908_p3 + zext_ln320_17_fu_1926_p1);

assign add_ln320_6_fu_1992_p2 = (add_ln320_5_reg_3401 + 8'd4);

assign add_ln320_7_fu_2002_p2 = (add_ln320_5_reg_3401 + 8'd5);

assign add_ln320_8_fu_2028_p2 = (add_ln320_5_reg_3401 + 8'd6);

assign add_ln320_9_fu_2038_p2 = (add_ln320_5_reg_3401 + 8'd7);

assign add_ln320_fu_1763_p2 = (or_ln320_9_reg_3383 + 8'd2);

assign add_ln324_1_fu_2279_p2 = (add_ln320_10_reg_3419 + 8'd9);

assign add_ln324_2_fu_2472_p2 = (add_ln320_18_reg_3437 + 8'd9);

assign add_ln324_3_fu_2665_p2 = (add_ln320_20_reg_3455 + 8'd9);

assign add_ln324_4_fu_2858_p2 = (add_ln320_26_reg_3473 + 8'd9);

assign add_ln324_fu_1893_p2 = (or_ln320_9_reg_3383 + 8'd9);

assign add_ln840_fu_922_p2 = (ap_sig_allocacmp_m_V_3 + 2'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_block_state10_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage15_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage16_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage17_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage18_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start_int == 1'b0);
end

assign ap_block_state20_pp0_stage19_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage20_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage21_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage22_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage23_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage24_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage25_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage26_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage27_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage28_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage29_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage30_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage31_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage32_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage33_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage34_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage35_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage36_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage37_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage38_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage39_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign dmem_V_address0 = zext_ln317_1_fu_948_p1;

assign empty_84_fu_1004_p2 = (p_shl1_fu_982_p3 + p_shl13_cast_fu_1000_p1);

assign empty_85_fu_1010_p2 = (empty_84_fu_1004_p2 + 8'd9);

assign empty_fu_976_p2 = (tmp_118_fu_953_p3 | 5'd7);

assign icmp_ln1027_fu_916_p2 = ((ap_sig_allocacmp_m_V_3 == 2'd2) ? 1'b1 : 1'b0);

assign or_ln320_10_fu_1743_p2 = (or_ln320_9_fu_1735_p3 | 8'd1);

assign or_ln320_11_fu_1799_p2 = (or_ln320_9_reg_3383 | 8'd4);

assign or_ln320_12_fu_1809_p2 = (or_ln320_9_reg_3383 | 8'd5);

assign or_ln320_13_fu_1903_p2 = (tmp_118_reg_3032 | 5'd2);

assign or_ln320_14_fu_1936_p2 = (8'd1 | add_ln320_5_fu_1930_p2);

assign or_ln320_15_fu_1956_p2 = (8'd2 | add_ln320_5_reg_3401);

assign or_ln320_16_fu_1966_p2 = (8'd3 | add_ln320_5_reg_3401);

assign or_ln320_17_fu_2068_p2 = (8'd8 | add_ln320_5_reg_3401);

assign or_ln320_18_fu_2096_p2 = (tmp_118_reg_3032 | 5'd3);

assign or_ln320_19_fu_2129_p2 = (8'd1 | add_ln320_10_fu_2123_p2);

assign or_ln320_1_fu_1036_p2 = (tmp_reg_3042 | 8'd2);

assign or_ln320_20_fu_2289_p2 = (tmp_118_reg_3032 | 5'd4);

assign or_ln320_21_fu_2322_p2 = (8'd1 | add_ln320_18_fu_2316_p2);

assign or_ln320_22_fu_2342_p2 = (8'd2 | add_ln320_18_reg_3437);

assign or_ln320_23_fu_2352_p2 = (8'd3 | add_ln320_18_reg_3437);

assign or_ln320_24_fu_2378_p2 = (8'd4 | add_ln320_18_reg_3437);

assign or_ln320_25_fu_2388_p2 = (8'd5 | add_ln320_18_reg_3437);

assign or_ln320_26_fu_2414_p2 = (8'd6 | add_ln320_18_reg_3437);

assign or_ln320_27_fu_2424_p2 = (8'd7 | add_ln320_18_reg_3437);

assign or_ln320_28_fu_2482_p2 = (tmp_118_reg_3032 | 5'd5);

assign or_ln320_29_fu_2515_p2 = (8'd1 | add_ln320_20_fu_2509_p2);

assign or_ln320_2_fu_1576_p2 = (tmp_reg_3042 | 8'd3);

assign or_ln320_30_fu_2571_p2 = (8'd4 | add_ln320_20_reg_3455);

assign or_ln320_31_fu_2581_p2 = (8'd5 | add_ln320_20_reg_3455);

assign or_ln320_32_fu_2675_p2 = (tmp_118_reg_3032 | 5'd6);

assign or_ln320_33_fu_2708_p2 = (8'd1 | add_ln320_26_fu_2702_p2);

assign or_ln320_34_fu_2728_p2 = (8'd2 | add_ln320_26_reg_3473);

assign or_ln320_35_fu_2738_p2 = (8'd3 | add_ln320_26_reg_3473);

assign or_ln320_36_fu_2868_p2 = (empty_84_reg_3055 | 8'd1);

assign or_ln320_37_fu_1721_p2 = (tmp_217_fu_1713_p3 | p_shl3_fu_1703_p4);

assign or_ln320_3_fu_1586_p2 = (tmp_reg_3042 | 8'd4);

assign or_ln320_4_fu_1612_p2 = (tmp_reg_3042 | 8'd5);

assign or_ln320_5_fu_1622_p2 = (tmp_reg_3042 | 8'd6);

assign or_ln320_6_fu_1648_p2 = (tmp_reg_3042 | 8'd7);

assign or_ln320_7_fu_1658_p2 = (tmp_reg_3042 | 8'd8);

assign or_ln320_8_fu_1694_p2 = (tmp_118_reg_3032 | 5'd1);

assign or_ln320_9_fu_1735_p3 = {{tmp_218_fu_1727_p3}, {or_ln320_37_fu_1721_p2}};

assign or_ln320_fu_1026_p2 = (tmp_reg_3042 | 8'd1);

assign or_ln324_1_fu_2086_p2 = (8'd9 | add_ln320_5_reg_3401);

assign or_ln324_fu_1684_p2 = (tmp_reg_3042 | 8'd9);

assign p_Result_9_0_1_fu_1063_p3 = dmem_V_q0[6'd1];

assign p_Result_9_fu_1046_p3 = dmem_V_q0[6'd0];

assign p_cast2_fu_2995_p1 = empty_84_reg_3055;

assign p_cast3_fu_1016_p1 = empty_85_fu_1010_p2;

assign p_cast_fu_971_p1 = tmp_fu_961_p4;

assign p_shl10_fu_2487_p3 = {{or_ln320_28_fu_2482_p2}, {3'd0}};

assign p_shl11_fu_2495_p4 = {{{{1'd0}, {or_ln320_28_fu_2482_p2}}}, {1'd0}};

assign p_shl12_fu_2688_p4 = {{{{1'd0}, {or_ln320_32_fu_2675_p2}}}, {1'd0}};

assign p_shl13_cast_fu_1000_p1 = p_shl2_fu_990_p4;

assign p_shl1_fu_982_p3 = {{empty_fu_976_p2}, {3'd0}};

assign p_shl2_fu_990_p4 = {{{{1'd0}, {empty_fu_976_p2}}}, {1'd0}};

assign p_shl3_fu_1703_p4 = {{{{1'd0}, {or_ln320_8_fu_1694_p2}}}, {1'd0}};

assign p_shl4_fu_1908_p3 = {{or_ln320_13_fu_1903_p2}, {3'd0}};

assign p_shl5_fu_1916_p4 = {{{{1'd0}, {or_ln320_13_fu_1903_p2}}}, {1'd0}};

assign p_shl6_fu_2101_p3 = {{or_ln320_18_fu_2096_p2}, {3'd0}};

assign p_shl7_fu_2109_p4 = {{{{1'd0}, {or_ln320_18_fu_2096_p2}}}, {1'd0}};

assign p_shl8_fu_2294_p3 = {{or_ln320_20_fu_2289_p2}, {3'd0}};

assign p_shl9_fu_2302_p4 = {{{{1'd0}, {or_ln320_20_fu_2289_p2}}}, {1'd0}};

assign p_shl_fu_2680_p3 = {{or_ln320_32_fu_2675_p2}, {3'd0}};

assign select_ln50_10_fu_1791_p3 = ((p_Result_9_1_2_reg_3108[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln50_11_fu_1819_p3 = ((p_Result_9_1_3_reg_3113[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln50_12_fu_1827_p3 = ((p_Result_9_1_4_reg_3118[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln50_13_fu_1855_p3 = ((p_Result_9_1_5_reg_3123[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln50_14_fu_1863_p3 = ((p_Result_9_1_6_reg_3128[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln50_15_fu_1885_p3 = ((p_Result_9_1_7_reg_3133[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln50_16_fu_1947_p3 = ((p_Result_18_1_reg_3138[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln50_17_fu_1976_p3 = ((p_Result_9_2_1_reg_3143[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln50_18_fu_1984_p3 = ((p_Result_9_2_2_reg_3148[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln50_19_fu_2012_p3 = ((p_Result_9_2_3_reg_3153[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln50_1_fu_1071_p3 = ((p_Result_9_0_1_fu_1063_p3[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln50_20_fu_2020_p3 = ((p_Result_9_2_4_reg_3158[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln50_21_fu_2048_p3 = ((p_Result_9_2_5_reg_3163[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln50_22_fu_2056_p3 = ((p_Result_9_2_6_reg_3168[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln50_23_fu_2078_p3 = ((p_Result_9_2_7_reg_3173[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln50_24_fu_2140_p3 = ((p_Result_18_2_reg_3178[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln50_25_fu_2169_p3 = ((p_Result_9_3_1_reg_3183[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln50_26_fu_2177_p3 = ((p_Result_9_3_2_reg_3188[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln50_27_fu_2205_p3 = ((p_Result_9_3_3_reg_3193[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln50_28_fu_2213_p3 = ((p_Result_9_3_4_reg_3198[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln50_29_fu_2241_p3 = ((p_Result_9_3_5_reg_3203[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln50_2_fu_1596_p3 = ((p_Result_9_0_2_reg_3068[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln50_30_fu_2249_p3 = ((p_Result_9_3_6_reg_3208[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln50_31_fu_2271_p3 = ((p_Result_9_3_7_reg_3213[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln50_32_fu_2333_p3 = ((p_Result_18_3_reg_3218[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln50_33_fu_2362_p3 = ((p_Result_9_4_1_reg_3223[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln50_34_fu_2370_p3 = ((p_Result_9_4_2_reg_3228[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln50_35_fu_2398_p3 = ((p_Result_9_4_3_reg_3233[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln50_36_fu_2406_p3 = ((p_Result_9_4_4_reg_3238[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln50_37_fu_2434_p3 = ((p_Result_9_4_5_reg_3243[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln50_38_fu_2442_p3 = ((p_Result_9_4_6_reg_3248[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln50_39_fu_2464_p3 = ((p_Result_9_4_7_reg_3253[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln50_3_fu_1604_p3 = ((p_Result_9_0_3_reg_3073[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln50_40_fu_2526_p3 = ((p_Result_18_4_reg_3258[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln50_41_fu_2555_p3 = ((p_Result_9_5_1_reg_3263[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln50_42_fu_2563_p3 = ((p_Result_9_5_2_reg_3268[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln50_43_fu_2591_p3 = ((p_Result_9_5_3_reg_3273[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln50_44_fu_2599_p3 = ((p_Result_9_5_4_reg_3278[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln50_45_fu_2627_p3 = ((p_Result_9_5_5_reg_3283[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln50_46_fu_2635_p3 = ((p_Result_9_5_6_reg_3288[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln50_47_fu_2657_p3 = ((p_Result_9_5_7_reg_3293[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln50_48_fu_2719_p3 = ((p_Result_18_5_reg_3298[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln50_49_fu_2748_p3 = ((p_Result_9_6_1_reg_3303[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln50_4_fu_1632_p3 = ((p_Result_9_0_4_reg_3078[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln50_50_fu_2756_p3 = ((p_Result_9_6_2_reg_3308[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln50_51_fu_2784_p3 = ((p_Result_9_6_3_reg_3313[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln50_52_fu_2792_p3 = ((p_Result_9_6_4_reg_3318[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln50_53_fu_2820_p3 = ((p_Result_9_6_5_reg_3323[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln50_54_fu_2828_p3 = ((p_Result_9_6_6_reg_3328[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln50_55_fu_2850_p3 = ((p_Result_9_6_7_reg_3333[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln50_56_fu_2878_p3 = ((p_Result_18_6_reg_3338[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln50_57_fu_2907_p3 = ((p_Result_9_7_1_reg_3343[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln50_58_fu_2915_p3 = ((p_Result_9_7_2_reg_3348[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln50_59_fu_2943_p3 = ((p_Result_9_7_3_reg_3353[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln50_5_fu_1640_p3 = ((p_Result_9_0_5_reg_3083[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln50_60_fu_2951_p3 = ((p_Result_9_7_4_reg_3358[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln50_61_fu_2979_p3 = ((p_Result_9_7_5_reg_3363[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln50_62_fu_2987_p3 = ((p_Result_9_7_6_reg_3368[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln50_63_fu_3009_p3 = ((p_Result_9_7_7_reg_3373[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln50_6_fu_1668_p3 = ((p_Result_9_0_6_reg_3088[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln50_7_fu_1676_p3 = ((p_Result_9_0_7_reg_3093[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln50_8_fu_1754_p3 = ((p_Result_2_reg_3098[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln50_9_fu_1783_p3 = ((p_Result_9_1_1_reg_3103[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln50_fu_1054_p3 = ((p_Result_9_fu_1046_p3[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign tmp_118_fu_953_p3 = {{ap_sig_allocacmp_m_V_3}, {3'd0}};

assign tmp_217_fu_1713_p3 = {{trunc_ln320_fu_1699_p1}, {3'd0}};

assign tmp_218_fu_1727_p3 = or_ln320_8_fu_1694_p2[32'd4];

assign tmp_fu_961_p4 = {{{ap_sig_allocacmp_m_V_3}, {ap_sig_allocacmp_m_V_3}}, {4'd0}};

assign tmp_s_fu_934_p3 = {{add_ln317_fu_928_p2}, {10'd0}};

assign trunc_ln320_fu_1699_p1 = or_ln320_8_fu_1694_p2[3:0];

assign zext_ln317_1_fu_948_p1 = add_ln317_1_fu_942_p2;

assign zext_ln320_10_fu_1768_p1 = add_ln320_fu_1763_p2;

assign zext_ln320_11_fu_1778_p1 = add_ln320_1_fu_1773_p2;

assign zext_ln320_12_fu_1804_p1 = or_ln320_11_fu_1799_p2;

assign zext_ln320_13_fu_1814_p1 = or_ln320_12_fu_1809_p2;

assign zext_ln320_14_fu_1840_p1 = add_ln320_2_fu_1835_p2;

assign zext_ln320_15_fu_1850_p1 = add_ln320_3_fu_1845_p2;

assign zext_ln320_16_fu_1880_p1 = add_ln320_4_fu_1875_p2;

assign zext_ln320_17_fu_1926_p1 = p_shl5_fu_1916_p4;

assign zext_ln320_18_fu_2064_p1 = add_ln320_5_reg_3401;

assign zext_ln320_19_fu_1942_p1 = or_ln320_14_fu_1936_p2;

assign zext_ln320_1_fu_1041_p1 = or_ln320_1_fu_1036_p2;

assign zext_ln320_20_fu_1961_p1 = or_ln320_15_fu_1956_p2;

assign zext_ln320_21_fu_1971_p1 = or_ln320_16_fu_1966_p2;

assign zext_ln320_22_fu_1997_p1 = add_ln320_6_fu_1992_p2;

assign zext_ln320_23_fu_2007_p1 = add_ln320_7_fu_2002_p2;

assign zext_ln320_24_fu_2033_p1 = add_ln320_8_fu_2028_p2;

assign zext_ln320_25_fu_2043_p1 = add_ln320_9_fu_2038_p2;

assign zext_ln320_26_fu_2073_p1 = or_ln320_17_fu_2068_p2;

assign zext_ln320_27_fu_2119_p1 = p_shl7_fu_2109_p4;

assign zext_ln320_28_fu_2257_p1 = add_ln320_10_reg_3419;

assign zext_ln320_29_fu_2135_p1 = or_ln320_19_fu_2129_p2;

assign zext_ln320_2_fu_1581_p1 = or_ln320_2_fu_1576_p2;

assign zext_ln320_30_fu_2154_p1 = add_ln320_11_fu_2149_p2;

assign zext_ln320_31_fu_2164_p1 = add_ln320_12_fu_2159_p2;

assign zext_ln320_32_fu_2190_p1 = add_ln320_13_fu_2185_p2;

assign zext_ln320_33_fu_2200_p1 = add_ln320_14_fu_2195_p2;

assign zext_ln320_34_fu_2226_p1 = add_ln320_15_fu_2221_p2;

assign zext_ln320_35_fu_2236_p1 = add_ln320_16_fu_2231_p2;

assign zext_ln320_36_fu_2266_p1 = add_ln320_17_fu_2261_p2;

assign zext_ln320_37_fu_2312_p1 = p_shl9_fu_2302_p4;

assign zext_ln320_38_fu_2450_p1 = add_ln320_18_reg_3437;

assign zext_ln320_39_fu_2328_p1 = or_ln320_21_fu_2322_p2;

assign zext_ln320_3_fu_1591_p1 = or_ln320_3_fu_1586_p2;

assign zext_ln320_40_fu_2347_p1 = or_ln320_22_fu_2342_p2;

assign zext_ln320_41_fu_2357_p1 = or_ln320_23_fu_2352_p2;

assign zext_ln320_42_fu_2383_p1 = or_ln320_24_fu_2378_p2;

assign zext_ln320_43_fu_2393_p1 = or_ln320_25_fu_2388_p2;

assign zext_ln320_44_fu_2419_p1 = or_ln320_26_fu_2414_p2;

assign zext_ln320_45_fu_2429_p1 = or_ln320_27_fu_2424_p2;

assign zext_ln320_46_fu_2459_p1 = add_ln320_19_fu_2454_p2;

assign zext_ln320_47_fu_2505_p1 = p_shl11_fu_2495_p4;

assign zext_ln320_48_fu_2643_p1 = add_ln320_20_reg_3455;

assign zext_ln320_49_fu_2521_p1 = or_ln320_29_fu_2515_p2;

assign zext_ln320_4_fu_1617_p1 = or_ln320_4_fu_1612_p2;

assign zext_ln320_50_fu_2540_p1 = add_ln320_21_fu_2535_p2;

assign zext_ln320_51_fu_2550_p1 = add_ln320_22_fu_2545_p2;

assign zext_ln320_52_fu_2576_p1 = or_ln320_30_fu_2571_p2;

assign zext_ln320_53_fu_2586_p1 = or_ln320_31_fu_2581_p2;

assign zext_ln320_54_fu_2612_p1 = add_ln320_23_fu_2607_p2;

assign zext_ln320_55_fu_2622_p1 = add_ln320_24_fu_2617_p2;

assign zext_ln320_56_fu_2652_p1 = add_ln320_25_fu_2647_p2;

assign zext_ln320_57_fu_2698_p1 = p_shl12_fu_2688_p4;

assign zext_ln320_58_fu_2836_p1 = add_ln320_26_reg_3473;

assign zext_ln320_59_fu_2714_p1 = or_ln320_33_fu_2708_p2;

assign zext_ln320_5_fu_1627_p1 = or_ln320_5_fu_1622_p2;

assign zext_ln320_60_fu_2733_p1 = or_ln320_34_fu_2728_p2;

assign zext_ln320_61_fu_2743_p1 = or_ln320_35_fu_2738_p2;

assign zext_ln320_62_fu_2769_p1 = add_ln320_27_fu_2764_p2;

assign zext_ln320_63_fu_2779_p1 = add_ln320_28_fu_2774_p2;

assign zext_ln320_64_fu_2805_p1 = add_ln320_29_fu_2800_p2;

assign zext_ln320_65_fu_2815_p1 = add_ln320_30_fu_2810_p2;

assign zext_ln320_66_fu_2845_p1 = add_ln320_31_fu_2840_p2;

assign zext_ln320_67_fu_2873_p1 = or_ln320_36_fu_2868_p2;

assign zext_ln320_68_fu_2892_p1 = add_ln320_32_fu_2887_p2;

assign zext_ln320_69_fu_2902_p1 = add_ln320_33_fu_2897_p2;

assign zext_ln320_6_fu_1653_p1 = or_ln320_6_fu_1648_p2;

assign zext_ln320_70_fu_2928_p1 = add_ln320_34_fu_2923_p2;

assign zext_ln320_71_fu_2938_p1 = add_ln320_35_fu_2933_p2;

assign zext_ln320_72_fu_2964_p1 = add_ln320_36_fu_2959_p2;

assign zext_ln320_73_fu_2974_p1 = add_ln320_37_fu_2969_p2;

assign zext_ln320_74_fu_3004_p1 = add_ln320_38_fu_2999_p2;

assign zext_ln320_7_fu_1663_p1 = or_ln320_7_fu_1658_p2;

assign zext_ln320_8_fu_1871_p1 = or_ln320_9_reg_3383;

assign zext_ln320_9_fu_1749_p1 = or_ln320_10_fu_1743_p2;

assign zext_ln320_fu_1031_p1 = or_ln320_fu_1026_p2;

assign zext_ln324_1_fu_1898_p1 = add_ln324_fu_1893_p2;

assign zext_ln324_2_fu_2091_p1 = or_ln324_1_fu_2086_p2;

assign zext_ln324_3_fu_2284_p1 = add_ln324_1_fu_2279_p2;

assign zext_ln324_4_fu_2477_p1 = add_ln324_2_fu_2472_p2;

assign zext_ln324_5_fu_2670_p1 = add_ln324_3_fu_2665_p2;

assign zext_ln324_6_fu_2863_p1 = add_ln324_4_fu_2858_p2;

assign zext_ln324_fu_1689_p1 = or_ln324_fu_1684_p2;

always @ (posedge ap_clk) begin
    tmp_118_reg_3032[2:0] <= 3'b000;
    tmp_reg_3042[3:0] <= 4'b0000;
    empty_84_reg_3055[3:0] <= 4'b0110;
    select_ln50_7_reg_3378[0] <= 1'b1;
    or_ln320_9_reg_3383[3:0] <= 4'b1010;
    select_ln50_15_reg_3396[0] <= 1'b1;
    add_ln320_5_reg_3401[3:0] <= 4'b0100;
    select_ln50_23_reg_3414[0] <= 1'b1;
    add_ln320_10_reg_3419[3:0] <= 4'b1110;
    select_ln50_31_reg_3432[0] <= 1'b1;
    add_ln320_18_reg_3437[3:0] <= 4'b1000;
    select_ln50_39_reg_3450[0] <= 1'b1;
    add_ln320_20_reg_3455[3:0] <= 4'b0010;
    select_ln50_47_reg_3468[0] <= 1'b1;
    add_ln320_26_reg_3473[3:0] <= 4'b1100;
    select_ln50_55_reg_3486[0] <= 1'b1;
end

endmodule //top_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD
