{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 23 23:40:32 2016 " "Info: Processing started: Sat Apr 23 23:40:32 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off set_clock_light -c set_clock_light " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off set_clock_light -c set_clock_light" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "set_clock_light.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file set_clock_light.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 set_clock_light-ARCH " "Info: Found design unit 1: set_clock_light-ARCH" {  } { { "set_clock_light.vhd" "" { Text "H:/VHDL_S/school/時鐘/許]定時鐘的值-二位數/set_clock_light.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 set_clock_light " "Info: Found entity 1: set_clock_light" {  } { { "set_clock_light.vhd" "" { Text "H:/VHDL_S/school/時鐘/許]定時鐘的值-二位數/set_clock_light.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "set_clock_light " "Info: Elaborating entity \"set_clock_light\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLK set_clock_light.vhd(81) " "Warning (10492): VHDL Process Statement warning at set_clock_light.vhd(81): signal \"CLK\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_clock_light.vhd" "" { Text "H:/VHDL_S/school/時鐘/許]定時鐘的值-二位數/set_clock_light.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLK set_clock_light.vhd(82) " "Warning (10492): VHDL Process Statement warning at set_clock_light.vhd(82): signal \"CLK\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_clock_light.vhd" "" { Text "H:/VHDL_S/school/時鐘/許]定時鐘的值-二位數/set_clock_light.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RE set_clock_light.vhd(86) " "Warning (10492): VHDL Process Statement warning at set_clock_light.vhd(86): signal \"RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_clock_light.vhd" "" { Text "H:/VHDL_S/school/時鐘/許]定時鐘的值-二位數/set_clock_light.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CK1 set_clock_light.vhd(88) " "Warning (10492): VHDL Process Statement warning at set_clock_light.vhd(88): signal \"CK1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_clock_light.vhd" "" { Text "H:/VHDL_S/school/時鐘/許]定時鐘的值-二位數/set_clock_light.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q set_clock_light.vhd(225) " "Warning (10492): VHDL Process Statement warning at set_clock_light.vhd(225): signal \"Q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_clock_light.vhd" "" { Text "H:/VHDL_S/school/時鐘/許]定時鐘的值-二位數/set_clock_light.vhd" 225 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "F set_clock_light.vhd(74) " "Warning (10631): VHDL Process Statement warning at set_clock_light.vhd(74): inferring latch(es) for signal or variable \"F\", which holds its previous value in one or more paths through the process" {  } { { "set_clock_light.vhd" "" { Text "H:/VHDL_S/school/時鐘/許]定時鐘的值-二位數/set_clock_light.vhd" 74 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[0\] set_clock_light.vhd(74) " "Info (10041): Inferred latch for \"F\[0\]\" at set_clock_light.vhd(74)" {  } { { "set_clock_light.vhd" "" { Text "H:/VHDL_S/school/時鐘/許]定時鐘的值-二位數/set_clock_light.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[1\] set_clock_light.vhd(74) " "Info (10041): Inferred latch for \"F\[1\]\" at set_clock_light.vhd(74)" {  } { { "set_clock_light.vhd" "" { Text "H:/VHDL_S/school/時鐘/許]定時鐘的值-二位數/set_clock_light.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[2\] set_clock_light.vhd(74) " "Info (10041): Inferred latch for \"F\[2\]\" at set_clock_light.vhd(74)" {  } { { "set_clock_light.vhd" "" { Text "H:/VHDL_S/school/時鐘/許]定時鐘的值-二位數/set_clock_light.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[3\] set_clock_light.vhd(74) " "Info (10041): Inferred latch for \"F\[3\]\" at set_clock_light.vhd(74)" {  } { { "set_clock_light.vhd" "" { Text "H:/VHDL_S/school/時鐘/許]定時鐘的值-二位數/set_clock_light.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[4\] set_clock_light.vhd(74) " "Info (10041): Inferred latch for \"F\[4\]\" at set_clock_light.vhd(74)" {  } { { "set_clock_light.vhd" "" { Text "H:/VHDL_S/school/時鐘/許]定時鐘的值-二位數/set_clock_light.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[5\] set_clock_light.vhd(74) " "Info (10041): Inferred latch for \"F\[5\]\" at set_clock_light.vhd(74)" {  } { { "set_clock_light.vhd" "" { Text "H:/VHDL_S/school/時鐘/許]定時鐘的值-二位數/set_clock_light.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[6\] set_clock_light.vhd(74) " "Info (10041): Inferred latch for \"F\[6\]\" at set_clock_light.vhd(74)" {  } { { "set_clock_light.vhd" "" { Text "H:/VHDL_S/school/時鐘/許]定時鐘的值-二位數/set_clock_light.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "F\[0\]\$latch " "Warning: Latch F\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Q\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Q\[0\]" {  } { { "set_clock_light.vhd" "" { Text "H:/VHDL_S/school/時鐘/許]定時鐘的值-二位數/set_clock_light.vhd" 88 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "set_clock_light.vhd" "" { Text "H:/VHDL_S/school/時鐘/許]定時鐘的值-二位數/set_clock_light.vhd" 74 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "F\[1\]\$latch " "Warning: Latch F\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Q\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Q\[0\]" {  } { { "set_clock_light.vhd" "" { Text "H:/VHDL_S/school/時鐘/許]定時鐘的值-二位數/set_clock_light.vhd" 88 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "set_clock_light.vhd" "" { Text "H:/VHDL_S/school/時鐘/許]定時鐘的值-二位數/set_clock_light.vhd" 74 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "F\[2\]\$latch " "Warning: Latch F\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Q\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Q\[0\]" {  } { { "set_clock_light.vhd" "" { Text "H:/VHDL_S/school/時鐘/許]定時鐘的值-二位數/set_clock_light.vhd" 88 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "set_clock_light.vhd" "" { Text "H:/VHDL_S/school/時鐘/許]定時鐘的值-二位數/set_clock_light.vhd" 74 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "F\[3\]\$latch " "Warning: Latch F\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Q\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Q\[2\]" {  } { { "set_clock_light.vhd" "" { Text "H:/VHDL_S/school/時鐘/許]定時鐘的值-二位數/set_clock_light.vhd" 88 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "set_clock_light.vhd" "" { Text "H:/VHDL_S/school/時鐘/許]定時鐘的值-二位數/set_clock_light.vhd" 74 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "F\[4\]\$latch " "Warning: Latch F\[4\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Q\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Q\[0\]" {  } { { "set_clock_light.vhd" "" { Text "H:/VHDL_S/school/時鐘/許]定時鐘的值-二位數/set_clock_light.vhd" 88 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "set_clock_light.vhd" "" { Text "H:/VHDL_S/school/時鐘/許]定時鐘的值-二位數/set_clock_light.vhd" 74 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "F\[5\]\$latch " "Warning: Latch F\[5\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Q\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Q\[0\]" {  } { { "set_clock_light.vhd" "" { Text "H:/VHDL_S/school/時鐘/許]定時鐘的值-二位數/set_clock_light.vhd" 88 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "set_clock_light.vhd" "" { Text "H:/VHDL_S/school/時鐘/許]定時鐘的值-二位數/set_clock_light.vhd" 74 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "F\[6\]\$latch " "Warning: Latch F\[6\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Q\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Q\[0\]" {  } { { "set_clock_light.vhd" "" { Text "H:/VHDL_S/school/時鐘/許]定時鐘的值-二位數/set_clock_light.vhd" 88 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "set_clock_light.vhd" "" { Text "H:/VHDL_S/school/時鐘/許]定時鐘的值-二位數/set_clock_light.vhd" 74 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "set_clock_light.vhd" "" { Text "H:/VHDL_S/school/時鐘/許]定時鐘的值-二位數/set_clock_light.vhd" 88 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "284 " "Info: Implemented 284 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Info: Implemented 12 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "268 " "Info: Implemented 268 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "263 " "Info: Peak virtual memory: 263 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 23 23:40:36 2016 " "Info: Processing ended: Sat Apr 23 23:40:36 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
