

================================================================
== Vivado HLS Report for 'needlemanWunsch'
================================================================
* Date:           Wed Nov 18 20:20:23 2015

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        643_PE
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      7.83|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----------+-----------+-----------+-----------+---------+
    |        Latency        |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+---------+
    |  110000001|  110000001|  110000002|  110000002|   none  |
    +-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----------+-----------+----------+-----------+-----------+--------+----------+
        |          |        Latency        | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|    min    |    max    |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+-----------+-----------+----------+-----------+-----------+--------+----------+
        |- ROW     |  110000000|  110000000|       220|          -|          -|  500000|    no    |
        | + COL    |        106|        106|         8|          1|          1|     100|    yes   |
        | + COL    |        106|        106|         8|          1|          1|     100|    yes   |
        +----------+-----------+-----------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    854|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      -|      56|     80|
|Memory           |        4|      -|      32|     26|
|Multiplexer      |        -|      -|       -|    264|
|Register         |        -|      -|     600|     72|
+-----------------+---------+-------+--------+-------+
|Total            |        4|      0|     688|   1296|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      0|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------------+--------------------------------+---------+-------+----+----+
    |             Instance             |             Module             | BRAM_18K| DSP48E| FF | LUT|
    +----------------------------------+--------------------------------+---------+-------+----+----+
    |needlemanWunsch_AXILiteS_s_axi_U  |needlemanWunsch_AXILiteS_s_axi  |        0|      0|  56|  80|
    +----------------------------------+--------------------------------+---------+-------+----+----+
    |Total                             |                                |        0|      0|  56|  80|
    +----------------------------------+--------------------------------+---------+-------+----+----+

    * Memory: 
    +----------+------------------------+---------+----+----+------+-----+------+-------------+
    |  Memory  |         Module         | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------+------------------------+---------+----+----+------+-----+------+-------------+
    |orig1_U   |needlemanWunsch_orig1   |        2|   0|   0|   100|   20|     1|         2000|
    |orig2_U   |needlemanWunsch_orig1   |        2|   0|   0|   100|   20|     1|         2000|
    |score1_U  |needlemanWunsch_score1  |        0|  16|  13|   100|    8|     1|          800|
    |score2_U  |needlemanWunsch_score1  |        0|  16|  13|   100|    8|     1|          800|
    +----------+------------------------+---------+----+----+------+-----+------+-------------+
    |Total     |                        |        4|  32|  26|   400|   56|     4|         5600|
    +----------+------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name             | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_1240_p2                           |     +    |      0|  0|  20|          20|           2|
    |j_1_fu_991_p2                          |     +    |      0|  0|   7|           1|           7|
    |j_fu_542_p2                            |     +    |      0|  0|   7|           1|           7|
    |prev_orig_out_fu_377_p2                |     +    |      0|  0|  20|           2|          20|
    |prev_score_out_0_op_i1_fu_742_p2       |     +    |      0|  0|   8|           2|           8|
    |prev_score_out_0_op_i_fu_1148_p2       |     +    |      0|  0|   8|           2|           8|
    |prev_score_out_8_fu_724_p2             |     +    |      0|  0|   8|           8|           8|
    |prev_score_out_fu_1142_p2              |     +    |      0|  0|   8|           8|           8|
    |tmp_11_fu_548_p2                       |     +    |      0|  0|   8|           3|           8|
    |tmp_14_fu_517_p2                       |     +    |      0|  0|   7|           2|           7|
    |tmp_15_fu_954_p2                       |     +    |      0|  0|   7|           2|           7|
    |tmp_19_fu_966_p2                       |     +    |      0|  0|   8|           3|           8|
    |up_score_1_fu_1129_p2                  |     +    |      0|  0|   8|           2|           8|
    |up_score_fu_730_p2                     |     +    |      0|  0|   8|           2|           8|
    |tmp_101_fu_1036_p2                     |     -    |      0|  0|   4|           4|           4|
    |tmp_105_fu_1075_p2                     |     -    |      0|  0|   4|           3|           4|
    |tmp_13_fu_684_p2                       |     -    |      0|  0|   8|           1|           8|
    |tmp_40_fu_414_p2                       |     -    |      0|  0|   4|           4|           4|
    |tmp_47_fu_426_p2                       |     -    |      0|  0|   4|           4|           4|
    |tmp_51_fu_456_p2                       |     -    |      0|  0|   4|           3|           4|
    |tmp_63_fu_843_p2                       |     -    |      0|  0|   4|           4|           4|
    |tmp_65_fu_855_p2                       |     -    |      0|  0|   4|           4|           4|
    |tmp_69_fu_911_p2                       |     -    |      0|  0|   4|           3|           4|
    |tmp_81_fu_580_p2                       |     -    |      0|  0|   4|           4|           4|
    |tmp_83_fu_592_p2                       |     -    |      0|  0|   4|           4|           4|
    |tmp_87_fu_635_p2                       |     -    |      0|  0|   4|           3|           4|
    |tmp_99_fu_1024_p2                      |     -    |      0|  0|   4|           4|           4|
    |tmp_s_fu_668_p2                        |     -    |      0|  0|   8|           1|           8|
    |diag_1_fu_1123_p3                      |  Select  |      0|  0|   8|           1|           1|
    |diag_fu_711_p3                         |  Select  |      0|  0|   8|           1|           1|
    |diag_score_0_v_i1_cast_cast_fu_717_p3  |  Select  |      0|  0|   2|           1|           1|
    |diag_score_0_v_i_cast_cast_fu_1135_p3  |  Select  |      0|  0|   2|           1|           1|
    |max_orig_1_fu_895_p3                   |  Select  |      0|  0|  20|           1|          20|
    |max_orig_2_fu_1226_p3                  |  Select  |      0|  0|  20|           1|          20|
    |max_score_1_fu_903_p3                  |  Select  |      0|  0|  32|           1|          32|
    |max_score_2_fu_1233_p3                 |  Select  |      0|  0|  32|           1|          32|
    |prev_orig_out_11_fu_1211_p3            |  Select  |      0|  0|  20|           1|          20|
    |prev_orig_out_13_fu_700_p3             |  Select  |      0|  0|  20|           1|          20|
    |prev_orig_out_15_fu_1112_p3            |  Select  |      0|  0|  20|           1|          20|
    |prev_orig_out_5_fu_793_p3              |  Select  |      0|  0|  20|           1|          20|
    |prev_orig_out_6_fu_1199_p3             |  Select  |      0|  0|  20|           1|          20|
    |prev_orig_out_7_fu_805_p3              |  Select  |      0|  0|  20|           1|          20|
    |prev_score_out_10_fu_1154_p3           |  Select  |      0|  0|   8|           1|           2|
    |prev_score_out_1_fu_786_p3             |  Select  |      0|  0|   8|           1|           8|
    |prev_score_out_2_fu_1192_p3            |  Select  |      0|  0|   8|           1|           8|
    |prev_score_out_3_fu_799_p3             |  Select  |      0|  0|   8|           1|           8|
    |prev_score_out_7_fu_1205_p3            |  Select  |      0|  0|   8|           1|           8|
    |prev_score_out_9_fu_748_p3             |  Select  |      0|  0|   8|           1|           2|
    |sel_tmp_fu_673_p3                      |  Select  |      0|  0|   8|           1|           8|
    |tmp_102_fu_1042_p3                     |  Select  |      0|  0|   4|           1|           4|
    |tmp_103_fu_1050_p3                     |  Select  |      0|  0|   8|           1|           8|
    |tmp_104_fu_1058_p3                     |  Select  |      0|  0|   4|           1|           4|
    |tmp_48_fu_432_p3                       |  Select  |      0|  0|   4|           1|           4|
    |tmp_49_fu_440_p3                       |  Select  |      0|  0|   8|           1|           8|
    |tmp_50_fu_448_p3                       |  Select  |      0|  0|   4|           1|           4|
    |tmp_66_fu_861_p3                       |  Select  |      0|  0|   4|           1|           4|
    |tmp_67_fu_869_p3                       |  Select  |      0|  0|   8|           1|           8|
    |tmp_68_fu_877_p3                       |  Select  |      0|  0|   4|           1|           4|
    |tmp_84_fu_598_p3                       |  Select  |      0|  0|   4|           1|           4|
    |tmp_85_fu_606_p3                       |  Select  |      0|  0|   8|           1|           8|
    |tmp_86_fu_614_p3                       |  Select  |      0|  0|   4|           1|           4|
    |up_fu_689_p3                           |  Select  |      0|  0|   8|           1|           8|
    |up_orig_fu_735_p3                      |  Select  |      0|  0|  20|           1|           1|
    |sel_tmp2_fu_680_p2                     |    and   |      0|  0|   1|           1|           1|
    |tmp_110_fu_1098_p2                     |    and   |      0|  0|   8|           8|           8|
    |tmp_56_fu_479_p2                       |    and   |      0|  0|   8|           8|           8|
    |tmp_74_fu_934_p2                       |    and   |      0|  0|   8|           8|           8|
    |tmp_92_fu_658_p2                       |    and   |      0|  0|   8|           8|           8|
    |exitcond_i5_fu_501_p2                  |   icmp   |      0|  0|   3|           7|           6|
    |exitcond_i_fu_944_p2                   |   icmp   |      0|  0|   3|           7|           6|
    |tmp_10_fu_1221_p2                      |   icmp   |      0|  0|  11|          32|          32|
    |tmp_17_fu_960_p2                       |   icmp   |      0|  0|   3|           7|           1|
    |tmp_23_fu_400_p2                       |   icmp   |      0|  0|   2|           3|           3|
    |tmp_29_fu_707_p2                       |   icmp   |      0|  0|   1|           2|           2|
    |tmp_30_fu_755_p2                       |   icmp   |      0|  0|   3|           8|           8|
    |tmp_32_fu_760_p2                       |   icmp   |      0|  0|   3|           8|           8|
    |tmp_33_fu_770_p2                       |   icmp   |      0|  0|   3|           8|           8|
    |tmp_34_fu_775_p2                       |   icmp   |      0|  0|   3|           8|           8|
    |tmp_41_fu_1119_p2                      |   icmp   |      0|  0|   1|           2|           2|
    |tmp_42_fu_1161_p2                      |   icmp   |      0|  0|   3|           8|           8|
    |tmp_43_fu_1166_p2                      |   icmp   |      0|  0|   3|           8|           8|
    |tmp_44_fu_1176_p2                      |   icmp   |      0|  0|   3|           8|           8|
    |tmp_45_fu_1181_p2                      |   icmp   |      0|  0|   3|           8|           8|
    |tmp_59_fu_829_p2                       |   icmp   |      0|  0|   2|           3|           3|
    |tmp_5_fu_489_p2                        |   icmp   |      0|  0|   7|          20|           1|
    |tmp_6_fu_511_p2                        |   icmp   |      0|  0|   3|           7|           1|
    |tmp_77_fu_566_p2                       |   icmp   |      0|  0|   2|           3|           3|
    |tmp_7_fu_889_p2                        |   icmp   |      0|  0|  11|          32|          32|
    |tmp_95_fu_1010_p2                      |   icmp   |      0|  0|   2|           3|           3|
    |tmp_fu_371_p2                          |   icmp   |      0|  0|   7|          20|          17|
    |tmp_108_fu_1087_p2                     |   lshr   |      0|  0|  12|           8|           8|
    |tmp_109_fu_1092_p2                     |   lshr   |      0|  0|  12|           2|           8|
    |tmp_54_fu_468_p2                       |   lshr   |      0|  0|  12|           8|           8|
    |tmp_55_fu_473_p2                       |   lshr   |      0|  0|  12|           2|           8|
    |tmp_72_fu_923_p2                       |   lshr   |      0|  0|  12|           8|           8|
    |tmp_73_fu_928_p2                       |   lshr   |      0|  0|  12|           2|           8|
    |tmp_90_fu_647_p2                       |   lshr   |      0|  0|  12|           8|           8|
    |tmp_91_fu_652_p2                       |   lshr   |      0|  0|  12|           2|           8|
    |brmerge_i1_fu_696_p2                   |    or    |      0|  0|   1|           1|           1|
    |or_cond1_i1_fu_780_p2                  |    or    |      0|  0|   1|           1|           1|
    |or_cond1_i_fu_1186_p2                  |    or    |      0|  0|   1|           1|           1|
    |or_cond_i1_fu_764_p2                   |    or    |      0|  0|   1|           1|           1|
    |or_cond_i_fu_1170_p2                   |    or    |      0|  0|   1|           1|           1|
    |tmp_27_fu_560_p2                       |    or    |      0|  0|   5|           3|           1|
    |tmp_39_fu_1004_p2                      |    or    |      0|  0|   5|           3|           1|
    |tmp_8_fu_823_p2                        |    or    |      0|  0|   5|           3|           1|
    |tmp_9_fu_394_p2                        |    or    |      0|  0|   5|           3|           1|
    |sel_tmp1_fu_495_p2                     |    xor   |      0|  0|   2|           1|           2|
    |tmp_100_fu_1030_p2                     |    xor   |      0|  0|   7|           4|           3|
    |tmp_46_fu_420_p2                       |    xor   |      0|  0|   7|           4|           3|
    |tmp_64_fu_849_p2                       |    xor   |      0|  0|   7|           4|           3|
    |tmp_82_fu_586_p2                       |    xor   |      0|  0|   7|           4|           3|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                  |          |      0|  0| 854|         458|         819|
    +---------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |   4|         10|    1|         10|
    |ap_reg_ppiten_pp0_it7           |   1|          2|    1|          2|
    |ap_reg_ppiten_pp1_it7           |   1|          2|    1|          2|
    |j_0_i2_reg_284                  |   7|          2|    7|         14|
    |j_0_i_reg_317                   |   7|          2|    7|         14|
    |max_orig_reg_260                |  20|          2|   20|         40|
    |max_score_reg_272               |  32|          2|   32|         64|
    |orig1_address0                  |   7|          3|    7|         21|
    |orig2_address0                  |   7|          3|    7|         21|
    |prev_orig_out_12_phi_fu_310_p4  |  20|          2|   20|         40|
    |prev_orig_out_12_reg_307        |  20|          2|   20|         40|
    |prev_orig_out_14_phi_fu_343_p4  |  20|          2|   20|         40|
    |prev_orig_out_14_reg_340        |  20|          2|   20|         40|
    |prev_orig_out_1_reg_248         |  20|          2|   20|         40|
    |read_r_Addr_A_orig              |  32|          3|   32|         96|
    |score1_address0                 |   7|          3|    7|         21|
    |score2_address0                 |   7|          3|    7|         21|
    |score_out1_phi_fu_299_p4        |   8|          2|    8|         16|
    |score_out1_reg_295              |   8|          2|    8|         16|
    |score_out2_phi_fu_332_p4        |   8|          2|    8|         16|
    |score_out2_reg_328              |   8|          2|    8|         16|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 264|         55|  261|        590|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+----+----+-----+-----------+
    |                      Name                      | FF | LUT| Bits| Const Bits|
    +------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                       |   9|   0|    9|          0|
    |ap_reg_ppiten_pp0_it0                           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3                           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it4                           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it5                           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it6                           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it7                           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it0                           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it1                           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it2                           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it3                           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it4                           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it5                           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it6                           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it7                           |   1|   0|    1|          0|
    |ap_reg_ppstg_prev_score_out_8_reg_1408_pp0_it5  |   8|   0|    8|          0|
    |ap_reg_ppstg_prev_score_out_reg_1591_pp1_it5    |   8|   0|    8|          0|
    |ap_reg_ppstg_tmp_14_reg_1311_pp0_it1            |   7|   0|    7|          0|
    |ap_reg_ppstg_tmp_19_reg_1502_pp1_it1            |   8|   0|    8|          0|
    |exitcond_i5_reg_1293                            |   1|   0|    1|          0|
    |exitcond_i_reg_1486                             |   1|   0|    1|          0|
    |j_0_i2_cast_reg_1297                            |   7|   0|    8|          1|
    |j_0_i2_reg_284                                  |   7|   0|    7|          0|
    |j_0_i_reg_317                                   |   7|   0|    7|          0|
    |max_orig_1_reg_1470                             |  20|   0|   20|          0|
    |max_orig_reg_260                                |  20|   0|   20|          0|
    |max_score_1_reg_1475                            |  32|   0|   32|          0|
    |max_score_reg_272                               |  32|   0|   32|          0|
    |or_cond1_i1_reg_1434                            |   1|   0|    1|          0|
    |or_cond1_i_reg_1610                             |   1|   0|    1|          0|
    |or_cond_i1_reg_1428                             |   1|   0|    1|          0|
    |or_cond_i_reg_1604                              |   1|   0|    1|          0|
    |prev_orig_out_11_reg_1625                       |  20|   0|   20|          0|
    |prev_orig_out_12_reg_307                        |  20|   0|   20|          0|
    |prev_orig_out_13_reg_1393                       |  20|   0|   20|          0|
    |prev_orig_out_14_reg_340                        |  20|   0|   20|          0|
    |prev_orig_out_15_reg_1569                       |  20|   0|   20|          0|
    |prev_orig_out_1_reg_248                         |  20|   0|   20|          0|
    |prev_orig_out_7_reg_1449                        |  20|   0|   20|          0|
    |prev_orig_out_reg_1249                          |  20|   0|   20|          0|
    |prev_score_out_1_reg_1439                       |   8|   0|    8|          0|
    |prev_score_out_2_reg_1615                       |   8|   0|    8|          0|
    |prev_score_out_8_reg_1408                       |   8|   0|    8|          0|
    |prev_score_out_reg_1591                         |   8|   0|    8|          0|
    |score2_load_1_reg_1564                          |   8|   0|    8|          0|
    |score_out1_reg_295                              |   8|   0|    8|          0|
    |score_out2_reg_328                              |   8|   0|    8|          0|
    |sel_tmp1_reg_1288                               |   1|   0|    1|          0|
    |sel_tmp2_reg_1383                               |   1|   0|    1|          0|
    |sel_tmp_reg_1378                                |   8|   0|    8|          0|
    |tmp_102_reg_1522                                |   3|   0|    4|          1|
    |tmp_103_reg_1527                                |   8|   0|    8|          0|
    |tmp_104_reg_1532                                |   4|   0|    4|          0|
    |tmp_111_reg_1547                                |   2|   0|    2|          0|
    |tmp_11_reg_1331                                 |   8|   0|    8|          0|
    |tmp_14_reg_1311                                 |   7|   0|    7|          0|
    |tmp_15_reg_1490                                 |   7|   0|    7|          0|
    |tmp_16_reg_1552                                 |   7|   0|   64|         57|
    |tmp_17_reg_1495                                 |   1|   0|    1|          0|
    |tmp_18_reg_1356                                 |   7|   0|   64|         57|
    |tmp_19_reg_1502                                 |   8|   0|    8|          0|
    |tmp_22_reg_1255                                 |   2|   0|    2|          0|
    |tmp_29_reg_1398                                 |   1|   0|    1|          0|
    |tmp_41_reg_1574                                 |   1|   0|    1|          0|
    |tmp_48_reg_1260                                 |   3|   0|    4|          1|
    |tmp_49_reg_1265                                 |   8|   0|    8|          0|
    |tmp_50_reg_1270                                 |   4|   0|    4|          0|
    |tmp_57_reg_1275                                 |   2|   0|    2|          0|
    |tmp_5_reg_1280                                  |   1|   0|    1|          0|
    |tmp_66_reg_1455                                 |   3|   0|    4|          1|
    |tmp_67_reg_1460                                 |   8|   0|    8|          0|
    |tmp_68_reg_1465                                 |   4|   0|    4|          0|
    |tmp_6_reg_1304                                  |   1|   0|    1|          0|
    |tmp_75_reg_1481                                 |   2|   0|    2|          0|
    |tmp_76_reg_1321                                 |   2|   0|    2|          0|
    |tmp_84_reg_1336                                 |   3|   0|    4|          1|
    |tmp_85_reg_1341                                 |   8|   0|    8|          0|
    |tmp_86_reg_1346                                 |   4|   0|    4|          0|
    |tmp_93_reg_1373                                 |   2|   0|    2|          0|
    |tmp_94_reg_1512                                 |   2|   0|    2|          0|
    |up_orig_1_reg_1599                              |  20|   0|   20|          0|
    |up_orig_reg_1423                                |  20|   0|   20|          0|
    |up_reg_1388                                     |   8|   0|    8|          0|
    |up_score_1_reg_1584                             |   8|   0|    8|          0|
    |up_score_reg_1416                               |   8|   0|    8|          0|
    |exitcond_i5_reg_1293                            |   0|   1|    1|          0|
    |exitcond_i_reg_1486                             |   0|   1|    1|          0|
    |j_0_i2_cast_reg_1297                            |   0|   7|    8|          1|
    |prev_orig_out_13_reg_1393                       |   0|  20|   20|          0|
    |prev_orig_out_15_reg_1569                       |   0|  20|   20|          0|
    |tmp_15_reg_1490                                 |   0|   7|    7|          0|
    |tmp_16_reg_1552                                 |   0|   7|   64|         57|
    |tmp_17_reg_1495                                 |   0|   1|    1|          0|
    |tmp_18_reg_1356                                 |   0|   7|   64|         57|
    |tmp_6_reg_1304                                  |   0|   1|    1|          0|
    +------------------------------------------------+----+----+-----+-----------+
    |Total                                           | 600|  72|  906|        234|
    +------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+------------------------+-----+-----+------------+-----------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |     AXILiteS    | return value |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |     AXILiteS    | return value |
|s_axi_AXILiteS_AWADDR   |  in |    5|    s_axi   |     AXILiteS    | return value |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |     AXILiteS    | return value |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |     AXILiteS    | return value |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |     AXILiteS    | return value |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |     AXILiteS    | return value |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |     AXILiteS    | return value |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |     AXILiteS    | return value |
|s_axi_AXILiteS_ARADDR   |  in |    5|    s_axi   |     AXILiteS    | return value |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |     AXILiteS    | return value |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |     AXILiteS    | return value |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |     AXILiteS    | return value |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |     AXILiteS    | return value |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |     AXILiteS    | return value |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |     AXILiteS    | return value |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |     AXILiteS    | return value |
|ap_clk                  |  in |    1| ap_ctrl_hs | needlemanWunsch | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs | needlemanWunsch | return value |
|interrupt               | out |    1| ap_ctrl_hs | needlemanWunsch | return value |
|read_r_Addr_A           | out |   32|    bram    |      read_r     |     array    |
|read_r_EN_A             | out |    1|    bram    |      read_r     |     array    |
|read_r_WEN_A            | out |    1|    bram    |      read_r     |     array    |
|read_r_Din_A            | out |    8|    bram    |      read_r     |     array    |
|read_r_Dout_A           |  in |    8|    bram    |      read_r     |     array    |
|read_r_Clk_A            | out |    1|    bram    |      read_r     |     array    |
|read_r_Rst_A            | out |    1|    bram    |      read_r     |     array    |
|ref_genome_TDATA        |  in |    8|    axis    |    ref_genome   |    pointer   |
|ref_genome_TVALID       |  in |    1|    axis    |    ref_genome   |    pointer   |
|ref_genome_TREADY       | out |    1|    axis    |    ref_genome   |    pointer   |
+------------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8
  * Pipeline-1: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 23
* Pipeline: 2
  Pipeline-0: II = 1, D = 8, States = { 5 6 7 8 9 10 11 12 }
  Pipeline-1: II = 1, D = 8, States = { 15 16 17 18 19 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	13  / (exitcond_i5)
	6  / (!exitcond_i5)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	5  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	23  / (exitcond_i)
	16  / (!exitcond_i)
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	15  / true
23 --> 
	2  / true
* FSM state operations: 

 <State 1>: 2.71ns
ST_1: stg_24 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([25 x i8]* %read_r), !map !0

ST_1: stg_25 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i8* %ref_genome), !map !21

ST_1: stg_26 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i20 0) nounwind, !map !42

ST_1: stg_27 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecTopModule([16 x i8]* @needlemanWunsch_str) nounwind

ST_1: score1 [1/1] 2.39ns
:4  %score1 = alloca [100 x i8], align 16

ST_1: score2 [1/1] 2.39ns
:5  %score2 = alloca [100 x i8], align 16

ST_1: orig1 [1/1] 2.71ns
:6  %orig1 = alloca [100 x i20], align 16

ST_1: orig2 [1/1] 2.71ns
:7  %orig2 = alloca [100 x i20], align 16

ST_1: stg_32 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecInterface([25 x i8]* %read_r, [5 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_1: stg_33 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_1: stg_34 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecInterface(i8* %ref_genome, [5 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: stg_35 [1/1] 1.57ns
:11  br label %1


 <State 2>: 3.71ns
ST_2: prev_orig_out_1 [1/1] 0.00ns
:0  %prev_orig_out_1 = phi i20 [ 1, %0 ], [ %i, %doRow.exit ]

ST_2: max_orig [1/1] 0.00ns
:1  %max_orig = phi i20 [ 0, %0 ], [ %max_orig_2, %doRow.exit ]

ST_2: max_score [1/1] 0.00ns
:2  %max_score = phi i32 [ -100, %0 ], [ %max_score_2, %doRow.exit ]

ST_2: tmp [1/1] 2.34ns
:3  %tmp = icmp ult i20 %prev_orig_out_1, -48575

ST_2: stg_40 [1/1] 0.00ns
:4  br i1 %tmp, label %._crit_edge, label %4

ST_2: prev_orig_out [1/1] 2.08ns
._crit_edge:3  %prev_orig_out = add i20 -1, %prev_orig_out_1

ST_2: tmp_22 [1/1] 0.00ns
._crit_edge:5  %tmp_22 = trunc i20 %prev_orig_out to i2

ST_2: stg_43 [1/1] 0.00ns
:0  ret i20 %max_orig


 <State 3>: 2.99ns
ST_3: ref_genome_read [1/1] 0.00ns
._crit_edge:4  %ref_genome_read = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %ref_genome)

ST_3: tmp_4 [1/1] 0.00ns
._crit_edge:6  %tmp_4 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %tmp_22, i1 false)

ST_3: tmp_9 [1/1] 0.00ns
._crit_edge:7  %tmp_9 = or i3 %tmp_4, 1

ST_3: tmp_23 [1/1] 1.62ns
._crit_edge:8  %tmp_23 = icmp ugt i3 %tmp_4, %tmp_9

ST_3: tmp_25 [1/1] 0.00ns
._crit_edge:9  %tmp_25 = zext i3 %tmp_4 to i4

ST_3: tmp_28 [1/1] 0.00ns
._crit_edge:10  %tmp_28 = zext i3 %tmp_9 to i4

ST_3: tmp_37 [1/1] 0.00ns
._crit_edge:11  %tmp_37 = call i8 @llvm.part.select.i8(i8 %ref_genome_read, i32 7, i32 0)

ST_3: tmp_40 [1/1] 0.80ns
._crit_edge:12  %tmp_40 = sub i4 %tmp_25, %tmp_28

ST_3: tmp_46 [1/1] 1.37ns
._crit_edge:13  %tmp_46 = xor i4 %tmp_25, 7

ST_3: tmp_47 [1/1] 0.80ns
._crit_edge:14  %tmp_47 = sub i4 %tmp_28, %tmp_25

ST_3: tmp_48 [1/1] 1.37ns
._crit_edge:15  %tmp_48 = select i1 %tmp_23, i4 %tmp_40, i4 %tmp_47

ST_3: tmp_49 [1/1] 1.37ns
._crit_edge:16  %tmp_49 = select i1 %tmp_23, i8 %tmp_37, i8 %ref_genome_read

ST_3: tmp_50 [1/1] 1.37ns
._crit_edge:17  %tmp_50 = select i1 %tmp_23, i4 %tmp_46, i4 %tmp_25


 <State 4>: 3.71ns
ST_4: empty [1/1] 0.00ns
._crit_edge:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 500000, i64 500000, i64 500000) nounwind

ST_4: stg_58 [1/1] 0.00ns
._crit_edge:1  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str6) nounwind

ST_4: tmp_2 [1/1] 0.00ns
._crit_edge:2  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str6) nounwind

ST_4: tmp_51 [1/1] 0.80ns
._crit_edge:18  %tmp_51 = sub i4 7, %tmp_48

ST_4: tmp_52 [1/1] 0.00ns
._crit_edge:19  %tmp_52 = zext i4 %tmp_50 to i8

ST_4: tmp_53 [1/1] 0.00ns
._crit_edge:20  %tmp_53 = zext i4 %tmp_51 to i8

ST_4: tmp_54 [1/1] 2.01ns
._crit_edge:21  %tmp_54 = lshr i8 %tmp_49, %tmp_52

ST_4: tmp_55 [1/1] 1.18ns
._crit_edge:22  %tmp_55 = lshr i8 -1, %tmp_53

ST_4: tmp_56 [1/1] 1.37ns
._crit_edge:23  %tmp_56 = and i8 %tmp_54, %tmp_55

ST_4: tmp_57 [1/1] 0.00ns
._crit_edge:24  %tmp_57 = trunc i8 %tmp_56 to i2

ST_4: tmp_5 [1/1] 2.34ns
._crit_edge:25  %tmp_5 = icmp eq i20 %prev_orig_out_1, 1

ST_4: sel_tmp1 [1/1] 1.37ns
._crit_edge:26  %sel_tmp1 = xor i1 %tmp_5, true

ST_4: stg_69 [1/1] 1.57ns
._crit_edge:27  br label %2


 <State 5>: 4.11ns
ST_5: j_0_i2 [1/1] 0.00ns
:0  %j_0_i2 = phi i7 [ 1, %._crit_edge ], [ %j, %_ifconv ]

ST_5: score_out1 [1/1] 0.00ns
:1  %score_out1 = phi i8 [ 0, %._crit_edge ], [ %prev_score_out_3, %_ifconv ]

ST_5: prev_orig_out_12 [1/1] 0.00ns
:2  %prev_orig_out_12 = phi i20 [ %prev_orig_out, %._crit_edge ], [ %prev_orig_out_7, %_ifconv ]

ST_5: exitcond_i5 [1/1] 1.97ns
:3  %exitcond_i5 = icmp eq i7 %j_0_i2, -27

ST_5: stg_74 [1/1] 0.00ns
:4  br i1 %exitcond_i5, label %doRow.exit27, label %_ifconv

ST_5: j_0_i2_cast [1/1] 0.00ns
_ifconv:0  %j_0_i2_cast = zext i7 %j_0_i2 to i8

ST_5: tmp_6 [1/1] 1.97ns
_ifconv:6  %tmp_6 = icmp eq i7 %j_0_i2, 1

ST_5: tmp_14 [1/1] 1.72ns
_ifconv:16  %tmp_14 = add i7 -1, %j_0_i2

ST_5: tmp_21 [1/1] 0.00ns
_ifconv:28  %tmp_21 = call i5 @_ssdm_op_PartSelect.i5.i7.i32.i32(i7 %tmp_14, i32 2, i32 6)

ST_5: tmp_24 [1/1] 0.00ns
_ifconv:29  %tmp_24 = zext i5 %tmp_21 to i64

ST_5: read_addr_1 [1/1] 0.00ns
_ifconv:30  %read_addr_1 = getelementptr [25 x i8]* %read_r, i64 0, i64 %tmp_24

ST_5: read_load_1 [2/2] 2.39ns
_ifconv:31  %read_load_1 = load i8* %read_addr_1, align 1

ST_5: tmp_76 [1/1] 0.00ns
_ifconv:32  %tmp_76 = trunc i7 %tmp_14 to i2

ST_5: j [1/1] 1.72ns
_ifconv:73  %j = add i7 1, %j_0_i2


 <State 6>: 3.76ns
ST_6: tmp_11 [1/1] 1.72ns
_ifconv:7  %tmp_11 = add i8 -2, %j_0_i2_cast

ST_6: read_load_1 [1/2] 2.39ns
_ifconv:31  %read_load_1 = load i8* %read_addr_1, align 1

ST_6: tmp_26 [1/1] 0.00ns
_ifconv:33  %tmp_26 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %tmp_76, i1 false)

ST_6: tmp_27 [1/1] 0.00ns
_ifconv:34  %tmp_27 = or i3 %tmp_26, 1

ST_6: tmp_77 [1/1] 1.62ns
_ifconv:35  %tmp_77 = icmp ugt i3 %tmp_26, %tmp_27

ST_6: tmp_78 [1/1] 0.00ns
_ifconv:36  %tmp_78 = zext i3 %tmp_26 to i4

ST_6: tmp_79 [1/1] 0.00ns
_ifconv:37  %tmp_79 = zext i3 %tmp_27 to i4

ST_6: tmp_80 [1/1] 0.00ns
_ifconv:38  %tmp_80 = call i8 @llvm.part.select.i8(i8 %read_load_1, i32 7, i32 0)

ST_6: tmp_81 [1/1] 0.80ns
_ifconv:39  %tmp_81 = sub i4 %tmp_78, %tmp_79

ST_6: tmp_82 [1/1] 1.37ns
_ifconv:40  %tmp_82 = xor i4 %tmp_78, 7

ST_6: tmp_83 [1/1] 0.80ns
_ifconv:41  %tmp_83 = sub i4 %tmp_79, %tmp_78

ST_6: tmp_84 [1/1] 1.37ns
_ifconv:42  %tmp_84 = select i1 %tmp_77, i4 %tmp_81, i4 %tmp_83

ST_6: tmp_85 [1/1] 1.37ns
_ifconv:43  %tmp_85 = select i1 %tmp_77, i8 %tmp_80, i8 %read_load_1

ST_6: tmp_86 [1/1] 1.37ns
_ifconv:44  %tmp_86 = select i1 %tmp_77, i4 %tmp_82, i4 %tmp_78


 <State 7>: 3.38ns
ST_7: tmp_11_cast [1/1] 0.00ns
_ifconv:8  %tmp_11_cast = sext i8 %tmp_11 to i32

ST_7: tmp_12 [1/1] 0.00ns
_ifconv:9  %tmp_12 = zext i32 %tmp_11_cast to i64

ST_7: score1_addr [1/1] 0.00ns
_ifconv:10  %score1_addr = getelementptr inbounds [100 x i8]* %score1, i64 0, i64 %tmp_12

ST_7: score1_load [2/2] 2.39ns
_ifconv:11  %score1_load = load i8* %score1_addr, align 1

ST_7: tmp_18 [1/1] 0.00ns
_ifconv:17  %tmp_18 = zext i7 %tmp_14 to i64

ST_7: score1_addr_1 [1/1] 0.00ns
_ifconv:18  %score1_addr_1 = getelementptr inbounds [100 x i8]* %score1, i64 0, i64 %tmp_18

ST_7: score1_load_1 [2/2] 2.39ns
_ifconv:19  %score1_load_1 = load i8* %score1_addr_1, align 1

ST_7: orig1_addr [1/1] 0.00ns
_ifconv:22  %orig1_addr = getelementptr inbounds [100 x i20]* %orig1, i64 0, i64 %tmp_12

ST_7: orig1_load [2/2] 2.71ns
_ifconv:23  %orig1_load = load i20* %orig1_addr, align 4

ST_7: tmp_87 [1/1] 0.80ns
_ifconv:45  %tmp_87 = sub i4 7, %tmp_84

ST_7: tmp_88 [1/1] 0.00ns
_ifconv:46  %tmp_88 = zext i4 %tmp_86 to i8

ST_7: tmp_89 [1/1] 0.00ns
_ifconv:47  %tmp_89 = zext i4 %tmp_87 to i8

ST_7: tmp_90 [1/1] 2.01ns
_ifconv:48  %tmp_90 = lshr i8 %tmp_85, %tmp_88

ST_7: tmp_91 [1/1] 1.18ns
_ifconv:49  %tmp_91 = lshr i8 -1, %tmp_89

ST_7: tmp_92 [1/1] 1.37ns
_ifconv:50  %tmp_92 = and i8 %tmp_90, %tmp_91

ST_7: tmp_93 [1/1] 0.00ns
_ifconv:51  %tmp_93 = trunc i8 %tmp_92 to i2


 <State 8>: 4.08ns
ST_8: tmp_s [1/1] 1.72ns
_ifconv:5  %tmp_s = sub i8 1, %j_0_i2_cast

ST_8: score1_load [1/2] 2.39ns
_ifconv:11  %score1_load = load i8* %score1_addr, align 1

ST_8: sel_tmp [1/1] 1.37ns
_ifconv:12  %sel_tmp = select i1 %tmp_5, i8 %tmp_s, i8 %score1_load

ST_8: sel_tmp2 [1/1] 1.37ns
_ifconv:13  %sel_tmp2 = and i1 %tmp_6, %sel_tmp1

ST_8: tmp_13 [1/1] 1.72ns
_ifconv:15  %tmp_13 = sub i8 0, %j_0_i2_cast

ST_8: score1_load_1 [1/2] 2.39ns
_ifconv:19  %score1_load_1 = load i8* %score1_addr_1, align 1

ST_8: up [1/1] 1.37ns
_ifconv:20  %up = select i1 %tmp_5, i8 %tmp_13, i8 %score1_load_1

ST_8: brmerge_i1 [1/1] 1.37ns
_ifconv:21  %brmerge_i1 = or i1 %tmp_5, %tmp_6

ST_8: orig1_load [1/2] 2.71ns
_ifconv:23  %orig1_load = load i20* %orig1_addr, align 4

ST_8: prev_orig_out_13 [1/1] 1.37ns
_ifconv:24  %prev_orig_out_13 = select i1 %brmerge_i1, i20 %prev_orig_out, i20 %orig1_load

ST_8: tmp_29 [1/1] 1.36ns
_ifconv:52  %tmp_29 = icmp eq i2 %tmp_93, %tmp_57


 <State 9>: 3.09ns
ST_9: diag [1/1] 1.37ns
_ifconv:14  %diag = select i1 %sel_tmp2, i8 0, i8 %sel_tmp

ST_9: orig1_addr_2 [1/1] 0.00ns
_ifconv:25  %orig1_addr_2 = getelementptr inbounds [100 x i20]* %orig1, i64 0, i64 %tmp_18

ST_9: orig1_load_1 [2/2] 2.71ns
_ifconv:26  %orig1_load_1 = load i20* %orig1_addr_2, align 4

ST_9: diag_score_0_v_i1_cast_cast [1/1] 1.37ns
_ifconv:53  %diag_score_0_v_i1_cast_cast = select i1 %tmp_29, i8 1, i8 -1

ST_9: prev_score_out_8 [1/1] 1.72ns
_ifconv:54  %prev_score_out_8 = add i8 %diag_score_0_v_i1_cast_cast, %diag

ST_9: up_score [1/1] 1.72ns
_ifconv:57  %up_score = add i8 -1, %up


 <State 10>: 7.83ns
ST_10: orig1_load_1 [1/2] 2.71ns
_ifconv:26  %orig1_load_1 = load i20* %orig1_addr_2, align 4

ST_10: up_orig [1/1] 1.37ns
_ifconv:27  %up_orig = select i1 %tmp_5, i20 0, i20 %orig1_load_1

ST_10: prev_score_out_0_op_i1 [1/1] 1.72ns
_ifconv:55  %prev_score_out_0_op_i1 = add i8 -1, %score_out1

ST_10: prev_score_out_9 [1/1] 1.37ns
_ifconv:56  %prev_score_out_9 = select i1 %tmp_6, i8 -1, i8 %prev_score_out_0_op_i1

ST_10: tmp_30 [1/1] 2.00ns
_ifconv:58  %tmp_30 = icmp slt i8 %prev_score_out_8, %prev_score_out_9

ST_10: tmp_32 [1/1] 2.00ns
_ifconv:59  %tmp_32 = icmp slt i8 %prev_score_out_8, %up_score

ST_10: or_cond_i1 [1/1] 1.37ns
_ifconv:60  %or_cond_i1 = or i1 %tmp_30, %tmp_32

ST_10: tmp_33 [1/1] 2.00ns
_ifconv:61  %tmp_33 = icmp slt i8 %prev_score_out_9, %prev_score_out_8

ST_10: tmp_34 [1/1] 2.00ns
_ifconv:62  %tmp_34 = icmp slt i8 %prev_score_out_9, %up_score

ST_10: or_cond1_i1 [1/1] 1.37ns
_ifconv:63  %or_cond1_i1 = or i1 %tmp_33, %tmp_34

ST_10: prev_score_out_1 [1/1] 1.37ns
_ifconv:64  %prev_score_out_1 = select i1 %or_cond1_i1, i8 %up_score, i8 %prev_score_out_9


 <State 11>: 3.76ns
ST_11: prev_orig_out_5 [1/1] 1.37ns
_ifconv:65  %prev_orig_out_5 = select i1 %or_cond1_i1, i20 %up_orig, i20 %prev_orig_out_12

ST_11: prev_score_out_3 [1/1] 1.37ns
_ifconv:66  %prev_score_out_3 = select i1 %or_cond_i1, i8 %prev_score_out_1, i8 %prev_score_out_8

ST_11: prev_orig_out_7 [1/1] 1.37ns
_ifconv:67  %prev_orig_out_7 = select i1 %or_cond_i1, i20 %prev_orig_out_5, i20 %prev_orig_out_13

ST_11: score2_addr_2 [1/1] 0.00ns
_ifconv:68  %score2_addr_2 = getelementptr inbounds [100 x i8]* %score2, i64 0, i64 %tmp_18

ST_11: stg_146 [1/1] 2.39ns
_ifconv:69  store i8 %prev_score_out_3, i8* %score2_addr_2, align 1


 <State 12>: 2.71ns
ST_12: empty_7 [1/1] 0.00ns
_ifconv:1  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

ST_12: stg_148 [1/1] 0.00ns
_ifconv:2  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str1) nounwind

ST_12: tmp_1 [1/1] 0.00ns
_ifconv:3  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str1) nounwind

ST_12: stg_150 [1/1] 0.00ns
_ifconv:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_12: orig2_addr_2 [1/1] 0.00ns
_ifconv:70  %orig2_addr_2 = getelementptr inbounds [100 x i20]* %orig2, i64 0, i64 %tmp_18

ST_12: stg_152 [1/1] 2.71ns
_ifconv:71  store i20 %prev_orig_out_7, i20* %orig2_addr_2, align 4

ST_12: empty_8 [1/1] 0.00ns
_ifconv:72  %empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str1, i32 %tmp_1) nounwind

ST_12: stg_154 [1/1] 0.00ns
_ifconv:74  br label %2


 <State 13>: 2.99ns
ST_13: ref_genome_read_1 [1/1] 0.00ns
doRow.exit27:4  %ref_genome_read_1 = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %ref_genome)

ST_13: tmp_58 [1/1] 0.00ns
doRow.exit27:5  %tmp_58 = trunc i20 %prev_orig_out_1 to i2

ST_13: tmp_3 [1/1] 0.00ns
doRow.exit27:6  %tmp_3 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %tmp_58, i1 false)

ST_13: tmp_8 [1/1] 0.00ns
doRow.exit27:7  %tmp_8 = or i3 %tmp_3, 1

ST_13: tmp_59 [1/1] 1.62ns
doRow.exit27:8  %tmp_59 = icmp ugt i3 %tmp_3, %tmp_8

ST_13: tmp_60 [1/1] 0.00ns
doRow.exit27:9  %tmp_60 = zext i3 %tmp_3 to i4

ST_13: tmp_61 [1/1] 0.00ns
doRow.exit27:10  %tmp_61 = zext i3 %tmp_8 to i4

ST_13: tmp_62 [1/1] 0.00ns
doRow.exit27:11  %tmp_62 = call i8 @llvm.part.select.i8(i8 %ref_genome_read_1, i32 7, i32 0)

ST_13: tmp_63 [1/1] 0.80ns
doRow.exit27:12  %tmp_63 = sub i4 %tmp_60, %tmp_61

ST_13: tmp_64 [1/1] 1.37ns
doRow.exit27:13  %tmp_64 = xor i4 %tmp_60, 7

ST_13: tmp_65 [1/1] 0.80ns
doRow.exit27:14  %tmp_65 = sub i4 %tmp_61, %tmp_60

ST_13: tmp_66 [1/1] 1.37ns
doRow.exit27:15  %tmp_66 = select i1 %tmp_59, i4 %tmp_63, i4 %tmp_65

ST_13: tmp_67 [1/1] 1.37ns
doRow.exit27:16  %tmp_67 = select i1 %tmp_59, i8 %tmp_62, i8 %ref_genome_read_1

ST_13: tmp_68 [1/1] 1.37ns
doRow.exit27:17  %tmp_68 = select i1 %tmp_59, i4 %tmp_64, i4 %tmp_60


 <State 14>: 3.89ns
ST_14: max_score_3 [1/1] 0.00ns
doRow.exit27:0  %max_score_3 = sext i8 %score_out1 to i32

ST_14: tmp_7 [1/1] 2.52ns
doRow.exit27:1  %tmp_7 = icmp sgt i32 %max_score_3, %max_score

ST_14: max_orig_1 [1/1] 1.37ns
doRow.exit27:2  %max_orig_1 = select i1 %tmp_7, i20 %prev_orig_out_12, i20 %max_orig

ST_14: max_score_1 [1/1] 1.37ns
doRow.exit27:3  %max_score_1 = select i1 %tmp_7, i32 %max_score_3, i32 %max_score

ST_14: tmp_69 [1/1] 0.80ns
doRow.exit27:18  %tmp_69 = sub i4 7, %tmp_66

ST_14: tmp_70 [1/1] 0.00ns
doRow.exit27:19  %tmp_70 = zext i4 %tmp_68 to i8

ST_14: tmp_71 [1/1] 0.00ns
doRow.exit27:20  %tmp_71 = zext i4 %tmp_69 to i8

ST_14: tmp_72 [1/1] 2.01ns
doRow.exit27:21  %tmp_72 = lshr i8 %tmp_67, %tmp_70

ST_14: tmp_73 [1/1] 1.18ns
doRow.exit27:22  %tmp_73 = lshr i8 -1, %tmp_71

ST_14: tmp_74 [1/1] 1.37ns
doRow.exit27:23  %tmp_74 = and i8 %tmp_72, %tmp_73

ST_14: tmp_75 [1/1] 0.00ns
doRow.exit27:24  %tmp_75 = trunc i8 %tmp_74 to i2

ST_14: stg_180 [1/1] 1.57ns
doRow.exit27:25  br label %3


 <State 15>: 4.11ns
ST_15: j_0_i [1/1] 0.00ns
:0  %j_0_i = phi i7 [ 1, %doRow.exit27 ], [ %j_1, %._crit_edge.i_ifconv ]

ST_15: score_out2 [1/1] 0.00ns
:1  %score_out2 = phi i8 [ 0, %doRow.exit27 ], [ %prev_score_out_7, %._crit_edge.i_ifconv ]

ST_15: prev_orig_out_14 [1/1] 0.00ns
:2  %prev_orig_out_14 = phi i20 [ %prev_orig_out_1, %doRow.exit27 ], [ %prev_orig_out_11, %._crit_edge.i_ifconv ]

ST_15: exitcond_i [1/1] 1.97ns
:3  %exitcond_i = icmp eq i7 %j_0_i, -27

ST_15: stg_185 [1/1] 0.00ns
:4  br i1 %exitcond_i, label %doRow.exit, label %._crit_edge.i_ifconv

ST_15: j_0_i_cast [1/1] 0.00ns
._crit_edge.i_ifconv:0  %j_0_i_cast = zext i7 %j_0_i to i8

ST_15: tmp_15 [1/1] 1.72ns
._crit_edge.i_ifconv:5  %tmp_15 = add i7 -1, %j_0_i

ST_15: tmp_17 [1/1] 1.97ns
._crit_edge.i_ifconv:11  %tmp_17 = icmp eq i7 %j_0_i, 1

ST_15: tmp_19 [1/1] 1.72ns
._crit_edge.i_ifconv:12  %tmp_19 = add i8 -2, %j_0_i_cast

ST_15: tmp_35 [1/1] 0.00ns
._crit_edge.i_ifconv:22  %tmp_35 = call i5 @_ssdm_op_PartSelect.i5.i7.i32.i32(i7 %tmp_15, i32 2, i32 6)

ST_15: tmp_36 [1/1] 0.00ns
._crit_edge.i_ifconv:23  %tmp_36 = zext i5 %tmp_35 to i64

ST_15: read_addr [1/1] 0.00ns
._crit_edge.i_ifconv:24  %read_addr = getelementptr [25 x i8]* %read_r, i64 0, i64 %tmp_36

ST_15: read_load [2/2] 2.39ns
._crit_edge.i_ifconv:25  %read_load = load i8* %read_addr, align 1

ST_15: tmp_94 [1/1] 0.00ns
._crit_edge.i_ifconv:26  %tmp_94 = trunc i7 %tmp_15 to i2

ST_15: j_1 [1/1] 1.72ns
._crit_edge.i_ifconv:66  %j_1 = add i7 1, %j_0_i


 <State 16>: 3.76ns
ST_16: read_load [1/2] 2.39ns
._crit_edge.i_ifconv:25  %read_load = load i8* %read_addr, align 1

ST_16: tmp_38 [1/1] 0.00ns
._crit_edge.i_ifconv:27  %tmp_38 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %tmp_94, i1 false)

ST_16: tmp_39 [1/1] 0.00ns
._crit_edge.i_ifconv:28  %tmp_39 = or i3 %tmp_38, 1

ST_16: tmp_95 [1/1] 1.62ns
._crit_edge.i_ifconv:29  %tmp_95 = icmp ugt i3 %tmp_38, %tmp_39

ST_16: tmp_96 [1/1] 0.00ns
._crit_edge.i_ifconv:30  %tmp_96 = zext i3 %tmp_38 to i4

ST_16: tmp_97 [1/1] 0.00ns
._crit_edge.i_ifconv:31  %tmp_97 = zext i3 %tmp_39 to i4

ST_16: tmp_98 [1/1] 0.00ns
._crit_edge.i_ifconv:32  %tmp_98 = call i8 @llvm.part.select.i8(i8 %read_load, i32 7, i32 0)

ST_16: tmp_99 [1/1] 0.80ns
._crit_edge.i_ifconv:33  %tmp_99 = sub i4 %tmp_96, %tmp_97

ST_16: tmp_100 [1/1] 1.37ns
._crit_edge.i_ifconv:34  %tmp_100 = xor i4 %tmp_96, 7

ST_16: tmp_101 [1/1] 0.80ns
._crit_edge.i_ifconv:35  %tmp_101 = sub i4 %tmp_97, %tmp_96

ST_16: tmp_102 [1/1] 1.37ns
._crit_edge.i_ifconv:36  %tmp_102 = select i1 %tmp_95, i4 %tmp_99, i4 %tmp_101

ST_16: tmp_103 [1/1] 1.37ns
._crit_edge.i_ifconv:37  %tmp_103 = select i1 %tmp_95, i8 %tmp_98, i8 %read_load

ST_16: tmp_104 [1/1] 1.37ns
._crit_edge.i_ifconv:38  %tmp_104 = select i1 %tmp_95, i4 %tmp_100, i4 %tmp_96


 <State 17>: 3.38ns
ST_17: tmp_19_cast [1/1] 0.00ns
._crit_edge.i_ifconv:13  %tmp_19_cast = sext i8 %tmp_19 to i32

ST_17: tmp_20 [1/1] 0.00ns
._crit_edge.i_ifconv:14  %tmp_20 = zext i32 %tmp_19_cast to i64

ST_17: score2_addr_1 [1/1] 0.00ns
._crit_edge.i_ifconv:15  %score2_addr_1 = getelementptr inbounds [100 x i8]* %score2, i64 0, i64 %tmp_20

ST_17: score2_load_1 [2/2] 2.39ns
._crit_edge.i_ifconv:16  %score2_load_1 = load i8* %score2_addr_1, align 1

ST_17: orig2_addr_1 [1/1] 0.00ns
._crit_edge.i_ifconv:19  %orig2_addr_1 = getelementptr inbounds [100 x i20]* %orig2, i64 0, i64 %tmp_20

ST_17: orig2_load_1 [2/2] 2.71ns
._crit_edge.i_ifconv:20  %orig2_load_1 = load i20* %orig2_addr_1, align 4

ST_17: tmp_105 [1/1] 0.80ns
._crit_edge.i_ifconv:39  %tmp_105 = sub i4 7, %tmp_102

ST_17: tmp_106 [1/1] 0.00ns
._crit_edge.i_ifconv:40  %tmp_106 = zext i4 %tmp_104 to i8

ST_17: tmp_107 [1/1] 0.00ns
._crit_edge.i_ifconv:41  %tmp_107 = zext i4 %tmp_105 to i8

ST_17: tmp_108 [1/1] 2.01ns
._crit_edge.i_ifconv:42  %tmp_108 = lshr i8 %tmp_103, %tmp_106

ST_17: tmp_109 [1/1] 1.18ns
._crit_edge.i_ifconv:43  %tmp_109 = lshr i8 -1, %tmp_107

ST_17: tmp_110 [1/1] 1.37ns
._crit_edge.i_ifconv:44  %tmp_110 = and i8 %tmp_108, %tmp_109

ST_17: tmp_111 [1/1] 0.00ns
._crit_edge.i_ifconv:45  %tmp_111 = trunc i8 %tmp_110 to i2


 <State 18>: 4.08ns
ST_18: tmp_16 [1/1] 0.00ns
._crit_edge.i_ifconv:6  %tmp_16 = zext i7 %tmp_15 to i64

ST_18: score2_addr [1/1] 0.00ns
._crit_edge.i_ifconv:7  %score2_addr = getelementptr inbounds [100 x i8]* %score2, i64 0, i64 %tmp_16

ST_18: score2_load [2/2] 2.39ns
._crit_edge.i_ifconv:8  %score2_load = load i8* %score2_addr, align 1

ST_18: score2_load_1 [1/2] 2.39ns
._crit_edge.i_ifconv:16  %score2_load_1 = load i8* %score2_addr_1, align 1

ST_18: orig2_load_1 [1/2] 2.71ns
._crit_edge.i_ifconv:20  %orig2_load_1 = load i20* %orig2_addr_1, align 4

ST_18: prev_orig_out_15 [1/1] 1.37ns
._crit_edge.i_ifconv:21  %prev_orig_out_15 = select i1 %tmp_17, i20 %prev_orig_out_1, i20 %orig2_load_1

ST_18: tmp_41 [1/1] 1.36ns
._crit_edge.i_ifconv:46  %tmp_41 = icmp eq i2 %tmp_111, %tmp_75


 <State 19>: 4.11ns
ST_19: score2_load [1/2] 2.39ns
._crit_edge.i_ifconv:8  %score2_load = load i8* %score2_addr, align 1

ST_19: orig2_addr [1/1] 0.00ns
._crit_edge.i_ifconv:9  %orig2_addr = getelementptr inbounds [100 x i20]* %orig2, i64 0, i64 %tmp_16

ST_19: up_orig_1 [2/2] 2.71ns
._crit_edge.i_ifconv:10  %up_orig_1 = load i20* %orig2_addr, align 4

ST_19: diag_1 [1/1] 1.37ns
._crit_edge.i_ifconv:17  %diag_1 = select i1 %tmp_17, i8 0, i8 %score2_load_1

ST_19: up_score_1 [1/1] 1.72ns
._crit_edge.i_ifconv:18  %up_score_1 = add i8 -1, %score2_load

ST_19: diag_score_0_v_i_cast_cast [1/1] 1.37ns
._crit_edge.i_ifconv:47  %diag_score_0_v_i_cast_cast = select i1 %tmp_41, i8 1, i8 -1

ST_19: prev_score_out [1/1] 1.72ns
._crit_edge.i_ifconv:48  %prev_score_out = add i8 %diag_score_0_v_i_cast_cast, %diag_1


 <State 20>: 7.83ns
ST_20: up_orig_1 [1/2] 2.71ns
._crit_edge.i_ifconv:10  %up_orig_1 = load i20* %orig2_addr, align 4

ST_20: prev_score_out_0_op_i [1/1] 1.72ns
._crit_edge.i_ifconv:49  %prev_score_out_0_op_i = add i8 -1, %score_out2

ST_20: prev_score_out_10 [1/1] 1.37ns
._crit_edge.i_ifconv:50  %prev_score_out_10 = select i1 %tmp_17, i8 -1, i8 %prev_score_out_0_op_i

ST_20: tmp_42 [1/1] 2.00ns
._crit_edge.i_ifconv:51  %tmp_42 = icmp slt i8 %prev_score_out, %prev_score_out_10

ST_20: tmp_43 [1/1] 2.00ns
._crit_edge.i_ifconv:52  %tmp_43 = icmp slt i8 %prev_score_out, %up_score_1

ST_20: or_cond_i [1/1] 1.37ns
._crit_edge.i_ifconv:53  %or_cond_i = or i1 %tmp_42, %tmp_43

ST_20: tmp_44 [1/1] 2.00ns
._crit_edge.i_ifconv:54  %tmp_44 = icmp slt i8 %prev_score_out_10, %prev_score_out

ST_20: tmp_45 [1/1] 2.00ns
._crit_edge.i_ifconv:55  %tmp_45 = icmp slt i8 %prev_score_out_10, %up_score_1

ST_20: or_cond1_i [1/1] 1.37ns
._crit_edge.i_ifconv:56  %or_cond1_i = or i1 %tmp_44, %tmp_45

ST_20: prev_score_out_2 [1/1] 1.37ns
._crit_edge.i_ifconv:57  %prev_score_out_2 = select i1 %or_cond1_i, i8 %up_score_1, i8 %prev_score_out_10


 <State 21>: 3.76ns
ST_21: prev_orig_out_6 [1/1] 1.37ns
._crit_edge.i_ifconv:58  %prev_orig_out_6 = select i1 %or_cond1_i, i20 %up_orig_1, i20 %prev_orig_out_14

ST_21: prev_score_out_7 [1/1] 1.37ns
._crit_edge.i_ifconv:59  %prev_score_out_7 = select i1 %or_cond_i, i8 %prev_score_out_2, i8 %prev_score_out

ST_21: prev_orig_out_11 [1/1] 1.37ns
._crit_edge.i_ifconv:60  %prev_orig_out_11 = select i1 %or_cond_i, i20 %prev_orig_out_6, i20 %prev_orig_out_15

ST_21: score1_addr_2 [1/1] 0.00ns
._crit_edge.i_ifconv:61  %score1_addr_2 = getelementptr inbounds [100 x i8]* %score1, i64 0, i64 %tmp_16

ST_21: stg_250 [1/1] 2.39ns
._crit_edge.i_ifconv:62  store i8 %prev_score_out_7, i8* %score1_addr_2, align 1


 <State 22>: 2.71ns
ST_22: empty_9 [1/1] 0.00ns
._crit_edge.i_ifconv:1  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

ST_22: stg_252 [1/1] 0.00ns
._crit_edge.i_ifconv:2  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str1) nounwind

ST_22: tmp_31 [1/1] 0.00ns
._crit_edge.i_ifconv:3  %tmp_31 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str1) nounwind

ST_22: stg_254 [1/1] 0.00ns
._crit_edge.i_ifconv:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_22: orig1_addr_1 [1/1] 0.00ns
._crit_edge.i_ifconv:63  %orig1_addr_1 = getelementptr inbounds [100 x i20]* %orig1, i64 0, i64 %tmp_16

ST_22: stg_256 [1/1] 2.71ns
._crit_edge.i_ifconv:64  store i20 %prev_orig_out_11, i20* %orig1_addr_1, align 4

ST_22: empty_10 [1/1] 0.00ns
._crit_edge.i_ifconv:65  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str1, i32 %tmp_31) nounwind

ST_22: stg_258 [1/1] 0.00ns
._crit_edge.i_ifconv:67  br label %3


 <State 23>: 3.89ns
ST_23: max_score_4 [1/1] 0.00ns
doRow.exit:0  %max_score_4 = sext i8 %score_out2 to i32

ST_23: tmp_10 [1/1] 2.52ns
doRow.exit:1  %tmp_10 = icmp sgt i32 %max_score_4, %max_score_1

ST_23: max_orig_2 [1/1] 1.37ns
doRow.exit:2  %max_orig_2 = select i1 %tmp_10, i20 %prev_orig_out_14, i20 %max_orig_1

ST_23: max_score_2 [1/1] 1.37ns
doRow.exit:3  %max_score_2 = select i1 %tmp_10, i32 %max_score_4, i32 %max_score_1

ST_23: empty_11 [1/1] 0.00ns
doRow.exit:4  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str6, i32 %tmp_2) nounwind

ST_23: i [1/1] 2.08ns
doRow.exit:5  %i = add i20 %prev_orig_out_1, 2

ST_23: stg_265 [1/1] 0.00ns
doRow.exit:6  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ read_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x94c3340; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ ref_genome]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x94c33d0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_24                      (specbitsmap      ) [ 000000000000000000000000]
stg_25                      (specbitsmap      ) [ 000000000000000000000000]
stg_26                      (specbitsmap      ) [ 000000000000000000000000]
stg_27                      (spectopmodule    ) [ 000000000000000000000000]
score1                      (alloca           ) [ 001111111111111111111111]
score2                      (alloca           ) [ 001111111111111111111111]
orig1                       (alloca           ) [ 001111111111111111111111]
orig2                       (alloca           ) [ 001111111111111111111111]
stg_32                      (specinterface    ) [ 000000000000000000000000]
stg_33                      (specinterface    ) [ 000000000000000000000000]
stg_34                      (specinterface    ) [ 000000000000000000000000]
stg_35                      (br               ) [ 011111111111111111111111]
prev_orig_out_1             (phi              ) [ 001111111111111111111111]
max_orig                    (phi              ) [ 001111111111111000000000]
max_score                   (phi              ) [ 001111111111111000000000]
tmp                         (icmp             ) [ 001111111111111111111111]
stg_40                      (br               ) [ 000000000000000000000000]
prev_orig_out               (add              ) [ 000111111111100000000000]
tmp_22                      (trunc            ) [ 000100000000000000000000]
stg_43                      (ret              ) [ 000000000000000000000000]
ref_genome_read             (read             ) [ 000000000000000000000000]
tmp_4                       (bitconcatenate   ) [ 000000000000000000000000]
tmp_9                       (or               ) [ 000000000000000000000000]
tmp_23                      (icmp             ) [ 000000000000000000000000]
tmp_25                      (zext             ) [ 000000000000000000000000]
tmp_28                      (zext             ) [ 000000000000000000000000]
tmp_37                      (partselect       ) [ 000000000000000000000000]
tmp_40                      (sub              ) [ 000000000000000000000000]
tmp_46                      (xor              ) [ 000000000000000000000000]
tmp_47                      (sub              ) [ 000000000000000000000000]
tmp_48                      (select           ) [ 000010000000000000000000]
tmp_49                      (select           ) [ 000010000000000000000000]
tmp_50                      (select           ) [ 000010000000000000000000]
empty                       (speclooptripcount) [ 000000000000000000000000]
stg_58                      (specloopname     ) [ 000000000000000000000000]
tmp_2                       (specregionbegin  ) [ 000001111111111111111111]
tmp_51                      (sub              ) [ 000000000000000000000000]
tmp_52                      (zext             ) [ 000000000000000000000000]
tmp_53                      (zext             ) [ 000000000000000000000000]
tmp_54                      (lshr             ) [ 000000000000000000000000]
tmp_55                      (lshr             ) [ 000000000000000000000000]
tmp_56                      (and              ) [ 000000000000000000000000]
tmp_57                      (trunc            ) [ 000001111111100000000000]
tmp_5                       (icmp             ) [ 000001111111100000000000]
sel_tmp1                    (xor              ) [ 000001111111100000000000]
stg_69                      (br               ) [ 001111111111111111111111]
j_0_i2                      (phi              ) [ 000001000000000000000000]
score_out1                  (phi              ) [ 000001111110011000000000]
prev_orig_out_12            (phi              ) [ 000001111111011000000000]
exitcond_i5                 (icmp             ) [ 001111111111111111111111]
stg_74                      (br               ) [ 000000000000000000000000]
j_0_i2_cast                 (zext             ) [ 000001111000000000000000]
tmp_6                       (icmp             ) [ 000001111110000000000000]
tmp_14                      (add              ) [ 000001110000000000000000]
tmp_21                      (partselect       ) [ 000000000000000000000000]
tmp_24                      (zext             ) [ 000000000000000000000000]
read_addr_1                 (getelementptr    ) [ 000001100000000000000000]
tmp_76                      (trunc            ) [ 000001100000000000000000]
j                           (add              ) [ 001111111111111111111111]
tmp_11                      (add              ) [ 000001010000000000000000]
read_load_1                 (load             ) [ 000000000000000000000000]
tmp_26                      (bitconcatenate   ) [ 000000000000000000000000]
tmp_27                      (or               ) [ 000000000000000000000000]
tmp_77                      (icmp             ) [ 000000000000000000000000]
tmp_78                      (zext             ) [ 000000000000000000000000]
tmp_79                      (zext             ) [ 000000000000000000000000]
tmp_80                      (partselect       ) [ 000000000000000000000000]
tmp_81                      (sub              ) [ 000000000000000000000000]
tmp_82                      (xor              ) [ 000000000000000000000000]
tmp_83                      (sub              ) [ 000000000000000000000000]
tmp_84                      (select           ) [ 000001010000000000000000]
tmp_85                      (select           ) [ 000001010000000000000000]
tmp_86                      (select           ) [ 000001010000000000000000]
tmp_11_cast                 (sext             ) [ 000000000000000000000000]
tmp_12                      (zext             ) [ 000000000000000000000000]
score1_addr                 (getelementptr    ) [ 000001001000000000000000]
tmp_18                      (zext             ) [ 000001001111100000000000]
score1_addr_1               (getelementptr    ) [ 000001001000000000000000]
orig1_addr                  (getelementptr    ) [ 000001001000000000000000]
tmp_87                      (sub              ) [ 000000000000000000000000]
tmp_88                      (zext             ) [ 000000000000000000000000]
tmp_89                      (zext             ) [ 000000000000000000000000]
tmp_90                      (lshr             ) [ 000000000000000000000000]
tmp_91                      (lshr             ) [ 000000000000000000000000]
tmp_92                      (and              ) [ 000000000000000000000000]
tmp_93                      (trunc            ) [ 000001001000000000000000]
tmp_s                       (sub              ) [ 000000000000000000000000]
score1_load                 (load             ) [ 000000000000000000000000]
sel_tmp                     (select           ) [ 000001000100000000000000]
sel_tmp2                    (and              ) [ 000001000100000000000000]
tmp_13                      (sub              ) [ 000000000000000000000000]
score1_load_1               (load             ) [ 000000000000000000000000]
up                          (select           ) [ 000001000100000000000000]
brmerge_i1                  (or               ) [ 000000000000000000000000]
orig1_load                  (load             ) [ 000000000000000000000000]
prev_orig_out_13            (select           ) [ 000001000111000000000000]
tmp_29                      (icmp             ) [ 000001000100000000000000]
diag                        (select           ) [ 000000000000000000000000]
orig1_addr_2                (getelementptr    ) [ 000001000010000000000000]
diag_score_0_v_i1_cast_cast (select           ) [ 000000000000000000000000]
prev_score_out_8            (add              ) [ 000001000011000000000000]
up_score                    (add              ) [ 000001000010000000000000]
orig1_load_1                (load             ) [ 000000000000000000000000]
up_orig                     (select           ) [ 000001000001000000000000]
prev_score_out_0_op_i1      (add              ) [ 000000000000000000000000]
prev_score_out_9            (select           ) [ 000000000000000000000000]
tmp_30                      (icmp             ) [ 000000000000000000000000]
tmp_32                      (icmp             ) [ 000000000000000000000000]
or_cond_i1                  (or               ) [ 000001000001000000000000]
tmp_33                      (icmp             ) [ 000000000000000000000000]
tmp_34                      (icmp             ) [ 000000000000000000000000]
or_cond1_i1                 (or               ) [ 000001000001000000000000]
prev_score_out_1            (select           ) [ 000001000001000000000000]
prev_orig_out_5             (select           ) [ 000000000000000000000000]
prev_score_out_3            (select           ) [ 001111000000111111111111]
prev_orig_out_7             (select           ) [ 001111000000111111111111]
score2_addr_2               (getelementptr    ) [ 000000000000000000000000]
stg_146                     (store            ) [ 000000000000000000000000]
empty_7                     (speclooptripcount) [ 000000000000000000000000]
stg_148                     (specloopname     ) [ 000000000000000000000000]
tmp_1                       (specregionbegin  ) [ 000000000000000000000000]
stg_150                     (specpipeline     ) [ 000000000000000000000000]
orig2_addr_2                (getelementptr    ) [ 000000000000000000000000]
stg_152                     (store            ) [ 000000000000000000000000]
empty_8                     (specregionend    ) [ 000000000000000000000000]
stg_154                     (br               ) [ 001111111111111111111111]
ref_genome_read_1           (read             ) [ 000000000000000000000000]
tmp_58                      (trunc            ) [ 000000000000000000000000]
tmp_3                       (bitconcatenate   ) [ 000000000000000000000000]
tmp_8                       (or               ) [ 000000000000000000000000]
tmp_59                      (icmp             ) [ 000000000000000000000000]
tmp_60                      (zext             ) [ 000000000000000000000000]
tmp_61                      (zext             ) [ 000000000000000000000000]
tmp_62                      (partselect       ) [ 000000000000000000000000]
tmp_63                      (sub              ) [ 000000000000000000000000]
tmp_64                      (xor              ) [ 000000000000000000000000]
tmp_65                      (sub              ) [ 000000000000000000000000]
tmp_66                      (select           ) [ 000000000000001000000000]
tmp_67                      (select           ) [ 000000000000001000000000]
tmp_68                      (select           ) [ 000000000000001000000000]
max_score_3                 (sext             ) [ 000000000000000000000000]
tmp_7                       (icmp             ) [ 000000000000000000000000]
max_orig_1                  (select           ) [ 000000000000000111111111]
max_score_1                 (select           ) [ 000000000000000111111111]
tmp_69                      (sub              ) [ 000000000000000000000000]
tmp_70                      (zext             ) [ 000000000000000000000000]
tmp_71                      (zext             ) [ 000000000000000000000000]
tmp_72                      (lshr             ) [ 000000000000000000000000]
tmp_73                      (lshr             ) [ 000000000000000000000000]
tmp_74                      (and              ) [ 000000000000000000000000]
tmp_75                      (trunc            ) [ 000000000000000111111110]
stg_180                     (br               ) [ 001111111111111111111111]
j_0_i                       (phi              ) [ 000000000000000100000000]
score_out2                  (phi              ) [ 000000000000000111111001]
prev_orig_out_14            (phi              ) [ 000000000000000111111101]
exitcond_i                  (icmp             ) [ 001111111111111111111111]
stg_185                     (br               ) [ 000000000000000000000000]
j_0_i_cast                  (zext             ) [ 000000000000000000000000]
tmp_15                      (add              ) [ 000000000000000111100000]
tmp_17                      (icmp             ) [ 000000000000000111111000]
tmp_19                      (add              ) [ 000000000000000111000000]
tmp_35                      (partselect       ) [ 000000000000000000000000]
tmp_36                      (zext             ) [ 000000000000000000000000]
read_addr                   (getelementptr    ) [ 000000000000000110000000]
tmp_94                      (trunc            ) [ 000000000000000110000000]
j_1                         (add              ) [ 001111111111111111111111]
read_load                   (load             ) [ 000000000000000000000000]
tmp_38                      (bitconcatenate   ) [ 000000000000000000000000]
tmp_39                      (or               ) [ 000000000000000000000000]
tmp_95                      (icmp             ) [ 000000000000000000000000]
tmp_96                      (zext             ) [ 000000000000000000000000]
tmp_97                      (zext             ) [ 000000000000000000000000]
tmp_98                      (partselect       ) [ 000000000000000000000000]
tmp_99                      (sub              ) [ 000000000000000000000000]
tmp_100                     (xor              ) [ 000000000000000000000000]
tmp_101                     (sub              ) [ 000000000000000000000000]
tmp_102                     (select           ) [ 000000000000000101000000]
tmp_103                     (select           ) [ 000000000000000101000000]
tmp_104                     (select           ) [ 000000000000000101000000]
tmp_19_cast                 (sext             ) [ 000000000000000000000000]
tmp_20                      (zext             ) [ 000000000000000000000000]
score2_addr_1               (getelementptr    ) [ 000000000000000100100000]
orig2_addr_1                (getelementptr    ) [ 000000000000000100100000]
tmp_105                     (sub              ) [ 000000000000000000000000]
tmp_106                     (zext             ) [ 000000000000000000000000]
tmp_107                     (zext             ) [ 000000000000000000000000]
tmp_108                     (lshr             ) [ 000000000000000000000000]
tmp_109                     (lshr             ) [ 000000000000000000000000]
tmp_110                     (and              ) [ 000000000000000000000000]
tmp_111                     (trunc            ) [ 000000000000000100100000]
tmp_16                      (zext             ) [ 000000000000000100011110]
score2_addr                 (getelementptr    ) [ 000000000000000100010000]
score2_load_1               (load             ) [ 000000000000000100010000]
orig2_load_1                (load             ) [ 000000000000000000000000]
prev_orig_out_15            (select           ) [ 000000000000000100011100]
tmp_41                      (icmp             ) [ 000000000000000100010000]
score2_load                 (load             ) [ 000000000000000000000000]
orig2_addr                  (getelementptr    ) [ 000000000000000100001000]
diag_1                      (select           ) [ 000000000000000000000000]
up_score_1                  (add              ) [ 000000000000000100001000]
diag_score_0_v_i_cast_cast  (select           ) [ 000000000000000000000000]
prev_score_out              (add              ) [ 000000000000000100001100]
up_orig_1                   (load             ) [ 000000000000000100000100]
prev_score_out_0_op_i       (add              ) [ 000000000000000000000000]
prev_score_out_10           (select           ) [ 000000000000000000000000]
tmp_42                      (icmp             ) [ 000000000000000000000000]
tmp_43                      (icmp             ) [ 000000000000000000000000]
or_cond_i                   (or               ) [ 000000000000000100000100]
tmp_44                      (icmp             ) [ 000000000000000000000000]
tmp_45                      (icmp             ) [ 000000000000000000000000]
or_cond1_i                  (or               ) [ 000000000000000100000100]
prev_score_out_2            (select           ) [ 000000000000000100000100]
prev_orig_out_6             (select           ) [ 000000000000000000000000]
prev_score_out_7            (select           ) [ 001111111111111100000011]
prev_orig_out_11            (select           ) [ 001111111111111100000011]
score1_addr_2               (getelementptr    ) [ 000000000000000000000000]
stg_250                     (store            ) [ 000000000000000000000000]
empty_9                     (speclooptripcount) [ 000000000000000000000000]
stg_252                     (specloopname     ) [ 000000000000000000000000]
tmp_31                      (specregionbegin  ) [ 000000000000000000000000]
stg_254                     (specpipeline     ) [ 000000000000000000000000]
orig1_addr_1                (getelementptr    ) [ 000000000000000000000000]
stg_256                     (store            ) [ 000000000000000000000000]
empty_10                    (specregionend    ) [ 000000000000000000000000]
stg_258                     (br               ) [ 001111111111111111111111]
max_score_4                 (sext             ) [ 000000000000000000000000]
tmp_10                      (icmp             ) [ 000000000000000000000000]
max_orig_2                  (select           ) [ 011111111111111111111111]
max_score_2                 (select           ) [ 011111111111111111111111]
empty_11                    (specregionend    ) [ 000000000000000000000000]
i                           (add              ) [ 011111111111111111111111]
stg_265                     (br               ) [ 011111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="read_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ref_genome">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ref_genome"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="needlemanWunsch_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i8"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="score1_alloca_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="score1/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="score2_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="score2/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="orig1_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="20" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="orig1/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="orig2_alloca_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="20" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="orig2/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="0" index="1" bw="8" slack="0"/>
<pin id="113" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ref_genome_read/3 ref_genome_read_1/13 "/>
</bind>
</comp>

<comp id="116" class="1004" name="read_addr_1_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="8" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="5" slack="0"/>
<pin id="120" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="read_addr_1/5 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_access_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="5" slack="0"/>
<pin id="125" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="126" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="read_load_1/5 read_load/15 "/>
</bind>
</comp>

<comp id="128" class="1004" name="score1_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="32" slack="0"/>
<pin id="132" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="score1_addr/7 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="7" slack="0"/>
<pin id="136" dir="0" index="1" bw="8" slack="0"/>
<pin id="145" dir="0" index="3" bw="7" slack="0"/>
<pin id="146" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="137" dir="1" index="2" bw="8" slack="0"/>
<pin id="147" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="score1_load/7 score1_load_1/7 stg_250/21 "/>
</bind>
</comp>

<comp id="139" class="1004" name="score1_addr_1_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="7" slack="0"/>
<pin id="143" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="score1_addr_1/7 "/>
</bind>
</comp>

<comp id="149" class="1004" name="orig1_addr_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="20" slack="2147483647"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="32" slack="0"/>
<pin id="153" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig1_addr/7 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_access_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="7" slack="0"/>
<pin id="157" dir="0" index="1" bw="20" slack="1"/>
<pin id="166" dir="0" index="3" bw="7" slack="0"/>
<pin id="167" dir="0" index="4" bw="20" slack="2147483647"/>
<pin id="158" dir="1" index="2" bw="20" slack="0"/>
<pin id="168" dir="1" index="5" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="orig1_load/7 orig1_load_1/9 stg_256/22 "/>
</bind>
</comp>

<comp id="160" class="1004" name="orig1_addr_2_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="20" slack="2147483647"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="7" slack="2"/>
<pin id="164" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig1_addr_2/9 "/>
</bind>
</comp>

<comp id="170" class="1004" name="score2_addr_2_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="7" slack="4"/>
<pin id="174" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="score2_addr_2/11 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_access_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="7" slack="0"/>
<pin id="178" dir="0" index="1" bw="8" slack="0"/>
<pin id="220" dir="0" index="3" bw="7" slack="0"/>
<pin id="221" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="179" dir="1" index="2" bw="8" slack="1"/>
<pin id="222" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_146/11 score2_load_1/17 score2_load/18 "/>
</bind>
</comp>

<comp id="181" class="1004" name="orig2_addr_2_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="20" slack="2147483647"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="7" slack="5"/>
<pin id="185" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig2_addr_2/12 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_access_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="7" slack="0"/>
<pin id="189" dir="0" index="1" bw="20" slack="1"/>
<pin id="230" dir="0" index="3" bw="7" slack="0"/>
<pin id="231" dir="0" index="4" bw="20" slack="2147483647"/>
<pin id="190" dir="1" index="2" bw="20" slack="0"/>
<pin id="232" dir="1" index="5" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_152/12 orig2_load_1/17 up_orig_1/19 "/>
</bind>
</comp>

<comp id="192" class="1004" name="read_addr_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="5" slack="0"/>
<pin id="196" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="read_addr/15 "/>
</bind>
</comp>

<comp id="200" class="1004" name="score2_addr_1_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="32" slack="0"/>
<pin id="204" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="score2_addr_1/17 "/>
</bind>
</comp>

<comp id="207" class="1004" name="orig2_addr_1_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="20" slack="2147483647"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="32" slack="0"/>
<pin id="211" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig2_addr_1/17 "/>
</bind>
</comp>

<comp id="214" class="1004" name="score2_addr_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="7" slack="0"/>
<pin id="218" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="score2_addr/18 "/>
</bind>
</comp>

<comp id="224" class="1004" name="orig2_addr_gep_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="20" slack="2147483647"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="7" slack="1"/>
<pin id="228" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig2_addr/19 "/>
</bind>
</comp>

<comp id="234" class="1004" name="score1_addr_2_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="7" slack="3"/>
<pin id="238" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="score1_addr_2/21 "/>
</bind>
</comp>

<comp id="241" class="1004" name="orig1_addr_1_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="20" slack="2147483647"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="7" slack="4"/>
<pin id="245" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig1_addr_1/22 "/>
</bind>
</comp>

<comp id="248" class="1005" name="prev_orig_out_1_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="20" slack="1"/>
<pin id="250" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="prev_orig_out_1 (phireg) "/>
</bind>
</comp>

<comp id="252" class="1004" name="prev_orig_out_1_phi_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="1"/>
<pin id="254" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="20" slack="1"/>
<pin id="256" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="prev_orig_out_1/2 "/>
</bind>
</comp>

<comp id="260" class="1005" name="max_orig_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="20" slack="1"/>
<pin id="262" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="max_orig (phireg) "/>
</bind>
</comp>

<comp id="264" class="1004" name="max_orig_phi_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="1"/>
<pin id="266" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="267" dir="0" index="2" bw="20" slack="1"/>
<pin id="268" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="4" bw="20" slack="5"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_orig/2 "/>
</bind>
</comp>

<comp id="272" class="1005" name="max_score_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="1"/>
<pin id="274" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_score (phireg) "/>
</bind>
</comp>

<comp id="276" class="1004" name="max_score_phi_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="1"/>
<pin id="278" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="279" dir="0" index="2" bw="32" slack="1"/>
<pin id="280" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="4" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_score/2 "/>
</bind>
</comp>

<comp id="284" class="1005" name="j_0_i2_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="7" slack="1"/>
<pin id="286" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j_0_i2 (phireg) "/>
</bind>
</comp>

<comp id="288" class="1004" name="j_0_i2_phi_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="1"/>
<pin id="290" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="291" dir="0" index="2" bw="7" slack="0"/>
<pin id="292" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="293" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_i2/5 "/>
</bind>
</comp>

<comp id="295" class="1005" name="score_out1_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8" slack="1"/>
<pin id="297" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="score_out1 (phireg) "/>
</bind>
</comp>

<comp id="299" class="1004" name="score_out1_phi_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="1"/>
<pin id="301" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="302" dir="0" index="2" bw="8" slack="1"/>
<pin id="303" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="304" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="score_out1/5 "/>
</bind>
</comp>

<comp id="307" class="1005" name="prev_orig_out_12_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="20" slack="2"/>
<pin id="309" dir="1" index="1" bw="20" slack="2"/>
</pin_list>
<bind>
<opset="prev_orig_out_12 (phireg) "/>
</bind>
</comp>

<comp id="310" class="1004" name="prev_orig_out_12_phi_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="20" slack="3"/>
<pin id="312" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="313" dir="0" index="2" bw="20" slack="1"/>
<pin id="314" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="315" dir="1" index="4" bw="20" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="prev_orig_out_12/5 "/>
</bind>
</comp>

<comp id="317" class="1005" name="j_0_i_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="7" slack="1"/>
<pin id="319" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j_0_i (phireg) "/>
</bind>
</comp>

<comp id="321" class="1004" name="j_0_i_phi_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="1"/>
<pin id="323" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="324" dir="0" index="2" bw="7" slack="0"/>
<pin id="325" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="326" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_i/15 "/>
</bind>
</comp>

<comp id="328" class="1005" name="score_out2_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="8" slack="1"/>
<pin id="330" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="score_out2 (phireg) "/>
</bind>
</comp>

<comp id="332" class="1004" name="score_out2_phi_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="1"/>
<pin id="334" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="335" dir="0" index="2" bw="8" slack="1"/>
<pin id="336" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="337" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="score_out2/15 "/>
</bind>
</comp>

<comp id="340" class="1005" name="prev_orig_out_14_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="20" slack="1"/>
<pin id="342" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="prev_orig_out_14 (phireg) "/>
</bind>
</comp>

<comp id="343" class="1004" name="prev_orig_out_14_phi_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="20" slack="6"/>
<pin id="345" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="346" dir="0" index="2" bw="20" slack="1"/>
<pin id="347" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="348" dir="1" index="4" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="prev_orig_out_14/15 "/>
</bind>
</comp>

<comp id="351" class="1004" name="grp_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="8" slack="0"/>
<pin id="353" dir="0" index="1" bw="8" slack="0"/>
<pin id="354" dir="0" index="2" bw="4" slack="0"/>
<pin id="355" dir="0" index="3" bw="1" slack="0"/>
<pin id="356" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_37/3 tmp_62/13 "/>
</bind>
</comp>

<comp id="361" class="1004" name="grp_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="8" slack="0"/>
<pin id="363" dir="0" index="1" bw="8" slack="0"/>
<pin id="364" dir="0" index="2" bw="4" slack="0"/>
<pin id="365" dir="0" index="3" bw="1" slack="0"/>
<pin id="366" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_80/6 tmp_98/16 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="20" slack="0"/>
<pin id="373" dir="0" index="1" bw="20" slack="0"/>
<pin id="374" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="prev_orig_out_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="20" slack="0"/>
<pin id="380" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="prev_orig_out/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_22_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="20" slack="0"/>
<pin id="385" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_22/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_4_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="3" slack="0"/>
<pin id="389" dir="0" index="1" bw="2" slack="1"/>
<pin id="390" dir="0" index="2" bw="1" slack="0"/>
<pin id="391" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="394" class="1004" name="tmp_9_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="3" slack="0"/>
<pin id="396" dir="0" index="1" bw="3" slack="0"/>
<pin id="397" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp_23_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="3" slack="0"/>
<pin id="402" dir="0" index="1" bw="3" slack="0"/>
<pin id="403" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_23/3 "/>
</bind>
</comp>

<comp id="406" class="1004" name="tmp_25_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="3" slack="0"/>
<pin id="408" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_25/3 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_28_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="3" slack="0"/>
<pin id="412" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_28/3 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_40_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="3" slack="0"/>
<pin id="416" dir="0" index="1" bw="3" slack="0"/>
<pin id="417" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_40/3 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_46_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="4" slack="0"/>
<pin id="422" dir="0" index="1" bw="4" slack="0"/>
<pin id="423" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_46/3 "/>
</bind>
</comp>

<comp id="426" class="1004" name="tmp_47_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="3" slack="0"/>
<pin id="428" dir="0" index="1" bw="3" slack="0"/>
<pin id="429" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_47/3 "/>
</bind>
</comp>

<comp id="432" class="1004" name="tmp_48_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="0" index="1" bw="4" slack="0"/>
<pin id="435" dir="0" index="2" bw="4" slack="0"/>
<pin id="436" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_48/3 "/>
</bind>
</comp>

<comp id="440" class="1004" name="tmp_49_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="0" index="1" bw="8" slack="0"/>
<pin id="443" dir="0" index="2" bw="8" slack="0"/>
<pin id="444" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_49/3 "/>
</bind>
</comp>

<comp id="448" class="1004" name="tmp_50_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="0" index="1" bw="4" slack="0"/>
<pin id="451" dir="0" index="2" bw="4" slack="0"/>
<pin id="452" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_50/3 "/>
</bind>
</comp>

<comp id="456" class="1004" name="tmp_51_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="4" slack="0"/>
<pin id="458" dir="0" index="1" bw="4" slack="1"/>
<pin id="459" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_51/4 "/>
</bind>
</comp>

<comp id="461" class="1004" name="tmp_52_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="4" slack="1"/>
<pin id="463" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_52/4 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_53_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="4" slack="0"/>
<pin id="466" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_53/4 "/>
</bind>
</comp>

<comp id="468" class="1004" name="tmp_54_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="8" slack="1"/>
<pin id="470" dir="0" index="1" bw="4" slack="0"/>
<pin id="471" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_54/4 "/>
</bind>
</comp>

<comp id="473" class="1004" name="tmp_55_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="0"/>
<pin id="475" dir="0" index="1" bw="4" slack="0"/>
<pin id="476" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_55/4 "/>
</bind>
</comp>

<comp id="479" class="1004" name="tmp_56_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="8" slack="0"/>
<pin id="481" dir="0" index="1" bw="8" slack="0"/>
<pin id="482" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_56/4 "/>
</bind>
</comp>

<comp id="485" class="1004" name="tmp_57_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="8" slack="0"/>
<pin id="487" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_57/4 "/>
</bind>
</comp>

<comp id="489" class="1004" name="tmp_5_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="20" slack="2"/>
<pin id="491" dir="0" index="1" bw="20" slack="0"/>
<pin id="492" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="495" class="1004" name="sel_tmp1_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="0"/>
<pin id="497" dir="0" index="1" bw="1" slack="0"/>
<pin id="498" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp1/4 "/>
</bind>
</comp>

<comp id="501" class="1004" name="exitcond_i5_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="7" slack="0"/>
<pin id="503" dir="0" index="1" bw="7" slack="0"/>
<pin id="504" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i5/5 "/>
</bind>
</comp>

<comp id="507" class="1004" name="j_0_i2_cast_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="7" slack="0"/>
<pin id="509" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_0_i2_cast/5 "/>
</bind>
</comp>

<comp id="511" class="1004" name="tmp_6_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="7" slack="0"/>
<pin id="513" dir="0" index="1" bw="7" slack="0"/>
<pin id="514" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="517" class="1004" name="tmp_14_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="0"/>
<pin id="519" dir="0" index="1" bw="7" slack="0"/>
<pin id="520" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_14/5 "/>
</bind>
</comp>

<comp id="523" class="1004" name="tmp_21_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="5" slack="0"/>
<pin id="525" dir="0" index="1" bw="7" slack="0"/>
<pin id="526" dir="0" index="2" bw="3" slack="0"/>
<pin id="527" dir="0" index="3" bw="4" slack="0"/>
<pin id="528" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_21/5 "/>
</bind>
</comp>

<comp id="533" class="1004" name="tmp_24_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="5" slack="0"/>
<pin id="535" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_24/5 "/>
</bind>
</comp>

<comp id="538" class="1004" name="tmp_76_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="7" slack="0"/>
<pin id="540" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_76/5 "/>
</bind>
</comp>

<comp id="542" class="1004" name="j_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="0"/>
<pin id="544" dir="0" index="1" bw="7" slack="0"/>
<pin id="545" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/5 "/>
</bind>
</comp>

<comp id="548" class="1004" name="tmp_11_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="2" slack="0"/>
<pin id="550" dir="0" index="1" bw="7" slack="1"/>
<pin id="551" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_11/6 "/>
</bind>
</comp>

<comp id="553" class="1004" name="tmp_26_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="3" slack="0"/>
<pin id="555" dir="0" index="1" bw="2" slack="1"/>
<pin id="556" dir="0" index="2" bw="1" slack="0"/>
<pin id="557" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_26/6 "/>
</bind>
</comp>

<comp id="560" class="1004" name="tmp_27_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="3" slack="0"/>
<pin id="562" dir="0" index="1" bw="3" slack="0"/>
<pin id="563" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_27/6 "/>
</bind>
</comp>

<comp id="566" class="1004" name="tmp_77_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="3" slack="0"/>
<pin id="568" dir="0" index="1" bw="3" slack="0"/>
<pin id="569" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_77/6 "/>
</bind>
</comp>

<comp id="572" class="1004" name="tmp_78_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="3" slack="0"/>
<pin id="574" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_78/6 "/>
</bind>
</comp>

<comp id="576" class="1004" name="tmp_79_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="3" slack="0"/>
<pin id="578" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_79/6 "/>
</bind>
</comp>

<comp id="580" class="1004" name="tmp_81_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="3" slack="0"/>
<pin id="582" dir="0" index="1" bw="3" slack="0"/>
<pin id="583" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_81/6 "/>
</bind>
</comp>

<comp id="586" class="1004" name="tmp_82_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="4" slack="0"/>
<pin id="588" dir="0" index="1" bw="4" slack="0"/>
<pin id="589" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_82/6 "/>
</bind>
</comp>

<comp id="592" class="1004" name="tmp_83_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="3" slack="0"/>
<pin id="594" dir="0" index="1" bw="3" slack="0"/>
<pin id="595" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_83/6 "/>
</bind>
</comp>

<comp id="598" class="1004" name="tmp_84_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="0"/>
<pin id="600" dir="0" index="1" bw="4" slack="0"/>
<pin id="601" dir="0" index="2" bw="4" slack="0"/>
<pin id="602" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_84/6 "/>
</bind>
</comp>

<comp id="606" class="1004" name="tmp_85_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="0"/>
<pin id="608" dir="0" index="1" bw="8" slack="0"/>
<pin id="609" dir="0" index="2" bw="8" slack="0"/>
<pin id="610" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_85/6 "/>
</bind>
</comp>

<comp id="614" class="1004" name="tmp_86_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="1" slack="0"/>
<pin id="616" dir="0" index="1" bw="4" slack="0"/>
<pin id="617" dir="0" index="2" bw="4" slack="0"/>
<pin id="618" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_86/6 "/>
</bind>
</comp>

<comp id="622" class="1004" name="tmp_11_cast_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="8" slack="1"/>
<pin id="624" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_11_cast/7 "/>
</bind>
</comp>

<comp id="625" class="1004" name="tmp_12_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="8" slack="0"/>
<pin id="627" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12/7 "/>
</bind>
</comp>

<comp id="631" class="1004" name="tmp_18_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="7" slack="2"/>
<pin id="633" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_18/7 "/>
</bind>
</comp>

<comp id="635" class="1004" name="tmp_87_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="4" slack="0"/>
<pin id="637" dir="0" index="1" bw="4" slack="1"/>
<pin id="638" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_87/7 "/>
</bind>
</comp>

<comp id="640" class="1004" name="tmp_88_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="4" slack="1"/>
<pin id="642" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_88/7 "/>
</bind>
</comp>

<comp id="643" class="1004" name="tmp_89_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="4" slack="0"/>
<pin id="645" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_89/7 "/>
</bind>
</comp>

<comp id="647" class="1004" name="tmp_90_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="8" slack="1"/>
<pin id="649" dir="0" index="1" bw="4" slack="0"/>
<pin id="650" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_90/7 "/>
</bind>
</comp>

<comp id="652" class="1004" name="tmp_91_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="0"/>
<pin id="654" dir="0" index="1" bw="4" slack="0"/>
<pin id="655" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_91/7 "/>
</bind>
</comp>

<comp id="658" class="1004" name="tmp_92_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="8" slack="0"/>
<pin id="660" dir="0" index="1" bw="8" slack="0"/>
<pin id="661" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_92/7 "/>
</bind>
</comp>

<comp id="664" class="1004" name="tmp_93_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="8" slack="0"/>
<pin id="666" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_93/7 "/>
</bind>
</comp>

<comp id="668" class="1004" name="tmp_s_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="1" slack="0"/>
<pin id="670" dir="0" index="1" bw="7" slack="3"/>
<pin id="671" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_s/8 "/>
</bind>
</comp>

<comp id="673" class="1004" name="sel_tmp_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="1" slack="4"/>
<pin id="675" dir="0" index="1" bw="8" slack="0"/>
<pin id="676" dir="0" index="2" bw="8" slack="0"/>
<pin id="677" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp/8 "/>
</bind>
</comp>

<comp id="680" class="1004" name="sel_tmp2_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="1" slack="3"/>
<pin id="682" dir="0" index="1" bw="1" slack="4"/>
<pin id="683" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp2/8 "/>
</bind>
</comp>

<comp id="684" class="1004" name="tmp_13_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="1" slack="0"/>
<pin id="686" dir="0" index="1" bw="7" slack="3"/>
<pin id="687" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_13/8 "/>
</bind>
</comp>

<comp id="689" class="1004" name="up_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="1" slack="4"/>
<pin id="691" dir="0" index="1" bw="8" slack="0"/>
<pin id="692" dir="0" index="2" bw="8" slack="0"/>
<pin id="693" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="up/8 "/>
</bind>
</comp>

<comp id="696" class="1004" name="brmerge_i1_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="1" slack="4"/>
<pin id="698" dir="0" index="1" bw="1" slack="3"/>
<pin id="699" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i1/8 "/>
</bind>
</comp>

<comp id="700" class="1004" name="prev_orig_out_13_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="1" slack="0"/>
<pin id="702" dir="0" index="1" bw="20" slack="6"/>
<pin id="703" dir="0" index="2" bw="20" slack="0"/>
<pin id="704" dir="1" index="3" bw="20" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="prev_orig_out_13/8 "/>
</bind>
</comp>

<comp id="707" class="1004" name="tmp_29_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="2" slack="1"/>
<pin id="709" dir="0" index="1" bw="2" slack="4"/>
<pin id="710" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_29/8 "/>
</bind>
</comp>

<comp id="711" class="1004" name="diag_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="1" slack="1"/>
<pin id="713" dir="0" index="1" bw="8" slack="0"/>
<pin id="714" dir="0" index="2" bw="8" slack="1"/>
<pin id="715" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="diag/9 "/>
</bind>
</comp>

<comp id="717" class="1004" name="diag_score_0_v_i1_cast_cast_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="1" slack="1"/>
<pin id="719" dir="0" index="1" bw="8" slack="0"/>
<pin id="720" dir="0" index="2" bw="8" slack="0"/>
<pin id="721" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="diag_score_0_v_i1_cast_cast/9 "/>
</bind>
</comp>

<comp id="724" class="1004" name="prev_score_out_8_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="8" slack="0"/>
<pin id="726" dir="0" index="1" bw="8" slack="0"/>
<pin id="727" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="prev_score_out_8/9 "/>
</bind>
</comp>

<comp id="730" class="1004" name="up_score_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="1" slack="0"/>
<pin id="732" dir="0" index="1" bw="8" slack="1"/>
<pin id="733" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="up_score/9 "/>
</bind>
</comp>

<comp id="735" class="1004" name="up_orig_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="1" slack="6"/>
<pin id="737" dir="0" index="1" bw="20" slack="0"/>
<pin id="738" dir="0" index="2" bw="20" slack="0"/>
<pin id="739" dir="1" index="3" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="up_orig/10 "/>
</bind>
</comp>

<comp id="742" class="1004" name="prev_score_out_0_op_i1_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="1" slack="0"/>
<pin id="744" dir="0" index="1" bw="8" slack="5"/>
<pin id="745" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="prev_score_out_0_op_i1/10 "/>
</bind>
</comp>

<comp id="748" class="1004" name="prev_score_out_9_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="1" slack="5"/>
<pin id="750" dir="0" index="1" bw="8" slack="0"/>
<pin id="751" dir="0" index="2" bw="8" slack="0"/>
<pin id="752" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="prev_score_out_9/10 "/>
</bind>
</comp>

<comp id="755" class="1004" name="tmp_30_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="8" slack="1"/>
<pin id="757" dir="0" index="1" bw="8" slack="0"/>
<pin id="758" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_30/10 "/>
</bind>
</comp>

<comp id="760" class="1004" name="tmp_32_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="8" slack="1"/>
<pin id="762" dir="0" index="1" bw="8" slack="1"/>
<pin id="763" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_32/10 "/>
</bind>
</comp>

<comp id="764" class="1004" name="or_cond_i1_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="1" slack="0"/>
<pin id="766" dir="0" index="1" bw="1" slack="0"/>
<pin id="767" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond_i1/10 "/>
</bind>
</comp>

<comp id="770" class="1004" name="tmp_33_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="8" slack="0"/>
<pin id="772" dir="0" index="1" bw="8" slack="1"/>
<pin id="773" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_33/10 "/>
</bind>
</comp>

<comp id="775" class="1004" name="tmp_34_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="8" slack="0"/>
<pin id="777" dir="0" index="1" bw="8" slack="1"/>
<pin id="778" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_34/10 "/>
</bind>
</comp>

<comp id="780" class="1004" name="or_cond1_i1_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="1" slack="0"/>
<pin id="782" dir="0" index="1" bw="1" slack="0"/>
<pin id="783" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond1_i1/10 "/>
</bind>
</comp>

<comp id="786" class="1004" name="prev_score_out_1_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="1" slack="0"/>
<pin id="788" dir="0" index="1" bw="8" slack="1"/>
<pin id="789" dir="0" index="2" bw="8" slack="0"/>
<pin id="790" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="prev_score_out_1/10 "/>
</bind>
</comp>

<comp id="793" class="1004" name="prev_orig_out_5_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="1" slack="1"/>
<pin id="795" dir="0" index="1" bw="20" slack="1"/>
<pin id="796" dir="0" index="2" bw="20" slack="6"/>
<pin id="797" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="prev_orig_out_5/11 "/>
</bind>
</comp>

<comp id="799" class="1004" name="prev_score_out_3_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="1" slack="1"/>
<pin id="801" dir="0" index="1" bw="8" slack="1"/>
<pin id="802" dir="0" index="2" bw="8" slack="2"/>
<pin id="803" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="prev_score_out_3/11 "/>
</bind>
</comp>

<comp id="805" class="1004" name="prev_orig_out_7_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="1" slack="1"/>
<pin id="807" dir="0" index="1" bw="20" slack="0"/>
<pin id="808" dir="0" index="2" bw="20" slack="3"/>
<pin id="809" dir="1" index="3" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="prev_orig_out_7/11 "/>
</bind>
</comp>

<comp id="811" class="1004" name="tmp_58_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="20" slack="4"/>
<pin id="813" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_58/13 "/>
</bind>
</comp>

<comp id="815" class="1004" name="tmp_3_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="3" slack="0"/>
<pin id="817" dir="0" index="1" bw="2" slack="0"/>
<pin id="818" dir="0" index="2" bw="1" slack="0"/>
<pin id="819" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/13 "/>
</bind>
</comp>

<comp id="823" class="1004" name="tmp_8_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="3" slack="0"/>
<pin id="825" dir="0" index="1" bw="3" slack="0"/>
<pin id="826" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_8/13 "/>
</bind>
</comp>

<comp id="829" class="1004" name="tmp_59_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="3" slack="0"/>
<pin id="831" dir="0" index="1" bw="3" slack="0"/>
<pin id="832" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_59/13 "/>
</bind>
</comp>

<comp id="835" class="1004" name="tmp_60_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="3" slack="0"/>
<pin id="837" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_60/13 "/>
</bind>
</comp>

<comp id="839" class="1004" name="tmp_61_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="3" slack="0"/>
<pin id="841" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_61/13 "/>
</bind>
</comp>

<comp id="843" class="1004" name="tmp_63_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="3" slack="0"/>
<pin id="845" dir="0" index="1" bw="3" slack="0"/>
<pin id="846" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_63/13 "/>
</bind>
</comp>

<comp id="849" class="1004" name="tmp_64_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="4" slack="0"/>
<pin id="851" dir="0" index="1" bw="4" slack="0"/>
<pin id="852" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_64/13 "/>
</bind>
</comp>

<comp id="855" class="1004" name="tmp_65_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="3" slack="0"/>
<pin id="857" dir="0" index="1" bw="3" slack="0"/>
<pin id="858" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_65/13 "/>
</bind>
</comp>

<comp id="861" class="1004" name="tmp_66_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="1" slack="0"/>
<pin id="863" dir="0" index="1" bw="4" slack="0"/>
<pin id="864" dir="0" index="2" bw="4" slack="0"/>
<pin id="865" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_66/13 "/>
</bind>
</comp>

<comp id="869" class="1004" name="tmp_67_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="1" slack="0"/>
<pin id="871" dir="0" index="1" bw="8" slack="0"/>
<pin id="872" dir="0" index="2" bw="8" slack="0"/>
<pin id="873" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_67/13 "/>
</bind>
</comp>

<comp id="877" class="1004" name="tmp_68_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="1" slack="0"/>
<pin id="879" dir="0" index="1" bw="4" slack="0"/>
<pin id="880" dir="0" index="2" bw="4" slack="0"/>
<pin id="881" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_68/13 "/>
</bind>
</comp>

<comp id="885" class="1004" name="max_score_3_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="8" slack="2"/>
<pin id="887" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="max_score_3/14 "/>
</bind>
</comp>

<comp id="889" class="1004" name="tmp_7_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="32" slack="0"/>
<pin id="891" dir="0" index="1" bw="32" slack="5"/>
<pin id="892" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/14 "/>
</bind>
</comp>

<comp id="895" class="1004" name="max_orig_1_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="1" slack="0"/>
<pin id="897" dir="0" index="1" bw="20" slack="2"/>
<pin id="898" dir="0" index="2" bw="20" slack="5"/>
<pin id="899" dir="1" index="3" bw="20" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_orig_1/14 "/>
</bind>
</comp>

<comp id="903" class="1004" name="max_score_1_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="1" slack="0"/>
<pin id="905" dir="0" index="1" bw="32" slack="0"/>
<pin id="906" dir="0" index="2" bw="32" slack="5"/>
<pin id="907" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_score_1/14 "/>
</bind>
</comp>

<comp id="911" class="1004" name="tmp_69_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="4" slack="0"/>
<pin id="913" dir="0" index="1" bw="4" slack="1"/>
<pin id="914" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_69/14 "/>
</bind>
</comp>

<comp id="916" class="1004" name="tmp_70_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="4" slack="1"/>
<pin id="918" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_70/14 "/>
</bind>
</comp>

<comp id="919" class="1004" name="tmp_71_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="4" slack="0"/>
<pin id="921" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_71/14 "/>
</bind>
</comp>

<comp id="923" class="1004" name="tmp_72_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="8" slack="1"/>
<pin id="925" dir="0" index="1" bw="4" slack="0"/>
<pin id="926" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_72/14 "/>
</bind>
</comp>

<comp id="928" class="1004" name="tmp_73_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="1" slack="0"/>
<pin id="930" dir="0" index="1" bw="4" slack="0"/>
<pin id="931" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_73/14 "/>
</bind>
</comp>

<comp id="934" class="1004" name="tmp_74_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="8" slack="0"/>
<pin id="936" dir="0" index="1" bw="8" slack="0"/>
<pin id="937" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_74/14 "/>
</bind>
</comp>

<comp id="940" class="1004" name="tmp_75_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="8" slack="0"/>
<pin id="942" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_75/14 "/>
</bind>
</comp>

<comp id="944" class="1004" name="exitcond_i_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="7" slack="0"/>
<pin id="946" dir="0" index="1" bw="7" slack="0"/>
<pin id="947" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/15 "/>
</bind>
</comp>

<comp id="950" class="1004" name="j_0_i_cast_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="7" slack="0"/>
<pin id="952" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_0_i_cast/15 "/>
</bind>
</comp>

<comp id="954" class="1004" name="tmp_15_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="1" slack="0"/>
<pin id="956" dir="0" index="1" bw="7" slack="0"/>
<pin id="957" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_15/15 "/>
</bind>
</comp>

<comp id="960" class="1004" name="tmp_17_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="7" slack="0"/>
<pin id="962" dir="0" index="1" bw="7" slack="0"/>
<pin id="963" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_17/15 "/>
</bind>
</comp>

<comp id="966" class="1004" name="tmp_19_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="2" slack="0"/>
<pin id="968" dir="0" index="1" bw="7" slack="0"/>
<pin id="969" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_19/15 "/>
</bind>
</comp>

<comp id="972" class="1004" name="tmp_35_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="5" slack="0"/>
<pin id="974" dir="0" index="1" bw="7" slack="0"/>
<pin id="975" dir="0" index="2" bw="3" slack="0"/>
<pin id="976" dir="0" index="3" bw="4" slack="0"/>
<pin id="977" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_35/15 "/>
</bind>
</comp>

<comp id="982" class="1004" name="tmp_36_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="5" slack="0"/>
<pin id="984" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_36/15 "/>
</bind>
</comp>

<comp id="987" class="1004" name="tmp_94_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="7" slack="0"/>
<pin id="989" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_94/15 "/>
</bind>
</comp>

<comp id="991" class="1004" name="j_1_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="1" slack="0"/>
<pin id="993" dir="0" index="1" bw="7" slack="0"/>
<pin id="994" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/15 "/>
</bind>
</comp>

<comp id="997" class="1004" name="tmp_38_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="3" slack="0"/>
<pin id="999" dir="0" index="1" bw="2" slack="1"/>
<pin id="1000" dir="0" index="2" bw="1" slack="0"/>
<pin id="1001" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_38/16 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="tmp_39_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="3" slack="0"/>
<pin id="1006" dir="0" index="1" bw="3" slack="0"/>
<pin id="1007" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_39/16 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="tmp_95_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="3" slack="0"/>
<pin id="1012" dir="0" index="1" bw="3" slack="0"/>
<pin id="1013" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_95/16 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="tmp_96_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="3" slack="0"/>
<pin id="1018" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_96/16 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="tmp_97_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="3" slack="0"/>
<pin id="1022" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_97/16 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="tmp_99_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="3" slack="0"/>
<pin id="1026" dir="0" index="1" bw="3" slack="0"/>
<pin id="1027" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_99/16 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="tmp_100_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="4" slack="0"/>
<pin id="1032" dir="0" index="1" bw="4" slack="0"/>
<pin id="1033" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_100/16 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="tmp_101_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="3" slack="0"/>
<pin id="1038" dir="0" index="1" bw="3" slack="0"/>
<pin id="1039" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_101/16 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="tmp_102_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="1" slack="0"/>
<pin id="1044" dir="0" index="1" bw="4" slack="0"/>
<pin id="1045" dir="0" index="2" bw="4" slack="0"/>
<pin id="1046" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_102/16 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="tmp_103_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="1" slack="0"/>
<pin id="1052" dir="0" index="1" bw="8" slack="0"/>
<pin id="1053" dir="0" index="2" bw="8" slack="0"/>
<pin id="1054" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_103/16 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="tmp_104_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="1" slack="0"/>
<pin id="1060" dir="0" index="1" bw="4" slack="0"/>
<pin id="1061" dir="0" index="2" bw="4" slack="0"/>
<pin id="1062" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_104/16 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="tmp_19_cast_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="8" slack="2"/>
<pin id="1068" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_19_cast/17 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="tmp_20_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="8" slack="0"/>
<pin id="1071" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20/17 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="tmp_105_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="4" slack="0"/>
<pin id="1077" dir="0" index="1" bw="4" slack="1"/>
<pin id="1078" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_105/17 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="tmp_106_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="4" slack="1"/>
<pin id="1082" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_106/17 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="tmp_107_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="4" slack="0"/>
<pin id="1085" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_107/17 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="tmp_108_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="8" slack="1"/>
<pin id="1089" dir="0" index="1" bw="4" slack="0"/>
<pin id="1090" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_108/17 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="tmp_109_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="1" slack="0"/>
<pin id="1094" dir="0" index="1" bw="4" slack="0"/>
<pin id="1095" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_109/17 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="tmp_110_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="8" slack="0"/>
<pin id="1100" dir="0" index="1" bw="8" slack="0"/>
<pin id="1101" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_110/17 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="tmp_111_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="8" slack="0"/>
<pin id="1106" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_111/17 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="tmp_16_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="7" slack="3"/>
<pin id="1110" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16/18 "/>
</bind>
</comp>

<comp id="1112" class="1004" name="prev_orig_out_15_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="1" slack="3"/>
<pin id="1114" dir="0" index="1" bw="20" slack="9"/>
<pin id="1115" dir="0" index="2" bw="20" slack="0"/>
<pin id="1116" dir="1" index="3" bw="20" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="prev_orig_out_15/18 "/>
</bind>
</comp>

<comp id="1119" class="1004" name="tmp_41_fu_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="2" slack="1"/>
<pin id="1121" dir="0" index="1" bw="2" slack="4"/>
<pin id="1122" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_41/18 "/>
</bind>
</comp>

<comp id="1123" class="1004" name="diag_1_fu_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="1" slack="4"/>
<pin id="1125" dir="0" index="1" bw="8" slack="0"/>
<pin id="1126" dir="0" index="2" bw="8" slack="1"/>
<pin id="1127" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="diag_1/19 "/>
</bind>
</comp>

<comp id="1129" class="1004" name="up_score_1_fu_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="1" slack="0"/>
<pin id="1131" dir="0" index="1" bw="8" slack="0"/>
<pin id="1132" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="up_score_1/19 "/>
</bind>
</comp>

<comp id="1135" class="1004" name="diag_score_0_v_i_cast_cast_fu_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="1" slack="1"/>
<pin id="1137" dir="0" index="1" bw="8" slack="0"/>
<pin id="1138" dir="0" index="2" bw="8" slack="0"/>
<pin id="1139" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="diag_score_0_v_i_cast_cast/19 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="prev_score_out_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="8" slack="0"/>
<pin id="1144" dir="0" index="1" bw="8" slack="0"/>
<pin id="1145" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="prev_score_out/19 "/>
</bind>
</comp>

<comp id="1148" class="1004" name="prev_score_out_0_op_i_fu_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="1" slack="0"/>
<pin id="1150" dir="0" index="1" bw="8" slack="5"/>
<pin id="1151" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="prev_score_out_0_op_i/20 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="prev_score_out_10_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="1" slack="5"/>
<pin id="1156" dir="0" index="1" bw="8" slack="0"/>
<pin id="1157" dir="0" index="2" bw="8" slack="0"/>
<pin id="1158" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="prev_score_out_10/20 "/>
</bind>
</comp>

<comp id="1161" class="1004" name="tmp_42_fu_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="8" slack="1"/>
<pin id="1163" dir="0" index="1" bw="8" slack="0"/>
<pin id="1164" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_42/20 "/>
</bind>
</comp>

<comp id="1166" class="1004" name="tmp_43_fu_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="8" slack="1"/>
<pin id="1168" dir="0" index="1" bw="8" slack="1"/>
<pin id="1169" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_43/20 "/>
</bind>
</comp>

<comp id="1170" class="1004" name="or_cond_i_fu_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="1" slack="0"/>
<pin id="1172" dir="0" index="1" bw="1" slack="0"/>
<pin id="1173" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond_i/20 "/>
</bind>
</comp>

<comp id="1176" class="1004" name="tmp_44_fu_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="8" slack="0"/>
<pin id="1178" dir="0" index="1" bw="8" slack="1"/>
<pin id="1179" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_44/20 "/>
</bind>
</comp>

<comp id="1181" class="1004" name="tmp_45_fu_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="8" slack="0"/>
<pin id="1183" dir="0" index="1" bw="8" slack="1"/>
<pin id="1184" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_45/20 "/>
</bind>
</comp>

<comp id="1186" class="1004" name="or_cond1_i_fu_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="1" slack="0"/>
<pin id="1188" dir="0" index="1" bw="1" slack="0"/>
<pin id="1189" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond1_i/20 "/>
</bind>
</comp>

<comp id="1192" class="1004" name="prev_score_out_2_fu_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="1" slack="0"/>
<pin id="1194" dir="0" index="1" bw="8" slack="1"/>
<pin id="1195" dir="0" index="2" bw="8" slack="0"/>
<pin id="1196" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="prev_score_out_2/20 "/>
</bind>
</comp>

<comp id="1199" class="1004" name="prev_orig_out_6_fu_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="1" slack="1"/>
<pin id="1201" dir="0" index="1" bw="20" slack="1"/>
<pin id="1202" dir="0" index="2" bw="20" slack="6"/>
<pin id="1203" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="prev_orig_out_6/21 "/>
</bind>
</comp>

<comp id="1205" class="1004" name="prev_score_out_7_fu_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="1" slack="1"/>
<pin id="1207" dir="0" index="1" bw="8" slack="1"/>
<pin id="1208" dir="0" index="2" bw="8" slack="2"/>
<pin id="1209" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="prev_score_out_7/21 "/>
</bind>
</comp>

<comp id="1211" class="1004" name="prev_orig_out_11_fu_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="1" slack="1"/>
<pin id="1213" dir="0" index="1" bw="20" slack="0"/>
<pin id="1214" dir="0" index="2" bw="20" slack="3"/>
<pin id="1215" dir="1" index="3" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="prev_orig_out_11/21 "/>
</bind>
</comp>

<comp id="1217" class="1004" name="max_score_4_fu_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="8" slack="1"/>
<pin id="1219" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="max_score_4/23 "/>
</bind>
</comp>

<comp id="1221" class="1004" name="tmp_10_fu_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="32" slack="0"/>
<pin id="1223" dir="0" index="1" bw="32" slack="2"/>
<pin id="1224" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_10/23 "/>
</bind>
</comp>

<comp id="1226" class="1004" name="max_orig_2_fu_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="1" slack="0"/>
<pin id="1228" dir="0" index="1" bw="20" slack="1"/>
<pin id="1229" dir="0" index="2" bw="20" slack="2"/>
<pin id="1230" dir="1" index="3" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_orig_2/23 "/>
</bind>
</comp>

<comp id="1233" class="1004" name="max_score_2_fu_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="1" slack="0"/>
<pin id="1235" dir="0" index="1" bw="32" slack="0"/>
<pin id="1236" dir="0" index="2" bw="32" slack="2"/>
<pin id="1237" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_score_2/23 "/>
</bind>
</comp>

<comp id="1240" class="1004" name="i_fu_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="20" slack="7"/>
<pin id="1242" dir="0" index="1" bw="3" slack="0"/>
<pin id="1243" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/23 "/>
</bind>
</comp>

<comp id="1249" class="1005" name="prev_orig_out_reg_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="20" slack="3"/>
<pin id="1251" dir="1" index="1" bw="20" slack="3"/>
</pin_list>
<bind>
<opset="prev_orig_out "/>
</bind>
</comp>

<comp id="1255" class="1005" name="tmp_22_reg_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="2" slack="1"/>
<pin id="1257" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="1260" class="1005" name="tmp_48_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="4" slack="1"/>
<pin id="1262" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_48 "/>
</bind>
</comp>

<comp id="1265" class="1005" name="tmp_49_reg_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="8" slack="1"/>
<pin id="1267" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_49 "/>
</bind>
</comp>

<comp id="1270" class="1005" name="tmp_50_reg_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="4" slack="1"/>
<pin id="1272" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_50 "/>
</bind>
</comp>

<comp id="1275" class="1005" name="tmp_57_reg_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="2" slack="4"/>
<pin id="1277" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="tmp_57 "/>
</bind>
</comp>

<comp id="1280" class="1005" name="tmp_5_reg_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="1" slack="3"/>
<pin id="1282" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1288" class="1005" name="sel_tmp1_reg_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="1" slack="4"/>
<pin id="1290" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="sel_tmp1 "/>
</bind>
</comp>

<comp id="1293" class="1005" name="exitcond_i5_reg_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="1" slack="1"/>
<pin id="1295" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_i5 "/>
</bind>
</comp>

<comp id="1297" class="1005" name="j_0_i2_cast_reg_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="8" slack="1"/>
<pin id="1299" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="j_0_i2_cast "/>
</bind>
</comp>

<comp id="1304" class="1005" name="tmp_6_reg_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="1" slack="3"/>
<pin id="1306" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1311" class="1005" name="tmp_14_reg_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="7" slack="2"/>
<pin id="1313" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="1316" class="1005" name="read_addr_1_reg_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="5" slack="1"/>
<pin id="1318" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="read_addr_1 "/>
</bind>
</comp>

<comp id="1321" class="1005" name="tmp_76_reg_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="2" slack="1"/>
<pin id="1323" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_76 "/>
</bind>
</comp>

<comp id="1326" class="1005" name="j_reg_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="7" slack="0"/>
<pin id="1328" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="1331" class="1005" name="tmp_11_reg_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="8" slack="1"/>
<pin id="1333" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="1336" class="1005" name="tmp_84_reg_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="4" slack="1"/>
<pin id="1338" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_84 "/>
</bind>
</comp>

<comp id="1341" class="1005" name="tmp_85_reg_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="8" slack="1"/>
<pin id="1343" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_85 "/>
</bind>
</comp>

<comp id="1346" class="1005" name="tmp_86_reg_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="4" slack="1"/>
<pin id="1348" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_86 "/>
</bind>
</comp>

<comp id="1351" class="1005" name="score1_addr_reg_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="7" slack="1"/>
<pin id="1353" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="score1_addr "/>
</bind>
</comp>

<comp id="1356" class="1005" name="tmp_18_reg_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="64" slack="2"/>
<pin id="1358" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="1363" class="1005" name="score1_addr_1_reg_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="7" slack="1"/>
<pin id="1365" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="score1_addr_1 "/>
</bind>
</comp>

<comp id="1368" class="1005" name="orig1_addr_reg_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="7" slack="1"/>
<pin id="1370" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="orig1_addr "/>
</bind>
</comp>

<comp id="1373" class="1005" name="tmp_93_reg_1373">
<pin_list>
<pin id="1374" dir="0" index="0" bw="2" slack="1"/>
<pin id="1375" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_93 "/>
</bind>
</comp>

<comp id="1378" class="1005" name="sel_tmp_reg_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="8" slack="1"/>
<pin id="1380" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp "/>
</bind>
</comp>

<comp id="1383" class="1005" name="sel_tmp2_reg_1383">
<pin_list>
<pin id="1384" dir="0" index="0" bw="1" slack="1"/>
<pin id="1385" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp2 "/>
</bind>
</comp>

<comp id="1388" class="1005" name="up_reg_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="8" slack="1"/>
<pin id="1390" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="up "/>
</bind>
</comp>

<comp id="1393" class="1005" name="prev_orig_out_13_reg_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="20" slack="3"/>
<pin id="1395" dir="1" index="1" bw="20" slack="3"/>
</pin_list>
<bind>
<opset="prev_orig_out_13 "/>
</bind>
</comp>

<comp id="1398" class="1005" name="tmp_29_reg_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="1" slack="1"/>
<pin id="1400" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

<comp id="1403" class="1005" name="orig1_addr_2_reg_1403">
<pin_list>
<pin id="1404" dir="0" index="0" bw="7" slack="1"/>
<pin id="1405" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="orig1_addr_2 "/>
</bind>
</comp>

<comp id="1408" class="1005" name="prev_score_out_8_reg_1408">
<pin_list>
<pin id="1409" dir="0" index="0" bw="8" slack="1"/>
<pin id="1410" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="prev_score_out_8 "/>
</bind>
</comp>

<comp id="1416" class="1005" name="up_score_reg_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="8" slack="1"/>
<pin id="1418" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="up_score "/>
</bind>
</comp>

<comp id="1423" class="1005" name="up_orig_reg_1423">
<pin_list>
<pin id="1424" dir="0" index="0" bw="20" slack="1"/>
<pin id="1425" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="up_orig "/>
</bind>
</comp>

<comp id="1428" class="1005" name="or_cond_i1_reg_1428">
<pin_list>
<pin id="1429" dir="0" index="0" bw="1" slack="1"/>
<pin id="1430" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_cond_i1 "/>
</bind>
</comp>

<comp id="1434" class="1005" name="or_cond1_i1_reg_1434">
<pin_list>
<pin id="1435" dir="0" index="0" bw="1" slack="1"/>
<pin id="1436" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_cond1_i1 "/>
</bind>
</comp>

<comp id="1439" class="1005" name="prev_score_out_1_reg_1439">
<pin_list>
<pin id="1440" dir="0" index="0" bw="8" slack="1"/>
<pin id="1441" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="prev_score_out_1 "/>
</bind>
</comp>

<comp id="1444" class="1005" name="prev_score_out_3_reg_1444">
<pin_list>
<pin id="1445" dir="0" index="0" bw="8" slack="1"/>
<pin id="1446" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="prev_score_out_3 "/>
</bind>
</comp>

<comp id="1449" class="1005" name="prev_orig_out_7_reg_1449">
<pin_list>
<pin id="1450" dir="0" index="0" bw="20" slack="1"/>
<pin id="1451" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="prev_orig_out_7 "/>
</bind>
</comp>

<comp id="1455" class="1005" name="tmp_66_reg_1455">
<pin_list>
<pin id="1456" dir="0" index="0" bw="4" slack="1"/>
<pin id="1457" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_66 "/>
</bind>
</comp>

<comp id="1460" class="1005" name="tmp_67_reg_1460">
<pin_list>
<pin id="1461" dir="0" index="0" bw="8" slack="1"/>
<pin id="1462" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_67 "/>
</bind>
</comp>

<comp id="1465" class="1005" name="tmp_68_reg_1465">
<pin_list>
<pin id="1466" dir="0" index="0" bw="4" slack="1"/>
<pin id="1467" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_68 "/>
</bind>
</comp>

<comp id="1470" class="1005" name="max_orig_1_reg_1470">
<pin_list>
<pin id="1471" dir="0" index="0" bw="20" slack="2"/>
<pin id="1472" dir="1" index="1" bw="20" slack="2"/>
</pin_list>
<bind>
<opset="max_orig_1 "/>
</bind>
</comp>

<comp id="1475" class="1005" name="max_score_1_reg_1475">
<pin_list>
<pin id="1476" dir="0" index="0" bw="32" slack="2"/>
<pin id="1477" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="max_score_1 "/>
</bind>
</comp>

<comp id="1481" class="1005" name="tmp_75_reg_1481">
<pin_list>
<pin id="1482" dir="0" index="0" bw="2" slack="4"/>
<pin id="1483" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="tmp_75 "/>
</bind>
</comp>

<comp id="1486" class="1005" name="exitcond_i_reg_1486">
<pin_list>
<pin id="1487" dir="0" index="0" bw="1" slack="1"/>
<pin id="1488" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_i "/>
</bind>
</comp>

<comp id="1490" class="1005" name="tmp_15_reg_1490">
<pin_list>
<pin id="1491" dir="0" index="0" bw="7" slack="3"/>
<pin id="1492" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="1495" class="1005" name="tmp_17_reg_1495">
<pin_list>
<pin id="1496" dir="0" index="0" bw="1" slack="2"/>
<pin id="1497" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="1502" class="1005" name="tmp_19_reg_1502">
<pin_list>
<pin id="1503" dir="0" index="0" bw="8" slack="2"/>
<pin id="1504" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="1507" class="1005" name="read_addr_reg_1507">
<pin_list>
<pin id="1508" dir="0" index="0" bw="5" slack="1"/>
<pin id="1509" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="read_addr "/>
</bind>
</comp>

<comp id="1512" class="1005" name="tmp_94_reg_1512">
<pin_list>
<pin id="1513" dir="0" index="0" bw="2" slack="1"/>
<pin id="1514" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_94 "/>
</bind>
</comp>

<comp id="1517" class="1005" name="j_1_reg_1517">
<pin_list>
<pin id="1518" dir="0" index="0" bw="7" slack="0"/>
<pin id="1519" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="1522" class="1005" name="tmp_102_reg_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="4" slack="1"/>
<pin id="1524" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_102 "/>
</bind>
</comp>

<comp id="1527" class="1005" name="tmp_103_reg_1527">
<pin_list>
<pin id="1528" dir="0" index="0" bw="8" slack="1"/>
<pin id="1529" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_103 "/>
</bind>
</comp>

<comp id="1532" class="1005" name="tmp_104_reg_1532">
<pin_list>
<pin id="1533" dir="0" index="0" bw="4" slack="1"/>
<pin id="1534" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_104 "/>
</bind>
</comp>

<comp id="1537" class="1005" name="score2_addr_1_reg_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="7" slack="1"/>
<pin id="1539" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="score2_addr_1 "/>
</bind>
</comp>

<comp id="1542" class="1005" name="orig2_addr_1_reg_1542">
<pin_list>
<pin id="1543" dir="0" index="0" bw="7" slack="1"/>
<pin id="1544" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="orig2_addr_1 "/>
</bind>
</comp>

<comp id="1547" class="1005" name="tmp_111_reg_1547">
<pin_list>
<pin id="1548" dir="0" index="0" bw="2" slack="1"/>
<pin id="1549" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_111 "/>
</bind>
</comp>

<comp id="1552" class="1005" name="tmp_16_reg_1552">
<pin_list>
<pin id="1553" dir="0" index="0" bw="64" slack="1"/>
<pin id="1554" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="1559" class="1005" name="score2_addr_reg_1559">
<pin_list>
<pin id="1560" dir="0" index="0" bw="7" slack="1"/>
<pin id="1561" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="score2_addr "/>
</bind>
</comp>

<comp id="1564" class="1005" name="score2_load_1_reg_1564">
<pin_list>
<pin id="1565" dir="0" index="0" bw="8" slack="1"/>
<pin id="1566" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="score2_load_1 "/>
</bind>
</comp>

<comp id="1569" class="1005" name="prev_orig_out_15_reg_1569">
<pin_list>
<pin id="1570" dir="0" index="0" bw="20" slack="3"/>
<pin id="1571" dir="1" index="1" bw="20" slack="3"/>
</pin_list>
<bind>
<opset="prev_orig_out_15 "/>
</bind>
</comp>

<comp id="1574" class="1005" name="tmp_41_reg_1574">
<pin_list>
<pin id="1575" dir="0" index="0" bw="1" slack="1"/>
<pin id="1576" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_41 "/>
</bind>
</comp>

<comp id="1579" class="1005" name="orig2_addr_reg_1579">
<pin_list>
<pin id="1580" dir="0" index="0" bw="7" slack="1"/>
<pin id="1581" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="orig2_addr "/>
</bind>
</comp>

<comp id="1584" class="1005" name="up_score_1_reg_1584">
<pin_list>
<pin id="1585" dir="0" index="0" bw="8" slack="1"/>
<pin id="1586" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="up_score_1 "/>
</bind>
</comp>

<comp id="1591" class="1005" name="prev_score_out_reg_1591">
<pin_list>
<pin id="1592" dir="0" index="0" bw="8" slack="1"/>
<pin id="1593" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="prev_score_out "/>
</bind>
</comp>

<comp id="1599" class="1005" name="up_orig_1_reg_1599">
<pin_list>
<pin id="1600" dir="0" index="0" bw="20" slack="1"/>
<pin id="1601" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="up_orig_1 "/>
</bind>
</comp>

<comp id="1604" class="1005" name="or_cond_i_reg_1604">
<pin_list>
<pin id="1605" dir="0" index="0" bw="1" slack="1"/>
<pin id="1606" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_cond_i "/>
</bind>
</comp>

<comp id="1610" class="1005" name="or_cond1_i_reg_1610">
<pin_list>
<pin id="1611" dir="0" index="0" bw="1" slack="1"/>
<pin id="1612" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_cond1_i "/>
</bind>
</comp>

<comp id="1615" class="1005" name="prev_score_out_2_reg_1615">
<pin_list>
<pin id="1616" dir="0" index="0" bw="8" slack="1"/>
<pin id="1617" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="prev_score_out_2 "/>
</bind>
</comp>

<comp id="1620" class="1005" name="prev_score_out_7_reg_1620">
<pin_list>
<pin id="1621" dir="0" index="0" bw="8" slack="1"/>
<pin id="1622" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="prev_score_out_7 "/>
</bind>
</comp>

<comp id="1625" class="1005" name="prev_orig_out_11_reg_1625">
<pin_list>
<pin id="1626" dir="0" index="0" bw="20" slack="1"/>
<pin id="1627" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="prev_orig_out_11 "/>
</bind>
</comp>

<comp id="1631" class="1005" name="max_orig_2_reg_1631">
<pin_list>
<pin id="1632" dir="0" index="0" bw="20" slack="1"/>
<pin id="1633" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="max_orig_2 "/>
</bind>
</comp>

<comp id="1636" class="1005" name="max_score_2_reg_1636">
<pin_list>
<pin id="1637" dir="0" index="0" bw="32" slack="1"/>
<pin id="1638" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_score_2 "/>
</bind>
</comp>

<comp id="1641" class="1005" name="i_reg_1641">
<pin_list>
<pin id="1642" dir="0" index="0" bw="20" slack="1"/>
<pin id="1643" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="12" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="12" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="12" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="12" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="34" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="2" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="0" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="76" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="116" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="133"><net_src comp="76" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="128" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="76" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="148"><net_src comp="139" pin="3"/><net_sink comp="134" pin=3"/></net>

<net id="154"><net_src comp="76" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="159"><net_src comp="149" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="76" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="169"><net_src comp="160" pin="3"/><net_sink comp="155" pin=3"/></net>

<net id="175"><net_src comp="76" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="170" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="76" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="181" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="0" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="76" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="192" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="205"><net_src comp="76" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="206"><net_src comp="200" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="212"><net_src comp="76" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="213"><net_src comp="207" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="219"><net_src comp="76" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="223"><net_src comp="214" pin="3"/><net_sink comp="176" pin=3"/></net>

<net id="229"><net_src comp="76" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="233"><net_src comp="224" pin="3"/><net_sink comp="187" pin=3"/></net>

<net id="239"><net_src comp="76" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="240"><net_src comp="234" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="246"><net_src comp="76" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="247"><net_src comp="241" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="251"><net_src comp="26" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="258"><net_src comp="248" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="252" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="263"><net_src comp="6" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="270"><net_src comp="260" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="264" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="275"><net_src comp="28" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="282"><net_src comp="272" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="276" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="287"><net_src comp="62" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="294"><net_src comp="284" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="298"><net_src comp="64" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="305"><net_src comp="295" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="306"><net_src comp="299" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="316"><net_src comp="310" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="320"><net_src comp="62" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="327"><net_src comp="317" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="331"><net_src comp="64" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="338"><net_src comp="328" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="332" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="349"><net_src comp="248" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="350"><net_src comp="343" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="357"><net_src comp="42" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="358"><net_src comp="110" pin="2"/><net_sink comp="351" pin=1"/></net>

<net id="359"><net_src comp="44" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="360"><net_src comp="18" pin="0"/><net_sink comp="351" pin=3"/></net>

<net id="367"><net_src comp="42" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="123" pin="2"/><net_sink comp="361" pin=1"/></net>

<net id="369"><net_src comp="44" pin="0"/><net_sink comp="361" pin=2"/></net>

<net id="370"><net_src comp="18" pin="0"/><net_sink comp="361" pin=3"/></net>

<net id="375"><net_src comp="252" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="30" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="32" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="252" pin="4"/><net_sink comp="377" pin=1"/></net>

<net id="386"><net_src comp="377" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="392"><net_src comp="36" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="393"><net_src comp="38" pin="0"/><net_sink comp="387" pin=2"/></net>

<net id="398"><net_src comp="387" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="40" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="404"><net_src comp="387" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="394" pin="2"/><net_sink comp="400" pin=1"/></net>

<net id="409"><net_src comp="387" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="413"><net_src comp="394" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="418"><net_src comp="406" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="410" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="406" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="46" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="410" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="406" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="437"><net_src comp="400" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="438"><net_src comp="414" pin="2"/><net_sink comp="432" pin=1"/></net>

<net id="439"><net_src comp="426" pin="2"/><net_sink comp="432" pin=2"/></net>

<net id="445"><net_src comp="400" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="446"><net_src comp="351" pin="4"/><net_sink comp="440" pin=1"/></net>

<net id="447"><net_src comp="110" pin="2"/><net_sink comp="440" pin=2"/></net>

<net id="453"><net_src comp="400" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="420" pin="2"/><net_sink comp="448" pin=1"/></net>

<net id="455"><net_src comp="406" pin="1"/><net_sink comp="448" pin=2"/></net>

<net id="460"><net_src comp="46" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="467"><net_src comp="456" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="472"><net_src comp="461" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="477"><net_src comp="58" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="464" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="483"><net_src comp="468" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="473" pin="2"/><net_sink comp="479" pin=1"/></net>

<net id="488"><net_src comp="479" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="493"><net_src comp="248" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="26" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="499"><net_src comp="489" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="60" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="505"><net_src comp="288" pin="4"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="66" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="510"><net_src comp="288" pin="4"/><net_sink comp="507" pin=0"/></net>

<net id="515"><net_src comp="288" pin="4"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="62" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="521"><net_src comp="68" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="288" pin="4"/><net_sink comp="517" pin=1"/></net>

<net id="529"><net_src comp="70" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="530"><net_src comp="517" pin="2"/><net_sink comp="523" pin=1"/></net>

<net id="531"><net_src comp="72" pin="0"/><net_sink comp="523" pin=2"/></net>

<net id="532"><net_src comp="74" pin="0"/><net_sink comp="523" pin=3"/></net>

<net id="536"><net_src comp="523" pin="4"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="541"><net_src comp="517" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="546"><net_src comp="62" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="288" pin="4"/><net_sink comp="542" pin=1"/></net>

<net id="552"><net_src comp="78" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="558"><net_src comp="36" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="559"><net_src comp="38" pin="0"/><net_sink comp="553" pin=2"/></net>

<net id="564"><net_src comp="553" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="40" pin="0"/><net_sink comp="560" pin=1"/></net>

<net id="570"><net_src comp="553" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="560" pin="2"/><net_sink comp="566" pin=1"/></net>

<net id="575"><net_src comp="553" pin="3"/><net_sink comp="572" pin=0"/></net>

<net id="579"><net_src comp="560" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="584"><net_src comp="572" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="576" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="590"><net_src comp="572" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="46" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="596"><net_src comp="576" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="572" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="603"><net_src comp="566" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="604"><net_src comp="580" pin="2"/><net_sink comp="598" pin=1"/></net>

<net id="605"><net_src comp="592" pin="2"/><net_sink comp="598" pin=2"/></net>

<net id="611"><net_src comp="566" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="612"><net_src comp="361" pin="4"/><net_sink comp="606" pin=1"/></net>

<net id="613"><net_src comp="123" pin="2"/><net_sink comp="606" pin=2"/></net>

<net id="619"><net_src comp="566" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="620"><net_src comp="586" pin="2"/><net_sink comp="614" pin=1"/></net>

<net id="621"><net_src comp="572" pin="1"/><net_sink comp="614" pin=2"/></net>

<net id="628"><net_src comp="622" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="630"><net_src comp="625" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="634"><net_src comp="631" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="639"><net_src comp="46" pin="0"/><net_sink comp="635" pin=0"/></net>

<net id="646"><net_src comp="635" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="651"><net_src comp="640" pin="1"/><net_sink comp="647" pin=1"/></net>

<net id="656"><net_src comp="58" pin="0"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="643" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="662"><net_src comp="647" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="652" pin="2"/><net_sink comp="658" pin=1"/></net>

<net id="667"><net_src comp="658" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="672"><net_src comp="80" pin="0"/><net_sink comp="668" pin=0"/></net>

<net id="678"><net_src comp="668" pin="2"/><net_sink comp="673" pin=1"/></net>

<net id="679"><net_src comp="134" pin="2"/><net_sink comp="673" pin=2"/></net>

<net id="688"><net_src comp="64" pin="0"/><net_sink comp="684" pin=0"/></net>

<net id="694"><net_src comp="684" pin="2"/><net_sink comp="689" pin=1"/></net>

<net id="695"><net_src comp="134" pin="5"/><net_sink comp="689" pin=2"/></net>

<net id="705"><net_src comp="696" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="706"><net_src comp="155" pin="2"/><net_sink comp="700" pin=2"/></net>

<net id="716"><net_src comp="64" pin="0"/><net_sink comp="711" pin=1"/></net>

<net id="722"><net_src comp="80" pin="0"/><net_sink comp="717" pin=1"/></net>

<net id="723"><net_src comp="58" pin="0"/><net_sink comp="717" pin=2"/></net>

<net id="728"><net_src comp="717" pin="3"/><net_sink comp="724" pin=0"/></net>

<net id="729"><net_src comp="711" pin="3"/><net_sink comp="724" pin=1"/></net>

<net id="734"><net_src comp="58" pin="0"/><net_sink comp="730" pin=0"/></net>

<net id="740"><net_src comp="6" pin="0"/><net_sink comp="735" pin=1"/></net>

<net id="741"><net_src comp="155" pin="5"/><net_sink comp="735" pin=2"/></net>

<net id="746"><net_src comp="58" pin="0"/><net_sink comp="742" pin=0"/></net>

<net id="747"><net_src comp="295" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="753"><net_src comp="58" pin="0"/><net_sink comp="748" pin=1"/></net>

<net id="754"><net_src comp="742" pin="2"/><net_sink comp="748" pin=2"/></net>

<net id="759"><net_src comp="748" pin="3"/><net_sink comp="755" pin=1"/></net>

<net id="768"><net_src comp="755" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="769"><net_src comp="760" pin="2"/><net_sink comp="764" pin=1"/></net>

<net id="774"><net_src comp="748" pin="3"/><net_sink comp="770" pin=0"/></net>

<net id="779"><net_src comp="748" pin="3"/><net_sink comp="775" pin=0"/></net>

<net id="784"><net_src comp="770" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="785"><net_src comp="775" pin="2"/><net_sink comp="780" pin=1"/></net>

<net id="791"><net_src comp="780" pin="2"/><net_sink comp="786" pin=0"/></net>

<net id="792"><net_src comp="748" pin="3"/><net_sink comp="786" pin=2"/></net>

<net id="798"><net_src comp="307" pin="1"/><net_sink comp="793" pin=2"/></net>

<net id="804"><net_src comp="799" pin="3"/><net_sink comp="176" pin=1"/></net>

<net id="810"><net_src comp="793" pin="3"/><net_sink comp="805" pin=1"/></net>

<net id="814"><net_src comp="248" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="820"><net_src comp="36" pin="0"/><net_sink comp="815" pin=0"/></net>

<net id="821"><net_src comp="811" pin="1"/><net_sink comp="815" pin=1"/></net>

<net id="822"><net_src comp="38" pin="0"/><net_sink comp="815" pin=2"/></net>

<net id="827"><net_src comp="815" pin="3"/><net_sink comp="823" pin=0"/></net>

<net id="828"><net_src comp="40" pin="0"/><net_sink comp="823" pin=1"/></net>

<net id="833"><net_src comp="815" pin="3"/><net_sink comp="829" pin=0"/></net>

<net id="834"><net_src comp="823" pin="2"/><net_sink comp="829" pin=1"/></net>

<net id="838"><net_src comp="815" pin="3"/><net_sink comp="835" pin=0"/></net>

<net id="842"><net_src comp="823" pin="2"/><net_sink comp="839" pin=0"/></net>

<net id="847"><net_src comp="835" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="848"><net_src comp="839" pin="1"/><net_sink comp="843" pin=1"/></net>

<net id="853"><net_src comp="835" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="854"><net_src comp="46" pin="0"/><net_sink comp="849" pin=1"/></net>

<net id="859"><net_src comp="839" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="860"><net_src comp="835" pin="1"/><net_sink comp="855" pin=1"/></net>

<net id="866"><net_src comp="829" pin="2"/><net_sink comp="861" pin=0"/></net>

<net id="867"><net_src comp="843" pin="2"/><net_sink comp="861" pin=1"/></net>

<net id="868"><net_src comp="855" pin="2"/><net_sink comp="861" pin=2"/></net>

<net id="874"><net_src comp="829" pin="2"/><net_sink comp="869" pin=0"/></net>

<net id="875"><net_src comp="351" pin="4"/><net_sink comp="869" pin=1"/></net>

<net id="876"><net_src comp="110" pin="2"/><net_sink comp="869" pin=2"/></net>

<net id="882"><net_src comp="829" pin="2"/><net_sink comp="877" pin=0"/></net>

<net id="883"><net_src comp="849" pin="2"/><net_sink comp="877" pin=1"/></net>

<net id="884"><net_src comp="835" pin="1"/><net_sink comp="877" pin=2"/></net>

<net id="888"><net_src comp="295" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="893"><net_src comp="885" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="894"><net_src comp="272" pin="1"/><net_sink comp="889" pin=1"/></net>

<net id="900"><net_src comp="889" pin="2"/><net_sink comp="895" pin=0"/></net>

<net id="901"><net_src comp="307" pin="1"/><net_sink comp="895" pin=1"/></net>

<net id="902"><net_src comp="260" pin="1"/><net_sink comp="895" pin=2"/></net>

<net id="908"><net_src comp="889" pin="2"/><net_sink comp="903" pin=0"/></net>

<net id="909"><net_src comp="885" pin="1"/><net_sink comp="903" pin=1"/></net>

<net id="910"><net_src comp="272" pin="1"/><net_sink comp="903" pin=2"/></net>

<net id="915"><net_src comp="46" pin="0"/><net_sink comp="911" pin=0"/></net>

<net id="922"><net_src comp="911" pin="2"/><net_sink comp="919" pin=0"/></net>

<net id="927"><net_src comp="916" pin="1"/><net_sink comp="923" pin=1"/></net>

<net id="932"><net_src comp="58" pin="0"/><net_sink comp="928" pin=0"/></net>

<net id="933"><net_src comp="919" pin="1"/><net_sink comp="928" pin=1"/></net>

<net id="938"><net_src comp="923" pin="2"/><net_sink comp="934" pin=0"/></net>

<net id="939"><net_src comp="928" pin="2"/><net_sink comp="934" pin=1"/></net>

<net id="943"><net_src comp="934" pin="2"/><net_sink comp="940" pin=0"/></net>

<net id="948"><net_src comp="321" pin="4"/><net_sink comp="944" pin=0"/></net>

<net id="949"><net_src comp="66" pin="0"/><net_sink comp="944" pin=1"/></net>

<net id="953"><net_src comp="321" pin="4"/><net_sink comp="950" pin=0"/></net>

<net id="958"><net_src comp="68" pin="0"/><net_sink comp="954" pin=0"/></net>

<net id="959"><net_src comp="321" pin="4"/><net_sink comp="954" pin=1"/></net>

<net id="964"><net_src comp="321" pin="4"/><net_sink comp="960" pin=0"/></net>

<net id="965"><net_src comp="62" pin="0"/><net_sink comp="960" pin=1"/></net>

<net id="970"><net_src comp="78" pin="0"/><net_sink comp="966" pin=0"/></net>

<net id="971"><net_src comp="950" pin="1"/><net_sink comp="966" pin=1"/></net>

<net id="978"><net_src comp="70" pin="0"/><net_sink comp="972" pin=0"/></net>

<net id="979"><net_src comp="954" pin="2"/><net_sink comp="972" pin=1"/></net>

<net id="980"><net_src comp="72" pin="0"/><net_sink comp="972" pin=2"/></net>

<net id="981"><net_src comp="74" pin="0"/><net_sink comp="972" pin=3"/></net>

<net id="985"><net_src comp="972" pin="4"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="990"><net_src comp="954" pin="2"/><net_sink comp="987" pin=0"/></net>

<net id="995"><net_src comp="62" pin="0"/><net_sink comp="991" pin=0"/></net>

<net id="996"><net_src comp="321" pin="4"/><net_sink comp="991" pin=1"/></net>

<net id="1002"><net_src comp="36" pin="0"/><net_sink comp="997" pin=0"/></net>

<net id="1003"><net_src comp="38" pin="0"/><net_sink comp="997" pin=2"/></net>

<net id="1008"><net_src comp="997" pin="3"/><net_sink comp="1004" pin=0"/></net>

<net id="1009"><net_src comp="40" pin="0"/><net_sink comp="1004" pin=1"/></net>

<net id="1014"><net_src comp="997" pin="3"/><net_sink comp="1010" pin=0"/></net>

<net id="1015"><net_src comp="1004" pin="2"/><net_sink comp="1010" pin=1"/></net>

<net id="1019"><net_src comp="997" pin="3"/><net_sink comp="1016" pin=0"/></net>

<net id="1023"><net_src comp="1004" pin="2"/><net_sink comp="1020" pin=0"/></net>

<net id="1028"><net_src comp="1016" pin="1"/><net_sink comp="1024" pin=0"/></net>

<net id="1029"><net_src comp="1020" pin="1"/><net_sink comp="1024" pin=1"/></net>

<net id="1034"><net_src comp="1016" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="1035"><net_src comp="46" pin="0"/><net_sink comp="1030" pin=1"/></net>

<net id="1040"><net_src comp="1020" pin="1"/><net_sink comp="1036" pin=0"/></net>

<net id="1041"><net_src comp="1016" pin="1"/><net_sink comp="1036" pin=1"/></net>

<net id="1047"><net_src comp="1010" pin="2"/><net_sink comp="1042" pin=0"/></net>

<net id="1048"><net_src comp="1024" pin="2"/><net_sink comp="1042" pin=1"/></net>

<net id="1049"><net_src comp="1036" pin="2"/><net_sink comp="1042" pin=2"/></net>

<net id="1055"><net_src comp="1010" pin="2"/><net_sink comp="1050" pin=0"/></net>

<net id="1056"><net_src comp="361" pin="4"/><net_sink comp="1050" pin=1"/></net>

<net id="1057"><net_src comp="123" pin="2"/><net_sink comp="1050" pin=2"/></net>

<net id="1063"><net_src comp="1010" pin="2"/><net_sink comp="1058" pin=0"/></net>

<net id="1064"><net_src comp="1030" pin="2"/><net_sink comp="1058" pin=1"/></net>

<net id="1065"><net_src comp="1016" pin="1"/><net_sink comp="1058" pin=2"/></net>

<net id="1072"><net_src comp="1066" pin="1"/><net_sink comp="1069" pin=0"/></net>

<net id="1073"><net_src comp="1069" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="1074"><net_src comp="1069" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="1079"><net_src comp="46" pin="0"/><net_sink comp="1075" pin=0"/></net>

<net id="1086"><net_src comp="1075" pin="2"/><net_sink comp="1083" pin=0"/></net>

<net id="1091"><net_src comp="1080" pin="1"/><net_sink comp="1087" pin=1"/></net>

<net id="1096"><net_src comp="58" pin="0"/><net_sink comp="1092" pin=0"/></net>

<net id="1097"><net_src comp="1083" pin="1"/><net_sink comp="1092" pin=1"/></net>

<net id="1102"><net_src comp="1087" pin="2"/><net_sink comp="1098" pin=0"/></net>

<net id="1103"><net_src comp="1092" pin="2"/><net_sink comp="1098" pin=1"/></net>

<net id="1107"><net_src comp="1098" pin="2"/><net_sink comp="1104" pin=0"/></net>

<net id="1111"><net_src comp="1108" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="1117"><net_src comp="248" pin="1"/><net_sink comp="1112" pin=1"/></net>

<net id="1118"><net_src comp="187" pin="2"/><net_sink comp="1112" pin=2"/></net>

<net id="1128"><net_src comp="64" pin="0"/><net_sink comp="1123" pin=1"/></net>

<net id="1133"><net_src comp="58" pin="0"/><net_sink comp="1129" pin=0"/></net>

<net id="1134"><net_src comp="176" pin="5"/><net_sink comp="1129" pin=1"/></net>

<net id="1140"><net_src comp="80" pin="0"/><net_sink comp="1135" pin=1"/></net>

<net id="1141"><net_src comp="58" pin="0"/><net_sink comp="1135" pin=2"/></net>

<net id="1146"><net_src comp="1135" pin="3"/><net_sink comp="1142" pin=0"/></net>

<net id="1147"><net_src comp="1123" pin="3"/><net_sink comp="1142" pin=1"/></net>

<net id="1152"><net_src comp="58" pin="0"/><net_sink comp="1148" pin=0"/></net>

<net id="1153"><net_src comp="328" pin="1"/><net_sink comp="1148" pin=1"/></net>

<net id="1159"><net_src comp="58" pin="0"/><net_sink comp="1154" pin=1"/></net>

<net id="1160"><net_src comp="1148" pin="2"/><net_sink comp="1154" pin=2"/></net>

<net id="1165"><net_src comp="1154" pin="3"/><net_sink comp="1161" pin=1"/></net>

<net id="1174"><net_src comp="1161" pin="2"/><net_sink comp="1170" pin=0"/></net>

<net id="1175"><net_src comp="1166" pin="2"/><net_sink comp="1170" pin=1"/></net>

<net id="1180"><net_src comp="1154" pin="3"/><net_sink comp="1176" pin=0"/></net>

<net id="1185"><net_src comp="1154" pin="3"/><net_sink comp="1181" pin=0"/></net>

<net id="1190"><net_src comp="1176" pin="2"/><net_sink comp="1186" pin=0"/></net>

<net id="1191"><net_src comp="1181" pin="2"/><net_sink comp="1186" pin=1"/></net>

<net id="1197"><net_src comp="1186" pin="2"/><net_sink comp="1192" pin=0"/></net>

<net id="1198"><net_src comp="1154" pin="3"/><net_sink comp="1192" pin=2"/></net>

<net id="1204"><net_src comp="340" pin="1"/><net_sink comp="1199" pin=2"/></net>

<net id="1210"><net_src comp="1205" pin="3"/><net_sink comp="134" pin=1"/></net>

<net id="1216"><net_src comp="1199" pin="3"/><net_sink comp="1211" pin=1"/></net>

<net id="1220"><net_src comp="328" pin="1"/><net_sink comp="1217" pin=0"/></net>

<net id="1225"><net_src comp="1217" pin="1"/><net_sink comp="1221" pin=0"/></net>

<net id="1231"><net_src comp="1221" pin="2"/><net_sink comp="1226" pin=0"/></net>

<net id="1232"><net_src comp="340" pin="1"/><net_sink comp="1226" pin=1"/></net>

<net id="1238"><net_src comp="1221" pin="2"/><net_sink comp="1233" pin=0"/></net>

<net id="1239"><net_src comp="1217" pin="1"/><net_sink comp="1233" pin=1"/></net>

<net id="1244"><net_src comp="248" pin="1"/><net_sink comp="1240" pin=0"/></net>

<net id="1245"><net_src comp="92" pin="0"/><net_sink comp="1240" pin=1"/></net>

<net id="1252"><net_src comp="377" pin="2"/><net_sink comp="1249" pin=0"/></net>

<net id="1253"><net_src comp="1249" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="1254"><net_src comp="1249" pin="1"/><net_sink comp="700" pin=1"/></net>

<net id="1258"><net_src comp="383" pin="1"/><net_sink comp="1255" pin=0"/></net>

<net id="1259"><net_src comp="1255" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="1263"><net_src comp="432" pin="3"/><net_sink comp="1260" pin=0"/></net>

<net id="1264"><net_src comp="1260" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="1268"><net_src comp="440" pin="3"/><net_sink comp="1265" pin=0"/></net>

<net id="1269"><net_src comp="1265" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="1273"><net_src comp="448" pin="3"/><net_sink comp="1270" pin=0"/></net>

<net id="1274"><net_src comp="1270" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="1278"><net_src comp="485" pin="1"/><net_sink comp="1275" pin=0"/></net>

<net id="1279"><net_src comp="1275" pin="1"/><net_sink comp="707" pin=1"/></net>

<net id="1283"><net_src comp="489" pin="2"/><net_sink comp="1280" pin=0"/></net>

<net id="1284"><net_src comp="1280" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="1285"><net_src comp="1280" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="1286"><net_src comp="1280" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="1287"><net_src comp="1280" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="1291"><net_src comp="495" pin="2"/><net_sink comp="1288" pin=0"/></net>

<net id="1292"><net_src comp="1288" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="1296"><net_src comp="501" pin="2"/><net_sink comp="1293" pin=0"/></net>

<net id="1300"><net_src comp="507" pin="1"/><net_sink comp="1297" pin=0"/></net>

<net id="1301"><net_src comp="1297" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="1302"><net_src comp="1297" pin="1"/><net_sink comp="668" pin=1"/></net>

<net id="1303"><net_src comp="1297" pin="1"/><net_sink comp="684" pin=1"/></net>

<net id="1307"><net_src comp="511" pin="2"/><net_sink comp="1304" pin=0"/></net>

<net id="1308"><net_src comp="1304" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="1309"><net_src comp="1304" pin="1"/><net_sink comp="696" pin=1"/></net>

<net id="1310"><net_src comp="1304" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="1314"><net_src comp="517" pin="2"/><net_sink comp="1311" pin=0"/></net>

<net id="1315"><net_src comp="1311" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="1319"><net_src comp="116" pin="3"/><net_sink comp="1316" pin=0"/></net>

<net id="1320"><net_src comp="1316" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="1324"><net_src comp="538" pin="1"/><net_sink comp="1321" pin=0"/></net>

<net id="1325"><net_src comp="1321" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="1329"><net_src comp="542" pin="2"/><net_sink comp="1326" pin=0"/></net>

<net id="1330"><net_src comp="1326" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="1334"><net_src comp="548" pin="2"/><net_sink comp="1331" pin=0"/></net>

<net id="1335"><net_src comp="1331" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="1339"><net_src comp="598" pin="3"/><net_sink comp="1336" pin=0"/></net>

<net id="1340"><net_src comp="1336" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="1344"><net_src comp="606" pin="3"/><net_sink comp="1341" pin=0"/></net>

<net id="1345"><net_src comp="1341" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="1349"><net_src comp="614" pin="3"/><net_sink comp="1346" pin=0"/></net>

<net id="1350"><net_src comp="1346" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="1354"><net_src comp="128" pin="3"/><net_sink comp="1351" pin=0"/></net>

<net id="1355"><net_src comp="1351" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="1359"><net_src comp="631" pin="1"/><net_sink comp="1356" pin=0"/></net>

<net id="1360"><net_src comp="1356" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="1361"><net_src comp="1356" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="1362"><net_src comp="1356" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="1366"><net_src comp="139" pin="3"/><net_sink comp="1363" pin=0"/></net>

<net id="1367"><net_src comp="1363" pin="1"/><net_sink comp="134" pin=3"/></net>

<net id="1371"><net_src comp="149" pin="3"/><net_sink comp="1368" pin=0"/></net>

<net id="1372"><net_src comp="1368" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="1376"><net_src comp="664" pin="1"/><net_sink comp="1373" pin=0"/></net>

<net id="1377"><net_src comp="1373" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="1381"><net_src comp="673" pin="3"/><net_sink comp="1378" pin=0"/></net>

<net id="1382"><net_src comp="1378" pin="1"/><net_sink comp="711" pin=2"/></net>

<net id="1386"><net_src comp="680" pin="2"/><net_sink comp="1383" pin=0"/></net>

<net id="1387"><net_src comp="1383" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="1391"><net_src comp="689" pin="3"/><net_sink comp="1388" pin=0"/></net>

<net id="1392"><net_src comp="1388" pin="1"/><net_sink comp="730" pin=1"/></net>

<net id="1396"><net_src comp="700" pin="3"/><net_sink comp="1393" pin=0"/></net>

<net id="1397"><net_src comp="1393" pin="1"/><net_sink comp="805" pin=2"/></net>

<net id="1401"><net_src comp="707" pin="2"/><net_sink comp="1398" pin=0"/></net>

<net id="1402"><net_src comp="1398" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="1406"><net_src comp="160" pin="3"/><net_sink comp="1403" pin=0"/></net>

<net id="1407"><net_src comp="1403" pin="1"/><net_sink comp="155" pin=3"/></net>

<net id="1411"><net_src comp="724" pin="2"/><net_sink comp="1408" pin=0"/></net>

<net id="1412"><net_src comp="1408" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="1413"><net_src comp="1408" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="1414"><net_src comp="1408" pin="1"/><net_sink comp="770" pin=1"/></net>

<net id="1415"><net_src comp="1408" pin="1"/><net_sink comp="799" pin=2"/></net>

<net id="1419"><net_src comp="730" pin="2"/><net_sink comp="1416" pin=0"/></net>

<net id="1420"><net_src comp="1416" pin="1"/><net_sink comp="760" pin=1"/></net>

<net id="1421"><net_src comp="1416" pin="1"/><net_sink comp="775" pin=1"/></net>

<net id="1422"><net_src comp="1416" pin="1"/><net_sink comp="786" pin=1"/></net>

<net id="1426"><net_src comp="735" pin="3"/><net_sink comp="1423" pin=0"/></net>

<net id="1427"><net_src comp="1423" pin="1"/><net_sink comp="793" pin=1"/></net>

<net id="1431"><net_src comp="764" pin="2"/><net_sink comp="1428" pin=0"/></net>

<net id="1432"><net_src comp="1428" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="1433"><net_src comp="1428" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="1437"><net_src comp="780" pin="2"/><net_sink comp="1434" pin=0"/></net>

<net id="1438"><net_src comp="1434" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="1442"><net_src comp="786" pin="3"/><net_sink comp="1439" pin=0"/></net>

<net id="1443"><net_src comp="1439" pin="1"/><net_sink comp="799" pin=1"/></net>

<net id="1447"><net_src comp="799" pin="3"/><net_sink comp="1444" pin=0"/></net>

<net id="1448"><net_src comp="1444" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="1452"><net_src comp="805" pin="3"/><net_sink comp="1449" pin=0"/></net>

<net id="1453"><net_src comp="1449" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="1454"><net_src comp="1449" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="1458"><net_src comp="861" pin="3"/><net_sink comp="1455" pin=0"/></net>

<net id="1459"><net_src comp="1455" pin="1"/><net_sink comp="911" pin=1"/></net>

<net id="1463"><net_src comp="869" pin="3"/><net_sink comp="1460" pin=0"/></net>

<net id="1464"><net_src comp="1460" pin="1"/><net_sink comp="923" pin=0"/></net>

<net id="1468"><net_src comp="877" pin="3"/><net_sink comp="1465" pin=0"/></net>

<net id="1469"><net_src comp="1465" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="1473"><net_src comp="895" pin="3"/><net_sink comp="1470" pin=0"/></net>

<net id="1474"><net_src comp="1470" pin="1"/><net_sink comp="1226" pin=2"/></net>

<net id="1478"><net_src comp="903" pin="3"/><net_sink comp="1475" pin=0"/></net>

<net id="1479"><net_src comp="1475" pin="1"/><net_sink comp="1221" pin=1"/></net>

<net id="1480"><net_src comp="1475" pin="1"/><net_sink comp="1233" pin=2"/></net>

<net id="1484"><net_src comp="940" pin="1"/><net_sink comp="1481" pin=0"/></net>

<net id="1485"><net_src comp="1481" pin="1"/><net_sink comp="1119" pin=1"/></net>

<net id="1489"><net_src comp="944" pin="2"/><net_sink comp="1486" pin=0"/></net>

<net id="1493"><net_src comp="954" pin="2"/><net_sink comp="1490" pin=0"/></net>

<net id="1494"><net_src comp="1490" pin="1"/><net_sink comp="1108" pin=0"/></net>

<net id="1498"><net_src comp="960" pin="2"/><net_sink comp="1495" pin=0"/></net>

<net id="1499"><net_src comp="1495" pin="1"/><net_sink comp="1112" pin=0"/></net>

<net id="1500"><net_src comp="1495" pin="1"/><net_sink comp="1123" pin=0"/></net>

<net id="1501"><net_src comp="1495" pin="1"/><net_sink comp="1154" pin=0"/></net>

<net id="1505"><net_src comp="966" pin="2"/><net_sink comp="1502" pin=0"/></net>

<net id="1506"><net_src comp="1502" pin="1"/><net_sink comp="1066" pin=0"/></net>

<net id="1510"><net_src comp="192" pin="3"/><net_sink comp="1507" pin=0"/></net>

<net id="1511"><net_src comp="1507" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="1515"><net_src comp="987" pin="1"/><net_sink comp="1512" pin=0"/></net>

<net id="1516"><net_src comp="1512" pin="1"/><net_sink comp="997" pin=1"/></net>

<net id="1520"><net_src comp="991" pin="2"/><net_sink comp="1517" pin=0"/></net>

<net id="1521"><net_src comp="1517" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="1525"><net_src comp="1042" pin="3"/><net_sink comp="1522" pin=0"/></net>

<net id="1526"><net_src comp="1522" pin="1"/><net_sink comp="1075" pin=1"/></net>

<net id="1530"><net_src comp="1050" pin="3"/><net_sink comp="1527" pin=0"/></net>

<net id="1531"><net_src comp="1527" pin="1"/><net_sink comp="1087" pin=0"/></net>

<net id="1535"><net_src comp="1058" pin="3"/><net_sink comp="1532" pin=0"/></net>

<net id="1536"><net_src comp="1532" pin="1"/><net_sink comp="1080" pin=0"/></net>

<net id="1540"><net_src comp="200" pin="3"/><net_sink comp="1537" pin=0"/></net>

<net id="1541"><net_src comp="1537" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="1545"><net_src comp="207" pin="3"/><net_sink comp="1542" pin=0"/></net>

<net id="1546"><net_src comp="1542" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="1550"><net_src comp="1104" pin="1"/><net_sink comp="1547" pin=0"/></net>

<net id="1551"><net_src comp="1547" pin="1"/><net_sink comp="1119" pin=0"/></net>

<net id="1555"><net_src comp="1108" pin="1"/><net_sink comp="1552" pin=0"/></net>

<net id="1556"><net_src comp="1552" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="1557"><net_src comp="1552" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="1558"><net_src comp="1552" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="1562"><net_src comp="214" pin="3"/><net_sink comp="1559" pin=0"/></net>

<net id="1563"><net_src comp="1559" pin="1"/><net_sink comp="176" pin=3"/></net>

<net id="1567"><net_src comp="176" pin="2"/><net_sink comp="1564" pin=0"/></net>

<net id="1568"><net_src comp="1564" pin="1"/><net_sink comp="1123" pin=2"/></net>

<net id="1572"><net_src comp="1112" pin="3"/><net_sink comp="1569" pin=0"/></net>

<net id="1573"><net_src comp="1569" pin="1"/><net_sink comp="1211" pin=2"/></net>

<net id="1577"><net_src comp="1119" pin="2"/><net_sink comp="1574" pin=0"/></net>

<net id="1578"><net_src comp="1574" pin="1"/><net_sink comp="1135" pin=0"/></net>

<net id="1582"><net_src comp="224" pin="3"/><net_sink comp="1579" pin=0"/></net>

<net id="1583"><net_src comp="1579" pin="1"/><net_sink comp="187" pin=3"/></net>

<net id="1587"><net_src comp="1129" pin="2"/><net_sink comp="1584" pin=0"/></net>

<net id="1588"><net_src comp="1584" pin="1"/><net_sink comp="1166" pin=1"/></net>

<net id="1589"><net_src comp="1584" pin="1"/><net_sink comp="1181" pin=1"/></net>

<net id="1590"><net_src comp="1584" pin="1"/><net_sink comp="1192" pin=1"/></net>

<net id="1594"><net_src comp="1142" pin="2"/><net_sink comp="1591" pin=0"/></net>

<net id="1595"><net_src comp="1591" pin="1"/><net_sink comp="1161" pin=0"/></net>

<net id="1596"><net_src comp="1591" pin="1"/><net_sink comp="1166" pin=0"/></net>

<net id="1597"><net_src comp="1591" pin="1"/><net_sink comp="1176" pin=1"/></net>

<net id="1598"><net_src comp="1591" pin="1"/><net_sink comp="1205" pin=2"/></net>

<net id="1602"><net_src comp="187" pin="5"/><net_sink comp="1599" pin=0"/></net>

<net id="1603"><net_src comp="1599" pin="1"/><net_sink comp="1199" pin=1"/></net>

<net id="1607"><net_src comp="1170" pin="2"/><net_sink comp="1604" pin=0"/></net>

<net id="1608"><net_src comp="1604" pin="1"/><net_sink comp="1205" pin=0"/></net>

<net id="1609"><net_src comp="1604" pin="1"/><net_sink comp="1211" pin=0"/></net>

<net id="1613"><net_src comp="1186" pin="2"/><net_sink comp="1610" pin=0"/></net>

<net id="1614"><net_src comp="1610" pin="1"/><net_sink comp="1199" pin=0"/></net>

<net id="1618"><net_src comp="1192" pin="3"/><net_sink comp="1615" pin=0"/></net>

<net id="1619"><net_src comp="1615" pin="1"/><net_sink comp="1205" pin=1"/></net>

<net id="1623"><net_src comp="1205" pin="3"/><net_sink comp="1620" pin=0"/></net>

<net id="1624"><net_src comp="1620" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="1628"><net_src comp="1211" pin="3"/><net_sink comp="1625" pin=0"/></net>

<net id="1629"><net_src comp="1625" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="1630"><net_src comp="1625" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="1634"><net_src comp="1226" pin="3"/><net_sink comp="1631" pin=0"/></net>

<net id="1635"><net_src comp="1631" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="1639"><net_src comp="1233" pin="3"/><net_sink comp="1636" pin=0"/></net>

<net id="1640"><net_src comp="1636" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="1644"><net_src comp="1240" pin="2"/><net_sink comp="1641" pin=0"/></net>

<net id="1645"><net_src comp="1641" pin="1"/><net_sink comp="252" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
		tmp : 1
		stg_40 : 2
		prev_orig_out : 1
		tmp_22 : 2
		stg_43 : 1
	State 3
		tmp_9 : 1
		tmp_23 : 1
		tmp_25 : 1
		tmp_28 : 1
		tmp_40 : 2
		tmp_46 : 2
		tmp_47 : 2
		tmp_48 : 3
		tmp_49 : 2
		tmp_50 : 2
	State 4
		tmp_53 : 1
		tmp_54 : 1
		tmp_55 : 2
		tmp_56 : 3
		tmp_57 : 3
		sel_tmp1 : 1
	State 5
		exitcond_i5 : 1
		stg_74 : 2
		j_0_i2_cast : 1
		tmp_6 : 1
		tmp_14 : 1
		tmp_21 : 2
		tmp_24 : 3
		read_addr_1 : 4
		read_load_1 : 5
		tmp_76 : 2
		j : 1
	State 6
		tmp_27 : 1
		tmp_77 : 1
		tmp_78 : 1
		tmp_79 : 1
		tmp_80 : 1
		tmp_81 : 2
		tmp_82 : 2
		tmp_83 : 2
		tmp_84 : 3
		tmp_85 : 2
		tmp_86 : 2
	State 7
		tmp_12 : 1
		score1_addr : 2
		score1_load : 3
		score1_addr_1 : 1
		score1_load_1 : 2
		orig1_addr : 2
		orig1_load : 3
		tmp_89 : 1
		tmp_90 : 1
		tmp_91 : 2
		tmp_92 : 3
		tmp_93 : 3
	State 8
		sel_tmp : 1
		up : 1
		prev_orig_out_13 : 1
	State 9
		orig1_load_1 : 1
		prev_score_out_8 : 1
	State 10
		up_orig : 1
		prev_score_out_9 : 1
		tmp_30 : 2
		or_cond_i1 : 3
		tmp_33 : 2
		tmp_34 : 2
		or_cond1_i1 : 3
		prev_score_out_1 : 3
	State 11
		prev_orig_out_7 : 1
		stg_146 : 1
	State 12
		stg_152 : 1
		empty_8 : 1
	State 13
		tmp_3 : 1
		tmp_8 : 2
		tmp_59 : 2
		tmp_60 : 2
		tmp_61 : 2
		tmp_63 : 3
		tmp_64 : 3
		tmp_65 : 3
		tmp_66 : 4
		tmp_67 : 3
		tmp_68 : 3
	State 14
		tmp_7 : 1
		max_orig_1 : 2
		max_score_1 : 2
		tmp_71 : 1
		tmp_72 : 1
		tmp_73 : 2
		tmp_74 : 3
		tmp_75 : 3
	State 15
		exitcond_i : 1
		stg_185 : 2
		j_0_i_cast : 1
		tmp_15 : 1
		tmp_17 : 1
		tmp_19 : 2
		tmp_35 : 2
		tmp_36 : 3
		read_addr : 4
		read_load : 5
		tmp_94 : 2
		j_1 : 1
	State 16
		tmp_39 : 1
		tmp_95 : 1
		tmp_96 : 1
		tmp_97 : 1
		tmp_98 : 1
		tmp_99 : 2
		tmp_100 : 2
		tmp_101 : 2
		tmp_102 : 3
		tmp_103 : 2
		tmp_104 : 2
	State 17
		tmp_20 : 1
		score2_addr_1 : 2
		score2_load_1 : 3
		orig2_addr_1 : 2
		orig2_load_1 : 3
		tmp_107 : 1
		tmp_108 : 1
		tmp_109 : 2
		tmp_110 : 3
		tmp_111 : 3
	State 18
		score2_addr : 1
		score2_load : 2
		prev_orig_out_15 : 1
	State 19
		up_orig_1 : 1
		up_score_1 : 1
		prev_score_out : 1
	State 20
		prev_score_out_10 : 1
		tmp_42 : 2
		or_cond_i : 3
		tmp_44 : 2
		tmp_45 : 2
		or_cond1_i : 3
		prev_score_out_2 : 3
	State 21
		prev_orig_out_11 : 1
		stg_250 : 1
	State 22
		stg_256 : 1
		empty_10 : 1
	State 23
		tmp_10 : 1
		max_orig_2 : 2
		max_score_2 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|
| Operation|           Functional Unit          |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|
|          |            tmp_48_fu_432           |    0    |    4    |
|          |            tmp_49_fu_440           |    0    |    8    |
|          |            tmp_50_fu_448           |    0    |    4    |
|          |            tmp_84_fu_598           |    0    |    4    |
|          |            tmp_85_fu_606           |    0    |    8    |
|          |            tmp_86_fu_614           |    0    |    4    |
|          |           sel_tmp_fu_673           |    0    |    8    |
|          |              up_fu_689             |    0    |    8    |
|          |       prev_orig_out_13_fu_700      |    0    |    20   |
|          |             diag_fu_711            |    0    |    8    |
|          | diag_score_0_v_i1_cast_cast_fu_717 |    0    |    8    |
|          |           up_orig_fu_735           |    0    |    20   |
|          |       prev_score_out_9_fu_748      |    0    |    8    |
|          |       prev_score_out_1_fu_786      |    0    |    8    |
|          |       prev_orig_out_5_fu_793       |    0    |    20   |
|          |       prev_score_out_3_fu_799      |    0    |    8    |
|          |       prev_orig_out_7_fu_805       |    0    |    20   |
|  select  |            tmp_66_fu_861           |    0    |    4    |
|          |            tmp_67_fu_869           |    0    |    8    |
|          |            tmp_68_fu_877           |    0    |    4    |
|          |          max_orig_1_fu_895         |    0    |    20   |
|          |         max_score_1_fu_903         |    0    |    32   |
|          |           tmp_102_fu_1042          |    0    |    4    |
|          |           tmp_103_fu_1050          |    0    |    8    |
|          |           tmp_104_fu_1058          |    0    |    4    |
|          |      prev_orig_out_15_fu_1112      |    0    |    20   |
|          |           diag_1_fu_1123           |    0    |    8    |
|          | diag_score_0_v_i_cast_cast_fu_1135 |    0    |    8    |
|          |      prev_score_out_10_fu_1154     |    0    |    8    |
|          |      prev_score_out_2_fu_1192      |    0    |    8    |
|          |       prev_orig_out_6_fu_1199      |    0    |    20   |
|          |      prev_score_out_7_fu_1205      |    0    |    8    |
|          |      prev_orig_out_11_fu_1211      |    0    |    20   |
|          |         max_orig_2_fu_1226         |    0    |    20   |
|          |         max_score_2_fu_1233        |    0    |    32   |
|----------|------------------------------------|---------|---------|
|          |        prev_orig_out_fu_377        |    0    |    20   |
|          |            tmp_14_fu_517           |    0    |    7    |
|          |              j_fu_542              |    0    |    7    |
|          |            tmp_11_fu_548           |    0    |    7    |
|          |       prev_score_out_8_fu_724      |    0    |    8    |
|          |           up_score_fu_730          |    0    |    8    |
|    add   |    prev_score_out_0_op_i1_fu_742   |    0    |    8    |
|          |            tmp_15_fu_954           |    0    |    7    |
|          |            tmp_19_fu_966           |    0    |    7    |
|          |             j_1_fu_991             |    0    |    7    |
|          |         up_score_1_fu_1129         |    0    |    8    |
|          |       prev_score_out_fu_1142       |    0    |    8    |
|          |    prev_score_out_0_op_i_fu_1148   |    0    |    8    |
|          |              i_fu_1240             |    0    |    20   |
|----------|------------------------------------|---------|---------|
|          |             tmp_fu_371             |    0    |    7    |
|          |            tmp_23_fu_400           |    0    |    2    |
|          |            tmp_5_fu_489            |    0    |    7    |
|          |         exitcond_i5_fu_501         |    0    |    3    |
|          |            tmp_6_fu_511            |    0    |    3    |
|          |            tmp_77_fu_566           |    0    |    2    |
|          |            tmp_29_fu_707           |    0    |    1    |
|          |            tmp_30_fu_755           |    0    |    3    |
|          |            tmp_32_fu_760           |    0    |    3    |
|          |            tmp_33_fu_770           |    0    |    3    |
|   icmp   |            tmp_34_fu_775           |    0    |    3    |
|          |            tmp_59_fu_829           |    0    |    2    |
|          |            tmp_7_fu_889            |    0    |    11   |
|          |          exitcond_i_fu_944         |    0    |    3    |
|          |            tmp_17_fu_960           |    0    |    3    |
|          |           tmp_95_fu_1010           |    0    |    2    |
|          |           tmp_41_fu_1119           |    0    |    1    |
|          |           tmp_42_fu_1161           |    0    |    3    |
|          |           tmp_43_fu_1166           |    0    |    3    |
|          |           tmp_44_fu_1176           |    0    |    3    |
|          |           tmp_45_fu_1181           |    0    |    3    |
|          |           tmp_10_fu_1221           |    0    |    11   |
|----------|------------------------------------|---------|---------|
|          |            tmp_54_fu_468           |    0    |    12   |
|          |            tmp_55_fu_473           |    0    |    4    |
|          |            tmp_90_fu_647           |    0    |    12   |
|   lshr   |            tmp_91_fu_652           |    0    |    4    |
|          |            tmp_72_fu_923           |    0    |    12   |
|          |            tmp_73_fu_928           |    0    |    4    |
|          |           tmp_108_fu_1087          |    0    |    12   |
|          |           tmp_109_fu_1092          |    0    |    4    |
|----------|------------------------------------|---------|---------|
|          |            tmp_40_fu_414           |    0    |    3    |
|          |            tmp_47_fu_426           |    0    |    3    |
|          |            tmp_51_fu_456           |    0    |    4    |
|          |            tmp_81_fu_580           |    0    |    3    |
|          |            tmp_83_fu_592           |    0    |    3    |
|          |            tmp_87_fu_635           |    0    |    4    |
|    sub   |            tmp_s_fu_668            |    0    |    7    |
|          |            tmp_13_fu_684           |    0    |    7    |
|          |            tmp_63_fu_843           |    0    |    3    |
|          |            tmp_65_fu_855           |    0    |    3    |
|          |            tmp_69_fu_911           |    0    |    4    |
|          |           tmp_99_fu_1024           |    0    |    3    |
|          |           tmp_101_fu_1036          |    0    |    3    |
|          |           tmp_105_fu_1075          |    0    |    4    |
|----------|------------------------------------|---------|---------|
|          |            tmp_56_fu_479           |    0    |    8    |
|          |            tmp_92_fu_658           |    0    |    8    |
|    and   |           sel_tmp2_fu_680          |    0    |    1    |
|          |            tmp_74_fu_934           |    0    |    8    |
|          |           tmp_110_fu_1098          |    0    |    8    |
|----------|------------------------------------|---------|---------|
|          |            tmp_46_fu_420           |    0    |    7    |
|          |           sel_tmp1_fu_495          |    0    |    1    |
|    xor   |            tmp_82_fu_586           |    0    |    7    |
|          |            tmp_64_fu_849           |    0    |    7    |
|          |           tmp_100_fu_1030          |    0    |    7    |
|----------|------------------------------------|---------|---------|
|          |            tmp_9_fu_394            |    0    |    0    |
|          |            tmp_27_fu_560           |    0    |    0    |
|          |          brmerge_i1_fu_696         |    0    |    1    |
|          |          or_cond_i1_fu_764         |    0    |    1    |
|    or    |         or_cond1_i1_fu_780         |    0    |    1    |
|          |            tmp_8_fu_823            |    0    |    0    |
|          |           tmp_39_fu_1004           |    0    |    0    |
|          |          or_cond_i_fu_1170         |    0    |    1    |
|          |         or_cond1_i_fu_1186         |    0    |    1    |
|----------|------------------------------------|---------|---------|
|   read   |           grp_read_fu_110          |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |             grp_fu_351             |    0    |    0    |
|partselect|             grp_fu_361             |    0    |    0    |
|          |            tmp_21_fu_523           |    0    |    0    |
|          |            tmp_35_fu_972           |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |            tmp_22_fu_383           |    0    |    0    |
|          |            tmp_57_fu_485           |    0    |    0    |
|          |            tmp_76_fu_538           |    0    |    0    |
|   trunc  |            tmp_93_fu_664           |    0    |    0    |
|          |            tmp_58_fu_811           |    0    |    0    |
|          |            tmp_75_fu_940           |    0    |    0    |
|          |            tmp_94_fu_987           |    0    |    0    |
|          |           tmp_111_fu_1104          |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |            tmp_4_fu_387            |    0    |    0    |
|bitconcatenate|            tmp_26_fu_553           |    0    |    0    |
|          |            tmp_3_fu_815            |    0    |    0    |
|          |            tmp_38_fu_997           |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |            tmp_25_fu_406           |    0    |    0    |
|          |            tmp_28_fu_410           |    0    |    0    |
|          |            tmp_52_fu_461           |    0    |    0    |
|          |            tmp_53_fu_464           |    0    |    0    |
|          |         j_0_i2_cast_fu_507         |    0    |    0    |
|          |            tmp_24_fu_533           |    0    |    0    |
|          |            tmp_78_fu_572           |    0    |    0    |
|          |            tmp_79_fu_576           |    0    |    0    |
|          |            tmp_12_fu_625           |    0    |    0    |
|          |            tmp_18_fu_631           |    0    |    0    |
|          |            tmp_88_fu_640           |    0    |    0    |
|   zext   |            tmp_89_fu_643           |    0    |    0    |
|          |            tmp_60_fu_835           |    0    |    0    |
|          |            tmp_61_fu_839           |    0    |    0    |
|          |            tmp_70_fu_916           |    0    |    0    |
|          |            tmp_71_fu_919           |    0    |    0    |
|          |          j_0_i_cast_fu_950         |    0    |    0    |
|          |            tmp_36_fu_982           |    0    |    0    |
|          |           tmp_96_fu_1016           |    0    |    0    |
|          |           tmp_97_fu_1020           |    0    |    0    |
|          |           tmp_20_fu_1069           |    0    |    0    |
|          |           tmp_106_fu_1080          |    0    |    0    |
|          |           tmp_107_fu_1083          |    0    |    0    |
|          |           tmp_16_fu_1108           |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |         tmp_11_cast_fu_622         |    0    |    0    |
|   sext   |         max_score_3_fu_885         |    0    |    0    |
|          |         tmp_19_cast_fu_1066        |    0    |    0    |
|          |         max_score_4_fu_1217        |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   Total  |                                    |    0    |   801   |
|----------|------------------------------------|---------|---------|

Memories:
+------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |
+------+--------+--------+--------+
| orig1|    2   |    0   |    0   |
| orig2|    2   |    0   |    0   |
|score1|    0   |   16   |   13   |
|score2|    0   |   16   |   13   |
+------+--------+--------+--------+
| Total|    4   |   32   |   26   |
+------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|   exitcond_i5_reg_1293  |    1   |
|   exitcond_i_reg_1486   |    1   |
|        i_reg_1641       |   20   |
|   j_0_i2_cast_reg_1297  |    8   |
|      j_0_i2_reg_284     |    7   |
|      j_0_i_reg_317      |    7   |
|       j_1_reg_1517      |    7   |
|        j_reg_1326       |    7   |
|   max_orig_1_reg_1470   |   20   |
|   max_orig_2_reg_1631   |   20   |
|     max_orig_reg_260    |   20   |
|   max_score_1_reg_1475  |   32   |
|   max_score_2_reg_1636  |   32   |
|    max_score_reg_272    |   32   |
|   or_cond1_i1_reg_1434  |    1   |
|   or_cond1_i_reg_1610   |    1   |
|   or_cond_i1_reg_1428   |    1   |
|    or_cond_i_reg_1604   |    1   |
|  orig1_addr_2_reg_1403  |    7   |
|   orig1_addr_reg_1368   |    7   |
|  orig2_addr_1_reg_1542  |    7   |
|   orig2_addr_reg_1579   |    7   |
|prev_orig_out_11_reg_1625|   20   |
| prev_orig_out_12_reg_307|   20   |
|prev_orig_out_13_reg_1393|   20   |
| prev_orig_out_14_reg_340|   20   |
|prev_orig_out_15_reg_1569|   20   |
| prev_orig_out_1_reg_248 |   20   |
| prev_orig_out_7_reg_1449|   20   |
|  prev_orig_out_reg_1249 |   20   |
|prev_score_out_1_reg_1439|    8   |
|prev_score_out_2_reg_1615|    8   |
|prev_score_out_3_reg_1444|    8   |
|prev_score_out_7_reg_1620|    8   |
|prev_score_out_8_reg_1408|    8   |
| prev_score_out_reg_1591 |    8   |
|   read_addr_1_reg_1316  |    5   |
|    read_addr_reg_1507   |    5   |
|  score1_addr_1_reg_1363 |    7   |
|   score1_addr_reg_1351  |    7   |
|  score2_addr_1_reg_1537 |    7   |
|   score2_addr_reg_1559  |    7   |
|  score2_load_1_reg_1564 |    8   |
|    score_out1_reg_295   |    8   |
|    score_out2_reg_328   |    8   |
|    sel_tmp1_reg_1288    |    1   |
|    sel_tmp2_reg_1383    |    1   |
|     sel_tmp_reg_1378    |    8   |
|     tmp_102_reg_1522    |    4   |
|     tmp_103_reg_1527    |    8   |
|     tmp_104_reg_1532    |    4   |
|     tmp_111_reg_1547    |    2   |
|     tmp_11_reg_1331     |    8   |
|     tmp_14_reg_1311     |    7   |
|     tmp_15_reg_1490     |    7   |
|     tmp_16_reg_1552     |   64   |
|     tmp_17_reg_1495     |    1   |
|     tmp_18_reg_1356     |   64   |
|     tmp_19_reg_1502     |    8   |
|     tmp_22_reg_1255     |    2   |
|     tmp_29_reg_1398     |    1   |
|     tmp_41_reg_1574     |    1   |
|     tmp_48_reg_1260     |    4   |
|     tmp_49_reg_1265     |    8   |
|     tmp_50_reg_1270     |    4   |
|     tmp_57_reg_1275     |    2   |
|      tmp_5_reg_1280     |    1   |
|     tmp_66_reg_1455     |    4   |
|     tmp_67_reg_1460     |    8   |
|     tmp_68_reg_1465     |    4   |
|      tmp_6_reg_1304     |    1   |
|     tmp_75_reg_1481     |    2   |
|     tmp_76_reg_1321     |    2   |
|     tmp_84_reg_1336     |    4   |
|     tmp_85_reg_1341     |    8   |
|     tmp_86_reg_1346     |    4   |
|     tmp_93_reg_1373     |    2   |
|     tmp_94_reg_1512     |    2   |
|    up_orig_1_reg_1599   |   20   |
|     up_orig_reg_1423    |   20   |
|       up_reg_1388       |    8   |
|   up_score_1_reg_1584   |    8   |
|    up_score_reg_1416    |    8   |
+-------------------------+--------+
|          Total          |   831  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_123    |  p0  |   4  |   5  |   20   ||    5    |
|    grp_access_fu_134    |  p0  |   3  |   7  |   21   ||    7    |
|    grp_access_fu_134    |  p3  |   2  |   7  |   14   ||    7    |
|    grp_access_fu_155    |  p0  |   3  |   7  |   21   ||    7    |
|    grp_access_fu_155    |  p3  |   2  |   7  |   14   ||    7    |
|    grp_access_fu_176    |  p0  |   3  |   7  |   21   ||    7    |
|    grp_access_fu_176    |  p3  |   2  |   7  |   14   ||    7    |
|    grp_access_fu_187    |  p0  |   3  |   7  |   21   ||    7    |
|    grp_access_fu_187    |  p3  |   2  |   7  |   14   ||    7    |
| prev_orig_out_1_reg_248 |  p0  |   2  |  20  |   40   ||    20   |
|     max_orig_reg_260    |  p0  |   2  |  20  |   40   ||    20   |
|    max_score_reg_272    |  p0  |   2  |  32  |   64   ||    32   |
|    score_out1_reg_295   |  p0  |   2  |   8  |   16   ||    8    |
|    score_out2_reg_328   |  p0  |   2  |   8  |   16   ||    8    |
|-------------------------|------|------|------|--------||---------||---------|
|          Total          |      |      |      |   336  ||  21.994 ||   149   |
|-------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   801  |
|   Memory  |    4   |    -   |   32   |   26   |
|Multiplexer|    -   |   21   |    -   |   149  |
|  Register |    -   |    -   |   831  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |   21   |   863  |   976  |
+-----------+--------+--------+--------+--------+
