$date
	Sun Oct 23 09:28:20 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#880357
b11101 !
1"
#880358
b11101 &
b11101 %
1$
#880359
0"
#880362
b1011000 &
b1011000 %
#880366
b101100 &
b101100 %
#880370
b10110 &
b10110 %
#880374
b1011 &
b1011 %
#880378
b100010 &
b100010 %
#880382
b10001 &
b10001 %
#880386
b110100 &
b110100 %
#880390
b11010 &
b11010 %
#880394
b1101 &
b1101 %
#880398
b101000 &
b101000 %
#880402
b10100 &
b10100 %
#880406
b1010 &
b1010 %
#880410
b101 &
b101 %
#880414
b10000 &
b10000 %
#880418
b1000 &
b1000 %
#880422
b100 &
b100 %
#880426
b10 &
b10 %
#880430
b1 &
1#
b1 %
#880434
b0 &
b0 %
0#
0$
#1869644
b1 !
1"
#1869646
b1 &
b1 %
1$
#1869647
0"
#1869650
1#
#1869654
b0 &
0#
b0 %
0$
#2839420
b10111 !
1"
#2839422
b10111 &
b10111 %
1$
#2839423
0"
#2839426
b1000110 &
b1000110 %
#2839430
b100011 &
b100011 %
#2839434
b1101010 &
b1101010 %
#2839438
b110101 &
b110101 %
#2839442
b10100000 &
b10100000 %
#2839446
b1010000 &
b1010000 %
#2839450
b101000 &
b101000 %
#2839454
b10100 &
b10100 %
#2839458
b1010 &
b1010 %
#2839462
b101 &
b101 %
#2839466
b10000 &
b10000 %
#2839470
b1000 &
b1000 %
#2839474
b100 &
b100 %
#2839478
b10 &
b10 %
#2839482
b1 &
b1 %
1#
#2839486
b0 &
0#
b0 %
0$
#4500012
