

================================================================
== Vitis HLS Report for 'im_pros'
================================================================
* Date:           Fri Nov  3 14:47:08 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        image_processor
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.928 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    59225|    59225|  0.592 ms|  0.592 ms|  59226|  59226|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_17_1_VITIS_LOOP_18_2  |    59223|    59223|         9|          5|          1|  11844|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    195|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       16|    -|     226|    220|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    137|    -|
|Register         |        -|    -|     136|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       16|    1|     362|    552|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        3|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+----+-----+-----+-----+
    |     Instance    |     Module    | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |AXI_CPU_s_axi_U  |AXI_CPU_s_axi  |       16|   0|  190|  180|    0|
    |control_s_axi_U  |control_s_axi  |        0|   0|   36|   40|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |Total            |               |       16|   0|  226|  220|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+

    * DSP: 
    +-----------------------------------+--------------------------------+----------------+
    |              Instance             |             Module             |   Expression   |
    +-----------------------------------+--------------------------------+----------------+
    |am_addmul_10ns_8ns_13ns_23_4_1_U1  |am_addmul_10ns_8ns_13ns_23_4_1  |  (i0 + i1) * i2|
    +-----------------------------------+--------------------------------+----------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln17_fu_181_p2                |         +|   0|  0|  21|          14|           1|
    |add_ln215_1_fu_319_p2             |         +|   0|  0|  14|           7|           2|
    |add_ln215_fu_266_p2               |         +|   0|  0|  21|          14|          14|
    |add_ln22_fu_359_p2                |         +|   0|  0|  14|           7|           1|
    |indvars_iv_next763_fu_207_p2      |         +|   0|  0|  14|           7|           1|
    |indvars_iv_next76_mid1_fu_221_p2  |         +|   0|  0|  14|           7|           2|
    |ret_4_fu_302_p2                   |         +|   0|  0|  16|           9|           9|
    |ret_5_fu_343_p2                   |         +|   0|  0|  18|          10|          10|
    |ret_6_fu_353_p2                   |         +|   0|  0|  18|          10|          10|
    |icmp_ln17_fu_187_p2               |      icmp|   0|  0|  12|          14|          14|
    |icmp_ln18_fu_193_p2               |      icmp|   0|  0|  10|           7|           2|
    |select_ln17_1_fu_213_p3           |    select|   0|  0|   7|           1|           7|
    |select_ln17_2_fu_227_p3           |    select|   0|  0|   7|           1|           7|
    |select_ln17_fu_199_p3             |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 195|         110|          83|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  43|          8|    1|          8|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_159_p4               |   9|          2|    7|         14|
    |ap_phi_mux_indvar_flatten_phi_fu_148_p4  |   9|          2|   14|         28|
    |ap_phi_mux_j_phi_fu_170_p4               |   9|          2|    7|         14|
    |i_reg_155                                |   9|          2|    7|         14|
    |imageIn_address0                         |  31|          6|   14|         84|
    |indvar_flatten_reg_144                   |   9|          2|   14|         28|
    |j_reg_166                                |   9|          2|    7|         14|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 137|         28|   72|        206|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln17_reg_402                 |  14|   0|   14|          0|
    |add_ln22_reg_468                 |   7|   0|    7|          0|
    |ap_CS_fsm                        |   7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |i_reg_155                        |   7|   0|    7|          0|
    |icmp_ln17_reg_407                |   1|   0|    1|          0|
    |icmp_ln17_reg_407_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten_reg_144           |  14|   0|   14|          0|
    |j_reg_166                        |   7|   0|    7|          0|
    |reg_177                          |   8|   0|    8|          0|
    |ret_4_reg_448                    |   9|   0|    9|          0|
    |ret_6_reg_463                    |  10|   0|   10|          0|
    |select_ln17_1_reg_420            |   7|   0|    7|          0|
    |select_ln17_2_reg_428            |   7|   0|    7|          0|
    |select_ln17_reg_411              |   7|   0|    7|          0|
    |zext_ln22_reg_433                |  14|   0|   64|         50|
    |zext_ln22_reg_433_pp0_iter1_reg  |  14|   0|   64|         50|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 136|   0|  236|        100|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXI_CPU_AWVALID  |   in|    1|       s_axi|       AXI_CPU|         array|
|s_axi_AXI_CPU_AWREADY  |  out|    1|       s_axi|       AXI_CPU|         array|
|s_axi_AXI_CPU_AWADDR   |   in|   16|       s_axi|       AXI_CPU|         array|
|s_axi_AXI_CPU_WVALID   |   in|    1|       s_axi|       AXI_CPU|         array|
|s_axi_AXI_CPU_WREADY   |  out|    1|       s_axi|       AXI_CPU|         array|
|s_axi_AXI_CPU_WDATA    |   in|   32|       s_axi|       AXI_CPU|         array|
|s_axi_AXI_CPU_WSTRB    |   in|    4|       s_axi|       AXI_CPU|         array|
|s_axi_AXI_CPU_ARVALID  |   in|    1|       s_axi|       AXI_CPU|         array|
|s_axi_AXI_CPU_ARREADY  |  out|    1|       s_axi|       AXI_CPU|         array|
|s_axi_AXI_CPU_ARADDR   |   in|   16|       s_axi|       AXI_CPU|         array|
|s_axi_AXI_CPU_RVALID   |  out|    1|       s_axi|       AXI_CPU|         array|
|s_axi_AXI_CPU_RREADY   |   in|    1|       s_axi|       AXI_CPU|         array|
|s_axi_AXI_CPU_RDATA    |  out|   32|       s_axi|       AXI_CPU|         array|
|s_axi_AXI_CPU_RRESP    |  out|    2|       s_axi|       AXI_CPU|         array|
|s_axi_AXI_CPU_BVALID   |  out|    1|       s_axi|       AXI_CPU|         array|
|s_axi_AXI_CPU_BREADY   |   in|    1|       s_axi|       AXI_CPU|         array|
|s_axi_AXI_CPU_BRESP    |  out|    2|       s_axi|       AXI_CPU|         array|
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|   return void|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|   return void|
|s_axi_control_AWADDR   |   in|    4|       s_axi|       control|   return void|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|   return void|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|   return void|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|   return void|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|   return void|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|   return void|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|   return void|
|s_axi_control_ARADDR   |   in|    4|       s_axi|       control|   return void|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|   return void|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|   return void|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|   return void|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|   return void|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|   return void|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|   return void|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|   return void|
|ap_clk                 |   in|    1|  ap_ctrl_hs|       im_pros|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|       im_pros|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|       im_pros|  return value|
+-----------------------+-----+-----+------------+--------------+--------------+

