// Copyright (C) 2019  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition"

// DATE "03/23/2020 15:57:29"

// 
// Device: Altera 10CL025YU256C8G Package UFBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module fast_serial (
	CLK12M,
	USER_BTN,
	BDBUS2,
	BDBUS3,
	BDBUS0,
	BDBUS1,
	BDBUS4,
	LED,
	D4,
	D5);
input 	CLK12M;
input 	USER_BTN;
input 	BDBUS2;
input 	BDBUS3;
output 	BDBUS0;
output 	BDBUS1;
output 	BDBUS4;
output 	[7:0] LED;
output 	D4;
output 	D5;

// Design Ports Information
// USER_BTN	=>  Location: PIN_N6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// BDBUS0	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// BDBUS1	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// BDBUS4	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[0]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[1]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[2]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[3]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[4]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[5]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[6]	=>  Location: PIN_N5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[7]	=>  Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// D4	=>  Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// D5	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// BDBUS2	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// BDBUS3	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLK12M	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \USER_BTN~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \CLK12M~input_o ;
wire \PLL12_inst|altpll_component|auto_generated|wire_pll1_fbout ;
wire \PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \clock_for_fastserial|fsclk~0_combout ;
wire \clock_for_fastserial|fsclk~q ;
wire \tx_lite|state[0]~11_combout ;
wire \tx_lite|Mux3~8_combout ;
wire \BDBUS3~input_o ;
wire \tx_lite|q_fscts~0_combout ;
wire \tx_lite|q_fscts~q ;
wire \tx_lite|busy~0_combout ;
wire \BDBUS2~input_o ;
wire \rx_lite|d_fsdo~0_combout ;
wire \rx_lite|d_fsdo~q ;
wire \rx_lite|q_fsdo~q ;
wire \rx_lite|Selector1~0_combout ;
wire \rx_lite|Equal1~0_combout ;
wire \rx_lite|Selector3~0_combout ;
wire \rx_lite|Selector3~1_combout ;
wire \rx_lite|state[3]~4_combout ;
wire \rx_lite|state[3]~5_combout ;
wire \rx_lite|Equal2~0_combout ;
wire \rx_lite|state[1]~6_combout ;
wire \rx_lite|Equal0~0_combout ;
wire \rx_lite|state[1]~2_combout ;
wire \rx_lite|state[1]~3_combout ;
wire \rx_lite|always1~0_combout ;
wire \rx_lite|rx_data~0_combout ;
wire \rx_lite|rx_data~7_combout ;
wire \rx_lite|rx_data[0]~2_combout ;
wire \rx_lite|rx_data~6_combout ;
wire \rx_lite|rx_data~4_combout ;
wire \rx_lite|rx_data~5_combout ;
wire \rx_lite|rx_data~3_combout ;
wire \rx_lite|rx_data~1_combout ;
wire \rx_lite|rx_data~8_combout ;
wire \rx_lite|rx_data~9_combout ;
wire \u0|in_bytes_to_packets|Equal0~0_combout ;
wire \u0|in_bytes_to_packets|Equal0~1_combout ;
wire \u0|in_bytes_to_packets|Equal2~0_combout ;
wire \u0|in_bytes_to_packets|received_channel~0_combout ;
wire \rx_lite|rx_ready~0_combout ;
wire \rx_lite|rx_ready~q ;
wire \u0|master|p2m|in_ready_0~0_combout ;
wire \u0|in_bytes_to_packets|out_startofpacket~0_combout ;
wire \u0|in_bytes_to_packets|out_valid~0_combout ;
wire \u0|in_bytes_to_packets|out_valid~1_combout ;
wire \u0|in_bytes_to_packets|out_startofpacket~1_combout ;
wire \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ;
wire \reset_count[0]~31_combout ;
wire \reset_count[1]~32_combout ;
wire \reset_count[1]~33 ;
wire \reset_count[2]~34_combout ;
wire \reset_count[2]~35 ;
wire \reset_count[3]~36_combout ;
wire \Equal0~0_combout ;
wire \reset_count[3]~37 ;
wire \reset_count[4]~38_combout ;
wire \reset_count[4]~39 ;
wire \reset_count[5]~40_combout ;
wire \reset_count[5]~41 ;
wire \reset_count[6]~42_combout ;
wire \reset_count[6]~43 ;
wire \reset_count[7]~44_combout ;
wire \Equal0~1_combout ;
wire \reset_count[7]~45 ;
wire \reset_count[8]~46_combout ;
wire \reset_count[8]~47 ;
wire \reset_count[9]~48_combout ;
wire \reset_count[9]~49 ;
wire \reset_count[10]~50_combout ;
wire \reset_count[10]~51 ;
wire \reset_count[11]~52_combout ;
wire \reset_count[11]~53 ;
wire \reset_count[12]~54_combout ;
wire \reset_count[12]~55 ;
wire \reset_count[13]~56_combout ;
wire \reset_count[13]~57 ;
wire \reset_count[14]~58_combout ;
wire \reset_count[14]~59 ;
wire \reset_count[15]~60_combout ;
wire \Equal0~3_combout ;
wire \Equal0~2_combout ;
wire \Equal0~4_combout ;
wire \reset_count[15]~61 ;
wire \reset_count[16]~62_combout ;
wire \reset_count[16]~63 ;
wire \reset_count[17]~64_combout ;
wire \reset_count[17]~65 ;
wire \reset_count[18]~66_combout ;
wire \reset_count[18]~67 ;
wire \reset_count[19]~68_combout ;
wire \reset_count[19]~69 ;
wire \reset_count[20]~70_combout ;
wire \reset_count[20]~71 ;
wire \reset_count[21]~72_combout ;
wire \reset_count[21]~73 ;
wire \reset_count[22]~74_combout ;
wire \reset_count[22]~75 ;
wire \reset_count[23]~76_combout ;
wire \Equal0~6_combout ;
wire \Equal0~5_combout ;
wire \Equal0~7_combout ;
wire \reset_count[23]~77 ;
wire \reset_count[24]~78_combout ;
wire \reset_count[24]~79 ;
wire \reset_count[25]~80_combout ;
wire \reset_count[25]~81 ;
wire \reset_count[26]~82_combout ;
wire \reset_count[26]~83 ;
wire \reset_count[27]~84_combout ;
wire \reset_count[27]~85 ;
wire \reset_count[28]~86_combout ;
wire \reset_count[28]~87 ;
wire \reset_count[29]~88_combout ;
wire \reset_count[29]~89 ;
wire \reset_count[30]~90_combout ;
wire \reset_count[30]~91 ;
wire \reset_count[31]~92_combout ;
wire \Equal0~9_combout ;
wire \Equal0~8_combout ;
wire \Equal0~10_combout ;
wire \reset_reg~feeder_combout ;
wire \reset_reg~q ;
wire \reset_reg~clkctrl_outclk ;
wire \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ;
wire \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ;
wire \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ;
wire \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ;
wire \u0|in_bytes_to_packets|out_startofpacket~q ;
wire \u0|master|p2m|Selector70~0_combout ;
wire \u0|in_bytes_to_packets|out_data[5]~0_combout ;
wire \u0|master|p2m|Equal2~0_combout ;
wire \u0|master|p2m|command[1]~feeder_combout ;
wire \u0|master|p2m|Equal2~1_combout ;
wire \u0|master|p2m|out_data[2]~4_combout ;
wire \u0|master|p2m|Selector70~1_combout ;
wire \u0|master|p2m|Selector0~2_combout ;
wire \u0|master|p2m|state~72_combout ;
wire \u0|in_bytes_to_packets|out_endofpacket~0_combout ;
wire \u0|in_bytes_to_packets|out_endofpacket~1_combout ;
wire \u0|in_bytes_to_packets|out_endofpacket~q ;
wire \u0|master|p2m|state~64_combout ;
wire \u0|master|p2m|Selector1~0_combout ;
wire \u0|mm_interconnect_0|master_avalon_master_agent|hold_waitrequest~feeder_combout ;
wire \u0|mm_interconnect_0|master_avalon_master_agent|hold_waitrequest~q ;
wire \u0|master|p2m|Add2~0_combout ;
wire \u0|master|p2m|Selector69~0_combout ;
wire \u0|master|p2m|counter~21_combout ;
wire \u0|master|p2m|counter~22_combout ;
wire \u0|master|p2m|counter~23_combout ;
wire \u0|master|p2m|counter~25_combout ;
wire \u0|master|p2m|counter~16_combout ;
wire \u0|master|p2m|counter~19_combout ;
wire \u0|master|p2m|counter~20_combout ;
wire \u0|master|p2m|Add0~0_combout ;
wire \u0|master|p2m|counter[0]~15_combout ;
wire \u0|master|p2m|Add3~0_combout ;
wire \u0|master|p2m|counter[15]~17_combout ;
wire \u0|master|p2m|counter[7]~26_combout ;
wire \u0|master|p2m|Add0~1 ;
wire \u0|master|p2m|Add0~2_combout ;
wire \u0|master|p2m|counter~24_combout ;
wire \u0|master|p2m|counter[1]~14_combout ;
wire \u0|master|p2m|Add3~1 ;
wire \u0|master|p2m|Add3~2_combout ;
wire \u0|master|p2m|Add0~3 ;
wire \u0|master|p2m|Add0~4_combout ;
wire \u0|master|p2m|counter[2]~13_combout ;
wire \u0|master|p2m|Add3~3 ;
wire \u0|master|p2m|Add3~4_combout ;
wire \u0|master|p2m|Add0~5 ;
wire \u0|master|p2m|Add0~6_combout ;
wire \u0|master|p2m|counter[3]~12_combout ;
wire \u0|master|p2m|Add3~5 ;
wire \u0|master|p2m|Add3~6_combout ;
wire \u0|master|p2m|Add0~7 ;
wire \u0|master|p2m|Add0~8_combout ;
wire \u0|master|p2m|counter[4]~11_combout ;
wire \u0|master|p2m|Add3~7 ;
wire \u0|master|p2m|Add3~8_combout ;
wire \u0|master|p2m|Add0~9 ;
wire \u0|master|p2m|Add0~10_combout ;
wire \u0|master|p2m|counter[5]~10_combout ;
wire \u0|master|p2m|Add3~9 ;
wire \u0|master|p2m|Add3~10_combout ;
wire \u0|master|p2m|Add0~11 ;
wire \u0|master|p2m|Add0~12_combout ;
wire \u0|master|p2m|counter[6]~9_combout ;
wire \u0|master|p2m|Add3~11 ;
wire \u0|master|p2m|Add3~12_combout ;
wire \u0|master|p2m|Add0~13 ;
wire \u0|master|p2m|Add0~14_combout ;
wire \u0|master|p2m|counter[7]~8_combout ;
wire \u0|master|p2m|Add3~13 ;
wire \u0|master|p2m|Add3~14_combout ;
wire \u0|master|p2m|Add0~15 ;
wire \u0|master|p2m|Add0~16_combout ;
wire \u0|master|p2m|counter[8]~7_combout ;
wire \u0|master|p2m|Add3~15 ;
wire \u0|master|p2m|Add3~16_combout ;
wire \u0|master|p2m|counter[15]~18_combout ;
wire \u0|master|p2m|Add0~17 ;
wire \u0|master|p2m|Add0~18_combout ;
wire \u0|master|p2m|counter[9]~6_combout ;
wire \u0|master|p2m|Add3~17 ;
wire \u0|master|p2m|Add3~18_combout ;
wire \u0|master|p2m|Add0~19 ;
wire \u0|master|p2m|Add0~20_combout ;
wire \u0|master|p2m|counter[10]~5_combout ;
wire \u0|master|p2m|Add3~19 ;
wire \u0|master|p2m|Add3~20_combout ;
wire \u0|master|p2m|Add0~21 ;
wire \u0|master|p2m|Add0~22_combout ;
wire \u0|master|p2m|counter[11]~4_combout ;
wire \u0|master|p2m|Add3~21 ;
wire \u0|master|p2m|Add3~22_combout ;
wire \u0|master|p2m|Add0~23 ;
wire \u0|master|p2m|Add0~24_combout ;
wire \u0|master|p2m|counter[12]~3_combout ;
wire \u0|master|p2m|Add3~23 ;
wire \u0|master|p2m|Add3~24_combout ;
wire \u0|master|p2m|Add0~25 ;
wire \u0|master|p2m|Add0~26_combout ;
wire \u0|master|p2m|counter[13]~2_combout ;
wire \u0|master|p2m|Add3~25 ;
wire \u0|master|p2m|Add3~26_combout ;
wire \u0|master|p2m|Add0~27 ;
wire \u0|master|p2m|Add0~28_combout ;
wire \u0|master|p2m|counter[14]~1_combout ;
wire \u0|master|p2m|Add3~27 ;
wire \u0|master|p2m|Add3~28_combout ;
wire \u0|master|p2m|Add0~29 ;
wire \u0|master|p2m|Add0~30_combout ;
wire \u0|master|p2m|counter[15]~0_combout ;
wire \u0|master|p2m|Add3~29 ;
wire \u0|master|p2m|Add3~30_combout ;
wire \u0|master|p2m|Equal10~0_combout ;
wire \u0|master|p2m|Equal10~2_combout ;
wire \u0|master|p2m|Equal10~1_combout ;
wire \u0|master|p2m|Equal10~3_combout ;
wire \u0|master|p2m|Equal10~4_combout ;
wire \u0|master|p2m|address[7]~4_combout ;
wire \u0|out_packets_to_bytes|in_ready~1_combout ;
wire \u0|master|p2m|address[7]~2_combout ;
wire \u0|master|p2m|Selector72~0_combout ;
wire \u0|master|p2m|Selector0~3_combout ;
wire \u0|master|p2m|Selector38~0_combout ;
wire \u0|master|p2m|first_trans~q ;
wire \u0|master|p2m|Selector72~1_combout ;
wire \u0|master|p2m|out_startofpacket~q ;
wire \u0|out_packets_to_bytes|sent_sop~3_combout ;
wire \u0|out_packets_to_bytes|sent_sop~2_combout ;
wire \u0|out_packets_to_bytes|sent_sop~q ;
wire \u0|master|p2m|Selector82~0_combout ;
wire \u0|master|p2m|out_endofpacket~0_combout ;
wire \u0|master|p2m|out_endofpacket~q ;
wire \u0|out_packets_to_bytes|out_data[3]~0_combout ;
wire \u0|out_packets_to_bytes|sent_channel_char~0_combout ;
wire \u0|out_packets_to_bytes|sent_channel_char~q ;
wire \u0|out_packets_to_bytes|sent_channel~0_combout ;
wire \u0|out_packets_to_bytes|sent_channel~1_combout ;
wire \u0|out_packets_to_bytes|sent_channel~q ;
wire \u0|out_packets_to_bytes|stored_channel[0]~0_combout ;
wire \u0|out_packets_to_bytes|in_ready~2_combout ;
wire \u0|out_packets_to_bytes|in_ready~3_combout ;
wire \u0|out_packets_to_bytes|sent_esc~0_combout ;
wire \u0|out_packets_to_bytes|sent_esc~q ;
wire \u0|master|p2m|state~69_combout ;
wire \u0|master|p2m|state~70_combout ;
wire \u0|master|p2m|state~81_combout ;
wire \u0|master|p2m|state.READ_ASSERT~q ;
wire \u0|master|p2m|state~82_combout ;
wire \u0|master|p2m|state~71_combout ;
wire \u0|master|p2m|state.READ_DATA_WAIT~q ;
wire \u0|master|p2m|state~52_combout ;
wire \u0|master|p2m|state~49_combout ;
wire \u0|master|p2m|state~53_combout ;
wire \u0|master|p2m|state~54_combout ;
wire \u0|master|p2m|state~50_combout ;
wire \u0|mm_interconnect_0|router|always1~0_combout ;
wire \u0|mm_interconnect_0|router|always1~1_combout ;
wire \u0|mm_interconnect_0|router|src_channel[1]~0_combout ;
wire \u0|mm_interconnect_0|router|src_channel[1]~1_combout ;
wire \u0|mm_interconnect_0|master_avalon_master_agent|cp_valid~0_combout ;
wire \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~3_combout ;
wire \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][105]~0_combout ;
wire \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~2_combout ;
wire \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~2_combout ;
wire \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][105]~q ;
wire \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][105]~1_combout ;
wire \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][105]~q ;
wire \u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout ;
wire \u0|mm_interconnect_0|led_gpio_slave_avs_s0_translator|read_latency_shift_reg~3_combout ;
wire \u0|mm_interconnect_0|led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \u0|mm_interconnect_0|led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \u0|mm_interconnect_0|led_gpio_slave_avs_s0_agent_rsp_fifo|mem[1][105]~q ;
wire \u0|mm_interconnect_0|led_gpio_slave_avs_s0_agent_rsp_fifo|mem~0_combout ;
wire \u0|mm_interconnect_0|led_gpio_slave_avs_s0_agent_rsp_fifo|mem[0][105]~1_combout ;
wire \u0|mm_interconnect_0|led_gpio_slave_avs_s0_agent_rsp_fifo|mem[0][105]~q ;
wire \u0|mm_interconnect_0|master_avalon_master_limiter|response_sink_accepted~0_combout ;
wire \u0|mm_interconnect_0|master_avalon_master_limiter|nonposted_cmd_accepted~combout ;
wire \u0|mm_interconnect_0|master_avalon_master_limiter|pending_response_count[0]~0_combout ;
wire \u0|mm_interconnect_0|master_avalon_master_limiter|has_pending_responses~0_combout ;
wire \u0|mm_interconnect_0|master_avalon_master_limiter|has_pending_responses~q ;
wire \u0|mm_interconnect_0|master_avalon_master_limiter|save_dest_id~0_combout ;
wire \u0|mm_interconnect_0|master_avalon_master_limiter|suppress_change_dest_id~0_combout ;
wire \u0|mm_interconnect_0|master_avalon_master_limiter|suppress_change_dest_id~1_combout ;
wire \u0|master|p2m|state~51_combout ;
wire \u0|master|p2m|state~55_combout ;
wire \u0|master|p2m|state~56_combout ;
wire \u0|master|p2m|state~57_combout ;
wire \u0|master|p2m|state~61_combout ;
wire \u0|master|p2m|state~62_combout ;
wire \u0|master|p2m|state~66_combout ;
wire \u0|master|p2m|state.READ_CMD_WAIT~q ;
wire \u0|master|p2m|Selector83~0_combout ;
wire \u0|master|p2m|Selector83~1_combout ;
wire \u0|master|p2m|read~q ;
wire \u0|mm_interconnect_0|led_gpio_slave_avs_s0_translator|read_latency_shift_reg~2_combout ;
wire \u0|master|p2m|out_data~5_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~2_combout ;
wire \u0|master|p2m|out_data[2]~2_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[2]~0_combout ;
wire \u0|master|p2m|out_data[2]~6_combout ;
wire \u0|master|p2m|out_data[2]~7_combout ;
wire \u0|master|p2m|Selector78~0_combout ;
wire \u0|master|p2m|Selector78~1_combout ;
wire \u0|master|p2m|out_data[2]~8_combout ;
wire \u0|master|p2m|out_data[2]~9_combout ;
wire \u0|master|p2m|WideOr14~0_combout ;
wire \u0|master|p2m|Selector73~0_combout ;
wire \u0|master|p2m|current_byte[0]~1_combout ;
wire \u0|master|p2m|current_byte[0]~2_combout ;
wire \u0|master|p2m|out_data[2]~10_combout ;
wire \u0|master|p2m|Selector82~1_combout ;
wire \u0|master|p2m|Selector73~1_combout ;
wire \u0|master|p2m|Selector75~2_combout ;
wire \u0|master|p2m|Selector75~3_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~3_combout ;
wire \u0|master|p2m|Selector75~0_combout ;
wire \u0|master|p2m|Selector75~1_combout ;
wire \u0|master|p2m|Selector75~4_combout ;
wire \u0|master|p2m|Selector75~5_combout ;
wire \u0|master|p2m|Selector79~0_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ;
wire \u0|master|p2m|Mux14~0_combout ;
wire \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[24]~0_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~1_combout ;
wire \u0|master|p2m|Mux14~1_combout ;
wire \u0|master|p2m|Selector79~1_combout ;
wire \u0|master|p2m|Selector79~2_combout ;
wire \u0|master|p2m|Selector79~3_combout ;
wire \u0|master|p2m|Selector79~4_combout ;
wire \u0|out_packets_to_bytes|in_ready~4_combout ;
wire \u0|out_packets_to_bytes|in_ready~6_combout ;
wire \u0|out_packets_to_bytes|sent_eop~2_combout ;
wire \u0|out_packets_to_bytes|sent_eop~q ;
wire \u0|out_packets_to_bytes|in_ready~0_combout ;
wire \u0|master|p2m|state~46_combout ;
wire \u0|master|p2m|address[7]~3_combout ;
wire \u0|master|p2m|Add2~1 ;
wire \u0|master|p2m|Add2~2_combout ;
wire \u0|master|p2m|Selector68~0_combout ;
wire \u0|master|p2m|Add2~3 ;
wire \u0|master|p2m|Add2~4_combout ;
wire \u0|master|p2m|Selector67~0_combout ;
wire \u0|master|p2m|Add2~5 ;
wire \u0|master|p2m|Add2~6_combout ;
wire \u0|master|p2m|Selector66~0_combout ;
wire \u0|master|p2m|Add2~7 ;
wire \u0|master|p2m|Add2~8_combout ;
wire \u0|master|p2m|Selector65~0_combout ;
wire \u0|master|p2m|Add2~9 ;
wire \u0|master|p2m|Add2~10_combout ;
wire \u0|master|p2m|Selector64~0_combout ;
wire \u0|mm_interconnect_0|router|always1~3_combout ;
wire \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem_used[0]~feeder_combout ;
wire \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|write~0_combout ;
wire \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|write~1_combout ;
wire \u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout ;
wire \u0|mm_interconnect_0|router|always1~2_combout ;
wire \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|m0_write~0_combout ;
wire \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0_combout ;
wire \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~1_combout ;
wire \u0|mm_interconnect_0|cmd_demux|WideOr0~2_combout ;
wire \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~0_combout ;
wire \u0|mm_interconnect_0|cmd_demux|WideOr0~3_combout ;
wire \u0|mm_interconnect_0|cmd_demux|WideOr0~4_combout ;
wire \u0|mm_interconnect_0|master_avalon_master_agent|av_waitrequest~combout ;
wire \u0|master|p2m|in_ready_0~1_combout ;
wire \u0|master|p2m|state~80_combout ;
wire \u0|master|p2m|state.GET_WRITE_DATA~q ;
wire \u0|master|p2m|Selector39~0_combout ;
wire \u0|master|p2m|last_trans~q ;
wire \u0|master|p2m|Selector0~5_combout ;
wire \u0|master|p2m|state~73_combout ;
wire \u0|master|p2m|state.RETURN_PACKET~q ;
wire \u0|master|p2m|current_byte[0]~0_combout ;
wire \u0|master|p2m|current_byte[0]~3_combout ;
wire \u0|master|p2m|current_byte[0]~4_combout ;
wire \u0|master|p2m|Equal6~0_combout ;
wire \u0|master|p2m|state~47_combout ;
wire \u0|master|p2m|state~58_combout ;
wire \u0|master|p2m|state~59_combout ;
wire \u0|master|p2m|state~60_combout ;
wire \u0|master|p2m|state.WRITE_WAIT~q ;
wire \u0|master|p2m|Selector81~0_combout ;
wire \u0|master|p2m|write~q ;
wire \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~1_combout ;
wire \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~2_combout ;
wire \u0|mm_interconnect_0|rsp_mux|WideOr1~combout ;
wire \u0|master|p2m|state~67_combout ;
wire \u0|master|p2m|state~68_combout ;
wire \u0|master|p2m|state.READ_SEND_ISSUE~q ;
wire \u0|master|p2m|state~63_combout ;
wire \u0|master|p2m|state.READ_SEND_WAIT~q ;
wire \u0|master|p2m|state~74_combout ;
wire \u0|master|p2m|state~75_combout ;
wire \u0|master|p2m|state.0000~q ;
wire \u0|master|p2m|in_ready_0~3_combout ;
wire \u0|master|p2m|in_ready_0~2_combout ;
wire \u0|master|p2m|in_ready_0~4_combout ;
wire \u0|master|p2m|in_ready_0~q ;
wire \u0|master|p2m|enable~0_combout ;
wire \u0|in_bytes_to_packets|received_esc~0_combout ;
wire \u0|in_bytes_to_packets|received_esc~q ;
wire \u0|in_bytes_to_packets|received_channel~1_combout ;
wire \u0|in_bytes_to_packets|received_channel~q ;
wire \u0|in_bytes_to_packets|out_channel[2]~feeder_combout ;
wire \u0|in_bytes_to_packets|out_channel[7]~2_combout ;
wire \u0|master|p2m|enable~2_combout ;
wire \u0|in_bytes_to_packets|out_channel[6]~feeder_combout ;
wire \u0|in_bytes_to_packets|out_channel[5]~feeder_combout ;
wire \u0|master|p2m|enable~1_combout ;
wire \u0|master|p2m|enable~3_combout ;
wire \u0|master|p2m|enable~combout ;
wire \u0|master|p2m|always1~0_combout ;
wire \u0|master|p2m|state.GET_EXTRA~0_combout ;
wire \u0|master|p2m|state.GET_EXTRA~q ;
wire \u0|master|p2m|state~77_combout ;
wire \u0|master|p2m|state.GET_SIZE1~q ;
wire \u0|master|p2m|state~78_combout ;
wire \u0|master|p2m|state.GET_SIZE2~q ;
wire \u0|master|p2m|state~79_combout ;
wire \u0|master|p2m|state.GET_ADDR1~q ;
wire \u0|master|p2m|state~76_combout ;
wire \u0|master|p2m|state.GET_ADDR2~q ;
wire \u0|master|p2m|state~65_combout ;
wire \u0|master|p2m|state.GET_ADDR3~q ;
wire \u0|master|p2m|state~48_combout ;
wire \u0|master|p2m|state.GET_ADDR4~q ;
wire \u0|master|p2m|current_byte[0]~5_combout ;
wire \u0|master|p2m|current_byte[0]~6_combout ;
wire \u0|master|p2m|Selector77~0_combout ;
wire \u0|master|p2m|out_data[3]~1_combout ;
wire \u0|master|p2m|Selector77~1_combout ;
wire \u0|master|p2m|Selector77~2_combout ;
wire \u0|master|p2m|Mux1~0_combout ;
wire \u0|master|p2m|out_data[6]~0_combout ;
wire \u0|master|p2m|Selector74~0_combout ;
wire \u0|master|p2m|Selector74~1_combout ;
wire \u0|master|p2m|Mux11~0_combout ;
wire \u0|master|p2m|Mux11~1_combout ;
wire \u0|master|p2m|Selector76~1_combout ;
wire \u0|master|p2m|Selector76~2_combout ;
wire \u0|master|p2m|Selector76~0_combout ;
wire \u0|master|p2m|Selector76~3_combout ;
wire \u0|master|p2m|Selector73~5_combout ;
wire \u0|master|p2m|Selector73~3_combout ;
wire \u0|master|p2m|Selector73~4_combout ;
wire \u0|master|p2m|Selector73~6_combout ;
wire \u0|master|p2m|Selector73~2_combout ;
wire \u0|master|p2m|Selector73~7_combout ;
wire \u0|out_packets_to_bytes|in_ready~5_combout ;
wire \u0|out_packets_to_bytes|in_ready~combout ;
wire \u0|master|p2m|Selector0~1_combout ;
wire \u0|master|p2m|Selector0~0_combout ;
wire \u0|master|p2m|Selector0~4_combout ;
wire \u0|master|p2m|out_valid~q ;
wire \u0|out_packets_to_bytes|out_valid~0_combout ;
wire \u0|out_packets_to_bytes|out_valid~q ;
wire \tx_lite|busy~1_combout ;
wire \tx_lite|busy~q ;
wire \tx_lite|always1~0_combout ;
wire \tx_lite|state[0]~12_combout ;
wire \tx_lite|state~2_combout ;
wire \tx_lite|state~8_combout ;
wire \tx_lite|state~9_combout ;
wire \tx_lite|Mux3~6_combout ;
wire \tx_lite|Mux3~0_combout ;
wire \tx_lite|Mux3~1_combout ;
wire \tx_lite|Mux3~2_combout ;
wire \tx_lite|Mux3~3_combout ;
wire \tx_lite|Mux3~4_combout ;
wire \tx_lite|Mux3~5_combout ;
wire \tx_lite|Mux3~7_combout ;
wire \tx_lite|state[3]~4_combout ;
wire \tx_lite|state[3]~5_combout ;
wire \tx_lite|state[3]~3_combout ;
wire \tx_lite|state[3]~6_combout ;
wire \tx_lite|state[3]~10_combout ;
wire \tx_lite|state[3]~7_combout ;
wire \tx_lite|Mux2~2_combout ;
wire \tx_lite|Mux2~0_combout ;
wire \tx_lite|Mux2~1_combout ;
wire \tx_lite|Mux2~3_combout ;
wire \tx_lite|Mux0~1_combout ;
wire \tx_lite|Mux0~2_combout ;
wire \tx_lite|Mux0~3_combout ;
wire \tx_lite|Mux0~4_combout ;
wire \tx_lite|lcl_data[4]~2_combout ;
wire \tx_lite|lcl_data[4]~3_combout ;
wire \tx_lite|lcl_data[4]~4_combout ;
wire \u0|out_packets_to_bytes|out_data[3]~1_combout ;
wire \u0|out_packets_to_bytes|out_data~3_combout ;
wire \u0|out_packets_to_bytes|out_data~4_combout ;
wire \u0|out_packets_to_bytes|out_data~5_combout ;
wire \u0|out_packets_to_bytes|out_data~10_combout ;
wire \tx_lite|Selector0~0_combout ;
wire \tx_lite|Selector0~2_combout ;
wire \tx_lite|Selector0~1_combout ;
wire \u0|out_packets_to_bytes|out_data~11_combout ;
wire \tx_lite|lcl_data~5_combout ;
wire \tx_lite|Selector0~3_combout ;
wire \tx_lite|Selector1~0_combout ;
wire \tx_lite|lcl_data[4]~6_combout ;
wire \u0|out_packets_to_bytes|out_data~8_combout ;
wire \u0|out_packets_to_bytes|out_data~9_combout ;
wire \tx_lite|Selector2~0_combout ;
wire \u0|out_packets_to_bytes|out_data~7_combout ;
wire \tx_lite|Selector3~0_combout ;
wire \u0|out_packets_to_bytes|out_data~6_combout ;
wire \tx_lite|Selector4~0_combout ;
wire \tx_lite|Selector5~0_combout ;
wire \tx_lite|Selector6~0_combout ;
wire \u0|out_packets_to_bytes|in_ready~7_combout ;
wire \u0|master|p2m|out_data[0]~3_combout ;
wire \u0|master|p2m|Selector80~0_combout ;
wire \u0|master|p2m|Selector80~1_combout ;
wire \u0|out_packets_to_bytes|out_data~2_combout ;
wire \tx_lite|Selector7~0_combout ;
wire \tx_lite|Mux0~0_combout ;
wire \tx_lite|Mux0~5_combout ;
wire \tx_lite|fsdi~q ;
wire \u0|led_gpio_slave|always0~0_combout ;
wire \u0|led_gpio_slave|always0~1_combout ;
wire \u0|led_gpio_slave|always0~2_combout ;
wire \u0|master|p2m|writedata[0]~feeder_combout ;
wire \u0|master|p2m|writedata[0]~0_combout ;
wire \u0|led_gpio_slave|led_output[0]~0_combout ;
wire \u0|led_gpio_slave|always0~3_combout ;
wire \u0|led_gpio_slave|led_output[1]~8_combout ;
wire \u0|master|p2m|writedata[1]~feeder_combout ;
wire \u0|led_gpio_slave|led_output[1]~1_combout ;
wire \u0|master|p2m|writedata[2]~feeder_combout ;
wire \u0|led_gpio_slave|led_output[2]~2_combout ;
wire \u0|master|p2m|writedata[3]~feeder_combout ;
wire \u0|led_gpio_slave|led_output[3]~3_combout ;
wire \u0|master|p2m|writedata[4]~feeder_combout ;
wire \u0|led_gpio_slave|led_output[4]~4_combout ;
wire \u0|master|p2m|writedata[5]~feeder_combout ;
wire \u0|led_gpio_slave|led_output[5]~5_combout ;
wire \u0|master|p2m|writedata[6]~feeder_combout ;
wire \u0|led_gpio_slave|led_output[6]~6_combout ;
wire \u0|master|p2m|writedata[7]~feeder_combout ;
wire \u0|led_gpio_slave|led_output[7]~7_combout ;
wire [103:0] \u0|mm_interconnect_0|rsp_mux|src_data ;
wire [31:0] \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre ;
wire [23:0] \u0|master|p2m|read_data_buffer ;
wire [0:0] \u0|mm_interconnect_0|master_avalon_master_limiter|pending_response_count ;
wire [0:0] \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg ;
wire [3:0] \rx_lite|state ;
wire [31:0] \u0|master|p2m|address ;
wire [1:0] \u0|mm_interconnect_0|led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used ;
wire [7:0] \tx_lite|lcl_data ;
wire [3:0] \tx_lite|state ;
wire [1:0] \u0|master|p2m|current_byte ;
wire [0:0] \u0|mm_interconnect_0|led_gpio_slave_avs_s0_translator|read_latency_shift_reg ;
wire [31:0] reset_count;
wire [2:0] \u0|mm_interconnect_0|master_avalon_master_limiter|last_channel ;
wire [7:0] \u0|master|p2m|out_data ;
wire [15:0] \u0|master|p2m|counter ;
wire [4:0] \PLL12_inst|altpll_component|auto_generated|wire_pll1_clk ;
wire [7:0] \u0|led_gpio_slave|led_output ;
wire [31:0] \u0|master|p2m|writedata ;
wire [8:0] \u0|out_packets_to_bytes|stored_channel ;
wire [1:0] \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain ;
wire [7:0] \u0|in_bytes_to_packets|out_channel ;
wire [7:0] \rx_lite|rx_data ;
wire [7:0] \u0|master|p2m|command ;
wire [1:0] \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem_used ;
wire [1:0] \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter ;
wire [7:0] \u0|out_packets_to_bytes|out_data ;
wire [1:0] \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used ;

wire [4:0] \PLL12_inst|altpll_component|auto_generated|pll1_CLK_bus ;

assign \PLL12_inst|altpll_component|auto_generated|wire_pll1_clk [0] = \PLL12_inst|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \PLL12_inst|altpll_component|auto_generated|wire_pll1_clk [1] = \PLL12_inst|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \PLL12_inst|altpll_component|auto_generated|wire_pll1_clk [2] = \PLL12_inst|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \PLL12_inst|altpll_component|auto_generated|wire_pll1_clk [3] = \PLL12_inst|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \PLL12_inst|altpll_component|auto_generated|wire_pll1_clk [4] = \PLL12_inst|altpll_component|auto_generated|pll1_CLK_bus [4];

// Location: IOOBUF_X16_Y0_N16
cyclone10lp_io_obuf \BDBUS0~output (
	.i(!\tx_lite|fsdi~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BDBUS0),
	.obar());
// synopsys translate_off
defparam \BDBUS0~output .bus_hold = "false";
defparam \BDBUS0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cyclone10lp_io_obuf \BDBUS1~output (
	.i(\clock_for_fastserial|fsclk~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BDBUS1),
	.obar());
// synopsys translate_off
defparam \BDBUS1~output .bus_hold = "false";
defparam \BDBUS1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N23
cyclone10lp_io_obuf \BDBUS4~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BDBUS4),
	.obar());
// synopsys translate_off
defparam \BDBUS4~output .bus_hold = "false";
defparam \BDBUS4~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cyclone10lp_io_obuf \LED[0]~output (
	.i(\u0|led_gpio_slave|led_output [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[0]),
	.obar());
// synopsys translate_off
defparam \LED[0]~output .bus_hold = "false";
defparam \LED[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cyclone10lp_io_obuf \LED[1]~output (
	.i(\u0|led_gpio_slave|led_output [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[1]),
	.obar());
// synopsys translate_off
defparam \LED[1]~output .bus_hold = "false";
defparam \LED[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cyclone10lp_io_obuf \LED[2]~output (
	.i(\u0|led_gpio_slave|led_output [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[2]),
	.obar());
// synopsys translate_off
defparam \LED[2]~output .bus_hold = "false";
defparam \LED[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cyclone10lp_io_obuf \LED[3]~output (
	.i(\u0|led_gpio_slave|led_output [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[3]),
	.obar());
// synopsys translate_off
defparam \LED[3]~output .bus_hold = "false";
defparam \LED[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cyclone10lp_io_obuf \LED[4]~output (
	.i(\u0|led_gpio_slave|led_output [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[4]),
	.obar());
// synopsys translate_off
defparam \LED[4]~output .bus_hold = "false";
defparam \LED[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cyclone10lp_io_obuf \LED[5]~output (
	.i(\u0|led_gpio_slave|led_output [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[5]),
	.obar());
// synopsys translate_off
defparam \LED[5]~output .bus_hold = "false";
defparam \LED[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N9
cyclone10lp_io_obuf \LED[6]~output (
	.i(\u0|led_gpio_slave|led_output [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[6]),
	.obar());
// synopsys translate_off
defparam \LED[6]~output .bus_hold = "false";
defparam \LED[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cyclone10lp_io_obuf \LED[7]~output (
	.i(\u0|led_gpio_slave|led_output [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[7]),
	.obar());
// synopsys translate_off
defparam \LED[7]~output .bus_hold = "false";
defparam \LED[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y12_N2
cyclone10lp_io_obuf \D4~output (
	.i(\BDBUS2~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(D4),
	.obar());
// synopsys translate_off
defparam \D4~output .bus_hold = "false";
defparam \D4~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y15_N9
cyclone10lp_io_obuf \D5~output (
	.i(!\tx_lite|fsdi~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(D5),
	.obar());
// synopsys translate_off
defparam \D5~output .bus_hold = "false";
defparam \D5~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N15
cyclone10lp_io_ibuf \CLK12M~input (
	.i(CLK12M),
	.ibar(gnd),
	.o(\CLK12M~input_o ));
// synopsys translate_off
defparam \CLK12M~input .bus_hold = "false";
defparam \CLK12M~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cyclone10lp_pll \PLL12_inst|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\PLL12_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLK12M~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\PLL12_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\PLL12_inst|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \PLL12_inst|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \PLL12_inst|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \PLL12_inst|altpll_component|auto_generated|pll1 .c0_high = 3;
defparam \PLL12_inst|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \PLL12_inst|altpll_component|auto_generated|pll1 .c0_low = 3;
defparam \PLL12_inst|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \PLL12_inst|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \PLL12_inst|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \PLL12_inst|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \PLL12_inst|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \PLL12_inst|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \PLL12_inst|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \PLL12_inst|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \PLL12_inst|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \PLL12_inst|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \PLL12_inst|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \PLL12_inst|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \PLL12_inst|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \PLL12_inst|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \PLL12_inst|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \PLL12_inst|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \PLL12_inst|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \PLL12_inst|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \PLL12_inst|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \PLL12_inst|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \PLL12_inst|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \PLL12_inst|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \PLL12_inst|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \PLL12_inst|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \PLL12_inst|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \PLL12_inst|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \PLL12_inst|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \PLL12_inst|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \PLL12_inst|altpll_component|auto_generated|pll1 .clk0_divide_by = 6;
defparam \PLL12_inst|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \PLL12_inst|altpll_component|auto_generated|pll1 .clk0_multiply_by = 25;
defparam \PLL12_inst|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \PLL12_inst|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \PLL12_inst|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \PLL12_inst|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \PLL12_inst|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \PLL12_inst|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \PLL12_inst|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \PLL12_inst|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \PLL12_inst|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \PLL12_inst|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \PLL12_inst|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \PLL12_inst|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \PLL12_inst|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \PLL12_inst|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \PLL12_inst|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \PLL12_inst|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \PLL12_inst|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \PLL12_inst|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \PLL12_inst|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \PLL12_inst|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \PLL12_inst|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \PLL12_inst|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \PLL12_inst|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 83333;
defparam \PLL12_inst|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \PLL12_inst|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \PLL12_inst|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 24;
defparam \PLL12_inst|altpll_component|auto_generated|pll1 .m = 25;
defparam \PLL12_inst|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \PLL12_inst|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \PLL12_inst|altpll_component|auto_generated|pll1 .n = 1;
defparam \PLL12_inst|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \PLL12_inst|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \PLL12_inst|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \PLL12_inst|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \PLL12_inst|altpll_component|auto_generated|pll1 .simulation_type = "functional";
defparam \PLL12_inst|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \PLL12_inst|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \PLL12_inst|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \PLL12_inst|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \PLL12_inst|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \PLL12_inst|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \PLL12_inst|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \PLL12_inst|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 416;
defparam \PLL12_inst|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cyclone10lp_clkctrl \PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N8
cyclone10lp_lcell_comb \clock_for_fastserial|fsclk~0 (
// Equation(s):
// \clock_for_fastserial|fsclk~0_combout  = !\clock_for_fastserial|fsclk~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_for_fastserial|fsclk~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\clock_for_fastserial|fsclk~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock_for_fastserial|fsclk~0 .lut_mask = 16'h0F0F;
defparam \clock_for_fastserial|fsclk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N9
dffeas \clock_for_fastserial|fsclk (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\clock_for_fastserial|fsclk~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_for_fastserial|fsclk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_for_fastserial|fsclk .is_wysiwyg = "true";
defparam \clock_for_fastserial|fsclk .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N22
cyclone10lp_lcell_comb \tx_lite|state[0]~11 (
// Equation(s):
// \tx_lite|state[0]~11_combout  = (\tx_lite|state [2] & ((\tx_lite|state [0] & ((!\tx_lite|state [1]) # (!\tx_lite|state [3]))) # (!\tx_lite|state [0] & (!\tx_lite|state [3] & !\tx_lite|state [1])))) # (!\tx_lite|state [2] & (\tx_lite|state [0]))

	.dataa(\tx_lite|state [2]),
	.datab(\tx_lite|state [0]),
	.datac(\tx_lite|state [3]),
	.datad(\tx_lite|state [1]),
	.cin(gnd),
	.combout(\tx_lite|state[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|state[0]~11 .lut_mask = 16'h4CCE;
defparam \tx_lite|state[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N22
cyclone10lp_lcell_comb \tx_lite|Mux3~8 (
// Equation(s):
// \tx_lite|Mux3~8_combout  = (!\tx_lite|state [0] & !\tx_lite|state [3])

	.dataa(gnd),
	.datab(\tx_lite|state [0]),
	.datac(\tx_lite|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\tx_lite|Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|Mux3~8 .lut_mask = 16'h0303;
defparam \tx_lite|Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclone10lp_io_ibuf \BDBUS3~input (
	.i(BDBUS3),
	.ibar(gnd),
	.o(\BDBUS3~input_o ));
// synopsys translate_off
defparam \BDBUS3~input .bus_hold = "false";
defparam \BDBUS3~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N6
cyclone10lp_lcell_comb \tx_lite|q_fscts~0 (
// Equation(s):
// \tx_lite|q_fscts~0_combout  = !\BDBUS3~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\BDBUS3~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tx_lite|q_fscts~0_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|q_fscts~0 .lut_mask = 16'h0F0F;
defparam \tx_lite|q_fscts~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N7
dffeas \tx_lite|q_fscts (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tx_lite|q_fscts~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_lite|q_fscts~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tx_lite|q_fscts .is_wysiwyg = "true";
defparam \tx_lite|q_fscts .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N8
cyclone10lp_lcell_comb \tx_lite|busy~0 (
// Equation(s):
// \tx_lite|busy~0_combout  = (\tx_lite|state [2] & (!\tx_lite|state [1] & (\tx_lite|q_fscts~q  & \clock_for_fastserial|fsclk~q )))

	.dataa(\tx_lite|state [2]),
	.datab(\tx_lite|state [1]),
	.datac(\tx_lite|q_fscts~q ),
	.datad(\clock_for_fastserial|fsclk~q ),
	.cin(gnd),
	.combout(\tx_lite|busy~0_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|busy~0 .lut_mask = 16'h2000;
defparam \tx_lite|busy~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N8
cyclone10lp_io_ibuf \BDBUS2~input (
	.i(BDBUS2),
	.ibar(gnd),
	.o(\BDBUS2~input_o ));
// synopsys translate_off
defparam \BDBUS2~input .bus_hold = "false";
defparam \BDBUS2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N4
cyclone10lp_lcell_comb \rx_lite|d_fsdo~0 (
// Equation(s):
// \rx_lite|d_fsdo~0_combout  = !\BDBUS2~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\BDBUS2~input_o ),
	.cin(gnd),
	.combout(\rx_lite|d_fsdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \rx_lite|d_fsdo~0 .lut_mask = 16'h00FF;
defparam \rx_lite|d_fsdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N5
dffeas \rx_lite|d_fsdo (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rx_lite|d_fsdo~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clock_for_fastserial|fsclk~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_lite|d_fsdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rx_lite|d_fsdo .is_wysiwyg = "true";
defparam \rx_lite|d_fsdo .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N13
dffeas \rx_lite|q_fsdo (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rx_lite|d_fsdo~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\clock_for_fastserial|fsclk~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_lite|q_fsdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rx_lite|q_fsdo .is_wysiwyg = "true";
defparam \rx_lite|q_fsdo .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N14
cyclone10lp_lcell_comb \rx_lite|Selector1~0 (
// Equation(s):
// \rx_lite|Selector1~0_combout  = \rx_lite|state [2] $ (((\rx_lite|state [1] & (!\rx_lite|state [3] & \rx_lite|state [0]))))

	.dataa(\rx_lite|state [1]),
	.datab(\rx_lite|state [3]),
	.datac(\rx_lite|state [2]),
	.datad(\rx_lite|state [0]),
	.cin(gnd),
	.combout(\rx_lite|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \rx_lite|Selector1~0 .lut_mask = 16'hD2F0;
defparam \rx_lite|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N15
dffeas \rx_lite|state[2] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rx_lite|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clock_for_fastserial|fsclk~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_lite|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_lite|state[2] .is_wysiwyg = "true";
defparam \rx_lite|state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N28
cyclone10lp_lcell_comb \rx_lite|Equal1~0 (
// Equation(s):
// \rx_lite|Equal1~0_combout  = (!\rx_lite|state [1] & (!\rx_lite|state [3] & (!\rx_lite|state [2] & !\rx_lite|state [0])))

	.dataa(\rx_lite|state [1]),
	.datab(\rx_lite|state [3]),
	.datac(\rx_lite|state [2]),
	.datad(\rx_lite|state [0]),
	.cin(gnd),
	.combout(\rx_lite|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \rx_lite|Equal1~0 .lut_mask = 16'h0001;
defparam \rx_lite|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N0
cyclone10lp_lcell_comb \rx_lite|Selector3~0 (
// Equation(s):
// \rx_lite|Selector3~0_combout  = (\rx_lite|state [3] & (\rx_lite|state [0] $ (((!\rx_lite|state [1] & !\rx_lite|state [2]))))) # (!\rx_lite|state [3] & (!\rx_lite|state [0] & ((\rx_lite|state [1]) # (\rx_lite|state [2]))))

	.dataa(\rx_lite|state [1]),
	.datab(\rx_lite|state [3]),
	.datac(\rx_lite|state [2]),
	.datad(\rx_lite|state [0]),
	.cin(gnd),
	.combout(\rx_lite|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \rx_lite|Selector3~0 .lut_mask = 16'hC836;
defparam \rx_lite|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N20
cyclone10lp_lcell_comb \rx_lite|Selector3~1 (
// Equation(s):
// \rx_lite|Selector3~1_combout  = (\rx_lite|Selector3~0_combout ) # ((\rx_lite|q_fsdo~q  & \rx_lite|Equal1~0_combout ))

	.dataa(\rx_lite|q_fsdo~q ),
	.datab(\rx_lite|Equal1~0_combout ),
	.datac(gnd),
	.datad(\rx_lite|Selector3~0_combout ),
	.cin(gnd),
	.combout(\rx_lite|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \rx_lite|Selector3~1 .lut_mask = 16'hFF88;
defparam \rx_lite|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N21
dffeas \rx_lite|state[0] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rx_lite|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clock_for_fastserial|fsclk~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_lite|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_lite|state[0] .is_wysiwyg = "true";
defparam \rx_lite|state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N26
cyclone10lp_lcell_comb \rx_lite|state[3]~4 (
// Equation(s):
// \rx_lite|state[3]~4_combout  = (\rx_lite|state [1] & (\rx_lite|state [0] $ (!\rx_lite|state [2])))

	.dataa(gnd),
	.datab(\rx_lite|state [0]),
	.datac(\rx_lite|state [2]),
	.datad(\rx_lite|state [1]),
	.cin(gnd),
	.combout(\rx_lite|state[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \rx_lite|state[3]~4 .lut_mask = 16'hC300;
defparam \rx_lite|state[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N16
cyclone10lp_lcell_comb \rx_lite|state[3]~5 (
// Equation(s):
// \rx_lite|state[3]~5_combout  = (\rx_lite|state[3]~4_combout  & (\rx_lite|state [0] & ((\clock_for_fastserial|fsclk~q ) # (\rx_lite|state [3])))) # (!\rx_lite|state[3]~4_combout  & (((\rx_lite|state [3]))))

	.dataa(\rx_lite|state[3]~4_combout ),
	.datab(\clock_for_fastserial|fsclk~q ),
	.datac(\rx_lite|state [3]),
	.datad(\rx_lite|state [0]),
	.cin(gnd),
	.combout(\rx_lite|state[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \rx_lite|state[3]~5 .lut_mask = 16'hF850;
defparam \rx_lite|state[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N17
dffeas \rx_lite|state[3] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rx_lite|state[3]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_lite|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_lite|state[3] .is_wysiwyg = "true";
defparam \rx_lite|state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N22
cyclone10lp_lcell_comb \rx_lite|Equal2~0 (
// Equation(s):
// \rx_lite|Equal2~0_combout  = (!\rx_lite|state [1] & (\rx_lite|state [3] & (!\rx_lite|state [2] & \rx_lite|state [0])))

	.dataa(\rx_lite|state [1]),
	.datab(\rx_lite|state [3]),
	.datac(\rx_lite|state [2]),
	.datad(\rx_lite|state [0]),
	.cin(gnd),
	.combout(\rx_lite|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \rx_lite|Equal2~0 .lut_mask = 16'h0400;
defparam \rx_lite|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N30
cyclone10lp_lcell_comb \rx_lite|state[1]~6 (
// Equation(s):
// \rx_lite|state[1]~6_combout  = (\clock_for_fastserial|fsclk~q  & ((\rx_lite|always1~0_combout ) # ((\rx_lite|Equal2~0_combout ) # (\rx_lite|Equal1~0_combout ))))

	.dataa(\clock_for_fastserial|fsclk~q ),
	.datab(\rx_lite|always1~0_combout ),
	.datac(\rx_lite|Equal2~0_combout ),
	.datad(\rx_lite|Equal1~0_combout ),
	.cin(gnd),
	.combout(\rx_lite|state[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \rx_lite|state[1]~6 .lut_mask = 16'hAAA8;
defparam \rx_lite|state[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N2
cyclone10lp_lcell_comb \rx_lite|Equal0~0 (
// Equation(s):
// \rx_lite|Equal0~0_combout  = (((\rx_lite|state [2]) # (\rx_lite|state [0])) # (!\rx_lite|state [3])) # (!\rx_lite|state [1])

	.dataa(\rx_lite|state [1]),
	.datab(\rx_lite|state [3]),
	.datac(\rx_lite|state [2]),
	.datad(\rx_lite|state [0]),
	.cin(gnd),
	.combout(\rx_lite|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \rx_lite|Equal0~0 .lut_mask = 16'hFFF7;
defparam \rx_lite|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N6
cyclone10lp_lcell_comb \rx_lite|state[1]~2 (
// Equation(s):
// \rx_lite|state[1]~2_combout  = (\rx_lite|state [0] & ((\rx_lite|q_fsdo~q ) # (!\rx_lite|Equal1~0_combout )))

	.dataa(\rx_lite|q_fsdo~q ),
	.datab(\rx_lite|Equal1~0_combout ),
	.datac(gnd),
	.datad(\rx_lite|state [0]),
	.cin(gnd),
	.combout(\rx_lite|state[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \rx_lite|state[1]~2 .lut_mask = 16'hBB00;
defparam \rx_lite|state[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N10
cyclone10lp_lcell_comb \rx_lite|state[1]~3 (
// Equation(s):
// \rx_lite|state[1]~3_combout  = (\rx_lite|state[1]~6_combout  & ((\rx_lite|state [1] $ (\rx_lite|state[1]~2_combout )))) # (!\rx_lite|state[1]~6_combout  & (\rx_lite|Equal0~0_combout  & (\rx_lite|state [1])))

	.dataa(\rx_lite|state[1]~6_combout ),
	.datab(\rx_lite|Equal0~0_combout ),
	.datac(\rx_lite|state [1]),
	.datad(\rx_lite|state[1]~2_combout ),
	.cin(gnd),
	.combout(\rx_lite|state[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \rx_lite|state[1]~3 .lut_mask = 16'h4AE0;
defparam \rx_lite|state[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N11
dffeas \rx_lite|state[1] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rx_lite|state[1]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_lite|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_lite|state[1] .is_wysiwyg = "true";
defparam \rx_lite|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N18
cyclone10lp_lcell_comb \rx_lite|always1~0 (
// Equation(s):
// \rx_lite|always1~0_combout  = \rx_lite|state [3] $ (((\rx_lite|state [1]) # ((\rx_lite|state [2]) # (\rx_lite|state [0]))))

	.dataa(\rx_lite|state [1]),
	.datab(\rx_lite|state [3]),
	.datac(\rx_lite|state [2]),
	.datad(\rx_lite|state [0]),
	.cin(gnd),
	.combout(\rx_lite|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \rx_lite|always1~0 .lut_mask = 16'h3336;
defparam \rx_lite|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N8
cyclone10lp_lcell_comb \rx_lite|rx_data~0 (
// Equation(s):
// \rx_lite|rx_data~0_combout  = (\clock_for_fastserial|fsclk~q  & (\rx_lite|always1~0_combout  & (!\rx_lite|Equal2~0_combout  & !\rx_lite|Equal1~0_combout )))

	.dataa(\clock_for_fastserial|fsclk~q ),
	.datab(\rx_lite|always1~0_combout ),
	.datac(\rx_lite|Equal2~0_combout ),
	.datad(\rx_lite|Equal1~0_combout ),
	.cin(gnd),
	.combout(\rx_lite|rx_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \rx_lite|rx_data~0 .lut_mask = 16'h0008;
defparam \rx_lite|rx_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N2
cyclone10lp_lcell_comb \rx_lite|rx_data~7 (
// Equation(s):
// \rx_lite|rx_data~7_combout  = (!\rx_lite|q_fsdo~q  & \rx_lite|rx_data~0_combout )

	.dataa(gnd),
	.datab(\rx_lite|q_fsdo~q ),
	.datac(gnd),
	.datad(\rx_lite|rx_data~0_combout ),
	.cin(gnd),
	.combout(\rx_lite|rx_data~7_combout ),
	.cout());
// synopsys translate_off
defparam \rx_lite|rx_data~7 .lut_mask = 16'h3300;
defparam \rx_lite|rx_data~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N8
cyclone10lp_lcell_comb \rx_lite|rx_data[0]~2 (
// Equation(s):
// \rx_lite|rx_data[0]~2_combout  = (\rx_lite|rx_data~0_combout ) # (!\rx_lite|Equal0~0_combout )

	.dataa(gnd),
	.datab(\rx_lite|Equal0~0_combout ),
	.datac(gnd),
	.datad(\rx_lite|rx_data~0_combout ),
	.cin(gnd),
	.combout(\rx_lite|rx_data[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \rx_lite|rx_data[0]~2 .lut_mask = 16'hFF33;
defparam \rx_lite|rx_data[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N3
dffeas \rx_lite|rx_data[7] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rx_lite|rx_data~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rx_lite|rx_data[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_lite|rx_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_lite|rx_data[7] .is_wysiwyg = "true";
defparam \rx_lite|rx_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N16
cyclone10lp_lcell_comb \rx_lite|rx_data~6 (
// Equation(s):
// \rx_lite|rx_data~6_combout  = (\rx_lite|rx_data [7] & \rx_lite|rx_data~0_combout )

	.dataa(gnd),
	.datab(\rx_lite|rx_data [7]),
	.datac(gnd),
	.datad(\rx_lite|rx_data~0_combout ),
	.cin(gnd),
	.combout(\rx_lite|rx_data~6_combout ),
	.cout());
// synopsys translate_off
defparam \rx_lite|rx_data~6 .lut_mask = 16'hCC00;
defparam \rx_lite|rx_data~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N17
dffeas \rx_lite|rx_data[6] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rx_lite|rx_data~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rx_lite|rx_data[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_lite|rx_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_lite|rx_data[6] .is_wysiwyg = "true";
defparam \rx_lite|rx_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N4
cyclone10lp_lcell_comb \rx_lite|rx_data~4 (
// Equation(s):
// \rx_lite|rx_data~4_combout  = (\rx_lite|rx_data [6] & \rx_lite|rx_data~0_combout )

	.dataa(gnd),
	.datab(\rx_lite|rx_data [6]),
	.datac(gnd),
	.datad(\rx_lite|rx_data~0_combout ),
	.cin(gnd),
	.combout(\rx_lite|rx_data~4_combout ),
	.cout());
// synopsys translate_off
defparam \rx_lite|rx_data~4 .lut_mask = 16'hCC00;
defparam \rx_lite|rx_data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N5
dffeas \rx_lite|rx_data[5] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rx_lite|rx_data~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rx_lite|rx_data[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_lite|rx_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_lite|rx_data[5] .is_wysiwyg = "true";
defparam \rx_lite|rx_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N6
cyclone10lp_lcell_comb \rx_lite|rx_data~5 (
// Equation(s):
// \rx_lite|rx_data~5_combout  = (\rx_lite|rx_data [5] & \rx_lite|rx_data~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rx_lite|rx_data [5]),
	.datad(\rx_lite|rx_data~0_combout ),
	.cin(gnd),
	.combout(\rx_lite|rx_data~5_combout ),
	.cout());
// synopsys translate_off
defparam \rx_lite|rx_data~5 .lut_mask = 16'hF000;
defparam \rx_lite|rx_data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N7
dffeas \rx_lite|rx_data[4] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rx_lite|rx_data~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rx_lite|rx_data[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_lite|rx_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_lite|rx_data[4] .is_wysiwyg = "true";
defparam \rx_lite|rx_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N26
cyclone10lp_lcell_comb \rx_lite|rx_data~3 (
// Equation(s):
// \rx_lite|rx_data~3_combout  = (\rx_lite|rx_data [4] & \rx_lite|rx_data~0_combout )

	.dataa(\rx_lite|rx_data [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\rx_lite|rx_data~0_combout ),
	.cin(gnd),
	.combout(\rx_lite|rx_data~3_combout ),
	.cout());
// synopsys translate_off
defparam \rx_lite|rx_data~3 .lut_mask = 16'hAA00;
defparam \rx_lite|rx_data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N27
dffeas \rx_lite|rx_data[3] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rx_lite|rx_data~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rx_lite|rx_data[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_lite|rx_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_lite|rx_data[3] .is_wysiwyg = "true";
defparam \rx_lite|rx_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N24
cyclone10lp_lcell_comb \rx_lite|rx_data~1 (
// Equation(s):
// \rx_lite|rx_data~1_combout  = (\rx_lite|rx_data [3] & \rx_lite|rx_data~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rx_lite|rx_data [3]),
	.datad(\rx_lite|rx_data~0_combout ),
	.cin(gnd),
	.combout(\rx_lite|rx_data~1_combout ),
	.cout());
// synopsys translate_off
defparam \rx_lite|rx_data~1 .lut_mask = 16'hF000;
defparam \rx_lite|rx_data~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N25
dffeas \rx_lite|rx_data[2] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rx_lite|rx_data~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rx_lite|rx_data[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_lite|rx_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_lite|rx_data[2] .is_wysiwyg = "true";
defparam \rx_lite|rx_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N12
cyclone10lp_lcell_comb \rx_lite|rx_data~8 (
// Equation(s):
// \rx_lite|rx_data~8_combout  = (\rx_lite|rx_data [2] & \rx_lite|rx_data~0_combout )

	.dataa(gnd),
	.datab(\rx_lite|rx_data [2]),
	.datac(gnd),
	.datad(\rx_lite|rx_data~0_combout ),
	.cin(gnd),
	.combout(\rx_lite|rx_data~8_combout ),
	.cout());
// synopsys translate_off
defparam \rx_lite|rx_data~8 .lut_mask = 16'hCC00;
defparam \rx_lite|rx_data~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N13
dffeas \rx_lite|rx_data[1] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rx_lite|rx_data~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rx_lite|rx_data[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_lite|rx_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_lite|rx_data[1] .is_wysiwyg = "true";
defparam \rx_lite|rx_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N22
cyclone10lp_lcell_comb \rx_lite|rx_data~9 (
// Equation(s):
// \rx_lite|rx_data~9_combout  = (\rx_lite|rx_data [1] & \rx_lite|rx_data~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rx_lite|rx_data [1]),
	.datad(\rx_lite|rx_data~0_combout ),
	.cin(gnd),
	.combout(\rx_lite|rx_data~9_combout ),
	.cout());
// synopsys translate_off
defparam \rx_lite|rx_data~9 .lut_mask = 16'hF000;
defparam \rx_lite|rx_data~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N23
dffeas \rx_lite|rx_data[0] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rx_lite|rx_data~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rx_lite|rx_data[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_lite|rx_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_lite|rx_data[0] .is_wysiwyg = "true";
defparam \rx_lite|rx_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N26
cyclone10lp_lcell_comb \u0|in_bytes_to_packets|Equal0~0 (
// Equation(s):
// \u0|in_bytes_to_packets|Equal0~0_combout  = (\rx_lite|rx_data [6] & (\rx_lite|rx_data [4] & (\rx_lite|rx_data [3] & \rx_lite|rx_data [5])))

	.dataa(\rx_lite|rx_data [6]),
	.datab(\rx_lite|rx_data [4]),
	.datac(\rx_lite|rx_data [3]),
	.datad(\rx_lite|rx_data [5]),
	.cin(gnd),
	.combout(\u0|in_bytes_to_packets|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|in_bytes_to_packets|Equal0~0 .lut_mask = 16'h8000;
defparam \u0|in_bytes_to_packets|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N20
cyclone10lp_lcell_comb \u0|in_bytes_to_packets|Equal0~1 (
// Equation(s):
// \u0|in_bytes_to_packets|Equal0~1_combout  = (\u0|in_bytes_to_packets|Equal0~0_combout  & (!\rx_lite|rx_data [2] & (!\rx_lite|rx_data [7] & \rx_lite|rx_data [1])))

	.dataa(\u0|in_bytes_to_packets|Equal0~0_combout ),
	.datab(\rx_lite|rx_data [2]),
	.datac(\rx_lite|rx_data [7]),
	.datad(\rx_lite|rx_data [1]),
	.cin(gnd),
	.combout(\u0|in_bytes_to_packets|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|in_bytes_to_packets|Equal0~1 .lut_mask = 16'h0200;
defparam \u0|in_bytes_to_packets|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N2
cyclone10lp_lcell_comb \u0|in_bytes_to_packets|Equal2~0 (
// Equation(s):
// \u0|in_bytes_to_packets|Equal2~0_combout  = (\u0|in_bytes_to_packets|Equal0~0_combout  & (\rx_lite|rx_data [2] & (!\rx_lite|rx_data [7] & !\rx_lite|rx_data [1])))

	.dataa(\u0|in_bytes_to_packets|Equal0~0_combout ),
	.datab(\rx_lite|rx_data [2]),
	.datac(\rx_lite|rx_data [7]),
	.datad(\rx_lite|rx_data [1]),
	.cin(gnd),
	.combout(\u0|in_bytes_to_packets|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|in_bytes_to_packets|Equal2~0 .lut_mask = 16'h0008;
defparam \u0|in_bytes_to_packets|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N2
cyclone10lp_lcell_comb \u0|in_bytes_to_packets|received_channel~0 (
// Equation(s):
// \u0|in_bytes_to_packets|received_channel~0_combout  = (\u0|in_bytes_to_packets|received_channel~q  & (((\u0|in_bytes_to_packets|Equal0~1_combout ) # (\u0|in_bytes_to_packets|Equal2~0_combout )))) # (!\u0|in_bytes_to_packets|received_channel~q  & 
// (!\rx_lite|rx_data [0] & ((\u0|in_bytes_to_packets|Equal2~0_combout ))))

	.dataa(\u0|in_bytes_to_packets|received_channel~q ),
	.datab(\rx_lite|rx_data [0]),
	.datac(\u0|in_bytes_to_packets|Equal0~1_combout ),
	.datad(\u0|in_bytes_to_packets|Equal2~0_combout ),
	.cin(gnd),
	.combout(\u0|in_bytes_to_packets|received_channel~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|in_bytes_to_packets|received_channel~0 .lut_mask = 16'hBBA0;
defparam \u0|in_bytes_to_packets|received_channel~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N24
cyclone10lp_lcell_comb \rx_lite|rx_ready~0 (
// Equation(s):
// \rx_lite|rx_ready~0_combout  = (\rx_lite|Equal2~0_combout  & ((\clock_for_fastserial|fsclk~q ) # ((\rx_lite|rx_ready~q  & \rx_lite|Equal0~0_combout )))) # (!\rx_lite|Equal2~0_combout  & (((\rx_lite|rx_ready~q  & \rx_lite|Equal0~0_combout ))))

	.dataa(\rx_lite|Equal2~0_combout ),
	.datab(\clock_for_fastserial|fsclk~q ),
	.datac(\rx_lite|rx_ready~q ),
	.datad(\rx_lite|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rx_lite|rx_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \rx_lite|rx_ready~0 .lut_mask = 16'hF888;
defparam \rx_lite|rx_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N25
dffeas \rx_lite|rx_ready (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rx_lite|rx_ready~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_lite|rx_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rx_lite|rx_ready .is_wysiwyg = "true";
defparam \rx_lite|rx_ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N8
cyclone10lp_lcell_comb \u0|master|p2m|in_ready_0~0 (
// Equation(s):
// \u0|master|p2m|in_ready_0~0_combout  = (!\u0|master|p2m|state.GET_ADDR1~q  & (!\u0|master|p2m|state.GET_SIZE2~q  & (!\u0|master|p2m|state.GET_SIZE1~q  & !\u0|master|p2m|state.GET_EXTRA~q )))

	.dataa(\u0|master|p2m|state.GET_ADDR1~q ),
	.datab(\u0|master|p2m|state.GET_SIZE2~q ),
	.datac(\u0|master|p2m|state.GET_SIZE1~q ),
	.datad(\u0|master|p2m|state.GET_EXTRA~q ),
	.cin(gnd),
	.combout(\u0|master|p2m|in_ready_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|in_ready_0~0 .lut_mask = 16'h0001;
defparam \u0|master|p2m|in_ready_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N4
cyclone10lp_lcell_comb \u0|in_bytes_to_packets|out_startofpacket~0 (
// Equation(s):
// \u0|in_bytes_to_packets|out_startofpacket~0_combout  = (\u0|in_bytes_to_packets|out_startofpacket~q ) # ((!\rx_lite|rx_data [0] & (\u0|in_bytes_to_packets|Equal0~1_combout  & !\u0|in_bytes_to_packets|received_esc~q )))

	.dataa(\u0|in_bytes_to_packets|out_startofpacket~q ),
	.datab(\rx_lite|rx_data [0]),
	.datac(\u0|in_bytes_to_packets|Equal0~1_combout ),
	.datad(\u0|in_bytes_to_packets|received_esc~q ),
	.cin(gnd),
	.combout(\u0|in_bytes_to_packets|out_startofpacket~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|in_bytes_to_packets|out_startofpacket~0 .lut_mask = 16'hAABA;
defparam \u0|in_bytes_to_packets|out_startofpacket~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N4
cyclone10lp_lcell_comb \u0|in_bytes_to_packets|out_valid~0 (
// Equation(s):
// \u0|in_bytes_to_packets|out_valid~0_combout  = \rx_lite|rx_data [2] $ (!\rx_lite|rx_data [1])

	.dataa(gnd),
	.datab(\rx_lite|rx_data [2]),
	.datac(gnd),
	.datad(\rx_lite|rx_data [1]),
	.cin(gnd),
	.combout(\u0|in_bytes_to_packets|out_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|in_bytes_to_packets|out_valid~0 .lut_mask = 16'hCC33;
defparam \u0|in_bytes_to_packets|out_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N22
cyclone10lp_lcell_comb \u0|in_bytes_to_packets|out_valid~1 (
// Equation(s):
// \u0|in_bytes_to_packets|out_valid~1_combout  = ((\u0|in_bytes_to_packets|out_valid~0_combout ) # ((\rx_lite|rx_data [7]) # (\u0|in_bytes_to_packets|received_esc~q ))) # (!\u0|in_bytes_to_packets|Equal0~0_combout )

	.dataa(\u0|in_bytes_to_packets|Equal0~0_combout ),
	.datab(\u0|in_bytes_to_packets|out_valid~0_combout ),
	.datac(\rx_lite|rx_data [7]),
	.datad(\u0|in_bytes_to_packets|received_esc~q ),
	.cin(gnd),
	.combout(\u0|in_bytes_to_packets|out_valid~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|in_bytes_to_packets|out_valid~1 .lut_mask = 16'hFFFD;
defparam \u0|in_bytes_to_packets|out_valid~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N24
cyclone10lp_lcell_comb \u0|in_bytes_to_packets|out_startofpacket~1 (
// Equation(s):
// \u0|in_bytes_to_packets|out_startofpacket~1_combout  = (\u0|in_bytes_to_packets|out_startofpacket~0_combout  & ((\u0|in_bytes_to_packets|received_channel~q ) # ((!\u0|in_bytes_to_packets|out_valid~1_combout ) # (!\u0|master|p2m|enable~0_combout ))))

	.dataa(\u0|in_bytes_to_packets|received_channel~q ),
	.datab(\u0|master|p2m|enable~0_combout ),
	.datac(\u0|in_bytes_to_packets|out_startofpacket~0_combout ),
	.datad(\u0|in_bytes_to_packets|out_valid~1_combout ),
	.cin(gnd),
	.combout(\u0|in_bytes_to_packets|out_startofpacket~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|in_bytes_to_packets|out_startofpacket~1 .lut_mask = 16'hB0F0;
defparam \u0|in_bytes_to_packets|out_startofpacket~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y17_N12
cyclone10lp_lcell_comb \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder (
// Equation(s):
// \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .lut_mask = 16'hFFFF;
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y33_N0
cyclone10lp_lcell_comb \reset_count[0]~31 (
// Equation(s):
// \reset_count[0]~31_combout  = (\Equal0~10_combout ) # (!reset_count[0])

	.dataa(gnd),
	.datab(gnd),
	.datac(reset_count[0]),
	.datad(\Equal0~10_combout ),
	.cin(gnd),
	.combout(\reset_count[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \reset_count[0]~31 .lut_mask = 16'hFF0F;
defparam \reset_count[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y33_N1
dffeas \reset_count[0] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reset_count[0]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_count[0]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_count[0] .is_wysiwyg = "true";
defparam \reset_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y33_N2
cyclone10lp_lcell_comb \reset_count[1]~32 (
// Equation(s):
// \reset_count[1]~32_combout  = (reset_count[1] & (reset_count[0] $ (VCC))) # (!reset_count[1] & (reset_count[0] & VCC))
// \reset_count[1]~33  = CARRY((reset_count[1] & reset_count[0]))

	.dataa(reset_count[1]),
	.datab(reset_count[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\reset_count[1]~32_combout ),
	.cout(\reset_count[1]~33 ));
// synopsys translate_off
defparam \reset_count[1]~32 .lut_mask = 16'h6688;
defparam \reset_count[1]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y33_N3
dffeas \reset_count[1] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reset_count[1]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_count[1]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_count[1] .is_wysiwyg = "true";
defparam \reset_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y33_N4
cyclone10lp_lcell_comb \reset_count[2]~34 (
// Equation(s):
// \reset_count[2]~34_combout  = (reset_count[2] & (!\reset_count[1]~33 )) # (!reset_count[2] & ((\reset_count[1]~33 ) # (GND)))
// \reset_count[2]~35  = CARRY((!\reset_count[1]~33 ) # (!reset_count[2]))

	.dataa(gnd),
	.datab(reset_count[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\reset_count[1]~33 ),
	.combout(\reset_count[2]~34_combout ),
	.cout(\reset_count[2]~35 ));
// synopsys translate_off
defparam \reset_count[2]~34 .lut_mask = 16'h3C3F;
defparam \reset_count[2]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y33_N5
dffeas \reset_count[2] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reset_count[2]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_count[2]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_count[2] .is_wysiwyg = "true";
defparam \reset_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y33_N6
cyclone10lp_lcell_comb \reset_count[3]~36 (
// Equation(s):
// \reset_count[3]~36_combout  = (reset_count[3] & (\reset_count[2]~35  $ (GND))) # (!reset_count[3] & (!\reset_count[2]~35  & VCC))
// \reset_count[3]~37  = CARRY((reset_count[3] & !\reset_count[2]~35 ))

	.dataa(reset_count[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\reset_count[2]~35 ),
	.combout(\reset_count[3]~36_combout ),
	.cout(\reset_count[3]~37 ));
// synopsys translate_off
defparam \reset_count[3]~36 .lut_mask = 16'hA50A;
defparam \reset_count[3]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y33_N7
dffeas \reset_count[3] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reset_count[3]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_count[3]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_count[3] .is_wysiwyg = "true";
defparam \reset_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y33_N10
cyclone10lp_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (reset_count[1] & (reset_count[3] & (reset_count[2] & reset_count[0])))

	.dataa(reset_count[1]),
	.datab(reset_count[3]),
	.datac(reset_count[2]),
	.datad(reset_count[0]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h8000;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y33_N8
cyclone10lp_lcell_comb \reset_count[4]~38 (
// Equation(s):
// \reset_count[4]~38_combout  = (reset_count[4] & (!\reset_count[3]~37 )) # (!reset_count[4] & ((\reset_count[3]~37 ) # (GND)))
// \reset_count[4]~39  = CARRY((!\reset_count[3]~37 ) # (!reset_count[4]))

	.dataa(gnd),
	.datab(reset_count[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\reset_count[3]~37 ),
	.combout(\reset_count[4]~38_combout ),
	.cout(\reset_count[4]~39 ));
// synopsys translate_off
defparam \reset_count[4]~38 .lut_mask = 16'h3C3F;
defparam \reset_count[4]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y33_N9
dffeas \reset_count[4] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reset_count[4]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_count[4]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_count[4] .is_wysiwyg = "true";
defparam \reset_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y33_N10
cyclone10lp_lcell_comb \reset_count[5]~40 (
// Equation(s):
// \reset_count[5]~40_combout  = (reset_count[5] & (\reset_count[4]~39  $ (GND))) # (!reset_count[5] & (!\reset_count[4]~39  & VCC))
// \reset_count[5]~41  = CARRY((reset_count[5] & !\reset_count[4]~39 ))

	.dataa(reset_count[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\reset_count[4]~39 ),
	.combout(\reset_count[5]~40_combout ),
	.cout(\reset_count[5]~41 ));
// synopsys translate_off
defparam \reset_count[5]~40 .lut_mask = 16'hA50A;
defparam \reset_count[5]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y33_N11
dffeas \reset_count[5] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reset_count[5]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_count[5]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_count[5] .is_wysiwyg = "true";
defparam \reset_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y33_N12
cyclone10lp_lcell_comb \reset_count[6]~42 (
// Equation(s):
// \reset_count[6]~42_combout  = (reset_count[6] & (!\reset_count[5]~41 )) # (!reset_count[6] & ((\reset_count[5]~41 ) # (GND)))
// \reset_count[6]~43  = CARRY((!\reset_count[5]~41 ) # (!reset_count[6]))

	.dataa(reset_count[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\reset_count[5]~41 ),
	.combout(\reset_count[6]~42_combout ),
	.cout(\reset_count[6]~43 ));
// synopsys translate_off
defparam \reset_count[6]~42 .lut_mask = 16'h5A5F;
defparam \reset_count[6]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y33_N13
dffeas \reset_count[6] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reset_count[6]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_count[6]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_count[6] .is_wysiwyg = "true";
defparam \reset_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y33_N14
cyclone10lp_lcell_comb \reset_count[7]~44 (
// Equation(s):
// \reset_count[7]~44_combout  = (reset_count[7] & (\reset_count[6]~43  $ (GND))) # (!reset_count[7] & (!\reset_count[6]~43  & VCC))
// \reset_count[7]~45  = CARRY((reset_count[7] & !\reset_count[6]~43 ))

	.dataa(gnd),
	.datab(reset_count[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\reset_count[6]~43 ),
	.combout(\reset_count[7]~44_combout ),
	.cout(\reset_count[7]~45 ));
// synopsys translate_off
defparam \reset_count[7]~44 .lut_mask = 16'hC30C;
defparam \reset_count[7]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y33_N15
dffeas \reset_count[7] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reset_count[7]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_count[7]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_count[7] .is_wysiwyg = "true";
defparam \reset_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N2
cyclone10lp_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (reset_count[6] & (reset_count[7] & (reset_count[5] & reset_count[4])))

	.dataa(reset_count[6]),
	.datab(reset_count[7]),
	.datac(reset_count[5]),
	.datad(reset_count[4]),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h8000;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y33_N16
cyclone10lp_lcell_comb \reset_count[8]~46 (
// Equation(s):
// \reset_count[8]~46_combout  = (reset_count[8] & (!\reset_count[7]~45 )) # (!reset_count[8] & ((\reset_count[7]~45 ) # (GND)))
// \reset_count[8]~47  = CARRY((!\reset_count[7]~45 ) # (!reset_count[8]))

	.dataa(gnd),
	.datab(reset_count[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\reset_count[7]~45 ),
	.combout(\reset_count[8]~46_combout ),
	.cout(\reset_count[8]~47 ));
// synopsys translate_off
defparam \reset_count[8]~46 .lut_mask = 16'h3C3F;
defparam \reset_count[8]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y33_N17
dffeas \reset_count[8] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reset_count[8]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_count[8]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_count[8] .is_wysiwyg = "true";
defparam \reset_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y33_N18
cyclone10lp_lcell_comb \reset_count[9]~48 (
// Equation(s):
// \reset_count[9]~48_combout  = (reset_count[9] & (\reset_count[8]~47  $ (GND))) # (!reset_count[9] & (!\reset_count[8]~47  & VCC))
// \reset_count[9]~49  = CARRY((reset_count[9] & !\reset_count[8]~47 ))

	.dataa(gnd),
	.datab(reset_count[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\reset_count[8]~47 ),
	.combout(\reset_count[9]~48_combout ),
	.cout(\reset_count[9]~49 ));
// synopsys translate_off
defparam \reset_count[9]~48 .lut_mask = 16'hC30C;
defparam \reset_count[9]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y33_N19
dffeas \reset_count[9] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reset_count[9]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_count[9]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_count[9] .is_wysiwyg = "true";
defparam \reset_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y33_N20
cyclone10lp_lcell_comb \reset_count[10]~50 (
// Equation(s):
// \reset_count[10]~50_combout  = (reset_count[10] & (!\reset_count[9]~49 )) # (!reset_count[10] & ((\reset_count[9]~49 ) # (GND)))
// \reset_count[10]~51  = CARRY((!\reset_count[9]~49 ) # (!reset_count[10]))

	.dataa(gnd),
	.datab(reset_count[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\reset_count[9]~49 ),
	.combout(\reset_count[10]~50_combout ),
	.cout(\reset_count[10]~51 ));
// synopsys translate_off
defparam \reset_count[10]~50 .lut_mask = 16'h3C3F;
defparam \reset_count[10]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y33_N21
dffeas \reset_count[10] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reset_count[10]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_count[10]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_count[10] .is_wysiwyg = "true";
defparam \reset_count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y33_N22
cyclone10lp_lcell_comb \reset_count[11]~52 (
// Equation(s):
// \reset_count[11]~52_combout  = (reset_count[11] & (\reset_count[10]~51  $ (GND))) # (!reset_count[11] & (!\reset_count[10]~51  & VCC))
// \reset_count[11]~53  = CARRY((reset_count[11] & !\reset_count[10]~51 ))

	.dataa(reset_count[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\reset_count[10]~51 ),
	.combout(\reset_count[11]~52_combout ),
	.cout(\reset_count[11]~53 ));
// synopsys translate_off
defparam \reset_count[11]~52 .lut_mask = 16'hA50A;
defparam \reset_count[11]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y33_N23
dffeas \reset_count[11] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reset_count[11]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_count[11]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_count[11] .is_wysiwyg = "true";
defparam \reset_count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y33_N24
cyclone10lp_lcell_comb \reset_count[12]~54 (
// Equation(s):
// \reset_count[12]~54_combout  = (reset_count[12] & (!\reset_count[11]~53 )) # (!reset_count[12] & ((\reset_count[11]~53 ) # (GND)))
// \reset_count[12]~55  = CARRY((!\reset_count[11]~53 ) # (!reset_count[12]))

	.dataa(gnd),
	.datab(reset_count[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\reset_count[11]~53 ),
	.combout(\reset_count[12]~54_combout ),
	.cout(\reset_count[12]~55 ));
// synopsys translate_off
defparam \reset_count[12]~54 .lut_mask = 16'h3C3F;
defparam \reset_count[12]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y33_N25
dffeas \reset_count[12] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reset_count[12]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_count[12]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_count[12] .is_wysiwyg = "true";
defparam \reset_count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y33_N26
cyclone10lp_lcell_comb \reset_count[13]~56 (
// Equation(s):
// \reset_count[13]~56_combout  = (reset_count[13] & (\reset_count[12]~55  $ (GND))) # (!reset_count[13] & (!\reset_count[12]~55  & VCC))
// \reset_count[13]~57  = CARRY((reset_count[13] & !\reset_count[12]~55 ))

	.dataa(reset_count[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\reset_count[12]~55 ),
	.combout(\reset_count[13]~56_combout ),
	.cout(\reset_count[13]~57 ));
// synopsys translate_off
defparam \reset_count[13]~56 .lut_mask = 16'hA50A;
defparam \reset_count[13]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y33_N27
dffeas \reset_count[13] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reset_count[13]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_count[13]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_count[13] .is_wysiwyg = "true";
defparam \reset_count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y33_N28
cyclone10lp_lcell_comb \reset_count[14]~58 (
// Equation(s):
// \reset_count[14]~58_combout  = (reset_count[14] & (!\reset_count[13]~57 )) # (!reset_count[14] & ((\reset_count[13]~57 ) # (GND)))
// \reset_count[14]~59  = CARRY((!\reset_count[13]~57 ) # (!reset_count[14]))

	.dataa(gnd),
	.datab(reset_count[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\reset_count[13]~57 ),
	.combout(\reset_count[14]~58_combout ),
	.cout(\reset_count[14]~59 ));
// synopsys translate_off
defparam \reset_count[14]~58 .lut_mask = 16'h3C3F;
defparam \reset_count[14]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y33_N29
dffeas \reset_count[14] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reset_count[14]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_count[14]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_count[14] .is_wysiwyg = "true";
defparam \reset_count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y33_N30
cyclone10lp_lcell_comb \reset_count[15]~60 (
// Equation(s):
// \reset_count[15]~60_combout  = (reset_count[15] & (\reset_count[14]~59  $ (GND))) # (!reset_count[15] & (!\reset_count[14]~59  & VCC))
// \reset_count[15]~61  = CARRY((reset_count[15] & !\reset_count[14]~59 ))

	.dataa(reset_count[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\reset_count[14]~59 ),
	.combout(\reset_count[15]~60_combout ),
	.cout(\reset_count[15]~61 ));
// synopsys translate_off
defparam \reset_count[15]~60 .lut_mask = 16'hA50A;
defparam \reset_count[15]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y33_N31
dffeas \reset_count[15] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reset_count[15]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_count[15]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_count[15] .is_wysiwyg = "true";
defparam \reset_count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y33_N0
cyclone10lp_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = (!reset_count[13] & (!reset_count[14] & (!reset_count[15] & !reset_count[12])))

	.dataa(reset_count[13]),
	.datab(reset_count[14]),
	.datac(reset_count[15]),
	.datad(reset_count[12]),
	.cin(gnd),
	.combout(\Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~3 .lut_mask = 16'h0001;
defparam \Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y33_N12
cyclone10lp_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (reset_count[10] & (reset_count[11] & (reset_count[8] & reset_count[9])))

	.dataa(reset_count[10]),
	.datab(reset_count[11]),
	.datac(reset_count[8]),
	.datad(reset_count[9]),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'h8000;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y33_N30
cyclone10lp_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = (\Equal0~0_combout  & (\Equal0~1_combout  & (\Equal0~3_combout  & \Equal0~2_combout )))

	.dataa(\Equal0~0_combout ),
	.datab(\Equal0~1_combout ),
	.datac(\Equal0~3_combout ),
	.datad(\Equal0~2_combout ),
	.cin(gnd),
	.combout(\Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~4 .lut_mask = 16'h8000;
defparam \Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y32_N0
cyclone10lp_lcell_comb \reset_count[16]~62 (
// Equation(s):
// \reset_count[16]~62_combout  = (reset_count[16] & (!\reset_count[15]~61 )) # (!reset_count[16] & ((\reset_count[15]~61 ) # (GND)))
// \reset_count[16]~63  = CARRY((!\reset_count[15]~61 ) # (!reset_count[16]))

	.dataa(gnd),
	.datab(reset_count[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\reset_count[15]~61 ),
	.combout(\reset_count[16]~62_combout ),
	.cout(\reset_count[16]~63 ));
// synopsys translate_off
defparam \reset_count[16]~62 .lut_mask = 16'h3C3F;
defparam \reset_count[16]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y32_N1
dffeas \reset_count[16] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reset_count[16]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_count[16]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_count[16] .is_wysiwyg = "true";
defparam \reset_count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y32_N2
cyclone10lp_lcell_comb \reset_count[17]~64 (
// Equation(s):
// \reset_count[17]~64_combout  = (reset_count[17] & (\reset_count[16]~63  $ (GND))) # (!reset_count[17] & (!\reset_count[16]~63  & VCC))
// \reset_count[17]~65  = CARRY((reset_count[17] & !\reset_count[16]~63 ))

	.dataa(gnd),
	.datab(reset_count[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\reset_count[16]~63 ),
	.combout(\reset_count[17]~64_combout ),
	.cout(\reset_count[17]~65 ));
// synopsys translate_off
defparam \reset_count[17]~64 .lut_mask = 16'hC30C;
defparam \reset_count[17]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y32_N3
dffeas \reset_count[17] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reset_count[17]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_count[17]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_count[17] .is_wysiwyg = "true";
defparam \reset_count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y32_N4
cyclone10lp_lcell_comb \reset_count[18]~66 (
// Equation(s):
// \reset_count[18]~66_combout  = (reset_count[18] & (!\reset_count[17]~65 )) # (!reset_count[18] & ((\reset_count[17]~65 ) # (GND)))
// \reset_count[18]~67  = CARRY((!\reset_count[17]~65 ) # (!reset_count[18]))

	.dataa(gnd),
	.datab(reset_count[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\reset_count[17]~65 ),
	.combout(\reset_count[18]~66_combout ),
	.cout(\reset_count[18]~67 ));
// synopsys translate_off
defparam \reset_count[18]~66 .lut_mask = 16'h3C3F;
defparam \reset_count[18]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y32_N5
dffeas \reset_count[18] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reset_count[18]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_count[18]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_count[18] .is_wysiwyg = "true";
defparam \reset_count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y32_N6
cyclone10lp_lcell_comb \reset_count[19]~68 (
// Equation(s):
// \reset_count[19]~68_combout  = (reset_count[19] & (\reset_count[18]~67  $ (GND))) # (!reset_count[19] & (!\reset_count[18]~67  & VCC))
// \reset_count[19]~69  = CARRY((reset_count[19] & !\reset_count[18]~67 ))

	.dataa(reset_count[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\reset_count[18]~67 ),
	.combout(\reset_count[19]~68_combout ),
	.cout(\reset_count[19]~69 ));
// synopsys translate_off
defparam \reset_count[19]~68 .lut_mask = 16'hA50A;
defparam \reset_count[19]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y32_N7
dffeas \reset_count[19] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reset_count[19]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_count[19]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_count[19] .is_wysiwyg = "true";
defparam \reset_count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y32_N8
cyclone10lp_lcell_comb \reset_count[20]~70 (
// Equation(s):
// \reset_count[20]~70_combout  = (reset_count[20] & (!\reset_count[19]~69 )) # (!reset_count[20] & ((\reset_count[19]~69 ) # (GND)))
// \reset_count[20]~71  = CARRY((!\reset_count[19]~69 ) # (!reset_count[20]))

	.dataa(gnd),
	.datab(reset_count[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\reset_count[19]~69 ),
	.combout(\reset_count[20]~70_combout ),
	.cout(\reset_count[20]~71 ));
// synopsys translate_off
defparam \reset_count[20]~70 .lut_mask = 16'h3C3F;
defparam \reset_count[20]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y32_N9
dffeas \reset_count[20] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reset_count[20]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_count[20]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_count[20] .is_wysiwyg = "true";
defparam \reset_count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y32_N10
cyclone10lp_lcell_comb \reset_count[21]~72 (
// Equation(s):
// \reset_count[21]~72_combout  = (reset_count[21] & (\reset_count[20]~71  $ (GND))) # (!reset_count[21] & (!\reset_count[20]~71  & VCC))
// \reset_count[21]~73  = CARRY((reset_count[21] & !\reset_count[20]~71 ))

	.dataa(reset_count[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\reset_count[20]~71 ),
	.combout(\reset_count[21]~72_combout ),
	.cout(\reset_count[21]~73 ));
// synopsys translate_off
defparam \reset_count[21]~72 .lut_mask = 16'hA50A;
defparam \reset_count[21]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y32_N11
dffeas \reset_count[21] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reset_count[21]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_count[21]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_count[21] .is_wysiwyg = "true";
defparam \reset_count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y32_N12
cyclone10lp_lcell_comb \reset_count[22]~74 (
// Equation(s):
// \reset_count[22]~74_combout  = (reset_count[22] & (!\reset_count[21]~73 )) # (!reset_count[22] & ((\reset_count[21]~73 ) # (GND)))
// \reset_count[22]~75  = CARRY((!\reset_count[21]~73 ) # (!reset_count[22]))

	.dataa(reset_count[22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\reset_count[21]~73 ),
	.combout(\reset_count[22]~74_combout ),
	.cout(\reset_count[22]~75 ));
// synopsys translate_off
defparam \reset_count[22]~74 .lut_mask = 16'h5A5F;
defparam \reset_count[22]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y32_N13
dffeas \reset_count[22] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reset_count[22]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_count[22]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_count[22] .is_wysiwyg = "true";
defparam \reset_count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y32_N14
cyclone10lp_lcell_comb \reset_count[23]~76 (
// Equation(s):
// \reset_count[23]~76_combout  = (reset_count[23] & (\reset_count[22]~75  $ (GND))) # (!reset_count[23] & (!\reset_count[22]~75  & VCC))
// \reset_count[23]~77  = CARRY((reset_count[23] & !\reset_count[22]~75 ))

	.dataa(gnd),
	.datab(reset_count[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\reset_count[22]~75 ),
	.combout(\reset_count[23]~76_combout ),
	.cout(\reset_count[23]~77 ));
// synopsys translate_off
defparam \reset_count[23]~76 .lut_mask = 16'hC30C;
defparam \reset_count[23]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y32_N15
dffeas \reset_count[23] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reset_count[23]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_count[23]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_count[23] .is_wysiwyg = "true";
defparam \reset_count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N22
cyclone10lp_lcell_comb \Equal0~6 (
// Equation(s):
// \Equal0~6_combout  = (!reset_count[22] & (!reset_count[23] & (!reset_count[21] & !reset_count[20])))

	.dataa(reset_count[22]),
	.datab(reset_count[23]),
	.datac(reset_count[21]),
	.datad(reset_count[20]),
	.cin(gnd),
	.combout(\Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~6 .lut_mask = 16'h0001;
defparam \Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N12
cyclone10lp_lcell_comb \Equal0~5 (
// Equation(s):
// \Equal0~5_combout  = (!reset_count[16] & (!reset_count[19] & (!reset_count[18] & !reset_count[17])))

	.dataa(reset_count[16]),
	.datab(reset_count[19]),
	.datac(reset_count[18]),
	.datad(reset_count[17]),
	.cin(gnd),
	.combout(\Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~5 .lut_mask = 16'h0001;
defparam \Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N24
cyclone10lp_lcell_comb \Equal0~7 (
// Equation(s):
// \Equal0~7_combout  = (\Equal0~6_combout  & \Equal0~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Equal0~6_combout ),
	.datad(\Equal0~5_combout ),
	.cin(gnd),
	.combout(\Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~7 .lut_mask = 16'hF000;
defparam \Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y32_N16
cyclone10lp_lcell_comb \reset_count[24]~78 (
// Equation(s):
// \reset_count[24]~78_combout  = (reset_count[24] & (!\reset_count[23]~77 )) # (!reset_count[24] & ((\reset_count[23]~77 ) # (GND)))
// \reset_count[24]~79  = CARRY((!\reset_count[23]~77 ) # (!reset_count[24]))

	.dataa(gnd),
	.datab(reset_count[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\reset_count[23]~77 ),
	.combout(\reset_count[24]~78_combout ),
	.cout(\reset_count[24]~79 ));
// synopsys translate_off
defparam \reset_count[24]~78 .lut_mask = 16'h3C3F;
defparam \reset_count[24]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y32_N17
dffeas \reset_count[24] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reset_count[24]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_count[24]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_count[24] .is_wysiwyg = "true";
defparam \reset_count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y32_N18
cyclone10lp_lcell_comb \reset_count[25]~80 (
// Equation(s):
// \reset_count[25]~80_combout  = (reset_count[25] & (\reset_count[24]~79  $ (GND))) # (!reset_count[25] & (!\reset_count[24]~79  & VCC))
// \reset_count[25]~81  = CARRY((reset_count[25] & !\reset_count[24]~79 ))

	.dataa(gnd),
	.datab(reset_count[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\reset_count[24]~79 ),
	.combout(\reset_count[25]~80_combout ),
	.cout(\reset_count[25]~81 ));
// synopsys translate_off
defparam \reset_count[25]~80 .lut_mask = 16'hC30C;
defparam \reset_count[25]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y32_N19
dffeas \reset_count[25] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reset_count[25]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_count[25]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_count[25] .is_wysiwyg = "true";
defparam \reset_count[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y32_N20
cyclone10lp_lcell_comb \reset_count[26]~82 (
// Equation(s):
// \reset_count[26]~82_combout  = (reset_count[26] & (!\reset_count[25]~81 )) # (!reset_count[26] & ((\reset_count[25]~81 ) # (GND)))
// \reset_count[26]~83  = CARRY((!\reset_count[25]~81 ) # (!reset_count[26]))

	.dataa(gnd),
	.datab(reset_count[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\reset_count[25]~81 ),
	.combout(\reset_count[26]~82_combout ),
	.cout(\reset_count[26]~83 ));
// synopsys translate_off
defparam \reset_count[26]~82 .lut_mask = 16'h3C3F;
defparam \reset_count[26]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y32_N21
dffeas \reset_count[26] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reset_count[26]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_count[26]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_count[26] .is_wysiwyg = "true";
defparam \reset_count[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y32_N22
cyclone10lp_lcell_comb \reset_count[27]~84 (
// Equation(s):
// \reset_count[27]~84_combout  = (reset_count[27] & (\reset_count[26]~83  $ (GND))) # (!reset_count[27] & (!\reset_count[26]~83  & VCC))
// \reset_count[27]~85  = CARRY((reset_count[27] & !\reset_count[26]~83 ))

	.dataa(reset_count[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\reset_count[26]~83 ),
	.combout(\reset_count[27]~84_combout ),
	.cout(\reset_count[27]~85 ));
// synopsys translate_off
defparam \reset_count[27]~84 .lut_mask = 16'hA50A;
defparam \reset_count[27]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y32_N23
dffeas \reset_count[27] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reset_count[27]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_count[27]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_count[27] .is_wysiwyg = "true";
defparam \reset_count[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y32_N24
cyclone10lp_lcell_comb \reset_count[28]~86 (
// Equation(s):
// \reset_count[28]~86_combout  = (reset_count[28] & (!\reset_count[27]~85 )) # (!reset_count[28] & ((\reset_count[27]~85 ) # (GND)))
// \reset_count[28]~87  = CARRY((!\reset_count[27]~85 ) # (!reset_count[28]))

	.dataa(gnd),
	.datab(reset_count[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\reset_count[27]~85 ),
	.combout(\reset_count[28]~86_combout ),
	.cout(\reset_count[28]~87 ));
// synopsys translate_off
defparam \reset_count[28]~86 .lut_mask = 16'h3C3F;
defparam \reset_count[28]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y32_N25
dffeas \reset_count[28] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reset_count[28]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_count[28]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_count[28] .is_wysiwyg = "true";
defparam \reset_count[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y32_N26
cyclone10lp_lcell_comb \reset_count[29]~88 (
// Equation(s):
// \reset_count[29]~88_combout  = (reset_count[29] & (\reset_count[28]~87  $ (GND))) # (!reset_count[29] & (!\reset_count[28]~87  & VCC))
// \reset_count[29]~89  = CARRY((reset_count[29] & !\reset_count[28]~87 ))

	.dataa(reset_count[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\reset_count[28]~87 ),
	.combout(\reset_count[29]~88_combout ),
	.cout(\reset_count[29]~89 ));
// synopsys translate_off
defparam \reset_count[29]~88 .lut_mask = 16'hA50A;
defparam \reset_count[29]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y32_N27
dffeas \reset_count[29] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reset_count[29]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_count[29]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_count[29] .is_wysiwyg = "true";
defparam \reset_count[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y32_N28
cyclone10lp_lcell_comb \reset_count[30]~90 (
// Equation(s):
// \reset_count[30]~90_combout  = (reset_count[30] & (!\reset_count[29]~89 )) # (!reset_count[30] & ((\reset_count[29]~89 ) # (GND)))
// \reset_count[30]~91  = CARRY((!\reset_count[29]~89 ) # (!reset_count[30]))

	.dataa(gnd),
	.datab(reset_count[30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\reset_count[29]~89 ),
	.combout(\reset_count[30]~90_combout ),
	.cout(\reset_count[30]~91 ));
// synopsys translate_off
defparam \reset_count[30]~90 .lut_mask = 16'h3C3F;
defparam \reset_count[30]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y32_N29
dffeas \reset_count[30] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reset_count[30]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_count[30]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_count[30] .is_wysiwyg = "true";
defparam \reset_count[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y32_N30
cyclone10lp_lcell_comb \reset_count[31]~92 (
// Equation(s):
// \reset_count[31]~92_combout  = reset_count[31] $ (!\reset_count[30]~91 )

	.dataa(reset_count[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\reset_count[30]~91 ),
	.combout(\reset_count[31]~92_combout ),
	.cout());
// synopsys translate_off
defparam \reset_count[31]~92 .lut_mask = 16'hA5A5;
defparam \reset_count[31]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y32_N31
dffeas \reset_count[31] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reset_count[31]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_count[31]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_count[31] .is_wysiwyg = "true";
defparam \reset_count[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N4
cyclone10lp_lcell_comb \Equal0~9 (
// Equation(s):
// \Equal0~9_combout  = (!reset_count[28] & (!reset_count[31] & (!reset_count[29] & !reset_count[30])))

	.dataa(reset_count[28]),
	.datab(reset_count[31]),
	.datac(reset_count[29]),
	.datad(reset_count[30]),
	.cin(gnd),
	.combout(\Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~9 .lut_mask = 16'h0001;
defparam \Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N10
cyclone10lp_lcell_comb \Equal0~8 (
// Equation(s):
// \Equal0~8_combout  = (!reset_count[25] & (!reset_count[27] & (!reset_count[24] & !reset_count[26])))

	.dataa(reset_count[25]),
	.datab(reset_count[27]),
	.datac(reset_count[24]),
	.datad(reset_count[26]),
	.cin(gnd),
	.combout(\Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~8 .lut_mask = 16'h0001;
defparam \Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N6
cyclone10lp_lcell_comb \Equal0~10 (
// Equation(s):
// \Equal0~10_combout  = (\Equal0~4_combout  & (\Equal0~7_combout  & (\Equal0~9_combout  & \Equal0~8_combout )))

	.dataa(\Equal0~4_combout ),
	.datab(\Equal0~7_combout ),
	.datac(\Equal0~9_combout ),
	.datad(\Equal0~8_combout ),
	.cin(gnd),
	.combout(\Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~10 .lut_mask = 16'h8000;
defparam \Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N0
cyclone10lp_lcell_comb \reset_reg~feeder (
// Equation(s):
// \reset_reg~feeder_combout  = \Equal0~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Equal0~10_combout ),
	.cin(gnd),
	.combout(\reset_reg~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reset_reg~feeder .lut_mask = 16'hFF00;
defparam \reset_reg~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y32_N1
dffeas reset_reg(
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reset_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reset_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam reset_reg.is_wysiwyg = "true";
defparam reset_reg.power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G11
cyclone10lp_clkctrl \reset_reg~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\reset_reg~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset_reg~clkctrl_outclk ));
// synopsys translate_off
defparam \reset_reg~clkctrl .clock_type = "global clock";
defparam \reset_reg~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X52_Y17_N13
dffeas \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_reg~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y17_N10
cyclone10lp_lcell_comb \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder (
// Equation(s):
// \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout  = \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.cin(gnd),
	.combout(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .lut_mask = 16'hFF00;
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y17_N11
dffeas \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_reg~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y17_N8
cyclone10lp_lcell_comb \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder (
// Equation(s):
// \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout  = \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.cin(gnd),
	.combout(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .lut_mask = 16'hFF00;
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y17_N9
dffeas \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_reg~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .is_wysiwyg = "true";
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G8
cyclone10lp_clkctrl \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ));
// synopsys translate_off
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl .clock_type = "global clock";
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X32_Y24_N25
dffeas \u0|in_bytes_to_packets|out_startofpacket (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|in_bytes_to_packets|out_startofpacket~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master|p2m|enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|in_bytes_to_packets|out_startofpacket~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|in_bytes_to_packets|out_startofpacket .is_wysiwyg = "true";
defparam \u0|in_bytes_to_packets|out_startofpacket .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N30
cyclone10lp_lcell_comb \u0|master|p2m|Selector70~0 (
// Equation(s):
// \u0|master|p2m|Selector70~0_combout  = (!\u0|master|p2m|state.GET_ADDR4~q  & (\u0|master|p2m|current_byte [1] $ (\u0|master|p2m|current_byte [0])))

	.dataa(\u0|master|p2m|state.GET_ADDR4~q ),
	.datab(\u0|master|p2m|current_byte [1]),
	.datac(gnd),
	.datad(\u0|master|p2m|current_byte [0]),
	.cin(gnd),
	.combout(\u0|master|p2m|Selector70~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|Selector70~0 .lut_mask = 16'h1144;
defparam \u0|master|p2m|Selector70~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N18
cyclone10lp_lcell_comb \u0|in_bytes_to_packets|out_data[5]~0 (
// Equation(s):
// \u0|in_bytes_to_packets|out_data[5]~0_combout  = \rx_lite|rx_data [5] $ (\u0|in_bytes_to_packets|received_esc~q )

	.dataa(\rx_lite|rx_data [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|in_bytes_to_packets|received_esc~q ),
	.cin(gnd),
	.combout(\u0|in_bytes_to_packets|out_data[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|in_bytes_to_packets|out_data[5]~0 .lut_mask = 16'h55AA;
defparam \u0|in_bytes_to_packets|out_data[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N19
dffeas \u0|master|p2m|command[5] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|in_bytes_to_packets|out_data[5]~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master|p2m|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master|p2m|command [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master|p2m|command[5] .is_wysiwyg = "true";
defparam \u0|master|p2m|command[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y26_N17
dffeas \u0|master|p2m|command[6] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rx_lite|rx_data [6]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master|p2m|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master|p2m|command [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master|p2m|command[6] .is_wysiwyg = "true";
defparam \u0|master|p2m|command[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y26_N23
dffeas \u0|master|p2m|command[7] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rx_lite|rx_data [7]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master|p2m|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master|p2m|command [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master|p2m|command[7] .is_wysiwyg = "true";
defparam \u0|master|p2m|command[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y26_N19
dffeas \u0|master|p2m|command[3] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rx_lite|rx_data [3]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master|p2m|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master|p2m|command [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master|p2m|command[3] .is_wysiwyg = "true";
defparam \u0|master|p2m|command[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N22
cyclone10lp_lcell_comb \u0|master|p2m|Equal2~0 (
// Equation(s):
// \u0|master|p2m|Equal2~0_combout  = (!\u0|master|p2m|command [5] & (!\u0|master|p2m|command [6] & (!\u0|master|p2m|command [7] & !\u0|master|p2m|command [3])))

	.dataa(\u0|master|p2m|command [5]),
	.datab(\u0|master|p2m|command [6]),
	.datac(\u0|master|p2m|command [7]),
	.datad(\u0|master|p2m|command [3]),
	.cin(gnd),
	.combout(\u0|master|p2m|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|Equal2~0 .lut_mask = 16'h0001;
defparam \u0|master|p2m|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N7
dffeas \u0|master|p2m|command[0] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rx_lite|rx_data [0]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master|p2m|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master|p2m|command [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master|p2m|command[0] .is_wysiwyg = "true";
defparam \u0|master|p2m|command[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N20
cyclone10lp_lcell_comb \u0|master|p2m|command[1]~feeder (
// Equation(s):
// \u0|master|p2m|command[1]~feeder_combout  = \rx_lite|rx_data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rx_lite|rx_data [1]),
	.cin(gnd),
	.combout(\u0|master|p2m|command[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|command[1]~feeder .lut_mask = 16'hFF00;
defparam \u0|master|p2m|command[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N21
dffeas \u0|master|p2m|command[1] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|master|p2m|command[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master|p2m|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master|p2m|command [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master|p2m|command[1] .is_wysiwyg = "true";
defparam \u0|master|p2m|command[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N6
cyclone10lp_lcell_comb \u0|master|p2m|Equal2~1 (
// Equation(s):
// \u0|master|p2m|Equal2~1_combout  = (\u0|master|p2m|Equal2~0_combout  & (!\u0|master|p2m|command [0] & !\u0|master|p2m|command [1]))

	.dataa(\u0|master|p2m|Equal2~0_combout ),
	.datab(gnd),
	.datac(\u0|master|p2m|command [0]),
	.datad(\u0|master|p2m|command [1]),
	.cin(gnd),
	.combout(\u0|master|p2m|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|Equal2~1 .lut_mask = 16'h000A;
defparam \u0|master|p2m|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N0
cyclone10lp_lcell_comb \u0|master|p2m|out_data[2]~4 (
// Equation(s):
// \u0|master|p2m|out_data[2]~4_combout  = (\u0|master|p2m|state.GET_ADDR4~q  & ((\u0|master|p2m|Equal2~1_combout ) # (!\u0|master|p2m|enable~combout )))

	.dataa(\u0|master|p2m|state.GET_ADDR4~q ),
	.datab(\u0|master|p2m|Equal2~1_combout ),
	.datac(gnd),
	.datad(\u0|master|p2m|enable~combout ),
	.cin(gnd),
	.combout(\u0|master|p2m|out_data[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|out_data[2]~4 .lut_mask = 16'h88AA;
defparam \u0|master|p2m|out_data[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N8
cyclone10lp_lcell_comb \u0|master|p2m|Selector70~1 (
// Equation(s):
// \u0|master|p2m|Selector70~1_combout  = (\u0|master|p2m|Selector70~0_combout ) # ((\rx_lite|rx_data [1] & \u0|master|p2m|out_data[2]~4_combout ))

	.dataa(\u0|master|p2m|Selector70~0_combout ),
	.datab(gnd),
	.datac(\rx_lite|rx_data [1]),
	.datad(\u0|master|p2m|out_data[2]~4_combout ),
	.cin(gnd),
	.combout(\u0|master|p2m|Selector70~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|Selector70~1 .lut_mask = 16'hFAAA;
defparam \u0|master|p2m|Selector70~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N30
cyclone10lp_lcell_comb \u0|master|p2m|Selector0~2 (
// Equation(s):
// \u0|master|p2m|Selector0~2_combout  = (\u0|master|p2m|enable~combout  & (\u0|master|p2m|state.GET_ADDR4~q  & !\u0|master|p2m|Equal2~1_combout ))

	.dataa(\u0|master|p2m|enable~combout ),
	.datab(\u0|master|p2m|state.GET_ADDR4~q ),
	.datac(gnd),
	.datad(\u0|master|p2m|Equal2~1_combout ),
	.cin(gnd),
	.combout(\u0|master|p2m|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|Selector0~2 .lut_mask = 16'h0088;
defparam \u0|master|p2m|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N28
cyclone10lp_lcell_comb \u0|master|p2m|state~72 (
// Equation(s):
// \u0|master|p2m|state~72_combout  = (\u0|master|p2m|state.RETURN_PACKET~q  & (((!\u0|master|p2m|current_byte [1]) # (!\u0|master|p2m|current_byte [0])) # (!\u0|out_packets_to_bytes|in_ready~combout )))

	.dataa(\u0|out_packets_to_bytes|in_ready~combout ),
	.datab(\u0|master|p2m|current_byte [0]),
	.datac(\u0|master|p2m|current_byte [1]),
	.datad(\u0|master|p2m|state.RETURN_PACKET~q ),
	.cin(gnd),
	.combout(\u0|master|p2m|state~72_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|state~72 .lut_mask = 16'h7F00;
defparam \u0|master|p2m|state~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N14
cyclone10lp_lcell_comb \u0|in_bytes_to_packets|out_endofpacket~0 (
// Equation(s):
// \u0|in_bytes_to_packets|out_endofpacket~0_combout  = (\u0|in_bytes_to_packets|out_endofpacket~q ) # ((\u0|in_bytes_to_packets|Equal0~1_combout  & (\rx_lite|rx_data [0] & !\u0|in_bytes_to_packets|received_esc~q )))

	.dataa(\u0|in_bytes_to_packets|Equal0~1_combout ),
	.datab(\rx_lite|rx_data [0]),
	.datac(\u0|in_bytes_to_packets|out_endofpacket~q ),
	.datad(\u0|in_bytes_to_packets|received_esc~q ),
	.cin(gnd),
	.combout(\u0|in_bytes_to_packets|out_endofpacket~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|in_bytes_to_packets|out_endofpacket~0 .lut_mask = 16'hF0F8;
defparam \u0|in_bytes_to_packets|out_endofpacket~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N24
cyclone10lp_lcell_comb \u0|in_bytes_to_packets|out_endofpacket~1 (
// Equation(s):
// \u0|in_bytes_to_packets|out_endofpacket~1_combout  = (\u0|in_bytes_to_packets|out_endofpacket~0_combout  & ((\u0|in_bytes_to_packets|received_channel~q ) # ((!\u0|in_bytes_to_packets|out_valid~1_combout ) # (!\u0|master|p2m|enable~0_combout ))))

	.dataa(\u0|in_bytes_to_packets|received_channel~q ),
	.datab(\u0|in_bytes_to_packets|out_endofpacket~0_combout ),
	.datac(\u0|master|p2m|enable~0_combout ),
	.datad(\u0|in_bytes_to_packets|out_valid~1_combout ),
	.cin(gnd),
	.combout(\u0|in_bytes_to_packets|out_endofpacket~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|in_bytes_to_packets|out_endofpacket~1 .lut_mask = 16'h8CCC;
defparam \u0|in_bytes_to_packets|out_endofpacket~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N25
dffeas \u0|in_bytes_to_packets|out_endofpacket (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|in_bytes_to_packets|out_endofpacket~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master|p2m|enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|in_bytes_to_packets|out_endofpacket~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|in_bytes_to_packets|out_endofpacket .is_wysiwyg = "true";
defparam \u0|in_bytes_to_packets|out_endofpacket .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y24_N21
dffeas \u0|master|p2m|command[4] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rx_lite|rx_data [4]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master|p2m|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master|p2m|command [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master|p2m|command[4] .is_wysiwyg = "true";
defparam \u0|master|p2m|command[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N2
cyclone10lp_lcell_comb \u0|master|p2m|state~64 (
// Equation(s):
// \u0|master|p2m|state~64_combout  = (!\u0|master|p2m|command [4] & (\u0|master|p2m|state.GET_ADDR4~q  & \u0|master|p2m|Equal2~1_combout ))

	.dataa(\u0|master|p2m|command [4]),
	.datab(\u0|master|p2m|state.GET_ADDR4~q ),
	.datac(gnd),
	.datad(\u0|master|p2m|Equal2~1_combout ),
	.cin(gnd),
	.combout(\u0|master|p2m|state~64_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|state~64 .lut_mask = 16'h4400;
defparam \u0|master|p2m|state~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N20
cyclone10lp_lcell_comb \u0|master|p2m|Selector1~0 (
// Equation(s):
// \u0|master|p2m|Selector1~0_combout  = (\u0|master|p2m|state.GET_WRITE_DATA~q  & (((\u0|master|p2m|Equal6~0_combout  & !\u0|in_bytes_to_packets|out_endofpacket~q )) # (!\u0|master|p2m|enable~combout )))

	.dataa(\u0|master|p2m|Equal6~0_combout ),
	.datab(\u0|in_bytes_to_packets|out_endofpacket~q ),
	.datac(\u0|master|p2m|enable~combout ),
	.datad(\u0|master|p2m|state.GET_WRITE_DATA~q ),
	.cin(gnd),
	.combout(\u0|master|p2m|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|Selector1~0 .lut_mask = 16'h2F00;
defparam \u0|master|p2m|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N16
cyclone10lp_lcell_comb \u0|mm_interconnect_0|master_avalon_master_agent|hold_waitrequest~feeder (
// Equation(s):
// \u0|mm_interconnect_0|master_avalon_master_agent|hold_waitrequest~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|master_avalon_master_agent|hold_waitrequest~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|master_avalon_master_agent|hold_waitrequest~feeder .lut_mask = 16'hFFFF;
defparam \u0|mm_interconnect_0|master_avalon_master_agent|hold_waitrequest~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N17
dffeas \u0|mm_interconnect_0|master_avalon_master_agent|hold_waitrequest (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|master_avalon_master_agent|hold_waitrequest~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|master_avalon_master_agent|hold_waitrequest~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|master_avalon_master_agent|hold_waitrequest .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|master_avalon_master_agent|hold_waitrequest .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y24_N11
dffeas \u0|master|p2m|command[2] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rx_lite|rx_data [2]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master|p2m|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master|p2m|command [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master|p2m|command[2] .is_wysiwyg = "true";
defparam \u0|master|p2m|command[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N10
cyclone10lp_lcell_comb \u0|master|p2m|Add2~0 (
// Equation(s):
// \u0|master|p2m|Add2~0_combout  = (\u0|master|p2m|command [2] & (\u0|master|p2m|address [2] $ (VCC))) # (!\u0|master|p2m|command [2] & (\u0|master|p2m|address [2] & VCC))
// \u0|master|p2m|Add2~1  = CARRY((\u0|master|p2m|command [2] & \u0|master|p2m|address [2]))

	.dataa(\u0|master|p2m|command [2]),
	.datab(\u0|master|p2m|address [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|master|p2m|Add2~0_combout ),
	.cout(\u0|master|p2m|Add2~1 ));
// synopsys translate_off
defparam \u0|master|p2m|Add2~0 .lut_mask = 16'h6688;
defparam \u0|master|p2m|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N0
cyclone10lp_lcell_comb \u0|master|p2m|Selector69~0 (
// Equation(s):
// \u0|master|p2m|Selector69~0_combout  = (\u0|master|p2m|state.GET_ADDR4~q  & ((\rx_lite|rx_data [2]))) # (!\u0|master|p2m|state.GET_ADDR4~q  & (\u0|master|p2m|Add2~0_combout ))

	.dataa(gnd),
	.datab(\u0|master|p2m|state.GET_ADDR4~q ),
	.datac(\u0|master|p2m|Add2~0_combout ),
	.datad(\rx_lite|rx_data [2]),
	.cin(gnd),
	.combout(\u0|master|p2m|Selector69~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|Selector69~0 .lut_mask = 16'hFC30;
defparam \u0|master|p2m|Selector69~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N30
cyclone10lp_lcell_comb \u0|master|p2m|counter~21 (
// Equation(s):
// \u0|master|p2m|counter~21_combout  = (\u0|master|p2m|command [4] & \rx_lite|rx_data [4])

	.dataa(gnd),
	.datab(\u0|master|p2m|command [4]),
	.datac(gnd),
	.datad(\rx_lite|rx_data [4]),
	.cin(gnd),
	.combout(\u0|master|p2m|counter~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|counter~21 .lut_mask = 16'hCC00;
defparam \u0|master|p2m|counter~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N4
cyclone10lp_lcell_comb \u0|master|p2m|counter~22 (
// Equation(s):
// \u0|master|p2m|counter~22_combout  = (\u0|master|p2m|command [4] & \rx_lite|rx_data [3])

	.dataa(\u0|master|p2m|command [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\rx_lite|rx_data [3]),
	.cin(gnd),
	.combout(\u0|master|p2m|counter~22_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|counter~22 .lut_mask = 16'hAA00;
defparam \u0|master|p2m|counter~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N14
cyclone10lp_lcell_comb \u0|master|p2m|counter~23 (
// Equation(s):
// \u0|master|p2m|counter~23_combout  = (\u0|master|p2m|command [4] & \rx_lite|rx_data [2])

	.dataa(\u0|master|p2m|command [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\rx_lite|rx_data [2]),
	.cin(gnd),
	.combout(\u0|master|p2m|counter~23_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|counter~23 .lut_mask = 16'hAA00;
defparam \u0|master|p2m|counter~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N0
cyclone10lp_lcell_comb \u0|master|p2m|counter~25 (
// Equation(s):
// \u0|master|p2m|counter~25_combout  = (\u0|master|p2m|command [4] & \rx_lite|rx_data [0])

	.dataa(gnd),
	.datab(\u0|master|p2m|command [4]),
	.datac(gnd),
	.datad(\rx_lite|rx_data [0]),
	.cin(gnd),
	.combout(\u0|master|p2m|counter~25_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|counter~25 .lut_mask = 16'hCC00;
defparam \u0|master|p2m|counter~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N12
cyclone10lp_lcell_comb \u0|master|p2m|counter~16 (
// Equation(s):
// \u0|master|p2m|counter~16_combout  = (\u0|master|p2m|command [4] & \rx_lite|rx_data [7])

	.dataa(gnd),
	.datab(\u0|master|p2m|command [4]),
	.datac(\rx_lite|rx_data [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|master|p2m|counter~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|counter~16 .lut_mask = 16'hC0C0;
defparam \u0|master|p2m|counter~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N30
cyclone10lp_lcell_comb \u0|master|p2m|counter~19 (
// Equation(s):
// \u0|master|p2m|counter~19_combout  = (\u0|master|p2m|command [4] & \rx_lite|rx_data [6])

	.dataa(gnd),
	.datab(\u0|master|p2m|command [4]),
	.datac(\rx_lite|rx_data [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|master|p2m|counter~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|counter~19 .lut_mask = 16'hC0C0;
defparam \u0|master|p2m|counter~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N16
cyclone10lp_lcell_comb \u0|master|p2m|counter~20 (
// Equation(s):
// \u0|master|p2m|counter~20_combout  = (\u0|master|p2m|command [4] & (\rx_lite|rx_data [5] $ (\u0|in_bytes_to_packets|received_esc~q )))

	.dataa(\rx_lite|rx_data [5]),
	.datab(gnd),
	.datac(\u0|master|p2m|command [4]),
	.datad(\u0|in_bytes_to_packets|received_esc~q ),
	.cin(gnd),
	.combout(\u0|master|p2m|counter~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|counter~20 .lut_mask = 16'h50A0;
defparam \u0|master|p2m|counter~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N0
cyclone10lp_lcell_comb \u0|master|p2m|Add0~0 (
// Equation(s):
// \u0|master|p2m|Add0~0_combout  = \u0|master|p2m|counter [0] $ (VCC)
// \u0|master|p2m|Add0~1  = CARRY(\u0|master|p2m|counter [0])

	.dataa(gnd),
	.datab(\u0|master|p2m|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|master|p2m|Add0~0_combout ),
	.cout(\u0|master|p2m|Add0~1 ));
// synopsys translate_off
defparam \u0|master|p2m|Add0~0 .lut_mask = 16'h33CC;
defparam \u0|master|p2m|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N0
cyclone10lp_lcell_comb \u0|master|p2m|counter[0]~15 (
// Equation(s):
// \u0|master|p2m|counter[0]~15_combout  = (\u0|master|p2m|state.GET_WRITE_DATA~q  & (\u0|master|p2m|Add0~0_combout )) # (!\u0|master|p2m|state.GET_WRITE_DATA~q  & ((\u0|master|p2m|counter~25_combout )))

	.dataa(\u0|master|p2m|state.GET_WRITE_DATA~q ),
	.datab(\u0|master|p2m|Add0~0_combout ),
	.datac(gnd),
	.datad(\u0|master|p2m|counter~25_combout ),
	.cin(gnd),
	.combout(\u0|master|p2m|counter[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|counter[0]~15 .lut_mask = 16'hDD88;
defparam \u0|master|p2m|counter[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N0
cyclone10lp_lcell_comb \u0|master|p2m|Add3~0 (
// Equation(s):
// \u0|master|p2m|Add3~0_combout  = \u0|master|p2m|counter [0] $ (VCC)
// \u0|master|p2m|Add3~1  = CARRY(\u0|master|p2m|counter [0])

	.dataa(\u0|master|p2m|counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|master|p2m|Add3~0_combout ),
	.cout(\u0|master|p2m|Add3~1 ));
// synopsys translate_off
defparam \u0|master|p2m|Add3~0 .lut_mask = 16'h55AA;
defparam \u0|master|p2m|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N6
cyclone10lp_lcell_comb \u0|master|p2m|counter[15]~17 (
// Equation(s):
// \u0|master|p2m|counter[15]~17_combout  = (\u0|master|p2m|state.READ_SEND_WAIT~q  & (\u0|out_packets_to_bytes|in_ready~combout  & ((\u0|master|p2m|enable~combout ) # (!\u0|master|p2m|state.GET_WRITE_DATA~q )))) # (!\u0|master|p2m|state.READ_SEND_WAIT~q  & 
// ((\u0|master|p2m|enable~combout ) # ((!\u0|master|p2m|state.GET_WRITE_DATA~q ))))

	.dataa(\u0|master|p2m|state.READ_SEND_WAIT~q ),
	.datab(\u0|master|p2m|enable~combout ),
	.datac(\u0|master|p2m|state.GET_WRITE_DATA~q ),
	.datad(\u0|out_packets_to_bytes|in_ready~combout ),
	.cin(gnd),
	.combout(\u0|master|p2m|counter[15]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|counter[15]~17 .lut_mask = 16'hCF45;
defparam \u0|master|p2m|counter[15]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N26
cyclone10lp_lcell_comb \u0|master|p2m|counter[7]~26 (
// Equation(s):
// \u0|master|p2m|counter[7]~26_combout  = (\u0|master|p2m|counter[15]~17_combout  & ((\u0|master|p2m|state.READ_SEND_WAIT~q ) # ((\u0|master|p2m|state.GET_WRITE_DATA~q ) # (\u0|master|p2m|state.GET_SIZE2~q ))))

	.dataa(\u0|master|p2m|counter[15]~17_combout ),
	.datab(\u0|master|p2m|state.READ_SEND_WAIT~q ),
	.datac(\u0|master|p2m|state.GET_WRITE_DATA~q ),
	.datad(\u0|master|p2m|state.GET_SIZE2~q ),
	.cin(gnd),
	.combout(\u0|master|p2m|counter[7]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|counter[7]~26 .lut_mask = 16'hAAA8;
defparam \u0|master|p2m|counter[7]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y27_N1
dffeas \u0|master|p2m|counter[0] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|master|p2m|counter[0]~15_combout ),
	.asdata(\u0|master|p2m|Add3~0_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|master|p2m|state.READ_SEND_WAIT~q ),
	.ena(\u0|master|p2m|counter[7]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master|p2m|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master|p2m|counter[0] .is_wysiwyg = "true";
defparam \u0|master|p2m|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N2
cyclone10lp_lcell_comb \u0|master|p2m|Add0~2 (
// Equation(s):
// \u0|master|p2m|Add0~2_combout  = (\u0|master|p2m|counter [1] & (!\u0|master|p2m|Add0~1 )) # (!\u0|master|p2m|counter [1] & ((\u0|master|p2m|Add0~1 ) # (GND)))
// \u0|master|p2m|Add0~3  = CARRY((!\u0|master|p2m|Add0~1 ) # (!\u0|master|p2m|counter [1]))

	.dataa(gnd),
	.datab(\u0|master|p2m|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|master|p2m|Add0~1 ),
	.combout(\u0|master|p2m|Add0~2_combout ),
	.cout(\u0|master|p2m|Add0~3 ));
// synopsys translate_off
defparam \u0|master|p2m|Add0~2 .lut_mask = 16'h3C3F;
defparam \u0|master|p2m|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N24
cyclone10lp_lcell_comb \u0|master|p2m|counter~24 (
// Equation(s):
// \u0|master|p2m|counter~24_combout  = (\u0|master|p2m|command [4] & \rx_lite|rx_data [1])

	.dataa(\u0|master|p2m|command [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\rx_lite|rx_data [1]),
	.cin(gnd),
	.combout(\u0|master|p2m|counter~24_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|counter~24 .lut_mask = 16'hAA00;
defparam \u0|master|p2m|counter~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N22
cyclone10lp_lcell_comb \u0|master|p2m|counter[1]~14 (
// Equation(s):
// \u0|master|p2m|counter[1]~14_combout  = (\u0|master|p2m|state.GET_WRITE_DATA~q  & (\u0|master|p2m|Add0~2_combout )) # (!\u0|master|p2m|state.GET_WRITE_DATA~q  & ((\u0|master|p2m|counter~24_combout )))

	.dataa(\u0|master|p2m|state.GET_WRITE_DATA~q ),
	.datab(\u0|master|p2m|Add0~2_combout ),
	.datac(gnd),
	.datad(\u0|master|p2m|counter~24_combout ),
	.cin(gnd),
	.combout(\u0|master|p2m|counter[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|counter[1]~14 .lut_mask = 16'hDD88;
defparam \u0|master|p2m|counter[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N2
cyclone10lp_lcell_comb \u0|master|p2m|Add3~2 (
// Equation(s):
// \u0|master|p2m|Add3~2_combout  = (\u0|master|p2m|counter [1] & (\u0|master|p2m|Add3~1  & VCC)) # (!\u0|master|p2m|counter [1] & (!\u0|master|p2m|Add3~1 ))
// \u0|master|p2m|Add3~3  = CARRY((!\u0|master|p2m|counter [1] & !\u0|master|p2m|Add3~1 ))

	.dataa(gnd),
	.datab(\u0|master|p2m|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|master|p2m|Add3~1 ),
	.combout(\u0|master|p2m|Add3~2_combout ),
	.cout(\u0|master|p2m|Add3~3 ));
// synopsys translate_off
defparam \u0|master|p2m|Add3~2 .lut_mask = 16'hC303;
defparam \u0|master|p2m|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y27_N23
dffeas \u0|master|p2m|counter[1] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|master|p2m|counter[1]~14_combout ),
	.asdata(\u0|master|p2m|Add3~2_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|master|p2m|state.READ_SEND_WAIT~q ),
	.ena(\u0|master|p2m|counter[7]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master|p2m|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master|p2m|counter[1] .is_wysiwyg = "true";
defparam \u0|master|p2m|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N4
cyclone10lp_lcell_comb \u0|master|p2m|Add0~4 (
// Equation(s):
// \u0|master|p2m|Add0~4_combout  = (\u0|master|p2m|counter [2] & (\u0|master|p2m|Add0~3  $ (GND))) # (!\u0|master|p2m|counter [2] & (!\u0|master|p2m|Add0~3  & VCC))
// \u0|master|p2m|Add0~5  = CARRY((\u0|master|p2m|counter [2] & !\u0|master|p2m|Add0~3 ))

	.dataa(\u0|master|p2m|counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|master|p2m|Add0~3 ),
	.combout(\u0|master|p2m|Add0~4_combout ),
	.cout(\u0|master|p2m|Add0~5 ));
// synopsys translate_off
defparam \u0|master|p2m|Add0~4 .lut_mask = 16'hA50A;
defparam \u0|master|p2m|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N28
cyclone10lp_lcell_comb \u0|master|p2m|counter[2]~13 (
// Equation(s):
// \u0|master|p2m|counter[2]~13_combout  = (\u0|master|p2m|state.GET_WRITE_DATA~q  & ((\u0|master|p2m|Add0~4_combout ))) # (!\u0|master|p2m|state.GET_WRITE_DATA~q  & (\u0|master|p2m|counter~23_combout ))

	.dataa(\u0|master|p2m|state.GET_WRITE_DATA~q ),
	.datab(\u0|master|p2m|counter~23_combout ),
	.datac(gnd),
	.datad(\u0|master|p2m|Add0~4_combout ),
	.cin(gnd),
	.combout(\u0|master|p2m|counter[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|counter[2]~13 .lut_mask = 16'hEE44;
defparam \u0|master|p2m|counter[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N4
cyclone10lp_lcell_comb \u0|master|p2m|Add3~4 (
// Equation(s):
// \u0|master|p2m|Add3~4_combout  = (\u0|master|p2m|counter [2] & ((GND) # (!\u0|master|p2m|Add3~3 ))) # (!\u0|master|p2m|counter [2] & (\u0|master|p2m|Add3~3  $ (GND)))
// \u0|master|p2m|Add3~5  = CARRY((\u0|master|p2m|counter [2]) # (!\u0|master|p2m|Add3~3 ))

	.dataa(gnd),
	.datab(\u0|master|p2m|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|master|p2m|Add3~3 ),
	.combout(\u0|master|p2m|Add3~4_combout ),
	.cout(\u0|master|p2m|Add3~5 ));
// synopsys translate_off
defparam \u0|master|p2m|Add3~4 .lut_mask = 16'h3CCF;
defparam \u0|master|p2m|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y27_N29
dffeas \u0|master|p2m|counter[2] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|master|p2m|counter[2]~13_combout ),
	.asdata(\u0|master|p2m|Add3~4_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|master|p2m|state.READ_SEND_WAIT~q ),
	.ena(\u0|master|p2m|counter[7]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master|p2m|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master|p2m|counter[2] .is_wysiwyg = "true";
defparam \u0|master|p2m|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N6
cyclone10lp_lcell_comb \u0|master|p2m|Add0~6 (
// Equation(s):
// \u0|master|p2m|Add0~6_combout  = (\u0|master|p2m|counter [3] & (!\u0|master|p2m|Add0~5 )) # (!\u0|master|p2m|counter [3] & ((\u0|master|p2m|Add0~5 ) # (GND)))
// \u0|master|p2m|Add0~7  = CARRY((!\u0|master|p2m|Add0~5 ) # (!\u0|master|p2m|counter [3]))

	.dataa(gnd),
	.datab(\u0|master|p2m|counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|master|p2m|Add0~5 ),
	.combout(\u0|master|p2m|Add0~6_combout ),
	.cout(\u0|master|p2m|Add0~7 ));
// synopsys translate_off
defparam \u0|master|p2m|Add0~6 .lut_mask = 16'h3C3F;
defparam \u0|master|p2m|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N2
cyclone10lp_lcell_comb \u0|master|p2m|counter[3]~12 (
// Equation(s):
// \u0|master|p2m|counter[3]~12_combout  = (\u0|master|p2m|state.GET_WRITE_DATA~q  & ((\u0|master|p2m|Add0~6_combout ))) # (!\u0|master|p2m|state.GET_WRITE_DATA~q  & (\u0|master|p2m|counter~22_combout ))

	.dataa(\u0|master|p2m|state.GET_WRITE_DATA~q ),
	.datab(\u0|master|p2m|counter~22_combout ),
	.datac(gnd),
	.datad(\u0|master|p2m|Add0~6_combout ),
	.cin(gnd),
	.combout(\u0|master|p2m|counter[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|counter[3]~12 .lut_mask = 16'hEE44;
defparam \u0|master|p2m|counter[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N6
cyclone10lp_lcell_comb \u0|master|p2m|Add3~6 (
// Equation(s):
// \u0|master|p2m|Add3~6_combout  = (\u0|master|p2m|counter [3] & (\u0|master|p2m|Add3~5  & VCC)) # (!\u0|master|p2m|counter [3] & (!\u0|master|p2m|Add3~5 ))
// \u0|master|p2m|Add3~7  = CARRY((!\u0|master|p2m|counter [3] & !\u0|master|p2m|Add3~5 ))

	.dataa(\u0|master|p2m|counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|master|p2m|Add3~5 ),
	.combout(\u0|master|p2m|Add3~6_combout ),
	.cout(\u0|master|p2m|Add3~7 ));
// synopsys translate_off
defparam \u0|master|p2m|Add3~6 .lut_mask = 16'hA505;
defparam \u0|master|p2m|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y27_N3
dffeas \u0|master|p2m|counter[3] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|master|p2m|counter[3]~12_combout ),
	.asdata(\u0|master|p2m|Add3~6_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|master|p2m|state.READ_SEND_WAIT~q ),
	.ena(\u0|master|p2m|counter[7]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master|p2m|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master|p2m|counter[3] .is_wysiwyg = "true";
defparam \u0|master|p2m|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N8
cyclone10lp_lcell_comb \u0|master|p2m|Add0~8 (
// Equation(s):
// \u0|master|p2m|Add0~8_combout  = (\u0|master|p2m|counter [4] & (\u0|master|p2m|Add0~7  $ (GND))) # (!\u0|master|p2m|counter [4] & (!\u0|master|p2m|Add0~7  & VCC))
// \u0|master|p2m|Add0~9  = CARRY((\u0|master|p2m|counter [4] & !\u0|master|p2m|Add0~7 ))

	.dataa(gnd),
	.datab(\u0|master|p2m|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|master|p2m|Add0~7 ),
	.combout(\u0|master|p2m|Add0~8_combout ),
	.cout(\u0|master|p2m|Add0~9 ));
// synopsys translate_off
defparam \u0|master|p2m|Add0~8 .lut_mask = 16'hC30C;
defparam \u0|master|p2m|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N6
cyclone10lp_lcell_comb \u0|master|p2m|counter[4]~11 (
// Equation(s):
// \u0|master|p2m|counter[4]~11_combout  = (\u0|master|p2m|state.GET_WRITE_DATA~q  & ((\u0|master|p2m|Add0~8_combout ))) # (!\u0|master|p2m|state.GET_WRITE_DATA~q  & (\u0|master|p2m|counter~21_combout ))

	.dataa(\u0|master|p2m|counter~21_combout ),
	.datab(\u0|master|p2m|Add0~8_combout ),
	.datac(gnd),
	.datad(\u0|master|p2m|state.GET_WRITE_DATA~q ),
	.cin(gnd),
	.combout(\u0|master|p2m|counter[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|counter[4]~11 .lut_mask = 16'hCCAA;
defparam \u0|master|p2m|counter[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N8
cyclone10lp_lcell_comb \u0|master|p2m|Add3~8 (
// Equation(s):
// \u0|master|p2m|Add3~8_combout  = (\u0|master|p2m|counter [4] & ((GND) # (!\u0|master|p2m|Add3~7 ))) # (!\u0|master|p2m|counter [4] & (\u0|master|p2m|Add3~7  $ (GND)))
// \u0|master|p2m|Add3~9  = CARRY((\u0|master|p2m|counter [4]) # (!\u0|master|p2m|Add3~7 ))

	.dataa(\u0|master|p2m|counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|master|p2m|Add3~7 ),
	.combout(\u0|master|p2m|Add3~8_combout ),
	.cout(\u0|master|p2m|Add3~9 ));
// synopsys translate_off
defparam \u0|master|p2m|Add3~8 .lut_mask = 16'h5AAF;
defparam \u0|master|p2m|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y27_N7
dffeas \u0|master|p2m|counter[4] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|master|p2m|counter[4]~11_combout ),
	.asdata(\u0|master|p2m|Add3~8_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|master|p2m|state.READ_SEND_WAIT~q ),
	.ena(\u0|master|p2m|counter[7]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master|p2m|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master|p2m|counter[4] .is_wysiwyg = "true";
defparam \u0|master|p2m|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N10
cyclone10lp_lcell_comb \u0|master|p2m|Add0~10 (
// Equation(s):
// \u0|master|p2m|Add0~10_combout  = (\u0|master|p2m|counter [5] & (!\u0|master|p2m|Add0~9 )) # (!\u0|master|p2m|counter [5] & ((\u0|master|p2m|Add0~9 ) # (GND)))
// \u0|master|p2m|Add0~11  = CARRY((!\u0|master|p2m|Add0~9 ) # (!\u0|master|p2m|counter [5]))

	.dataa(gnd),
	.datab(\u0|master|p2m|counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|master|p2m|Add0~9 ),
	.combout(\u0|master|p2m|Add0~10_combout ),
	.cout(\u0|master|p2m|Add0~11 ));
// synopsys translate_off
defparam \u0|master|p2m|Add0~10 .lut_mask = 16'h3C3F;
defparam \u0|master|p2m|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N6
cyclone10lp_lcell_comb \u0|master|p2m|counter[5]~10 (
// Equation(s):
// \u0|master|p2m|counter[5]~10_combout  = (\u0|master|p2m|state.GET_WRITE_DATA~q  & ((\u0|master|p2m|Add0~10_combout ))) # (!\u0|master|p2m|state.GET_WRITE_DATA~q  & (\u0|master|p2m|counter~20_combout ))

	.dataa(\u0|master|p2m|state.GET_WRITE_DATA~q ),
	.datab(\u0|master|p2m|counter~20_combout ),
	.datac(gnd),
	.datad(\u0|master|p2m|Add0~10_combout ),
	.cin(gnd),
	.combout(\u0|master|p2m|counter[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|counter[5]~10 .lut_mask = 16'hEE44;
defparam \u0|master|p2m|counter[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N10
cyclone10lp_lcell_comb \u0|master|p2m|Add3~10 (
// Equation(s):
// \u0|master|p2m|Add3~10_combout  = (\u0|master|p2m|counter [5] & (\u0|master|p2m|Add3~9  & VCC)) # (!\u0|master|p2m|counter [5] & (!\u0|master|p2m|Add3~9 ))
// \u0|master|p2m|Add3~11  = CARRY((!\u0|master|p2m|counter [5] & !\u0|master|p2m|Add3~9 ))

	.dataa(gnd),
	.datab(\u0|master|p2m|counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|master|p2m|Add3~9 ),
	.combout(\u0|master|p2m|Add3~10_combout ),
	.cout(\u0|master|p2m|Add3~11 ));
// synopsys translate_off
defparam \u0|master|p2m|Add3~10 .lut_mask = 16'hC303;
defparam \u0|master|p2m|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y27_N7
dffeas \u0|master|p2m|counter[5] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|master|p2m|counter[5]~10_combout ),
	.asdata(\u0|master|p2m|Add3~10_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|master|p2m|state.READ_SEND_WAIT~q ),
	.ena(\u0|master|p2m|counter[7]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master|p2m|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master|p2m|counter[5] .is_wysiwyg = "true";
defparam \u0|master|p2m|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N12
cyclone10lp_lcell_comb \u0|master|p2m|Add0~12 (
// Equation(s):
// \u0|master|p2m|Add0~12_combout  = (\u0|master|p2m|counter [6] & (\u0|master|p2m|Add0~11  $ (GND))) # (!\u0|master|p2m|counter [6] & (!\u0|master|p2m|Add0~11  & VCC))
// \u0|master|p2m|Add0~13  = CARRY((\u0|master|p2m|counter [6] & !\u0|master|p2m|Add0~11 ))

	.dataa(gnd),
	.datab(\u0|master|p2m|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|master|p2m|Add0~11 ),
	.combout(\u0|master|p2m|Add0~12_combout ),
	.cout(\u0|master|p2m|Add0~13 ));
// synopsys translate_off
defparam \u0|master|p2m|Add0~12 .lut_mask = 16'hC30C;
defparam \u0|master|p2m|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N20
cyclone10lp_lcell_comb \u0|master|p2m|counter[6]~9 (
// Equation(s):
// \u0|master|p2m|counter[6]~9_combout  = (\u0|master|p2m|state.GET_WRITE_DATA~q  & ((\u0|master|p2m|Add0~12_combout ))) # (!\u0|master|p2m|state.GET_WRITE_DATA~q  & (\u0|master|p2m|counter~19_combout ))

	.dataa(\u0|master|p2m|counter~19_combout ),
	.datab(\u0|master|p2m|state.GET_WRITE_DATA~q ),
	.datac(gnd),
	.datad(\u0|master|p2m|Add0~12_combout ),
	.cin(gnd),
	.combout(\u0|master|p2m|counter[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|counter[6]~9 .lut_mask = 16'hEE22;
defparam \u0|master|p2m|counter[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N12
cyclone10lp_lcell_comb \u0|master|p2m|Add3~12 (
// Equation(s):
// \u0|master|p2m|Add3~12_combout  = (\u0|master|p2m|counter [6] & ((GND) # (!\u0|master|p2m|Add3~11 ))) # (!\u0|master|p2m|counter [6] & (\u0|master|p2m|Add3~11  $ (GND)))
// \u0|master|p2m|Add3~13  = CARRY((\u0|master|p2m|counter [6]) # (!\u0|master|p2m|Add3~11 ))

	.dataa(gnd),
	.datab(\u0|master|p2m|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|master|p2m|Add3~11 ),
	.combout(\u0|master|p2m|Add3~12_combout ),
	.cout(\u0|master|p2m|Add3~13 ));
// synopsys translate_off
defparam \u0|master|p2m|Add3~12 .lut_mask = 16'h3CCF;
defparam \u0|master|p2m|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y27_N21
dffeas \u0|master|p2m|counter[6] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|master|p2m|counter[6]~9_combout ),
	.asdata(\u0|master|p2m|Add3~12_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|master|p2m|state.READ_SEND_WAIT~q ),
	.ena(\u0|master|p2m|counter[7]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master|p2m|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master|p2m|counter[6] .is_wysiwyg = "true";
defparam \u0|master|p2m|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N14
cyclone10lp_lcell_comb \u0|master|p2m|Add0~14 (
// Equation(s):
// \u0|master|p2m|Add0~14_combout  = (\u0|master|p2m|counter [7] & (!\u0|master|p2m|Add0~13 )) # (!\u0|master|p2m|counter [7] & ((\u0|master|p2m|Add0~13 ) # (GND)))
// \u0|master|p2m|Add0~15  = CARRY((!\u0|master|p2m|Add0~13 ) # (!\u0|master|p2m|counter [7]))

	.dataa(\u0|master|p2m|counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|master|p2m|Add0~13 ),
	.combout(\u0|master|p2m|Add0~14_combout ),
	.cout(\u0|master|p2m|Add0~15 ));
// synopsys translate_off
defparam \u0|master|p2m|Add0~14 .lut_mask = 16'h5A5F;
defparam \u0|master|p2m|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N10
cyclone10lp_lcell_comb \u0|master|p2m|counter[7]~8 (
// Equation(s):
// \u0|master|p2m|counter[7]~8_combout  = (\u0|master|p2m|state.GET_WRITE_DATA~q  & ((\u0|master|p2m|Add0~14_combout ))) # (!\u0|master|p2m|state.GET_WRITE_DATA~q  & (\u0|master|p2m|counter~16_combout ))

	.dataa(\u0|master|p2m|counter~16_combout ),
	.datab(\u0|master|p2m|state.GET_WRITE_DATA~q ),
	.datac(gnd),
	.datad(\u0|master|p2m|Add0~14_combout ),
	.cin(gnd),
	.combout(\u0|master|p2m|counter[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|counter[7]~8 .lut_mask = 16'hEE22;
defparam \u0|master|p2m|counter[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N14
cyclone10lp_lcell_comb \u0|master|p2m|Add3~14 (
// Equation(s):
// \u0|master|p2m|Add3~14_combout  = (\u0|master|p2m|counter [7] & (\u0|master|p2m|Add3~13  & VCC)) # (!\u0|master|p2m|counter [7] & (!\u0|master|p2m|Add3~13 ))
// \u0|master|p2m|Add3~15  = CARRY((!\u0|master|p2m|counter [7] & !\u0|master|p2m|Add3~13 ))

	.dataa(\u0|master|p2m|counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|master|p2m|Add3~13 ),
	.combout(\u0|master|p2m|Add3~14_combout ),
	.cout(\u0|master|p2m|Add3~15 ));
// synopsys translate_off
defparam \u0|master|p2m|Add3~14 .lut_mask = 16'hA505;
defparam \u0|master|p2m|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y27_N11
dffeas \u0|master|p2m|counter[7] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|master|p2m|counter[7]~8_combout ),
	.asdata(\u0|master|p2m|Add3~14_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|master|p2m|state.READ_SEND_WAIT~q ),
	.ena(\u0|master|p2m|counter[7]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master|p2m|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master|p2m|counter[7] .is_wysiwyg = "true";
defparam \u0|master|p2m|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N16
cyclone10lp_lcell_comb \u0|master|p2m|Add0~16 (
// Equation(s):
// \u0|master|p2m|Add0~16_combout  = (\u0|master|p2m|counter [8] & (\u0|master|p2m|Add0~15  $ (GND))) # (!\u0|master|p2m|counter [8] & (!\u0|master|p2m|Add0~15  & VCC))
// \u0|master|p2m|Add0~17  = CARRY((\u0|master|p2m|counter [8] & !\u0|master|p2m|Add0~15 ))

	.dataa(\u0|master|p2m|counter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|master|p2m|Add0~15 ),
	.combout(\u0|master|p2m|Add0~16_combout ),
	.cout(\u0|master|p2m|Add0~17 ));
// synopsys translate_off
defparam \u0|master|p2m|Add0~16 .lut_mask = 16'hA50A;
defparam \u0|master|p2m|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N24
cyclone10lp_lcell_comb \u0|master|p2m|counter[8]~7 (
// Equation(s):
// \u0|master|p2m|counter[8]~7_combout  = (\u0|master|p2m|state.GET_WRITE_DATA~q  & ((\u0|master|p2m|Add0~16_combout ))) # (!\u0|master|p2m|state.GET_WRITE_DATA~q  & (\u0|master|p2m|counter~25_combout ))

	.dataa(\u0|master|p2m|counter~25_combout ),
	.datab(\u0|master|p2m|state.GET_WRITE_DATA~q ),
	.datac(gnd),
	.datad(\u0|master|p2m|Add0~16_combout ),
	.cin(gnd),
	.combout(\u0|master|p2m|counter[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|counter[8]~7 .lut_mask = 16'hEE22;
defparam \u0|master|p2m|counter[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N16
cyclone10lp_lcell_comb \u0|master|p2m|Add3~16 (
// Equation(s):
// \u0|master|p2m|Add3~16_combout  = (\u0|master|p2m|counter [8] & ((GND) # (!\u0|master|p2m|Add3~15 ))) # (!\u0|master|p2m|counter [8] & (\u0|master|p2m|Add3~15  $ (GND)))
// \u0|master|p2m|Add3~17  = CARRY((\u0|master|p2m|counter [8]) # (!\u0|master|p2m|Add3~15 ))

	.dataa(\u0|master|p2m|counter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|master|p2m|Add3~15 ),
	.combout(\u0|master|p2m|Add3~16_combout ),
	.cout(\u0|master|p2m|Add3~17 ));
// synopsys translate_off
defparam \u0|master|p2m|Add3~16 .lut_mask = 16'h5AAF;
defparam \u0|master|p2m|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N4
cyclone10lp_lcell_comb \u0|master|p2m|counter[15]~18 (
// Equation(s):
// \u0|master|p2m|counter[15]~18_combout  = (\u0|master|p2m|counter[15]~17_combout  & ((\u0|master|p2m|state.READ_SEND_WAIT~q ) # ((\u0|master|p2m|state.GET_WRITE_DATA~q ) # (\u0|master|p2m|state.GET_SIZE1~q ))))

	.dataa(\u0|master|p2m|counter[15]~17_combout ),
	.datab(\u0|master|p2m|state.READ_SEND_WAIT~q ),
	.datac(\u0|master|p2m|state.GET_WRITE_DATA~q ),
	.datad(\u0|master|p2m|state.GET_SIZE1~q ),
	.cin(gnd),
	.combout(\u0|master|p2m|counter[15]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|counter[15]~18 .lut_mask = 16'hAAA8;
defparam \u0|master|p2m|counter[15]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y27_N25
dffeas \u0|master|p2m|counter[8] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|master|p2m|counter[8]~7_combout ),
	.asdata(\u0|master|p2m|Add3~16_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|master|p2m|state.READ_SEND_WAIT~q ),
	.ena(\u0|master|p2m|counter[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master|p2m|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master|p2m|counter[8] .is_wysiwyg = "true";
defparam \u0|master|p2m|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N18
cyclone10lp_lcell_comb \u0|master|p2m|Add0~18 (
// Equation(s):
// \u0|master|p2m|Add0~18_combout  = (\u0|master|p2m|counter [9] & (!\u0|master|p2m|Add0~17 )) # (!\u0|master|p2m|counter [9] & ((\u0|master|p2m|Add0~17 ) # (GND)))
// \u0|master|p2m|Add0~19  = CARRY((!\u0|master|p2m|Add0~17 ) # (!\u0|master|p2m|counter [9]))

	.dataa(gnd),
	.datab(\u0|master|p2m|counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|master|p2m|Add0~17 ),
	.combout(\u0|master|p2m|Add0~18_combout ),
	.cout(\u0|master|p2m|Add0~19 ));
// synopsys translate_off
defparam \u0|master|p2m|Add0~18 .lut_mask = 16'h3C3F;
defparam \u0|master|p2m|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N12
cyclone10lp_lcell_comb \u0|master|p2m|counter[9]~6 (
// Equation(s):
// \u0|master|p2m|counter[9]~6_combout  = (\u0|master|p2m|state.GET_WRITE_DATA~q  & (\u0|master|p2m|Add0~18_combout )) # (!\u0|master|p2m|state.GET_WRITE_DATA~q  & ((\u0|master|p2m|counter~24_combout )))

	.dataa(\u0|master|p2m|state.GET_WRITE_DATA~q ),
	.datab(\u0|master|p2m|Add0~18_combout ),
	.datac(gnd),
	.datad(\u0|master|p2m|counter~24_combout ),
	.cin(gnd),
	.combout(\u0|master|p2m|counter[9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|counter[9]~6 .lut_mask = 16'hDD88;
defparam \u0|master|p2m|counter[9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N18
cyclone10lp_lcell_comb \u0|master|p2m|Add3~18 (
// Equation(s):
// \u0|master|p2m|Add3~18_combout  = (\u0|master|p2m|counter [9] & (\u0|master|p2m|Add3~17  & VCC)) # (!\u0|master|p2m|counter [9] & (!\u0|master|p2m|Add3~17 ))
// \u0|master|p2m|Add3~19  = CARRY((!\u0|master|p2m|counter [9] & !\u0|master|p2m|Add3~17 ))

	.dataa(\u0|master|p2m|counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|master|p2m|Add3~17 ),
	.combout(\u0|master|p2m|Add3~18_combout ),
	.cout(\u0|master|p2m|Add3~19 ));
// synopsys translate_off
defparam \u0|master|p2m|Add3~18 .lut_mask = 16'hA505;
defparam \u0|master|p2m|Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y27_N13
dffeas \u0|master|p2m|counter[9] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|master|p2m|counter[9]~6_combout ),
	.asdata(\u0|master|p2m|Add3~18_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|master|p2m|state.READ_SEND_WAIT~q ),
	.ena(\u0|master|p2m|counter[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master|p2m|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master|p2m|counter[9] .is_wysiwyg = "true";
defparam \u0|master|p2m|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N20
cyclone10lp_lcell_comb \u0|master|p2m|Add0~20 (
// Equation(s):
// \u0|master|p2m|Add0~20_combout  = (\u0|master|p2m|counter [10] & (\u0|master|p2m|Add0~19  $ (GND))) # (!\u0|master|p2m|counter [10] & (!\u0|master|p2m|Add0~19  & VCC))
// \u0|master|p2m|Add0~21  = CARRY((\u0|master|p2m|counter [10] & !\u0|master|p2m|Add0~19 ))

	.dataa(\u0|master|p2m|counter [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|master|p2m|Add0~19 ),
	.combout(\u0|master|p2m|Add0~20_combout ),
	.cout(\u0|master|p2m|Add0~21 ));
// synopsys translate_off
defparam \u0|master|p2m|Add0~20 .lut_mask = 16'hA50A;
defparam \u0|master|p2m|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N26
cyclone10lp_lcell_comb \u0|master|p2m|counter[10]~5 (
// Equation(s):
// \u0|master|p2m|counter[10]~5_combout  = (\u0|master|p2m|state.GET_WRITE_DATA~q  & ((\u0|master|p2m|Add0~20_combout ))) # (!\u0|master|p2m|state.GET_WRITE_DATA~q  & (\u0|master|p2m|counter~23_combout ))

	.dataa(\u0|master|p2m|state.GET_WRITE_DATA~q ),
	.datab(\u0|master|p2m|counter~23_combout ),
	.datac(gnd),
	.datad(\u0|master|p2m|Add0~20_combout ),
	.cin(gnd),
	.combout(\u0|master|p2m|counter[10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|counter[10]~5 .lut_mask = 16'hEE44;
defparam \u0|master|p2m|counter[10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N20
cyclone10lp_lcell_comb \u0|master|p2m|Add3~20 (
// Equation(s):
// \u0|master|p2m|Add3~20_combout  = (\u0|master|p2m|counter [10] & ((GND) # (!\u0|master|p2m|Add3~19 ))) # (!\u0|master|p2m|counter [10] & (\u0|master|p2m|Add3~19  $ (GND)))
// \u0|master|p2m|Add3~21  = CARRY((\u0|master|p2m|counter [10]) # (!\u0|master|p2m|Add3~19 ))

	.dataa(\u0|master|p2m|counter [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|master|p2m|Add3~19 ),
	.combout(\u0|master|p2m|Add3~20_combout ),
	.cout(\u0|master|p2m|Add3~21 ));
// synopsys translate_off
defparam \u0|master|p2m|Add3~20 .lut_mask = 16'h5AAF;
defparam \u0|master|p2m|Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y27_N27
dffeas \u0|master|p2m|counter[10] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|master|p2m|counter[10]~5_combout ),
	.asdata(\u0|master|p2m|Add3~20_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|master|p2m|state.READ_SEND_WAIT~q ),
	.ena(\u0|master|p2m|counter[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master|p2m|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master|p2m|counter[10] .is_wysiwyg = "true";
defparam \u0|master|p2m|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N22
cyclone10lp_lcell_comb \u0|master|p2m|Add0~22 (
// Equation(s):
// \u0|master|p2m|Add0~22_combout  = (\u0|master|p2m|counter [11] & (!\u0|master|p2m|Add0~21 )) # (!\u0|master|p2m|counter [11] & ((\u0|master|p2m|Add0~21 ) # (GND)))
// \u0|master|p2m|Add0~23  = CARRY((!\u0|master|p2m|Add0~21 ) # (!\u0|master|p2m|counter [11]))

	.dataa(\u0|master|p2m|counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|master|p2m|Add0~21 ),
	.combout(\u0|master|p2m|Add0~22_combout ),
	.cout(\u0|master|p2m|Add0~23 ));
// synopsys translate_off
defparam \u0|master|p2m|Add0~22 .lut_mask = 16'h5A5F;
defparam \u0|master|p2m|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N16
cyclone10lp_lcell_comb \u0|master|p2m|counter[11]~4 (
// Equation(s):
// \u0|master|p2m|counter[11]~4_combout  = (\u0|master|p2m|state.GET_WRITE_DATA~q  & ((\u0|master|p2m|Add0~22_combout ))) # (!\u0|master|p2m|state.GET_WRITE_DATA~q  & (\u0|master|p2m|counter~22_combout ))

	.dataa(\u0|master|p2m|state.GET_WRITE_DATA~q ),
	.datab(\u0|master|p2m|counter~22_combout ),
	.datac(gnd),
	.datad(\u0|master|p2m|Add0~22_combout ),
	.cin(gnd),
	.combout(\u0|master|p2m|counter[11]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|counter[11]~4 .lut_mask = 16'hEE44;
defparam \u0|master|p2m|counter[11]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N22
cyclone10lp_lcell_comb \u0|master|p2m|Add3~22 (
// Equation(s):
// \u0|master|p2m|Add3~22_combout  = (\u0|master|p2m|counter [11] & (\u0|master|p2m|Add3~21  & VCC)) # (!\u0|master|p2m|counter [11] & (!\u0|master|p2m|Add3~21 ))
// \u0|master|p2m|Add3~23  = CARRY((!\u0|master|p2m|counter [11] & !\u0|master|p2m|Add3~21 ))

	.dataa(\u0|master|p2m|counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|master|p2m|Add3~21 ),
	.combout(\u0|master|p2m|Add3~22_combout ),
	.cout(\u0|master|p2m|Add3~23 ));
// synopsys translate_off
defparam \u0|master|p2m|Add3~22 .lut_mask = 16'hA505;
defparam \u0|master|p2m|Add3~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y27_N17
dffeas \u0|master|p2m|counter[11] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|master|p2m|counter[11]~4_combout ),
	.asdata(\u0|master|p2m|Add3~22_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|master|p2m|state.READ_SEND_WAIT~q ),
	.ena(\u0|master|p2m|counter[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master|p2m|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master|p2m|counter[11] .is_wysiwyg = "true";
defparam \u0|master|p2m|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N24
cyclone10lp_lcell_comb \u0|master|p2m|Add0~24 (
// Equation(s):
// \u0|master|p2m|Add0~24_combout  = (\u0|master|p2m|counter [12] & (\u0|master|p2m|Add0~23  $ (GND))) # (!\u0|master|p2m|counter [12] & (!\u0|master|p2m|Add0~23  & VCC))
// \u0|master|p2m|Add0~25  = CARRY((\u0|master|p2m|counter [12] & !\u0|master|p2m|Add0~23 ))

	.dataa(\u0|master|p2m|counter [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|master|p2m|Add0~23 ),
	.combout(\u0|master|p2m|Add0~24_combout ),
	.cout(\u0|master|p2m|Add0~25 ));
// synopsys translate_off
defparam \u0|master|p2m|Add0~24 .lut_mask = 16'hA50A;
defparam \u0|master|p2m|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N14
cyclone10lp_lcell_comb \u0|master|p2m|counter[12]~3 (
// Equation(s):
// \u0|master|p2m|counter[12]~3_combout  = (\u0|master|p2m|state.GET_WRITE_DATA~q  & ((\u0|master|p2m|Add0~24_combout ))) # (!\u0|master|p2m|state.GET_WRITE_DATA~q  & (\u0|master|p2m|counter~21_combout ))

	.dataa(\u0|master|p2m|counter~21_combout ),
	.datab(\u0|master|p2m|state.GET_WRITE_DATA~q ),
	.datac(gnd),
	.datad(\u0|master|p2m|Add0~24_combout ),
	.cin(gnd),
	.combout(\u0|master|p2m|counter[12]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|counter[12]~3 .lut_mask = 16'hEE22;
defparam \u0|master|p2m|counter[12]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N24
cyclone10lp_lcell_comb \u0|master|p2m|Add3~24 (
// Equation(s):
// \u0|master|p2m|Add3~24_combout  = (\u0|master|p2m|counter [12] & ((GND) # (!\u0|master|p2m|Add3~23 ))) # (!\u0|master|p2m|counter [12] & (\u0|master|p2m|Add3~23  $ (GND)))
// \u0|master|p2m|Add3~25  = CARRY((\u0|master|p2m|counter [12]) # (!\u0|master|p2m|Add3~23 ))

	.dataa(gnd),
	.datab(\u0|master|p2m|counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|master|p2m|Add3~23 ),
	.combout(\u0|master|p2m|Add3~24_combout ),
	.cout(\u0|master|p2m|Add3~25 ));
// synopsys translate_off
defparam \u0|master|p2m|Add3~24 .lut_mask = 16'h3CCF;
defparam \u0|master|p2m|Add3~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y27_N15
dffeas \u0|master|p2m|counter[12] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|master|p2m|counter[12]~3_combout ),
	.asdata(\u0|master|p2m|Add3~24_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|master|p2m|state.READ_SEND_WAIT~q ),
	.ena(\u0|master|p2m|counter[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master|p2m|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master|p2m|counter[12] .is_wysiwyg = "true";
defparam \u0|master|p2m|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N26
cyclone10lp_lcell_comb \u0|master|p2m|Add0~26 (
// Equation(s):
// \u0|master|p2m|Add0~26_combout  = (\u0|master|p2m|counter [13] & (!\u0|master|p2m|Add0~25 )) # (!\u0|master|p2m|counter [13] & ((\u0|master|p2m|Add0~25 ) # (GND)))
// \u0|master|p2m|Add0~27  = CARRY((!\u0|master|p2m|Add0~25 ) # (!\u0|master|p2m|counter [13]))

	.dataa(\u0|master|p2m|counter [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|master|p2m|Add0~25 ),
	.combout(\u0|master|p2m|Add0~26_combout ),
	.cout(\u0|master|p2m|Add0~27 ));
// synopsys translate_off
defparam \u0|master|p2m|Add0~26 .lut_mask = 16'h5A5F;
defparam \u0|master|p2m|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N12
cyclone10lp_lcell_comb \u0|master|p2m|counter[13]~2 (
// Equation(s):
// \u0|master|p2m|counter[13]~2_combout  = (\u0|master|p2m|state.GET_WRITE_DATA~q  & (\u0|master|p2m|Add0~26_combout )) # (!\u0|master|p2m|state.GET_WRITE_DATA~q  & ((\u0|master|p2m|counter~20_combout )))

	.dataa(\u0|master|p2m|Add0~26_combout ),
	.datab(\u0|master|p2m|state.GET_WRITE_DATA~q ),
	.datac(gnd),
	.datad(\u0|master|p2m|counter~20_combout ),
	.cin(gnd),
	.combout(\u0|master|p2m|counter[13]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|counter[13]~2 .lut_mask = 16'hBB88;
defparam \u0|master|p2m|counter[13]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N26
cyclone10lp_lcell_comb \u0|master|p2m|Add3~26 (
// Equation(s):
// \u0|master|p2m|Add3~26_combout  = (\u0|master|p2m|counter [13] & (\u0|master|p2m|Add3~25  & VCC)) # (!\u0|master|p2m|counter [13] & (!\u0|master|p2m|Add3~25 ))
// \u0|master|p2m|Add3~27  = CARRY((!\u0|master|p2m|counter [13] & !\u0|master|p2m|Add3~25 ))

	.dataa(gnd),
	.datab(\u0|master|p2m|counter [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|master|p2m|Add3~25 ),
	.combout(\u0|master|p2m|Add3~26_combout ),
	.cout(\u0|master|p2m|Add3~27 ));
// synopsys translate_off
defparam \u0|master|p2m|Add3~26 .lut_mask = 16'hC303;
defparam \u0|master|p2m|Add3~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y27_N13
dffeas \u0|master|p2m|counter[13] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|master|p2m|counter[13]~2_combout ),
	.asdata(\u0|master|p2m|Add3~26_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|master|p2m|state.READ_SEND_WAIT~q ),
	.ena(\u0|master|p2m|counter[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master|p2m|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master|p2m|counter[13] .is_wysiwyg = "true";
defparam \u0|master|p2m|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N28
cyclone10lp_lcell_comb \u0|master|p2m|Add0~28 (
// Equation(s):
// \u0|master|p2m|Add0~28_combout  = (\u0|master|p2m|counter [14] & (\u0|master|p2m|Add0~27  $ (GND))) # (!\u0|master|p2m|counter [14] & (!\u0|master|p2m|Add0~27  & VCC))
// \u0|master|p2m|Add0~29  = CARRY((\u0|master|p2m|counter [14] & !\u0|master|p2m|Add0~27 ))

	.dataa(\u0|master|p2m|counter [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|master|p2m|Add0~27 ),
	.combout(\u0|master|p2m|Add0~28_combout ),
	.cout(\u0|master|p2m|Add0~29 ));
// synopsys translate_off
defparam \u0|master|p2m|Add0~28 .lut_mask = 16'hA50A;
defparam \u0|master|p2m|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N18
cyclone10lp_lcell_comb \u0|master|p2m|counter[14]~1 (
// Equation(s):
// \u0|master|p2m|counter[14]~1_combout  = (\u0|master|p2m|state.GET_WRITE_DATA~q  & ((\u0|master|p2m|Add0~28_combout ))) # (!\u0|master|p2m|state.GET_WRITE_DATA~q  & (\u0|master|p2m|counter~19_combout ))

	.dataa(\u0|master|p2m|counter~19_combout ),
	.datab(\u0|master|p2m|state.GET_WRITE_DATA~q ),
	.datac(gnd),
	.datad(\u0|master|p2m|Add0~28_combout ),
	.cin(gnd),
	.combout(\u0|master|p2m|counter[14]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|counter[14]~1 .lut_mask = 16'hEE22;
defparam \u0|master|p2m|counter[14]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N28
cyclone10lp_lcell_comb \u0|master|p2m|Add3~28 (
// Equation(s):
// \u0|master|p2m|Add3~28_combout  = (\u0|master|p2m|counter [14] & ((GND) # (!\u0|master|p2m|Add3~27 ))) # (!\u0|master|p2m|counter [14] & (\u0|master|p2m|Add3~27  $ (GND)))
// \u0|master|p2m|Add3~29  = CARRY((\u0|master|p2m|counter [14]) # (!\u0|master|p2m|Add3~27 ))

	.dataa(gnd),
	.datab(\u0|master|p2m|counter [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|master|p2m|Add3~27 ),
	.combout(\u0|master|p2m|Add3~28_combout ),
	.cout(\u0|master|p2m|Add3~29 ));
// synopsys translate_off
defparam \u0|master|p2m|Add3~28 .lut_mask = 16'h3CCF;
defparam \u0|master|p2m|Add3~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y27_N19
dffeas \u0|master|p2m|counter[14] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|master|p2m|counter[14]~1_combout ),
	.asdata(\u0|master|p2m|Add3~28_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|master|p2m|state.READ_SEND_WAIT~q ),
	.ena(\u0|master|p2m|counter[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master|p2m|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master|p2m|counter[14] .is_wysiwyg = "true";
defparam \u0|master|p2m|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N30
cyclone10lp_lcell_comb \u0|master|p2m|Add0~30 (
// Equation(s):
// \u0|master|p2m|Add0~30_combout  = \u0|master|p2m|Add0~29  $ (\u0|master|p2m|counter [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|master|p2m|counter [15]),
	.cin(\u0|master|p2m|Add0~29 ),
	.combout(\u0|master|p2m|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|Add0~30 .lut_mask = 16'h0FF0;
defparam \u0|master|p2m|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N8
cyclone10lp_lcell_comb \u0|master|p2m|counter[15]~0 (
// Equation(s):
// \u0|master|p2m|counter[15]~0_combout  = (\u0|master|p2m|state.GET_WRITE_DATA~q  & ((\u0|master|p2m|Add0~30_combout ))) # (!\u0|master|p2m|state.GET_WRITE_DATA~q  & (\u0|master|p2m|counter~16_combout ))

	.dataa(\u0|master|p2m|counter~16_combout ),
	.datab(\u0|master|p2m|state.GET_WRITE_DATA~q ),
	.datac(gnd),
	.datad(\u0|master|p2m|Add0~30_combout ),
	.cin(gnd),
	.combout(\u0|master|p2m|counter[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|counter[15]~0 .lut_mask = 16'hEE22;
defparam \u0|master|p2m|counter[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N30
cyclone10lp_lcell_comb \u0|master|p2m|Add3~30 (
// Equation(s):
// \u0|master|p2m|Add3~30_combout  = \u0|master|p2m|Add3~29  $ (!\u0|master|p2m|counter [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|master|p2m|counter [15]),
	.cin(\u0|master|p2m|Add3~29 ),
	.combout(\u0|master|p2m|Add3~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|Add3~30 .lut_mask = 16'hF00F;
defparam \u0|master|p2m|Add3~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y27_N9
dffeas \u0|master|p2m|counter[15] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|master|p2m|counter[15]~0_combout ),
	.asdata(\u0|master|p2m|Add3~30_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|master|p2m|state.READ_SEND_WAIT~q ),
	.ena(\u0|master|p2m|counter[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master|p2m|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master|p2m|counter[15] .is_wysiwyg = "true";
defparam \u0|master|p2m|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N16
cyclone10lp_lcell_comb \u0|master|p2m|Equal10~0 (
// Equation(s):
// \u0|master|p2m|Equal10~0_combout  = (!\u0|master|p2m|counter [13] & (!\u0|master|p2m|counter [12] & (!\u0|master|p2m|counter [15] & !\u0|master|p2m|counter [14])))

	.dataa(\u0|master|p2m|counter [13]),
	.datab(\u0|master|p2m|counter [12]),
	.datac(\u0|master|p2m|counter [15]),
	.datad(\u0|master|p2m|counter [14]),
	.cin(gnd),
	.combout(\u0|master|p2m|Equal10~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|Equal10~0 .lut_mask = 16'h0001;
defparam \u0|master|p2m|Equal10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N0
cyclone10lp_lcell_comb \u0|master|p2m|Equal10~2 (
// Equation(s):
// \u0|master|p2m|Equal10~2_combout  = (!\u0|master|p2m|counter [7] & (!\u0|master|p2m|counter [6] & (!\u0|master|p2m|counter [4] & !\u0|master|p2m|counter [5])))

	.dataa(\u0|master|p2m|counter [7]),
	.datab(\u0|master|p2m|counter [6]),
	.datac(\u0|master|p2m|counter [4]),
	.datad(\u0|master|p2m|counter [5]),
	.cin(gnd),
	.combout(\u0|master|p2m|Equal10~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|Equal10~2 .lut_mask = 16'h0001;
defparam \u0|master|p2m|Equal10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N8
cyclone10lp_lcell_comb \u0|master|p2m|Equal10~1 (
// Equation(s):
// \u0|master|p2m|Equal10~1_combout  = (!\u0|master|p2m|counter [9] & (!\u0|master|p2m|counter [8] & (!\u0|master|p2m|counter [10] & !\u0|master|p2m|counter [11])))

	.dataa(\u0|master|p2m|counter [9]),
	.datab(\u0|master|p2m|counter [8]),
	.datac(\u0|master|p2m|counter [10]),
	.datad(\u0|master|p2m|counter [11]),
	.cin(gnd),
	.combout(\u0|master|p2m|Equal10~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|Equal10~1 .lut_mask = 16'h0001;
defparam \u0|master|p2m|Equal10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N18
cyclone10lp_lcell_comb \u0|master|p2m|Equal10~3 (
// Equation(s):
// \u0|master|p2m|Equal10~3_combout  = (!\u0|master|p2m|counter [2] & (\u0|master|p2m|counter [0] & (!\u0|master|p2m|counter [1] & !\u0|master|p2m|counter [3])))

	.dataa(\u0|master|p2m|counter [2]),
	.datab(\u0|master|p2m|counter [0]),
	.datac(\u0|master|p2m|counter [1]),
	.datad(\u0|master|p2m|counter [3]),
	.cin(gnd),
	.combout(\u0|master|p2m|Equal10~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|Equal10~3 .lut_mask = 16'h0004;
defparam \u0|master|p2m|Equal10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N26
cyclone10lp_lcell_comb \u0|master|p2m|Equal10~4 (
// Equation(s):
// \u0|master|p2m|Equal10~4_combout  = (\u0|master|p2m|Equal10~0_combout  & (\u0|master|p2m|Equal10~2_combout  & (\u0|master|p2m|Equal10~1_combout  & \u0|master|p2m|Equal10~3_combout )))

	.dataa(\u0|master|p2m|Equal10~0_combout ),
	.datab(\u0|master|p2m|Equal10~2_combout ),
	.datac(\u0|master|p2m|Equal10~1_combout ),
	.datad(\u0|master|p2m|Equal10~3_combout ),
	.cin(gnd),
	.combout(\u0|master|p2m|Equal10~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|Equal10~4 .lut_mask = 16'h8000;
defparam \u0|master|p2m|Equal10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N6
cyclone10lp_lcell_comb \u0|master|p2m|address[7]~4 (
// Equation(s):
// \u0|master|p2m|address[7]~4_combout  = (!\u0|master|p2m|state.READ_SEND_WAIT~q  & ((\u0|master|p2m|state.WRITE_WAIT~q  & (\u0|mm_interconnect_0|master_avalon_master_agent|av_waitrequest~combout )) # (!\u0|master|p2m|state.WRITE_WAIT~q  & 
// ((!\u0|master|p2m|state.GET_ADDR4~q )))))

	.dataa(\u0|mm_interconnect_0|master_avalon_master_agent|av_waitrequest~combout ),
	.datab(\u0|master|p2m|state.READ_SEND_WAIT~q ),
	.datac(\u0|master|p2m|state.GET_ADDR4~q ),
	.datad(\u0|master|p2m|state.WRITE_WAIT~q ),
	.cin(gnd),
	.combout(\u0|master|p2m|address[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|address[7]~4 .lut_mask = 16'h2203;
defparam \u0|master|p2m|address[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N28
cyclone10lp_lcell_comb \u0|out_packets_to_bytes|in_ready~1 (
// Equation(s):
// \u0|out_packets_to_bytes|in_ready~1_combout  = (\u0|master|p2m|out_valid~q  & ((!\tx_lite|busy~q ) # (!\u0|out_packets_to_bytes|out_valid~q )))

	.dataa(\u0|out_packets_to_bytes|out_valid~q ),
	.datab(\u0|master|p2m|out_valid~q ),
	.datac(\tx_lite|busy~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|out_packets_to_bytes|in_ready~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|out_packets_to_bytes|in_ready~1 .lut_mask = 16'h4C4C;
defparam \u0|out_packets_to_bytes|in_ready~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N24
cyclone10lp_lcell_comb \u0|master|p2m|address[7]~2 (
// Equation(s):
// \u0|master|p2m|address[7]~2_combout  = (!\u0|master|p2m|state.GET_ADDR4~q  & !\u0|master|p2m|state.WRITE_WAIT~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|master|p2m|state.GET_ADDR4~q ),
	.datad(\u0|master|p2m|state.WRITE_WAIT~q ),
	.cin(gnd),
	.combout(\u0|master|p2m|address[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|address[7]~2 .lut_mask = 16'h000F;
defparam \u0|master|p2m|address[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N10
cyclone10lp_lcell_comb \u0|master|p2m|Selector72~0 (
// Equation(s):
// \u0|master|p2m|Selector72~0_combout  = (!\u0|out_packets_to_bytes|in_ready~combout  & (\u0|master|p2m|out_startofpacket~q  & ((!\u0|master|p2m|state.READ_SEND_ISSUE~q ) # (!\u0|master|p2m|address[7]~2_combout ))))

	.dataa(\u0|master|p2m|address[7]~2_combout ),
	.datab(\u0|master|p2m|state.READ_SEND_ISSUE~q ),
	.datac(\u0|out_packets_to_bytes|in_ready~combout ),
	.datad(\u0|master|p2m|out_startofpacket~q ),
	.cin(gnd),
	.combout(\u0|master|p2m|Selector72~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|Selector72~0 .lut_mask = 16'h0700;
defparam \u0|master|p2m|Selector72~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N8
cyclone10lp_lcell_comb \u0|master|p2m|Selector0~3 (
// Equation(s):
// \u0|master|p2m|Selector0~3_combout  = (!\u0|master|p2m|Selector0~2_combout  & (((\u0|mm_interconnect_0|master_avalon_master_agent|av_waitrequest~combout ) # (!\u0|master|p2m|last_trans~q )) # (!\u0|master|p2m|state.WRITE_WAIT~q )))

	.dataa(\u0|master|p2m|state.WRITE_WAIT~q ),
	.datab(\u0|master|p2m|last_trans~q ),
	.datac(\u0|master|p2m|Selector0~2_combout ),
	.datad(\u0|mm_interconnect_0|master_avalon_master_agent|av_waitrequest~combout ),
	.cin(gnd),
	.combout(\u0|master|p2m|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|Selector0~3 .lut_mask = 16'h0F07;
defparam \u0|master|p2m|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N20
cyclone10lp_lcell_comb \u0|master|p2m|Selector38~0 (
// Equation(s):
// \u0|master|p2m|Selector38~0_combout  = (\u0|master|p2m|state.GET_ADDR1~q ) # ((!\u0|master|p2m|state.READ_SEND_ISSUE~q  & \u0|master|p2m|first_trans~q ))

	.dataa(gnd),
	.datab(\u0|master|p2m|state.READ_SEND_ISSUE~q ),
	.datac(\u0|master|p2m|first_trans~q ),
	.datad(\u0|master|p2m|state.GET_ADDR1~q ),
	.cin(gnd),
	.combout(\u0|master|p2m|Selector38~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|Selector38~0 .lut_mask = 16'hFF30;
defparam \u0|master|p2m|Selector38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y28_N21
dffeas \u0|master|p2m|first_trans (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|master|p2m|Selector38~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master|p2m|first_trans~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master|p2m|first_trans .is_wysiwyg = "true";
defparam \u0|master|p2m|first_trans .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N18
cyclone10lp_lcell_comb \u0|master|p2m|Selector72~1 (
// Equation(s):
// \u0|master|p2m|Selector72~1_combout  = (\u0|master|p2m|Selector72~0_combout ) # (((\u0|master|p2m|state.READ_SEND_ISSUE~q  & \u0|master|p2m|first_trans~q )) # (!\u0|master|p2m|Selector0~3_combout ))

	.dataa(\u0|master|p2m|Selector72~0_combout ),
	.datab(\u0|master|p2m|state.READ_SEND_ISSUE~q ),
	.datac(\u0|master|p2m|Selector0~3_combout ),
	.datad(\u0|master|p2m|first_trans~q ),
	.cin(gnd),
	.combout(\u0|master|p2m|Selector72~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|Selector72~1 .lut_mask = 16'hEFAF;
defparam \u0|master|p2m|Selector72~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y28_N19
dffeas \u0|master|p2m|out_startofpacket (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|master|p2m|Selector72~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master|p2m|out_startofpacket~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master|p2m|out_startofpacket .is_wysiwyg = "true";
defparam \u0|master|p2m|out_startofpacket .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N6
cyclone10lp_lcell_comb \u0|out_packets_to_bytes|sent_sop~3 (
// Equation(s):
// \u0|out_packets_to_bytes|sent_sop~3_combout  = (\u0|out_packets_to_bytes|in_ready~1_combout  & ((\u0|out_packets_to_bytes|sent_sop~q  & ((\u0|out_packets_to_bytes|in_ready~0_combout ))) # (!\u0|out_packets_to_bytes|sent_sop~q  & 
// (\u0|master|p2m|out_startofpacket~q ))))

	.dataa(\u0|out_packets_to_bytes|in_ready~1_combout ),
	.datab(\u0|out_packets_to_bytes|sent_sop~q ),
	.datac(\u0|master|p2m|out_startofpacket~q ),
	.datad(\u0|out_packets_to_bytes|in_ready~0_combout ),
	.cin(gnd),
	.combout(\u0|out_packets_to_bytes|sent_sop~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|out_packets_to_bytes|sent_sop~3 .lut_mask = 16'hA820;
defparam \u0|out_packets_to_bytes|sent_sop~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N14
cyclone10lp_lcell_comb \u0|out_packets_to_bytes|sent_sop~2 (
// Equation(s):
// \u0|out_packets_to_bytes|sent_sop~2_combout  = (\u0|out_packets_to_bytes|in_ready~2_combout  & (((\u0|out_packets_to_bytes|sent_sop~q )))) # (!\u0|out_packets_to_bytes|in_ready~2_combout  & ((\u0|out_packets_to_bytes|sent_sop~q  & 
// ((!\u0|out_packets_to_bytes|sent_sop~3_combout ) # (!\u0|out_packets_to_bytes|in_ready~6_combout ))) # (!\u0|out_packets_to_bytes|sent_sop~q  & ((\u0|out_packets_to_bytes|sent_sop~3_combout )))))

	.dataa(\u0|out_packets_to_bytes|in_ready~6_combout ),
	.datab(\u0|out_packets_to_bytes|in_ready~2_combout ),
	.datac(\u0|out_packets_to_bytes|sent_sop~q ),
	.datad(\u0|out_packets_to_bytes|sent_sop~3_combout ),
	.cin(gnd),
	.combout(\u0|out_packets_to_bytes|sent_sop~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|out_packets_to_bytes|sent_sop~2 .lut_mask = 16'hD3F0;
defparam \u0|out_packets_to_bytes|sent_sop~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y27_N15
dffeas \u0|out_packets_to_bytes|sent_sop (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|out_packets_to_bytes|sent_sop~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|out_packets_to_bytes|sent_sop~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|out_packets_to_bytes|sent_sop .is_wysiwyg = "true";
defparam \u0|out_packets_to_bytes|sent_sop .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N8
cyclone10lp_lcell_comb \u0|master|p2m|Selector82~0 (
// Equation(s):
// \u0|master|p2m|Selector82~0_combout  = (\u0|master|p2m|state.RETURN_PACKET~q  & (!\u0|master|p2m|current_byte [0] & \u0|master|p2m|current_byte [1]))

	.dataa(\u0|master|p2m|state.RETURN_PACKET~q ),
	.datab(\u0|master|p2m|current_byte [0]),
	.datac(gnd),
	.datad(\u0|master|p2m|current_byte [1]),
	.cin(gnd),
	.combout(\u0|master|p2m|Selector82~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|Selector82~0 .lut_mask = 16'h2200;
defparam \u0|master|p2m|Selector82~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N24
cyclone10lp_lcell_comb \u0|master|p2m|out_endofpacket~0 (
// Equation(s):
// \u0|master|p2m|out_endofpacket~0_combout  = (\u0|out_packets_to_bytes|in_ready~combout  & (\u0|master|p2m|Selector82~0_combout )) # (!\u0|out_packets_to_bytes|in_ready~combout  & ((\u0|master|p2m|out_endofpacket~q )))

	.dataa(\u0|out_packets_to_bytes|in_ready~combout ),
	.datab(\u0|master|p2m|Selector82~0_combout ),
	.datac(\u0|master|p2m|out_endofpacket~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|master|p2m|out_endofpacket~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|out_endofpacket~0 .lut_mask = 16'hD8D8;
defparam \u0|master|p2m|out_endofpacket~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y28_N25
dffeas \u0|master|p2m|out_endofpacket (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|master|p2m|out_endofpacket~0_combout ),
	.asdata(\u0|master|p2m|Equal10~4_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|master|p2m|state.READ_SEND_ISSUE~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master|p2m|out_endofpacket~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master|p2m|out_endofpacket .is_wysiwyg = "true";
defparam \u0|master|p2m|out_endofpacket .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N2
cyclone10lp_lcell_comb \u0|out_packets_to_bytes|out_data[3]~0 (
// Equation(s):
// \u0|out_packets_to_bytes|out_data[3]~0_combout  = (\u0|out_packets_to_bytes|sent_eop~q  & ((\u0|out_packets_to_bytes|sent_sop~q ) # ((!\u0|master|p2m|out_startofpacket~q )))) # (!\u0|out_packets_to_bytes|sent_eop~q  & (!\u0|master|p2m|out_endofpacket~q  & 
// ((\u0|out_packets_to_bytes|sent_sop~q ) # (!\u0|master|p2m|out_startofpacket~q ))))

	.dataa(\u0|out_packets_to_bytes|sent_eop~q ),
	.datab(\u0|out_packets_to_bytes|sent_sop~q ),
	.datac(\u0|master|p2m|out_startofpacket~q ),
	.datad(\u0|master|p2m|out_endofpacket~q ),
	.cin(gnd),
	.combout(\u0|out_packets_to_bytes|out_data[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|out_packets_to_bytes|out_data[3]~0 .lut_mask = 16'h8ACF;
defparam \u0|out_packets_to_bytes|out_data[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N28
cyclone10lp_lcell_comb \u0|out_packets_to_bytes|sent_channel_char~0 (
// Equation(s):
// \u0|out_packets_to_bytes|sent_channel_char~0_combout  = (\u0|out_packets_to_bytes|in_ready~2_combout ) # ((\u0|out_packets_to_bytes|sent_channel_char~q  & ((!\u0|out_packets_to_bytes|out_data[3]~0_combout ) # (!\u0|out_packets_to_bytes|in_ready~6_combout 
// ))))

	.dataa(\u0|out_packets_to_bytes|in_ready~6_combout ),
	.datab(\u0|out_packets_to_bytes|in_ready~2_combout ),
	.datac(\u0|out_packets_to_bytes|sent_channel_char~q ),
	.datad(\u0|out_packets_to_bytes|out_data[3]~0_combout ),
	.cin(gnd),
	.combout(\u0|out_packets_to_bytes|sent_channel_char~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|out_packets_to_bytes|sent_channel_char~0 .lut_mask = 16'hDCFC;
defparam \u0|out_packets_to_bytes|sent_channel_char~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y26_N29
dffeas \u0|out_packets_to_bytes|sent_channel_char (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|out_packets_to_bytes|sent_channel_char~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|out_packets_to_bytes|in_ready~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|out_packets_to_bytes|sent_channel_char~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|out_packets_to_bytes|sent_channel_char .is_wysiwyg = "true";
defparam \u0|out_packets_to_bytes|sent_channel_char .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N6
cyclone10lp_lcell_comb \u0|out_packets_to_bytes|sent_channel~0 (
// Equation(s):
// \u0|out_packets_to_bytes|sent_channel~0_combout  = (\u0|out_packets_to_bytes|sent_channel_char~q  & (!\u0|out_packets_to_bytes|sent_channel~q  & ((\u0|master|p2m|out_startofpacket~q ) # (!\u0|out_packets_to_bytes|stored_channel [0]))))

	.dataa(\u0|out_packets_to_bytes|stored_channel [0]),
	.datab(\u0|out_packets_to_bytes|sent_channel_char~q ),
	.datac(\u0|out_packets_to_bytes|sent_channel~q ),
	.datad(\u0|master|p2m|out_startofpacket~q ),
	.cin(gnd),
	.combout(\u0|out_packets_to_bytes|sent_channel~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|out_packets_to_bytes|sent_channel~0 .lut_mask = 16'h0C04;
defparam \u0|out_packets_to_bytes|sent_channel~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N2
cyclone10lp_lcell_comb \u0|out_packets_to_bytes|sent_channel~1 (
// Equation(s):
// \u0|out_packets_to_bytes|sent_channel~1_combout  = (\u0|out_packets_to_bytes|sent_channel~0_combout ) # ((\u0|out_packets_to_bytes|sent_channel~q  & ((!\u0|out_packets_to_bytes|out_data[3]~0_combout ) # (!\u0|out_packets_to_bytes|in_ready~6_combout ))))

	.dataa(\u0|out_packets_to_bytes|sent_channel~0_combout ),
	.datab(\u0|out_packets_to_bytes|in_ready~6_combout ),
	.datac(\u0|out_packets_to_bytes|sent_channel~q ),
	.datad(\u0|out_packets_to_bytes|out_data[3]~0_combout ),
	.cin(gnd),
	.combout(\u0|out_packets_to_bytes|sent_channel~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|out_packets_to_bytes|sent_channel~1 .lut_mask = 16'hBAFA;
defparam \u0|out_packets_to_bytes|sent_channel~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y26_N3
dffeas \u0|out_packets_to_bytes|sent_channel (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|out_packets_to_bytes|sent_channel~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|out_packets_to_bytes|in_ready~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|out_packets_to_bytes|sent_channel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|out_packets_to_bytes|sent_channel .is_wysiwyg = "true";
defparam \u0|out_packets_to_bytes|sent_channel .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N16
cyclone10lp_lcell_comb \u0|out_packets_to_bytes|stored_channel[0]~0 (
// Equation(s):
// \u0|out_packets_to_bytes|stored_channel[0]~0_combout  = (\u0|out_packets_to_bytes|stored_channel [0]) # (\u0|out_packets_to_bytes|sent_channel~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|out_packets_to_bytes|stored_channel [0]),
	.datad(\u0|out_packets_to_bytes|sent_channel~q ),
	.cin(gnd),
	.combout(\u0|out_packets_to_bytes|stored_channel[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|out_packets_to_bytes|stored_channel[0]~0 .lut_mask = 16'hFFF0;
defparam \u0|out_packets_to_bytes|stored_channel[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y26_N17
dffeas \u0|out_packets_to_bytes|stored_channel[0] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|out_packets_to_bytes|stored_channel[0]~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|out_packets_to_bytes|stored_channel [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|out_packets_to_bytes|stored_channel[0] .is_wysiwyg = "true";
defparam \u0|out_packets_to_bytes|stored_channel[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N4
cyclone10lp_lcell_comb \u0|out_packets_to_bytes|in_ready~2 (
// Equation(s):
// \u0|out_packets_to_bytes|in_ready~2_combout  = (!\u0|out_packets_to_bytes|sent_channel~q  & ((\u0|master|p2m|out_startofpacket~q ) # (!\u0|out_packets_to_bytes|stored_channel [0])))

	.dataa(gnd),
	.datab(\u0|out_packets_to_bytes|stored_channel [0]),
	.datac(\u0|out_packets_to_bytes|sent_channel~q ),
	.datad(\u0|master|p2m|out_startofpacket~q ),
	.cin(gnd),
	.combout(\u0|out_packets_to_bytes|in_ready~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|out_packets_to_bytes|in_ready~2 .lut_mask = 16'h0F03;
defparam \u0|out_packets_to_bytes|in_ready~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N24
cyclone10lp_lcell_comb \u0|out_packets_to_bytes|in_ready~3 (
// Equation(s):
// \u0|out_packets_to_bytes|in_ready~3_combout  = (\u0|out_packets_to_bytes|in_ready~1_combout  & (!\u0|out_packets_to_bytes|in_ready~2_combout  & ((\u0|out_packets_to_bytes|sent_sop~q ) # (!\u0|master|p2m|out_startofpacket~q ))))

	.dataa(\u0|out_packets_to_bytes|in_ready~1_combout ),
	.datab(\u0|out_packets_to_bytes|in_ready~2_combout ),
	.datac(\u0|master|p2m|out_startofpacket~q ),
	.datad(\u0|out_packets_to_bytes|sent_sop~q ),
	.cin(gnd),
	.combout(\u0|out_packets_to_bytes|in_ready~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|out_packets_to_bytes|in_ready~3 .lut_mask = 16'h2202;
defparam \u0|out_packets_to_bytes|in_ready~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N10
cyclone10lp_lcell_comb \u0|out_packets_to_bytes|sent_esc~0 (
// Equation(s):
// \u0|out_packets_to_bytes|sent_esc~0_combout  = (\u0|out_packets_to_bytes|in_ready~3_combout  & ((\u0|out_packets_to_bytes|in_ready~0_combout  & (!\u0|out_packets_to_bytes|in_ready~6_combout )) # (!\u0|out_packets_to_bytes|in_ready~0_combout  & 
// ((\u0|out_packets_to_bytes|sent_esc~q ))))) # (!\u0|out_packets_to_bytes|in_ready~3_combout  & (((\u0|out_packets_to_bytes|sent_esc~q ))))

	.dataa(\u0|out_packets_to_bytes|in_ready~6_combout ),
	.datab(\u0|out_packets_to_bytes|in_ready~3_combout ),
	.datac(\u0|out_packets_to_bytes|sent_esc~q ),
	.datad(\u0|out_packets_to_bytes|in_ready~0_combout ),
	.cin(gnd),
	.combout(\u0|out_packets_to_bytes|sent_esc~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|out_packets_to_bytes|sent_esc~0 .lut_mask = 16'h74F0;
defparam \u0|out_packets_to_bytes|sent_esc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y27_N11
dffeas \u0|out_packets_to_bytes|sent_esc (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|out_packets_to_bytes|sent_esc~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|out_packets_to_bytes|sent_esc~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|out_packets_to_bytes|sent_esc .is_wysiwyg = "true";
defparam \u0|out_packets_to_bytes|sent_esc .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N10
cyclone10lp_lcell_comb \u0|master|p2m|state~69 (
// Equation(s):
// \u0|master|p2m|state~69_combout  = (\u0|master|p2m|command [4] & (\u0|master|p2m|state.GET_ADDR4~q  & (\u0|master|p2m|Equal2~1_combout  & \u0|master|p2m|enable~combout )))

	.dataa(\u0|master|p2m|command [4]),
	.datab(\u0|master|p2m|state.GET_ADDR4~q ),
	.datac(\u0|master|p2m|Equal2~1_combout ),
	.datad(\u0|master|p2m|enable~combout ),
	.cin(gnd),
	.combout(\u0|master|p2m|state~69_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|state~69 .lut_mask = 16'h8000;
defparam \u0|master|p2m|state~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N28
cyclone10lp_lcell_comb \u0|master|p2m|state~70 (
// Equation(s):
// \u0|master|p2m|state~70_combout  = (\u0|master|p2m|state.READ_SEND_WAIT~q  & (!\u0|master|p2m|Equal10~4_combout  & (\u0|out_packets_to_bytes|in_ready~combout  & !\u0|master|p2m|Equal6~0_combout )))

	.dataa(\u0|master|p2m|state.READ_SEND_WAIT~q ),
	.datab(\u0|master|p2m|Equal10~4_combout ),
	.datac(\u0|out_packets_to_bytes|in_ready~combout ),
	.datad(\u0|master|p2m|Equal6~0_combout ),
	.cin(gnd),
	.combout(\u0|master|p2m|state~70_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|state~70 .lut_mask = 16'h0020;
defparam \u0|master|p2m|state~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N14
cyclone10lp_lcell_comb \u0|master|p2m|state~81 (
// Equation(s):
// \u0|master|p2m|state~81_combout  = (\u0|master|p2m|state~69_combout  & (((!\u0|in_bytes_to_packets|out_startofpacket~q )) # (!\u0|master|p2m|enable~combout ))) # (!\u0|master|p2m|state~69_combout  & (\u0|master|p2m|state~70_combout  & 
// ((!\u0|in_bytes_to_packets|out_startofpacket~q ) # (!\u0|master|p2m|enable~combout ))))

	.dataa(\u0|master|p2m|state~69_combout ),
	.datab(\u0|master|p2m|enable~combout ),
	.datac(\u0|master|p2m|state~70_combout ),
	.datad(\u0|in_bytes_to_packets|out_startofpacket~q ),
	.cin(gnd),
	.combout(\u0|master|p2m|state~81_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|state~81 .lut_mask = 16'h32FA;
defparam \u0|master|p2m|state~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N15
dffeas \u0|master|p2m|state.READ_ASSERT (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|master|p2m|state~81_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master|p2m|state.READ_ASSERT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master|p2m|state.READ_ASSERT .is_wysiwyg = "true";
defparam \u0|master|p2m|state.READ_ASSERT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N14
cyclone10lp_lcell_comb \u0|master|p2m|state~82 (
// Equation(s):
// \u0|master|p2m|state~82_combout  = (!\u0|mm_interconnect_0|led_gpio_slave_avs_s0_translator|read_latency_shift_reg [0] & (!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0] & ((!\u0|master|p2m|enable~combout ) # 
// (!\u0|in_bytes_to_packets|out_startofpacket~q ))))

	.dataa(\u0|mm_interconnect_0|led_gpio_slave_avs_s0_translator|read_latency_shift_reg [0]),
	.datab(\u0|in_bytes_to_packets|out_startofpacket~q ),
	.datac(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]),
	.datad(\u0|master|p2m|enable~combout ),
	.cin(gnd),
	.combout(\u0|master|p2m|state~82_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|state~82 .lut_mask = 16'h0105;
defparam \u0|master|p2m|state~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N22
cyclone10lp_lcell_comb \u0|master|p2m|state~71 (
// Equation(s):
// \u0|master|p2m|state~71_combout  = (\u0|master|p2m|state~82_combout  & ((\u0|master|p2m|state.READ_DATA_WAIT~q ) # ((\u0|master|p2m|state.READ_CMD_WAIT~q  & !\u0|mm_interconnect_0|master_avalon_master_agent|av_waitrequest~combout ))))

	.dataa(\u0|master|p2m|state.READ_CMD_WAIT~q ),
	.datab(\u0|master|p2m|state~82_combout ),
	.datac(\u0|master|p2m|state.READ_DATA_WAIT~q ),
	.datad(\u0|mm_interconnect_0|master_avalon_master_agent|av_waitrequest~combout ),
	.cin(gnd),
	.combout(\u0|master|p2m|state~71_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|state~71 .lut_mask = 16'hC0C8;
defparam \u0|master|p2m|state~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N23
dffeas \u0|master|p2m|state.READ_DATA_WAIT (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|master|p2m|state~71_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master|p2m|state.READ_DATA_WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master|p2m|state.READ_DATA_WAIT .is_wysiwyg = "true";
defparam \u0|master|p2m|state.READ_DATA_WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N26
cyclone10lp_lcell_comb \u0|master|p2m|state~52 (
// Equation(s):
// \u0|master|p2m|state~52_combout  = (\u0|master|p2m|state.READ_DATA_WAIT~q  & (((\u0|mm_interconnect_0|rsp_mux|WideOr1~combout )))) # (!\u0|master|p2m|state.READ_DATA_WAIT~q  & (\u0|out_packets_to_bytes|in_ready~combout  & 
// ((!\u0|master|p2m|current_byte[0]~0_combout ))))

	.dataa(\u0|out_packets_to_bytes|in_ready~combout ),
	.datab(\u0|mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.datac(\u0|master|p2m|current_byte[0]~0_combout ),
	.datad(\u0|master|p2m|state.READ_DATA_WAIT~q ),
	.cin(gnd),
	.combout(\u0|master|p2m|state~52_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|state~52 .lut_mask = 16'hCC0A;
defparam \u0|master|p2m|state~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N16
cyclone10lp_lcell_comb \u0|master|p2m|state~49 (
// Equation(s):
// \u0|master|p2m|state~49_combout  = (!\u0|master|p2m|state.READ_ASSERT~q  & (!\u0|master|p2m|state.READ_SEND_ISSUE~q  & ((!\u0|master|p2m|state.READ_CMD_WAIT~q ) # (!\u0|mm_interconnect_0|rsp_mux|WideOr1~combout ))))

	.dataa(\u0|master|p2m|state.READ_ASSERT~q ),
	.datab(\u0|mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.datac(\u0|master|p2m|state.READ_CMD_WAIT~q ),
	.datad(\u0|master|p2m|state.READ_SEND_ISSUE~q ),
	.cin(gnd),
	.combout(\u0|master|p2m|state~49_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|state~49 .lut_mask = 16'h0015;
defparam \u0|master|p2m|state~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N12
cyclone10lp_lcell_comb \u0|master|p2m|state~53 (
// Equation(s):
// \u0|master|p2m|state~53_combout  = (\u0|master|p2m|state.READ_DATA_WAIT~q ) # ((\u0|master|p2m|state.READ_SEND_WAIT~q ) # ((\u0|master|p2m|state.RETURN_PACKET~q ) # (\u0|master|p2m|state.READ_CMD_WAIT~q )))

	.dataa(\u0|master|p2m|state.READ_DATA_WAIT~q ),
	.datab(\u0|master|p2m|state.READ_SEND_WAIT~q ),
	.datac(\u0|master|p2m|state.RETURN_PACKET~q ),
	.datad(\u0|master|p2m|state.READ_CMD_WAIT~q ),
	.cin(gnd),
	.combout(\u0|master|p2m|state~53_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|state~53 .lut_mask = 16'hFFFE;
defparam \u0|master|p2m|state~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N30
cyclone10lp_lcell_comb \u0|master|p2m|state~54 (
// Equation(s):
// \u0|master|p2m|state~54_combout  = (\u0|master|p2m|state.0000~q  & (!\u0|master|p2m|state.GET_WRITE_DATA~q  & ((\u0|master|p2m|state~53_combout ) # (\u0|master|p2m|state.WRITE_WAIT~q ))))

	.dataa(\u0|master|p2m|state~53_combout ),
	.datab(\u0|master|p2m|state.WRITE_WAIT~q ),
	.datac(\u0|master|p2m|state.0000~q ),
	.datad(\u0|master|p2m|state.GET_WRITE_DATA~q ),
	.cin(gnd),
	.combout(\u0|master|p2m|state~54_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|state~54 .lut_mask = 16'h00E0;
defparam \u0|master|p2m|state~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N28
cyclone10lp_lcell_comb \u0|master|p2m|state~50 (
// Equation(s):
// \u0|master|p2m|state~50_combout  = (\u0|master|p2m|state.READ_CMD_WAIT~q ) # (\u0|master|p2m|state.WRITE_WAIT~q )

	.dataa(\u0|master|p2m|state.READ_CMD_WAIT~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|master|p2m|state.WRITE_WAIT~q ),
	.cin(gnd),
	.combout(\u0|master|p2m|state~50_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|state~50 .lut_mask = 16'hFFAA;
defparam \u0|master|p2m|state~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N0
cyclone10lp_lcell_comb \u0|mm_interconnect_0|router|always1~0 (
// Equation(s):
// \u0|mm_interconnect_0|router|always1~0_combout  = (!\u0|master|p2m|address [7] & (\u0|master|p2m|read~q  & (\u0|master|p2m|address [6] & !\u0|master|p2m|address [5])))

	.dataa(\u0|master|p2m|address [7]),
	.datab(\u0|master|p2m|read~q ),
	.datac(\u0|master|p2m|address [6]),
	.datad(\u0|master|p2m|address [5]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|router|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|router|always1~0 .lut_mask = 16'h0040;
defparam \u0|mm_interconnect_0|router|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N30
cyclone10lp_lcell_comb \u0|mm_interconnect_0|router|always1~1 (
// Equation(s):
// \u0|mm_interconnect_0|router|always1~1_combout  = (!\u0|master|p2m|address [4] & (\u0|mm_interconnect_0|router|always1~0_combout  & !\u0|master|p2m|address [3]))

	.dataa(gnd),
	.datab(\u0|master|p2m|address [4]),
	.datac(\u0|mm_interconnect_0|router|always1~0_combout ),
	.datad(\u0|master|p2m|address [3]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|router|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|router|always1~1 .lut_mask = 16'h0030;
defparam \u0|mm_interconnect_0|router|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N28
cyclone10lp_lcell_comb \u0|mm_interconnect_0|router|src_channel[1]~0 (
// Equation(s):
// \u0|mm_interconnect_0|router|src_channel[1]~0_combout  = (\u0|master|p2m|address [5]) # ((\u0|master|p2m|address [4]) # ((\u0|master|p2m|address [3]) # (!\u0|master|p2m|read~q )))

	.dataa(\u0|master|p2m|address [5]),
	.datab(\u0|master|p2m|address [4]),
	.datac(\u0|master|p2m|read~q ),
	.datad(\u0|master|p2m|address [3]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|router|src_channel[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|router|src_channel[1]~0 .lut_mask = 16'hFFEF;
defparam \u0|mm_interconnect_0|router|src_channel[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N22
cyclone10lp_lcell_comb \u0|mm_interconnect_0|router|src_channel[1]~1 (
// Equation(s):
// \u0|mm_interconnect_0|router|src_channel[1]~1_combout  = (\u0|master|p2m|address [7]) # ((\u0|master|p2m|address [6] & (\u0|mm_interconnect_0|router|src_channel[1]~0_combout )) # (!\u0|master|p2m|address [6] & ((!\u0|master|p2m|write~q ))))

	.dataa(\u0|master|p2m|address [7]),
	.datab(\u0|master|p2m|address [6]),
	.datac(\u0|mm_interconnect_0|router|src_channel[1]~0_combout ),
	.datad(\u0|master|p2m|write~q ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|router|src_channel[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|router|src_channel[1]~1 .lut_mask = 16'hEAFB;
defparam \u0|mm_interconnect_0|router|src_channel[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N8
cyclone10lp_lcell_comb \u0|mm_interconnect_0|master_avalon_master_agent|cp_valid~0 (
// Equation(s):
// \u0|mm_interconnect_0|master_avalon_master_agent|cp_valid~0_combout  = (\u0|mm_interconnect_0|master_avalon_master_agent|hold_waitrequest~q  & ((\u0|master|p2m|read~q ) # (\u0|master|p2m|write~q )))

	.dataa(\u0|master|p2m|read~q ),
	.datab(\u0|mm_interconnect_0|master_avalon_master_agent|hold_waitrequest~q ),
	.datac(\u0|master|p2m|write~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|master_avalon_master_agent|cp_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|master_avalon_master_agent|cp_valid~0 .lut_mask = 16'hC8C8;
defparam \u0|mm_interconnect_0|master_avalon_master_agent|cp_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N12
cyclone10lp_lcell_comb \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~3 (
// Equation(s):
// \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~3_combout  = (\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~2_combout ) # 
// ((\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used [0] & ((\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used [1]) # (!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]))))

	.dataa(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~2_combout ),
	.datab(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]),
	.datac(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used [0]),
	.datad(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~3 .lut_mask = 16'hFABA;
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y25_N13
dffeas \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~3_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N6
cyclone10lp_lcell_comb \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][105]~0 (
// Equation(s):
// \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][105]~0_combout  = (\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used [0] & !\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg 
// [0])

	.dataa(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used [0]),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][105]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][105]~0 .lut_mask = 16'h0A0A;
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][105]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y24_N31
dffeas \u0|mm_interconnect_0|master_avalon_master_limiter|last_channel[2] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|router|always1~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|master_avalon_master_limiter|save_dest_id~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|master_avalon_master_limiter|last_channel [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|master_avalon_master_limiter|last_channel[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|master_avalon_master_limiter|last_channel[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N0
cyclone10lp_lcell_comb \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0_combout  = (\u0|mm_interconnect_0|master_avalon_master_agent|hold_waitrequest~q  & ((\u0|mm_interconnect_0|master_avalon_master_limiter|last_channel [2]) # 
// ((\u0|master|p2m|write~q ) # (!\u0|mm_interconnect_0|master_avalon_master_limiter|has_pending_responses~q ))))

	.dataa(\u0|mm_interconnect_0|master_avalon_master_limiter|last_channel [2]),
	.datab(\u0|mm_interconnect_0|master_avalon_master_limiter|has_pending_responses~q ),
	.datac(\u0|mm_interconnect_0|master_avalon_master_agent|hold_waitrequest~q ),
	.datad(\u0|master|p2m|write~q ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'hF0B0;
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N18
cyclone10lp_lcell_comb \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~1_combout  = (\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][105]~0_combout  & 
// (\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0_combout  & (\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~1_combout  & \u0|mm_interconnect_0|router|always1~1_combout )))

	.dataa(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][105]~0_combout ),
	.datab(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datac(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~1_combout ),
	.datad(\u0|mm_interconnect_0|router|always1~1_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 16'h8000;
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N2
cyclone10lp_lcell_comb \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~2 (
// Equation(s):
// \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~2_combout  = (\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~1_combout ) # ((\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used 
// [1] & ((!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]) # (!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used [0]))))

	.dataa(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used [0]),
	.datab(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]),
	.datac(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used [1]),
	.datad(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~2 .lut_mask = 16'hFF70;
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y25_N3
dffeas \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N22
cyclone10lp_lcell_comb \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~2 (
// Equation(s):
// \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~2_combout  = (\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][105]~q ) # (!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][105]~q ),
	.datad(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~2 .lut_mask = 16'hF0FF;
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y25_N23
dffeas \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][105] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][105]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][105] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][105] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N28
cyclone10lp_lcell_comb \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][105]~1 (
// Equation(s):
// \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][105]~1_combout  = (\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][105]~0_combout  & 
// (((\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][105]~q )))) # (!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][105]~0_combout  & 
// ((\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][105]~q ) # ((!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used [1]))))

	.dataa(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][105]~q ),
	.datab(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used [1]),
	.datac(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][105]~q ),
	.datad(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][105]~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][105]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][105]~1 .lut_mask = 16'hF0BB;
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][105]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y25_N29
dffeas \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][105] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][105]~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][105]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][105] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][105] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N8
cyclone10lp_lcell_comb \u0|mm_interconnect_0|cmd_demux|WideOr0~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout  = (!\u0|master|p2m|address [7] & (!\u0|master|p2m|address [6] & \u0|master|p2m|write~q ))

	.dataa(\u0|master|p2m|address [7]),
	.datab(gnd),
	.datac(\u0|master|p2m|address [6]),
	.datad(\u0|master|p2m|write~q ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_demux|WideOr0~0 .lut_mask = 16'h0500;
defparam \u0|mm_interconnect_0|cmd_demux|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N12
cyclone10lp_lcell_comb \u0|mm_interconnect_0|led_gpio_slave_avs_s0_translator|read_latency_shift_reg~3 (
// Equation(s):
// \u0|mm_interconnect_0|led_gpio_slave_avs_s0_translator|read_latency_shift_reg~3_combout  = (\u0|mm_interconnect_0|master_avalon_master_agent|hold_waitrequest~q  & (\u0|master|p2m|read~q  & \u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout ))

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|master_avalon_master_agent|hold_waitrequest~q ),
	.datac(\u0|master|p2m|read~q ),
	.datad(\u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|led_gpio_slave_avs_s0_translator|read_latency_shift_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_gpio_slave_avs_s0_translator|read_latency_shift_reg~3 .lut_mask = 16'hC000;
defparam \u0|mm_interconnect_0|led_gpio_slave_avs_s0_translator|read_latency_shift_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N8
cyclone10lp_lcell_comb \u0|mm_interconnect_0|led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[1]~0_combout  = (\u0|mm_interconnect_0|led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used [0] & (!\u0|mm_interconnect_0|led_gpio_slave_avs_s0_translator|read_latency_shift_reg [0] & 
// ((\u0|mm_interconnect_0|led_gpio_slave_avs_s0_translator|read_latency_shift_reg~3_combout ) # (\u0|mm_interconnect_0|led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used [1])))) # (!\u0|mm_interconnect_0|led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used [0] & 
// (((\u0|mm_interconnect_0|led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used [1]))))

	.dataa(\u0|mm_interconnect_0|led_gpio_slave_avs_s0_translator|read_latency_shift_reg~3_combout ),
	.datab(\u0|mm_interconnect_0|led_gpio_slave_avs_s0_translator|read_latency_shift_reg [0]),
	.datac(\u0|mm_interconnect_0|led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used [1]),
	.datad(\u0|mm_interconnect_0|led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'h32F0;
defparam \u0|mm_interconnect_0|led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y26_N9
dffeas \u0|mm_interconnect_0|led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[1] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N12
cyclone10lp_lcell_comb \u0|mm_interconnect_0|led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \u0|mm_interconnect_0|led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[0]~1_combout  = (\u0|mm_interconnect_0|led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used [1] & (((\u0|mm_interconnect_0|led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used [0])))) # 
// (!\u0|mm_interconnect_0|led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used [1] & ((\u0|mm_interconnect_0|led_gpio_slave_avs_s0_translator|read_latency_shift_reg~3_combout ) # ((\u0|mm_interconnect_0|led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used [0] & 
// !\u0|mm_interconnect_0|led_gpio_slave_avs_s0_translator|read_latency_shift_reg [0]))))

	.dataa(\u0|mm_interconnect_0|led_gpio_slave_avs_s0_translator|read_latency_shift_reg~3_combout ),
	.datab(\u0|mm_interconnect_0|led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used [1]),
	.datac(\u0|mm_interconnect_0|led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used [0]),
	.datad(\u0|mm_interconnect_0|led_gpio_slave_avs_s0_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 16'hE2F2;
defparam \u0|mm_interconnect_0|led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y26_N13
dffeas \u0|mm_interconnect_0|led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[0] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y26_N29
dffeas \u0|mm_interconnect_0|led_gpio_slave_avs_s0_agent_rsp_fifo|mem[1][105] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|led_gpio_slave_avs_s0_agent_rsp_fifo|mem~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_gpio_slave_avs_s0_agent_rsp_fifo|mem[1][105]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_gpio_slave_avs_s0_agent_rsp_fifo|mem[1][105] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_gpio_slave_avs_s0_agent_rsp_fifo|mem[1][105] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N28
cyclone10lp_lcell_comb \u0|mm_interconnect_0|led_gpio_slave_avs_s0_agent_rsp_fifo|mem~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_gpio_slave_avs_s0_agent_rsp_fifo|mem~0_combout  = (\u0|mm_interconnect_0|led_gpio_slave_avs_s0_agent_rsp_fifo|mem[1][105]~q ) # (!\u0|mm_interconnect_0|led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used [1])

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used [1]),
	.datac(\u0|mm_interconnect_0|led_gpio_slave_avs_s0_agent_rsp_fifo|mem[1][105]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|led_gpio_slave_avs_s0_agent_rsp_fifo|mem~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_gpio_slave_avs_s0_agent_rsp_fifo|mem~0 .lut_mask = 16'hF3F3;
defparam \u0|mm_interconnect_0|led_gpio_slave_avs_s0_agent_rsp_fifo|mem~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N0
cyclone10lp_lcell_comb \u0|mm_interconnect_0|led_gpio_slave_avs_s0_agent_rsp_fifo|mem[0][105]~1 (
// Equation(s):
// \u0|mm_interconnect_0|led_gpio_slave_avs_s0_agent_rsp_fifo|mem[0][105]~1_combout  = (\u0|mm_interconnect_0|led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used [0] & ((\u0|mm_interconnect_0|led_gpio_slave_avs_s0_translator|read_latency_shift_reg [0] & 
// ((\u0|mm_interconnect_0|led_gpio_slave_avs_s0_agent_rsp_fifo|mem~0_combout ))) # (!\u0|mm_interconnect_0|led_gpio_slave_avs_s0_translator|read_latency_shift_reg [0] & (\u0|mm_interconnect_0|led_gpio_slave_avs_s0_agent_rsp_fifo|mem[0][105]~q )))) # 
// (!\u0|mm_interconnect_0|led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used [0] & (((\u0|mm_interconnect_0|led_gpio_slave_avs_s0_agent_rsp_fifo|mem~0_combout ))))

	.dataa(\u0|mm_interconnect_0|led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used [0]),
	.datab(\u0|mm_interconnect_0|led_gpio_slave_avs_s0_translator|read_latency_shift_reg [0]),
	.datac(\u0|mm_interconnect_0|led_gpio_slave_avs_s0_agent_rsp_fifo|mem[0][105]~q ),
	.datad(\u0|mm_interconnect_0|led_gpio_slave_avs_s0_agent_rsp_fifo|mem~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|led_gpio_slave_avs_s0_agent_rsp_fifo|mem[0][105]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_gpio_slave_avs_s0_agent_rsp_fifo|mem[0][105]~1 .lut_mask = 16'hFD20;
defparam \u0|mm_interconnect_0|led_gpio_slave_avs_s0_agent_rsp_fifo|mem[0][105]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y26_N1
dffeas \u0|mm_interconnect_0|led_gpio_slave_avs_s0_agent_rsp_fifo|mem[0][105] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|led_gpio_slave_avs_s0_agent_rsp_fifo|mem[0][105]~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_gpio_slave_avs_s0_agent_rsp_fifo|mem[0][105]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_gpio_slave_avs_s0_agent_rsp_fifo|mem[0][105] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_gpio_slave_avs_s0_agent_rsp_fifo|mem[0][105] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N10
cyclone10lp_lcell_comb \u0|mm_interconnect_0|master_avalon_master_limiter|response_sink_accepted~0 (
// Equation(s):
// \u0|mm_interconnect_0|master_avalon_master_limiter|response_sink_accepted~0_combout  = (\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0] & 
// ((\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][105]~q ) # ((\u0|mm_interconnect_0|led_gpio_slave_avs_s0_translator|read_latency_shift_reg [0] & \u0|mm_interconnect_0|led_gpio_slave_avs_s0_agent_rsp_fifo|mem[0][105]~q )))) # 
// (!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0] & (\u0|mm_interconnect_0|led_gpio_slave_avs_s0_translator|read_latency_shift_reg [0] & ((\u0|mm_interconnect_0|led_gpio_slave_avs_s0_agent_rsp_fifo|mem[0][105]~q ))))

	.dataa(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]),
	.datab(\u0|mm_interconnect_0|led_gpio_slave_avs_s0_translator|read_latency_shift_reg [0]),
	.datac(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][105]~q ),
	.datad(\u0|mm_interconnect_0|led_gpio_slave_avs_s0_agent_rsp_fifo|mem[0][105]~q ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|master_avalon_master_limiter|response_sink_accepted~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|master_avalon_master_limiter|response_sink_accepted~0 .lut_mask = 16'hECA0;
defparam \u0|mm_interconnect_0|master_avalon_master_limiter|response_sink_accepted~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N14
cyclone10lp_lcell_comb \u0|mm_interconnect_0|master_avalon_master_limiter|nonposted_cmd_accepted (
// Equation(s):
// \u0|mm_interconnect_0|master_avalon_master_limiter|nonposted_cmd_accepted~combout  = (!\u0|mm_interconnect_0|cmd_demux|WideOr0~4_combout  & (!\u0|master|p2m|write~q  & (\u0|mm_interconnect_0|master_avalon_master_agent|cp_valid~0_combout  & 
// !\u0|mm_interconnect_0|master_avalon_master_limiter|suppress_change_dest_id~1_combout )))

	.dataa(\u0|mm_interconnect_0|cmd_demux|WideOr0~4_combout ),
	.datab(\u0|master|p2m|write~q ),
	.datac(\u0|mm_interconnect_0|master_avalon_master_agent|cp_valid~0_combout ),
	.datad(\u0|mm_interconnect_0|master_avalon_master_limiter|suppress_change_dest_id~1_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|master_avalon_master_limiter|nonposted_cmd_accepted~combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|master_avalon_master_limiter|nonposted_cmd_accepted .lut_mask = 16'h0010;
defparam \u0|mm_interconnect_0|master_avalon_master_limiter|nonposted_cmd_accepted .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N6
cyclone10lp_lcell_comb \u0|mm_interconnect_0|master_avalon_master_limiter|pending_response_count[0]~0 (
// Equation(s):
// \u0|mm_interconnect_0|master_avalon_master_limiter|pending_response_count[0]~0_combout  = \u0|mm_interconnect_0|master_avalon_master_limiter|nonposted_cmd_accepted~combout  $ (\u0|mm_interconnect_0|master_avalon_master_limiter|pending_response_count [0] $ 
// (\u0|mm_interconnect_0|master_avalon_master_limiter|response_sink_accepted~0_combout ))

	.dataa(\u0|mm_interconnect_0|master_avalon_master_limiter|nonposted_cmd_accepted~combout ),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|master_avalon_master_limiter|pending_response_count [0]),
	.datad(\u0|mm_interconnect_0|master_avalon_master_limiter|response_sink_accepted~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|master_avalon_master_limiter|pending_response_count[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|master_avalon_master_limiter|pending_response_count[0]~0 .lut_mask = 16'hA55A;
defparam \u0|mm_interconnect_0|master_avalon_master_limiter|pending_response_count[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y26_N7
dffeas \u0|mm_interconnect_0|master_avalon_master_limiter|pending_response_count[0] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|master_avalon_master_limiter|pending_response_count[0]~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|master_avalon_master_limiter|pending_response_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|master_avalon_master_limiter|pending_response_count[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|master_avalon_master_limiter|pending_response_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N18
cyclone10lp_lcell_comb \u0|mm_interconnect_0|master_avalon_master_limiter|has_pending_responses~0 (
// Equation(s):
// \u0|mm_interconnect_0|master_avalon_master_limiter|has_pending_responses~0_combout  = (\u0|mm_interconnect_0|master_avalon_master_limiter|response_sink_accepted~0_combout  & (\u0|mm_interconnect_0|master_avalon_master_limiter|has_pending_responses~q  & 
// ((\u0|mm_interconnect_0|master_avalon_master_limiter|nonposted_cmd_accepted~combout ) # (!\u0|mm_interconnect_0|master_avalon_master_limiter|pending_response_count [0])))) # 
// (!\u0|mm_interconnect_0|master_avalon_master_limiter|response_sink_accepted~0_combout  & ((\u0|mm_interconnect_0|master_avalon_master_limiter|has_pending_responses~q ) # ((!\u0|mm_interconnect_0|master_avalon_master_limiter|pending_response_count [0] & 
// \u0|mm_interconnect_0|master_avalon_master_limiter|nonposted_cmd_accepted~combout ))))

	.dataa(\u0|mm_interconnect_0|master_avalon_master_limiter|response_sink_accepted~0_combout ),
	.datab(\u0|mm_interconnect_0|master_avalon_master_limiter|pending_response_count [0]),
	.datac(\u0|mm_interconnect_0|master_avalon_master_limiter|has_pending_responses~q ),
	.datad(\u0|mm_interconnect_0|master_avalon_master_limiter|nonposted_cmd_accepted~combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|master_avalon_master_limiter|has_pending_responses~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|master_avalon_master_limiter|has_pending_responses~0 .lut_mask = 16'hF170;
defparam \u0|mm_interconnect_0|master_avalon_master_limiter|has_pending_responses~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y26_N19
dffeas \u0|mm_interconnect_0|master_avalon_master_limiter|has_pending_responses (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|master_avalon_master_limiter|has_pending_responses~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|master_avalon_master_limiter|has_pending_responses~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|master_avalon_master_limiter|has_pending_responses .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|master_avalon_master_limiter|has_pending_responses .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N0
cyclone10lp_lcell_comb \u0|mm_interconnect_0|master_avalon_master_limiter|save_dest_id~0 (
// Equation(s):
// \u0|mm_interconnect_0|master_avalon_master_limiter|save_dest_id~0_combout  = (\u0|mm_interconnect_0|master_avalon_master_agent|cp_valid~0_combout  & (!\u0|master|p2m|write~q  & ((!\u0|mm_interconnect_0|master_avalon_master_limiter|has_pending_responses~q 
// ) # (!\u0|mm_interconnect_0|master_avalon_master_limiter|suppress_change_dest_id~0_combout ))))

	.dataa(\u0|mm_interconnect_0|master_avalon_master_limiter|suppress_change_dest_id~0_combout ),
	.datab(\u0|mm_interconnect_0|master_avalon_master_agent|cp_valid~0_combout ),
	.datac(\u0|master|p2m|write~q ),
	.datad(\u0|mm_interconnect_0|master_avalon_master_limiter|has_pending_responses~q ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|master_avalon_master_limiter|save_dest_id~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|master_avalon_master_limiter|save_dest_id~0 .lut_mask = 16'h040C;
defparam \u0|mm_interconnect_0|master_avalon_master_limiter|save_dest_id~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y24_N27
dffeas \u0|mm_interconnect_0|master_avalon_master_limiter|last_channel[1] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|router|src_channel[1]~1_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|master_avalon_master_limiter|save_dest_id~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|master_avalon_master_limiter|last_channel [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|master_avalon_master_limiter|last_channel[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|master_avalon_master_limiter|last_channel[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N26
cyclone10lp_lcell_comb \u0|mm_interconnect_0|master_avalon_master_limiter|suppress_change_dest_id~0 (
// Equation(s):
// \u0|mm_interconnect_0|master_avalon_master_limiter|suppress_change_dest_id~0_combout  = (\u0|mm_interconnect_0|router|always1~1_combout  & ((\u0|mm_interconnect_0|router|src_channel[1]~1_combout  $ 
// (\u0|mm_interconnect_0|master_avalon_master_limiter|last_channel [1])) # (!\u0|mm_interconnect_0|master_avalon_master_limiter|last_channel [2]))) # (!\u0|mm_interconnect_0|router|always1~1_combout  & 
// ((\u0|mm_interconnect_0|master_avalon_master_limiter|last_channel [2]) # (\u0|mm_interconnect_0|router|src_channel[1]~1_combout  $ (\u0|mm_interconnect_0|master_avalon_master_limiter|last_channel [1]))))

	.dataa(\u0|mm_interconnect_0|router|always1~1_combout ),
	.datab(\u0|mm_interconnect_0|router|src_channel[1]~1_combout ),
	.datac(\u0|mm_interconnect_0|master_avalon_master_limiter|last_channel [1]),
	.datad(\u0|mm_interconnect_0|master_avalon_master_limiter|last_channel [2]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|master_avalon_master_limiter|suppress_change_dest_id~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|master_avalon_master_limiter|suppress_change_dest_id~0 .lut_mask = 16'h7DBE;
defparam \u0|mm_interconnect_0|master_avalon_master_limiter|suppress_change_dest_id~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N24
cyclone10lp_lcell_comb \u0|mm_interconnect_0|master_avalon_master_limiter|suppress_change_dest_id~1 (
// Equation(s):
// \u0|mm_interconnect_0|master_avalon_master_limiter|suppress_change_dest_id~1_combout  = (!\u0|master|p2m|write~q  & (\u0|mm_interconnect_0|master_avalon_master_limiter|suppress_change_dest_id~0_combout  & 
// \u0|mm_interconnect_0|master_avalon_master_limiter|has_pending_responses~q ))

	.dataa(gnd),
	.datab(\u0|master|p2m|write~q ),
	.datac(\u0|mm_interconnect_0|master_avalon_master_limiter|suppress_change_dest_id~0_combout ),
	.datad(\u0|mm_interconnect_0|master_avalon_master_limiter|has_pending_responses~q ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|master_avalon_master_limiter|suppress_change_dest_id~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|master_avalon_master_limiter|suppress_change_dest_id~1 .lut_mask = 16'h3000;
defparam \u0|mm_interconnect_0|master_avalon_master_limiter|suppress_change_dest_id~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N20
cyclone10lp_lcell_comb \u0|master|p2m|state~51 (
// Equation(s):
// \u0|master|p2m|state~51_combout  = (\u0|master|p2m|state~50_combout  & (\u0|mm_interconnect_0|master_avalon_master_agent|hold_waitrequest~q  & (!\u0|mm_interconnect_0|cmd_demux|WideOr0~4_combout  & 
// !\u0|mm_interconnect_0|master_avalon_master_limiter|suppress_change_dest_id~1_combout )))

	.dataa(\u0|master|p2m|state~50_combout ),
	.datab(\u0|mm_interconnect_0|master_avalon_master_agent|hold_waitrequest~q ),
	.datac(\u0|mm_interconnect_0|cmd_demux|WideOr0~4_combout ),
	.datad(\u0|mm_interconnect_0|master_avalon_master_limiter|suppress_change_dest_id~1_combout ),
	.cin(gnd),
	.combout(\u0|master|p2m|state~51_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|state~51 .lut_mask = 16'h0008;
defparam \u0|master|p2m|state~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N8
cyclone10lp_lcell_comb \u0|master|p2m|state~55 (
// Equation(s):
// \u0|master|p2m|state~55_combout  = (\u0|master|p2m|state~49_combout  & (((!\u0|master|p2m|state~52_combout  & !\u0|master|p2m|state~51_combout )) # (!\u0|master|p2m|state~54_combout )))

	.dataa(\u0|master|p2m|state~52_combout ),
	.datab(\u0|master|p2m|state~49_combout ),
	.datac(\u0|master|p2m|state~54_combout ),
	.datad(\u0|master|p2m|state~51_combout ),
	.cin(gnd),
	.combout(\u0|master|p2m|state~55_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|state~55 .lut_mask = 16'h0C4C;
defparam \u0|master|p2m|state~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N2
cyclone10lp_lcell_comb \u0|master|p2m|state~56 (
// Equation(s):
// \u0|master|p2m|state~56_combout  = (\u0|master|p2m|state.GET_ADDR3~q ) # ((\u0|master|p2m|state.GET_ADDR2~q ) # ((\u0|master|p2m|state.GET_ADDR4~q ) # (!\u0|master|p2m|in_ready_0~0_combout )))

	.dataa(\u0|master|p2m|state.GET_ADDR3~q ),
	.datab(\u0|master|p2m|state.GET_ADDR2~q ),
	.datac(\u0|master|p2m|in_ready_0~0_combout ),
	.datad(\u0|master|p2m|state.GET_ADDR4~q ),
	.cin(gnd),
	.combout(\u0|master|p2m|state~56_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|state~56 .lut_mask = 16'hFFEF;
defparam \u0|master|p2m|state~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N20
cyclone10lp_lcell_comb \u0|master|p2m|state~57 (
// Equation(s):
// \u0|master|p2m|state~57_combout  = (\u0|master|p2m|state.0000~q  & (\u0|master|p2m|enable~combout  & \u0|master|p2m|state~56_combout ))

	.dataa(\u0|master|p2m|state.0000~q ),
	.datab(\u0|master|p2m|enable~combout ),
	.datac(gnd),
	.datad(\u0|master|p2m|state~56_combout ),
	.cin(gnd),
	.combout(\u0|master|p2m|state~57_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|state~57 .lut_mask = 16'h8800;
defparam \u0|master|p2m|state~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N18
cyclone10lp_lcell_comb \u0|master|p2m|state~61 (
// Equation(s):
// \u0|master|p2m|state~61_combout  = (\u0|in_bytes_to_packets|out_startofpacket~q  & ((\u0|master|p2m|enable~combout ) # ((\u0|master|p2m|state.0000~q  & \u0|master|p2m|state~47_combout )))) # (!\u0|in_bytes_to_packets|out_startofpacket~q  & 
// (\u0|master|p2m|state.0000~q  & ((\u0|master|p2m|state~47_combout ))))

	.dataa(\u0|in_bytes_to_packets|out_startofpacket~q ),
	.datab(\u0|master|p2m|state.0000~q ),
	.datac(\u0|master|p2m|enable~combout ),
	.datad(\u0|master|p2m|state~47_combout ),
	.cin(gnd),
	.combout(\u0|master|p2m|state~61_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|state~61 .lut_mask = 16'hECA0;
defparam \u0|master|p2m|state~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N10
cyclone10lp_lcell_comb \u0|master|p2m|state~62 (
// Equation(s):
// \u0|master|p2m|state~62_combout  = ((\u0|master|p2m|state~57_combout ) # (\u0|master|p2m|state~61_combout )) # (!\u0|master|p2m|state~55_combout )

	.dataa(gnd),
	.datab(\u0|master|p2m|state~55_combout ),
	.datac(\u0|master|p2m|state~57_combout ),
	.datad(\u0|master|p2m|state~61_combout ),
	.cin(gnd),
	.combout(\u0|master|p2m|state~62_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|state~62 .lut_mask = 16'hFFF3;
defparam \u0|master|p2m|state~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N22
cyclone10lp_lcell_comb \u0|master|p2m|state~66 (
// Equation(s):
// \u0|master|p2m|state~66_combout  = (\u0|master|p2m|always1~0_combout  & (((\u0|master|p2m|state.READ_CMD_WAIT~q  & !\u0|master|p2m|state~62_combout )))) # (!\u0|master|p2m|always1~0_combout  & ((\u0|master|p2m|state.READ_ASSERT~q ) # 
// ((\u0|master|p2m|state.READ_CMD_WAIT~q  & !\u0|master|p2m|state~62_combout ))))

	.dataa(\u0|master|p2m|always1~0_combout ),
	.datab(\u0|master|p2m|state.READ_ASSERT~q ),
	.datac(\u0|master|p2m|state.READ_CMD_WAIT~q ),
	.datad(\u0|master|p2m|state~62_combout ),
	.cin(gnd),
	.combout(\u0|master|p2m|state~66_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|state~66 .lut_mask = 16'h44F4;
defparam \u0|master|p2m|state~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y26_N23
dffeas \u0|master|p2m|state.READ_CMD_WAIT (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|master|p2m|state~66_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master|p2m|state.READ_CMD_WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master|p2m|state.READ_CMD_WAIT .is_wysiwyg = "true";
defparam \u0|master|p2m|state.READ_CMD_WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N24
cyclone10lp_lcell_comb \u0|master|p2m|Selector83~0 (
// Equation(s):
// \u0|master|p2m|Selector83~0_combout  = (!\u0|master|p2m|state.READ_CMD_WAIT~q  & ((\u0|master|p2m|state.READ_ASSERT~q ) # (\u0|master|p2m|read~q )))

	.dataa(\u0|master|p2m|state.READ_ASSERT~q ),
	.datab(gnd),
	.datac(\u0|master|p2m|state.READ_CMD_WAIT~q ),
	.datad(\u0|master|p2m|read~q ),
	.cin(gnd),
	.combout(\u0|master|p2m|Selector83~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|Selector83~0 .lut_mask = 16'h0F0A;
defparam \u0|master|p2m|Selector83~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N0
cyclone10lp_lcell_comb \u0|master|p2m|Selector83~1 (
// Equation(s):
// \u0|master|p2m|Selector83~1_combout  = (\u0|master|p2m|Selector83~0_combout ) # ((\u0|mm_interconnect_0|master_avalon_master_agent|av_waitrequest~combout  & (\u0|master|p2m|state.READ_CMD_WAIT~q  & !\u0|mm_interconnect_0|rsp_mux|WideOr1~combout )))

	.dataa(\u0|mm_interconnect_0|master_avalon_master_agent|av_waitrequest~combout ),
	.datab(\u0|master|p2m|Selector83~0_combout ),
	.datac(\u0|master|p2m|state.READ_CMD_WAIT~q ),
	.datad(\u0|mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.cin(gnd),
	.combout(\u0|master|p2m|Selector83~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|Selector83~1 .lut_mask = 16'hCCEC;
defparam \u0|master|p2m|Selector83~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y26_N1
dffeas \u0|master|p2m|read (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|master|p2m|Selector83~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master|p2m|read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master|p2m|read .is_wysiwyg = "true";
defparam \u0|master|p2m|read .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N10
cyclone10lp_lcell_comb \u0|mm_interconnect_0|led_gpio_slave_avs_s0_translator|read_latency_shift_reg~2 (
// Equation(s):
// \u0|mm_interconnect_0|led_gpio_slave_avs_s0_translator|read_latency_shift_reg~2_combout  = (\u0|master|p2m|read~q  & (!\u0|mm_interconnect_0|led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used [1] & 
// (\u0|mm_interconnect_0|master_avalon_master_agent|cp_valid~0_combout  & \u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout )))

	.dataa(\u0|master|p2m|read~q ),
	.datab(\u0|mm_interconnect_0|led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used [1]),
	.datac(\u0|mm_interconnect_0|master_avalon_master_agent|cp_valid~0_combout ),
	.datad(\u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|led_gpio_slave_avs_s0_translator|read_latency_shift_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_gpio_slave_avs_s0_translator|read_latency_shift_reg~2 .lut_mask = 16'h2000;
defparam \u0|mm_interconnect_0|led_gpio_slave_avs_s0_translator|read_latency_shift_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y25_N11
dffeas \u0|mm_interconnect_0|led_gpio_slave_avs_s0_translator|read_latency_shift_reg[0] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|led_gpio_slave_avs_s0_translator|read_latency_shift_reg~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_gpio_slave_avs_s0_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_gpio_slave_avs_s0_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_gpio_slave_avs_s0_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y25_N9
dffeas \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[30] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|master|p2m|address [2]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[30] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N8
cyclone10lp_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[5] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data [5] = (\u0|mm_interconnect_0|led_gpio_slave_avs_s0_translator|read_latency_shift_reg [0] & ((\u0|mm_interconnect_0|master_avalon_master_agent|hold_waitrequest~q ) # 
// ((\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0] & \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre [30])))) # 
// (!\u0|mm_interconnect_0|led_gpio_slave_avs_s0_translator|read_latency_shift_reg [0] & (\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0] & (\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre 
// [30])))

	.dataa(\u0|mm_interconnect_0|led_gpio_slave_avs_s0_translator|read_latency_shift_reg [0]),
	.datab(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]),
	.datac(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre [30]),
	.datad(\u0|mm_interconnect_0|master_avalon_master_agent|hold_waitrequest~q ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data [5]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[5] .lut_mask = 16'hEAC0;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N24
cyclone10lp_lcell_comb \u0|master|p2m|out_data~5 (
// Equation(s):
// \u0|master|p2m|out_data~5_combout  = (\u0|master|p2m|state.READ_DATA_WAIT~q ) # (\u0|master|p2m|state.READ_CMD_WAIT~q )

	.dataa(\u0|master|p2m|state.READ_DATA_WAIT~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|master|p2m|state.READ_CMD_WAIT~q ),
	.cin(gnd),
	.combout(\u0|master|p2m|out_data~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|out_data~5 .lut_mask = 16'hFFAA;
defparam \u0|master|p2m|out_data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N29
dffeas \u0|master|p2m|read_data_buffer[11] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|rsp_mux|src_data [5]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master|p2m|out_data~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master|p2m|read_data_buffer [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master|p2m|read_data_buffer[11] .is_wysiwyg = "true";
defparam \u0|master|p2m|read_data_buffer[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N6
cyclone10lp_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~2 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~2_combout  = (\u0|mm_interconnect_0|master_avalon_master_agent|hold_waitrequest~q  & \u0|mm_interconnect_0|led_gpio_slave_avs_s0_translator|read_latency_shift_reg [0])

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|master_avalon_master_agent|hold_waitrequest~q ),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|led_gpio_slave_avs_s0_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~2 .lut_mask = 16'hCC00;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N7
dffeas \u0|master|p2m|read_data_buffer[10] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_payload~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master|p2m|out_data~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master|p2m|read_data_buffer [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master|p2m|read_data_buffer[10] .is_wysiwyg = "true";
defparam \u0|master|p2m|read_data_buffer[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N8
cyclone10lp_lcell_comb \u0|master|p2m|out_data[2]~2 (
// Equation(s):
// \u0|master|p2m|out_data[2]~2_combout  = (\u0|master|p2m|Equal6~0_combout  & ((\u0|master|p2m|read_data_buffer [10]))) # (!\u0|master|p2m|Equal6~0_combout  & (\u0|master|p2m|read_data_buffer [11]))

	.dataa(\u0|master|p2m|Equal6~0_combout ),
	.datab(\u0|master|p2m|read_data_buffer [11]),
	.datac(gnd),
	.datad(\u0|master|p2m|read_data_buffer [10]),
	.cin(gnd),
	.combout(\u0|master|p2m|out_data[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|out_data[2]~2 .lut_mask = 16'hEE44;
defparam \u0|master|p2m|out_data[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N12
cyclone10lp_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[2]~0 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[2]~0_combout  = (\u0|mm_interconnect_0|master_avalon_master_agent|hold_waitrequest~q  & ((\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]) # 
// (\u0|mm_interconnect_0|led_gpio_slave_avs_s0_translator|read_latency_shift_reg [0])))

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|master_avalon_master_agent|hold_waitrequest~q ),
	.datac(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]),
	.datad(\u0|mm_interconnect_0|led_gpio_slave_avs_s0_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[2]~0 .lut_mask = 16'hCCC0;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N8
cyclone10lp_lcell_comb \u0|master|p2m|out_data[2]~6 (
// Equation(s):
// \u0|master|p2m|out_data[2]~6_combout  = (\u0|master|p2m|state.READ_CMD_WAIT~q ) # ((\u0|master|p2m|state.READ_DATA_WAIT~q ) # ((\u0|master|p2m|current_byte [0] & \u0|master|p2m|state.RETURN_PACKET~q )))

	.dataa(\u0|master|p2m|current_byte [0]),
	.datab(\u0|master|p2m|state.READ_CMD_WAIT~q ),
	.datac(\u0|master|p2m|state.RETURN_PACKET~q ),
	.datad(\u0|master|p2m|state.READ_DATA_WAIT~q ),
	.cin(gnd),
	.combout(\u0|master|p2m|out_data[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|out_data[2]~6 .lut_mask = 16'hFFEC;
defparam \u0|master|p2m|out_data[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N2
cyclone10lp_lcell_comb \u0|master|p2m|out_data[2]~7 (
// Equation(s):
// \u0|master|p2m|out_data[2]~7_combout  = (!\u0|master|p2m|state.READ_CMD_WAIT~q  & (\u0|master|p2m|state.RETURN_PACKET~q  & !\u0|master|p2m|state.READ_DATA_WAIT~q ))

	.dataa(gnd),
	.datab(\u0|master|p2m|state.READ_CMD_WAIT~q ),
	.datac(\u0|master|p2m|state.RETURN_PACKET~q ),
	.datad(\u0|master|p2m|state.READ_DATA_WAIT~q ),
	.cin(gnd),
	.combout(\u0|master|p2m|out_data[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|out_data[2]~7 .lut_mask = 16'h0030;
defparam \u0|master|p2m|out_data[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N16
cyclone10lp_lcell_comb \u0|master|p2m|Selector78~0 (
// Equation(s):
// \u0|master|p2m|Selector78~0_combout  = (\u0|master|p2m|out_data[2]~7_combout  & (((\u0|master|p2m|out_data[2]~6_combout ) # (\u0|master|p2m|counter [2])))) # (!\u0|master|p2m|out_data[2]~7_combout  & (\u0|master|p2m|command [2] & 
// (!\u0|master|p2m|out_data[2]~6_combout )))

	.dataa(\u0|master|p2m|command [2]),
	.datab(\u0|master|p2m|out_data[2]~7_combout ),
	.datac(\u0|master|p2m|out_data[2]~6_combout ),
	.datad(\u0|master|p2m|counter [2]),
	.cin(gnd),
	.combout(\u0|master|p2m|Selector78~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|Selector78~0 .lut_mask = 16'hCEC2;
defparam \u0|master|p2m|Selector78~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N2
cyclone10lp_lcell_comb \u0|master|p2m|Selector78~1 (
// Equation(s):
// \u0|master|p2m|Selector78~1_combout  = (\u0|master|p2m|out_data[2]~6_combout  & ((\u0|master|p2m|Selector78~0_combout  & ((\u0|master|p2m|counter [10]))) # (!\u0|master|p2m|Selector78~0_combout  & (\u0|mm_interconnect_0|rsp_mux|src_data[2]~0_combout )))) 
// # (!\u0|master|p2m|out_data[2]~6_combout  & (((\u0|master|p2m|Selector78~0_combout ))))

	.dataa(\u0|mm_interconnect_0|rsp_mux|src_data[2]~0_combout ),
	.datab(\u0|master|p2m|out_data[2]~6_combout ),
	.datac(\u0|master|p2m|counter [10]),
	.datad(\u0|master|p2m|Selector78~0_combout ),
	.cin(gnd),
	.combout(\u0|master|p2m|Selector78~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|Selector78~1 .lut_mask = 16'hF388;
defparam \u0|master|p2m|Selector78~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N12
cyclone10lp_lcell_comb \u0|master|p2m|out_data[2]~8 (
// Equation(s):
// \u0|master|p2m|out_data[2]~8_combout  = (!\u0|master|p2m|current_byte [1] & (!\u0|master|p2m|out_data[2]~6_combout  & \u0|master|p2m|out_data[2]~7_combout ))

	.dataa(gnd),
	.datab(\u0|master|p2m|current_byte [1]),
	.datac(\u0|master|p2m|out_data[2]~6_combout ),
	.datad(\u0|master|p2m|out_data[2]~7_combout ),
	.cin(gnd),
	.combout(\u0|master|p2m|out_data[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|out_data[2]~8 .lut_mask = 16'h0300;
defparam \u0|master|p2m|out_data[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N28
cyclone10lp_lcell_comb \u0|master|p2m|out_data[2]~9 (
// Equation(s):
// \u0|master|p2m|out_data[2]~9_combout  = (!\u0|master|p2m|current_byte [0] & (\u0|master|p2m|state.READ_SEND_ISSUE~q  & !\u0|master|p2m|current_byte [1]))

	.dataa(gnd),
	.datab(\u0|master|p2m|current_byte [0]),
	.datac(\u0|master|p2m|state.READ_SEND_ISSUE~q ),
	.datad(\u0|master|p2m|current_byte [1]),
	.cin(gnd),
	.combout(\u0|master|p2m|out_data[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|out_data[2]~9 .lut_mask = 16'h0030;
defparam \u0|master|p2m|out_data[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N14
cyclone10lp_lcell_comb \u0|master|p2m|WideOr14~0 (
// Equation(s):
// \u0|master|p2m|WideOr14~0_combout  = (\u0|master|p2m|state.RETURN_PACKET~q ) # ((\u0|master|p2m|state.READ_SEND_ISSUE~q ) # ((\u0|master|p2m|out_data~5_combout ) # (!\u0|master|p2m|address[7]~2_combout )))

	.dataa(\u0|master|p2m|state.RETURN_PACKET~q ),
	.datab(\u0|master|p2m|state.READ_SEND_ISSUE~q ),
	.datac(\u0|master|p2m|address[7]~2_combout ),
	.datad(\u0|master|p2m|out_data~5_combout ),
	.cin(gnd),
	.combout(\u0|master|p2m|WideOr14~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|WideOr14~0 .lut_mask = 16'hFFEF;
defparam \u0|master|p2m|WideOr14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N0
cyclone10lp_lcell_comb \u0|master|p2m|Selector73~0 (
// Equation(s):
// \u0|master|p2m|Selector73~0_combout  = (\u0|master|p2m|WideOr14~0_combout  & (((\u0|master|p2m|Equal6~0_combout  & \u0|out_packets_to_bytes|in_ready~combout )) # (!\u0|master|p2m|state.RETURN_PACKET~q )))

	.dataa(\u0|master|p2m|Equal6~0_combout ),
	.datab(\u0|master|p2m|WideOr14~0_combout ),
	.datac(\u0|master|p2m|state.RETURN_PACKET~q ),
	.datad(\u0|out_packets_to_bytes|in_ready~combout ),
	.cin(gnd),
	.combout(\u0|master|p2m|Selector73~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|Selector73~0 .lut_mask = 16'h8C0C;
defparam \u0|master|p2m|Selector73~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N16
cyclone10lp_lcell_comb \u0|master|p2m|current_byte[0]~1 (
// Equation(s):
// \u0|master|p2m|current_byte[0]~1_combout  = (!\u0|master|p2m|last_trans~q ) # (!\u0|mm_interconnect_0|master_avalon_master_agent|hold_waitrequest~q )

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|master_avalon_master_agent|hold_waitrequest~q ),
	.datac(\u0|master|p2m|last_trans~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|master|p2m|current_byte[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|current_byte[0]~1 .lut_mask = 16'h3F3F;
defparam \u0|master|p2m|current_byte[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N2
cyclone10lp_lcell_comb \u0|master|p2m|current_byte[0]~2 (
// Equation(s):
// \u0|master|p2m|current_byte[0]~2_combout  = (\u0|master|p2m|state.WRITE_WAIT~q  & ((\u0|master|p2m|current_byte[0]~1_combout ) # ((\u0|mm_interconnect_0|cmd_demux|WideOr0~4_combout ) # 
// (\u0|mm_interconnect_0|master_avalon_master_limiter|suppress_change_dest_id~1_combout ))))

	.dataa(\u0|master|p2m|current_byte[0]~1_combout ),
	.datab(\u0|master|p2m|state.WRITE_WAIT~q ),
	.datac(\u0|mm_interconnect_0|cmd_demux|WideOr0~4_combout ),
	.datad(\u0|mm_interconnect_0|master_avalon_master_limiter|suppress_change_dest_id~1_combout ),
	.cin(gnd),
	.combout(\u0|master|p2m|current_byte[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|current_byte[0]~2 .lut_mask = 16'hCCC8;
defparam \u0|master|p2m|current_byte[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N22
cyclone10lp_lcell_comb \u0|master|p2m|out_data[2]~10 (
// Equation(s):
// \u0|master|p2m|out_data[2]~10_combout  = (!\u0|master|p2m|out_data[2]~9_combout  & (!\u0|master|p2m|out_data[2]~4_combout  & (\u0|master|p2m|Selector73~0_combout  & !\u0|master|p2m|current_byte[0]~2_combout )))

	.dataa(\u0|master|p2m|out_data[2]~9_combout ),
	.datab(\u0|master|p2m|out_data[2]~4_combout ),
	.datac(\u0|master|p2m|Selector73~0_combout ),
	.datad(\u0|master|p2m|current_byte[0]~2_combout ),
	.cin(gnd),
	.combout(\u0|master|p2m|out_data[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|out_data[2]~10 .lut_mask = 16'h0010;
defparam \u0|master|p2m|out_data[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y27_N9
dffeas \u0|master|p2m|out_data[2] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|master|p2m|out_data[2]~2_combout ),
	.asdata(\u0|master|p2m|Selector78~1_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|master|p2m|out_data[2]~8_combout ),
	.sload(!\u0|master|p2m|state.READ_SEND_ISSUE~q ),
	.ena(\u0|master|p2m|out_data[2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master|p2m|out_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master|p2m|out_data[2] .is_wysiwyg = "true";
defparam \u0|master|p2m|out_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N30
cyclone10lp_lcell_comb \u0|master|p2m|Selector82~1 (
// Equation(s):
// \u0|master|p2m|Selector82~1_combout  = (!\u0|master|p2m|current_byte [0] & \u0|master|p2m|current_byte [1])

	.dataa(gnd),
	.datab(\u0|master|p2m|current_byte [0]),
	.datac(gnd),
	.datad(\u0|master|p2m|current_byte [1]),
	.cin(gnd),
	.combout(\u0|master|p2m|Selector82~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|Selector82~1 .lut_mask = 16'h3300;
defparam \u0|master|p2m|Selector82~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N13
dffeas \u0|master|p2m|read_data_buffer[13] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_data[2]~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master|p2m|out_data~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master|p2m|read_data_buffer [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master|p2m|read_data_buffer[13] .is_wysiwyg = "true";
defparam \u0|master|p2m|read_data_buffer[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N0
cyclone10lp_lcell_comb \u0|master|p2m|Selector73~1 (
// Equation(s):
// \u0|master|p2m|Selector73~1_combout  = (\u0|master|p2m|state.RETURN_PACKET~q  & (\u0|out_packets_to_bytes|in_ready~0_combout  & (\u0|out_packets_to_bytes|in_ready~6_combout  & \u0|out_packets_to_bytes|in_ready~3_combout )))

	.dataa(\u0|master|p2m|state.RETURN_PACKET~q ),
	.datab(\u0|out_packets_to_bytes|in_ready~0_combout ),
	.datac(\u0|out_packets_to_bytes|in_ready~6_combout ),
	.datad(\u0|out_packets_to_bytes|in_ready~3_combout ),
	.cin(gnd),
	.combout(\u0|master|p2m|Selector73~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|Selector73~1 .lut_mask = 16'h8000;
defparam \u0|master|p2m|Selector73~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N16
cyclone10lp_lcell_comb \u0|master|p2m|Selector75~2 (
// Equation(s):
// \u0|master|p2m|Selector75~2_combout  = (\u0|master|p2m|state.READ_SEND_ISSUE~q  & ((\u0|master|p2m|read_data_buffer [13]) # ((\u0|master|p2m|Selector73~1_combout  & \u0|master|p2m|counter [5])))) # (!\u0|master|p2m|state.READ_SEND_ISSUE~q  & 
// (((\u0|master|p2m|Selector73~1_combout  & \u0|master|p2m|counter [5]))))

	.dataa(\u0|master|p2m|state.READ_SEND_ISSUE~q ),
	.datab(\u0|master|p2m|read_data_buffer [13]),
	.datac(\u0|master|p2m|Selector73~1_combout ),
	.datad(\u0|master|p2m|counter [5]),
	.cin(gnd),
	.combout(\u0|master|p2m|Selector75~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|Selector75~2 .lut_mask = 16'hF888;
defparam \u0|master|p2m|Selector75~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N16
cyclone10lp_lcell_comb \u0|master|p2m|Selector75~3 (
// Equation(s):
// \u0|master|p2m|Selector75~3_combout  = (\u0|master|p2m|Selector82~1_combout  & ((\u0|master|p2m|Selector75~2_combout ) # ((\u0|mm_interconnect_0|rsp_mux|src_data [5] & \u0|master|p2m|out_data~5_combout )))) # (!\u0|master|p2m|Selector82~1_combout  & 
// (\u0|mm_interconnect_0|rsp_mux|src_data [5] & ((\u0|master|p2m|out_data~5_combout ))))

	.dataa(\u0|master|p2m|Selector82~1_combout ),
	.datab(\u0|mm_interconnect_0|rsp_mux|src_data [5]),
	.datac(\u0|master|p2m|Selector75~2_combout ),
	.datad(\u0|master|p2m|out_data~5_combout ),
	.cin(gnd),
	.combout(\u0|master|p2m|Selector75~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|Selector75~3 .lut_mask = 16'hECA0;
defparam \u0|master|p2m|Selector75~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N4
cyclone10lp_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~3 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~3_combout  = (\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0] & \u0|mm_interconnect_0|master_avalon_master_agent|hold_waitrequest~q )

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]),
	.datac(\u0|mm_interconnect_0|master_avalon_master_agent|hold_waitrequest~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~3 .lut_mask = 16'hC0C0;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y25_N5
dffeas \u0|master|p2m|read_data_buffer[5] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_payload~3_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master|p2m|out_data~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master|p2m|read_data_buffer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master|p2m|read_data_buffer[5] .is_wysiwyg = "true";
defparam \u0|master|p2m|read_data_buffer[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N30
cyclone10lp_lcell_comb \u0|master|p2m|Selector75~0 (
// Equation(s):
// \u0|master|p2m|Selector75~0_combout  = (\u0|master|p2m|state.READ_SEND_ISSUE~q  & \u0|master|p2m|read_data_buffer [5])

	.dataa(gnd),
	.datab(\u0|master|p2m|state.READ_SEND_ISSUE~q ),
	.datac(\u0|master|p2m|read_data_buffer [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|master|p2m|Selector75~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|Selector75~0 .lut_mask = 16'hC0C0;
defparam \u0|master|p2m|Selector75~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N24
cyclone10lp_lcell_comb \u0|master|p2m|Selector75~1 (
// Equation(s):
// \u0|master|p2m|Selector75~1_combout  = (\u0|master|p2m|Selector77~0_combout  & ((\u0|master|p2m|Selector75~0_combout ) # ((\u0|master|p2m|counter [13] & \u0|master|p2m|Selector73~1_combout ))))

	.dataa(\u0|master|p2m|counter [13]),
	.datab(\u0|master|p2m|Selector73~1_combout ),
	.datac(\u0|master|p2m|Selector75~0_combout ),
	.datad(\u0|master|p2m|Selector77~0_combout ),
	.cin(gnd),
	.combout(\u0|master|p2m|Selector75~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|Selector75~1 .lut_mask = 16'hF800;
defparam \u0|master|p2m|Selector75~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N18
cyclone10lp_lcell_comb \u0|master|p2m|Selector75~4 (
// Equation(s):
// \u0|master|p2m|Selector75~4_combout  = (\u0|master|p2m|Selector75~3_combout ) # ((\u0|master|p2m|Selector75~1_combout ) # ((!\u0|master|p2m|Selector0~3_combout  & \u0|master|p2m|command [5])))

	.dataa(\u0|master|p2m|Selector0~3_combout ),
	.datab(\u0|master|p2m|Selector75~3_combout ),
	.datac(\u0|master|p2m|command [5]),
	.datad(\u0|master|p2m|Selector75~1_combout ),
	.cin(gnd),
	.combout(\u0|master|p2m|Selector75~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|Selector75~4 .lut_mask = 16'hFFDC;
defparam \u0|master|p2m|Selector75~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N4
cyclone10lp_lcell_comb \u0|master|p2m|Selector75~5 (
// Equation(s):
// \u0|master|p2m|Selector75~5_combout  = (\u0|master|p2m|Selector75~4_combout ) # ((!\u0|master|p2m|out_data[2]~10_combout  & \u0|master|p2m|out_data [5]))

	.dataa(\u0|master|p2m|out_data[2]~10_combout ),
	.datab(gnd),
	.datac(\u0|master|p2m|out_data [5]),
	.datad(\u0|master|p2m|Selector75~4_combout ),
	.cin(gnd),
	.combout(\u0|master|p2m|Selector75~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|Selector75~5 .lut_mask = 16'hFF50;
defparam \u0|master|p2m|Selector75~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y27_N5
dffeas \u0|master|p2m|out_data[5] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|master|p2m|Selector75~5_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master|p2m|out_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master|p2m|out_data[5] .is_wysiwyg = "true";
defparam \u0|master|p2m|out_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N2
cyclone10lp_lcell_comb \u0|master|p2m|Selector79~0 (
// Equation(s):
// \u0|master|p2m|Selector79~0_combout  = (\u0|master|p2m|out_data [1] & ((\u0|master|p2m|current_byte[0]~2_combout ) # ((\u0|master|p2m|out_data[2]~4_combout ) # (!\u0|master|p2m|Selector73~0_combout ))))

	.dataa(\u0|master|p2m|current_byte[0]~2_combout ),
	.datab(\u0|master|p2m|out_data [1]),
	.datac(\u0|master|p2m|Selector73~0_combout ),
	.datad(\u0|master|p2m|out_data[2]~4_combout ),
	.cin(gnd),
	.combout(\u0|master|p2m|Selector79~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|Selector79~0 .lut_mask = 16'hCC8C;
defparam \u0|master|p2m|Selector79~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N18
cyclone10lp_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~0 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~0_combout  = (\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre [30] & \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0])

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre [30]),
	.datac(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~0 .lut_mask = 16'hC0C0;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N20
cyclone10lp_lcell_comb \u0|master|p2m|Mux14~0 (
// Equation(s):
// \u0|master|p2m|Mux14~0_combout  = (\u0|master|p2m|current_byte [0] & ((\u0|master|p2m|read_data_buffer [13]) # ((\u0|master|p2m|current_byte [1])))) # (!\u0|master|p2m|current_byte [0] & (((\u0|master|p2m|out_data [1] & !\u0|master|p2m|current_byte 
// [1]))))

	.dataa(\u0|master|p2m|current_byte [0]),
	.datab(\u0|master|p2m|read_data_buffer [13]),
	.datac(\u0|master|p2m|out_data [1]),
	.datad(\u0|master|p2m|current_byte [1]),
	.cin(gnd),
	.combout(\u0|master|p2m|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|Mux14~0 .lut_mask = 16'hAAD8;
defparam \u0|master|p2m|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N2
cyclone10lp_lcell_comb \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[24]~0 (
// Equation(s):
// \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[24]~0_combout  = !\u0|master|p2m|address [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|master|p2m|address [2]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[24]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[24]~0 .lut_mask = 16'h00FF;
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[24]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N3
dffeas \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[24] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[24]~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[24] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N26
cyclone10lp_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~1 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~1_combout  = (\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0] & \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre [24])

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]),
	.datac(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre [24]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~1 .lut_mask = 16'hC0C0;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N27
dffeas \u0|master|p2m|read_data_buffer[0] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_payload~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master|p2m|out_data~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master|p2m|read_data_buffer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master|p2m|read_data_buffer[0] .is_wysiwyg = "true";
defparam \u0|master|p2m|read_data_buffer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N30
cyclone10lp_lcell_comb \u0|master|p2m|Mux14~1 (
// Equation(s):
// \u0|master|p2m|Mux14~1_combout  = (\u0|master|p2m|current_byte [1] & ((\u0|master|p2m|Mux14~0_combout  & ((\u0|master|p2m|read_data_buffer [11]))) # (!\u0|master|p2m|Mux14~0_combout  & (\u0|master|p2m|read_data_buffer [0])))) # 
// (!\u0|master|p2m|current_byte [1] & (\u0|master|p2m|Mux14~0_combout ))

	.dataa(\u0|master|p2m|current_byte [1]),
	.datab(\u0|master|p2m|Mux14~0_combout ),
	.datac(\u0|master|p2m|read_data_buffer [0]),
	.datad(\u0|master|p2m|read_data_buffer [11]),
	.cin(gnd),
	.combout(\u0|master|p2m|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|Mux14~1 .lut_mask = 16'hEC64;
defparam \u0|master|p2m|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N4
cyclone10lp_lcell_comb \u0|master|p2m|Selector79~1 (
// Equation(s):
// \u0|master|p2m|Selector79~1_combout  = (\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout  & ((\u0|master|p2m|out_data~5_combout ) # ((\u0|master|p2m|Mux14~1_combout  & \u0|master|p2m|state.READ_SEND_ISSUE~q )))) # 
// (!\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout  & (((\u0|master|p2m|Mux14~1_combout  & \u0|master|p2m|state.READ_SEND_ISSUE~q ))))

	.dataa(\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.datab(\u0|master|p2m|out_data~5_combout ),
	.datac(\u0|master|p2m|Mux14~1_combout ),
	.datad(\u0|master|p2m|state.READ_SEND_ISSUE~q ),
	.cin(gnd),
	.combout(\u0|master|p2m|Selector79~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|Selector79~1 .lut_mask = 16'hF888;
defparam \u0|master|p2m|Selector79~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N10
cyclone10lp_lcell_comb \u0|master|p2m|Selector79~2 (
// Equation(s):
// \u0|master|p2m|Selector79~2_combout  = (\u0|master|p2m|current_byte [0] & (!\u0|master|p2m|current_byte [1] & ((\u0|master|p2m|counter [9])))) # (!\u0|master|p2m|current_byte [0] & (\u0|master|p2m|current_byte [1] & (\u0|master|p2m|counter [1])))

	.dataa(\u0|master|p2m|current_byte [0]),
	.datab(\u0|master|p2m|current_byte [1]),
	.datac(\u0|master|p2m|counter [1]),
	.datad(\u0|master|p2m|counter [9]),
	.cin(gnd),
	.combout(\u0|master|p2m|Selector79~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|Selector79~2 .lut_mask = 16'h6240;
defparam \u0|master|p2m|Selector79~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N26
cyclone10lp_lcell_comb \u0|master|p2m|Selector79~3 (
// Equation(s):
// \u0|master|p2m|Selector79~3_combout  = (\u0|master|p2m|Selector79~1_combout ) # ((\u0|master|p2m|state.RETURN_PACKET~q  & (\u0|out_packets_to_bytes|in_ready~combout  & \u0|master|p2m|Selector79~2_combout )))

	.dataa(\u0|master|p2m|state.RETURN_PACKET~q ),
	.datab(\u0|master|p2m|Selector79~1_combout ),
	.datac(\u0|out_packets_to_bytes|in_ready~combout ),
	.datad(\u0|master|p2m|Selector79~2_combout ),
	.cin(gnd),
	.combout(\u0|master|p2m|Selector79~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|Selector79~3 .lut_mask = 16'hECCC;
defparam \u0|master|p2m|Selector79~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N4
cyclone10lp_lcell_comb \u0|master|p2m|Selector79~4 (
// Equation(s):
// \u0|master|p2m|Selector79~4_combout  = (\u0|master|p2m|Selector79~0_combout ) # ((\u0|master|p2m|Selector79~3_combout ) # ((!\u0|master|p2m|Selector0~3_combout  & \u0|master|p2m|command [1])))

	.dataa(\u0|master|p2m|Selector79~0_combout ),
	.datab(\u0|master|p2m|Selector0~3_combout ),
	.datac(\u0|master|p2m|Selector79~3_combout ),
	.datad(\u0|master|p2m|command [1]),
	.cin(gnd),
	.combout(\u0|master|p2m|Selector79~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|Selector79~4 .lut_mask = 16'hFBFA;
defparam \u0|master|p2m|Selector79~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y28_N5
dffeas \u0|master|p2m|out_data[1] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|master|p2m|Selector79~4_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master|p2m|out_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master|p2m|out_data[1] .is_wysiwyg = "true";
defparam \u0|master|p2m|out_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N12
cyclone10lp_lcell_comb \u0|out_packets_to_bytes|in_ready~4 (
// Equation(s):
// \u0|out_packets_to_bytes|in_ready~4_combout  = (\u0|out_packets_to_bytes|sent_esc~q ) # ((\u0|master|p2m|out_data [2] $ (!\u0|master|p2m|out_data [1])) # (!\u0|master|p2m|out_data [5]))

	.dataa(\u0|out_packets_to_bytes|sent_esc~q ),
	.datab(\u0|master|p2m|out_data [2]),
	.datac(\u0|master|p2m|out_data [5]),
	.datad(\u0|master|p2m|out_data [1]),
	.cin(gnd),
	.combout(\u0|out_packets_to_bytes|in_ready~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|out_packets_to_bytes|in_ready~4 .lut_mask = 16'hEFBF;
defparam \u0|out_packets_to_bytes|in_ready~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N30
cyclone10lp_lcell_comb \u0|out_packets_to_bytes|in_ready~6 (
// Equation(s):
// \u0|out_packets_to_bytes|in_ready~6_combout  = (\u0|out_packets_to_bytes|in_ready~4_combout ) # (\u0|out_packets_to_bytes|in_ready~5_combout )

	.dataa(\u0|out_packets_to_bytes|in_ready~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|out_packets_to_bytes|in_ready~5_combout ),
	.cin(gnd),
	.combout(\u0|out_packets_to_bytes|in_ready~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|out_packets_to_bytes|in_ready~6 .lut_mask = 16'hFFAA;
defparam \u0|out_packets_to_bytes|in_ready~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N26
cyclone10lp_lcell_comb \u0|out_packets_to_bytes|sent_eop~2 (
// Equation(s):
// \u0|out_packets_to_bytes|sent_eop~2_combout  = (\u0|out_packets_to_bytes|in_ready~3_combout  & ((\u0|out_packets_to_bytes|sent_eop~q  & (!\u0|out_packets_to_bytes|in_ready~6_combout )) # (!\u0|out_packets_to_bytes|sent_eop~q  & 
// ((\u0|master|p2m|out_endofpacket~q ))))) # (!\u0|out_packets_to_bytes|in_ready~3_combout  & (((\u0|out_packets_to_bytes|sent_eop~q ))))

	.dataa(\u0|out_packets_to_bytes|in_ready~6_combout ),
	.datab(\u0|out_packets_to_bytes|in_ready~3_combout ),
	.datac(\u0|out_packets_to_bytes|sent_eop~q ),
	.datad(\u0|master|p2m|out_endofpacket~q ),
	.cin(gnd),
	.combout(\u0|out_packets_to_bytes|sent_eop~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|out_packets_to_bytes|sent_eop~2 .lut_mask = 16'h7C70;
defparam \u0|out_packets_to_bytes|sent_eop~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y27_N27
dffeas \u0|out_packets_to_bytes|sent_eop (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|out_packets_to_bytes|sent_eop~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|out_packets_to_bytes|sent_eop~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|out_packets_to_bytes|sent_eop .is_wysiwyg = "true";
defparam \u0|out_packets_to_bytes|sent_eop .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N20
cyclone10lp_lcell_comb \u0|out_packets_to_bytes|in_ready~0 (
// Equation(s):
// \u0|out_packets_to_bytes|in_ready~0_combout  = (\u0|out_packets_to_bytes|sent_eop~q ) # (!\u0|master|p2m|out_endofpacket~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|out_packets_to_bytes|sent_eop~q ),
	.datad(\u0|master|p2m|out_endofpacket~q ),
	.cin(gnd),
	.combout(\u0|out_packets_to_bytes|in_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|out_packets_to_bytes|in_ready~0 .lut_mask = 16'hF0FF;
defparam \u0|out_packets_to_bytes|in_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N8
cyclone10lp_lcell_comb \u0|master|p2m|state~46 (
// Equation(s):
// \u0|master|p2m|state~46_combout  = (!\u0|master|p2m|Equal6~0_combout  & (\u0|out_packets_to_bytes|in_ready~0_combout  & (\u0|out_packets_to_bytes|in_ready~6_combout  & \u0|out_packets_to_bytes|in_ready~3_combout )))

	.dataa(\u0|master|p2m|Equal6~0_combout ),
	.datab(\u0|out_packets_to_bytes|in_ready~0_combout ),
	.datac(\u0|out_packets_to_bytes|in_ready~6_combout ),
	.datad(\u0|out_packets_to_bytes|in_ready~3_combout ),
	.cin(gnd),
	.combout(\u0|master|p2m|state~46_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|state~46 .lut_mask = 16'h4000;
defparam \u0|master|p2m|state~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N30
cyclone10lp_lcell_comb \u0|master|p2m|address[7]~3 (
// Equation(s):
// \u0|master|p2m|address[7]~3_combout  = (!\u0|master|p2m|address[7]~4_combout  & (((!\u0|master|p2m|Equal10~4_combout  & \u0|master|p2m|state~46_combout )) # (!\u0|master|p2m|state.READ_SEND_WAIT~q )))

	.dataa(\u0|master|p2m|Equal10~4_combout ),
	.datab(\u0|master|p2m|address[7]~4_combout ),
	.datac(\u0|master|p2m|state~46_combout ),
	.datad(\u0|master|p2m|state.READ_SEND_WAIT~q ),
	.cin(gnd),
	.combout(\u0|master|p2m|address[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|address[7]~3 .lut_mask = 16'h1033;
defparam \u0|master|p2m|address[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N1
dffeas \u0|master|p2m|address[2] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|master|p2m|Selector69~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master|p2m|address[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master|p2m|address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master|p2m|address[2] .is_wysiwyg = "true";
defparam \u0|master|p2m|address[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N12
cyclone10lp_lcell_comb \u0|master|p2m|Add2~2 (
// Equation(s):
// \u0|master|p2m|Add2~2_combout  = (\u0|master|p2m|address [3] & (!\u0|master|p2m|Add2~1 )) # (!\u0|master|p2m|address [3] & ((\u0|master|p2m|Add2~1 ) # (GND)))
// \u0|master|p2m|Add2~3  = CARRY((!\u0|master|p2m|Add2~1 ) # (!\u0|master|p2m|address [3]))

	.dataa(gnd),
	.datab(\u0|master|p2m|address [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|master|p2m|Add2~1 ),
	.combout(\u0|master|p2m|Add2~2_combout ),
	.cout(\u0|master|p2m|Add2~3 ));
// synopsys translate_off
defparam \u0|master|p2m|Add2~2 .lut_mask = 16'h3C3F;
defparam \u0|master|p2m|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N28
cyclone10lp_lcell_comb \u0|master|p2m|Selector68~0 (
// Equation(s):
// \u0|master|p2m|Selector68~0_combout  = (\u0|master|p2m|state.GET_ADDR4~q  & (\rx_lite|rx_data [3])) # (!\u0|master|p2m|state.GET_ADDR4~q  & ((\u0|master|p2m|Add2~2_combout )))

	.dataa(\rx_lite|rx_data [3]),
	.datab(gnd),
	.datac(\u0|master|p2m|Add2~2_combout ),
	.datad(\u0|master|p2m|state.GET_ADDR4~q ),
	.cin(gnd),
	.combout(\u0|master|p2m|Selector68~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|Selector68~0 .lut_mask = 16'hAAF0;
defparam \u0|master|p2m|Selector68~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N29
dffeas \u0|master|p2m|address[3] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|master|p2m|Selector68~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master|p2m|address[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master|p2m|address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master|p2m|address[3] .is_wysiwyg = "true";
defparam \u0|master|p2m|address[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N14
cyclone10lp_lcell_comb \u0|master|p2m|Add2~4 (
// Equation(s):
// \u0|master|p2m|Add2~4_combout  = (\u0|master|p2m|address [4] & (\u0|master|p2m|Add2~3  $ (GND))) # (!\u0|master|p2m|address [4] & (!\u0|master|p2m|Add2~3  & VCC))
// \u0|master|p2m|Add2~5  = CARRY((\u0|master|p2m|address [4] & !\u0|master|p2m|Add2~3 ))

	.dataa(gnd),
	.datab(\u0|master|p2m|address [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|master|p2m|Add2~3 ),
	.combout(\u0|master|p2m|Add2~4_combout ),
	.cout(\u0|master|p2m|Add2~5 ));
// synopsys translate_off
defparam \u0|master|p2m|Add2~4 .lut_mask = 16'hC30C;
defparam \u0|master|p2m|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N18
cyclone10lp_lcell_comb \u0|master|p2m|Selector67~0 (
// Equation(s):
// \u0|master|p2m|Selector67~0_combout  = (\u0|master|p2m|state.GET_ADDR4~q  & (\rx_lite|rx_data [4])) # (!\u0|master|p2m|state.GET_ADDR4~q  & ((\u0|master|p2m|Add2~4_combout )))

	.dataa(gnd),
	.datab(\rx_lite|rx_data [4]),
	.datac(\u0|master|p2m|Add2~4_combout ),
	.datad(\u0|master|p2m|state.GET_ADDR4~q ),
	.cin(gnd),
	.combout(\u0|master|p2m|Selector67~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|Selector67~0 .lut_mask = 16'hCCF0;
defparam \u0|master|p2m|Selector67~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N19
dffeas \u0|master|p2m|address[4] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|master|p2m|Selector67~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master|p2m|address[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master|p2m|address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master|p2m|address[4] .is_wysiwyg = "true";
defparam \u0|master|p2m|address[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N16
cyclone10lp_lcell_comb \u0|master|p2m|Add2~6 (
// Equation(s):
// \u0|master|p2m|Add2~6_combout  = (\u0|master|p2m|address [5] & (!\u0|master|p2m|Add2~5 )) # (!\u0|master|p2m|address [5] & ((\u0|master|p2m|Add2~5 ) # (GND)))
// \u0|master|p2m|Add2~7  = CARRY((!\u0|master|p2m|Add2~5 ) # (!\u0|master|p2m|address [5]))

	.dataa(\u0|master|p2m|address [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|master|p2m|Add2~5 ),
	.combout(\u0|master|p2m|Add2~6_combout ),
	.cout(\u0|master|p2m|Add2~7 ));
// synopsys translate_off
defparam \u0|master|p2m|Add2~6 .lut_mask = 16'h5A5F;
defparam \u0|master|p2m|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N10
cyclone10lp_lcell_comb \u0|master|p2m|Selector66~0 (
// Equation(s):
// \u0|master|p2m|Selector66~0_combout  = (\u0|master|p2m|state.GET_ADDR4~q  & (\rx_lite|rx_data [5] $ ((\u0|in_bytes_to_packets|received_esc~q )))) # (!\u0|master|p2m|state.GET_ADDR4~q  & (((\u0|master|p2m|Add2~6_combout ))))

	.dataa(\rx_lite|rx_data [5]),
	.datab(\u0|in_bytes_to_packets|received_esc~q ),
	.datac(\u0|master|p2m|Add2~6_combout ),
	.datad(\u0|master|p2m|state.GET_ADDR4~q ),
	.cin(gnd),
	.combout(\u0|master|p2m|Selector66~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|Selector66~0 .lut_mask = 16'h66F0;
defparam \u0|master|p2m|Selector66~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N11
dffeas \u0|master|p2m|address[5] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|master|p2m|Selector66~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master|p2m|address[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master|p2m|address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master|p2m|address[5] .is_wysiwyg = "true";
defparam \u0|master|p2m|address[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N18
cyclone10lp_lcell_comb \u0|master|p2m|Add2~8 (
// Equation(s):
// \u0|master|p2m|Add2~8_combout  = (\u0|master|p2m|address [6] & (\u0|master|p2m|Add2~7  $ (GND))) # (!\u0|master|p2m|address [6] & (!\u0|master|p2m|Add2~7  & VCC))
// \u0|master|p2m|Add2~9  = CARRY((\u0|master|p2m|address [6] & !\u0|master|p2m|Add2~7 ))

	.dataa(gnd),
	.datab(\u0|master|p2m|address [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|master|p2m|Add2~7 ),
	.combout(\u0|master|p2m|Add2~8_combout ),
	.cout(\u0|master|p2m|Add2~9 ));
// synopsys translate_off
defparam \u0|master|p2m|Add2~8 .lut_mask = 16'hC30C;
defparam \u0|master|p2m|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N6
cyclone10lp_lcell_comb \u0|master|p2m|Selector65~0 (
// Equation(s):
// \u0|master|p2m|Selector65~0_combout  = (\u0|master|p2m|state.GET_ADDR4~q  & (\rx_lite|rx_data [6])) # (!\u0|master|p2m|state.GET_ADDR4~q  & ((\u0|master|p2m|Add2~8_combout )))

	.dataa(\rx_lite|rx_data [6]),
	.datab(\u0|master|p2m|state.GET_ADDR4~q ),
	.datac(gnd),
	.datad(\u0|master|p2m|Add2~8_combout ),
	.cin(gnd),
	.combout(\u0|master|p2m|Selector65~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|Selector65~0 .lut_mask = 16'hBB88;
defparam \u0|master|p2m|Selector65~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N7
dffeas \u0|master|p2m|address[6] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|master|p2m|Selector65~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master|p2m|address[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master|p2m|address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master|p2m|address[6] .is_wysiwyg = "true";
defparam \u0|master|p2m|address[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N20
cyclone10lp_lcell_comb \u0|master|p2m|Add2~10 (
// Equation(s):
// \u0|master|p2m|Add2~10_combout  = \u0|master|p2m|Add2~9  $ (\u0|master|p2m|address [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|master|p2m|address [7]),
	.cin(\u0|master|p2m|Add2~9 ),
	.combout(\u0|master|p2m|Add2~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|Add2~10 .lut_mask = 16'h0FF0;
defparam \u0|master|p2m|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N12
cyclone10lp_lcell_comb \u0|master|p2m|Selector64~0 (
// Equation(s):
// \u0|master|p2m|Selector64~0_combout  = (\u0|master|p2m|state.GET_ADDR4~q  & (\rx_lite|rx_data [7])) # (!\u0|master|p2m|state.GET_ADDR4~q  & ((\u0|master|p2m|Add2~10_combout )))

	.dataa(\rx_lite|rx_data [7]),
	.datab(gnd),
	.datac(\u0|master|p2m|Add2~10_combout ),
	.datad(\u0|master|p2m|state.GET_ADDR4~q ),
	.cin(gnd),
	.combout(\u0|master|p2m|Selector64~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|Selector64~0 .lut_mask = 16'hAAF0;
defparam \u0|master|p2m|Selector64~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N13
dffeas \u0|master|p2m|address[7] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|master|p2m|Selector64~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master|p2m|address[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master|p2m|address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master|p2m|address[7] .is_wysiwyg = "true";
defparam \u0|master|p2m|address[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N4
cyclone10lp_lcell_comb \u0|mm_interconnect_0|router|always1~3 (
// Equation(s):
// \u0|mm_interconnect_0|router|always1~3_combout  = (\u0|master|p2m|address [7] & (\u0|master|p2m|read~q  & (!\u0|master|p2m|address [6] & !\u0|master|p2m|address [5])))

	.dataa(\u0|master|p2m|address [7]),
	.datab(\u0|master|p2m|read~q ),
	.datac(\u0|master|p2m|address [6]),
	.datad(\u0|master|p2m|address [5]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|router|always1~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|router|always1~3 .lut_mask = 16'h0008;
defparam \u0|mm_interconnect_0|router|always1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N26
cyclone10lp_lcell_comb \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem_used[0]~feeder (
// Equation(s):
// \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem_used[0]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem_used[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem_used[0]~feeder .lut_mask = 16'hFFFF;
defparam \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem_used[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N28
cyclone10lp_lcell_comb \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|write~0 (
// Equation(s):
// \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|write~0_combout  = (!\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem_used [1] & ((\u0|mm_interconnect_0|master_avalon_master_limiter|last_channel [1]) # ((\u0|master|p2m|write~q ) # 
// (!\u0|mm_interconnect_0|master_avalon_master_limiter|has_pending_responses~q ))))

	.dataa(\u0|mm_interconnect_0|master_avalon_master_limiter|last_channel [1]),
	.datab(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem_used [1]),
	.datac(\u0|master|p2m|write~q ),
	.datad(\u0|mm_interconnect_0|master_avalon_master_limiter|has_pending_responses~q ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|write~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|write~0 .lut_mask = 16'h3233;
defparam \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N30
cyclone10lp_lcell_comb \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|write~1 (
// Equation(s):
// \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|write~1_combout  = (\u0|mm_interconnect_0|router|src_channel[1]~1_combout  & (\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|write~0_combout  & 
// (\u0|mm_interconnect_0|master_avalon_master_agent|cp_valid~0_combout  & \u0|master|p2m|read~q )))

	.dataa(\u0|mm_interconnect_0|router|src_channel[1]~1_combout ),
	.datab(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|write~0_combout ),
	.datac(\u0|mm_interconnect_0|master_avalon_master_agent|cp_valid~0_combout ),
	.datad(\u0|master|p2m|read~q ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|write~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|write~1 .lut_mask = 16'h8000;
defparam \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|write~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y25_N27
dffeas \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem_used[0] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem_used[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|write~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y25_N19
dffeas \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem_used[1] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem_used [0]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|write~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N18
cyclone10lp_lcell_comb \u0|mm_interconnect_0|cmd_demux|WideOr0~1 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout  = (\u0|mm_interconnect_0|router|src_channel[1]~1_combout  & ((\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem_used [1]) # 
// ((\u0|mm_interconnect_0|led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used [1] & \u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout )))) # (!\u0|mm_interconnect_0|router|src_channel[1]~1_combout  & 
// (\u0|mm_interconnect_0|led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used [1] & ((\u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout ))))

	.dataa(\u0|mm_interconnect_0|router|src_channel[1]~1_combout ),
	.datab(\u0|mm_interconnect_0|led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used [1]),
	.datac(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem_used [1]),
	.datad(\u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_demux|WideOr0~1 .lut_mask = 16'hECA0;
defparam \u0|mm_interconnect_0|cmd_demux|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N2
cyclone10lp_lcell_comb \u0|mm_interconnect_0|router|always1~2 (
// Equation(s):
// \u0|mm_interconnect_0|router|always1~2_combout  = (!\u0|master|p2m|address [3] & !\u0|master|p2m|address [4])

	.dataa(gnd),
	.datab(\u0|master|p2m|address [3]),
	.datac(gnd),
	.datad(\u0|master|p2m|address [4]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|router|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|router|always1~2 .lut_mask = 16'h0033;
defparam \u0|mm_interconnect_0|router|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N14
cyclone10lp_lcell_comb \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|m0_write~0 (
// Equation(s):
// \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|m0_write~0_combout  = (\u0|mm_interconnect_0|router|always1~2_combout  & (\u0|mm_interconnect_0|router|always1~0_combout  & (\u0|mm_interconnect_0|master_avalon_master_agent|hold_waitrequest~q  & 
// !\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used [1])))

	.dataa(\u0|mm_interconnect_0|router|always1~2_combout ),
	.datab(\u0|mm_interconnect_0|router|always1~0_combout ),
	.datac(\u0|mm_interconnect_0|master_avalon_master_agent|hold_waitrequest~q ),
	.datad(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|m0_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|m0_write~0 .lut_mask = 16'h0080;
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|m0_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N24
cyclone10lp_lcell_comb \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0 (
// Equation(s):
// \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0_combout  = (\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|m0_write~0_combout  & ((\u0|master|p2m|write~q ) # 
// ((\u0|mm_interconnect_0|master_avalon_master_limiter|last_channel [2]) # (!\u0|mm_interconnect_0|master_avalon_master_limiter|has_pending_responses~q ))))

	.dataa(\u0|master|p2m|write~q ),
	.datab(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|m0_write~0_combout ),
	.datac(\u0|mm_interconnect_0|master_avalon_master_limiter|last_channel [2]),
	.datad(\u0|mm_interconnect_0|master_avalon_master_limiter|has_pending_responses~q ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0 .lut_mask = 16'hC8CC;
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N20
cyclone10lp_lcell_comb \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~1 (
// Equation(s):
// \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~1_combout  = (!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~1_combout  & 
// (!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter [0] & \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0_combout ))

	.dataa(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~1_combout ),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter [0]),
	.datad(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~1 .lut_mask = 16'h0500;
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y25_N21
dffeas \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N30
cyclone10lp_lcell_comb \u0|mm_interconnect_0|cmd_demux|WideOr0~2 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_demux|WideOr0~2_combout  = \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter [0] $ ((((!\u0|master|p2m|write~q ) # (!\u0|mm_interconnect_0|router|always1~0_combout )) # 
// (!\u0|mm_interconnect_0|router|always1~2_combout )))

	.dataa(\u0|mm_interconnect_0|router|always1~2_combout ),
	.datab(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter [0]),
	.datac(\u0|mm_interconnect_0|router|always1~0_combout ),
	.datad(\u0|master|p2m|write~q ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_demux|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_demux|WideOr0~2 .lut_mask = 16'h9333;
defparam \u0|mm_interconnect_0|cmd_demux|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N16
cyclone10lp_lcell_comb \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~0 (
// Equation(s):
// \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~0_combout  = (!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~1_combout  & 
// (\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0_combout  & (\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter [0] $ 
// (\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter [1]))))

	.dataa(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~1_combout ),
	.datab(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter [0]),
	.datac(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter [1]),
	.datad(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~0 .lut_mask = 16'h1400;
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y25_N17
dffeas \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N8
cyclone10lp_lcell_comb \u0|mm_interconnect_0|cmd_demux|WideOr0~3 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_demux|WideOr0~3_combout  = (\u0|mm_interconnect_0|cmd_demux|WideOr0~2_combout ) # ((\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used [1]) # 
// ((\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter [1]) # (!\u0|mm_interconnect_0|master_avalon_master_agent|hold_waitrequest~q )))

	.dataa(\u0|mm_interconnect_0|cmd_demux|WideOr0~2_combout ),
	.datab(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used [1]),
	.datac(\u0|mm_interconnect_0|master_avalon_master_agent|hold_waitrequest~q ),
	.datad(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_demux|WideOr0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_demux|WideOr0~3 .lut_mask = 16'hFFEF;
defparam \u0|mm_interconnect_0|cmd_demux|WideOr0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N4
cyclone10lp_lcell_comb \u0|mm_interconnect_0|cmd_demux|WideOr0~4 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_demux|WideOr0~4_combout  = (\u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout ) # ((!\u0|mm_interconnect_0|router|always1~3_combout  & (\u0|mm_interconnect_0|router|always1~1_combout  & 
// \u0|mm_interconnect_0|cmd_demux|WideOr0~3_combout )))

	.dataa(\u0|mm_interconnect_0|router|always1~3_combout ),
	.datab(\u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout ),
	.datac(\u0|mm_interconnect_0|router|always1~1_combout ),
	.datad(\u0|mm_interconnect_0|cmd_demux|WideOr0~3_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_demux|WideOr0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_demux|WideOr0~4 .lut_mask = 16'hDCCC;
defparam \u0|mm_interconnect_0|cmd_demux|WideOr0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N22
cyclone10lp_lcell_comb \u0|mm_interconnect_0|master_avalon_master_agent|av_waitrequest (
// Equation(s):
// \u0|mm_interconnect_0|master_avalon_master_agent|av_waitrequest~combout  = ((\u0|mm_interconnect_0|cmd_demux|WideOr0~4_combout ) # (\u0|mm_interconnect_0|master_avalon_master_limiter|suppress_change_dest_id~1_combout )) # 
// (!\u0|mm_interconnect_0|master_avalon_master_agent|hold_waitrequest~q )

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|master_avalon_master_agent|hold_waitrequest~q ),
	.datac(\u0|mm_interconnect_0|cmd_demux|WideOr0~4_combout ),
	.datad(\u0|mm_interconnect_0|master_avalon_master_limiter|suppress_change_dest_id~1_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|master_avalon_master_agent|av_waitrequest~combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|master_avalon_master_agent|av_waitrequest .lut_mask = 16'hFFF3;
defparam \u0|mm_interconnect_0|master_avalon_master_agent|av_waitrequest .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N14
cyclone10lp_lcell_comb \u0|master|p2m|in_ready_0~1 (
// Equation(s):
// \u0|master|p2m|in_ready_0~1_combout  = (!\u0|master|p2m|Selector1~0_combout  & (((\u0|master|p2m|last_trans~q ) # (\u0|mm_interconnect_0|master_avalon_master_agent|av_waitrequest~combout )) # (!\u0|master|p2m|state.WRITE_WAIT~q )))

	.dataa(\u0|master|p2m|state.WRITE_WAIT~q ),
	.datab(\u0|master|p2m|Selector1~0_combout ),
	.datac(\u0|master|p2m|last_trans~q ),
	.datad(\u0|mm_interconnect_0|master_avalon_master_agent|av_waitrequest~combout ),
	.cin(gnd),
	.combout(\u0|master|p2m|in_ready_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|in_ready_0~1 .lut_mask = 16'h3331;
defparam \u0|master|p2m|in_ready_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N12
cyclone10lp_lcell_comb \u0|master|p2m|state~80 (
// Equation(s):
// \u0|master|p2m|state~80_combout  = (\u0|master|p2m|enable~combout  & (!\u0|in_bytes_to_packets|out_startofpacket~q  & ((\u0|master|p2m|state~64_combout ) # (!\u0|master|p2m|in_ready_0~1_combout )))) # (!\u0|master|p2m|enable~combout  & 
// (((!\u0|master|p2m|in_ready_0~1_combout ))))

	.dataa(\u0|in_bytes_to_packets|out_startofpacket~q ),
	.datab(\u0|master|p2m|state~64_combout ),
	.datac(\u0|master|p2m|in_ready_0~1_combout ),
	.datad(\u0|master|p2m|enable~combout ),
	.cin(gnd),
	.combout(\u0|master|p2m|state~80_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|state~80 .lut_mask = 16'h450F;
defparam \u0|master|p2m|state~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N13
dffeas \u0|master|p2m|state.GET_WRITE_DATA (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|master|p2m|state~80_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master|p2m|state.GET_WRITE_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master|p2m|state.GET_WRITE_DATA .is_wysiwyg = "true";
defparam \u0|master|p2m|state.GET_WRITE_DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N4
cyclone10lp_lcell_comb \u0|master|p2m|Selector39~0 (
// Equation(s):
// \u0|master|p2m|Selector39~0_combout  = (\u0|master|p2m|last_trans~q  & (((\u0|master|p2m|state.GET_WRITE_DATA~q )) # (!\u0|master|p2m|state.GET_ADDR1~q ))) # (!\u0|master|p2m|last_trans~q  & (((\u0|in_bytes_to_packets|out_endofpacket~q  & 
// \u0|master|p2m|state.GET_WRITE_DATA~q ))))

	.dataa(\u0|master|p2m|state.GET_ADDR1~q ),
	.datab(\u0|in_bytes_to_packets|out_endofpacket~q ),
	.datac(\u0|master|p2m|last_trans~q ),
	.datad(\u0|master|p2m|state.GET_WRITE_DATA~q ),
	.cin(gnd),
	.combout(\u0|master|p2m|Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|Selector39~0 .lut_mask = 16'hFC50;
defparam \u0|master|p2m|Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N5
dffeas \u0|master|p2m|last_trans (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|master|p2m|Selector39~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master|p2m|last_trans~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master|p2m|last_trans .is_wysiwyg = "true";
defparam \u0|master|p2m|last_trans .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N10
cyclone10lp_lcell_comb \u0|master|p2m|Selector0~5 (
// Equation(s):
// \u0|master|p2m|Selector0~5_combout  = (\u0|master|p2m|last_trans~q  & (\u0|master|p2m|state.WRITE_WAIT~q  & !\u0|mm_interconnect_0|master_avalon_master_agent|av_waitrequest~combout ))

	.dataa(gnd),
	.datab(\u0|master|p2m|last_trans~q ),
	.datac(\u0|master|p2m|state.WRITE_WAIT~q ),
	.datad(\u0|mm_interconnect_0|master_avalon_master_agent|av_waitrequest~combout ),
	.cin(gnd),
	.combout(\u0|master|p2m|Selector0~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|Selector0~5 .lut_mask = 16'h00C0;
defparam \u0|master|p2m|Selector0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N0
cyclone10lp_lcell_comb \u0|master|p2m|state~73 (
// Equation(s):
// \u0|master|p2m|state~73_combout  = (!\u0|master|p2m|always1~0_combout  & ((\u0|master|p2m|Selector0~2_combout ) # ((\u0|master|p2m|state~72_combout ) # (\u0|master|p2m|Selector0~5_combout ))))

	.dataa(\u0|master|p2m|Selector0~2_combout ),
	.datab(\u0|master|p2m|state~72_combout ),
	.datac(\u0|master|p2m|always1~0_combout ),
	.datad(\u0|master|p2m|Selector0~5_combout ),
	.cin(gnd),
	.combout(\u0|master|p2m|state~73_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|state~73 .lut_mask = 16'h0F0E;
defparam \u0|master|p2m|state~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N1
dffeas \u0|master|p2m|state.RETURN_PACKET (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|master|p2m|state~73_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master|p2m|state.RETURN_PACKET~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master|p2m|state.RETURN_PACKET .is_wysiwyg = "true";
defparam \u0|master|p2m|state.RETURN_PACKET .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N10
cyclone10lp_lcell_comb \u0|master|p2m|current_byte[0]~0 (
// Equation(s):
// \u0|master|p2m|current_byte[0]~0_combout  = (!\u0|master|p2m|state.READ_SEND_WAIT~q  & !\u0|master|p2m|state.RETURN_PACKET~q )

	.dataa(\u0|master|p2m|state.READ_SEND_WAIT~q ),
	.datab(gnd),
	.datac(\u0|master|p2m|state.RETURN_PACKET~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|master|p2m|current_byte[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|current_byte[0]~0 .lut_mask = 16'h0505;
defparam \u0|master|p2m|current_byte[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N30
cyclone10lp_lcell_comb \u0|master|p2m|current_byte[0]~3 (
// Equation(s):
// \u0|master|p2m|current_byte[0]~3_combout  = (!\u0|master|p2m|state.GET_WRITE_DATA~q  & ((\u0|master|p2m|current_byte[0]~0_combout  & ((\u0|master|p2m|address[7]~2_combout ))) # (!\u0|master|p2m|current_byte[0]~0_combout  & 
// (!\u0|out_packets_to_bytes|in_ready~combout ))))

	.dataa(\u0|master|p2m|current_byte[0]~0_combout ),
	.datab(\u0|out_packets_to_bytes|in_ready~combout ),
	.datac(\u0|master|p2m|state.GET_WRITE_DATA~q ),
	.datad(\u0|master|p2m|address[7]~2_combout ),
	.cin(gnd),
	.combout(\u0|master|p2m|current_byte[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|current_byte[0]~3 .lut_mask = 16'h0B01;
defparam \u0|master|p2m|current_byte[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N18
cyclone10lp_lcell_comb \u0|master|p2m|current_byte[0]~4 (
// Equation(s):
// \u0|master|p2m|current_byte[0]~4_combout  = (!\u0|master|p2m|current_byte[0]~3_combout  & (!\u0|master|p2m|current_byte[0]~2_combout  & ((\u0|master|p2m|enable~combout ) # (!\u0|master|p2m|state.GET_WRITE_DATA~q ))))

	.dataa(\u0|master|p2m|current_byte[0]~3_combout ),
	.datab(\u0|master|p2m|enable~combout ),
	.datac(\u0|master|p2m|state.GET_WRITE_DATA~q ),
	.datad(\u0|master|p2m|current_byte[0]~2_combout ),
	.cin(gnd),
	.combout(\u0|master|p2m|current_byte[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|current_byte[0]~4 .lut_mask = 16'h0045;
defparam \u0|master|p2m|current_byte[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N9
dffeas \u0|master|p2m|current_byte[1] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|master|p2m|Selector70~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|master|p2m|state.WRITE_WAIT~q ),
	.sload(gnd),
	.ena(\u0|master|p2m|current_byte[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master|p2m|current_byte [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master|p2m|current_byte[1] .is_wysiwyg = "true";
defparam \u0|master|p2m|current_byte[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N6
cyclone10lp_lcell_comb \u0|master|p2m|Equal6~0 (
// Equation(s):
// \u0|master|p2m|Equal6~0_combout  = (!\u0|master|p2m|current_byte [1]) # (!\u0|master|p2m|current_byte [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|master|p2m|current_byte [0]),
	.datad(\u0|master|p2m|current_byte [1]),
	.cin(gnd),
	.combout(\u0|master|p2m|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|Equal6~0 .lut_mask = 16'h0FFF;
defparam \u0|master|p2m|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N22
cyclone10lp_lcell_comb \u0|master|p2m|state~47 (
// Equation(s):
// \u0|master|p2m|state~47_combout  = (\u0|master|p2m|enable~combout  & (\u0|master|p2m|state.GET_WRITE_DATA~q  & ((\u0|in_bytes_to_packets|out_endofpacket~q ) # (!\u0|master|p2m|Equal6~0_combout ))))

	.dataa(\u0|master|p2m|Equal6~0_combout ),
	.datab(\u0|in_bytes_to_packets|out_endofpacket~q ),
	.datac(\u0|master|p2m|enable~combout ),
	.datad(\u0|master|p2m|state.GET_WRITE_DATA~q ),
	.cin(gnd),
	.combout(\u0|master|p2m|state~47_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|state~47 .lut_mask = 16'hD000;
defparam \u0|master|p2m|state~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N28
cyclone10lp_lcell_comb \u0|master|p2m|state~58 (
// Equation(s):
// \u0|master|p2m|state~58_combout  = (\u0|master|p2m|state~47_combout ) # ((!\u0|master|p2m|state.GET_WRITE_DATA~q  & \u0|master|p2m|state~57_combout ))

	.dataa(gnd),
	.datab(\u0|master|p2m|state.GET_WRITE_DATA~q ),
	.datac(\u0|master|p2m|state~57_combout ),
	.datad(\u0|master|p2m|state~47_combout ),
	.cin(gnd),
	.combout(\u0|master|p2m|state~58_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|state~58 .lut_mask = 16'hFF30;
defparam \u0|master|p2m|state~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N14
cyclone10lp_lcell_comb \u0|master|p2m|state~59 (
// Equation(s):
// \u0|master|p2m|state~59_combout  = (!\u0|master|p2m|state~58_combout  & (\u0|master|p2m|state~55_combout  & \u0|master|p2m|state.WRITE_WAIT~q ))

	.dataa(gnd),
	.datab(\u0|master|p2m|state~58_combout ),
	.datac(\u0|master|p2m|state~55_combout ),
	.datad(\u0|master|p2m|state.WRITE_WAIT~q ),
	.cin(gnd),
	.combout(\u0|master|p2m|state~59_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|state~59 .lut_mask = 16'h3000;
defparam \u0|master|p2m|state~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N26
cyclone10lp_lcell_comb \u0|master|p2m|state~60 (
// Equation(s):
// \u0|master|p2m|state~60_combout  = (\u0|in_bytes_to_packets|out_startofpacket~q  & (!\u0|master|p2m|enable~combout  & ((\u0|master|p2m|state~47_combout ) # (\u0|master|p2m|state~59_combout )))) # (!\u0|in_bytes_to_packets|out_startofpacket~q  & 
// ((\u0|master|p2m|state~47_combout ) # ((\u0|master|p2m|state~59_combout ))))

	.dataa(\u0|in_bytes_to_packets|out_startofpacket~q ),
	.datab(\u0|master|p2m|state~47_combout ),
	.datac(\u0|master|p2m|enable~combout ),
	.datad(\u0|master|p2m|state~59_combout ),
	.cin(gnd),
	.combout(\u0|master|p2m|state~60_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|state~60 .lut_mask = 16'h5F4C;
defparam \u0|master|p2m|state~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N27
dffeas \u0|master|p2m|state.WRITE_WAIT (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|master|p2m|state~60_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master|p2m|state.WRITE_WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master|p2m|state.WRITE_WAIT .is_wysiwyg = "true";
defparam \u0|master|p2m|state.WRITE_WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N16
cyclone10lp_lcell_comb \u0|master|p2m|Selector81~0 (
// Equation(s):
// \u0|master|p2m|Selector81~0_combout  = (\u0|master|p2m|state.WRITE_WAIT~q  & (((\u0|mm_interconnect_0|master_avalon_master_agent|av_waitrequest~combout )))) # (!\u0|master|p2m|state.WRITE_WAIT~q  & ((\u0|master|p2m|state~47_combout ) # 
// ((\u0|master|p2m|write~q ))))

	.dataa(\u0|master|p2m|state.WRITE_WAIT~q ),
	.datab(\u0|master|p2m|state~47_combout ),
	.datac(\u0|master|p2m|write~q ),
	.datad(\u0|mm_interconnect_0|master_avalon_master_agent|av_waitrequest~combout ),
	.cin(gnd),
	.combout(\u0|master|p2m|Selector81~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|Selector81~0 .lut_mask = 16'hFE54;
defparam \u0|master|p2m|Selector81~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N17
dffeas \u0|master|p2m|write (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|master|p2m|Selector81~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master|p2m|write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master|p2m|write .is_wysiwyg = "true";
defparam \u0|master|p2m|write .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N26
cyclone10lp_lcell_comb \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~1 (
// Equation(s):
// \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~1_combout  = (!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter [1] & 
// (\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter [0] $ (((\u0|master|p2m|write~q  & \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|m0_write~0_combout )))))

	.dataa(\u0|master|p2m|write~q ),
	.datab(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter [1]),
	.datac(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|m0_write~0_combout ),
	.datad(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~1 .lut_mask = 16'h1320;
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N10
cyclone10lp_lcell_comb \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~2 (
// Equation(s):
// \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~2_combout  = (\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~1_combout  & 
// \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~1_combout ),
	.datad(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~2 .lut_mask = 16'hF000;
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y25_N11
dffeas \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N0
cyclone10lp_lcell_comb \u0|mm_interconnect_0|rsp_mux|WideOr1 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|WideOr1~combout  = (\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]) # (\u0|mm_interconnect_0|led_gpio_slave_avs_s0_translator|read_latency_shift_reg [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]),
	.datad(\u0|mm_interconnect_0|led_gpio_slave_avs_s0_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|WideOr1 .lut_mask = 16'hFFF0;
defparam \u0|mm_interconnect_0|rsp_mux|WideOr1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N26
cyclone10lp_lcell_comb \u0|master|p2m|state~67 (
// Equation(s):
// \u0|master|p2m|state~67_combout  = (\u0|master|p2m|state.READ_SEND_WAIT~q  & (!\u0|master|p2m|Equal10~4_combout  & (\u0|out_packets_to_bytes|in_ready~combout  & \u0|master|p2m|Equal6~0_combout )))

	.dataa(\u0|master|p2m|state.READ_SEND_WAIT~q ),
	.datab(\u0|master|p2m|Equal10~4_combout ),
	.datac(\u0|out_packets_to_bytes|in_ready~combout ),
	.datad(\u0|master|p2m|Equal6~0_combout ),
	.cin(gnd),
	.combout(\u0|master|p2m|state~67_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|state~67 .lut_mask = 16'h2000;
defparam \u0|master|p2m|state~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N2
cyclone10lp_lcell_comb \u0|master|p2m|state~68 (
// Equation(s):
// \u0|master|p2m|state~68_combout  = (!\u0|master|p2m|always1~0_combout  & ((\u0|master|p2m|state~67_combout ) # ((\u0|mm_interconnect_0|rsp_mux|WideOr1~combout  & \u0|master|p2m|out_data~5_combout ))))

	.dataa(\u0|mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.datab(\u0|master|p2m|state~67_combout ),
	.datac(\u0|master|p2m|always1~0_combout ),
	.datad(\u0|master|p2m|out_data~5_combout ),
	.cin(gnd),
	.combout(\u0|master|p2m|state~68_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|state~68 .lut_mask = 16'h0E0C;
defparam \u0|master|p2m|state~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N3
dffeas \u0|master|p2m|state.READ_SEND_ISSUE (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|master|p2m|state~68_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master|p2m|state.READ_SEND_ISSUE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master|p2m|state.READ_SEND_ISSUE .is_wysiwyg = "true";
defparam \u0|master|p2m|state.READ_SEND_ISSUE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N2
cyclone10lp_lcell_comb \u0|master|p2m|state~63 (
// Equation(s):
// \u0|master|p2m|state~63_combout  = (\u0|master|p2m|always1~0_combout  & (((\u0|master|p2m|state.READ_SEND_WAIT~q  & !\u0|master|p2m|state~62_combout )))) # (!\u0|master|p2m|always1~0_combout  & ((\u0|master|p2m|state.READ_SEND_ISSUE~q ) # 
// ((\u0|master|p2m|state.READ_SEND_WAIT~q  & !\u0|master|p2m|state~62_combout ))))

	.dataa(\u0|master|p2m|always1~0_combout ),
	.datab(\u0|master|p2m|state.READ_SEND_ISSUE~q ),
	.datac(\u0|master|p2m|state.READ_SEND_WAIT~q ),
	.datad(\u0|master|p2m|state~62_combout ),
	.cin(gnd),
	.combout(\u0|master|p2m|state~63_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|state~63 .lut_mask = 16'h44F4;
defparam \u0|master|p2m|state~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y26_N3
dffeas \u0|master|p2m|state.READ_SEND_WAIT (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|master|p2m|state~63_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master|p2m|state.READ_SEND_WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master|p2m|state.READ_SEND_WAIT .is_wysiwyg = "true";
defparam \u0|master|p2m|state.READ_SEND_WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N14
cyclone10lp_lcell_comb \u0|master|p2m|state~74 (
// Equation(s):
// \u0|master|p2m|state~74_combout  = (\u0|master|p2m|state.READ_SEND_WAIT~q  & ((\u0|master|p2m|Equal10~4_combout ) # ((\u0|master|p2m|state.RETURN_PACKET~q  & !\u0|master|p2m|Equal6~0_combout )))) # (!\u0|master|p2m|state.READ_SEND_WAIT~q  & 
// (((\u0|master|p2m|state.RETURN_PACKET~q  & !\u0|master|p2m|Equal6~0_combout ))))

	.dataa(\u0|master|p2m|state.READ_SEND_WAIT~q ),
	.datab(\u0|master|p2m|Equal10~4_combout ),
	.datac(\u0|master|p2m|state.RETURN_PACKET~q ),
	.datad(\u0|master|p2m|Equal6~0_combout ),
	.cin(gnd),
	.combout(\u0|master|p2m|state~74_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|state~74 .lut_mask = 16'h88F8;
defparam \u0|master|p2m|state~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N4
cyclone10lp_lcell_comb \u0|master|p2m|state~75 (
// Equation(s):
// \u0|master|p2m|state~75_combout  = (\u0|master|p2m|always1~0_combout ) # ((\u0|master|p2m|state.0000~q  & ((!\u0|master|p2m|state~74_combout ) # (!\u0|out_packets_to_bytes|in_ready~combout ))))

	.dataa(\u0|master|p2m|always1~0_combout ),
	.datab(\u0|out_packets_to_bytes|in_ready~combout ),
	.datac(\u0|master|p2m|state.0000~q ),
	.datad(\u0|master|p2m|state~74_combout ),
	.cin(gnd),
	.combout(\u0|master|p2m|state~75_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|state~75 .lut_mask = 16'hBAFA;
defparam \u0|master|p2m|state~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N5
dffeas \u0|master|p2m|state.0000 (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|master|p2m|state~75_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master|p2m|state.0000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master|p2m|state.0000 .is_wysiwyg = "true";
defparam \u0|master|p2m|state.0000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N16
cyclone10lp_lcell_comb \u0|master|p2m|in_ready_0~3 (
// Equation(s):
// \u0|master|p2m|in_ready_0~3_combout  = (\u0|master|p2m|state.GET_ADDR3~q ) # ((\u0|master|p2m|state.GET_ADDR2~q ) # ((!\u0|master|p2m|state.0000~q ) # (!\u0|master|p2m|in_ready_0~0_combout )))

	.dataa(\u0|master|p2m|state.GET_ADDR3~q ),
	.datab(\u0|master|p2m|state.GET_ADDR2~q ),
	.datac(\u0|master|p2m|in_ready_0~0_combout ),
	.datad(\u0|master|p2m|state.0000~q ),
	.cin(gnd),
	.combout(\u0|master|p2m|in_ready_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|in_ready_0~3 .lut_mask = 16'hEFFF;
defparam \u0|master|p2m|in_ready_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N24
cyclone10lp_lcell_comb \u0|master|p2m|in_ready_0~2 (
// Equation(s):
// \u0|master|p2m|in_ready_0~2_combout  = (\u0|master|p2m|state.GET_ADDR4~q  & (((\u0|master|p2m|Equal2~1_combout  & !\u0|master|p2m|command [4])) # (!\u0|master|p2m|enable~combout )))

	.dataa(\u0|master|p2m|Equal2~1_combout ),
	.datab(\u0|master|p2m|state.GET_ADDR4~q ),
	.datac(\u0|master|p2m|enable~combout ),
	.datad(\u0|master|p2m|command [4]),
	.cin(gnd),
	.combout(\u0|master|p2m|in_ready_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|in_ready_0~2 .lut_mask = 16'h0C8C;
defparam \u0|master|p2m|in_ready_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N20
cyclone10lp_lcell_comb \u0|master|p2m|in_ready_0~4 (
// Equation(s):
// \u0|master|p2m|in_ready_0~4_combout  = (\u0|master|p2m|in_ready_0~3_combout ) # (((\u0|master|p2m|always1~0_combout ) # (\u0|master|p2m|in_ready_0~2_combout )) # (!\u0|master|p2m|in_ready_0~1_combout ))

	.dataa(\u0|master|p2m|in_ready_0~3_combout ),
	.datab(\u0|master|p2m|in_ready_0~1_combout ),
	.datac(\u0|master|p2m|always1~0_combout ),
	.datad(\u0|master|p2m|in_ready_0~2_combout ),
	.cin(gnd),
	.combout(\u0|master|p2m|in_ready_0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|in_ready_0~4 .lut_mask = 16'hFFFB;
defparam \u0|master|p2m|in_ready_0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y26_N21
dffeas \u0|master|p2m|in_ready_0 (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|master|p2m|in_ready_0~4_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master|p2m|in_ready_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master|p2m|in_ready_0 .is_wysiwyg = "true";
defparam \u0|master|p2m|in_ready_0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N0
cyclone10lp_lcell_comb \u0|master|p2m|enable~0 (
// Equation(s):
// \u0|master|p2m|enable~0_combout  = (\rx_lite|rx_ready~q  & \u0|master|p2m|in_ready_0~q )

	.dataa(gnd),
	.datab(\rx_lite|rx_ready~q ),
	.datac(gnd),
	.datad(\u0|master|p2m|in_ready_0~q ),
	.cin(gnd),
	.combout(\u0|master|p2m|enable~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|enable~0 .lut_mask = 16'hCC00;
defparam \u0|master|p2m|enable~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N24
cyclone10lp_lcell_comb \u0|in_bytes_to_packets|received_esc~0 (
// Equation(s):
// \u0|in_bytes_to_packets|received_esc~0_combout  = (\u0|master|p2m|enable~0_combout  & (\rx_lite|rx_data [0] & (!\u0|in_bytes_to_packets|received_esc~q  & \u0|in_bytes_to_packets|Equal2~0_combout ))) # (!\u0|master|p2m|enable~0_combout  & 
// (((\u0|in_bytes_to_packets|received_esc~q ))))

	.dataa(\u0|master|p2m|enable~0_combout ),
	.datab(\rx_lite|rx_data [0]),
	.datac(\u0|in_bytes_to_packets|received_esc~q ),
	.datad(\u0|in_bytes_to_packets|Equal2~0_combout ),
	.cin(gnd),
	.combout(\u0|in_bytes_to_packets|received_esc~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|in_bytes_to_packets|received_esc~0 .lut_mask = 16'h5850;
defparam \u0|in_bytes_to_packets|received_esc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N25
dffeas \u0|in_bytes_to_packets|received_esc (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|in_bytes_to_packets|received_esc~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|in_bytes_to_packets|received_esc~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|in_bytes_to_packets|received_esc .is_wysiwyg = "true";
defparam \u0|in_bytes_to_packets|received_esc .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N12
cyclone10lp_lcell_comb \u0|in_bytes_to_packets|received_channel~1 (
// Equation(s):
// \u0|in_bytes_to_packets|received_channel~1_combout  = (\u0|in_bytes_to_packets|received_channel~0_combout  & !\u0|in_bytes_to_packets|received_esc~q )

	.dataa(gnd),
	.datab(\u0|in_bytes_to_packets|received_channel~0_combout ),
	.datac(gnd),
	.datad(\u0|in_bytes_to_packets|received_esc~q ),
	.cin(gnd),
	.combout(\u0|in_bytes_to_packets|received_channel~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|in_bytes_to_packets|received_channel~1 .lut_mask = 16'h00CC;
defparam \u0|in_bytes_to_packets|received_channel~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N13
dffeas \u0|in_bytes_to_packets|received_channel (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|in_bytes_to_packets|received_channel~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master|p2m|enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|in_bytes_to_packets|received_channel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|in_bytes_to_packets|received_channel .is_wysiwyg = "true";
defparam \u0|in_bytes_to_packets|received_channel .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N6
cyclone10lp_lcell_comb \u0|in_bytes_to_packets|out_channel[2]~feeder (
// Equation(s):
// \u0|in_bytes_to_packets|out_channel[2]~feeder_combout  = \rx_lite|rx_data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rx_lite|rx_data [2]),
	.cin(gnd),
	.combout(\u0|in_bytes_to_packets|out_channel[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|in_bytes_to_packets|out_channel[2]~feeder .lut_mask = 16'hFF00;
defparam \u0|in_bytes_to_packets|out_channel[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N14
cyclone10lp_lcell_comb \u0|in_bytes_to_packets|out_channel[7]~2 (
// Equation(s):
// \u0|in_bytes_to_packets|out_channel[7]~2_combout  = (\u0|in_bytes_to_packets|received_channel~q  & (\u0|in_bytes_to_packets|out_valid~1_combout  & (\rx_lite|rx_ready~q  & \u0|master|p2m|in_ready_0~q )))

	.dataa(\u0|in_bytes_to_packets|received_channel~q ),
	.datab(\u0|in_bytes_to_packets|out_valid~1_combout ),
	.datac(\rx_lite|rx_ready~q ),
	.datad(\u0|master|p2m|in_ready_0~q ),
	.cin(gnd),
	.combout(\u0|in_bytes_to_packets|out_channel[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|in_bytes_to_packets|out_channel[7]~2 .lut_mask = 16'h8000;
defparam \u0|in_bytes_to_packets|out_channel[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N7
dffeas \u0|in_bytes_to_packets|out_channel[2] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|in_bytes_to_packets|out_channel[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|in_bytes_to_packets|out_channel[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|in_bytes_to_packets|out_channel [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|in_bytes_to_packets|out_channel[2] .is_wysiwyg = "true";
defparam \u0|in_bytes_to_packets|out_channel[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y24_N9
dffeas \u0|in_bytes_to_packets|out_channel[1] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rx_lite|rx_data [1]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|in_bytes_to_packets|out_channel[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|in_bytes_to_packets|out_channel [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|in_bytes_to_packets|out_channel[1] .is_wysiwyg = "true";
defparam \u0|in_bytes_to_packets|out_channel[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y24_N19
dffeas \u0|in_bytes_to_packets|out_channel[4] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rx_lite|rx_data [4]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|in_bytes_to_packets|out_channel[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|in_bytes_to_packets|out_channel [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|in_bytes_to_packets|out_channel[4] .is_wysiwyg = "true";
defparam \u0|in_bytes_to_packets|out_channel[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y24_N21
dffeas \u0|in_bytes_to_packets|out_channel[3] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rx_lite|rx_data [3]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|in_bytes_to_packets|out_channel[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|in_bytes_to_packets|out_channel [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|in_bytes_to_packets|out_channel[3] .is_wysiwyg = "true";
defparam \u0|in_bytes_to_packets|out_channel[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N18
cyclone10lp_lcell_comb \u0|master|p2m|enable~2 (
// Equation(s):
// \u0|master|p2m|enable~2_combout  = (!\u0|in_bytes_to_packets|out_channel [2] & (!\u0|in_bytes_to_packets|out_channel [1] & (!\u0|in_bytes_to_packets|out_channel [4] & !\u0|in_bytes_to_packets|out_channel [3])))

	.dataa(\u0|in_bytes_to_packets|out_channel [2]),
	.datab(\u0|in_bytes_to_packets|out_channel [1]),
	.datac(\u0|in_bytes_to_packets|out_channel [4]),
	.datad(\u0|in_bytes_to_packets|out_channel [3]),
	.cin(gnd),
	.combout(\u0|master|p2m|enable~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|enable~2 .lut_mask = 16'h0001;
defparam \u0|master|p2m|enable~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N30
cyclone10lp_lcell_comb \u0|in_bytes_to_packets|out_channel[6]~feeder (
// Equation(s):
// \u0|in_bytes_to_packets|out_channel[6]~feeder_combout  = \rx_lite|rx_data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rx_lite|rx_data [6]),
	.cin(gnd),
	.combout(\u0|in_bytes_to_packets|out_channel[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|in_bytes_to_packets|out_channel[6]~feeder .lut_mask = 16'hFF00;
defparam \u0|in_bytes_to_packets|out_channel[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N31
dffeas \u0|in_bytes_to_packets|out_channel[6] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|in_bytes_to_packets|out_channel[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|in_bytes_to_packets|out_channel[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|in_bytes_to_packets|out_channel [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|in_bytes_to_packets|out_channel[6] .is_wysiwyg = "true";
defparam \u0|in_bytes_to_packets|out_channel[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N16
cyclone10lp_lcell_comb \u0|in_bytes_to_packets|out_channel[5]~feeder (
// Equation(s):
// \u0|in_bytes_to_packets|out_channel[5]~feeder_combout  = \u0|in_bytes_to_packets|out_data[5]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|in_bytes_to_packets|out_data[5]~0_combout ),
	.cin(gnd),
	.combout(\u0|in_bytes_to_packets|out_channel[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|in_bytes_to_packets|out_channel[5]~feeder .lut_mask = 16'hFF00;
defparam \u0|in_bytes_to_packets|out_channel[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N17
dffeas \u0|in_bytes_to_packets|out_channel[5] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|in_bytes_to_packets|out_channel[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|in_bytes_to_packets|out_channel[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|in_bytes_to_packets|out_channel [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|in_bytes_to_packets|out_channel[5] .is_wysiwyg = "true";
defparam \u0|in_bytes_to_packets|out_channel[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y24_N11
dffeas \u0|in_bytes_to_packets|out_channel[0] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rx_lite|rx_data [0]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|in_bytes_to_packets|out_channel[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|in_bytes_to_packets|out_channel [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|in_bytes_to_packets|out_channel[0] .is_wysiwyg = "true";
defparam \u0|in_bytes_to_packets|out_channel[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y24_N29
dffeas \u0|in_bytes_to_packets|out_channel[7] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rx_lite|rx_data [7]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|in_bytes_to_packets|out_channel[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|in_bytes_to_packets|out_channel [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|in_bytes_to_packets|out_channel[7] .is_wysiwyg = "true";
defparam \u0|in_bytes_to_packets|out_channel[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N10
cyclone10lp_lcell_comb \u0|master|p2m|enable~1 (
// Equation(s):
// \u0|master|p2m|enable~1_combout  = (!\u0|in_bytes_to_packets|out_channel [6] & (!\u0|in_bytes_to_packets|out_channel [5] & (!\u0|in_bytes_to_packets|out_channel [0] & !\u0|in_bytes_to_packets|out_channel [7])))

	.dataa(\u0|in_bytes_to_packets|out_channel [6]),
	.datab(\u0|in_bytes_to_packets|out_channel [5]),
	.datac(\u0|in_bytes_to_packets|out_channel [0]),
	.datad(\u0|in_bytes_to_packets|out_channel [7]),
	.cin(gnd),
	.combout(\u0|master|p2m|enable~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|enable~1 .lut_mask = 16'h0001;
defparam \u0|master|p2m|enable~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N26
cyclone10lp_lcell_comb \u0|master|p2m|enable~3 (
// Equation(s):
// \u0|master|p2m|enable~3_combout  = (\u0|master|p2m|enable~2_combout  & \u0|master|p2m|enable~1_combout )

	.dataa(gnd),
	.datab(\u0|master|p2m|enable~2_combout ),
	.datac(gnd),
	.datad(\u0|master|p2m|enable~1_combout ),
	.cin(gnd),
	.combout(\u0|master|p2m|enable~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|enable~3 .lut_mask = 16'hCC00;
defparam \u0|master|p2m|enable~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N22
cyclone10lp_lcell_comb \u0|master|p2m|enable (
// Equation(s):
// \u0|master|p2m|enable~combout  = (!\u0|in_bytes_to_packets|received_channel~q  & (\u0|master|p2m|enable~0_combout  & (\u0|master|p2m|enable~3_combout  & \u0|in_bytes_to_packets|out_valid~1_combout )))

	.dataa(\u0|in_bytes_to_packets|received_channel~q ),
	.datab(\u0|master|p2m|enable~0_combout ),
	.datac(\u0|master|p2m|enable~3_combout ),
	.datad(\u0|in_bytes_to_packets|out_valid~1_combout ),
	.cin(gnd),
	.combout(\u0|master|p2m|enable~combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|enable .lut_mask = 16'h4000;
defparam \u0|master|p2m|enable .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N18
cyclone10lp_lcell_comb \u0|master|p2m|always1~0 (
// Equation(s):
// \u0|master|p2m|always1~0_combout  = (\u0|master|p2m|enable~combout  & \u0|in_bytes_to_packets|out_startofpacket~q )

	.dataa(gnd),
	.datab(\u0|master|p2m|enable~combout ),
	.datac(gnd),
	.datad(\u0|in_bytes_to_packets|out_startofpacket~q ),
	.cin(gnd),
	.combout(\u0|master|p2m|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|always1~0 .lut_mask = 16'hCC00;
defparam \u0|master|p2m|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N18
cyclone10lp_lcell_comb \u0|master|p2m|state.GET_EXTRA~0 (
// Equation(s):
// \u0|master|p2m|state.GET_EXTRA~0_combout  = (\u0|master|p2m|always1~0_combout ) # ((\u0|master|p2m|state~55_combout  & (\u0|master|p2m|state.GET_EXTRA~q  & !\u0|master|p2m|state~58_combout )))

	.dataa(\u0|master|p2m|always1~0_combout ),
	.datab(\u0|master|p2m|state~55_combout ),
	.datac(\u0|master|p2m|state.GET_EXTRA~q ),
	.datad(\u0|master|p2m|state~58_combout ),
	.cin(gnd),
	.combout(\u0|master|p2m|state.GET_EXTRA~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|state.GET_EXTRA~0 .lut_mask = 16'hAAEA;
defparam \u0|master|p2m|state.GET_EXTRA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y26_N19
dffeas \u0|master|p2m|state.GET_EXTRA (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|master|p2m|state.GET_EXTRA~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master|p2m|state.GET_EXTRA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master|p2m|state.GET_EXTRA .is_wysiwyg = "true";
defparam \u0|master|p2m|state.GET_EXTRA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N26
cyclone10lp_lcell_comb \u0|master|p2m|state~77 (
// Equation(s):
// \u0|master|p2m|state~77_combout  = (\u0|master|p2m|enable~combout  & (\u0|master|p2m|state.GET_EXTRA~q  & ((!\u0|in_bytes_to_packets|out_startofpacket~q )))) # (!\u0|master|p2m|enable~combout  & (((\u0|master|p2m|state.GET_SIZE1~q ))))

	.dataa(\u0|master|p2m|state.GET_EXTRA~q ),
	.datab(\u0|master|p2m|enable~combout ),
	.datac(\u0|master|p2m|state.GET_SIZE1~q ),
	.datad(\u0|in_bytes_to_packets|out_startofpacket~q ),
	.cin(gnd),
	.combout(\u0|master|p2m|state~77_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|state~77 .lut_mask = 16'h30B8;
defparam \u0|master|p2m|state~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N27
dffeas \u0|master|p2m|state.GET_SIZE1 (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|master|p2m|state~77_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master|p2m|state.GET_SIZE1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master|p2m|state.GET_SIZE1 .is_wysiwyg = "true";
defparam \u0|master|p2m|state.GET_SIZE1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N28
cyclone10lp_lcell_comb \u0|master|p2m|state~78 (
// Equation(s):
// \u0|master|p2m|state~78_combout  = (\u0|master|p2m|enable~combout  & (\u0|master|p2m|state.GET_SIZE1~q  & ((!\u0|in_bytes_to_packets|out_startofpacket~q )))) # (!\u0|master|p2m|enable~combout  & (((\u0|master|p2m|state.GET_SIZE2~q ))))

	.dataa(\u0|master|p2m|state.GET_SIZE1~q ),
	.datab(\u0|master|p2m|enable~combout ),
	.datac(\u0|master|p2m|state.GET_SIZE2~q ),
	.datad(\u0|in_bytes_to_packets|out_startofpacket~q ),
	.cin(gnd),
	.combout(\u0|master|p2m|state~78_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|state~78 .lut_mask = 16'h30B8;
defparam \u0|master|p2m|state~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N29
dffeas \u0|master|p2m|state.GET_SIZE2 (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|master|p2m|state~78_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master|p2m|state.GET_SIZE2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master|p2m|state.GET_SIZE2 .is_wysiwyg = "true";
defparam \u0|master|p2m|state.GET_SIZE2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N6
cyclone10lp_lcell_comb \u0|master|p2m|state~79 (
// Equation(s):
// \u0|master|p2m|state~79_combout  = (\u0|master|p2m|enable~combout  & (\u0|master|p2m|state.GET_SIZE2~q  & ((!\u0|in_bytes_to_packets|out_startofpacket~q )))) # (!\u0|master|p2m|enable~combout  & (((\u0|master|p2m|state.GET_ADDR1~q ))))

	.dataa(\u0|master|p2m|state.GET_SIZE2~q ),
	.datab(\u0|master|p2m|enable~combout ),
	.datac(\u0|master|p2m|state.GET_ADDR1~q ),
	.datad(\u0|in_bytes_to_packets|out_startofpacket~q ),
	.cin(gnd),
	.combout(\u0|master|p2m|state~79_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|state~79 .lut_mask = 16'h30B8;
defparam \u0|master|p2m|state~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N7
dffeas \u0|master|p2m|state.GET_ADDR1 (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|master|p2m|state~79_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master|p2m|state.GET_ADDR1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master|p2m|state.GET_ADDR1 .is_wysiwyg = "true";
defparam \u0|master|p2m|state.GET_ADDR1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N0
cyclone10lp_lcell_comb \u0|master|p2m|state~76 (
// Equation(s):
// \u0|master|p2m|state~76_combout  = (\u0|master|p2m|enable~combout  & (\u0|master|p2m|state.GET_ADDR1~q  & ((!\u0|in_bytes_to_packets|out_startofpacket~q )))) # (!\u0|master|p2m|enable~combout  & (((\u0|master|p2m|state.GET_ADDR2~q ))))

	.dataa(\u0|master|p2m|state.GET_ADDR1~q ),
	.datab(\u0|master|p2m|enable~combout ),
	.datac(\u0|master|p2m|state.GET_ADDR2~q ),
	.datad(\u0|in_bytes_to_packets|out_startofpacket~q ),
	.cin(gnd),
	.combout(\u0|master|p2m|state~76_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|state~76 .lut_mask = 16'h30B8;
defparam \u0|master|p2m|state~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N1
dffeas \u0|master|p2m|state.GET_ADDR2 (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|master|p2m|state~76_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master|p2m|state.GET_ADDR2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master|p2m|state.GET_ADDR2 .is_wysiwyg = "true";
defparam \u0|master|p2m|state.GET_ADDR2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N12
cyclone10lp_lcell_comb \u0|master|p2m|state~65 (
// Equation(s):
// \u0|master|p2m|state~65_combout  = (\u0|master|p2m|enable~combout  & (\u0|master|p2m|state.GET_ADDR2~q  & ((!\u0|in_bytes_to_packets|out_startofpacket~q )))) # (!\u0|master|p2m|enable~combout  & (((\u0|master|p2m|state.GET_ADDR3~q ))))

	.dataa(\u0|master|p2m|state.GET_ADDR2~q ),
	.datab(\u0|master|p2m|enable~combout ),
	.datac(\u0|master|p2m|state.GET_ADDR3~q ),
	.datad(\u0|in_bytes_to_packets|out_startofpacket~q ),
	.cin(gnd),
	.combout(\u0|master|p2m|state~65_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|state~65 .lut_mask = 16'h30B8;
defparam \u0|master|p2m|state~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N13
dffeas \u0|master|p2m|state.GET_ADDR3 (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|master|p2m|state~65_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master|p2m|state.GET_ADDR3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master|p2m|state.GET_ADDR3 .is_wysiwyg = "true";
defparam \u0|master|p2m|state.GET_ADDR3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N24
cyclone10lp_lcell_comb \u0|master|p2m|state~48 (
// Equation(s):
// \u0|master|p2m|state~48_combout  = (\u0|master|p2m|enable~combout  & (\u0|master|p2m|state.GET_ADDR3~q  & ((!\u0|in_bytes_to_packets|out_startofpacket~q )))) # (!\u0|master|p2m|enable~combout  & (((\u0|master|p2m|state.GET_ADDR4~q ))))

	.dataa(\u0|master|p2m|state.GET_ADDR3~q ),
	.datab(\u0|master|p2m|enable~combout ),
	.datac(\u0|master|p2m|state.GET_ADDR4~q ),
	.datad(\u0|in_bytes_to_packets|out_startofpacket~q ),
	.cin(gnd),
	.combout(\u0|master|p2m|state~48_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|state~48 .lut_mask = 16'h30B8;
defparam \u0|master|p2m|state~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N25
dffeas \u0|master|p2m|state.GET_ADDR4 (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|master|p2m|state~48_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master|p2m|state.GET_ADDR4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master|p2m|state.GET_ADDR4 .is_wysiwyg = "true";
defparam \u0|master|p2m|state.GET_ADDR4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N28
cyclone10lp_lcell_comb \u0|master|p2m|current_byte[0]~5 (
// Equation(s):
// \u0|master|p2m|current_byte[0]~5_combout  = (\u0|master|p2m|current_byte [0] & (\rx_lite|rx_data [0] & ((\u0|master|p2m|out_data[2]~4_combout )))) # (!\u0|master|p2m|current_byte [0] & (((\rx_lite|rx_data [0] & \u0|master|p2m|out_data[2]~4_combout )) # 
// (!\u0|master|p2m|state.GET_ADDR4~q )))

	.dataa(\u0|master|p2m|current_byte [0]),
	.datab(\rx_lite|rx_data [0]),
	.datac(\u0|master|p2m|state.GET_ADDR4~q ),
	.datad(\u0|master|p2m|out_data[2]~4_combout ),
	.cin(gnd),
	.combout(\u0|master|p2m|current_byte[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|current_byte[0]~5 .lut_mask = 16'hCD05;
defparam \u0|master|p2m|current_byte[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N12
cyclone10lp_lcell_comb \u0|master|p2m|current_byte[0]~6 (
// Equation(s):
// \u0|master|p2m|current_byte[0]~6_combout  = (\u0|master|p2m|current_byte[0]~4_combout  & (\u0|master|p2m|current_byte[0]~5_combout  & (!\u0|master|p2m|state.WRITE_WAIT~q ))) # (!\u0|master|p2m|current_byte[0]~4_combout  & (((\u0|master|p2m|current_byte 
// [0]))))

	.dataa(\u0|master|p2m|current_byte[0]~5_combout ),
	.datab(\u0|master|p2m|state.WRITE_WAIT~q ),
	.datac(\u0|master|p2m|current_byte [0]),
	.datad(\u0|master|p2m|current_byte[0]~4_combout ),
	.cin(gnd),
	.combout(\u0|master|p2m|current_byte[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|current_byte[0]~6 .lut_mask = 16'h22F0;
defparam \u0|master|p2m|current_byte[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N13
dffeas \u0|master|p2m|current_byte[0] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|master|p2m|current_byte[0]~6_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master|p2m|current_byte [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master|p2m|current_byte[0] .is_wysiwyg = "true";
defparam \u0|master|p2m|current_byte[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N12
cyclone10lp_lcell_comb \u0|master|p2m|Selector77~0 (
// Equation(s):
// \u0|master|p2m|Selector77~0_combout  = (\u0|master|p2m|current_byte [0] & !\u0|master|p2m|current_byte [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|master|p2m|current_byte [0]),
	.datad(\u0|master|p2m|current_byte [1]),
	.cin(gnd),
	.combout(\u0|master|p2m|Selector77~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|Selector77~0 .lut_mask = 16'h00F0;
defparam \u0|master|p2m|Selector77~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N28
cyclone10lp_lcell_comb \u0|master|p2m|out_data[3]~1 (
// Equation(s):
// \u0|master|p2m|out_data[3]~1_combout  = (\u0|master|p2m|Selector77~0_combout  & ((\u0|master|p2m|read_data_buffer [10]))) # (!\u0|master|p2m|Selector77~0_combout  & (\u0|master|p2m|read_data_buffer [11]))

	.dataa(\u0|master|p2m|Selector77~0_combout ),
	.datab(\u0|master|p2m|read_data_buffer [11]),
	.datac(gnd),
	.datad(\u0|master|p2m|read_data_buffer [10]),
	.cin(gnd),
	.combout(\u0|master|p2m|out_data[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|out_data[3]~1 .lut_mask = 16'hEE44;
defparam \u0|master|p2m|out_data[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N18
cyclone10lp_lcell_comb \u0|master|p2m|Selector77~1 (
// Equation(s):
// \u0|master|p2m|Selector77~1_combout  = (\u0|master|p2m|out_data[2]~6_combout  & ((\u0|mm_interconnect_0|rsp_mux|src_data [5]) # ((\u0|master|p2m|out_data[2]~7_combout )))) # (!\u0|master|p2m|out_data[2]~6_combout  & (((\u0|master|p2m|command [3] & 
// !\u0|master|p2m|out_data[2]~7_combout ))))

	.dataa(\u0|mm_interconnect_0|rsp_mux|src_data [5]),
	.datab(\u0|master|p2m|out_data[2]~6_combout ),
	.datac(\u0|master|p2m|command [3]),
	.datad(\u0|master|p2m|out_data[2]~7_combout ),
	.cin(gnd),
	.combout(\u0|master|p2m|Selector77~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|Selector77~1 .lut_mask = 16'hCCB8;
defparam \u0|master|p2m|Selector77~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N20
cyclone10lp_lcell_comb \u0|master|p2m|Selector77~2 (
// Equation(s):
// \u0|master|p2m|Selector77~2_combout  = (\u0|master|p2m|Selector77~1_combout  & (((\u0|master|p2m|counter [11]) # (!\u0|master|p2m|out_data[2]~7_combout )))) # (!\u0|master|p2m|Selector77~1_combout  & (\u0|master|p2m|counter [3] & 
// (\u0|master|p2m|out_data[2]~7_combout )))

	.dataa(\u0|master|p2m|Selector77~1_combout ),
	.datab(\u0|master|p2m|counter [3]),
	.datac(\u0|master|p2m|out_data[2]~7_combout ),
	.datad(\u0|master|p2m|counter [11]),
	.cin(gnd),
	.combout(\u0|master|p2m|Selector77~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|Selector77~2 .lut_mask = 16'hEA4A;
defparam \u0|master|p2m|Selector77~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y27_N29
dffeas \u0|master|p2m|out_data[3] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|master|p2m|out_data[3]~1_combout ),
	.asdata(\u0|master|p2m|Selector77~2_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|master|p2m|out_data[2]~8_combout ),
	.sload(!\u0|master|p2m|state.READ_SEND_ISSUE~q ),
	.ena(\u0|master|p2m|out_data[2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master|p2m|out_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master|p2m|out_data[3] .is_wysiwyg = "true";
defparam \u0|master|p2m|out_data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y25_N19
dffeas \u0|master|p2m|read_data_buffer[12] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master|p2m|out_data~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master|p2m|read_data_buffer [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master|p2m|read_data_buffer[12] .is_wysiwyg = "true";
defparam \u0|master|p2m|read_data_buffer[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N20
cyclone10lp_lcell_comb \u0|master|p2m|Mux1~0 (
// Equation(s):
// \u0|master|p2m|Mux1~0_combout  = (\u0|master|p2m|current_byte [1] & ((\u0|master|p2m|read_data_buffer [11]))) # (!\u0|master|p2m|current_byte [1] & (\u0|master|p2m|read_data_buffer [10]))

	.dataa(\u0|master|p2m|current_byte [1]),
	.datab(\u0|master|p2m|read_data_buffer [10]),
	.datac(gnd),
	.datad(\u0|master|p2m|read_data_buffer [11]),
	.cin(gnd),
	.combout(\u0|master|p2m|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|Mux1~0 .lut_mask = 16'hEE44;
defparam \u0|master|p2m|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N10
cyclone10lp_lcell_comb \u0|master|p2m|out_data[6]~0 (
// Equation(s):
// \u0|master|p2m|out_data[6]~0_combout  = (\u0|master|p2m|current_byte [0] & ((\u0|master|p2m|Mux1~0_combout ))) # (!\u0|master|p2m|current_byte [0] & (\u0|master|p2m|read_data_buffer [12]))

	.dataa(\u0|master|p2m|read_data_buffer [12]),
	.datab(\u0|master|p2m|current_byte [0]),
	.datac(gnd),
	.datad(\u0|master|p2m|Mux1~0_combout ),
	.cin(gnd),
	.combout(\u0|master|p2m|out_data[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|out_data[6]~0 .lut_mask = 16'hEE22;
defparam \u0|master|p2m|out_data[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N16
cyclone10lp_lcell_comb \u0|master|p2m|Selector74~0 (
// Equation(s):
// \u0|master|p2m|Selector74~0_combout  = (\u0|master|p2m|out_data[2]~6_combout  & (((\u0|master|p2m|out_data[2]~7_combout )))) # (!\u0|master|p2m|out_data[2]~6_combout  & ((\u0|master|p2m|out_data[2]~7_combout  & (\u0|master|p2m|counter [6])) # 
// (!\u0|master|p2m|out_data[2]~7_combout  & ((\u0|master|p2m|command [6])))))

	.dataa(\u0|master|p2m|counter [6]),
	.datab(\u0|master|p2m|out_data[2]~6_combout ),
	.datac(\u0|master|p2m|command [6]),
	.datad(\u0|master|p2m|out_data[2]~7_combout ),
	.cin(gnd),
	.combout(\u0|master|p2m|Selector74~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|Selector74~0 .lut_mask = 16'hEE30;
defparam \u0|master|p2m|Selector74~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N14
cyclone10lp_lcell_comb \u0|master|p2m|Selector74~1 (
// Equation(s):
// \u0|master|p2m|Selector74~1_combout  = (\u0|master|p2m|Selector74~0_combout  & (((\u0|master|p2m|counter [14])) # (!\u0|master|p2m|out_data[2]~6_combout ))) # (!\u0|master|p2m|Selector74~0_combout  & (\u0|master|p2m|out_data[2]~6_combout  & 
// ((\u0|mm_interconnect_0|rsp_mux|src_payload~1_combout ))))

	.dataa(\u0|master|p2m|Selector74~0_combout ),
	.datab(\u0|master|p2m|out_data[2]~6_combout ),
	.datac(\u0|master|p2m|counter [14]),
	.datad(\u0|mm_interconnect_0|rsp_mux|src_payload~1_combout ),
	.cin(gnd),
	.combout(\u0|master|p2m|Selector74~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|Selector74~1 .lut_mask = 16'hE6A2;
defparam \u0|master|p2m|Selector74~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y27_N11
dffeas \u0|master|p2m|out_data[6] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|master|p2m|out_data[6]~0_combout ),
	.asdata(\u0|master|p2m|Selector74~1_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|master|p2m|out_data[2]~8_combout ),
	.sload(!\u0|master|p2m|state.READ_SEND_ISSUE~q ),
	.ena(\u0|master|p2m|out_data[2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master|p2m|out_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master|p2m|out_data[6] .is_wysiwyg = "true";
defparam \u0|master|p2m|out_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N20
cyclone10lp_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[12] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data [12] = (\u0|mm_interconnect_0|led_gpio_slave_avs_s0_translator|read_latency_shift_reg [0] & ((\u0|mm_interconnect_0|master_avalon_master_agent|hold_waitrequest~q ) # 
// ((\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre [24] & \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0])))) # 
// (!\u0|mm_interconnect_0|led_gpio_slave_avs_s0_translator|read_latency_shift_reg [0] & (\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre [24] & (\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg 
// [0])))

	.dataa(\u0|mm_interconnect_0|led_gpio_slave_avs_s0_translator|read_latency_shift_reg [0]),
	.datab(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre [24]),
	.datac(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]),
	.datad(\u0|mm_interconnect_0|master_avalon_master_agent|hold_waitrequest~q ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data [12]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[12] .lut_mask = 16'hEAC0;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N21
dffeas \u0|master|p2m|read_data_buffer[4] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_data [12]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master|p2m|out_data~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master|p2m|read_data_buffer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master|p2m|read_data_buffer[4] .is_wysiwyg = "true";
defparam \u0|master|p2m|read_data_buffer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N4
cyclone10lp_lcell_comb \u0|master|p2m|Mux11~0 (
// Equation(s):
// \u0|master|p2m|Mux11~0_combout  = (\u0|master|p2m|current_byte [0] & ((\u0|master|p2m|current_byte [1]) # ((\u0|master|p2m|read_data_buffer [4])))) # (!\u0|master|p2m|current_byte [0] & (!\u0|master|p2m|current_byte [1] & ((\u0|master|p2m|out_data [4]))))

	.dataa(\u0|master|p2m|current_byte [0]),
	.datab(\u0|master|p2m|current_byte [1]),
	.datac(\u0|master|p2m|read_data_buffer [4]),
	.datad(\u0|master|p2m|out_data [4]),
	.cin(gnd),
	.combout(\u0|master|p2m|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|Mux11~0 .lut_mask = 16'hB9A8;
defparam \u0|master|p2m|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N14
cyclone10lp_lcell_comb \u0|master|p2m|Mux11~1 (
// Equation(s):
// \u0|master|p2m|Mux11~1_combout  = (\u0|master|p2m|Mux11~0_combout  & (((\u0|master|p2m|read_data_buffer [13]) # (!\u0|master|p2m|current_byte [1])))) # (!\u0|master|p2m|Mux11~0_combout  & (\u0|master|p2m|read_data_buffer [12] & 
// ((\u0|master|p2m|current_byte [1]))))

	.dataa(\u0|master|p2m|read_data_buffer [12]),
	.datab(\u0|master|p2m|Mux11~0_combout ),
	.datac(\u0|master|p2m|read_data_buffer [13]),
	.datad(\u0|master|p2m|current_byte [1]),
	.cin(gnd),
	.combout(\u0|master|p2m|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|Mux11~1 .lut_mask = 16'hE2CC;
defparam \u0|master|p2m|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N22
cyclone10lp_lcell_comb \u0|master|p2m|Selector76~1 (
// Equation(s):
// \u0|master|p2m|Selector76~1_combout  = (\u0|master|p2m|current_byte [0] & (\u0|master|p2m|counter [12] & (!\u0|master|p2m|current_byte [1]))) # (!\u0|master|p2m|current_byte [0] & (((\u0|master|p2m|current_byte [1] & \u0|master|p2m|counter [4]))))

	.dataa(\u0|master|p2m|current_byte [0]),
	.datab(\u0|master|p2m|counter [12]),
	.datac(\u0|master|p2m|current_byte [1]),
	.datad(\u0|master|p2m|counter [4]),
	.cin(gnd),
	.combout(\u0|master|p2m|Selector76~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|Selector76~1 .lut_mask = 16'h5808;
defparam \u0|master|p2m|Selector76~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N24
cyclone10lp_lcell_comb \u0|master|p2m|Selector76~2 (
// Equation(s):
// \u0|master|p2m|Selector76~2_combout  = (\u0|master|p2m|Selector73~1_combout  & ((\u0|master|p2m|Selector76~1_combout ) # ((\u0|master|p2m|Mux11~1_combout  & \u0|master|p2m|state.READ_SEND_ISSUE~q )))) # (!\u0|master|p2m|Selector73~1_combout  & 
// (\u0|master|p2m|Mux11~1_combout  & ((\u0|master|p2m|state.READ_SEND_ISSUE~q ))))

	.dataa(\u0|master|p2m|Selector73~1_combout ),
	.datab(\u0|master|p2m|Mux11~1_combout ),
	.datac(\u0|master|p2m|Selector76~1_combout ),
	.datad(\u0|master|p2m|state.READ_SEND_ISSUE~q ),
	.cin(gnd),
	.combout(\u0|master|p2m|Selector76~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|Selector76~2 .lut_mask = 16'hECA0;
defparam \u0|master|p2m|Selector76~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N26
cyclone10lp_lcell_comb \u0|master|p2m|Selector76~0 (
// Equation(s):
// \u0|master|p2m|Selector76~0_combout  = (\u0|master|p2m|out_data [4] & ((\u0|master|p2m|out_data[2]~4_combout ) # ((\u0|master|p2m|current_byte[0]~2_combout ) # (!\u0|master|p2m|Selector73~0_combout ))))

	.dataa(\u0|master|p2m|out_data [4]),
	.datab(\u0|master|p2m|out_data[2]~4_combout ),
	.datac(\u0|master|p2m|Selector73~0_combout ),
	.datad(\u0|master|p2m|current_byte[0]~2_combout ),
	.cin(gnd),
	.combout(\u0|master|p2m|Selector76~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|Selector76~0 .lut_mask = 16'hAA8A;
defparam \u0|master|p2m|Selector76~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N10
cyclone10lp_lcell_comb \u0|master|p2m|Selector76~3 (
// Equation(s):
// \u0|master|p2m|Selector76~3_combout  = (\u0|master|p2m|Selector76~2_combout ) # ((\u0|master|p2m|Selector76~0_combout ) # ((\u0|master|p2m|command [4] & !\u0|master|p2m|Selector0~3_combout )))

	.dataa(\u0|master|p2m|command [4]),
	.datab(\u0|master|p2m|Selector76~2_combout ),
	.datac(\u0|master|p2m|Selector76~0_combout ),
	.datad(\u0|master|p2m|Selector0~3_combout ),
	.cin(gnd),
	.combout(\u0|master|p2m|Selector76~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|Selector76~3 .lut_mask = 16'hFCFE;
defparam \u0|master|p2m|Selector76~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N11
dffeas \u0|master|p2m|out_data[4] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|master|p2m|Selector76~3_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master|p2m|out_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master|p2m|out_data[4] .is_wysiwyg = "true";
defparam \u0|master|p2m|out_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N28
cyclone10lp_lcell_comb \u0|master|p2m|Selector73~5 (
// Equation(s):
// \u0|master|p2m|Selector73~5_combout  = (\u0|master|p2m|current_byte [0] & (!\u0|master|p2m|current_byte [1] & (\u0|master|p2m|counter [15]))) # (!\u0|master|p2m|current_byte [0] & (\u0|master|p2m|current_byte [1] & ((\u0|master|p2m|counter [7]))))

	.dataa(\u0|master|p2m|current_byte [0]),
	.datab(\u0|master|p2m|current_byte [1]),
	.datac(\u0|master|p2m|counter [15]),
	.datad(\u0|master|p2m|counter [7]),
	.cin(gnd),
	.combout(\u0|master|p2m|Selector73~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|Selector73~5 .lut_mask = 16'h6420;
defparam \u0|master|p2m|Selector73~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N10
cyclone10lp_lcell_comb \u0|master|p2m|Selector73~3 (
// Equation(s):
// \u0|master|p2m|Selector73~3_combout  = (\u0|mm_interconnect_0|master_avalon_master_agent|hold_waitrequest~q  & (\u0|mm_interconnect_0|led_gpio_slave_avs_s0_translator|read_latency_shift_reg [0] & ((\u0|master|p2m|state.READ_CMD_WAIT~q ) # 
// (\u0|master|p2m|state.READ_DATA_WAIT~q ))))

	.dataa(\u0|master|p2m|state.READ_CMD_WAIT~q ),
	.datab(\u0|mm_interconnect_0|master_avalon_master_agent|hold_waitrequest~q ),
	.datac(\u0|master|p2m|state.READ_DATA_WAIT~q ),
	.datad(\u0|mm_interconnect_0|led_gpio_slave_avs_s0_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|master|p2m|Selector73~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|Selector73~3 .lut_mask = 16'hC800;
defparam \u0|master|p2m|Selector73~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N2
cyclone10lp_lcell_comb \u0|master|p2m|Selector73~4 (
// Equation(s):
// \u0|master|p2m|Selector73~4_combout  = (\u0|master|p2m|read_data_buffer [10] & (\u0|master|p2m|state.READ_SEND_ISSUE~q  & ((\u0|master|p2m|current_byte [0]) # (\u0|master|p2m|current_byte [1]))))

	.dataa(\u0|master|p2m|read_data_buffer [10]),
	.datab(\u0|master|p2m|current_byte [0]),
	.datac(\u0|master|p2m|state.READ_SEND_ISSUE~q ),
	.datad(\u0|master|p2m|current_byte [1]),
	.cin(gnd),
	.combout(\u0|master|p2m|Selector73~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|Selector73~4 .lut_mask = 16'hA080;
defparam \u0|master|p2m|Selector73~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N12
cyclone10lp_lcell_comb \u0|master|p2m|Selector73~6 (
// Equation(s):
// \u0|master|p2m|Selector73~6_combout  = (\u0|master|p2m|Selector73~3_combout ) # ((\u0|master|p2m|Selector73~4_combout ) # ((\u0|master|p2m|Selector73~5_combout  & \u0|master|p2m|Selector73~1_combout )))

	.dataa(\u0|master|p2m|Selector73~5_combout ),
	.datab(\u0|master|p2m|Selector73~1_combout ),
	.datac(\u0|master|p2m|Selector73~3_combout ),
	.datad(\u0|master|p2m|Selector73~4_combout ),
	.cin(gnd),
	.combout(\u0|master|p2m|Selector73~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|Selector73~6 .lut_mask = 16'hFFF8;
defparam \u0|master|p2m|Selector73~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N16
cyclone10lp_lcell_comb \u0|master|p2m|Selector73~2 (
// Equation(s):
// \u0|master|p2m|Selector73~2_combout  = (\u0|master|p2m|out_data [7] & (((\u0|master|p2m|out_data[2]~9_combout ) # (!\u0|master|p2m|address[7]~2_combout )) # (!\u0|master|p2m|Selector73~0_combout )))

	.dataa(\u0|master|p2m|out_data [7]),
	.datab(\u0|master|p2m|Selector73~0_combout ),
	.datac(\u0|master|p2m|address[7]~2_combout ),
	.datad(\u0|master|p2m|out_data[2]~9_combout ),
	.cin(gnd),
	.combout(\u0|master|p2m|Selector73~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|Selector73~2 .lut_mask = 16'hAA2A;
defparam \u0|master|p2m|Selector73~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N6
cyclone10lp_lcell_comb \u0|master|p2m|Selector73~7 (
// Equation(s):
// \u0|master|p2m|Selector73~7_combout  = (\u0|master|p2m|Selector73~6_combout ) # ((\u0|master|p2m|Selector73~2_combout ) # (!\u0|master|p2m|Selector0~3_combout ))

	.dataa(\u0|master|p2m|Selector73~6_combout ),
	.datab(gnd),
	.datac(\u0|master|p2m|Selector0~3_combout ),
	.datad(\u0|master|p2m|Selector73~2_combout ),
	.cin(gnd),
	.combout(\u0|master|p2m|Selector73~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|Selector73~7 .lut_mask = 16'hFFAF;
defparam \u0|master|p2m|Selector73~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y28_N7
dffeas \u0|master|p2m|out_data[7] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|master|p2m|Selector73~7_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master|p2m|out_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master|p2m|out_data[7] .is_wysiwyg = "true";
defparam \u0|master|p2m|out_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N30
cyclone10lp_lcell_comb \u0|out_packets_to_bytes|in_ready~5 (
// Equation(s):
// \u0|out_packets_to_bytes|in_ready~5_combout  = (((\u0|master|p2m|out_data [7]) # (!\u0|master|p2m|out_data [4])) # (!\u0|master|p2m|out_data [6])) # (!\u0|master|p2m|out_data [3])

	.dataa(\u0|master|p2m|out_data [3]),
	.datab(\u0|master|p2m|out_data [6]),
	.datac(\u0|master|p2m|out_data [4]),
	.datad(\u0|master|p2m|out_data [7]),
	.cin(gnd),
	.combout(\u0|out_packets_to_bytes|in_ready~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|out_packets_to_bytes|in_ready~5 .lut_mask = 16'hFF7F;
defparam \u0|out_packets_to_bytes|in_ready~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N22
cyclone10lp_lcell_comb \u0|out_packets_to_bytes|in_ready (
// Equation(s):
// \u0|out_packets_to_bytes|in_ready~combout  = (\u0|out_packets_to_bytes|in_ready~0_combout  & (\u0|out_packets_to_bytes|in_ready~3_combout  & ((\u0|out_packets_to_bytes|in_ready~5_combout ) # (\u0|out_packets_to_bytes|in_ready~4_combout ))))

	.dataa(\u0|out_packets_to_bytes|in_ready~5_combout ),
	.datab(\u0|out_packets_to_bytes|in_ready~0_combout ),
	.datac(\u0|out_packets_to_bytes|in_ready~4_combout ),
	.datad(\u0|out_packets_to_bytes|in_ready~3_combout ),
	.cin(gnd),
	.combout(\u0|out_packets_to_bytes|in_ready~combout ),
	.cout());
// synopsys translate_off
defparam \u0|out_packets_to_bytes|in_ready .lut_mask = 16'hC800;
defparam \u0|out_packets_to_bytes|in_ready .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N10
cyclone10lp_lcell_comb \u0|master|p2m|Selector0~1 (
// Equation(s):
// \u0|master|p2m|Selector0~1_combout  = ((\u0|master|p2m|out_valid~q  & ((\u0|master|p2m|state.0000~q ) # (!\u0|master|p2m|address[7]~2_combout )))) # (!\u0|master|p2m|current_byte[0]~0_combout )

	.dataa(\u0|master|p2m|out_valid~q ),
	.datab(\u0|master|p2m|state.0000~q ),
	.datac(\u0|master|p2m|address[7]~2_combout ),
	.datad(\u0|master|p2m|current_byte[0]~0_combout ),
	.cin(gnd),
	.combout(\u0|master|p2m|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|Selector0~1 .lut_mask = 16'h8AFF;
defparam \u0|master|p2m|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N4
cyclone10lp_lcell_comb \u0|master|p2m|Selector0~0 (
// Equation(s):
// \u0|master|p2m|Selector0~0_combout  = (\u0|master|p2m|state.READ_SEND_ISSUE~q ) # ((\u0|master|p2m|state.RETURN_PACKET~q  & ((!\u0|master|p2m|current_byte [1]) # (!\u0|master|p2m|current_byte [0]))))

	.dataa(\u0|master|p2m|current_byte [0]),
	.datab(\u0|master|p2m|state.RETURN_PACKET~q ),
	.datac(\u0|master|p2m|current_byte [1]),
	.datad(\u0|master|p2m|state.READ_SEND_ISSUE~q ),
	.cin(gnd),
	.combout(\u0|master|p2m|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|Selector0~0 .lut_mask = 16'hFF4C;
defparam \u0|master|p2m|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N10
cyclone10lp_lcell_comb \u0|master|p2m|Selector0~4 (
// Equation(s):
// \u0|master|p2m|Selector0~4_combout  = ((\u0|master|p2m|Selector0~0_combout ) # ((!\u0|out_packets_to_bytes|in_ready~combout  & \u0|master|p2m|Selector0~1_combout ))) # (!\u0|master|p2m|Selector0~3_combout )

	.dataa(\u0|out_packets_to_bytes|in_ready~combout ),
	.datab(\u0|master|p2m|Selector0~1_combout ),
	.datac(\u0|master|p2m|Selector0~3_combout ),
	.datad(\u0|master|p2m|Selector0~0_combout ),
	.cin(gnd),
	.combout(\u0|master|p2m|Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|Selector0~4 .lut_mask = 16'hFF4F;
defparam \u0|master|p2m|Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y26_N11
dffeas \u0|master|p2m|out_valid (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|master|p2m|Selector0~4_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master|p2m|out_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master|p2m|out_valid .is_wysiwyg = "true";
defparam \u0|master|p2m|out_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N12
cyclone10lp_lcell_comb \u0|out_packets_to_bytes|out_valid~0 (
// Equation(s):
// \u0|out_packets_to_bytes|out_valid~0_combout  = (\u0|master|p2m|out_valid~q ) # ((\tx_lite|busy~q  & \u0|out_packets_to_bytes|out_valid~q ))

	.dataa(\tx_lite|busy~q ),
	.datab(\u0|master|p2m|out_valid~q ),
	.datac(\u0|out_packets_to_bytes|out_valid~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|out_packets_to_bytes|out_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|out_packets_to_bytes|out_valid~0 .lut_mask = 16'hECEC;
defparam \u0|out_packets_to_bytes|out_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N13
dffeas \u0|out_packets_to_bytes|out_valid (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|out_packets_to_bytes|out_valid~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|out_packets_to_bytes|out_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|out_packets_to_bytes|out_valid .is_wysiwyg = "true";
defparam \u0|out_packets_to_bytes|out_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N26
cyclone10lp_lcell_comb \tx_lite|busy~1 (
// Equation(s):
// \tx_lite|busy~1_combout  = (\tx_lite|Mux3~8_combout  & (!\tx_lite|busy~0_combout  & ((\tx_lite|busy~q ) # (\u0|out_packets_to_bytes|out_valid~q )))) # (!\tx_lite|Mux3~8_combout  & (((\tx_lite|busy~q ) # (\u0|out_packets_to_bytes|out_valid~q ))))

	.dataa(\tx_lite|Mux3~8_combout ),
	.datab(\tx_lite|busy~0_combout ),
	.datac(\tx_lite|busy~q ),
	.datad(\u0|out_packets_to_bytes|out_valid~q ),
	.cin(gnd),
	.combout(\tx_lite|busy~1_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|busy~1 .lut_mask = 16'h7770;
defparam \tx_lite|busy~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N27
dffeas \tx_lite|busy (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tx_lite|busy~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_lite|busy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tx_lite|busy .is_wysiwyg = "true";
defparam \tx_lite|busy .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N6
cyclone10lp_lcell_comb \tx_lite|always1~0 (
// Equation(s):
// \tx_lite|always1~0_combout  = (\tx_lite|busy~q ) # (!\u0|out_packets_to_bytes|out_valid~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\tx_lite|busy~q ),
	.datad(\u0|out_packets_to_bytes|out_valid~q ),
	.cin(gnd),
	.combout(\tx_lite|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|always1~0 .lut_mask = 16'hF0FF;
defparam \tx_lite|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N24
cyclone10lp_lcell_comb \tx_lite|state[0]~12 (
// Equation(s):
// \tx_lite|state[0]~12_combout  = (\tx_lite|state[3]~6_combout  & (((\tx_lite|state [0]) # (!\tx_lite|always1~0_combout )))) # (!\tx_lite|state[3]~6_combout  & (!\tx_lite|state[0]~11_combout ))

	.dataa(\tx_lite|state[0]~11_combout ),
	.datab(\tx_lite|always1~0_combout ),
	.datac(\tx_lite|state [0]),
	.datad(\tx_lite|state[3]~6_combout ),
	.cin(gnd),
	.combout(\tx_lite|state[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|state[0]~12 .lut_mask = 16'hF355;
defparam \tx_lite|state[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N25
dffeas \tx_lite|state[0] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tx_lite|state[0]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_lite|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_lite|state[0] .is_wysiwyg = "true";
defparam \tx_lite|state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N14
cyclone10lp_lcell_comb \tx_lite|state~2 (
// Equation(s):
// \tx_lite|state~2_combout  = (\clock_for_fastserial|fsclk~q  & (\tx_lite|state [3] $ (((\tx_lite|state [1] & \tx_lite|state [2])))))

	.dataa(\clock_for_fastserial|fsclk~q ),
	.datab(\tx_lite|state [1]),
	.datac(\tx_lite|state [3]),
	.datad(\tx_lite|state [2]),
	.cin(gnd),
	.combout(\tx_lite|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|state~2 .lut_mask = 16'h28A0;
defparam \tx_lite|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N24
cyclone10lp_lcell_comb \tx_lite|state~8 (
// Equation(s):
// \tx_lite|state~8_combout  = (!\tx_lite|state [1] & ((\tx_lite|busy~q ) # (!\u0|out_packets_to_bytes|out_valid~q )))

	.dataa(gnd),
	.datab(\tx_lite|state [1]),
	.datac(\tx_lite|busy~q ),
	.datad(\u0|out_packets_to_bytes|out_valid~q ),
	.cin(gnd),
	.combout(\tx_lite|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|state~8 .lut_mask = 16'h3033;
defparam \tx_lite|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N16
cyclone10lp_lcell_comb \tx_lite|state~9 (
// Equation(s):
// \tx_lite|state~9_combout  = (\tx_lite|state~2_combout  & (\tx_lite|state [0] $ ((\tx_lite|state [1])))) # (!\tx_lite|state~2_combout  & (((\tx_lite|state~8_combout ))))

	.dataa(\tx_lite|state~2_combout ),
	.datab(\tx_lite|state [0]),
	.datac(\tx_lite|state [1]),
	.datad(\tx_lite|state~8_combout ),
	.cin(gnd),
	.combout(\tx_lite|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|state~9 .lut_mask = 16'h7D28;
defparam \tx_lite|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N30
cyclone10lp_lcell_comb \tx_lite|Mux3~6 (
// Equation(s):
// \tx_lite|Mux3~6_combout  = (\tx_lite|state [3] & (((\tx_lite|state~9_combout )))) # (!\tx_lite|state [3] & ((\tx_lite|state [0] & ((\tx_lite|state~9_combout ))) # (!\tx_lite|state [0] & (\tx_lite|always1~0_combout ))))

	.dataa(\tx_lite|state [3]),
	.datab(\tx_lite|state [0]),
	.datac(\tx_lite|always1~0_combout ),
	.datad(\tx_lite|state~9_combout ),
	.cin(gnd),
	.combout(\tx_lite|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|Mux3~6 .lut_mask = 16'hFE10;
defparam \tx_lite|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N10
cyclone10lp_lcell_comb \tx_lite|Mux3~0 (
// Equation(s):
// \tx_lite|Mux3~0_combout  = (\clock_for_fastserial|fsclk~q  & \tx_lite|q_fscts~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_for_fastserial|fsclk~q ),
	.datad(\tx_lite|q_fscts~q ),
	.cin(gnd),
	.combout(\tx_lite|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|Mux3~0 .lut_mask = 16'hF000;
defparam \tx_lite|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N28
cyclone10lp_lcell_comb \tx_lite|Mux3~1 (
// Equation(s):
// \tx_lite|Mux3~1_combout  = (\tx_lite|state [3] & (((\tx_lite|state~9_combout )))) # (!\tx_lite|state [3] & ((\tx_lite|Mux3~0_combout ) # ((\tx_lite|state~8_combout ))))

	.dataa(\tx_lite|Mux3~0_combout ),
	.datab(\tx_lite|state~9_combout ),
	.datac(\tx_lite|state [3]),
	.datad(\tx_lite|state~8_combout ),
	.cin(gnd),
	.combout(\tx_lite|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|Mux3~1 .lut_mask = 16'hCFCA;
defparam \tx_lite|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N22
cyclone10lp_lcell_comb \tx_lite|Mux3~2 (
// Equation(s):
// \tx_lite|Mux3~2_combout  = (!\tx_lite|state [0] & (\tx_lite|state [3] & \tx_lite|state~9_combout ))

	.dataa(gnd),
	.datab(\tx_lite|state [0]),
	.datac(\tx_lite|state [3]),
	.datad(\tx_lite|state~9_combout ),
	.cin(gnd),
	.combout(\tx_lite|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|Mux3~2 .lut_mask = 16'h3000;
defparam \tx_lite|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N24
cyclone10lp_lcell_comb \tx_lite|Mux3~3 (
// Equation(s):
// \tx_lite|Mux3~3_combout  = (\tx_lite|state [0] & (!\tx_lite|q_fscts~q  & (\clock_for_fastserial|fsclk~q ))) # (!\tx_lite|state [0] & ((\tx_lite|state~8_combout ) # ((\tx_lite|q_fscts~q  & \clock_for_fastserial|fsclk~q ))))

	.dataa(\tx_lite|q_fscts~q ),
	.datab(\tx_lite|state [0]),
	.datac(\clock_for_fastserial|fsclk~q ),
	.datad(\tx_lite|state~8_combout ),
	.cin(gnd),
	.combout(\tx_lite|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|Mux3~3 .lut_mask = 16'h7360;
defparam \tx_lite|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N26
cyclone10lp_lcell_comb \tx_lite|Mux3~4 (
// Equation(s):
// \tx_lite|Mux3~4_combout  = (\tx_lite|state [3] & (((\tx_lite|Mux3~3_combout )))) # (!\tx_lite|state [3] & (!\tx_lite|state [0] & (\tx_lite|state~9_combout )))

	.dataa(\tx_lite|state [0]),
	.datab(\tx_lite|state~9_combout ),
	.datac(\tx_lite|state [3]),
	.datad(\tx_lite|Mux3~3_combout ),
	.cin(gnd),
	.combout(\tx_lite|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|Mux3~4 .lut_mask = 16'hF404;
defparam \tx_lite|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N12
cyclone10lp_lcell_comb \tx_lite|Mux3~5 (
// Equation(s):
// \tx_lite|Mux3~5_combout  = (\tx_lite|state [2] & (((\tx_lite|Mux3~4_combout  & \tx_lite|state [1])))) # (!\tx_lite|state [2] & ((\tx_lite|Mux3~2_combout ) # ((!\tx_lite|state [1]))))

	.dataa(\tx_lite|Mux3~2_combout ),
	.datab(\tx_lite|state [2]),
	.datac(\tx_lite|Mux3~4_combout ),
	.datad(\tx_lite|state [1]),
	.cin(gnd),
	.combout(\tx_lite|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|Mux3~5 .lut_mask = 16'hE233;
defparam \tx_lite|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N18
cyclone10lp_lcell_comb \tx_lite|Mux3~7 (
// Equation(s):
// \tx_lite|Mux3~7_combout  = (\tx_lite|state [1] & (((!\tx_lite|Mux3~5_combout )))) # (!\tx_lite|state [1] & ((\tx_lite|Mux3~5_combout  & (!\tx_lite|Mux3~6_combout )) # (!\tx_lite|Mux3~5_combout  & ((!\tx_lite|Mux3~1_combout )))))

	.dataa(\tx_lite|Mux3~6_combout ),
	.datab(\tx_lite|Mux3~1_combout ),
	.datac(\tx_lite|state [1]),
	.datad(\tx_lite|Mux3~5_combout ),
	.cin(gnd),
	.combout(\tx_lite|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|Mux3~7 .lut_mask = 16'h05F3;
defparam \tx_lite|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N19
dffeas \tx_lite|state[1] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tx_lite|Mux3~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_lite|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_lite|state[1] .is_wysiwyg = "true";
defparam \tx_lite|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N4
cyclone10lp_lcell_comb \tx_lite|state[3]~4 (
// Equation(s):
// \tx_lite|state[3]~4_combout  = (\tx_lite|state [2] & (\tx_lite|state [3] & \tx_lite|state [1]))

	.dataa(\tx_lite|state [2]),
	.datab(gnd),
	.datac(\tx_lite|state [3]),
	.datad(\tx_lite|state [1]),
	.cin(gnd),
	.combout(\tx_lite|state[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|state[3]~4 .lut_mask = 16'hA000;
defparam \tx_lite|state[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N30
cyclone10lp_lcell_comb \tx_lite|state[3]~5 (
// Equation(s):
// \tx_lite|state[3]~5_combout  = \tx_lite|state [0] $ (!\tx_lite|q_fscts~q )

	.dataa(gnd),
	.datab(\tx_lite|state [0]),
	.datac(gnd),
	.datad(\tx_lite|q_fscts~q ),
	.cin(gnd),
	.combout(\tx_lite|state[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|state[3]~5 .lut_mask = 16'hCC33;
defparam \tx_lite|state[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N2
cyclone10lp_lcell_comb \tx_lite|state[3]~3 (
// Equation(s):
// \tx_lite|state[3]~3_combout  = (!\tx_lite|state [3] & (((!\tx_lite|state [1] & !\tx_lite|q_fscts~q )) # (!\tx_lite|state [2])))

	.dataa(\tx_lite|state [2]),
	.datab(\tx_lite|state [1]),
	.datac(\tx_lite|state [3]),
	.datad(\tx_lite|q_fscts~q ),
	.cin(gnd),
	.combout(\tx_lite|state[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|state[3]~3 .lut_mask = 16'h0507;
defparam \tx_lite|state[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N16
cyclone10lp_lcell_comb \tx_lite|state[3]~6 (
// Equation(s):
// \tx_lite|state[3]~6_combout  = ((\tx_lite|state[3]~3_combout ) # ((\tx_lite|state[3]~4_combout  & \tx_lite|state[3]~5_combout ))) # (!\clock_for_fastserial|fsclk~q )

	.dataa(\clock_for_fastserial|fsclk~q ),
	.datab(\tx_lite|state[3]~4_combout ),
	.datac(\tx_lite|state[3]~5_combout ),
	.datad(\tx_lite|state[3]~3_combout ),
	.cin(gnd),
	.combout(\tx_lite|state[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|state[3]~6 .lut_mask = 16'hFFD5;
defparam \tx_lite|state[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N20
cyclone10lp_lcell_comb \tx_lite|state[3]~10 (
// Equation(s):
// \tx_lite|state[3]~10_combout  = (\tx_lite|state [2]) # ((\tx_lite|state [0]) # (\tx_lite|state [1]))

	.dataa(\tx_lite|state [2]),
	.datab(\tx_lite|state [0]),
	.datac(gnd),
	.datad(\tx_lite|state [1]),
	.cin(gnd),
	.combout(\tx_lite|state[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|state[3]~10 .lut_mask = 16'hFFEE;
defparam \tx_lite|state[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N26
cyclone10lp_lcell_comb \tx_lite|state[3]~7 (
// Equation(s):
// \tx_lite|state[3]~7_combout  = (\tx_lite|state[3]~6_combout  & (((\tx_lite|state [3])) # (!\tx_lite|always1~0_combout ))) # (!\tx_lite|state[3]~6_combout  & ((\tx_lite|state [3] $ (!\tx_lite|state[3]~10_combout ))))

	.dataa(\tx_lite|state[3]~6_combout ),
	.datab(\tx_lite|always1~0_combout ),
	.datac(\tx_lite|state [3]),
	.datad(\tx_lite|state[3]~10_combout ),
	.cin(gnd),
	.combout(\tx_lite|state[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|state[3]~7 .lut_mask = 16'hF2A7;
defparam \tx_lite|state[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N27
dffeas \tx_lite|state[3] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tx_lite|state[3]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_lite|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_lite|state[3] .is_wysiwyg = "true";
defparam \tx_lite|state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N6
cyclone10lp_lcell_comb \tx_lite|Mux2~2 (
// Equation(s):
// \tx_lite|Mux2~2_combout  = (\tx_lite|state~2_combout  & ((\tx_lite|state [3]) # ((\tx_lite|state [0]) # (\tx_lite|state [1]))))

	.dataa(\tx_lite|state [3]),
	.datab(\tx_lite|state [0]),
	.datac(\tx_lite|state~2_combout ),
	.datad(\tx_lite|state [1]),
	.cin(gnd),
	.combout(\tx_lite|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|Mux2~2 .lut_mask = 16'hF0E0;
defparam \tx_lite|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N18
cyclone10lp_lcell_comb \tx_lite|Mux2~0 (
// Equation(s):
// \tx_lite|Mux2~0_combout  = (\tx_lite|state [2] & (\clock_for_fastserial|fsclk~q  & ((\tx_lite|q_fscts~q )))) # (!\tx_lite|state [2] & (((\tx_lite|always1~0_combout ))))

	.dataa(\tx_lite|state [2]),
	.datab(\clock_for_fastserial|fsclk~q ),
	.datac(\tx_lite|always1~0_combout ),
	.datad(\tx_lite|q_fscts~q ),
	.cin(gnd),
	.combout(\tx_lite|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|Mux2~0 .lut_mask = 16'hD850;
defparam \tx_lite|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N28
cyclone10lp_lcell_comb \tx_lite|Mux2~1 (
// Equation(s):
// \tx_lite|Mux2~1_combout  = (\tx_lite|state [0] & (((!\tx_lite|state~2_combout )))) # (!\tx_lite|state [0] & ((\tx_lite|state [1] & ((!\tx_lite|state~2_combout ))) # (!\tx_lite|state [1] & (\tx_lite|state [3]))))

	.dataa(\tx_lite|state [3]),
	.datab(\tx_lite|state [0]),
	.datac(\tx_lite|state~2_combout ),
	.datad(\tx_lite|state [1]),
	.cin(gnd),
	.combout(\tx_lite|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|Mux2~1 .lut_mask = 16'h0F2E;
defparam \tx_lite|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N12
cyclone10lp_lcell_comb \tx_lite|Mux2~3 (
// Equation(s):
// \tx_lite|Mux2~3_combout  = (\tx_lite|Mux2~2_combout  & ((\tx_lite|state [2] $ (\tx_lite|Mux2~1_combout )))) # (!\tx_lite|Mux2~2_combout  & (((\tx_lite|state [2] & \tx_lite|Mux2~1_combout )) # (!\tx_lite|Mux2~0_combout )))

	.dataa(\tx_lite|Mux2~2_combout ),
	.datab(\tx_lite|Mux2~0_combout ),
	.datac(\tx_lite|state [2]),
	.datad(\tx_lite|Mux2~1_combout ),
	.cin(gnd),
	.combout(\tx_lite|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|Mux2~3 .lut_mask = 16'h5BB1;
defparam \tx_lite|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N13
dffeas \tx_lite|state[2] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tx_lite|Mux2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_lite|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_lite|state[2] .is_wysiwyg = "true";
defparam \tx_lite|state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N8
cyclone10lp_lcell_comb \tx_lite|Mux0~1 (
// Equation(s):
// \tx_lite|Mux0~1_combout  = (\clock_for_fastserial|fsclk~q  & (\tx_lite|q_fscts~q  $ (!\tx_lite|fsdi~q )))

	.dataa(\tx_lite|q_fscts~q ),
	.datab(gnd),
	.datac(\clock_for_fastserial|fsclk~q ),
	.datad(\tx_lite|fsdi~q ),
	.cin(gnd),
	.combout(\tx_lite|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|Mux0~1 .lut_mask = 16'hA050;
defparam \tx_lite|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N2
cyclone10lp_lcell_comb \tx_lite|Mux0~2 (
// Equation(s):
// \tx_lite|Mux0~2_combout  = (\tx_lite|state [0] & ((\tx_lite|Mux0~1_combout ) # (!\tx_lite|state [2])))

	.dataa(\tx_lite|state [2]),
	.datab(\tx_lite|state [0]),
	.datac(\tx_lite|Mux0~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tx_lite|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|Mux0~2 .lut_mask = 16'hC4C4;
defparam \tx_lite|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N4
cyclone10lp_lcell_comb \tx_lite|Mux0~3 (
// Equation(s):
// \tx_lite|Mux0~3_combout  = (\tx_lite|state [3] & (((\tx_lite|Mux0~2_combout ) # (!\tx_lite|state [1])) # (!\tx_lite|state [2]))) # (!\tx_lite|state [3] & ((\tx_lite|state [1]) # ((!\tx_lite|state [2] & \tx_lite|Mux0~2_combout ))))

	.dataa(\tx_lite|state [2]),
	.datab(\tx_lite|Mux0~2_combout ),
	.datac(\tx_lite|state [3]),
	.datad(\tx_lite|state [1]),
	.cin(gnd),
	.combout(\tx_lite|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|Mux0~3 .lut_mask = 16'hDFF4;
defparam \tx_lite|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N14
cyclone10lp_lcell_comb \tx_lite|Mux0~4 (
// Equation(s):
// \tx_lite|Mux0~4_combout  = (\tx_lite|state [2] & ((\tx_lite|state [3] & ((\tx_lite|state [1]))) # (!\tx_lite|state [3] & (!\tx_lite|Mux0~2_combout  & !\tx_lite|state [1]))))

	.dataa(\tx_lite|state [2]),
	.datab(\tx_lite|Mux0~2_combout ),
	.datac(\tx_lite|state [3]),
	.datad(\tx_lite|state [1]),
	.cin(gnd),
	.combout(\tx_lite|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|Mux0~4 .lut_mask = 16'hA002;
defparam \tx_lite|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N10
cyclone10lp_lcell_comb \tx_lite|lcl_data[4]~2 (
// Equation(s):
// \tx_lite|lcl_data[4]~2_combout  = (\tx_lite|state [2] & (!\tx_lite|state [3] & !\tx_lite|state [1]))

	.dataa(\tx_lite|state [2]),
	.datab(gnd),
	.datac(\tx_lite|state [3]),
	.datad(\tx_lite|state [1]),
	.cin(gnd),
	.combout(\tx_lite|lcl_data[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|lcl_data[4]~2 .lut_mask = 16'h000A;
defparam \tx_lite|lcl_data[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N0
cyclone10lp_lcell_comb \tx_lite|lcl_data[4]~3 (
// Equation(s):
// \tx_lite|lcl_data[4]~3_combout  = ((!\tx_lite|state [1] & ((\tx_lite|state [0]) # (!\tx_lite|q_fscts~q )))) # (!\tx_lite|state [2])

	.dataa(\tx_lite|state [2]),
	.datab(\tx_lite|state [1]),
	.datac(\tx_lite|state [0]),
	.datad(\tx_lite|q_fscts~q ),
	.cin(gnd),
	.combout(\tx_lite|lcl_data[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|lcl_data[4]~3 .lut_mask = 16'h7577;
defparam \tx_lite|lcl_data[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N10
cyclone10lp_lcell_comb \tx_lite|lcl_data[4]~4 (
// Equation(s):
// \tx_lite|lcl_data[4]~4_combout  = ((\tx_lite|state[3]~4_combout ) # ((!\tx_lite|state [3] & \tx_lite|lcl_data[4]~3_combout ))) # (!\clock_for_fastserial|fsclk~q )

	.dataa(\clock_for_fastserial|fsclk~q ),
	.datab(\tx_lite|state[3]~4_combout ),
	.datac(\tx_lite|state [3]),
	.datad(\tx_lite|lcl_data[4]~3_combout ),
	.cin(gnd),
	.combout(\tx_lite|lcl_data[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|lcl_data[4]~4 .lut_mask = 16'hDFDD;
defparam \tx_lite|lcl_data[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N16
cyclone10lp_lcell_comb \u0|out_packets_to_bytes|out_data[3]~1 (
// Equation(s):
// \u0|out_packets_to_bytes|out_data[3]~1_combout  = (\u0|out_packets_to_bytes|out_data[3]~0_combout  & (!\u0|out_packets_to_bytes|in_ready~2_combout  & ((\u0|out_packets_to_bytes|in_ready~4_combout ) # (\u0|out_packets_to_bytes|in_ready~5_combout ))))

	.dataa(\u0|out_packets_to_bytes|in_ready~4_combout ),
	.datab(\u0|out_packets_to_bytes|out_data[3]~0_combout ),
	.datac(\u0|out_packets_to_bytes|in_ready~5_combout ),
	.datad(\u0|out_packets_to_bytes|in_ready~2_combout ),
	.cin(gnd),
	.combout(\u0|out_packets_to_bytes|out_data[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|out_packets_to_bytes|out_data[3]~1 .lut_mask = 16'h00C8;
defparam \u0|out_packets_to_bytes|out_data[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N0
cyclone10lp_lcell_comb \u0|out_packets_to_bytes|out_data~3 (
// Equation(s):
// \u0|out_packets_to_bytes|out_data~3_combout  = (\u0|out_packets_to_bytes|out_data[3]~1_combout  & (((\u0|master|p2m|out_data [1])))) # (!\u0|out_packets_to_bytes|out_data[3]~1_combout  & (!\u0|out_packets_to_bytes|out_data[3]~0_combout  & 
// (!\u0|out_packets_to_bytes|in_ready~2_combout )))

	.dataa(\u0|out_packets_to_bytes|out_data[3]~1_combout ),
	.datab(\u0|out_packets_to_bytes|out_data[3]~0_combout ),
	.datac(\u0|out_packets_to_bytes|in_ready~2_combout ),
	.datad(\u0|master|p2m|out_data [1]),
	.cin(gnd),
	.combout(\u0|out_packets_to_bytes|out_data~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|out_packets_to_bytes|out_data~3 .lut_mask = 16'hAB01;
defparam \u0|out_packets_to_bytes|out_data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y26_N1
dffeas \u0|out_packets_to_bytes|out_data[1] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|out_packets_to_bytes|out_data~3_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|out_packets_to_bytes|in_ready~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|out_packets_to_bytes|out_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|out_packets_to_bytes|out_data[1] .is_wysiwyg = "true";
defparam \u0|out_packets_to_bytes|out_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N18
cyclone10lp_lcell_comb \u0|out_packets_to_bytes|out_data~4 (
// Equation(s):
// \u0|out_packets_to_bytes|out_data~4_combout  = (!\u0|out_packets_to_bytes|in_ready~2_combout  & (\u0|out_packets_to_bytes|out_data[3]~0_combout  & ((\u0|master|p2m|out_data [2]) # (!\u0|out_packets_to_bytes|in_ready~6_combout ))))

	.dataa(\u0|out_packets_to_bytes|in_ready~6_combout ),
	.datab(\u0|master|p2m|out_data [2]),
	.datac(\u0|out_packets_to_bytes|in_ready~2_combout ),
	.datad(\u0|out_packets_to_bytes|out_data[3]~0_combout ),
	.cin(gnd),
	.combout(\u0|out_packets_to_bytes|out_data~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|out_packets_to_bytes|out_data~4 .lut_mask = 16'h0D00;
defparam \u0|out_packets_to_bytes|out_data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N8
cyclone10lp_lcell_comb \u0|out_packets_to_bytes|out_data~5 (
// Equation(s):
// \u0|out_packets_to_bytes|out_data~5_combout  = (\u0|out_packets_to_bytes|out_data~4_combout ) # ((\u0|out_packets_to_bytes|in_ready~2_combout  & !\u0|out_packets_to_bytes|sent_channel_char~q ))

	.dataa(gnd),
	.datab(\u0|out_packets_to_bytes|out_data~4_combout ),
	.datac(\u0|out_packets_to_bytes|in_ready~2_combout ),
	.datad(\u0|out_packets_to_bytes|sent_channel_char~q ),
	.cin(gnd),
	.combout(\u0|out_packets_to_bytes|out_data~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|out_packets_to_bytes|out_data~5 .lut_mask = 16'hCCFC;
defparam \u0|out_packets_to_bytes|out_data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y26_N9
dffeas \u0|out_packets_to_bytes|out_data[2] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|out_packets_to_bytes|out_data~5_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|out_packets_to_bytes|in_ready~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|out_packets_to_bytes|out_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|out_packets_to_bytes|out_data[2] .is_wysiwyg = "true";
defparam \u0|out_packets_to_bytes|out_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N24
cyclone10lp_lcell_comb \u0|out_packets_to_bytes|out_data~10 (
// Equation(s):
// \u0|out_packets_to_bytes|out_data~10_combout  = (!\u0|out_packets_to_bytes|sent_channel~0_combout  & ((\u0|master|p2m|out_data [6]) # (!\u0|out_packets_to_bytes|out_data[3]~1_combout )))

	.dataa(\u0|out_packets_to_bytes|sent_channel~0_combout ),
	.datab(\u0|master|p2m|out_data [6]),
	.datac(gnd),
	.datad(\u0|out_packets_to_bytes|out_data[3]~1_combout ),
	.cin(gnd),
	.combout(\u0|out_packets_to_bytes|out_data~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|out_packets_to_bytes|out_data~10 .lut_mask = 16'h4455;
defparam \u0|out_packets_to_bytes|out_data~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y26_N25
dffeas \u0|out_packets_to_bytes|out_data[6] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|out_packets_to_bytes|out_data~10_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|out_packets_to_bytes|in_ready~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|out_packets_to_bytes|out_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|out_packets_to_bytes|out_data[6] .is_wysiwyg = "true";
defparam \u0|out_packets_to_bytes|out_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N20
cyclone10lp_lcell_comb \tx_lite|Selector0~0 (
// Equation(s):
// \tx_lite|Selector0~0_combout  = (\tx_lite|state [0] & (((!\tx_lite|state [2])))) # (!\tx_lite|state [0] & (\clock_for_fastserial|fsclk~q  & (\tx_lite|q_fscts~q  & \tx_lite|state [2])))

	.dataa(\clock_for_fastserial|fsclk~q ),
	.datab(\tx_lite|state [0]),
	.datac(\tx_lite|q_fscts~q ),
	.datad(\tx_lite|state [2]),
	.cin(gnd),
	.combout(\tx_lite|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|Selector0~0 .lut_mask = 16'h20CC;
defparam \tx_lite|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N0
cyclone10lp_lcell_comb \tx_lite|Selector0~2 (
// Equation(s):
// \tx_lite|Selector0~2_combout  = (\tx_lite|state [3] & (((\tx_lite|state~2_combout )))) # (!\tx_lite|state [3] & (\tx_lite|Selector0~0_combout  & ((\tx_lite|state~2_combout ) # (\tx_lite|state [2]))))

	.dataa(\tx_lite|state [3]),
	.datab(\tx_lite|Selector0~0_combout ),
	.datac(\tx_lite|state~2_combout ),
	.datad(\tx_lite|state [2]),
	.cin(gnd),
	.combout(\tx_lite|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|Selector0~2 .lut_mask = 16'hE4E0;
defparam \tx_lite|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N30
cyclone10lp_lcell_comb \tx_lite|Selector0~1 (
// Equation(s):
// \tx_lite|Selector0~1_combout  = (\tx_lite|state [3] & (((\tx_lite|state~2_combout  & \tx_lite|state [2])))) # (!\tx_lite|state [3] & ((\tx_lite|Selector0~0_combout  & (!\tx_lite|state~2_combout  & \tx_lite|state [2])) # (!\tx_lite|Selector0~0_combout  & 
// (\tx_lite|state~2_combout ))))

	.dataa(\tx_lite|state [3]),
	.datab(\tx_lite|Selector0~0_combout ),
	.datac(\tx_lite|state~2_combout ),
	.datad(\tx_lite|state [2]),
	.cin(gnd),
	.combout(\tx_lite|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|Selector0~1 .lut_mask = 16'hB410;
defparam \tx_lite|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N18
cyclone10lp_lcell_comb \u0|out_packets_to_bytes|out_data~11 (
// Equation(s):
// \u0|out_packets_to_bytes|out_data~11_combout  = (\u0|out_packets_to_bytes|out_data[3]~1_combout  & \u0|master|p2m|out_data [7])

	.dataa(\u0|out_packets_to_bytes|out_data[3]~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|master|p2m|out_data [7]),
	.cin(gnd),
	.combout(\u0|out_packets_to_bytes|out_data~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|out_packets_to_bytes|out_data~11 .lut_mask = 16'hAA00;
defparam \u0|out_packets_to_bytes|out_data~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y26_N19
dffeas \u0|out_packets_to_bytes|out_data[7] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|out_packets_to_bytes|out_data~11_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|out_packets_to_bytes|in_ready~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|out_packets_to_bytes|out_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|out_packets_to_bytes|out_data[7] .is_wysiwyg = "true";
defparam \u0|out_packets_to_bytes|out_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N22
cyclone10lp_lcell_comb \tx_lite|lcl_data~5 (
// Equation(s):
// \tx_lite|lcl_data~5_combout  = (\u0|out_packets_to_bytes|out_valid~q  & ((\tx_lite|busy~q  & (!\tx_lite|lcl_data [7])) # (!\tx_lite|busy~q  & ((\u0|out_packets_to_bytes|out_data [7]))))) # (!\u0|out_packets_to_bytes|out_valid~q  & (!\tx_lite|lcl_data 
// [7]))

	.dataa(\u0|out_packets_to_bytes|out_valid~q ),
	.datab(\tx_lite|lcl_data [7]),
	.datac(\tx_lite|busy~q ),
	.datad(\u0|out_packets_to_bytes|out_data [7]),
	.cin(gnd),
	.combout(\tx_lite|lcl_data~5_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|lcl_data~5 .lut_mask = 16'h3B31;
defparam \tx_lite|lcl_data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N18
cyclone10lp_lcell_comb \tx_lite|Selector0~3 (
// Equation(s):
// \tx_lite|Selector0~3_combout  = (!\tx_lite|lcl_data~5_combout  & (\tx_lite|Selector0~2_combout  $ (((!\tx_lite|Selector0~1_combout ) # (!\tx_lite|state [1])))))

	.dataa(\tx_lite|state [1]),
	.datab(\tx_lite|Selector0~2_combout ),
	.datac(\tx_lite|Selector0~1_combout ),
	.datad(\tx_lite|lcl_data~5_combout ),
	.cin(gnd),
	.combout(\tx_lite|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|Selector0~3 .lut_mask = 16'h0093;
defparam \tx_lite|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N19
dffeas \tx_lite|lcl_data[7] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tx_lite|Selector0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_lite|lcl_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_lite|lcl_data[7] .is_wysiwyg = "true";
defparam \tx_lite|lcl_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N4
cyclone10lp_lcell_comb \tx_lite|Selector1~0 (
// Equation(s):
// \tx_lite|Selector1~0_combout  = (\tx_lite|lcl_data[4]~4_combout  & (((!\u0|out_packets_to_bytes|out_data [6])))) # (!\tx_lite|lcl_data[4]~4_combout  & (!\tx_lite|lcl_data[4]~2_combout  & ((\tx_lite|lcl_data [7]))))

	.dataa(\tx_lite|lcl_data[4]~2_combout ),
	.datab(\tx_lite|lcl_data[4]~4_combout ),
	.datac(\u0|out_packets_to_bytes|out_data [6]),
	.datad(\tx_lite|lcl_data [7]),
	.cin(gnd),
	.combout(\tx_lite|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|Selector1~0 .lut_mask = 16'h1D0C;
defparam \tx_lite|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N2
cyclone10lp_lcell_comb \tx_lite|lcl_data[4]~6 (
// Equation(s):
// \tx_lite|lcl_data[4]~6_combout  = ((!\tx_lite|busy~q  & \u0|out_packets_to_bytes|out_valid~q )) # (!\tx_lite|lcl_data[4]~4_combout )

	.dataa(gnd),
	.datab(\tx_lite|lcl_data[4]~4_combout ),
	.datac(\tx_lite|busy~q ),
	.datad(\u0|out_packets_to_bytes|out_valid~q ),
	.cin(gnd),
	.combout(\tx_lite|lcl_data[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|lcl_data[4]~6 .lut_mask = 16'h3F33;
defparam \tx_lite|lcl_data[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y26_N5
dffeas \tx_lite|lcl_data[6] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tx_lite|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tx_lite|lcl_data[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_lite|lcl_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_lite|lcl_data[6] .is_wysiwyg = "true";
defparam \tx_lite|lcl_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N4
cyclone10lp_lcell_comb \u0|out_packets_to_bytes|out_data~8 (
// Equation(s):
// \u0|out_packets_to_bytes|out_data~8_combout  = \u0|out_packets_to_bytes|sent_esc~q  $ (\u0|master|p2m|out_data [5])

	.dataa(\u0|out_packets_to_bytes|sent_esc~q ),
	.datab(gnd),
	.datac(\u0|master|p2m|out_data [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|out_packets_to_bytes|out_data~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|out_packets_to_bytes|out_data~8 .lut_mask = 16'h5A5A;
defparam \u0|out_packets_to_bytes|out_data~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N22
cyclone10lp_lcell_comb \u0|out_packets_to_bytes|out_data~9 (
// Equation(s):
// \u0|out_packets_to_bytes|out_data~9_combout  = (\u0|out_packets_to_bytes|in_ready~2_combout  & (((!\u0|out_packets_to_bytes|sent_channel_char~q )))) # (!\u0|out_packets_to_bytes|in_ready~2_combout  & ((\u0|out_packets_to_bytes|out_data~8_combout ) # 
// ((!\u0|out_packets_to_bytes|out_data[3]~0_combout ))))

	.dataa(\u0|out_packets_to_bytes|out_data~8_combout ),
	.datab(\u0|out_packets_to_bytes|out_data[3]~0_combout ),
	.datac(\u0|out_packets_to_bytes|in_ready~2_combout ),
	.datad(\u0|out_packets_to_bytes|sent_channel_char~q ),
	.cin(gnd),
	.combout(\u0|out_packets_to_bytes|out_data~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|out_packets_to_bytes|out_data~9 .lut_mask = 16'h0BFB;
defparam \u0|out_packets_to_bytes|out_data~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y26_N23
dffeas \u0|out_packets_to_bytes|out_data[5] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|out_packets_to_bytes|out_data~9_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|out_packets_to_bytes|in_ready~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|out_packets_to_bytes|out_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|out_packets_to_bytes|out_data[5] .is_wysiwyg = "true";
defparam \u0|out_packets_to_bytes|out_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N26
cyclone10lp_lcell_comb \tx_lite|Selector2~0 (
// Equation(s):
// \tx_lite|Selector2~0_combout  = (\tx_lite|lcl_data[4]~4_combout  & (((!\u0|out_packets_to_bytes|out_data [5])))) # (!\tx_lite|lcl_data[4]~4_combout  & (!\tx_lite|lcl_data[4]~2_combout  & (\tx_lite|lcl_data [6])))

	.dataa(\tx_lite|lcl_data[4]~2_combout ),
	.datab(\tx_lite|lcl_data[4]~4_combout ),
	.datac(\tx_lite|lcl_data [6]),
	.datad(\u0|out_packets_to_bytes|out_data [5]),
	.cin(gnd),
	.combout(\tx_lite|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|Selector2~0 .lut_mask = 16'h10DC;
defparam \tx_lite|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y26_N27
dffeas \tx_lite|lcl_data[5] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tx_lite|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tx_lite|lcl_data[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_lite|lcl_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_lite|lcl_data[5] .is_wysiwyg = "true";
defparam \tx_lite|lcl_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N20
cyclone10lp_lcell_comb \u0|out_packets_to_bytes|out_data~7 (
// Equation(s):
// \u0|out_packets_to_bytes|out_data~7_combout  = (!\u0|out_packets_to_bytes|sent_channel~0_combout  & ((\u0|master|p2m|out_data [4]) # (!\u0|out_packets_to_bytes|out_data[3]~1_combout )))

	.dataa(\u0|out_packets_to_bytes|sent_channel~0_combout ),
	.datab(gnd),
	.datac(\u0|master|p2m|out_data [4]),
	.datad(\u0|out_packets_to_bytes|out_data[3]~1_combout ),
	.cin(gnd),
	.combout(\u0|out_packets_to_bytes|out_data~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|out_packets_to_bytes|out_data~7 .lut_mask = 16'h5055;
defparam \u0|out_packets_to_bytes|out_data~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y26_N21
dffeas \u0|out_packets_to_bytes|out_data[4] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|out_packets_to_bytes|out_data~7_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|out_packets_to_bytes|in_ready~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|out_packets_to_bytes|out_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|out_packets_to_bytes|out_data[4] .is_wysiwyg = "true";
defparam \u0|out_packets_to_bytes|out_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N8
cyclone10lp_lcell_comb \tx_lite|Selector3~0 (
// Equation(s):
// \tx_lite|Selector3~0_combout  = (\tx_lite|lcl_data[4]~4_combout  & (((!\u0|out_packets_to_bytes|out_data [4])))) # (!\tx_lite|lcl_data[4]~4_combout  & (\tx_lite|lcl_data [5] & ((!\tx_lite|lcl_data[4]~2_combout ))))

	.dataa(\tx_lite|lcl_data [5]),
	.datab(\tx_lite|lcl_data[4]~4_combout ),
	.datac(\u0|out_packets_to_bytes|out_data [4]),
	.datad(\tx_lite|lcl_data[4]~2_combout ),
	.cin(gnd),
	.combout(\tx_lite|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|Selector3~0 .lut_mask = 16'h0C2E;
defparam \tx_lite|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y26_N9
dffeas \tx_lite|lcl_data[4] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tx_lite|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tx_lite|lcl_data[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_lite|lcl_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_lite|lcl_data[4] .is_wysiwyg = "true";
defparam \tx_lite|lcl_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N26
cyclone10lp_lcell_comb \u0|out_packets_to_bytes|out_data~6 (
// Equation(s):
// \u0|out_packets_to_bytes|out_data~6_combout  = (!\u0|out_packets_to_bytes|sent_channel~0_combout  & ((\u0|master|p2m|out_data [3]) # (!\u0|out_packets_to_bytes|out_data[3]~1_combout )))

	.dataa(\u0|out_packets_to_bytes|sent_channel~0_combout ),
	.datab(gnd),
	.datac(\u0|master|p2m|out_data [3]),
	.datad(\u0|out_packets_to_bytes|out_data[3]~1_combout ),
	.cin(gnd),
	.combout(\u0|out_packets_to_bytes|out_data~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|out_packets_to_bytes|out_data~6 .lut_mask = 16'h5055;
defparam \u0|out_packets_to_bytes|out_data~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y26_N27
dffeas \u0|out_packets_to_bytes|out_data[3] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|out_packets_to_bytes|out_data~6_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|out_packets_to_bytes|in_ready~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|out_packets_to_bytes|out_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|out_packets_to_bytes|out_data[3] .is_wysiwyg = "true";
defparam \u0|out_packets_to_bytes|out_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N6
cyclone10lp_lcell_comb \tx_lite|Selector4~0 (
// Equation(s):
// \tx_lite|Selector4~0_combout  = (\tx_lite|lcl_data[4]~4_combout  & (((!\u0|out_packets_to_bytes|out_data [3])))) # (!\tx_lite|lcl_data[4]~4_combout  & (!\tx_lite|lcl_data[4]~2_combout  & (\tx_lite|lcl_data [4])))

	.dataa(\tx_lite|lcl_data[4]~2_combout ),
	.datab(\tx_lite|lcl_data[4]~4_combout ),
	.datac(\tx_lite|lcl_data [4]),
	.datad(\u0|out_packets_to_bytes|out_data [3]),
	.cin(gnd),
	.combout(\tx_lite|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|Selector4~0 .lut_mask = 16'h10DC;
defparam \tx_lite|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y26_N7
dffeas \tx_lite|lcl_data[3] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tx_lite|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tx_lite|lcl_data[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_lite|lcl_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_lite|lcl_data[3] .is_wysiwyg = "true";
defparam \tx_lite|lcl_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N12
cyclone10lp_lcell_comb \tx_lite|Selector5~0 (
// Equation(s):
// \tx_lite|Selector5~0_combout  = (\tx_lite|lcl_data[4]~4_combout  & (((!\u0|out_packets_to_bytes|out_data [2])))) # (!\tx_lite|lcl_data[4]~4_combout  & (!\tx_lite|lcl_data[4]~2_combout  & ((\tx_lite|lcl_data [3]))))

	.dataa(\tx_lite|lcl_data[4]~2_combout ),
	.datab(\tx_lite|lcl_data[4]~4_combout ),
	.datac(\u0|out_packets_to_bytes|out_data [2]),
	.datad(\tx_lite|lcl_data [3]),
	.cin(gnd),
	.combout(\tx_lite|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|Selector5~0 .lut_mask = 16'h1D0C;
defparam \tx_lite|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y26_N13
dffeas \tx_lite|lcl_data[2] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tx_lite|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tx_lite|lcl_data[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_lite|lcl_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_lite|lcl_data[2] .is_wysiwyg = "true";
defparam \tx_lite|lcl_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N24
cyclone10lp_lcell_comb \tx_lite|Selector6~0 (
// Equation(s):
// \tx_lite|Selector6~0_combout  = (\tx_lite|lcl_data[4]~4_combout  & (((!\u0|out_packets_to_bytes|out_data [1])))) # (!\tx_lite|lcl_data[4]~4_combout  & (!\tx_lite|lcl_data[4]~2_combout  & ((\tx_lite|lcl_data [2]))))

	.dataa(\tx_lite|lcl_data[4]~2_combout ),
	.datab(\tx_lite|lcl_data[4]~4_combout ),
	.datac(\u0|out_packets_to_bytes|out_data [1]),
	.datad(\tx_lite|lcl_data [2]),
	.cin(gnd),
	.combout(\tx_lite|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|Selector6~0 .lut_mask = 16'h1D0C;
defparam \tx_lite|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y26_N25
dffeas \tx_lite|lcl_data[1] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tx_lite|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tx_lite|lcl_data[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_lite|lcl_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_lite|lcl_data[1] .is_wysiwyg = "true";
defparam \tx_lite|lcl_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N28
cyclone10lp_lcell_comb \u0|out_packets_to_bytes|in_ready~7 (
// Equation(s):
// \u0|out_packets_to_bytes|in_ready~7_combout  = (\u0|out_packets_to_bytes|sent_sop~q ) # (!\u0|master|p2m|out_startofpacket~q )

	.dataa(\u0|master|p2m|out_startofpacket~q ),
	.datab(gnd),
	.datac(\u0|out_packets_to_bytes|sent_sop~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|out_packets_to_bytes|in_ready~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|out_packets_to_bytes|in_ready~7 .lut_mask = 16'hF5F5;
defparam \u0|out_packets_to_bytes|in_ready~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N22
cyclone10lp_lcell_comb \u0|master|p2m|out_data[0]~3 (
// Equation(s):
// \u0|master|p2m|out_data[0]~3_combout  = (\u0|master|p2m|current_byte [0] & (\u0|master|p2m|read_data_buffer [0])) # (!\u0|master|p2m|current_byte [0] & ((\u0|master|p2m|read_data_buffer [11])))

	.dataa(\u0|master|p2m|read_data_buffer [0]),
	.datab(\u0|master|p2m|current_byte [0]),
	.datac(gnd),
	.datad(\u0|master|p2m|read_data_buffer [11]),
	.cin(gnd),
	.combout(\u0|master|p2m|out_data[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|out_data[0]~3 .lut_mask = 16'hBB88;
defparam \u0|master|p2m|out_data[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N0
cyclone10lp_lcell_comb \u0|master|p2m|Selector80~0 (
// Equation(s):
// \u0|master|p2m|Selector80~0_combout  = (\u0|master|p2m|out_data[2]~7_combout  & (((\u0|master|p2m|out_data[2]~6_combout )))) # (!\u0|master|p2m|out_data[2]~7_combout  & ((\u0|master|p2m|out_data[2]~6_combout  & ((\u0|mm_interconnect_0|rsp_mux|src_data 
// [5]))) # (!\u0|master|p2m|out_data[2]~6_combout  & (\u0|master|p2m|command [0]))))

	.dataa(\u0|master|p2m|command [0]),
	.datab(\u0|master|p2m|out_data[2]~7_combout ),
	.datac(\u0|master|p2m|out_data[2]~6_combout ),
	.datad(\u0|mm_interconnect_0|rsp_mux|src_data [5]),
	.cin(gnd),
	.combout(\u0|master|p2m|Selector80~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|Selector80~0 .lut_mask = 16'hF2C2;
defparam \u0|master|p2m|Selector80~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N30
cyclone10lp_lcell_comb \u0|master|p2m|Selector80~1 (
// Equation(s):
// \u0|master|p2m|Selector80~1_combout  = (\u0|master|p2m|Selector80~0_combout  & ((\u0|master|p2m|counter [8]) # ((!\u0|master|p2m|out_data[2]~7_combout )))) # (!\u0|master|p2m|Selector80~0_combout  & (((\u0|master|p2m|out_data[2]~7_combout  & 
// \u0|master|p2m|counter [0]))))

	.dataa(\u0|master|p2m|counter [8]),
	.datab(\u0|master|p2m|Selector80~0_combout ),
	.datac(\u0|master|p2m|out_data[2]~7_combout ),
	.datad(\u0|master|p2m|counter [0]),
	.cin(gnd),
	.combout(\u0|master|p2m|Selector80~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|Selector80~1 .lut_mask = 16'hBC8C;
defparam \u0|master|p2m|Selector80~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y27_N23
dffeas \u0|master|p2m|out_data[0] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|master|p2m|out_data[0]~3_combout ),
	.asdata(\u0|master|p2m|Selector80~1_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|master|p2m|out_data[2]~8_combout ),
	.sload(!\u0|master|p2m|state.READ_SEND_ISSUE~q ),
	.ena(\u0|master|p2m|out_data[2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master|p2m|out_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master|p2m|out_data[0] .is_wysiwyg = "true";
defparam \u0|master|p2m|out_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N16
cyclone10lp_lcell_comb \u0|out_packets_to_bytes|out_data~2 (
// Equation(s):
// \u0|out_packets_to_bytes|out_data~2_combout  = (\u0|out_packets_to_bytes|out_data[3]~1_combout  & (((\u0|master|p2m|out_data [0])))) # (!\u0|out_packets_to_bytes|out_data[3]~1_combout  & (\u0|out_packets_to_bytes|in_ready~7_combout  & 
// (!\u0|out_packets_to_bytes|in_ready~2_combout )))

	.dataa(\u0|out_packets_to_bytes|out_data[3]~1_combout ),
	.datab(\u0|out_packets_to_bytes|in_ready~7_combout ),
	.datac(\u0|out_packets_to_bytes|in_ready~2_combout ),
	.datad(\u0|master|p2m|out_data [0]),
	.cin(gnd),
	.combout(\u0|out_packets_to_bytes|out_data~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|out_packets_to_bytes|out_data~2 .lut_mask = 16'hAE04;
defparam \u0|out_packets_to_bytes|out_data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y27_N17
dffeas \u0|out_packets_to_bytes|out_data[0] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|out_packets_to_bytes|out_data~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|out_packets_to_bytes|in_ready~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|out_packets_to_bytes|out_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|out_packets_to_bytes|out_data[0] .is_wysiwyg = "true";
defparam \u0|out_packets_to_bytes|out_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N16
cyclone10lp_lcell_comb \tx_lite|Selector7~0 (
// Equation(s):
// \tx_lite|Selector7~0_combout  = (\tx_lite|lcl_data[4]~4_combout  & (((!\u0|out_packets_to_bytes|out_data [0])))) # (!\tx_lite|lcl_data[4]~4_combout  & (!\tx_lite|lcl_data[4]~2_combout  & (\tx_lite|lcl_data [1])))

	.dataa(\tx_lite|lcl_data[4]~2_combout ),
	.datab(\tx_lite|lcl_data [1]),
	.datac(\tx_lite|lcl_data[4]~4_combout ),
	.datad(\u0|out_packets_to_bytes|out_data [0]),
	.cin(gnd),
	.combout(\tx_lite|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|Selector7~0 .lut_mask = 16'h04F4;
defparam \tx_lite|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N17
dffeas \tx_lite|lcl_data[0] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tx_lite|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tx_lite|lcl_data[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_lite|lcl_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_lite|lcl_data[0] .is_wysiwyg = "true";
defparam \tx_lite|lcl_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N20
cyclone10lp_lcell_comb \tx_lite|Mux0~0 (
// Equation(s):
// \tx_lite|Mux0~0_combout  = (\tx_lite|state~2_combout  & (\tx_lite|fsdi~q  $ (\tx_lite|lcl_data [0])))

	.dataa(\tx_lite|state~2_combout ),
	.datab(\tx_lite|fsdi~q ),
	.datac(gnd),
	.datad(\tx_lite|lcl_data [0]),
	.cin(gnd),
	.combout(\tx_lite|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|Mux0~0 .lut_mask = 16'h2288;
defparam \tx_lite|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N0
cyclone10lp_lcell_comb \tx_lite|Mux0~5 (
// Equation(s):
// \tx_lite|Mux0~5_combout  = (\tx_lite|Mux0~3_combout  & ((\tx_lite|Mux0~4_combout ) # (\tx_lite|fsdi~q  $ (\tx_lite|Mux0~0_combout )))) # (!\tx_lite|Mux0~3_combout  & (\tx_lite|Mux0~4_combout  & (\tx_lite|fsdi~q )))

	.dataa(\tx_lite|Mux0~3_combout ),
	.datab(\tx_lite|Mux0~4_combout ),
	.datac(\tx_lite|fsdi~q ),
	.datad(\tx_lite|Mux0~0_combout ),
	.cin(gnd),
	.combout(\tx_lite|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|Mux0~5 .lut_mask = 16'hCAE8;
defparam \tx_lite|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N1
dffeas \tx_lite|fsdi (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tx_lite|Mux0~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_lite|fsdi~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tx_lite|fsdi .is_wysiwyg = "true";
defparam \tx_lite|fsdi .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N8
cyclone10lp_lcell_comb \u0|led_gpio_slave|always0~0 (
// Equation(s):
// \u0|led_gpio_slave|always0~0_combout  = (!\u0|master|p2m|address [6] & (!\u0|master|p2m|address [5] & (\u0|master|p2m|write~q  & !\u0|master|p2m|address [7])))

	.dataa(\u0|master|p2m|address [6]),
	.datab(\u0|master|p2m|address [5]),
	.datac(\u0|master|p2m|write~q ),
	.datad(\u0|master|p2m|address [7]),
	.cin(gnd),
	.combout(\u0|led_gpio_slave|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|led_gpio_slave|always0~0 .lut_mask = 16'h0010;
defparam \u0|led_gpio_slave|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N24
cyclone10lp_lcell_comb \u0|led_gpio_slave|always0~1 (
// Equation(s):
// \u0|led_gpio_slave|always0~1_combout  = (\u0|led_gpio_slave|always0~0_combout  & (!\u0|master|p2m|address [4] & (\u0|mm_interconnect_0|master_avalon_master_agent|hold_waitrequest~q  & !\u0|mm_interconnect_0|led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used 
// [1])))

	.dataa(\u0|led_gpio_slave|always0~0_combout ),
	.datab(\u0|master|p2m|address [4]),
	.datac(\u0|mm_interconnect_0|master_avalon_master_agent|hold_waitrequest~q ),
	.datad(\u0|mm_interconnect_0|led_gpio_slave_avs_s0_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u0|led_gpio_slave|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|led_gpio_slave|always0~1 .lut_mask = 16'h0020;
defparam \u0|led_gpio_slave|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N0
cyclone10lp_lcell_comb \u0|led_gpio_slave|always0~2 (
// Equation(s):
// \u0|led_gpio_slave|always0~2_combout  = (!\u0|master|p2m|address [3] & (\u0|master|p2m|address [2] & \u0|led_gpio_slave|always0~1_combout ))

	.dataa(gnd),
	.datab(\u0|master|p2m|address [3]),
	.datac(\u0|master|p2m|address [2]),
	.datad(\u0|led_gpio_slave|always0~1_combout ),
	.cin(gnd),
	.combout(\u0|led_gpio_slave|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|led_gpio_slave|always0~2 .lut_mask = 16'h3000;
defparam \u0|led_gpio_slave|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N8
cyclone10lp_lcell_comb \u0|master|p2m|writedata[0]~feeder (
// Equation(s):
// \u0|master|p2m|writedata[0]~feeder_combout  = \rx_lite|rx_data [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rx_lite|rx_data [0]),
	.cin(gnd),
	.combout(\u0|master|p2m|writedata[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|writedata[0]~feeder .lut_mask = 16'hFF00;
defparam \u0|master|p2m|writedata[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N2
cyclone10lp_lcell_comb \u0|master|p2m|writedata[0]~0 (
// Equation(s):
// \u0|master|p2m|writedata[0]~0_combout  = (!\u0|master|p2m|current_byte [0] & (\u0|master|p2m|state.GET_WRITE_DATA~q  & !\u0|master|p2m|current_byte [1]))

	.dataa(\u0|master|p2m|current_byte [0]),
	.datab(\u0|master|p2m|state.GET_WRITE_DATA~q ),
	.datac(\u0|master|p2m|current_byte [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|master|p2m|writedata[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|writedata[0]~0 .lut_mask = 16'h0404;
defparam \u0|master|p2m|writedata[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N9
dffeas \u0|master|p2m|writedata[0] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|master|p2m|writedata[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master|p2m|writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master|p2m|writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master|p2m|writedata[0] .is_wysiwyg = "true";
defparam \u0|master|p2m|writedata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N24
cyclone10lp_lcell_comb \u0|led_gpio_slave|led_output[0]~0 (
// Equation(s):
// \u0|led_gpio_slave|led_output[0]~0_combout  = (\u0|master|p2m|writedata [0] & (\u0|led_gpio_slave|always0~2_combout )) # (!\u0|master|p2m|writedata [0] & ((\u0|led_gpio_slave|led_output [0])))

	.dataa(\u0|led_gpio_slave|always0~2_combout ),
	.datab(\u0|master|p2m|writedata [0]),
	.datac(\u0|led_gpio_slave|led_output [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|led_gpio_slave|led_output[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|led_gpio_slave|led_output[0]~0 .lut_mask = 16'hB8B8;
defparam \u0|led_gpio_slave|led_output[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N2
cyclone10lp_lcell_comb \u0|led_gpio_slave|always0~3 (
// Equation(s):
// \u0|led_gpio_slave|always0~3_combout  = (!\u0|master|p2m|address [3] & (!\u0|master|p2m|address [2] & \u0|led_gpio_slave|always0~1_combout ))

	.dataa(gnd),
	.datab(\u0|master|p2m|address [3]),
	.datac(\u0|master|p2m|address [2]),
	.datad(\u0|led_gpio_slave|always0~1_combout ),
	.cin(gnd),
	.combout(\u0|led_gpio_slave|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|led_gpio_slave|always0~3 .lut_mask = 16'h0300;
defparam \u0|led_gpio_slave|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N4
cyclone10lp_lcell_comb \u0|led_gpio_slave|led_output[1]~8 (
// Equation(s):
// \u0|led_gpio_slave|led_output[1]~8_combout  = (\u0|led_gpio_slave|always0~1_combout  & ((!\u0|master|p2m|address [2]) # (!\u0|master|p2m|address [3])))

	.dataa(gnd),
	.datab(\u0|master|p2m|address [3]),
	.datac(\u0|master|p2m|address [2]),
	.datad(\u0|led_gpio_slave|always0~1_combout ),
	.cin(gnd),
	.combout(\u0|led_gpio_slave|led_output[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|led_gpio_slave|led_output[1]~8 .lut_mask = 16'h3F00;
defparam \u0|led_gpio_slave|led_output[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N25
dffeas \u0|led_gpio_slave|led_output[0] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|led_gpio_slave|led_output[0]~0_combout ),
	.asdata(\u0|master|p2m|writedata [0]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|led_gpio_slave|always0~3_combout ),
	.ena(\u0|led_gpio_slave|led_output[1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_gpio_slave|led_output [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_gpio_slave|led_output[0] .is_wysiwyg = "true";
defparam \u0|led_gpio_slave|led_output[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N22
cyclone10lp_lcell_comb \u0|master|p2m|writedata[1]~feeder (
// Equation(s):
// \u0|master|p2m|writedata[1]~feeder_combout  = \rx_lite|rx_data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rx_lite|rx_data [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|master|p2m|writedata[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|writedata[1]~feeder .lut_mask = 16'hF0F0;
defparam \u0|master|p2m|writedata[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N23
dffeas \u0|master|p2m|writedata[1] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|master|p2m|writedata[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master|p2m|writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master|p2m|writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master|p2m|writedata[1] .is_wysiwyg = "true";
defparam \u0|master|p2m|writedata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N2
cyclone10lp_lcell_comb \u0|led_gpio_slave|led_output[1]~1 (
// Equation(s):
// \u0|led_gpio_slave|led_output[1]~1_combout  = (\u0|master|p2m|writedata [1] & (\u0|led_gpio_slave|always0~2_combout )) # (!\u0|master|p2m|writedata [1] & ((\u0|led_gpio_slave|led_output [1])))

	.dataa(\u0|led_gpio_slave|always0~2_combout ),
	.datab(\u0|master|p2m|writedata [1]),
	.datac(\u0|led_gpio_slave|led_output [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|led_gpio_slave|led_output[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|led_gpio_slave|led_output[1]~1 .lut_mask = 16'hB8B8;
defparam \u0|led_gpio_slave|led_output[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N3
dffeas \u0|led_gpio_slave|led_output[1] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|led_gpio_slave|led_output[1]~1_combout ),
	.asdata(\u0|master|p2m|writedata [1]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|led_gpio_slave|always0~3_combout ),
	.ena(\u0|led_gpio_slave|led_output[1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_gpio_slave|led_output [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_gpio_slave|led_output[1] .is_wysiwyg = "true";
defparam \u0|led_gpio_slave|led_output[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N30
cyclone10lp_lcell_comb \u0|master|p2m|writedata[2]~feeder (
// Equation(s):
// \u0|master|p2m|writedata[2]~feeder_combout  = \rx_lite|rx_data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rx_lite|rx_data [2]),
	.cin(gnd),
	.combout(\u0|master|p2m|writedata[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|writedata[2]~feeder .lut_mask = 16'hFF00;
defparam \u0|master|p2m|writedata[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N31
dffeas \u0|master|p2m|writedata[2] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|master|p2m|writedata[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master|p2m|writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master|p2m|writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master|p2m|writedata[2] .is_wysiwyg = "true";
defparam \u0|master|p2m|writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N28
cyclone10lp_lcell_comb \u0|led_gpio_slave|led_output[2]~2 (
// Equation(s):
// \u0|led_gpio_slave|led_output[2]~2_combout  = (\u0|master|p2m|writedata [2] & (\u0|led_gpio_slave|always0~2_combout )) # (!\u0|master|p2m|writedata [2] & ((\u0|led_gpio_slave|led_output [2])))

	.dataa(\u0|led_gpio_slave|always0~2_combout ),
	.datab(\u0|master|p2m|writedata [2]),
	.datac(\u0|led_gpio_slave|led_output [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|led_gpio_slave|led_output[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|led_gpio_slave|led_output[2]~2 .lut_mask = 16'hB8B8;
defparam \u0|led_gpio_slave|led_output[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N29
dffeas \u0|led_gpio_slave|led_output[2] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|led_gpio_slave|led_output[2]~2_combout ),
	.asdata(\u0|master|p2m|writedata [2]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|led_gpio_slave|always0~3_combout ),
	.ena(\u0|led_gpio_slave|led_output[1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_gpio_slave|led_output [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_gpio_slave|led_output[2] .is_wysiwyg = "true";
defparam \u0|led_gpio_slave|led_output[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N26
cyclone10lp_lcell_comb \u0|master|p2m|writedata[3]~feeder (
// Equation(s):
// \u0|master|p2m|writedata[3]~feeder_combout  = \rx_lite|rx_data [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rx_lite|rx_data [3]),
	.cin(gnd),
	.combout(\u0|master|p2m|writedata[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|writedata[3]~feeder .lut_mask = 16'hFF00;
defparam \u0|master|p2m|writedata[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N27
dffeas \u0|master|p2m|writedata[3] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|master|p2m|writedata[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master|p2m|writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master|p2m|writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master|p2m|writedata[3] .is_wysiwyg = "true";
defparam \u0|master|p2m|writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N12
cyclone10lp_lcell_comb \u0|led_gpio_slave|led_output[3]~3 (
// Equation(s):
// \u0|led_gpio_slave|led_output[3]~3_combout  = (\u0|master|p2m|writedata [3] & (\u0|led_gpio_slave|always0~2_combout )) # (!\u0|master|p2m|writedata [3] & ((\u0|led_gpio_slave|led_output [3])))

	.dataa(\u0|led_gpio_slave|always0~2_combout ),
	.datab(\u0|master|p2m|writedata [3]),
	.datac(\u0|led_gpio_slave|led_output [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|led_gpio_slave|led_output[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|led_gpio_slave|led_output[3]~3 .lut_mask = 16'hB8B8;
defparam \u0|led_gpio_slave|led_output[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N13
dffeas \u0|led_gpio_slave|led_output[3] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|led_gpio_slave|led_output[3]~3_combout ),
	.asdata(\u0|master|p2m|writedata [3]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|led_gpio_slave|always0~3_combout ),
	.ena(\u0|led_gpio_slave|led_output[1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_gpio_slave|led_output [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_gpio_slave|led_output[3] .is_wysiwyg = "true";
defparam \u0|led_gpio_slave|led_output[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N14
cyclone10lp_lcell_comb \u0|master|p2m|writedata[4]~feeder (
// Equation(s):
// \u0|master|p2m|writedata[4]~feeder_combout  = \rx_lite|rx_data [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rx_lite|rx_data [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|master|p2m|writedata[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|writedata[4]~feeder .lut_mask = 16'hF0F0;
defparam \u0|master|p2m|writedata[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N15
dffeas \u0|master|p2m|writedata[4] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|master|p2m|writedata[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master|p2m|writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master|p2m|writedata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master|p2m|writedata[4] .is_wysiwyg = "true";
defparam \u0|master|p2m|writedata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N18
cyclone10lp_lcell_comb \u0|led_gpio_slave|led_output[4]~4 (
// Equation(s):
// \u0|led_gpio_slave|led_output[4]~4_combout  = (\u0|master|p2m|writedata [4] & (\u0|led_gpio_slave|always0~2_combout )) # (!\u0|master|p2m|writedata [4] & ((\u0|led_gpio_slave|led_output [4])))

	.dataa(\u0|led_gpio_slave|always0~2_combout ),
	.datab(\u0|master|p2m|writedata [4]),
	.datac(\u0|led_gpio_slave|led_output [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|led_gpio_slave|led_output[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|led_gpio_slave|led_output[4]~4 .lut_mask = 16'hB8B8;
defparam \u0|led_gpio_slave|led_output[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N19
dffeas \u0|led_gpio_slave|led_output[4] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|led_gpio_slave|led_output[4]~4_combout ),
	.asdata(\u0|master|p2m|writedata [4]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|led_gpio_slave|always0~3_combout ),
	.ena(\u0|led_gpio_slave|led_output[1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_gpio_slave|led_output [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_gpio_slave|led_output[4] .is_wysiwyg = "true";
defparam \u0|led_gpio_slave|led_output[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N4
cyclone10lp_lcell_comb \u0|master|p2m|writedata[5]~feeder (
// Equation(s):
// \u0|master|p2m|writedata[5]~feeder_combout  = \u0|in_bytes_to_packets|out_data[5]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|in_bytes_to_packets|out_data[5]~0_combout ),
	.cin(gnd),
	.combout(\u0|master|p2m|writedata[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|writedata[5]~feeder .lut_mask = 16'hFF00;
defparam \u0|master|p2m|writedata[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N5
dffeas \u0|master|p2m|writedata[5] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|master|p2m|writedata[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master|p2m|writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master|p2m|writedata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master|p2m|writedata[5] .is_wysiwyg = "true";
defparam \u0|master|p2m|writedata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N0
cyclone10lp_lcell_comb \u0|led_gpio_slave|led_output[5]~5 (
// Equation(s):
// \u0|led_gpio_slave|led_output[5]~5_combout  = (\u0|master|p2m|writedata [5] & (\u0|led_gpio_slave|always0~2_combout )) # (!\u0|master|p2m|writedata [5] & ((\u0|led_gpio_slave|led_output [5])))

	.dataa(\u0|led_gpio_slave|always0~2_combout ),
	.datab(\u0|master|p2m|writedata [5]),
	.datac(\u0|led_gpio_slave|led_output [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|led_gpio_slave|led_output[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|led_gpio_slave|led_output[5]~5 .lut_mask = 16'hB8B8;
defparam \u0|led_gpio_slave|led_output[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N1
dffeas \u0|led_gpio_slave|led_output[5] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|led_gpio_slave|led_output[5]~5_combout ),
	.asdata(\u0|master|p2m|writedata [5]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|led_gpio_slave|always0~3_combout ),
	.ena(\u0|led_gpio_slave|led_output[1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_gpio_slave|led_output [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_gpio_slave|led_output[5] .is_wysiwyg = "true";
defparam \u0|led_gpio_slave|led_output[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N10
cyclone10lp_lcell_comb \u0|master|p2m|writedata[6]~feeder (
// Equation(s):
// \u0|master|p2m|writedata[6]~feeder_combout  = \rx_lite|rx_data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rx_lite|rx_data [6]),
	.cin(gnd),
	.combout(\u0|master|p2m|writedata[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|writedata[6]~feeder .lut_mask = 16'hFF00;
defparam \u0|master|p2m|writedata[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N11
dffeas \u0|master|p2m|writedata[6] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|master|p2m|writedata[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master|p2m|writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master|p2m|writedata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master|p2m|writedata[6] .is_wysiwyg = "true";
defparam \u0|master|p2m|writedata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N6
cyclone10lp_lcell_comb \u0|led_gpio_slave|led_output[6]~6 (
// Equation(s):
// \u0|led_gpio_slave|led_output[6]~6_combout  = (\u0|master|p2m|writedata [6] & ((\u0|led_gpio_slave|always0~2_combout ))) # (!\u0|master|p2m|writedata [6] & (\u0|led_gpio_slave|led_output [6]))

	.dataa(\u0|master|p2m|writedata [6]),
	.datab(gnd),
	.datac(\u0|led_gpio_slave|led_output [6]),
	.datad(\u0|led_gpio_slave|always0~2_combout ),
	.cin(gnd),
	.combout(\u0|led_gpio_slave|led_output[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|led_gpio_slave|led_output[6]~6 .lut_mask = 16'hFA50;
defparam \u0|led_gpio_slave|led_output[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N7
dffeas \u0|led_gpio_slave|led_output[6] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|led_gpio_slave|led_output[6]~6_combout ),
	.asdata(\u0|master|p2m|writedata [6]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|led_gpio_slave|always0~3_combout ),
	.ena(\u0|led_gpio_slave|led_output[1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_gpio_slave|led_output [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_gpio_slave|led_output[6] .is_wysiwyg = "true";
defparam \u0|led_gpio_slave|led_output[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N16
cyclone10lp_lcell_comb \u0|master|p2m|writedata[7]~feeder (
// Equation(s):
// \u0|master|p2m|writedata[7]~feeder_combout  = \rx_lite|rx_data [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rx_lite|rx_data [7]),
	.cin(gnd),
	.combout(\u0|master|p2m|writedata[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|master|p2m|writedata[7]~feeder .lut_mask = 16'hFF00;
defparam \u0|master|p2m|writedata[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N17
dffeas \u0|master|p2m|writedata[7] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|master|p2m|writedata[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master|p2m|writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master|p2m|writedata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master|p2m|writedata[7] .is_wysiwyg = "true";
defparam \u0|master|p2m|writedata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N20
cyclone10lp_lcell_comb \u0|led_gpio_slave|led_output[7]~7 (
// Equation(s):
// \u0|led_gpio_slave|led_output[7]~7_combout  = (\u0|master|p2m|writedata [7] & (\u0|led_gpio_slave|always0~2_combout )) # (!\u0|master|p2m|writedata [7] & ((\u0|led_gpio_slave|led_output [7])))

	.dataa(\u0|led_gpio_slave|always0~2_combout ),
	.datab(gnd),
	.datac(\u0|led_gpio_slave|led_output [7]),
	.datad(\u0|master|p2m|writedata [7]),
	.cin(gnd),
	.combout(\u0|led_gpio_slave|led_output[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|led_gpio_slave|led_output[7]~7 .lut_mask = 16'hAAF0;
defparam \u0|led_gpio_slave|led_output[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N21
dffeas \u0|led_gpio_slave|led_output[7] (
	.clk(\PLL12_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|led_gpio_slave|led_output[7]~7_combout ),
	.asdata(\u0|master|p2m|writedata [7]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|led_gpio_slave|always0~3_combout ),
	.ena(\u0|led_gpio_slave|led_output[1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_gpio_slave|led_output [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_gpio_slave|led_output[7] .is_wysiwyg = "true";
defparam \u0|led_gpio_slave|led_output[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N1
cyclone10lp_io_ibuf \USER_BTN~input (
	.i(USER_BTN),
	.ibar(gnd),
	.o(\USER_BTN~input_o ));
// synopsys translate_off
defparam \USER_BTN~input .bus_hold = "false";
defparam \USER_BTN~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
