{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1518444901395 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1518444901402 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 12 09:15:01 2018 " "Processing started: Mon Feb 12 09:15:01 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1518444901402 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444901402 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rpds17 -c rpds17 " "Command: quartus_map --read_settings_files=on --write_settings_files=off rpds17 -c rpds17" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444901402 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1518444902670 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1518444902670 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "unsaved.qsys " "Elaborating Platform Designer system entity \"unsaved.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518444915112 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:15:20 Progress: Loading VHDL_Files/unsaved.qsys " "2018.02.12.09:15:20 Progress: Loading VHDL_Files/unsaved.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444920920 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:15:21 Progress: Reading input file " "2018.02.12.09:15:21 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444921759 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:15:21 Progress: Adding buttons \[altera_avalon_pio 17.1\] " "2018.02.12.09:15:21 Progress: Adding buttons \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444921903 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:15:22 Progress: Parameterizing module buttons " "2018.02.12.09:15:22 Progress: Parameterizing module buttons" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444922071 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:15:22 Progress: Adding clk_0 \[clock_source 17.1\] " "2018.02.12.09:15:22 Progress: Adding clk_0 \[clock_source 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444922074 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:15:23 Progress: Parameterizing module clk_0 " "2018.02.12.09:15:23 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444923058 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:15:23 Progress: Adding cpu \[altera_nios2_qsys 16.1\] " "2018.02.12.09:15:23 Progress: Adding cpu \[altera_nios2_qsys 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444923059 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:15:23 Progress: Parameterizing module cpu " "2018.02.12.09:15:23 Progress: Parameterizing module cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444923271 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:15:23 Progress: Adding ext_bus \[altera_up_external_bus_to_avalon_bridge 17.1\] " "2018.02.12.09:15:23 Progress: Adding ext_bus \[altera_up_external_bus_to_avalon_bridge 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444923276 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:15:23 Progress: Parameterizing module ext_bus " "2018.02.12.09:15:23 Progress: Parameterizing module ext_bus" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444923303 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:15:23 Progress: Adding flash \[altera_avalon_cf 17.1\] " "2018.02.12.09:15:23 Progress: Adding flash \[altera_avalon_cf 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444923304 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:15:23 Progress: Parameterizing module flash " "2018.02.12.09:15:23 Progress: Parameterizing module flash" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444923325 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:15:23 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 17.1\] " "2018.02.12.09:15:23 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444923325 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:15:23 Progress: Parameterizing module jtag_uart_0 " "2018.02.12.09:15:23 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444923348 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:15:23 Progress: Adding lcd_16207_0 \[altera_avalon_lcd_16207 17.1\] " "2018.02.12.09:15:23 Progress: Adding lcd_16207_0 \[altera_avalon_lcd_16207 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444923349 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:15:23 Progress: Parameterizing module lcd_16207_0 " "2018.02.12.09:15:23 Progress: Parameterizing module lcd_16207_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444923369 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:15:23 Progress: Adding leds \[altera_avalon_pio 17.1\] " "2018.02.12.09:15:23 Progress: Adding leds \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444923369 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:15:23 Progress: Parameterizing module leds " "2018.02.12.09:15:23 Progress: Parameterizing module leds" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444923370 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:15:23 Progress: Adding sdram \[altera_avalon_new_sdram_controller 17.1\] " "2018.02.12.09:15:23 Progress: Adding sdram \[altera_avalon_new_sdram_controller 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444923370 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:15:23 Progress: Parameterizing module sdram " "2018.02.12.09:15:23 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444923401 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:15:23 Progress: Adding sram_0 \[altera_up_avalon_sram 17.1\] " "2018.02.12.09:15:23 Progress: Adding sram_0 \[altera_up_avalon_sram 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444923402 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:15:23 Progress: Parameterizing module sram_0 " "2018.02.12.09:15:23 Progress: Parameterizing module sram_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444923427 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:15:23 Progress: Adding switches \[altera_avalon_pio 17.1\] " "2018.02.12.09:15:23 Progress: Adding switches \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444923430 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:15:23 Progress: Parameterizing module switches " "2018.02.12.09:15:23 Progress: Parameterizing module switches" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444923431 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:15:23 Progress: Adding timer_0 \[altera_avalon_timer 17.1\] " "2018.02.12.09:15:23 Progress: Adding timer_0 \[altera_avalon_timer 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444923431 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:15:23 Progress: Parameterizing module timer_0 " "2018.02.12.09:15:23 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444923510 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:15:23 Progress: Adding uart_0 \[altera_avalon_uart 17.1\] " "2018.02.12.09:15:23 Progress: Adding uart_0 \[altera_avalon_uart 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444923514 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:15:23 Progress: Parameterizing module uart_0 " "2018.02.12.09:15:23 Progress: Parameterizing module uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444923537 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:15:23 Progress: Building connections " "2018.02.12.09:15:23 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444923538 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:15:23 Progress: Parameterizing connections " "2018.02.12.09:15:23 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444923607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:15:23 Progress: Validating " "2018.02.12.09:15:23 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444923611 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:15:24 Progress: Done reading input file " "2018.02.12.09:15:24 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444924880 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Unsaved.buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Unsaved.buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444925885 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Unsaved.cpu: Nios II Classic cores are no longer recommended for new projects " "Unsaved.cpu: Nios II Classic cores are no longer recommended for new projects" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444925886 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Unsaved.flash: Altera Avalon Compact Flash will only be supported in Quartus Prime Standard Edition in the future release. " "Unsaved.flash: Altera Avalon Compact Flash will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444925915 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Unsaved.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Unsaved.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444925920 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Unsaved.lcd_16207_0: Altera Avalon LCD 16207 will only be supported in Quartus Prime Standard Edition in the future release. " "Unsaved.lcd_16207_0: Altera Avalon LCD 16207 will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444925920 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Unsaved.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Unsaved.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444925920 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Unsaved.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Unsaved.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444925920 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Unsaved.buttons: buttons.external_connection must be exported, or connected to a matching conduit. " "Unsaved.buttons: buttons.external_connection must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444925920 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Unsaved.ext_bus: ext_bus.external_interface must be exported, or connected to a matching conduit. " "Unsaved.ext_bus: ext_bus.external_interface must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444925920 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Unsaved.flash: flash.external must be exported, or connected to a matching conduit. " "Unsaved.flash: flash.external must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444925926 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Unsaved.lcd_16207_0: lcd_16207_0.external must be exported, or connected to a matching conduit. " "Unsaved.lcd_16207_0: lcd_16207_0.external must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444925926 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Unsaved.leds: leds.external_connection must be exported, or connected to a matching conduit. " "Unsaved.leds: leds.external_connection must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444925926 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Unsaved.sdram: sdram.wire must be exported, or connected to a matching conduit. " "Unsaved.sdram: sdram.wire must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444925927 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Unsaved.sram_0: sram_0.external_interface must be exported, or connected to a matching conduit. " "Unsaved.sram_0: sram_0.external_interface must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444925927 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Unsaved.switches: switches.external_connection must be exported, or connected to a matching conduit. " "Unsaved.switches: switches.external_connection must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444925927 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Unsaved.uart_0: uart_0.external_connection must be exported, or connected to a matching conduit. " "Unsaved.uart_0: uart_0.external_connection must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444925927 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Unsaved.flash: Interrupt sender flash.ide_irq is not connected to an interrupt receiver " "Unsaved.flash: Interrupt sender flash.ide_irq is not connected to an interrupt receiver" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444925927 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Unsaved.flash: Interrupt sender flash.ctl_irq is not connected to an interrupt receiver " "Unsaved.flash: Interrupt sender flash.ctl_irq is not connected to an interrupt receiver" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444925928 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Unsaved.jtag_uart_0: Interrupt sender jtag_uart_0.irq is not connected to an interrupt receiver " "Unsaved.jtag_uart_0: Interrupt sender jtag_uart_0.irq is not connected to an interrupt receiver" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444925928 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Unsaved.timer_0: Interrupt sender timer_0.irq is not connected to an interrupt receiver " "Unsaved.timer_0: Interrupt sender timer_0.irq is not connected to an interrupt receiver" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444925929 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Unsaved.uart_0: Interrupt sender uart_0.irq is not connected to an interrupt receiver " "Unsaved.uart_0: Interrupt sender uart_0.irq is not connected to an interrupt receiver" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444925929 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Unsaved: Generating unsaved \"unsaved\" for QUARTUS_SYNTH " "Unsaved: Generating unsaved \"unsaved\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444926887 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Buttons: Starting RTL generation for module 'unsaved_buttons' " "Buttons: Starting RTL generation for module 'unsaved_buttons'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444935345 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Buttons:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=unsaved_buttons --dir=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_2830066211699104222.dir/0002_buttons_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_2830066211699104222.dir/0002_buttons_gen//unsaved_buttons_component_configuration.pl  --do_build_sim=0  \] " "Buttons:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=unsaved_buttons --dir=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_2830066211699104222.dir/0002_buttons_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_2830066211699104222.dir/0002_buttons_gen//unsaved_buttons_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444935346 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Buttons: Done RTL generation for module 'unsaved_buttons' " "Buttons: Done RTL generation for module 'unsaved_buttons'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444935703 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Buttons: \"unsaved\" instantiated altera_avalon_pio \"buttons\" " "Buttons: \"unsaved\" instantiated altera_avalon_pio \"buttons\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444935711 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'unsaved_cpu' " "Cpu: Starting RTL generation for module 'unsaved_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444935753 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/eperlcmd.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=unsaved_cpu --dir=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_2830066211699104222.dir/0003_cpu_gen/ --quartus_bindir=C:/intelfpga_lite/17.1/quartus/bin64 --verilog --config=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_2830066211699104222.dir/0003_cpu_gen//unsaved_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/eperlcmd.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=unsaved_cpu --dir=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_2830066211699104222.dir/0003_cpu_gen/ --quartus_bindir=C:/intelfpga_lite/17.1/quartus/bin64 --verilog --config=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_2830066211699104222.dir/0003_cpu_gen//unsaved_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444935753 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.02.12 09:15:36 (*) Starting Nios II generation " "Cpu: # 2018.02.12 09:15:36 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444942900 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.02.12 09:15:36 (*)   Checking for plaintext license. " "Cpu: # 2018.02.12 09:15:36 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444942900 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.02.12 09:15:37 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/17.1/quartus/bin64 " "Cpu: # 2018.02.12 09:15:37 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/17.1/quartus/bin64" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444942900 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.02.12 09:15:37 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2018.02.12 09:15:37 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444942901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.02.12 09:15:37 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2018.02.12 09:15:37 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444942901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.02.12 09:15:37 (*)   Plaintext license not found. " "Cpu: # 2018.02.12 09:15:37 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444942901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.02.12 09:15:37 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2018.02.12 09:15:37 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444942901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.02.12 09:15:38 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/17.1/quartus/bin64 " "Cpu: # 2018.02.12 09:15:38 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/17.1/quartus/bin64" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444942901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.02.12 09:15:38 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2018.02.12 09:15:38 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444942901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.02.12 09:15:38 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2018.02.12 09:15:38 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444942901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.02.12 09:15:38 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2018.02.12 09:15:38 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444942902 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.02.12 09:15:38 (*)   Elaborating CPU configuration settings " "Cpu: # 2018.02.12 09:15:38 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444942902 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.02.12 09:15:38 (*)   Creating all objects for CPU " "Cpu: # 2018.02.12 09:15:38 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444942902 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.02.12 09:15:38 (*)     Pipeline frontend " "Cpu: # 2018.02.12 09:15:38 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444942902 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.02.12 09:15:40 (*)   Generating RTL from CPU objects " "Cpu: # 2018.02.12 09:15:40 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444942902 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.02.12 09:15:42 (*)   Creating encrypted RTL " "Cpu: # 2018.02.12 09:15:42 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444942902 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.02.12 09:15:42 (*) Done Nios II generation " "Cpu: # 2018.02.12 09:15:42 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444942902 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'unsaved_cpu' " "Cpu: Done RTL generation for module 'unsaved_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444942902 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"unsaved\" instantiated altera_nios2_qsys \"cpu\" " "Cpu: \"unsaved\" instantiated altera_nios2_qsys \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444942926 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ext_bus: Starting Generation of External Bus to Avalon Bridge " "Ext_bus: Starting Generation of External Bus to Avalon Bridge" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444942934 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ext_bus: \"unsaved\" instantiated altera_up_external_bus_to_avalon_bridge \"ext_bus\" " "Ext_bus: \"unsaved\" instantiated altera_up_external_bus_to_avalon_bridge \"ext_bus\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444942976 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Flash: Starting RTL generation for module 'unsaved_flash' " "Flash: Starting RTL generation for module 'unsaved_flash'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444942984 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Flash:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_cf -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_cf/generate_rtl.pl --name=unsaved_flash --dir=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_2830066211699104222.dir/0005_flash_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_2830066211699104222.dir/0005_flash_gen//unsaved_flash_component_configuration.pl  --do_build_sim=0  \] " "Flash:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_cf -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_cf/generate_rtl.pl --name=unsaved_flash --dir=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_2830066211699104222.dir/0005_flash_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_2830066211699104222.dir/0005_flash_gen//unsaved_flash_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444942984 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Flash: Done RTL generation for module 'unsaved_flash' " "Flash: Done RTL generation for module 'unsaved_flash'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444943301 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Flash: \"unsaved\" instantiated altera_avalon_cf \"flash\" " "Flash: \"unsaved\" instantiated altera_avalon_cf \"flash\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444943305 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'unsaved_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'unsaved_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444943315 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=unsaved_jtag_uart_0 --dir=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_2830066211699104222.dir/0006_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_2830066211699104222.dir/0006_jtag_uart_0_gen//unsaved_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=unsaved_jtag_uart_0 --dir=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_2830066211699104222.dir/0006_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_2830066211699104222.dir/0006_jtag_uart_0_gen//unsaved_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444943315 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'unsaved_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'unsaved_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444943668 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"unsaved\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"unsaved\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444943673 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lcd_16207_0: Starting RTL generation for module 'unsaved_lcd_16207_0' " "Lcd_16207_0: Starting RTL generation for module 'unsaved_lcd_16207_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444943681 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lcd_16207_0:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207/generate_rtl.pl --name=unsaved_lcd_16207_0 --dir=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_2830066211699104222.dir/0007_lcd_16207_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_2830066211699104222.dir/0007_lcd_16207_0_gen//unsaved_lcd_16207_0_component_configuration.pl  --do_build_sim=0  \] " "Lcd_16207_0:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207/generate_rtl.pl --name=unsaved_lcd_16207_0 --dir=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_2830066211699104222.dir/0007_lcd_16207_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_2830066211699104222.dir/0007_lcd_16207_0_gen//unsaved_lcd_16207_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444943681 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lcd_16207_0: Done RTL generation for module 'unsaved_lcd_16207_0' " "Lcd_16207_0: Done RTL generation for module 'unsaved_lcd_16207_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444943930 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lcd_16207_0: \"unsaved\" instantiated altera_avalon_lcd_16207 \"lcd_16207_0\" " "Lcd_16207_0: \"unsaved\" instantiated altera_avalon_lcd_16207 \"lcd_16207_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444943934 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds: Starting RTL generation for module 'unsaved_leds' " "Leds: Starting RTL generation for module 'unsaved_leds'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444943942 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=unsaved_leds --dir=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_2830066211699104222.dir/0008_leds_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_2830066211699104222.dir/0008_leds_gen//unsaved_leds_component_configuration.pl  --do_build_sim=0  \] " "Leds:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=unsaved_leds --dir=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_2830066211699104222.dir/0008_leds_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_2830066211699104222.dir/0008_leds_gen//unsaved_leds_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444943942 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds: Done RTL generation for module 'unsaved_leds' " "Leds: Done RTL generation for module 'unsaved_leds'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444944219 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds: \"unsaved\" instantiated altera_avalon_pio \"leds\" " "Leds: \"unsaved\" instantiated altera_avalon_pio \"leds\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444944223 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'unsaved_sdram' " "Sdram: Starting RTL generation for module 'unsaved_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444944238 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=unsaved_sdram --dir=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_2830066211699104222.dir/0009_sdram_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_2830066211699104222.dir/0009_sdram_gen//unsaved_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=unsaved_sdram --dir=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_2830066211699104222.dir/0009_sdram_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_2830066211699104222.dir/0009_sdram_gen//unsaved_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444944238 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'unsaved_sdram' " "Sdram: Done RTL generation for module 'unsaved_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444944693 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"unsaved\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"unsaved\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444944698 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sram_0: Starting Generation of the SRAM Controller " "Sram_0: Starting Generation of the SRAM Controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444944700 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sram_0: \"unsaved\" instantiated altera_up_avalon_sram \"sram_0\" " "Sram_0: \"unsaved\" instantiated altera_up_avalon_sram \"sram_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444944731 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Starting RTL generation for module 'unsaved_timer_0' " "Timer_0: Starting RTL generation for module 'unsaved_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444944737 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0:   Generation command is \[exec C:/intelFPGA_lite/17.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=unsaved_timer_0 --dir=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_2830066211699104222.dir/0011_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_2830066211699104222.dir/0011_timer_0_gen//unsaved_timer_0_component_configuration.pl  --do_build_sim=0  \] " "Timer_0:   Generation command is \[exec C:/intelFPGA_lite/17.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=unsaved_timer_0 --dir=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_2830066211699104222.dir/0011_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_2830066211699104222.dir/0011_timer_0_gen//unsaved_timer_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444944737 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Done RTL generation for module 'unsaved_timer_0' " "Timer_0: Done RTL generation for module 'unsaved_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444945052 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: \"unsaved\" instantiated altera_avalon_timer \"timer_0\" " "Timer_0: \"unsaved\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444945057 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: Starting RTL generation for module 'unsaved_uart_0' " "Uart_0: Starting RTL generation for module 'unsaved_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444945066 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=unsaved_uart_0 --dir=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_2830066211699104222.dir/0012_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_2830066211699104222.dir/0012_uart_0_gen//unsaved_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Uart_0:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=unsaved_uart_0 --dir=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_2830066211699104222.dir/0012_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_2830066211699104222.dir/0012_uart_0_gen//unsaved_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444945066 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: Done RTL generation for module 'unsaved_uart_0' " "Uart_0: Done RTL generation for module 'unsaved_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444945585 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: \"unsaved\" instantiated altera_avalon_uart \"uart_0\" " "Uart_0: \"unsaved\" instantiated altera_avalon_uart \"uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444945589 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444947810 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444948274 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"unsaved\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"unsaved\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444949643 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444955695 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444956132 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444956584 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444957011 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444957437 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444957856 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444958302 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444958752 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444959181 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444959604 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_1: \"unsaved\" instantiated altera_mm_interconnect \"mm_interconnect_1\" " "Mm_interconnect_1: \"unsaved\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444964501 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"unsaved\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"unsaved\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444964513 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"unsaved\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"unsaved\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444964523 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ext_bus_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"ext_bus_avalon_master_translator\" " "Ext_bus_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"ext_bus_avalon_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444964528 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Flash_ctl_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"flash_ctl_translator\" " "Flash_ctl_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"flash_ctl_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444964532 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ext_bus_avalon_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"ext_bus_avalon_master_agent\" " "Ext_bus_avalon_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"ext_bus_avalon_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444964536 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Flash_ctl_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"flash_ctl_agent\" " "Flash_ctl_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"flash_ctl_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444964539 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Flash_ctl_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"flash_ctl_agent_rsp_fifo\" " "Flash_ctl_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"flash_ctl_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444964544 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444964559 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444964570 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444964577 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444964613 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444964619 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444964641 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444964643 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Flash_ctl_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"flash_ctl_cmd_width_adapter\" " "Flash_ctl_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"flash_ctl_cmd_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444964649 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444964651 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444965415 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444965430 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444965442 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444965454 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444965467 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_010: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_010\" " "Router_010: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_010\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444965480 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_011: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_011\" " "Router_011: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_011\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444965496 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_instruction_master_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"cpu_instruction_master_limiter\" " "Cpu_instruction_master_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"cpu_instruction_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444965503 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444965506 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sram_0_avalon_sram_slave_burst_adapter: \"mm_interconnect_1\" instantiated altera_merlin_burst_adapter \"sram_0_avalon_sram_slave_burst_adapter\" " "Sram_0_avalon_sram_slave_burst_adapter: \"mm_interconnect_1\" instantiated altera_merlin_burst_adapter \"sram_0_avalon_sram_slave_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444965523 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444965529 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444965531 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444965539 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444965547 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444965565 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444965567 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444965593 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444965596 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444965616 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444965616 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444965638 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444965639 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444965652 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444965653 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\" " "Avalon_st_adapter_001: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444966424 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444966433 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444966439 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Unsaved: Done \"unsaved\" with 48 modules, 74 files " "Unsaved: Done \"unsaved\" with 48 modules, 74 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444966440 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "unsaved.qsys " "Finished elaborating Platform Designer system entity \"unsaved.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518444967556 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "nios32.qsys " "Elaborating Platform Designer system entity \"nios32.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518444967606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:16:13 Progress: Loading VHDL_Files/nios32.qsys " "2018.02.12.09:16:13 Progress: Loading VHDL_Files/nios32.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444973040 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:16:13 Progress: Reading input file " "2018.02.12.09:16:13 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444973822 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:16:13 Progress: Adding buttons \[altera_avalon_pio 17.1\] " "2018.02.12.09:16:13 Progress: Adding buttons \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444973979 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:16:14 Progress: Parameterizing module buttons " "2018.02.12.09:16:14 Progress: Parameterizing module buttons" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444974146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:16:14 Progress: Adding clk_0 \[clock_source 17.1\] " "2018.02.12.09:16:14 Progress: Adding clk_0 \[clock_source 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444974151 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:16:15 Progress: Parameterizing module clk_0 " "2018.02.12.09:16:15 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444975285 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:16:15 Progress: Adding cpu \[altera_nios2_qsys 16.1\] " "2018.02.12.09:16:15 Progress: Adding cpu \[altera_nios2_qsys 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444975286 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:16:15 Progress: Parameterizing module cpu " "2018.02.12.09:16:15 Progress: Parameterizing module cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444975523 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:16:15 Progress: Adding ext_bus \[altera_up_external_bus_to_avalon_bridge 17.1\] " "2018.02.12.09:16:15 Progress: Adding ext_bus \[altera_up_external_bus_to_avalon_bridge 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444975525 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:16:15 Progress: Parameterizing module ext_bus " "2018.02.12.09:16:15 Progress: Parameterizing module ext_bus" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444975561 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:16:15 Progress: Adding flash \[altera_avalon_cf 17.1\] " "2018.02.12.09:16:15 Progress: Adding flash \[altera_avalon_cf 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444975570 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:16:15 Progress: Parameterizing module flash " "2018.02.12.09:16:15 Progress: Parameterizing module flash" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444975587 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:16:15 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 17.1\] " "2018.02.12.09:16:15 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444975591 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:16:15 Progress: Parameterizing module jtag_uart_0 " "2018.02.12.09:16:15 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444975610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:16:15 Progress: Adding lcd_16207_0 \[altera_avalon_lcd_16207 17.1\] " "2018.02.12.09:16:15 Progress: Adding lcd_16207_0 \[altera_avalon_lcd_16207 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444975612 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:16:15 Progress: Parameterizing module lcd_16207_0 " "2018.02.12.09:16:15 Progress: Parameterizing module lcd_16207_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444975635 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:16:15 Progress: Adding leds \[altera_avalon_pio 17.1\] " "2018.02.12.09:16:15 Progress: Adding leds \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444975636 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:16:15 Progress: Parameterizing module leds " "2018.02.12.09:16:15 Progress: Parameterizing module leds" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444975636 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:16:15 Progress: Adding onchip_memory_0 \[altera_avalon_onchip_memory2 17.1\] " "2018.02.12.09:16:15 Progress: Adding onchip_memory_0 \[altera_avalon_onchip_memory2 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444975637 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:16:15 Progress: Parameterizing module onchip_memory_0 " "2018.02.12.09:16:15 Progress: Parameterizing module onchip_memory_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444975671 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:16:15 Progress: Adding sdram \[altera_avalon_new_sdram_controller 17.1\] " "2018.02.12.09:16:15 Progress: Adding sdram \[altera_avalon_new_sdram_controller 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444975677 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:16:15 Progress: Parameterizing module sdram " "2018.02.12.09:16:15 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444975701 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:16:15 Progress: Adding switches \[altera_avalon_pio 17.1\] " "2018.02.12.09:16:15 Progress: Adding switches \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444975703 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:16:15 Progress: Parameterizing module switches " "2018.02.12.09:16:15 Progress: Parameterizing module switches" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444975703 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:16:15 Progress: Adding timer_0 \[altera_avalon_timer 17.1\] " "2018.02.12.09:16:15 Progress: Adding timer_0 \[altera_avalon_timer 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444975704 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:16:15 Progress: Parameterizing module timer_0 " "2018.02.12.09:16:15 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444975783 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:16:15 Progress: Adding uart_0 \[altera_avalon_uart 17.1\] " "2018.02.12.09:16:15 Progress: Adding uart_0 \[altera_avalon_uart 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444975786 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:16:15 Progress: Parameterizing module uart_0 " "2018.02.12.09:16:15 Progress: Parameterizing module uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444975813 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:16:15 Progress: Building connections " "2018.02.12.09:16:15 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444975815 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:16:15 Progress: Parameterizing connections " "2018.02.12.09:16:15 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444975882 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:16:15 Progress: Validating " "2018.02.12.09:16:15 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444975892 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:16:17 Progress: Done reading input file " "2018.02.12.09:16:17 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444977540 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios32.buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Nios32.buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444978435 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios32.cpu: Nios II Classic cores are no longer recommended for new projects " "Nios32.cpu: Nios II Classic cores are no longer recommended for new projects" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444978436 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios32.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Nios32.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444978436 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios32.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Nios32.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444978437 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios32.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Nios32.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444978437 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios32.ext_bus: ext_bus.external_interface must be exported, or connected to a matching conduit. " "Nios32.ext_bus: ext_bus.external_interface must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444978441 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios32.jtag_uart_0: Interrupt sender jtag_uart_0.irq is not connected to an interrupt receiver " "Nios32.jtag_uart_0: Interrupt sender jtag_uart_0.irq is not connected to an interrupt receiver" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444978444 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios32.uart_0: Interrupt sender uart_0.irq is not connected to an interrupt receiver " "Nios32.uart_0: Interrupt sender uart_0.irq is not connected to an interrupt receiver" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444978444 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios32.ext_bus: ext_bus.avalon_master must be connected to an Avalon-MM slave " "Nios32.ext_bus: ext_bus.avalon_master must be connected to an Avalon-MM slave" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444978444 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios32: Generating nios32 \"nios32\" for QUARTUS_SYNTH " "Nios32: Generating nios32 \"nios32\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444979756 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Buttons: Starting RTL generation for module 'nios32_buttons' " "Buttons: Starting RTL generation for module 'nios32_buttons'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444987156 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Buttons:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios32_buttons --dir=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_2425677527177937641.dir/0002_buttons_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_2425677527177937641.dir/0002_buttons_gen//nios32_buttons_component_configuration.pl  --do_build_sim=0  \] " "Buttons:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios32_buttons --dir=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_2425677527177937641.dir/0002_buttons_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_2425677527177937641.dir/0002_buttons_gen//nios32_buttons_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444987159 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Buttons: Done RTL generation for module 'nios32_buttons' " "Buttons: Done RTL generation for module 'nios32_buttons'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444987465 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Buttons: \"nios32\" instantiated altera_avalon_pio \"buttons\" " "Buttons: \"nios32\" instantiated altera_avalon_pio \"buttons\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444987476 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'nios32_cpu' " "Cpu: Starting RTL generation for module 'nios32_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444987520 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/eperlcmd.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios32_cpu --dir=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_2425677527177937641.dir/0003_cpu_gen/ --quartus_bindir=C:/intelfpga_lite/17.1/quartus/bin64 --verilog --config=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_2425677527177937641.dir/0003_cpu_gen//nios32_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/eperlcmd.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios32_cpu --dir=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_2425677527177937641.dir/0003_cpu_gen/ --quartus_bindir=C:/intelfpga_lite/17.1/quartus/bin64 --verilog --config=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_2425677527177937641.dir/0003_cpu_gen//nios32_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444987521 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.02.12 09:16:28 (*) Starting Nios II generation " "Cpu: # 2018.02.12 09:16:28 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444995728 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.02.12 09:16:28 (*)   Checking for plaintext license. " "Cpu: # 2018.02.12 09:16:28 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444995729 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.02.12 09:16:29 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/17.1/quartus/bin64 " "Cpu: # 2018.02.12 09:16:29 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/17.1/quartus/bin64" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444995729 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.02.12 09:16:29 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2018.02.12 09:16:29 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444995729 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.02.12 09:16:29 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2018.02.12 09:16:29 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444995729 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.02.12 09:16:29 (*)   Plaintext license not found. " "Cpu: # 2018.02.12 09:16:29 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444995729 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.02.12 09:16:29 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2018.02.12 09:16:29 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444995729 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.02.12 09:16:29 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/17.1/quartus/bin64 " "Cpu: # 2018.02.12 09:16:29 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/17.1/quartus/bin64" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444995730 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.02.12 09:16:29 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2018.02.12 09:16:29 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444995730 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.02.12 09:16:29 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2018.02.12 09:16:29 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444995730 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.02.12 09:16:29 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2018.02.12 09:16:29 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444995730 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.02.12 09:16:29 (*)   Elaborating CPU configuration settings " "Cpu: # 2018.02.12 09:16:29 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444995730 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.02.12 09:16:30 (*)   Creating all objects for CPU " "Cpu: # 2018.02.12 09:16:30 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444995731 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.02.12 09:16:30 (*)     Pipeline frontend " "Cpu: # 2018.02.12 09:16:30 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444995731 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.02.12 09:16:32 (*)   Generating RTL from CPU objects " "Cpu: # 2018.02.12 09:16:32 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444995731 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.02.12 09:16:34 (*)   Creating encrypted RTL " "Cpu: # 2018.02.12 09:16:34 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444995731 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.02.12 09:16:35 (*) Done Nios II generation " "Cpu: # 2018.02.12 09:16:35 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444995731 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'nios32_cpu' " "Cpu: Done RTL generation for module 'nios32_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444995732 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios32\" instantiated altera_nios2_qsys \"cpu\" " "Cpu: \"nios32\" instantiated altera_nios2_qsys \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444995757 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ext_bus: Starting Generation of External Bus to Avalon Bridge " "Ext_bus: Starting Generation of External Bus to Avalon Bridge" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444995766 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ext_bus: \"nios32\" instantiated altera_up_external_bus_to_avalon_bridge \"ext_bus\" " "Ext_bus: \"nios32\" instantiated altera_up_external_bus_to_avalon_bridge \"ext_bus\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444995827 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'nios32_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'nios32_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444995838 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios32_jtag_uart_0 --dir=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_2425677527177937641.dir/0005_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_2425677527177937641.dir/0005_jtag_uart_0_gen//nios32_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios32_jtag_uart_0 --dir=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_2425677527177937641.dir/0005_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_2425677527177937641.dir/0005_jtag_uart_0_gen//nios32_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444995839 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'nios32_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'nios32_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444996222 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"nios32\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"nios32\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444996229 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds: Starting RTL generation for module 'nios32_leds' " "Leds: Starting RTL generation for module 'nios32_leds'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444996238 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios32_leds --dir=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_2425677527177937641.dir/0006_leds_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_2425677527177937641.dir/0006_leds_gen//nios32_leds_component_configuration.pl  --do_build_sim=0  \] " "Leds:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios32_leds --dir=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_2425677527177937641.dir/0006_leds_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_2425677527177937641.dir/0006_leds_gen//nios32_leds_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444996238 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds: Done RTL generation for module 'nios32_leds' " "Leds: Done RTL generation for module 'nios32_leds'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444996491 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds: \"nios32\" instantiated altera_avalon_pio \"leds\" " "Leds: \"nios32\" instantiated altera_avalon_pio \"leds\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444996497 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory_0: Starting RTL generation for module 'nios32_onchip_memory_0' " "Onchip_memory_0: Starting RTL generation for module 'nios32_onchip_memory_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444996506 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory_0:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios32_onchip_memory_0 --dir=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_2425677527177937641.dir/0007_onchip_memory_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_2425677527177937641.dir/0007_onchip_memory_0_gen//nios32_onchip_memory_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory_0:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios32_onchip_memory_0 --dir=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_2425677527177937641.dir/0007_onchip_memory_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_2425677527177937641.dir/0007_onchip_memory_0_gen//nios32_onchip_memory_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444996506 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory_0: Done RTL generation for module 'nios32_onchip_memory_0' " "Onchip_memory_0: Done RTL generation for module 'nios32_onchip_memory_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444996809 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory_0: \"nios32\" instantiated altera_avalon_onchip_memory2 \"onchip_memory_0\" " "Onchip_memory_0: \"nios32\" instantiated altera_avalon_onchip_memory2 \"onchip_memory_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444996816 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'nios32_sdram' " "Sdram: Starting RTL generation for module 'nios32_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444996825 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios32_sdram --dir=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_2425677527177937641.dir/0008_sdram_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_2425677527177937641.dir/0008_sdram_gen//nios32_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios32_sdram --dir=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_2425677527177937641.dir/0008_sdram_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_2425677527177937641.dir/0008_sdram_gen//nios32_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444996825 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'nios32_sdram' " "Sdram: Done RTL generation for module 'nios32_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444997280 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"nios32\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"nios32\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444997284 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Starting RTL generation for module 'nios32_timer_0' " "Timer_0: Starting RTL generation for module 'nios32_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444997290 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0:   Generation command is \[exec C:/intelFPGA_lite/17.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nios32_timer_0 --dir=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_2425677527177937641.dir/0009_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_2425677527177937641.dir/0009_timer_0_gen//nios32_timer_0_component_configuration.pl  --do_build_sim=0  \] " "Timer_0:   Generation command is \[exec C:/intelFPGA_lite/17.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nios32_timer_0 --dir=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_2425677527177937641.dir/0009_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_2425677527177937641.dir/0009_timer_0_gen//nios32_timer_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444997291 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Done RTL generation for module 'nios32_timer_0' " "Timer_0: Done RTL generation for module 'nios32_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444997603 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: \"nios32\" instantiated altera_avalon_timer \"timer_0\" " "Timer_0: \"nios32\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444997608 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: Starting RTL generation for module 'nios32_uart_0' " "Uart_0: Starting RTL generation for module 'nios32_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444997619 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=nios32_uart_0 --dir=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_2425677527177937641.dir/0010_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_2425677527177937641.dir/0010_uart_0_gen//nios32_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Uart_0:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=nios32_uart_0 --dir=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_2425677527177937641.dir/0010_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_2425677527177937641.dir/0010_uart_0_gen//nios32_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444997619 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: Done RTL generation for module 'nios32_uart_0' " "Uart_0: Done RTL generation for module 'nios32_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444998125 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: \"nios32\" instantiated altera_avalon_uart \"uart_0\" " "Uart_0: \"nios32\" instantiated altera_avalon_uart \"uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518444998130 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445003824 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445004298 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445004739 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445005177 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445005614 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445006095 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445006526 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445006968 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445007426 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"nios32\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"nios32\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445011879 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"nios32\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"nios32\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445011890 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"nios32\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"nios32\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445011898 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\" " "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445011903 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445011906 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\" " "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445011910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445011913 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445011917 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445011931 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445011942 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445011955 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\" " "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445011967 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\" " "Router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445011982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_010: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_010\" " "Router_010: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_010\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445011999 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_instruction_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"cpu_instruction_master_limiter\" " "Cpu_instruction_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"cpu_instruction_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445012004 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445012007 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\" " "Sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445012015 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445012023 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445012031 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445012038 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445012056 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_005: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_005\" " "Cmd_mux_005: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445012103 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445012105 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445012114 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_005: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_005\" " "Rsp_demux_005: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445012123 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445012154 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445012156 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445012182 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445012183 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\" " "Sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445012188 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445012189 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445012190 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445012953 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_005\" " "Avalon_st_adapter_005: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445013696 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445013704 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_005\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_005\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445013711 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios32: Done \"nios32\" with 39 modules, 66 files " "Nios32: Done \"nios32\" with 39 modules, 66 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445013712 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "nios32.qsys " "Finished elaborating Platform Designer system entity \"nios32.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445014904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rpds17.vhd 0 0 " "Found 0 design units, including 0 entities, in source file rpds17.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445016638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rpds17.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rpds17.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 rpds17 " "Found entity 1: rpds17" {  } { { "rpds17.bdf" "" { Schematic "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/rpds17.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445016648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445016648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl_file_lab1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl_file_lab1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vhdl_file_lab1-rtl " "Found design unit 1: vhdl_file_lab1-rtl" {  } { { "vhdl_file_lab1.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/vhdl_file_lab1.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445016655 ""} { "Info" "ISGN_ENTITY_NAME" "1 vhdl_file_lab1 " "Found entity 1: vhdl_file_lab1" {  } { { "vhdl_file_lab1.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/vhdl_file_lab1.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445016655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445016655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl_file_lab1/vhdl_file_lab1_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file vhdl_file_lab1/vhdl_file_lab1_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 vhdl_file_lab1_0002 " "Found entity 1: vhdl_file_lab1_0002" {  } { { "vhdl_file_lab1/vhdl_file_lab1_0002.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/vhdl_file_lab1/vhdl_file_lab1_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445016667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445016667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "up3_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file up3_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 up3_pll-rtl " "Found design unit 1: up3_pll-rtl" {  } { { "up3_pll.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/up3_pll.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445016672 ""} { "Info" "ISGN_ENTITY_NAME" "1 up3_pll " "Found entity 1: up3_pll" {  } { { "up3_pll.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/up3_pll.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445016672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445016672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "up3_pll/up3_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file up3_pll/up3_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 up3_pll_0002 " "Found entity 1: up3_pll_0002" {  } { { "up3_pll/up3_pll_0002.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/up3_pll/up3_pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445016680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445016680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/unsaved/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445016687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445016687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/unsaved/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445016692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445016692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/unsaved/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445016697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445016697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/unsaved/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445016703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445016703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/unsaved/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445016709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445016709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/unsaved/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445016715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445016715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445016722 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445016722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445016722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/unsaved/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445016728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445016728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/unsaved/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/unsaved/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445016742 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/unsaved/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445016742 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/unsaved/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445016742 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/unsaved/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445016742 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/unsaved/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445016742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445016742 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/unsaved/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518445016752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/unsaved/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445016756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445016756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/unsaved/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445016762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445016762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/unsaved/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445016769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445016769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/unsaved/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445016775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445016775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/unsaved/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445016781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445016781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/unsaved/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/unsaved/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445016791 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/unsaved/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445016791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445016791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/unsaved/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445016801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445016801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/unsaved/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445016809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445016809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/unsaved/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445016816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445016816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/unsaved/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445016825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445016825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/unsaved/submodules/altera_reset_controller.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445016832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445016832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/unsaved/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445016838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445016838 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/unsaved/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518445016843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/unsaved/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445016847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445016847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_buttons.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_buttons.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_buttons " "Found entity 1: unsaved_buttons" {  } { { "db/ip/unsaved/submodules/unsaved_buttons.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_buttons.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445016853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445016853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_cpu.v 23 23 " "Found 23 design units, including 23 entities, in source file db/ip/unsaved/submodules/unsaved_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_cpu_ic_data_module " "Found entity 1: unsaved_cpu_ic_data_module" {  } { { "db/ip/unsaved/submodules/unsaved_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017451 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_cpu_ic_tag_module " "Found entity 2: unsaved_cpu_ic_tag_module" {  } { { "db/ip/unsaved/submodules/unsaved_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017451 ""} { "Info" "ISGN_ENTITY_NAME" "3 unsaved_cpu_register_bank_a_module " "Found entity 3: unsaved_cpu_register_bank_a_module" {  } { { "db/ip/unsaved/submodules/unsaved_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017451 ""} { "Info" "ISGN_ENTITY_NAME" "4 unsaved_cpu_register_bank_b_module " "Found entity 4: unsaved_cpu_register_bank_b_module" {  } { { "db/ip/unsaved/submodules/unsaved_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017451 ""} { "Info" "ISGN_ENTITY_NAME" "5 unsaved_cpu_nios2_oci_debug " "Found entity 5: unsaved_cpu_nios2_oci_debug" {  } { { "db/ip/unsaved/submodules/unsaved_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.v" 296 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017451 ""} { "Info" "ISGN_ENTITY_NAME" "6 unsaved_cpu_ociram_sp_ram_module " "Found entity 6: unsaved_cpu_ociram_sp_ram_module" {  } { { "db/ip/unsaved/submodules/unsaved_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.v" 438 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017451 ""} { "Info" "ISGN_ENTITY_NAME" "7 unsaved_cpu_nios2_ocimem " "Found entity 7: unsaved_cpu_nios2_ocimem" {  } { { "db/ip/unsaved/submodules/unsaved_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.v" 502 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017451 ""} { "Info" "ISGN_ENTITY_NAME" "8 unsaved_cpu_nios2_avalon_reg " "Found entity 8: unsaved_cpu_nios2_avalon_reg" {  } { { "db/ip/unsaved/submodules/unsaved_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.v" 686 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017451 ""} { "Info" "ISGN_ENTITY_NAME" "9 unsaved_cpu_nios2_oci_break " "Found entity 9: unsaved_cpu_nios2_oci_break" {  } { { "db/ip/unsaved/submodules/unsaved_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.v" 779 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017451 ""} { "Info" "ISGN_ENTITY_NAME" "10 unsaved_cpu_nios2_oci_xbrk " "Found entity 10: unsaved_cpu_nios2_oci_xbrk" {  } { { "db/ip/unsaved/submodules/unsaved_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.v" 1074 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017451 ""} { "Info" "ISGN_ENTITY_NAME" "11 unsaved_cpu_nios2_oci_dbrk " "Found entity 11: unsaved_cpu_nios2_oci_dbrk" {  } { { "db/ip/unsaved/submodules/unsaved_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.v" 1283 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017451 ""} { "Info" "ISGN_ENTITY_NAME" "12 unsaved_cpu_nios2_oci_itrace " "Found entity 12: unsaved_cpu_nios2_oci_itrace" {  } { { "db/ip/unsaved/submodules/unsaved_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.v" 1472 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017451 ""} { "Info" "ISGN_ENTITY_NAME" "13 unsaved_cpu_nios2_oci_td_mode " "Found entity 13: unsaved_cpu_nios2_oci_td_mode" {  } { { "db/ip/unsaved/submodules/unsaved_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.v" 1844 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017451 ""} { "Info" "ISGN_ENTITY_NAME" "14 unsaved_cpu_nios2_oci_dtrace " "Found entity 14: unsaved_cpu_nios2_oci_dtrace" {  } { { "db/ip/unsaved/submodules/unsaved_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.v" 1912 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017451 ""} { "Info" "ISGN_ENTITY_NAME" "15 unsaved_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 15: unsaved_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/unsaved/submodules/unsaved_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.v" 2007 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017451 ""} { "Info" "ISGN_ENTITY_NAME" "16 unsaved_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 16: unsaved_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/unsaved/submodules/unsaved_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.v" 2079 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017451 ""} { "Info" "ISGN_ENTITY_NAME" "17 unsaved_cpu_nios2_oci_fifo_cnt_inc " "Found entity 17: unsaved_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/unsaved/submodules/unsaved_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.v" 2122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017451 ""} { "Info" "ISGN_ENTITY_NAME" "18 unsaved_cpu_nios2_oci_fifo " "Found entity 18: unsaved_cpu_nios2_oci_fifo" {  } { { "db/ip/unsaved/submodules/unsaved_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.v" 2169 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017451 ""} { "Info" "ISGN_ENTITY_NAME" "19 unsaved_cpu_nios2_oci_pib " "Found entity 19: unsaved_cpu_nios2_oci_pib" {  } { { "db/ip/unsaved/submodules/unsaved_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.v" 2671 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017451 ""} { "Info" "ISGN_ENTITY_NAME" "20 unsaved_cpu_nios2_oci_im " "Found entity 20: unsaved_cpu_nios2_oci_im" {  } { { "db/ip/unsaved/submodules/unsaved_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.v" 2740 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017451 ""} { "Info" "ISGN_ENTITY_NAME" "21 unsaved_cpu_nios2_performance_monitors " "Found entity 21: unsaved_cpu_nios2_performance_monitors" {  } { { "db/ip/unsaved/submodules/unsaved_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.v" 2857 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017451 ""} { "Info" "ISGN_ENTITY_NAME" "22 unsaved_cpu_nios2_oci " "Found entity 22: unsaved_cpu_nios2_oci" {  } { { "db/ip/unsaved/submodules/unsaved_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.v" 2874 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017451 ""} { "Info" "ISGN_ENTITY_NAME" "23 unsaved_cpu " "Found entity 23: unsaved_cpu" {  } { { "db/ip/unsaved/submodules/unsaved_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.v" 3444 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445017451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_cpu_jtag_debug_module_sysclk " "Found entity 1: unsaved_cpu_jtag_debug_module_sysclk" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_jtag_debug_module_sysclk.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445017460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_cpu_jtag_debug_module_tck " "Found entity 1: unsaved_cpu_jtag_debug_module_tck" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_jtag_debug_module_tck.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445017467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_cpu_jtag_debug_module_wrapper " "Found entity 1: unsaved_cpu_jtag_debug_module_wrapper" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445017474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_cpu_mult_cell " "Found entity 1: unsaved_cpu_mult_cell" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_mult_cell.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445017481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_cpu_oci_test_bench " "Found entity 1: unsaved_cpu_oci_test_bench" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_oci_test_bench.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445017488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_cpu_test_bench " "Found entity 1: unsaved_cpu_test_bench" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_test_bench.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445017497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_ext_bus.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_ext_bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_ext_bus " "Found entity 1: unsaved_ext_bus" {  } { { "db/ip/unsaved/submodules/unsaved_ext_bus.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_ext_bus.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445017505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_flash.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_flash.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_flash " "Found entity 1: unsaved_flash" {  } { { "db/ip/unsaved/submodules/unsaved_flash.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_flash.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445017513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_irq_mapper " "Found entity 1: unsaved_irq_mapper" {  } { { "db/ip/unsaved/submodules/unsaved_irq_mapper.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445017519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/unsaved/submodules/unsaved_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_jtag_uart_0_sim_scfifo_w " "Found entity 1: unsaved_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/unsaved/submodules/unsaved_jtag_uart_0.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017537 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_jtag_uart_0_scfifo_w " "Found entity 2: unsaved_jtag_uart_0_scfifo_w" {  } { { "db/ip/unsaved/submodules/unsaved_jtag_uart_0.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017537 ""} { "Info" "ISGN_ENTITY_NAME" "3 unsaved_jtag_uart_0_sim_scfifo_r " "Found entity 3: unsaved_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/unsaved/submodules/unsaved_jtag_uart_0.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017537 ""} { "Info" "ISGN_ENTITY_NAME" "4 unsaved_jtag_uart_0_scfifo_r " "Found entity 4: unsaved_jtag_uart_0_scfifo_r" {  } { { "db/ip/unsaved/submodules/unsaved_jtag_uart_0.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017537 ""} { "Info" "ISGN_ENTITY_NAME" "5 unsaved_jtag_uart_0 " "Found entity 5: unsaved_jtag_uart_0" {  } { { "db/ip/unsaved/submodules/unsaved_jtag_uart_0.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445017537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_lcd_16207_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_lcd_16207_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_lcd_16207_0 " "Found entity 1: unsaved_lcd_16207_0" {  } { { "db/ip/unsaved/submodules/unsaved_lcd_16207_0.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_lcd_16207_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445017546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_leds " "Found entity 1: unsaved_leds" {  } { { "db/ip/unsaved/submodules/unsaved_leds.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445017553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0 " "Found entity 1: unsaved_mm_interconnect_0" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445017563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_avalon_st_adapter " "Found entity 1: unsaved_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445017570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445017577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_cmd_demux " "Found entity 1: unsaved_mm_interconnect_0_cmd_demux" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445017585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_cmd_mux " "Found entity 1: unsaved_mm_interconnect_0_cmd_mux" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445017591 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518445017596 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518445017596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_router_default_decode " "Found entity 1: unsaved_mm_interconnect_0_router_default_decode" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017603 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_mm_interconnect_0_router " "Found entity 2: unsaved_mm_interconnect_0_router" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445017603 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518445017606 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518445017607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_router_001_default_decode " "Found entity 1: unsaved_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017614 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_mm_interconnect_0_router_001 " "Found entity 2: unsaved_mm_interconnect_0_router_001" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445017614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_rsp_demux " "Found entity 1: unsaved_mm_interconnect_0_rsp_demux" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445017620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_rsp_mux " "Found entity 1: unsaved_mm_interconnect_0_rsp_mux" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445017628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_1 " "Found entity 1: unsaved_mm_interconnect_1" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_1.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445017643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_1_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_1_avalon_st_adapter_001 " "Found entity 1: unsaved_mm_interconnect_1_avalon_st_adapter_001" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_avalon_st_adapter_001.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_1_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445017651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: unsaved_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445017658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_1_cmd_demux " "Found entity 1: unsaved_mm_interconnect_1_cmd_demux" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445017666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_1_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_1_cmd_demux_001 " "Found entity 1: unsaved_mm_interconnect_1_cmd_demux_001" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_cmd_demux_001.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_1_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445017673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_1_cmd_mux " "Found entity 1: unsaved_mm_interconnect_1_cmd_mux" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445017680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_1_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_1_cmd_mux_001 " "Found entity 1: unsaved_mm_interconnect_1_cmd_mux_001" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_cmd_mux_001.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_1_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445017688 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at unsaved_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518445017691 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at unsaved_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518445017692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_1_router_default_decode " "Found entity 1: unsaved_mm_interconnect_1_router_default_decode" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017700 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_mm_interconnect_1_router " "Found entity 2: unsaved_mm_interconnect_1_router" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445017700 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at unsaved_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518445017702 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at unsaved_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518445017703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_1_router_001_default_decode " "Found entity 1: unsaved_mm_interconnect_1_router_001_default_decode" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017712 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_mm_interconnect_1_router_001 " "Found entity 2: unsaved_mm_interconnect_1_router_001" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445017712 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at unsaved_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518445017715 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at unsaved_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518445017716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_1_router_002_default_decode " "Found entity 1: unsaved_mm_interconnect_1_router_002_default_decode" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017724 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_mm_interconnect_1_router_002 " "Found entity 2: unsaved_mm_interconnect_1_router_002" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445017724 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_mm_interconnect_1_router_003.sv(48) " "Verilog HDL Declaration information at unsaved_mm_interconnect_1_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_003.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518445017727 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_mm_interconnect_1_router_003.sv(49) " "Verilog HDL Declaration information at unsaved_mm_interconnect_1_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_003.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518445017727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_1_router_003_default_decode " "Found entity 1: unsaved_mm_interconnect_1_router_003_default_decode" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_003.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017735 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_mm_interconnect_1_router_003 " "Found entity 2: unsaved_mm_interconnect_1_router_003" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_003.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445017735 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_mm_interconnect_1_router_010.sv(48) " "Verilog HDL Declaration information at unsaved_mm_interconnect_1_router_010.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_010.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_010.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518445017738 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_mm_interconnect_1_router_010.sv(49) " "Verilog HDL Declaration information at unsaved_mm_interconnect_1_router_010.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_010.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_010.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518445017738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_010.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_1_router_010_default_decode " "Found entity 1: unsaved_mm_interconnect_1_router_010_default_decode" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_010.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_010.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017747 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_mm_interconnect_1_router_010 " "Found entity 2: unsaved_mm_interconnect_1_router_010" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_010.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_010.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445017747 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_mm_interconnect_1_router_011.sv(48) " "Verilog HDL Declaration information at unsaved_mm_interconnect_1_router_011.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_011.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_011.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518445017750 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_mm_interconnect_1_router_011.sv(49) " "Verilog HDL Declaration information at unsaved_mm_interconnect_1_router_011.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_011.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_011.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518445017750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_011.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_1_router_011_default_decode " "Found entity 1: unsaved_mm_interconnect_1_router_011_default_decode" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_011.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_011.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017757 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_mm_interconnect_1_router_011 " "Found entity 2: unsaved_mm_interconnect_1_router_011" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_011.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_011.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445017757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_1_rsp_demux " "Found entity 1: unsaved_mm_interconnect_1_rsp_demux" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_rsp_demux.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445017764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_1_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_1_rsp_demux_001 " "Found entity 1: unsaved_mm_interconnect_1_rsp_demux_001" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_rsp_demux_001.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_1_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445017772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_1_rsp_mux " "Found entity 1: unsaved_mm_interconnect_1_rsp_mux" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445017780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_1_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_1_rsp_mux_001 " "Found entity 1: unsaved_mm_interconnect_1_rsp_mux_001" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_rsp_mux_001.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_1_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445017790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/unsaved/submodules/unsaved_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_sdram_input_efifo_module " "Found entity 1: unsaved_sdram_input_efifo_module" {  } { { "db/ip/unsaved/submodules/unsaved_sdram.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017803 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_sdram " "Found entity 2: unsaved_sdram" {  } { { "db/ip/unsaved/submodules/unsaved_sdram.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445017803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_sram_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_sram_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_sram_0 " "Found entity 1: unsaved_sram_0" {  } { { "db/ip/unsaved/submodules/unsaved_sram_0.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_sram_0.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445017814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_timer_0 " "Found entity 1: unsaved_timer_0" {  } { { "db/ip/unsaved/submodules/unsaved_timer_0.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445017822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/unsaved/submodules/unsaved_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_uart_0_tx " "Found entity 1: unsaved_uart_0_tx" {  } { { "db/ip/unsaved/submodules/unsaved_uart_0.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017849 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_uart_0_rx_stimulus_source " "Found entity 2: unsaved_uart_0_rx_stimulus_source" {  } { { "db/ip/unsaved/submodules/unsaved_uart_0.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_uart_0.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017849 ""} { "Info" "ISGN_ENTITY_NAME" "3 unsaved_uart_0_rx " "Found entity 3: unsaved_uart_0_rx" {  } { { "db/ip/unsaved/submodules/unsaved_uart_0.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_uart_0.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017849 ""} { "Info" "ISGN_ENTITY_NAME" "4 unsaved_uart_0_regs " "Found entity 4: unsaved_uart_0_regs" {  } { { "db/ip/unsaved/submodules/unsaved_uart_0.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_uart_0.v" 547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017849 ""} { "Info" "ISGN_ENTITY_NAME" "5 unsaved_uart_0 " "Found entity 5: unsaved_uart_0" {  } { { "db/ip/unsaved/submodules/unsaved_uart_0.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_uart_0.v" 793 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445017849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/unsaved.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/unsaved.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved " "Found entity 1: unsaved" {  } { { "db/ip/unsaved/unsaved.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/unsaved.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445017857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/nios32.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/nios32.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios32 " "Found entity 1: nios32" {  } { { "db/ip/nios32/nios32.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/nios32.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445017866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/nios32/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445017875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/nios32/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445017884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/nios32/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445017894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/nios32/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445017905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/nios32/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445017915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/nios32/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445017924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios32/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/nios32/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017937 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/nios32/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445017937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/nios32/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445017947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/nios32/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/nios32/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017976 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/nios32/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017976 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/nios32/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017976 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/nios32/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017976 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/nios32/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445017976 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/nios32/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518445017984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/nios32/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445017994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445017994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/nios32/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445018005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445018005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/nios32/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445018014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445018014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/nios32/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445018023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445018023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/nios32/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445018033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445018033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios32/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/nios32/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445018048 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/nios32/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445018048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445018048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/nios32/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445018058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445018058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/nios32/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445018067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445018067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/nios32/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445018077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445018077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/nios32/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445018089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445018089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/nios32/submodules/altera_reset_controller.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445018098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445018098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/nios32/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445018109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445018109 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/nios32/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518445018114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/nios32/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445018125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445018125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/nios32_buttons.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/nios32_buttons.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios32_buttons " "Found entity 1: nios32_buttons" {  } { { "db/ip/nios32/submodules/nios32_buttons.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_buttons.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445018136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445018136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/nios32_cpu.v 23 23 " "Found 23 design units, including 23 entities, in source file db/ip/nios32/submodules/nios32_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios32_cpu_ic_data_module " "Found entity 1: nios32_cpu_ic_data_module" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445018812 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios32_cpu_ic_tag_module " "Found entity 2: nios32_cpu_ic_tag_module" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445018812 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios32_cpu_register_bank_a_module " "Found entity 3: nios32_cpu_register_bank_a_module" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445018812 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios32_cpu_register_bank_b_module " "Found entity 4: nios32_cpu_register_bank_b_module" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445018812 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios32_cpu_nios2_oci_debug " "Found entity 5: nios32_cpu_nios2_oci_debug" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 296 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445018812 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios32_cpu_ociram_sp_ram_module " "Found entity 6: nios32_cpu_ociram_sp_ram_module" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 438 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445018812 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios32_cpu_nios2_ocimem " "Found entity 7: nios32_cpu_nios2_ocimem" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 502 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445018812 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios32_cpu_nios2_avalon_reg " "Found entity 8: nios32_cpu_nios2_avalon_reg" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 686 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445018812 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios32_cpu_nios2_oci_break " "Found entity 9: nios32_cpu_nios2_oci_break" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 779 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445018812 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios32_cpu_nios2_oci_xbrk " "Found entity 10: nios32_cpu_nios2_oci_xbrk" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 1074 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445018812 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios32_cpu_nios2_oci_dbrk " "Found entity 11: nios32_cpu_nios2_oci_dbrk" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 1283 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445018812 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios32_cpu_nios2_oci_itrace " "Found entity 12: nios32_cpu_nios2_oci_itrace" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 1472 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445018812 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios32_cpu_nios2_oci_td_mode " "Found entity 13: nios32_cpu_nios2_oci_td_mode" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 1844 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445018812 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios32_cpu_nios2_oci_dtrace " "Found entity 14: nios32_cpu_nios2_oci_dtrace" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 1912 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445018812 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios32_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 15: nios32_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 2007 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445018812 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios32_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 16: nios32_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 2079 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445018812 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios32_cpu_nios2_oci_fifo_cnt_inc " "Found entity 17: nios32_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 2122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445018812 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios32_cpu_nios2_oci_fifo " "Found entity 18: nios32_cpu_nios2_oci_fifo" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 2169 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445018812 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios32_cpu_nios2_oci_pib " "Found entity 19: nios32_cpu_nios2_oci_pib" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 2671 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445018812 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios32_cpu_nios2_oci_im " "Found entity 20: nios32_cpu_nios2_oci_im" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 2740 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445018812 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios32_cpu_nios2_performance_monitors " "Found entity 21: nios32_cpu_nios2_performance_monitors" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 2857 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445018812 ""} { "Info" "ISGN_ENTITY_NAME" "22 nios32_cpu_nios2_oci " "Found entity 22: nios32_cpu_nios2_oci" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 2874 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445018812 ""} { "Info" "ISGN_ENTITY_NAME" "23 nios32_cpu " "Found entity 23: nios32_cpu" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 3444 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445018812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445018812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/nios32_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/nios32_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios32_cpu_jtag_debug_module_sysclk " "Found entity 1: nios32_cpu_jtag_debug_module_sysclk" {  } { { "db/ip/nios32/submodules/nios32_cpu_jtag_debug_module_sysclk.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445018822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445018822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/nios32_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/nios32_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios32_cpu_jtag_debug_module_tck " "Found entity 1: nios32_cpu_jtag_debug_module_tck" {  } { { "db/ip/nios32/submodules/nios32_cpu_jtag_debug_module_tck.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445018832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445018832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/nios32_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/nios32_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios32_cpu_jtag_debug_module_wrapper " "Found entity 1: nios32_cpu_jtag_debug_module_wrapper" {  } { { "db/ip/nios32/submodules/nios32_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445018842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445018842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/nios32_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/nios32_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios32_cpu_mult_cell " "Found entity 1: nios32_cpu_mult_cell" {  } { { "db/ip/nios32/submodules/nios32_cpu_mult_cell.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445018853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445018853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/nios32_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/nios32_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios32_cpu_oci_test_bench " "Found entity 1: nios32_cpu_oci_test_bench" {  } { { "db/ip/nios32/submodules/nios32_cpu_oci_test_bench.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445018864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445018864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/nios32_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/nios32_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios32_cpu_test_bench " "Found entity 1: nios32_cpu_test_bench" {  } { { "db/ip/nios32/submodules/nios32_cpu_test_bench.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445018874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445018874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/nios32_ext_bus.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/nios32_ext_bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios32_ext_bus " "Found entity 1: nios32_ext_bus" {  } { { "db/ip/nios32/submodules/nios32_ext_bus.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_ext_bus.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445018883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445018883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/nios32_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/nios32_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios32_irq_mapper " "Found entity 1: nios32_irq_mapper" {  } { { "db/ip/nios32/submodules/nios32_irq_mapper.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445018894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445018894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/nios32_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/nios32/submodules/nios32_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios32_jtag_uart_0_sim_scfifo_w " "Found entity 1: nios32_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/nios32/submodules/nios32_jtag_uart_0.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445018926 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios32_jtag_uart_0_scfifo_w " "Found entity 2: nios32_jtag_uart_0_scfifo_w" {  } { { "db/ip/nios32/submodules/nios32_jtag_uart_0.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445018926 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios32_jtag_uart_0_sim_scfifo_r " "Found entity 3: nios32_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/nios32/submodules/nios32_jtag_uart_0.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445018926 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios32_jtag_uart_0_scfifo_r " "Found entity 4: nios32_jtag_uart_0_scfifo_r" {  } { { "db/ip/nios32/submodules/nios32_jtag_uart_0.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445018926 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios32_jtag_uart_0 " "Found entity 5: nios32_jtag_uart_0" {  } { { "db/ip/nios32/submodules/nios32_jtag_uart_0.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445018926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445018926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/nios32_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/nios32_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios32_leds " "Found entity 1: nios32_leds" {  } { { "db/ip/nios32/submodules/nios32_leds.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445018936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445018936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/nios32_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/nios32_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios32_mm_interconnect_0 " "Found entity 1: nios32_mm_interconnect_0" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445018954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445018954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/nios32_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/nios32_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios32_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios32_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445018963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445018963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/nios32_mm_interconnect_0_avalon_st_adapter_005.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/nios32_mm_interconnect_0_avalon_st_adapter_005.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios32_mm_interconnect_0_avalon_st_adapter_005 " "Found entity 1: nios32_mm_interconnect_0_avalon_st_adapter_005" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_avalon_st_adapter_005.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_avalon_st_adapter_005.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445018974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445018974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/nios32_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/nios32_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios32_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 " "Found entity 1: nios32_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445018987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445018987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/nios32_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/nios32_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios32_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios32_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445018997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445018997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/nios32_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/nios32_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios32_mm_interconnect_0_cmd_demux " "Found entity 1: nios32_mm_interconnect_0_cmd_demux" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445019006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445019006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/nios32_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/nios32_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios32_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios32_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445019019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445019019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/nios32_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/nios32_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios32_mm_interconnect_0_cmd_mux " "Found entity 1: nios32_mm_interconnect_0_cmd_mux" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445019031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445019031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/nios32_mm_interconnect_0_cmd_mux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/nios32_mm_interconnect_0_cmd_mux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios32_mm_interconnect_0_cmd_mux_005 " "Found entity 1: nios32_mm_interconnect_0_cmd_mux_005" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_cmd_mux_005.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_cmd_mux_005.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445019041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445019041 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios32_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios32_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_router.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518445019044 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios32_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios32_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_router.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518445019045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/nios32_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios32/submodules/nios32_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios32_mm_interconnect_0_router_default_decode " "Found entity 1: nios32_mm_interconnect_0_router_default_decode" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_router.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445019057 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios32_mm_interconnect_0_router " "Found entity 2: nios32_mm_interconnect_0_router" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_router.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445019057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445019057 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios32_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios32_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518445019061 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios32_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios32_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518445019062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/nios32_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios32/submodules/nios32_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios32_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios32_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445019073 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios32_mm_interconnect_0_router_001 " "Found entity 2: nios32_mm_interconnect_0_router_001" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445019073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445019073 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios32_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios32_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518445019077 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios32_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios32_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518445019077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/nios32_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios32/submodules/nios32_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios32_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios32_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445019089 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios32_mm_interconnect_0_router_002 " "Found entity 2: nios32_mm_interconnect_0_router_002" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445019089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445019089 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios32_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at nios32_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518445019092 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios32_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at nios32_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518445019093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/nios32_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios32/submodules/nios32_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios32_mm_interconnect_0_router_007_default_decode " "Found entity 1: nios32_mm_interconnect_0_router_007_default_decode" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445019106 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios32_mm_interconnect_0_router_007 " "Found entity 2: nios32_mm_interconnect_0_router_007" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445019106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445019106 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios32_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at nios32_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518445019110 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios32_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at nios32_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518445019111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/nios32_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios32/submodules/nios32_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios32_mm_interconnect_0_router_009_default_decode " "Found entity 1: nios32_mm_interconnect_0_router_009_default_decode" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445019123 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios32_mm_interconnect_0_router_009 " "Found entity 2: nios32_mm_interconnect_0_router_009" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445019123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445019123 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios32_mm_interconnect_0_router_010.sv(48) " "Verilog HDL Declaration information at nios32_mm_interconnect_0_router_010.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_router_010.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518445019127 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios32_mm_interconnect_0_router_010.sv(49) " "Verilog HDL Declaration information at nios32_mm_interconnect_0_router_010.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_router_010.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518445019128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/nios32_mm_interconnect_0_router_010.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios32/submodules/nios32_mm_interconnect_0_router_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios32_mm_interconnect_0_router_010_default_decode " "Found entity 1: nios32_mm_interconnect_0_router_010_default_decode" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_router_010.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445019141 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios32_mm_interconnect_0_router_010 " "Found entity 2: nios32_mm_interconnect_0_router_010" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_router_010.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445019141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445019141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/nios32_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/nios32_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios32_mm_interconnect_0_rsp_demux " "Found entity 1: nios32_mm_interconnect_0_rsp_demux" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445019150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445019150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/nios32_mm_interconnect_0_rsp_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/nios32_mm_interconnect_0_rsp_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios32_mm_interconnect_0_rsp_demux_005 " "Found entity 1: nios32_mm_interconnect_0_rsp_demux_005" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_rsp_demux_005.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_rsp_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445019161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445019161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/nios32_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/nios32_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios32_mm_interconnect_0_rsp_mux " "Found entity 1: nios32_mm_interconnect_0_rsp_mux" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445019171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445019171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/nios32_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/nios32_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios32_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios32_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445019183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445019183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/nios32_onchip_memory_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/nios32_onchip_memory_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios32_onchip_memory_0 " "Found entity 1: nios32_onchip_memory_0" {  } { { "db/ip/nios32/submodules/nios32_onchip_memory_0.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_onchip_memory_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445019197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445019197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/nios32_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios32/submodules/nios32_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios32_sdram_input_efifo_module " "Found entity 1: nios32_sdram_input_efifo_module" {  } { { "db/ip/nios32/submodules/nios32_sdram.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445019222 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios32_sdram " "Found entity 2: nios32_sdram" {  } { { "db/ip/nios32/submodules/nios32_sdram.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445019222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445019222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/nios32_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/nios32_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios32_timer_0 " "Found entity 1: nios32_timer_0" {  } { { "db/ip/nios32/submodules/nios32_timer_0.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445019236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445019236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/nios32_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/nios32/submodules/nios32_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios32_uart_0_tx " "Found entity 1: nios32_uart_0_tx" {  } { { "db/ip/nios32/submodules/nios32_uart_0.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445019272 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios32_uart_0_rx_stimulus_source " "Found entity 2: nios32_uart_0_rx_stimulus_source" {  } { { "db/ip/nios32/submodules/nios32_uart_0.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_uart_0.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445019272 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios32_uart_0_rx " "Found entity 3: nios32_uart_0_rx" {  } { { "db/ip/nios32/submodules/nios32_uart_0.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_uart_0.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445019272 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios32_uart_0_regs " "Found entity 4: nios32_uart_0_regs" {  } { { "db/ip/nios32/submodules/nios32_uart_0.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_uart_0.v" 547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445019272 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios32_uart_0 " "Found entity 5: nios32_uart_0" {  } { { "db/ip/nios32/submodules/nios32_uart_0.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_uart_0.v" 793 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445019272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445019272 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "unsaved_cpu.v(1812) " "Verilog HDL or VHDL warning at unsaved_cpu.v(1812): conditional expression evaluates to a constant" {  } { { "db/ip/unsaved/submodules/unsaved_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.v" 1812 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1518445019321 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "unsaved_cpu.v(1814) " "Verilog HDL or VHDL warning at unsaved_cpu.v(1814): conditional expression evaluates to a constant" {  } { { "db/ip/unsaved/submodules/unsaved_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.v" 1814 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1518445019321 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "unsaved_cpu.v(1972) " "Verilog HDL or VHDL warning at unsaved_cpu.v(1972): conditional expression evaluates to a constant" {  } { { "db/ip/unsaved/submodules/unsaved_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.v" 1972 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1518445019322 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "unsaved_cpu.v(2802) " "Verilog HDL or VHDL warning at unsaved_cpu.v(2802): conditional expression evaluates to a constant" {  } { { "db/ip/unsaved/submodules/unsaved_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.v" 2802 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1518445019326 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "unsaved_sdram.v(318) " "Verilog HDL or VHDL warning at unsaved_sdram.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/unsaved/submodules/unsaved_sdram.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1518445019359 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "unsaved_sdram.v(328) " "Verilog HDL or VHDL warning at unsaved_sdram.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/unsaved/submodules/unsaved_sdram.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1518445019359 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "unsaved_sdram.v(338) " "Verilog HDL or VHDL warning at unsaved_sdram.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/unsaved/submodules/unsaved_sdram.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1518445019359 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "unsaved_sdram.v(682) " "Verilog HDL or VHDL warning at unsaved_sdram.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/unsaved/submodules/unsaved_sdram.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1518445019361 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios32_cpu.v(1812) " "Verilog HDL or VHDL warning at nios32_cpu.v(1812): conditional expression evaluates to a constant" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 1812 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1518445019379 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios32_cpu.v(1814) " "Verilog HDL or VHDL warning at nios32_cpu.v(1814): conditional expression evaluates to a constant" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 1814 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1518445019379 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios32_cpu.v(1972) " "Verilog HDL or VHDL warning at nios32_cpu.v(1972): conditional expression evaluates to a constant" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 1972 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1518445019380 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios32_cpu.v(2802) " "Verilog HDL or VHDL warning at nios32_cpu.v(2802): conditional expression evaluates to a constant" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 2802 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1518445019383 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios32_sdram.v(318) " "Verilog HDL or VHDL warning at nios32_sdram.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/nios32/submodules/nios32_sdram.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1518445019388 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios32_sdram.v(328) " "Verilog HDL or VHDL warning at nios32_sdram.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/nios32/submodules/nios32_sdram.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1518445019388 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios32_sdram.v(338) " "Verilog HDL or VHDL warning at nios32_sdram.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/nios32/submodules/nios32_sdram.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1518445019388 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios32_sdram.v(682) " "Verilog HDL or VHDL warning at nios32_sdram.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/nios32/submodules/nios32_sdram.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1518445019390 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rpds17 " "Elaborating entity \"rpds17\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1518445021032 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "vhdl_file_lab1 inst6 " "Block or symbol \"vhdl_file_lab1\" of instance \"inst6\" overlaps another block or symbol" {  } { { "rpds17.bdf" "" { Schematic "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/rpds17.bdf" { { -24 496 656 120 "inst6" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1518445021040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vhdl_file_lab1 vhdl_file_lab1:inst6 " "Elaborating entity \"vhdl_file_lab1\" for hierarchy \"vhdl_file_lab1:inst6\"" {  } { { "rpds17.bdf" "inst6" { Schematic "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/rpds17.bdf" { { -24 496 656 120 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445021055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vhdl_file_lab1_0002 vhdl_file_lab1:inst6\|vhdl_file_lab1_0002:vhdl_file_lab1_inst " "Elaborating entity \"vhdl_file_lab1_0002\" for hierarchy \"vhdl_file_lab1:inst6\|vhdl_file_lab1_0002:vhdl_file_lab1_inst\"" {  } { { "vhdl_file_lab1.vhd" "vhdl_file_lab1_inst" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/vhdl_file_lab1.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445021082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll vhdl_file_lab1:inst6\|vhdl_file_lab1_0002:vhdl_file_lab1_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"vhdl_file_lab1:inst6\|vhdl_file_lab1_0002:vhdl_file_lab1_inst\|altera_pll:altera_pll_i\"" {  } { { "vhdl_file_lab1/vhdl_file_lab1_0002.v" "altera_pll_i" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/vhdl_file_lab1/vhdl_file_lab1_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445021191 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1518445021208 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vhdl_file_lab1:inst6\|vhdl_file_lab1_0002:vhdl_file_lab1_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"vhdl_file_lab1:inst6\|vhdl_file_lab1_0002:vhdl_file_lab1_inst\|altera_pll:altera_pll_i\"" {  } { { "vhdl_file_lab1/vhdl_file_lab1_0002.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/vhdl_file_lab1/vhdl_file_lab1_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445021227 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vhdl_file_lab1:inst6\|vhdl_file_lab1_0002:vhdl_file_lab1_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"vhdl_file_lab1:inst6\|vhdl_file_lab1_0002:vhdl_file_lab1_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445021228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445021228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445021228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445021228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445021228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 8500 ps " "Parameter \"phase_shift0\" = \"8500 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445021228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445021228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445021228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445021228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445021228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445021228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445021228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445021228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445021228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445021228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445021228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445021228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445021228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445021228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445021228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445021228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445021228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445021228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445021228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445021228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445021228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445021228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445021228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445021228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445021228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445021228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445021228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445021228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445021228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445021228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445021228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445021228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445021228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445021228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445021228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445021228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445021228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445021228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445021228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445021228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445021228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445021228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445021228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445021228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445021228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445021228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445021228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445021228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445021228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445021228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445021228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445021228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445021228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445021228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445021228 ""}  } { { "vhdl_file_lab1/vhdl_file_lab1_0002.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/vhdl_file_lab1/vhdl_file_lab1_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1518445021228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32 nios32:inst " "Elaborating entity \"nios32\" for hierarchy \"nios32:inst\"" {  } { { "rpds17.bdf" "inst" { Schematic "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/rpds17.bdf" { { 176 696 1208 664 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445021261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_buttons nios32:inst\|nios32_buttons:buttons " "Elaborating entity \"nios32_buttons\" for hierarchy \"nios32:inst\|nios32_buttons:buttons\"" {  } { { "db/ip/nios32/nios32.v" "buttons" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/nios32.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445021311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_cpu nios32:inst\|nios32_cpu:cpu " "Elaborating entity \"nios32_cpu\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\"" {  } { { "db/ip/nios32/nios32.v" "cpu" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/nios32.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445021375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_cpu_test_bench nios32:inst\|nios32_cpu:cpu\|nios32_cpu_test_bench:the_nios32_cpu_test_bench " "Elaborating entity \"nios32_cpu_test_bench\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_test_bench:the_nios32_cpu_test_bench\"" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "the_nios32_cpu_test_bench" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 4924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445021731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_cpu_ic_data_module nios32:inst\|nios32_cpu:cpu\|nios32_cpu_ic_data_module:nios32_cpu_ic_data " "Elaborating entity \"nios32_cpu_ic_data_module\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_ic_data_module:nios32_cpu_ic_data\"" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "nios32_cpu_ic_data" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 5782 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445021799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios32:inst\|nios32_cpu:cpu\|nios32_cpu_ic_data_module:nios32_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_ic_data_module:nios32_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "the_altsyncram" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445022020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/altsyncram_spj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445022160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445022160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 nios32:inst\|nios32_cpu:cpu\|nios32_cpu_ic_data_module:nios32_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_ic_data_module:nios32_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445022171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_cpu_ic_tag_module nios32:inst\|nios32_cpu:cpu\|nios32_cpu_ic_tag_module:nios32_cpu_ic_tag " "Elaborating entity \"nios32_cpu_ic_tag_module\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_ic_tag_module:nios32_cpu_ic_tag\"" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "nios32_cpu_ic_tag" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 5848 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445022296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios32:inst\|nios32_cpu:cpu\|nios32_cpu_ic_tag_module:nios32_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_ic_tag_module:nios32_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "the_altsyncram" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445022355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_10n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_10n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_10n1 " "Found entity 1: altsyncram_10n1" {  } { { "db/altsyncram_10n1.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/altsyncram_10n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445022461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445022461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_10n1 nios32:inst\|nios32_cpu:cpu\|nios32_cpu_ic_tag_module:nios32_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_10n1:auto_generated " "Elaborating entity \"altsyncram_10n1\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_ic_tag_module:nios32_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_10n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445022474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_cpu_register_bank_a_module nios32:inst\|nios32_cpu:cpu\|nios32_cpu_register_bank_a_module:nios32_cpu_register_bank_a " "Elaborating entity \"nios32_cpu_register_bank_a_module\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_register_bank_a_module:nios32_cpu_register_bank_a\"" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "nios32_cpu_register_bank_a" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 6392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445022847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios32:inst\|nios32_cpu:cpu\|nios32_cpu_register_bank_a_module:nios32_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_register_bank_a_module:nios32_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "the_altsyncram" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445022891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2mm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2mm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2mm1 " "Found entity 1: altsyncram_2mm1" {  } { { "db/altsyncram_2mm1.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/altsyncram_2mm1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445022998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445022998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2mm1 nios32:inst\|nios32_cpu:cpu\|nios32_cpu_register_bank_a_module:nios32_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_2mm1:auto_generated " "Elaborating entity \"altsyncram_2mm1\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_register_bank_a_module:nios32_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_2mm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445023009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_cpu_register_bank_b_module nios32:inst\|nios32_cpu:cpu\|nios32_cpu_register_bank_b_module:nios32_cpu_register_bank_b " "Elaborating entity \"nios32_cpu_register_bank_b_module\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_register_bank_b_module:nios32_cpu_register_bank_b\"" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "nios32_cpu_register_bank_b" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 6414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445023500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios32:inst\|nios32_cpu:cpu\|nios32_cpu_register_bank_b_module:nios32_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_register_bank_b_module:nios32_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "the_altsyncram" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445023543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3mm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3mm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3mm1 " "Found entity 1: altsyncram_3mm1" {  } { { "db/altsyncram_3mm1.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/altsyncram_3mm1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445023657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445023657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3mm1 nios32:inst\|nios32_cpu:cpu\|nios32_cpu_register_bank_b_module:nios32_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_3mm1:auto_generated " "Elaborating entity \"altsyncram_3mm1\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_register_bank_b_module:nios32_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_3mm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445023669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_cpu_mult_cell nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell " "Elaborating entity \"nios32_cpu_mult_cell\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\"" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "the_nios32_cpu_mult_cell" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 6933 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445024112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\"" {  } { { "db/ip/nios32/submodules/nios32_cpu_mult_cell.v" "the_altmult_add_part_1" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu_mult_cell.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445024200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_ujt2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_ujt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_ujt2 " "Found entity 1: altera_mult_add_ujt2" {  } { { "db/altera_mult_add_ujt2.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/altera_mult_add_ujt2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445024312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445024312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_ujt2 nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated " "Elaborating entity \"altera_mult_add_ujt2\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445024367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_ujt2.v" "altera_mult_add_rtl1" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/altera_mult_add_ujt2.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445024545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445024647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445024746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445024800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445024965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445025467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445025524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445025694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445025879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445025933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445025993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445026170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445027425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445027782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445027845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445028000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445028062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445028233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445028428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Elaborating entity \"altera_mult_add\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\"" {  } { { "db/ip/nios32/submodules/nios32_cpu_mult_cell.v" "the_altmult_add_part_2" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu_mult_cell.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445028529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_0kt2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_0kt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_0kt2 " "Found entity 1: altera_mult_add_0kt2" {  } { { "db/altera_mult_add_0kt2.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/altera_mult_add_0kt2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445028633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445028633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_0kt2 nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated " "Elaborating entity \"altera_mult_add_0kt2\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445028672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_0kt2.v" "altera_mult_add_rtl1" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/altera_mult_add_0kt2.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445028733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_cpu_nios2_oci nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci " "Elaborating entity \"nios32_cpu_nios2_oci\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\"" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "the_nios32_cpu_nios2_oci" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 7202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445032157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_cpu_nios2_oci_debug nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_oci_debug:the_nios32_cpu_nios2_oci_debug " "Elaborating entity \"nios32_cpu_nios2_oci_debug\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_oci_debug:the_nios32_cpu_nios2_oci_debug\"" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "the_nios32_cpu_nios2_oci_debug" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 3093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445032245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_oci_debug:the_nios32_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_oci_debug:the_nios32_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445032346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_cpu_nios2_ocimem nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_ocimem:the_nios32_cpu_nios2_ocimem " "Elaborating entity \"nios32_cpu_nios2_ocimem\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_ocimem:the_nios32_cpu_nios2_ocimem\"" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "the_nios32_cpu_nios2_ocimem" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 3113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445032426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_cpu_ociram_sp_ram_module nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_ocimem:the_nios32_cpu_nios2_ocimem\|nios32_cpu_ociram_sp_ram_module:nios32_cpu_ociram_sp_ram " "Elaborating entity \"nios32_cpu_ociram_sp_ram_module\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_ocimem:the_nios32_cpu_nios2_ocimem\|nios32_cpu_ociram_sp_ram_module:nios32_cpu_ociram_sp_ram\"" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "nios32_cpu_ociram_sp_ram" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445032549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_ocimem:the_nios32_cpu_nios2_ocimem\|nios32_cpu_ociram_sp_ram_module:nios32_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_ocimem:the_nios32_cpu_nios2_ocimem\|nios32_cpu_ociram_sp_ram_module:nios32_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "the_altsyncram" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445032590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2ce1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2ce1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2ce1 " "Found entity 1: altsyncram_2ce1" {  } { { "db/altsyncram_2ce1.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/altsyncram_2ce1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445032699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445032699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2ce1 nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_ocimem:the_nios32_cpu_nios2_ocimem\|nios32_cpu_ociram_sp_ram_module:nios32_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_2ce1:auto_generated " "Elaborating entity \"altsyncram_2ce1\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_ocimem:the_nios32_cpu_nios2_ocimem\|nios32_cpu_ociram_sp_ram_module:nios32_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_2ce1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445032711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_cpu_nios2_avalon_reg nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_avalon_reg:the_nios32_cpu_nios2_avalon_reg " "Elaborating entity \"nios32_cpu_nios2_avalon_reg\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_avalon_reg:the_nios32_cpu_nios2_avalon_reg\"" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "the_nios32_cpu_nios2_avalon_reg" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 3132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445033194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_cpu_nios2_oci_break nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_oci_break:the_nios32_cpu_nios2_oci_break " "Elaborating entity \"nios32_cpu_nios2_oci_break\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_oci_break:the_nios32_cpu_nios2_oci_break\"" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "the_nios32_cpu_nios2_oci_break" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 3163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445033256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_cpu_nios2_oci_xbrk nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_oci_xbrk:the_nios32_cpu_nios2_oci_xbrk " "Elaborating entity \"nios32_cpu_nios2_oci_xbrk\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_oci_xbrk:the_nios32_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "the_nios32_cpu_nios2_oci_xbrk" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 3185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445033371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_cpu_nios2_oci_dbrk nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_oci_dbrk:the_nios32_cpu_nios2_oci_dbrk " "Elaborating entity \"nios32_cpu_nios2_oci_dbrk\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_oci_dbrk:the_nios32_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "the_nios32_cpu_nios2_oci_dbrk" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 3212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445033434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_cpu_nios2_oci_itrace nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_oci_itrace:the_nios32_cpu_nios2_oci_itrace " "Elaborating entity \"nios32_cpu_nios2_oci_itrace\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_oci_itrace:the_nios32_cpu_nios2_oci_itrace\"" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "the_nios32_cpu_nios2_oci_itrace" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 3252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445033504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_cpu_nios2_oci_dtrace nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_oci_dtrace:the_nios32_cpu_nios2_oci_dtrace " "Elaborating entity \"nios32_cpu_nios2_oci_dtrace\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_oci_dtrace:the_nios32_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "the_nios32_cpu_nios2_oci_dtrace" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 3267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445033619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_cpu_nios2_oci_td_mode nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_oci_dtrace:the_nios32_cpu_nios2_oci_dtrace\|nios32_cpu_nios2_oci_td_mode:nios32_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios32_cpu_nios2_oci_td_mode\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_oci_dtrace:the_nios32_cpu_nios2_oci_dtrace\|nios32_cpu_nios2_oci_td_mode:nios32_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "nios32_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 1961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445033728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_cpu_nios2_oci_fifo nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_oci_fifo:the_nios32_cpu_nios2_oci_fifo " "Elaborating entity \"nios32_cpu_nios2_oci_fifo\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_oci_fifo:the_nios32_cpu_nios2_oci_fifo\"" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "the_nios32_cpu_nios2_oci_fifo" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 3286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445033792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_cpu_nios2_oci_compute_input_tm_cnt nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_oci_fifo:the_nios32_cpu_nios2_oci_fifo\|nios32_cpu_nios2_oci_compute_input_tm_cnt:the_nios32_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios32_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_oci_fifo:the_nios32_cpu_nios2_oci_fifo\|nios32_cpu_nios2_oci_compute_input_tm_cnt:the_nios32_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "the_nios32_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 2296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445033877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_cpu_nios2_oci_fifo_wrptr_inc nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_oci_fifo:the_nios32_cpu_nios2_oci_fifo\|nios32_cpu_nios2_oci_fifo_wrptr_inc:the_nios32_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios32_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_oci_fifo:the_nios32_cpu_nios2_oci_fifo\|nios32_cpu_nios2_oci_fifo_wrptr_inc:the_nios32_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "the_nios32_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 2305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445033939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_cpu_nios2_oci_fifo_cnt_inc nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_oci_fifo:the_nios32_cpu_nios2_oci_fifo\|nios32_cpu_nios2_oci_fifo_cnt_inc:the_nios32_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios32_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_oci_fifo:the_nios32_cpu_nios2_oci_fifo\|nios32_cpu_nios2_oci_fifo_cnt_inc:the_nios32_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "the_nios32_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 2314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445034000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_cpu_oci_test_bench nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_oci_fifo:the_nios32_cpu_nios2_oci_fifo\|nios32_cpu_oci_test_bench:the_nios32_cpu_oci_test_bench " "Elaborating entity \"nios32_cpu_oci_test_bench\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_oci_fifo:the_nios32_cpu_nios2_oci_fifo\|nios32_cpu_oci_test_bench:the_nios32_cpu_oci_test_bench\"" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "the_nios32_cpu_oci_test_bench" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 2322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445034032 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "nios32_cpu_oci_test_bench " "Entity \"nios32_cpu_oci_test_bench\" contains only dangling pins" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "the_nios32_cpu_oci_test_bench" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 2322 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1518445034033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_cpu_nios2_oci_pib nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_oci_pib:the_nios32_cpu_nios2_oci_pib " "Elaborating entity \"nios32_cpu_nios2_oci_pib\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_oci_pib:the_nios32_cpu_nios2_oci_pib\"" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "the_nios32_cpu_nios2_oci_pib" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 3296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445034098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_cpu_nios2_oci_im nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_oci_im:the_nios32_cpu_nios2_oci_im " "Elaborating entity \"nios32_cpu_nios2_oci_im\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_oci_im:the_nios32_cpu_nios2_oci_im\"" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "the_nios32_cpu_nios2_oci_im" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 3317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445034162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_cpu_jtag_debug_module_wrapper nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_jtag_debug_module_wrapper:the_nios32_cpu_jtag_debug_module_wrapper " "Elaborating entity \"nios32_cpu_jtag_debug_module_wrapper\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_jtag_debug_module_wrapper:the_nios32_cpu_jtag_debug_module_wrapper\"" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "the_nios32_cpu_jtag_debug_module_wrapper" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 3422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445034200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_cpu_jtag_debug_module_tck nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_jtag_debug_module_wrapper:the_nios32_cpu_jtag_debug_module_wrapper\|nios32_cpu_jtag_debug_module_tck:the_nios32_cpu_jtag_debug_module_tck " "Elaborating entity \"nios32_cpu_jtag_debug_module_tck\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_jtag_debug_module_wrapper:the_nios32_cpu_jtag_debug_module_wrapper\|nios32_cpu_jtag_debug_module_tck:the_nios32_cpu_jtag_debug_module_tck\"" {  } { { "db/ip/nios32/submodules/nios32_cpu_jtag_debug_module_wrapper.v" "the_nios32_cpu_jtag_debug_module_tck" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu_jtag_debug_module_wrapper.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445034231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_cpu_jtag_debug_module_sysclk nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_jtag_debug_module_wrapper:the_nios32_cpu_jtag_debug_module_wrapper\|nios32_cpu_jtag_debug_module_sysclk:the_nios32_cpu_jtag_debug_module_sysclk " "Elaborating entity \"nios32_cpu_jtag_debug_module_sysclk\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_jtag_debug_module_wrapper:the_nios32_cpu_jtag_debug_module_wrapper\|nios32_cpu_jtag_debug_module_sysclk:the_nios32_cpu_jtag_debug_module_sysclk\"" {  } { { "db/ip/nios32/submodules/nios32_cpu_jtag_debug_module_wrapper.v" "the_nios32_cpu_jtag_debug_module_sysclk" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu_jtag_debug_module_wrapper.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445034360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_jtag_debug_module_wrapper:the_nios32_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios32_cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_jtag_debug_module_wrapper:the_nios32_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios32_cpu_jtag_debug_module_phy\"" {  } { { "db/ip/nios32/submodules/nios32_cpu_jtag_debug_module_wrapper.v" "nios32_cpu_jtag_debug_module_phy" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445034566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_jtag_debug_module_wrapper:the_nios32_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios32_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_jtag_debug_module_wrapper:the_nios32_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios32_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445034603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_jtag_debug_module_wrapper:the_nios32_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios32_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_jtag_debug_module_wrapper:the_nios32_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios32_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445034761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_jtag_debug_module_wrapper:the_nios32_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios32_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_jtag_debug_module_wrapper:the_nios32_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios32_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445034955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_ext_bus nios32:inst\|nios32_ext_bus:ext_bus " "Elaborating entity \"nios32_ext_bus\" for hierarchy \"nios32:inst\|nios32_ext_bus:ext_bus\"" {  } { { "db/ip/nios32/nios32.v" "ext_bus" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/nios32.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445035077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_jtag_uart_0 nios32:inst\|nios32_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"nios32_jtag_uart_0\" for hierarchy \"nios32:inst\|nios32_jtag_uart_0:jtag_uart_0\"" {  } { { "db/ip/nios32/nios32.v" "jtag_uart_0" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/nios32.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445035107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_jtag_uart_0_scfifo_w nios32:inst\|nios32_jtag_uart_0:jtag_uart_0\|nios32_jtag_uart_0_scfifo_w:the_nios32_jtag_uart_0_scfifo_w " "Elaborating entity \"nios32_jtag_uart_0_scfifo_w\" for hierarchy \"nios32:inst\|nios32_jtag_uart_0:jtag_uart_0\|nios32_jtag_uart_0_scfifo_w:the_nios32_jtag_uart_0_scfifo_w\"" {  } { { "db/ip/nios32/submodules/nios32_jtag_uart_0.v" "the_nios32_jtag_uart_0_scfifo_w" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445035137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios32:inst\|nios32_jtag_uart_0:jtag_uart_0\|nios32_jtag_uart_0_scfifo_w:the_nios32_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios32:inst\|nios32_jtag_uart_0:jtag_uart_0\|nios32_jtag_uart_0_scfifo_w:the_nios32_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/nios32/submodules/nios32_jtag_uart_0.v" "wfifo" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445035469 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios32:inst\|nios32_jtag_uart_0:jtag_uart_0\|nios32_jtag_uart_0_scfifo_w:the_nios32_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios32:inst\|nios32_jtag_uart_0:jtag_uart_0\|nios32_jtag_uart_0_scfifo_w:the_nios32_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/nios32/submodules/nios32_jtag_uart_0.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445035478 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios32:inst\|nios32_jtag_uart_0:jtag_uart_0\|nios32_jtag_uart_0_scfifo_w:the_nios32_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios32:inst\|nios32_jtag_uart_0:jtag_uart_0\|nios32_jtag_uart_0_scfifo_w:the_nios32_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445035479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445035479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445035479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445035479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445035479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445035479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445035479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445035479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445035479 ""}  } { { "db/ip/nios32/submodules/nios32_jtag_uart_0.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1518445035479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445035575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445035575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 nios32:inst\|nios32_jtag_uart_0:jtag_uart_0\|nios32_jtag_uart_0_scfifo_w:the_nios32_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"nios32:inst\|nios32_jtag_uart_0:jtag_uart_0\|nios32_jtag_uart_0_scfifo_w:the_nios32_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445035588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445035638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445035638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 nios32:inst\|nios32_jtag_uart_0:jtag_uart_0\|nios32_jtag_uart_0_scfifo_w:the_nios32_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"nios32:inst\|nios32_jtag_uart_0:jtag_uart_0\|nios32_jtag_uart_0_scfifo_w:the_nios32_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445035653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445035702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445035702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios32:inst\|nios32_jtag_uart_0:jtag_uart_0\|nios32_jtag_uart_0_scfifo_w:the_nios32_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios32:inst\|nios32_jtag_uart_0:jtag_uart_0\|nios32_jtag_uart_0_scfifo_w:the_nios32_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445035730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445035816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445035816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 nios32:inst\|nios32_jtag_uart_0:jtag_uart_0\|nios32_jtag_uart_0_scfifo_w:the_nios32_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"nios32:inst\|nios32_jtag_uart_0:jtag_uart_0\|nios32_jtag_uart_0_scfifo_w:the_nios32_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445035845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445035943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445035943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 nios32:inst\|nios32_jtag_uart_0:jtag_uart_0\|nios32_jtag_uart_0_scfifo_w:the_nios32_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"nios32:inst\|nios32_jtag_uart_0:jtag_uart_0\|nios32_jtag_uart_0_scfifo_w:the_nios32_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445035967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445036055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445036055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb nios32:inst\|nios32_jtag_uart_0:jtag_uart_0\|nios32_jtag_uart_0_scfifo_w:the_nios32_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"nios32:inst\|nios32_jtag_uart_0:jtag_uart_0\|nios32_jtag_uart_0_scfifo_w:the_nios32_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445036079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_jtag_uart_0_scfifo_r nios32:inst\|nios32_jtag_uart_0:jtag_uart_0\|nios32_jtag_uart_0_scfifo_r:the_nios32_jtag_uart_0_scfifo_r " "Elaborating entity \"nios32_jtag_uart_0_scfifo_r\" for hierarchy \"nios32:inst\|nios32_jtag_uart_0:jtag_uart_0\|nios32_jtag_uart_0_scfifo_r:the_nios32_jtag_uart_0_scfifo_r\"" {  } { { "db/ip/nios32/submodules/nios32_jtag_uart_0.v" "the_nios32_jtag_uart_0_scfifo_r" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445036152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios32:inst\|nios32_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios32_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios32:inst\|nios32_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios32_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/nios32/submodules/nios32_jtag_uart_0.v" "nios32_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445036770 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios32:inst\|nios32_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios32_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios32:inst\|nios32_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios32_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/nios32/submodules/nios32_jtag_uart_0.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445036800 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios32:inst\|nios32_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios32_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"nios32:inst\|nios32_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios32_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445036800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445036800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445036800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445036800 ""}  } { { "db/ip/nios32/submodules/nios32_jtag_uart_0.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1518445036800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint nios32:inst\|nios32_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios32_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"nios32:inst\|nios32_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios32_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445036898 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios32:inst\|nios32_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios32_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst nios32:inst\|nios32_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios32_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios32:inst\|nios32_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios32_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"nios32:inst\|nios32_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios32_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "db/ip/nios32/submodules/nios32_jtag_uart_0.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445036911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint nios32:inst\|nios32_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios32_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"nios32:inst\|nios32_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios32_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445036972 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios32:inst\|nios32_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios32_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep nios32:inst\|nios32_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios32_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios32:inst\|nios32_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios32_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"nios32:inst\|nios32_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios32_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "db/ip/nios32/submodules/nios32_jtag_uart_0.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445036990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_leds nios32:inst\|nios32_leds:leds " "Elaborating entity \"nios32_leds\" for hierarchy \"nios32:inst\|nios32_leds:leds\"" {  } { { "db/ip/nios32/nios32.v" "leds" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/nios32.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445037026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_onchip_memory_0 nios32:inst\|nios32_onchip_memory_0:onchip_memory_0 " "Elaborating entity \"nios32_onchip_memory_0\" for hierarchy \"nios32:inst\|nios32_onchip_memory_0:onchip_memory_0\"" {  } { { "db/ip/nios32/nios32.v" "onchip_memory_0" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/nios32.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445037056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios32:inst\|nios32_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios32:inst\|nios32_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios32/submodules/nios32_onchip_memory_0.v" "the_altsyncram" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_onchip_memory_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445037103 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios32:inst\|nios32_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios32:inst\|nios32_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios32/submodules/nios32_onchip_memory_0.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_onchip_memory_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445037120 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios32:inst\|nios32_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios32:inst\|nios32_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445037120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios32_onchip_memory_0.hex " "Parameter \"init_file\" = \"nios32_onchip_memory_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445037120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445037120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2298 " "Parameter \"maximum_depth\" = \"2298\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445037120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2298 " "Parameter \"numwords_a\" = \"2298\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445037120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445037120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445037120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445037120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445037120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445037120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445037120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445037120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445037120 ""}  } { { "db/ip/nios32/submodules/nios32_onchip_memory_0.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_onchip_memory_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1518445037120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_04n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_04n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_04n1 " "Found entity 1: altsyncram_04n1" {  } { { "db/altsyncram_04n1.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/altsyncram_04n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445037259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445037259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_04n1 nios32:inst\|nios32_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_04n1:auto_generated " "Elaborating entity \"altsyncram_04n1\" for hierarchy \"nios32:inst\|nios32_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_04n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445037274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_sdram nios32:inst\|nios32_sdram:sdram " "Elaborating entity \"nios32_sdram\" for hierarchy \"nios32:inst\|nios32_sdram:sdram\"" {  } { { "db/ip/nios32/nios32.v" "sdram" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/nios32.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445037798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_sdram_input_efifo_module nios32:inst\|nios32_sdram:sdram\|nios32_sdram_input_efifo_module:the_nios32_sdram_input_efifo_module " "Elaborating entity \"nios32_sdram_input_efifo_module\" for hierarchy \"nios32:inst\|nios32_sdram:sdram\|nios32_sdram_input_efifo_module:the_nios32_sdram_input_efifo_module\"" {  } { { "db/ip/nios32/submodules/nios32_sdram.v" "the_nios32_sdram_input_efifo_module" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445037903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_timer_0 nios32:inst\|nios32_timer_0:timer_0 " "Elaborating entity \"nios32_timer_0\" for hierarchy \"nios32:inst\|nios32_timer_0:timer_0\"" {  } { { "db/ip/nios32/nios32.v" "timer_0" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/nios32.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445037967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_uart_0 nios32:inst\|nios32_uart_0:uart_0 " "Elaborating entity \"nios32_uart_0\" for hierarchy \"nios32:inst\|nios32_uart_0:uart_0\"" {  } { { "db/ip/nios32/nios32.v" "uart_0" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/nios32.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445038013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_uart_0_tx nios32:inst\|nios32_uart_0:uart_0\|nios32_uart_0_tx:the_nios32_uart_0_tx " "Elaborating entity \"nios32_uart_0_tx\" for hierarchy \"nios32:inst\|nios32_uart_0:uart_0\|nios32_uart_0_tx:the_nios32_uart_0_tx\"" {  } { { "db/ip/nios32/submodules/nios32_uart_0.v" "the_nios32_uart_0_tx" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_uart_0.v" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445038040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_uart_0_rx nios32:inst\|nios32_uart_0:uart_0\|nios32_uart_0_rx:the_nios32_uart_0_rx " "Elaborating entity \"nios32_uart_0_rx\" for hierarchy \"nios32:inst\|nios32_uart_0:uart_0\|nios32_uart_0_rx:the_nios32_uart_0_rx\"" {  } { { "db/ip/nios32/submodules/nios32_uart_0.v" "the_nios32_uart_0_rx" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_uart_0.v" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445038076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_uart_0_rx_stimulus_source nios32:inst\|nios32_uart_0:uart_0\|nios32_uart_0_rx:the_nios32_uart_0_rx\|nios32_uart_0_rx_stimulus_source:the_nios32_uart_0_rx_stimulus_source " "Elaborating entity \"nios32_uart_0_rx_stimulus_source\" for hierarchy \"nios32:inst\|nios32_uart_0:uart_0\|nios32_uart_0_rx:the_nios32_uart_0_rx\|nios32_uart_0_rx_stimulus_source:the_nios32_uart_0_rx_stimulus_source\"" {  } { { "db/ip/nios32/submodules/nios32_uart_0.v" "the_nios32_uart_0_rx_stimulus_source" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_uart_0.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445038108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_uart_0_regs nios32:inst\|nios32_uart_0:uart_0\|nios32_uart_0_regs:the_nios32_uart_0_regs " "Elaborating entity \"nios32_uart_0_regs\" for hierarchy \"nios32:inst\|nios32_uart_0:uart_0\|nios32_uart_0_regs:the_nios32_uart_0_regs\"" {  } { { "db/ip/nios32/submodules/nios32_uart_0.v" "the_nios32_uart_0_regs" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_uart_0.v" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445038170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_mm_interconnect_0 nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios32_mm_interconnect_0\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/nios32/nios32.v" "mm_interconnect_0" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/nios32.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445038210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0.v" 764 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445038648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0.v" 824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445038684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0.v" 888 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445038722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_0_s1_translator\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0.v" "uart_0_s1_translator" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0.v" 952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445038761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0.v" 1016 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445038798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:buttons_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:buttons_s1_translator\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0.v" "buttons_s1_translator" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0.v" 1080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445038839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0.v" 1208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445038896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_0_s1_translator\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0.v" "onchip_memory_0_s1_translator" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0.v" 1336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445038951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0.v" "cpu_jtag_debug_module_translator" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0.v" 1400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445038990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0.v" 1481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445039029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0.v" 1562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445039065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0.v" 1646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445039099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/nios32/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445039139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0.v" 1687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445039184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0.v" 2271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445039419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/nios32/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445039458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0.v" 2312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445039503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0.v" 2353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445039614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_mm_interconnect_0_router nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_router:router " "Elaborating entity \"nios32_mm_interconnect_0_router\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_router:router\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0.v" "router" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0.v" 2744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445039787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_mm_interconnect_0_router_default_decode nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_router:router\|nios32_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios32_mm_interconnect_0_router_default_decode\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_router:router\|nios32_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_router.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445039836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_mm_interconnect_0_router_001 nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nios32_mm_interconnect_0_router_001\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0.v" "router_001" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0.v" 2760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445039871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_mm_interconnect_0_router_001_default_decode nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_router_001:router_001\|nios32_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nios32_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_router_001:router_001\|nios32_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445039916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_mm_interconnect_0_router_002 nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios32_mm_interconnect_0_router_002\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0.v" "router_002" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0.v" 2776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445039951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_mm_interconnect_0_router_002_default_decode nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_router_002:router_002\|nios32_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios32_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_router_002:router_002\|nios32_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445039983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_mm_interconnect_0_router_007 nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"nios32_mm_interconnect_0_router_007\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_router_007:router_007\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0.v" "router_007" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0.v" 2856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445040159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_mm_interconnect_0_router_007_default_decode nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_router_007:router_007\|nios32_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"nios32_mm_interconnect_0_router_007_default_decode\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_router_007:router_007\|nios32_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445040190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_mm_interconnect_0_router_009 nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_router_009:router_009 " "Elaborating entity \"nios32_mm_interconnect_0_router_009\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_router_009:router_009\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0.v" "router_009" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0.v" 2888 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445040260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_mm_interconnect_0_router_009_default_decode nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_router_009:router_009\|nios32_mm_interconnect_0_router_009_default_decode:the_default_decode " "Elaborating entity \"nios32_mm_interconnect_0_router_009_default_decode\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_router_009:router_009\|nios32_mm_interconnect_0_router_009_default_decode:the_default_decode\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_router_009.sv" "the_default_decode" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_router_009.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445040292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_mm_interconnect_0_router_010 nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_router_010:router_010 " "Elaborating entity \"nios32_mm_interconnect_0_router_010\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_router_010:router_010\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0.v" "router_010" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0.v" 2904 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445040326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_mm_interconnect_0_router_010_default_decode nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_router_010:router_010\|nios32_mm_interconnect_0_router_010_default_decode:the_default_decode " "Elaborating entity \"nios32_mm_interconnect_0_router_010_default_decode\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_router_010:router_010\|nios32_mm_interconnect_0_router_010_default_decode:the_default_decode\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_router_010.sv" "the_default_decode" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_router_010.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445040361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_instruction_master_limiter\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0.v" "cpu_instruction_master_limiter" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0.v" 2954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445040398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0.v" 3004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445040451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/nios32/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445040488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_mm_interconnect_0_cmd_demux nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios32_mm_interconnect_0_cmd_demux\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0.v" 3063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445040533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_mm_interconnect_0_cmd_demux_001 nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"nios32_mm_interconnect_0_cmd_demux_001\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0.v" 3092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445040588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_mm_interconnect_0_cmd_mux nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios32_mm_interconnect_0_cmd_mux\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0.v" 3109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445040637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_mm_interconnect_0_cmd_mux_005 nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_cmd_mux_005:cmd_mux_005 " "Elaborating entity \"nios32_mm_interconnect_0_cmd_mux_005\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_cmd_mux_005:cmd_mux_005\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0.v" "cmd_mux_005" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0.v" 3200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445040765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_cmd_mux_005.sv" "arb" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_cmd_mux_005.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445040820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/nios32/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445040844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_mm_interconnect_0_rsp_demux nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios32_mm_interconnect_0_rsp_demux\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0.v" 3274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445040960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_mm_interconnect_0_rsp_demux_005 nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_rsp_demux_005:rsp_demux_005 " "Elaborating entity \"nios32_mm_interconnect_0_rsp_demux_005\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_rsp_demux_005:rsp_demux_005\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0.v" "rsp_demux_005" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0.v" 3365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445041061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_mm_interconnect_0_rsp_mux nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios32_mm_interconnect_0_rsp_mux\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0.v" 3481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445041155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_rsp_mux.sv" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445041231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/nios32/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445041257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_mm_interconnect_0_rsp_mux_001 nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"nios32_mm_interconnect_0_rsp_mux_001\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0.v" 3510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445041295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445041342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/nios32/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445041364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0.v" 3576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445041404 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/nios32/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1518445041414 "|rpds17|nios32:inst|nios32_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/nios32/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1518445041415 "|rpds17|nios32:inst|nios32_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/nios32/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1518445041415 "|rpds17|nios32:inst|nios32_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0.v" 3642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445041497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_mm_interconnect_0_avalon_st_adapter nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios32_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0.v" 3671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445041569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios32_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios32_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios32_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445041596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_mm_interconnect_0_avalon_st_adapter_005 nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005 " "Elaborating entity \"nios32_mm_interconnect_0_avalon_st_adapter_005\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0.v" "avalon_st_adapter_005" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0.v" 3816 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445041762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|nios32_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios32_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|nios32_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_avalon_st_adapter_005.v" "error_adapter_0" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_avalon_st_adapter_005.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445041789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_irq_mapper nios32:inst\|nios32_irq_mapper:irq_mapper " "Elaborating entity \"nios32_irq_mapper\" for hierarchy \"nios32:inst\|nios32_irq_mapper:irq_mapper\"" {  } { { "db/ip/nios32/nios32.v" "irq_mapper" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/nios32.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445041931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios32:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios32:inst\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/nios32/nios32.v" "rst_controller" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/nios32.v" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445041961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios32:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios32:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/nios32/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445041990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios32:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios32:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/nios32/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445042019 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_nios32_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_nios32_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "the_nios32_cpu_nios2_oci_itrace" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 3252 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1518445043548 "|rpds17|nios32:inst|nios32_cpu:cpu|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci|nios32_cpu_nios2_oci_itrace:the_nios32_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1518445044621 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.02.12.09:17:29 Progress: Loading sld0b04ecc6/alt_sld_fab_wrapper_hw.tcl " "2018.02.12.09:17:29 Progress: Loading sld0b04ecc6/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445049967 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445053602 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445053848 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445057362 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445057527 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445057703 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445057893 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445057902 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445057903 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1518445058626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0b04ecc6/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0b04ecc6/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld0b04ecc6/alt_sld_fab.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/sld0b04ecc6/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445058944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445058944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0b04ecc6/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0b04ecc6/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld0b04ecc6/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/sld0b04ecc6/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445059091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445059091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0b04ecc6/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0b04ecc6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld0b04ecc6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/sld0b04ecc6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445059117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445059117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0b04ecc6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0b04ecc6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld0b04ecc6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/sld0b04ecc6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445059208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445059208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0b04ecc6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld0b04ecc6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld0b04ecc6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/sld0b04ecc6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445059328 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld0b04ecc6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/sld0b04ecc6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445059328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445059328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0b04ecc6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0b04ecc6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld0b04ecc6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/sld0b04ecc6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445059425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445059425 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518445065005 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518445065005 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518445065005 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518445065005 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518445065005 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518445065005 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518445065005 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518445065005 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518445065005 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518445065005 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518445065005 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518445065005 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518445065005 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518445065005 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518445065005 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1518445065005 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1518445065005 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445065070 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445065070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445065070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445065070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445065070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445065070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445065070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445065070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445065070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445065070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445065070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445065070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445065070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445065070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445065070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518445065070 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1518445065070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40n1 " "Found entity 1: altsyncram_40n1" {  } { { "db/altsyncram_40n1.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/altsyncram_40n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518445065173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445065173 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1518445066141 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1518445066141 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1518445066194 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1518445066194 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1518445066194 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1518445066194 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1518445066194 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1518445066210 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_wire_cke VCC " "Pin \"sdram_wire_cke\" is stuck at VCC" {  } { { "rpds17.bdf" "" { Schematic "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/rpds17.bdf" { { 448 344 520 464 "sdram_wire_cke" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518445068542 "|rpds17|sdram_wire_cke"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1518445068542 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445068913 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "388 " "388 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1518445070973 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445071323 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "unsaved 19 " "Ignored 19 assignments for entity \"unsaved\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518445071545 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "unsaved_buttons 23 " "Ignored 23 assignments for entity \"unsaved_buttons\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518445071545 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "unsaved_cpu 104 " "Ignored 104 assignments for entity \"unsaved_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518445071545 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "unsaved_flash 10 " "Ignored 10 assignments for entity \"unsaved_flash\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518445071545 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "unsaved_irq_mapper 13 " "Ignored 13 assignments for entity \"unsaved_irq_mapper\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518445071545 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "unsaved_jtag_uart_0 24 " "Ignored 24 assignments for entity \"unsaved_jtag_uart_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518445071546 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "unsaved_lcd_16207_0 10 " "Ignored 10 assignments for entity \"unsaved_lcd_16207_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518445071546 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "unsaved_leds 22 " "Ignored 22 assignments for entity \"unsaved_leds\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518445071546 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "unsaved_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"unsaved_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518445071546 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "unsaved_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"unsaved_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518445071546 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518445071546 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "unsaved_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"unsaved_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518445071546 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "unsaved_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"unsaved_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518445071546 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "unsaved_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"unsaved_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518445071546 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "unsaved_mm_interconnect_0_router_001 36 " "Ignored 36 assignments for entity \"unsaved_mm_interconnect_0_router_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518445071546 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "unsaved_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"unsaved_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518445071546 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "unsaved_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"unsaved_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518445071546 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "unsaved_mm_interconnect_1 12 " "Ignored 12 assignments for entity \"unsaved_mm_interconnect_1\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518445071546 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "unsaved_mm_interconnect_1_avalon_st_adapter_001 32 " "Ignored 32 assignments for entity \"unsaved_mm_interconnect_1_avalon_st_adapter_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518445071546 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "unsaved_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0 19 " "Ignored 19 assignments for entity \"unsaved_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518445071546 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "unsaved_mm_interconnect_1_cmd_demux 17 " "Ignored 17 assignments for entity \"unsaved_mm_interconnect_1_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518445071546 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "unsaved_mm_interconnect_1_cmd_demux_001 17 " "Ignored 17 assignments for entity \"unsaved_mm_interconnect_1_cmd_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518445071546 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "unsaved_mm_interconnect_1_cmd_mux 19 " "Ignored 19 assignments for entity \"unsaved_mm_interconnect_1_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518445071546 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "unsaved_mm_interconnect_1_cmd_mux_001 19 " "Ignored 19 assignments for entity \"unsaved_mm_interconnect_1_cmd_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518445071546 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "unsaved_mm_interconnect_1_router 36 " "Ignored 36 assignments for entity \"unsaved_mm_interconnect_1_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518445071546 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "unsaved_mm_interconnect_1_router_001 36 " "Ignored 36 assignments for entity \"unsaved_mm_interconnect_1_router_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518445071546 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "unsaved_mm_interconnect_1_router_002 36 " "Ignored 36 assignments for entity \"unsaved_mm_interconnect_1_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518445071546 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "unsaved_mm_interconnect_1_router_003 36 " "Ignored 36 assignments for entity \"unsaved_mm_interconnect_1_router_003\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518445071547 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "unsaved_mm_interconnect_1_router_010 36 " "Ignored 36 assignments for entity \"unsaved_mm_interconnect_1_router_010\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518445071547 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "unsaved_mm_interconnect_1_router_011 36 " "Ignored 36 assignments for entity \"unsaved_mm_interconnect_1_router_011\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518445071547 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "unsaved_mm_interconnect_1_rsp_demux 17 " "Ignored 17 assignments for entity \"unsaved_mm_interconnect_1_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518445071547 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "unsaved_mm_interconnect_1_rsp_demux_001 17 " "Ignored 17 assignments for entity \"unsaved_mm_interconnect_1_rsp_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518445071547 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "unsaved_mm_interconnect_1_rsp_mux 19 " "Ignored 19 assignments for entity \"unsaved_mm_interconnect_1_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518445071547 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "unsaved_mm_interconnect_1_rsp_mux_001 19 " "Ignored 19 assignments for entity \"unsaved_mm_interconnect_1_rsp_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518445071547 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "unsaved_sdram 34 " "Ignored 34 assignments for entity \"unsaved_sdram\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518445071547 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "unsaved_timer_0 26 " "Ignored 26 assignments for entity \"unsaved_timer_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518445071547 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "unsaved_uart_0 24 " "Ignored 24 assignments for entity \"unsaved_uart_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518445071547 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "up3_pll 16 " "Ignored 16 assignments for entity \"up3_pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity up3_pll -sip up3_pll.sip -library lib_up3_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity up3_pll -sip up3_pll.sip -library lib_up3_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1518445071547 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 17.1 -entity up3_pll -sip up3_pll.sip -library lib_up3_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.1 -entity up3_pll -sip up3_pll.sip -library lib_up3_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1518445071547 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity up3_pll -sip up3_pll.sip -library lib_up3_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity up3_pll -sip up3_pll.sip -library lib_up3_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1518445071547 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518445071547 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "up3_pll_0002 317 " "Ignored 317 assignments for entity \"up3_pll_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518445071548 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/output_files/rpds17.map.smsg " "Generated suppressed messages file C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/output_files/rpds17.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445072414 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "18 0 1 0 0 " "Adding 18 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1518445077121 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445077121 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3755 " "Implemented 3755 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1518445077987 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1518445077987 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1518445077987 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3472 " "Implemented 3472 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1518445077987 ""} { "Info" "ICUT_CUT_TM_RAMS" "215 " "Implemented 215 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1518445077987 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1518445077987 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1518445077987 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1518445077987 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 78 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 78 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "970 " "Peak virtual memory: 970 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1518445078090 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 12 09:17:58 2018 " "Processing ended: Mon Feb 12 09:17:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1518445078090 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:57 " "Elapsed time: 00:02:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1518445078090 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:02 " "Total CPU time (on all processors): 00:05:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1518445078090 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445078090 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1518445080090 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1518445080096 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 12 09:17:59 2018 " "Processing started: Mon Feb 12 09:17:59 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1518445080096 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1518445080096 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off rpds17 -c rpds17 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off rpds17 -c rpds17" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1518445080096 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1518445080379 ""}
{ "Info" "0" "" "Project  = rpds17" {  } {  } 0 0 "Project  = rpds17" 0 0 "Fitter" 0 0 1518445080380 ""}
{ "Info" "0" "" "Revision = rpds17" {  } {  } 0 0 "Revision = rpds17" 0 0 "Fitter" 0 0 1518445080381 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1518445080654 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1518445080654 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "rpds17 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"rpds17\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1518445080727 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1518445080779 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1518445080780 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1518445081268 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1518445081378 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1518445082294 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1518445082475 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 60 " "No exact pin location assignment(s) for 4 pins of 60 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1518445082734 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1518445088289 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "2 s (2 global) " "Promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "vhdl_file_lab1:inst6\|vhdl_file_lab1_0002:vhdl_file_lab1_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 1 global CLKCTRL_G10 " "vhdl_file_lab1:inst6\|vhdl_file_lab1_0002:vhdl_file_lab1_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1518445088623 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk_clk~inputCLKENA0 2249 global CLKCTRL_G7 " "clk_clk~inputCLKENA0 with 2249 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1518445088623 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1518445088623 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1518445088624 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518445090248 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518445090248 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518445090248 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518445090248 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518445090248 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518445090248 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518445090248 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518445090248 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518445090248 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518445090248 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1518445090248 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518445090248 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518445090248 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518445090248 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518445090248 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518445090248 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518445090248 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518445090248 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518445090248 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518445090248 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518445090248 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518445090248 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518445090248 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518445090248 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518445090248 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518445090248 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518445090248 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518445090248 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518445090248 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518445090248 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518445090248 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518445090248 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518445090248 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518445090248 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518445090248 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518445090248 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518445090248 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1518445090248 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518445090248 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1518445090248 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518445090248 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1518445090248 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518445090248 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518445090248 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518445090248 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1518445090248 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1518445090248 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/dillonbritt/documents/labs_offline/lab_1/vhdl_files/db/ip/unsaved/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/dillonbritt/documents/labs_offline/lab_1/vhdl_files/db/ip/unsaved/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1518445090307 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/dillonbritt/documents/labs_offline/lab_1/vhdl_files/db/ip/unsaved/submodules/unsaved_cpu.sdc " "Reading SDC File: 'c:/users/dillonbritt/documents/labs_offline/lab_1/vhdl_files/db/ip/unsaved/submodules/unsaved_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1518445090317 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "unsaved_cpu.sdc 46 *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_nios2_oci_break:the_unsaved_cpu_nios2_oci_break\|break_readreg* keeper " "Ignored filter at unsaved_cpu.sdc(46): *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_nios2_oci_break:the_unsaved_cpu_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518445090319 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "unsaved_cpu.sdc 46 *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_jtag_debug_module_wrapper:the_unsaved_cpu_jtag_debug_module_wrapper\|unsaved_cpu_jtag_debug_module_tck:the_unsaved_cpu_jtag_debug_module_tck\|*sr* keeper " "Ignored filter at unsaved_cpu.sdc(46): *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_jtag_debug_module_wrapper:the_unsaved_cpu_jtag_debug_module_wrapper\|unsaved_cpu_jtag_debug_module_tck:the_unsaved_cpu_jtag_debug_module_tck\|*sr* could not be matched with a keeper" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518445090319 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path unsaved_cpu.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at unsaved_cpu.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$unsaved_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$unsaved_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$unsaved_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$unsaved_cpu_jtag_sr*\]" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1518445090320 ""}  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518445090320 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path unsaved_cpu.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at unsaved_cpu.sdc(46): Argument <to> is an empty collection" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518445090320 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "unsaved_cpu.sdc 47 *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_nios2_oci_debug:the_unsaved_cpu_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at unsaved_cpu.sdc(47): *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_nios2_oci_debug:the_unsaved_cpu_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518445090320 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "unsaved_cpu.sdc 47 *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_jtag_debug_module_wrapper:the_unsaved_cpu_jtag_debug_module_wrapper\|unsaved_cpu_jtag_debug_module_tck:the_unsaved_cpu_jtag_debug_module_tck\|*sr\[33\] keeper " "Ignored filter at unsaved_cpu.sdc(47): *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_jtag_debug_module_wrapper:the_unsaved_cpu_jtag_debug_module_wrapper\|unsaved_cpu_jtag_debug_module_tck:the_unsaved_cpu_jtag_debug_module_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518445090321 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path unsaved_cpu.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at unsaved_cpu.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$unsaved_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$unsaved_cpu_jtag_sr\[33\]\] " "set_false_path -from \[get_keepers *\$unsaved_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$unsaved_cpu_jtag_sr\[33\]\]" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1518445090321 ""}  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518445090321 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path unsaved_cpu.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at unsaved_cpu.sdc(47): Argument <to> is an empty collection" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518445090322 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "unsaved_cpu.sdc 48 *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_nios2_oci_debug:the_unsaved_cpu_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at unsaved_cpu.sdc(48): *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_nios2_oci_debug:the_unsaved_cpu_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518445090322 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "unsaved_cpu.sdc 48 *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_jtag_debug_module_wrapper:the_unsaved_cpu_jtag_debug_module_wrapper\|unsaved_cpu_jtag_debug_module_tck:the_unsaved_cpu_jtag_debug_module_tck\|*sr\[0\] keeper " "Ignored filter at unsaved_cpu.sdc(48): *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_jtag_debug_module_wrapper:the_unsaved_cpu_jtag_debug_module_wrapper\|unsaved_cpu_jtag_debug_module_tck:the_unsaved_cpu_jtag_debug_module_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518445090323 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path unsaved_cpu.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at unsaved_cpu.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$unsaved_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$unsaved_cpu_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$unsaved_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$unsaved_cpu_jtag_sr\[0\]\]" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1518445090323 ""}  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518445090323 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path unsaved_cpu.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at unsaved_cpu.sdc(48): Argument <to> is an empty collection" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518445090324 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "unsaved_cpu.sdc 49 *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_nios2_oci_debug:the_unsaved_cpu_nios2_oci_debug\|monitor_error keeper " "Ignored filter at unsaved_cpu.sdc(49): *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_nios2_oci_debug:the_unsaved_cpu_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518445090324 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "unsaved_cpu.sdc 49 *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_jtag_debug_module_wrapper:the_unsaved_cpu_jtag_debug_module_wrapper\|unsaved_cpu_jtag_debug_module_tck:the_unsaved_cpu_jtag_debug_module_tck\|*sr\[34\] keeper " "Ignored filter at unsaved_cpu.sdc(49): *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_jtag_debug_module_wrapper:the_unsaved_cpu_jtag_debug_module_wrapper\|unsaved_cpu_jtag_debug_module_tck:the_unsaved_cpu_jtag_debug_module_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518445090324 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path unsaved_cpu.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at unsaved_cpu.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$unsaved_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$unsaved_cpu_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$unsaved_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$unsaved_cpu_jtag_sr\[34\]\]" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1518445090325 ""}  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518445090325 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path unsaved_cpu.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at unsaved_cpu.sdc(49): Argument <to> is an empty collection" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518445090325 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "unsaved_cpu.sdc 50 *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_nios2_ocimem:the_unsaved_cpu_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at unsaved_cpu.sdc(50): *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_nios2_ocimem:the_unsaved_cpu_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518445090326 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path unsaved_cpu.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at unsaved_cpu.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$unsaved_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$unsaved_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$unsaved_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$unsaved_cpu_jtag_sr*\]" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1518445090326 ""}  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518445090326 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path unsaved_cpu.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at unsaved_cpu.sdc(50): Argument <to> is an empty collection" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518445090326 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "unsaved_cpu.sdc 51 *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_jtag_debug_module_wrapper:the_unsaved_cpu_jtag_debug_module_wrapper\|unsaved_cpu_jtag_debug_module_tck:the_unsaved_cpu_jtag_debug_module_tck\|*sr* clock or keeper or register or port or pin or cell or partition " "Ignored filter at unsaved_cpu.sdc(51): *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_jtag_debug_module_wrapper:the_unsaved_cpu_jtag_debug_module_wrapper\|unsaved_cpu_jtag_debug_module_tck:the_unsaved_cpu_jtag_debug_module_tck\|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518445090328 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "unsaved_cpu.sdc 51 *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_jtag_debug_module_wrapper:the_unsaved_cpu_jtag_debug_module_wrapper\|unsaved_cpu_jtag_debug_module_sysclk:the_unsaved_cpu_jtag_debug_module_sysclk\|*jdo* clock or keeper or register or port or pin or cell or partition " "Ignored filter at unsaved_cpu.sdc(51): *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_jtag_debug_module_wrapper:the_unsaved_cpu_jtag_debug_module_wrapper\|unsaved_cpu_jtag_debug_module_sysclk:the_unsaved_cpu_jtag_debug_module_sysclk\|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518445090330 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path unsaved_cpu.sdc 51 Argument <from> is not an object ID " "Ignored set_false_path at unsaved_cpu.sdc(51): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from *\$unsaved_cpu_jtag_sr*    -to *\$unsaved_cpu_jtag_sysclk_path\|*jdo* " "set_false_path -from *\$unsaved_cpu_jtag_sr*    -to *\$unsaved_cpu_jtag_sysclk_path\|*jdo*" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1518445090330 ""}  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518445090330 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path unsaved_cpu.sdc 51 Argument <to> is not an object ID " "Ignored set_false_path at unsaved_cpu.sdc(51): Argument <to> is not an object ID" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518445090331 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "unsaved_cpu.sdc 52 *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_jtag_debug_module_wrapper:the_unsaved_cpu_jtag_debug_module_wrapper\|unsaved_cpu_jtag_debug_module_sysclk:the_unsaved_cpu_jtag_debug_module_sysclk\|ir* clock or keeper or register or port or pin or cell or partition " "Ignored filter at unsaved_cpu.sdc(52): *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_jtag_debug_module_wrapper:the_unsaved_cpu_jtag_debug_module_wrapper\|unsaved_cpu_jtag_debug_module_sysclk:the_unsaved_cpu_jtag_debug_module_sysclk\|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518445090333 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path unsaved_cpu.sdc 52 Argument <to> is not an object ID " "Ignored set_false_path at unsaved_cpu.sdc(52): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|irf_reg* -to *\$unsaved_cpu_jtag_sysclk_path\|ir* " "set_false_path -from sld_hub:*\|irf_reg* -to *\$unsaved_cpu_jtag_sysclk_path\|ir*" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1518445090333 ""}  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518445090333 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "unsaved_cpu.sdc 53 *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_nios2_oci_debug:the_unsaved_cpu_nios2_oci_debug\|monitor_go clock or keeper or register or port or pin or cell or partition " "Ignored filter at unsaved_cpu.sdc(53): *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_nios2_oci_debug:the_unsaved_cpu_nios2_oci_debug\|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518445090336 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path unsaved_cpu.sdc 53 Argument <to> is not an object ID " "Ignored set_false_path at unsaved_cpu.sdc(53): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$unsaved_cpu_oci_debug_path\|monitor_go " "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$unsaved_cpu_oci_debug_path\|monitor_go" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1518445090336 ""}  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518445090336 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/dillonbritt/documents/labs_offline/lab_1/vhdl_files/db/ip/nios32/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/dillonbritt/documents/labs_offline/lab_1/vhdl_files/db/ip/nios32/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1518445090337 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/dillonbritt/documents/labs_offline/lab_1/vhdl_files/db/ip/nios32/submodules/nios32_cpu.sdc " "Reading SDC File: 'c:/users/dillonbritt/documents/labs_offline/lab_1/vhdl_files/db/ip/nios32/submodules/nios32_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1518445090340 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios32_cpu.sdc 48 *nios32_cpu:*\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_oci_debug:the_nios32_cpu_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at nios32_cpu.sdc(48): *nios32_cpu:*\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_oci_debug:the_nios32_cpu_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518445090345 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios32_cpu.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at nios32_cpu.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios32_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$nios32_cpu_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$nios32_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$nios32_cpu_jtag_sr\[0\]\]" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1518445090346 ""}  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518445090346 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios32_cpu.sdc 49 *nios32_cpu:*\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_oci_debug:the_nios32_cpu_nios2_oci_debug\|monitor_error keeper " "Ignored filter at nios32_cpu.sdc(49): *nios32_cpu:*\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_oci_debug:the_nios32_cpu_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1518445090348 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios32_cpu.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at nios32_cpu.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios32_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$nios32_cpu_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$nios32_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$nios32_cpu_jtag_sr\[34\]\]" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1518445090348 ""}  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1518445090348 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios32:inst\|nios32_sdram:sdram\|m_addr\[9\] clk_clk " "Register nios32:inst\|nios32_sdram:sdram\|m_addr\[9\] is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1518445090371 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1518445090371 "|rpds17|clk_clk"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1518445090435 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1518445090436 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst6\|vhdl_file_lab1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst6\|vhdl_file_lab1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1518445090446 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1518445090446 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1518445090448 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1518445090448 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1518445090448 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1518445090448 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1518445090448 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1518445090606 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1518445090617 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1518445090699 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1518445090699 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1518445090699 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1518445090699 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1518445090699 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1518445090699 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1518445090699 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1518445090699 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1518445090699 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1518445090699 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1518445090699 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1518445090699 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1518445090699 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1518445090699 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1518445090699 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1518445090699 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1518445090699 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1518445090699 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1518445090699 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1518445090699 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1518445090699 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1518445090699 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1518445090700 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1518445090717 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1518445090720 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1518445090728 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1518445091372 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "24 Block RAM " "Packed 24 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1518445091382 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 DSP block " "Packed 64 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1518445091382 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O input buffer " "Packed 16 registers into blocks of type I/O input buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1518445091382 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O output buffer " "Packed 53 registers into blocks of type I/O output buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1518445091382 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "50 " "Created 50 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1518445091382 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1518445091382 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1518445091721 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1518445095093 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1518445096083 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:29 " "Fitter placement preparation operations ending: elapsed time is 00:00:29" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1518445123858 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1518445158428 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1518445162551 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1518445162551 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1518445168130 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "20 X11_Y0 X21_Y10 " "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10" {  } { { "loc" "" { Generic "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/" { { 1 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10"} { { 12 { 0 ""} 11 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1518445174747 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1518445174747 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1518445180071 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1518445180071 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:09 " "Fitter routing operations ending: elapsed time is 00:00:09" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1518445180076 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.92 " "Total time spent on timing analysis during the Fitter is 2.92 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1518445185650 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1518445185722 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1518445189199 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1518445189202 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1518445192499 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:17 " "Fitter post-fit operations ending: elapsed time is 00:00:17" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1518445202577 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1518445202954 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/output_files/rpds17.fit.smsg " "Generated suppressed messages file C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/output_files/rpds17.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1518445203340 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 41 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2282 " "Peak virtual memory: 2282 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1518445205885 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 12 09:20:05 2018 " "Processing ended: Mon Feb 12 09:20:05 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1518445205885 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:06 " "Elapsed time: 00:02:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1518445205885 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:50 " "Total CPU time (on all processors): 00:03:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1518445205885 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1518445205885 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1518445207624 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1518445207630 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 12 09:20:07 2018 " "Processing started: Mon Feb 12 09:20:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1518445207630 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1518445207630 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off rpds17 -c rpds17 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off rpds17 -c rpds17" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1518445207630 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1518445209047 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1518445213928 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1518445213994 ""}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 210042 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "Assembler" 0 -1 1518445214299 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "767 " "Peak virtual memory: 767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1518445214412 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 12 09:20:14 2018 " "Processing ended: Mon Feb 12 09:20:14 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1518445214412 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1518445214412 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1518445214412 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1518445214412 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1518445215168 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1518445216042 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1518445216048 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 12 09:20:15 2018 " "Processing started: Mon Feb 12 09:20:15 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1518445216048 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445216048 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta rpds17 -c rpds17 " "Command: quartus_sta rpds17 -c rpds17" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445216048 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1518445216281 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "up3_pll 16 " "Ignored 16 assignments for entity \"up3_pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity up3_pll -sip up3_pll.sip -library lib_up3_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity up3_pll -sip up3_pll.sip -library lib_up3_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1518445217443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 17.1 -entity up3_pll -sip up3_pll.sip -library lib_up3_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.1 -entity up3_pll -sip up3_pll.sip -library lib_up3_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1518445217443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity up3_pll -sip up3_pll.sip -library lib_up3_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity up3_pll -sip up3_pll.sip -library lib_up3_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1518445217443 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445217443 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "up3_pll_0002 317 " "Ignored 317 assignments for entity \"up3_pll_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445217443 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445217828 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445217828 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445217870 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445217871 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518445218620 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518445218620 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518445218620 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518445218620 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518445218620 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518445218620 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518445218620 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518445218620 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518445218620 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518445218620 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1518445218620 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518445218620 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518445218620 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518445218620 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518445218620 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518445218620 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518445218620 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518445218620 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518445218620 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518445218620 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518445218620 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518445218620 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518445218620 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518445218620 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518445218620 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518445218620 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518445218620 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518445218620 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518445218620 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518445218620 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518445218620 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518445218620 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518445218620 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518445218620 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518445218620 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518445218620 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518445218620 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1518445218620 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518445218620 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1518445218620 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518445218620 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1518445218620 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518445218620 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518445218620 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1518445218620 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1518445218620 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445218620 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/dillonbritt/documents/labs_offline/lab_1/vhdl_files/db/ip/unsaved/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/dillonbritt/documents/labs_offline/lab_1/vhdl_files/db/ip/unsaved/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445218676 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/dillonbritt/documents/labs_offline/lab_1/vhdl_files/db/ip/unsaved/submodules/unsaved_cpu.sdc " "Reading SDC File: 'c:/users/dillonbritt/documents/labs_offline/lab_1/vhdl_files/db/ip/unsaved/submodules/unsaved_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445218688 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "unsaved_cpu.sdc 46 *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_nios2_oci_break:the_unsaved_cpu_nios2_oci_break\|break_readreg* keeper " "Ignored filter at unsaved_cpu.sdc(46): *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_nios2_oci_break:the_unsaved_cpu_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445218691 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "unsaved_cpu.sdc 46 *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_jtag_debug_module_wrapper:the_unsaved_cpu_jtag_debug_module_wrapper\|unsaved_cpu_jtag_debug_module_tck:the_unsaved_cpu_jtag_debug_module_tck\|*sr* keeper " "Ignored filter at unsaved_cpu.sdc(46): *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_jtag_debug_module_wrapper:the_unsaved_cpu_jtag_debug_module_wrapper\|unsaved_cpu_jtag_debug_module_tck:the_unsaved_cpu_jtag_debug_module_tck\|*sr* could not be matched with a keeper" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445218693 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path unsaved_cpu.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at unsaved_cpu.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$unsaved_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$unsaved_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$unsaved_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$unsaved_cpu_jtag_sr*\]" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1518445218694 ""}  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445218694 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path unsaved_cpu.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at unsaved_cpu.sdc(46): Argument <to> is an empty collection" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445218694 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "unsaved_cpu.sdc 47 *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_nios2_oci_debug:the_unsaved_cpu_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at unsaved_cpu.sdc(47): *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_nios2_oci_debug:the_unsaved_cpu_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445218694 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "unsaved_cpu.sdc 47 *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_jtag_debug_module_wrapper:the_unsaved_cpu_jtag_debug_module_wrapper\|unsaved_cpu_jtag_debug_module_tck:the_unsaved_cpu_jtag_debug_module_tck\|*sr\[33\] keeper " "Ignored filter at unsaved_cpu.sdc(47): *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_jtag_debug_module_wrapper:the_unsaved_cpu_jtag_debug_module_wrapper\|unsaved_cpu_jtag_debug_module_tck:the_unsaved_cpu_jtag_debug_module_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445218694 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path unsaved_cpu.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at unsaved_cpu.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$unsaved_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$unsaved_cpu_jtag_sr\[33\]\] " "set_false_path -from \[get_keepers *\$unsaved_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$unsaved_cpu_jtag_sr\[33\]\]" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1518445218695 ""}  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445218695 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path unsaved_cpu.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at unsaved_cpu.sdc(47): Argument <to> is an empty collection" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445218695 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "unsaved_cpu.sdc 48 *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_nios2_oci_debug:the_unsaved_cpu_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at unsaved_cpu.sdc(48): *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_nios2_oci_debug:the_unsaved_cpu_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445218695 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "unsaved_cpu.sdc 48 *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_jtag_debug_module_wrapper:the_unsaved_cpu_jtag_debug_module_wrapper\|unsaved_cpu_jtag_debug_module_tck:the_unsaved_cpu_jtag_debug_module_tck\|*sr\[0\] keeper " "Ignored filter at unsaved_cpu.sdc(48): *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_jtag_debug_module_wrapper:the_unsaved_cpu_jtag_debug_module_wrapper\|unsaved_cpu_jtag_debug_module_tck:the_unsaved_cpu_jtag_debug_module_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445218696 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path unsaved_cpu.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at unsaved_cpu.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$unsaved_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$unsaved_cpu_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$unsaved_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$unsaved_cpu_jtag_sr\[0\]\]" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1518445218696 ""}  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445218696 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path unsaved_cpu.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at unsaved_cpu.sdc(48): Argument <to> is an empty collection" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445218696 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "unsaved_cpu.sdc 49 *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_nios2_oci_debug:the_unsaved_cpu_nios2_oci_debug\|monitor_error keeper " "Ignored filter at unsaved_cpu.sdc(49): *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_nios2_oci_debug:the_unsaved_cpu_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445218696 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "unsaved_cpu.sdc 49 *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_jtag_debug_module_wrapper:the_unsaved_cpu_jtag_debug_module_wrapper\|unsaved_cpu_jtag_debug_module_tck:the_unsaved_cpu_jtag_debug_module_tck\|*sr\[34\] keeper " "Ignored filter at unsaved_cpu.sdc(49): *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_jtag_debug_module_wrapper:the_unsaved_cpu_jtag_debug_module_wrapper\|unsaved_cpu_jtag_debug_module_tck:the_unsaved_cpu_jtag_debug_module_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445218697 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path unsaved_cpu.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at unsaved_cpu.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$unsaved_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$unsaved_cpu_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$unsaved_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$unsaved_cpu_jtag_sr\[34\]\]" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1518445218697 ""}  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445218697 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path unsaved_cpu.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at unsaved_cpu.sdc(49): Argument <to> is an empty collection" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445218697 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "unsaved_cpu.sdc 50 *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_nios2_ocimem:the_unsaved_cpu_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at unsaved_cpu.sdc(50): *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_nios2_ocimem:the_unsaved_cpu_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445218698 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path unsaved_cpu.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at unsaved_cpu.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$unsaved_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$unsaved_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$unsaved_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$unsaved_cpu_jtag_sr*\]" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1518445218698 ""}  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445218698 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path unsaved_cpu.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at unsaved_cpu.sdc(50): Argument <to> is an empty collection" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445218698 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "unsaved_cpu.sdc 51 *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_jtag_debug_module_wrapper:the_unsaved_cpu_jtag_debug_module_wrapper\|unsaved_cpu_jtag_debug_module_tck:the_unsaved_cpu_jtag_debug_module_tck\|*sr* clock or keeper or register or port or pin or cell or partition " "Ignored filter at unsaved_cpu.sdc(51): *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_jtag_debug_module_wrapper:the_unsaved_cpu_jtag_debug_module_wrapper\|unsaved_cpu_jtag_debug_module_tck:the_unsaved_cpu_jtag_debug_module_tck\|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445218699 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "unsaved_cpu.sdc 51 *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_jtag_debug_module_wrapper:the_unsaved_cpu_jtag_debug_module_wrapper\|unsaved_cpu_jtag_debug_module_sysclk:the_unsaved_cpu_jtag_debug_module_sysclk\|*jdo* clock or keeper or register or port or pin or cell or partition " "Ignored filter at unsaved_cpu.sdc(51): *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_jtag_debug_module_wrapper:the_unsaved_cpu_jtag_debug_module_wrapper\|unsaved_cpu_jtag_debug_module_sysclk:the_unsaved_cpu_jtag_debug_module_sysclk\|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445218701 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path unsaved_cpu.sdc 51 Argument <from> is not an object ID " "Ignored set_false_path at unsaved_cpu.sdc(51): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from *\$unsaved_cpu_jtag_sr*    -to *\$unsaved_cpu_jtag_sysclk_path\|*jdo* " "set_false_path -from *\$unsaved_cpu_jtag_sr*    -to *\$unsaved_cpu_jtag_sysclk_path\|*jdo*" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1518445218701 ""}  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445218701 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path unsaved_cpu.sdc 51 Argument <to> is not an object ID " "Ignored set_false_path at unsaved_cpu.sdc(51): Argument <to> is not an object ID" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445218702 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "unsaved_cpu.sdc 52 *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_jtag_debug_module_wrapper:the_unsaved_cpu_jtag_debug_module_wrapper\|unsaved_cpu_jtag_debug_module_sysclk:the_unsaved_cpu_jtag_debug_module_sysclk\|ir* clock or keeper or register or port or pin or cell or partition " "Ignored filter at unsaved_cpu.sdc(52): *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_jtag_debug_module_wrapper:the_unsaved_cpu_jtag_debug_module_wrapper\|unsaved_cpu_jtag_debug_module_sysclk:the_unsaved_cpu_jtag_debug_module_sysclk\|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445218703 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path unsaved_cpu.sdc 52 Argument <to> is not an object ID " "Ignored set_false_path at unsaved_cpu.sdc(52): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|irf_reg* -to *\$unsaved_cpu_jtag_sysclk_path\|ir* " "set_false_path -from sld_hub:*\|irf_reg* -to *\$unsaved_cpu_jtag_sysclk_path\|ir*" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1518445218704 ""}  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445218704 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "unsaved_cpu.sdc 53 *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_nios2_oci_debug:the_unsaved_cpu_nios2_oci_debug\|monitor_go clock or keeper or register or port or pin or cell or partition " "Ignored filter at unsaved_cpu.sdc(53): *unsaved_cpu:*\|unsaved_cpu_nios2_oci:the_unsaved_cpu_nios2_oci\|unsaved_cpu_nios2_oci_debug:the_unsaved_cpu_nios2_oci_debug\|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445218706 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path unsaved_cpu.sdc 53 Argument <to> is not an object ID " "Ignored set_false_path at unsaved_cpu.sdc(53): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$unsaved_cpu_oci_debug_path\|monitor_go " "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$unsaved_cpu_oci_debug_path\|monitor_go" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1518445218706 ""}  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445218706 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/dillonbritt/documents/labs_offline/lab_1/vhdl_files/db/ip/nios32/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/dillonbritt/documents/labs_offline/lab_1/vhdl_files/db/ip/nios32/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445218709 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/dillonbritt/documents/labs_offline/lab_1/vhdl_files/db/ip/nios32/submodules/nios32_cpu.sdc " "Reading SDC File: 'c:/users/dillonbritt/documents/labs_offline/lab_1/vhdl_files/db/ip/nios32/submodules/nios32_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445218713 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios32_cpu.sdc 48 *nios32_cpu:*\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_oci_debug:the_nios32_cpu_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at nios32_cpu.sdc(48): *nios32_cpu:*\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_oci_debug:the_nios32_cpu_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445218717 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios32_cpu.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at nios32_cpu.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios32_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$nios32_cpu_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$nios32_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$nios32_cpu_jtag_sr\[0\]\]" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1518445218718 ""}  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445218718 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios32_cpu.sdc 49 *nios32_cpu:*\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_oci_debug:the_nios32_cpu_nios2_oci_debug\|monitor_error keeper " "Ignored filter at nios32_cpu.sdc(49): *nios32_cpu:*\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_oci_debug:the_nios32_cpu_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445218719 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios32_cpu.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at nios32_cpu.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios32_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$nios32_cpu_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$nios32_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$nios32_cpu_jtag_sr\[34\]\]" {  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1518445218719 ""}  } { { "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.sdc" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445218719 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios32:inst\|nios32_sdram:sdram\|m_addr\[9\] clk_clk " "Register nios32:inst\|nios32_sdram:sdram\|m_addr\[9\] is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1518445218741 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445218741 "|rpds17|clk_clk"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445218779 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445218960 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst6\|vhdl_file_lab1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst6\|vhdl_file_lab1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1518445218969 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445218969 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1518445218972 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1518445218992 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.853 " "Worst-case setup slack is 10.853" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518445219034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518445219034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.853               0.000 altera_reserved_tck  " "   10.853               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518445219034 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445219034 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.151 " "Worst-case hold slack is 0.151" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518445219042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518445219042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 altera_reserved_tck  " "    0.151               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518445219042 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445219042 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.112 " "Worst-case recovery slack is 14.112" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518445219047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518445219047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.112               0.000 altera_reserved_tck  " "   14.112               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518445219047 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445219047 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.871 " "Worst-case removal slack is 0.871" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518445219051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518445219051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.871               0.000 altera_reserved_tck  " "    0.871               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518445219051 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445219051 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.704 " "Worst-case minimum pulse width slack is 15.704" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518445219054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518445219054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.704               0.000 altera_reserved_tck  " "   15.704               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518445219054 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445219054 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518445219091 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518445219091 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518445219091 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518445219091 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518445219091 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 61.957 ns " "Worst Case Available Settling Time: 61.957 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518445219091 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518445219091 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518445219091 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518445219091 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518445219091 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518445219091 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445219091 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1518445219097 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445219146 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445224809 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios32:inst\|nios32_sdram:sdram\|m_addr\[9\] clk_clk " "Register nios32:inst\|nios32_sdram:sdram\|m_addr\[9\] is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1518445225110 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445225110 "|rpds17|clk_clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445225311 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst6\|vhdl_file_lab1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst6\|vhdl_file_lab1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1518445225318 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445225318 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.926 " "Worst-case setup slack is 10.926" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518445225346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518445225346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.926               0.000 altera_reserved_tck  " "   10.926               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518445225346 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445225346 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.142 " "Worst-case hold slack is 0.142" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518445225355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518445225355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142               0.000 altera_reserved_tck  " "    0.142               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518445225355 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445225355 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.278 " "Worst-case recovery slack is 14.278" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518445225361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518445225361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.278               0.000 altera_reserved_tck  " "   14.278               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518445225361 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445225361 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.838 " "Worst-case removal slack is 0.838" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518445225368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518445225368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.838               0.000 altera_reserved_tck  " "    0.838               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518445225368 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445225368 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.717 " "Worst-case minimum pulse width slack is 15.717" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518445225371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518445225371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.717               0.000 altera_reserved_tck  " "   15.717               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518445225371 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445225371 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518445225404 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518445225404 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518445225404 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518445225404 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518445225404 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 62.018 ns " "Worst Case Available Settling Time: 62.018 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518445225404 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518445225404 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518445225404 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518445225404 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518445225404 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518445225404 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445225404 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1518445225409 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445225705 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445230971 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios32:inst\|nios32_sdram:sdram\|m_addr\[9\] clk_clk " "Register nios32:inst\|nios32_sdram:sdram\|m_addr\[9\] is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1518445231269 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445231269 "|rpds17|clk_clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445231457 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst6\|vhdl_file_lab1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst6\|vhdl_file_lab1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1518445231463 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445231463 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.899 " "Worst-case setup slack is 13.899" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518445231474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518445231474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.899               0.000 altera_reserved_tck  " "   13.899               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518445231474 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445231474 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.020 " "Worst-case hold slack is 0.020" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518445231483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518445231483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.020               0.000 altera_reserved_tck  " "    0.020               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518445231483 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445231483 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.622 " "Worst-case recovery slack is 15.622" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518445231489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518445231489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.622               0.000 altera_reserved_tck  " "   15.622               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518445231489 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445231489 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.361 " "Worst-case removal slack is 0.361" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518445231494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518445231494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361               0.000 altera_reserved_tck  " "    0.361               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518445231494 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445231494 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.739 " "Worst-case minimum pulse width slack is 15.739" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518445231496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518445231496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.739               0.000 altera_reserved_tck  " "   15.739               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518445231496 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445231496 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518445231524 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518445231524 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518445231524 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518445231524 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518445231524 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 63.766 ns " "Worst Case Available Settling Time: 63.766 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518445231524 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518445231524 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518445231524 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518445231524 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518445231524 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518445231524 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445231524 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1518445231529 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios32:inst\|nios32_sdram:sdram\|m_addr\[9\] clk_clk " "Register nios32:inst\|nios32_sdram:sdram\|m_addr\[9\] is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1518445231928 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445231928 "|rpds17|clk_clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445232128 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst6\|vhdl_file_lab1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst6\|vhdl_file_lab1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1518445232135 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445232135 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.189 " "Worst-case setup slack is 14.189" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518445232145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518445232145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.189               0.000 altera_reserved_tck  " "   14.189               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518445232145 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445232145 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.004 " "Worst-case hold slack is 0.004" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518445232155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518445232155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.004               0.000 altera_reserved_tck  " "    0.004               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518445232155 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445232155 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.770 " "Worst-case recovery slack is 15.770" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518445232161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518445232161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.770               0.000 altera_reserved_tck  " "   15.770               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518445232161 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445232161 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.316 " "Worst-case removal slack is 0.316" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518445232168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518445232168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.316               0.000 altera_reserved_tck  " "    0.316               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518445232168 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445232168 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.771 " "Worst-case minimum pulse width slack is 15.771" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518445232171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518445232171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.771               0.000 altera_reserved_tck  " "   15.771               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1518445232171 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445232171 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518445232202 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518445232202 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518445232202 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518445232202 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518445232202 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 63.977 ns " "Worst Case Available Settling Time: 63.977 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518445232202 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518445232202 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518445232202 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518445232202 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518445232202 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1518445232202 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445232202 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445234308 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445234311 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 49 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1175 " "Peak virtual memory: 1175 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1518445234448 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 12 09:20:34 2018 " "Processing ended: Mon Feb 12 09:20:34 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1518445234448 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1518445234448 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1518445234448 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445234448 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 170 s " "Quartus Prime Full Compilation was successful. 0 errors, 170 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1518445235285 ""}
