{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1686219680490 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1686219680493 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 08 19:21:20 2023 " "Processing started: Thu Jun 08 19:21:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1686219680493 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1686219680493 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_uart -c top_uart " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_uart -c top_uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1686219680493 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1686219680845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/git_basic2023/lab02_tlqkf/src/rtl/fnd_encorder.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/git_basic2023/lab02_tlqkf/src/rtl/fnd_encorder.v" { { "Info" "ISGN_ENTITY_NAME" "1 fnd_encorder " "Found entity 1: fnd_encorder" {  } { { "../src/rtl/fnd_encorder.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/fnd_encorder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686219680887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686219680887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/git_basic2023/lab02_tlqkf/src/rtl/bit8_encorder.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/git_basic2023/lab02_tlqkf/src/rtl/bit8_encorder.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit8_encorder " "Found entity 1: bit8_encorder" {  } { { "../src/rtl/bit8_encorder.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/bit8_encorder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686219680887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686219680887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/git_basic2023/lab02_tlqkf/src/rtl/tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/git_basic2023/lab02_tlqkf/src/rtl/tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx " "Found entity 1: tx" {  } { { "../src/rtl/tx.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686219680887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686219680887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_uart " "Found entity 1: top_uart" {  } { { "../src/rtl/top_uart.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686219680887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686219680887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/git_basic2023/lab02_tlqkf/src/rtl/sw.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/git_basic2023/lab02_tlqkf/src/rtl/sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 sw " "Found entity 1: sw" {  } { { "../src/rtl/sw.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/sw.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686219680903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686219680903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/git_basic2023/lab02_tlqkf/src/rtl/rx_price.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/git_basic2023/lab02_tlqkf/src/rtl/rx_price.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_price " "Found entity 1: rx_price" {  } { { "../src/rtl/rx_price.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/rx_price.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686219680903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686219680903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/git_basic2023/lab02_tlqkf/src/rtl/rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/git_basic2023/lab02_tlqkf/src/rtl/rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx " "Found entity 1: rx" {  } { { "../src/rtl/rx.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686219680903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686219680903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/git_basic2023/lab02_tlqkf/src/rtl/remain.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/git_basic2023/lab02_tlqkf/src/rtl/remain.v" { { "Info" "ISGN_ENTITY_NAME" "1 led " "Found entity 1: led" {  } { { "../src/rtl/remain.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/remain.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686219680903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686219680903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/git_basic2023/lab02_tlqkf/src/rtl/gen_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/git_basic2023/lab02_tlqkf/src/rtl/gen_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 gen_ex " "Found entity 1: gen_ex" {  } { { "../src/rtl/gen_ex.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/gen_ex.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686219680903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686219680903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/git_basic2023/lab02_tlqkf/src/rtl/edge_detecte.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/git_basic2023/lab02_tlqkf/src/rtl/edge_detecte.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detecte " "Found entity 1: edge_detecte" {  } { { "../src/rtl/edge_detecte.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/edge_detecte.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686219680903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686219680903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/git_basic2023/lab02_tlqkf/src/rtl/debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/git_basic2023/lab02_tlqkf/src/rtl/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "../src/rtl/debounce.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686219680918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686219680918 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_uart " "Elaborating entity \"top_uart\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1686219680949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:ps_load " "Elaborating entity \"debounce\" for hierarchy \"debounce:ps_load\"" {  } { { "../src/rtl/top_uart.v" "ps_load" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686219680949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detecte edge_detecte:edge_load " "Elaborating entity \"edge_detecte\" for hierarchy \"edge_detecte:edge_load\"" {  } { { "../src/rtl/top_uart.v" "edge_load" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686219680949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit8_encorder bit8_encorder:bit8_en " "Elaborating entity \"bit8_encorder\" for hierarchy \"bit8_encorder:bit8_en\"" {  } { { "../src/rtl/top_uart.v" "bit8_en" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686219680949 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "bit8_encorder.v(13) " "Verilog HDL Case Statement information at bit8_encorder.v(13): all case item expressions in this case statement are onehot" {  } { { "../src/rtl/bit8_encorder.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/bit8_encorder.v" 13 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1686219680949 "|top_uart|bit8_encorder:bit8_en"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_ex gen_ex:gen_enable " "Elaborating entity \"gen_ex\" for hierarchy \"gen_ex:gen_enable\"" {  } { { "../src/rtl/top_uart.v" "gen_enable" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686219680949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx tx:TTL_tx " "Elaborating entity \"tx\" for hierarchy \"tx:TTL_tx\"" {  } { { "../src/rtl/top_uart.v" "TTL_tx" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686219680949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx rx:TTL_rx " "Elaborating entity \"rx\" for hierarchy \"rx:TTL_rx\"" {  } { { "../src/rtl/top_uart.v" "TTL_rx" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686219680966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_price rx_price:price " "Elaborating entity \"rx_price\" for hierarchy \"rx_price:price\"" {  } { { "../src/rtl/top_uart.v" "price" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686219680966 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "rx_price.v(20) " "Verilog HDL Case Statement information at rx_price.v(20): all case item expressions in this case statement are onehot" {  } { { "../src/rtl/rx_price.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/rx_price.v" 20 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1686219680966 "|top_uart|rx_price:price"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fnd_encorder fnd_encorder:fnd_price_0 " "Elaborating entity \"fnd_encorder\" for hierarchy \"fnd_encorder:fnd_price_0\"" {  } { { "../src/rtl/top_uart.v" "fnd_price_0" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686219680970 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1686219681409 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/rtl/tx.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/tx.v" 19 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1686219681411 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1686219681411 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "fnd_rxd_top\[0\] VCC " "Pin \"fnd_rxd_top\[0\]\" is stuck at VCC" {  } { { "../src/rtl/top_uart.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686219681487 "|top_uart|fnd_rxd_top[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fnd_rxd_top\[1\] VCC " "Pin \"fnd_rxd_top\[1\]\" is stuck at VCC" {  } { { "../src/rtl/top_uart.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686219681487 "|top_uart|fnd_rxd_top[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fnd_rxd_top\[2\] VCC " "Pin \"fnd_rxd_top\[2\]\" is stuck at VCC" {  } { { "../src/rtl/top_uart.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686219681487 "|top_uart|fnd_rxd_top[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fnd_rxd_top\[3\] VCC " "Pin \"fnd_rxd_top\[3\]\" is stuck at VCC" {  } { { "../src/rtl/top_uart.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686219681487 "|top_uart|fnd_rxd_top[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fnd_rxd_top\[4\] VCC " "Pin \"fnd_rxd_top\[4\]\" is stuck at VCC" {  } { { "../src/rtl/top_uart.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686219681487 "|top_uart|fnd_rxd_top[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fnd_rxd_top\[5\] VCC " "Pin \"fnd_rxd_top\[5\]\" is stuck at VCC" {  } { { "../src/rtl/top_uart.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686219681487 "|top_uart|fnd_rxd_top[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fnd_rxd_top\[6\] VCC " "Pin \"fnd_rxd_top\[6\]\" is stuck at VCC" {  } { { "../src/rtl/top_uart.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686219681487 "|top_uart|fnd_rxd_top[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fnd_rxd_1\[0\] VCC " "Pin \"fnd_rxd_1\[0\]\" is stuck at VCC" {  } { { "../src/rtl/top_uart.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686219681487 "|top_uart|fnd_rxd_1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fnd_rxd_1\[1\] VCC " "Pin \"fnd_rxd_1\[1\]\" is stuck at VCC" {  } { { "../src/rtl/top_uart.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686219681487 "|top_uart|fnd_rxd_1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fnd_rxd_1\[2\] VCC " "Pin \"fnd_rxd_1\[2\]\" is stuck at VCC" {  } { { "../src/rtl/top_uart.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686219681487 "|top_uart|fnd_rxd_1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fnd_rxd_1\[3\] VCC " "Pin \"fnd_rxd_1\[3\]\" is stuck at VCC" {  } { { "../src/rtl/top_uart.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686219681487 "|top_uart|fnd_rxd_1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fnd_rxd_1\[4\] VCC " "Pin \"fnd_rxd_1\[4\]\" is stuck at VCC" {  } { { "../src/rtl/top_uart.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686219681487 "|top_uart|fnd_rxd_1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fnd_rxd_1\[5\] VCC " "Pin \"fnd_rxd_1\[5\]\" is stuck at VCC" {  } { { "../src/rtl/top_uart.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686219681487 "|top_uart|fnd_rxd_1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fnd_rxd_1\[6\] VCC " "Pin \"fnd_rxd_1\[6\]\" is stuck at VCC" {  } { { "../src/rtl/top_uart.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686219681487 "|top_uart|fnd_rxd_1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fnd_rxd_2\[0\] VCC " "Pin \"fnd_rxd_2\[0\]\" is stuck at VCC" {  } { { "../src/rtl/top_uart.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686219681487 "|top_uart|fnd_rxd_2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fnd_rxd_2\[1\] VCC " "Pin \"fnd_rxd_2\[1\]\" is stuck at VCC" {  } { { "../src/rtl/top_uart.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686219681487 "|top_uart|fnd_rxd_2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fnd_rxd_2\[2\] VCC " "Pin \"fnd_rxd_2\[2\]\" is stuck at VCC" {  } { { "../src/rtl/top_uart.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686219681487 "|top_uart|fnd_rxd_2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fnd_rxd_2\[3\] VCC " "Pin \"fnd_rxd_2\[3\]\" is stuck at VCC" {  } { { "../src/rtl/top_uart.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686219681487 "|top_uart|fnd_rxd_2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fnd_rxd_2\[4\] VCC " "Pin \"fnd_rxd_2\[4\]\" is stuck at VCC" {  } { { "../src/rtl/top_uart.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686219681487 "|top_uart|fnd_rxd_2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fnd_rxd_2\[5\] VCC " "Pin \"fnd_rxd_2\[5\]\" is stuck at VCC" {  } { { "../src/rtl/top_uart.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686219681487 "|top_uart|fnd_rxd_2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fnd_rxd_2\[6\] VCC " "Pin \"fnd_rxd_2\[6\]\" is stuck at VCC" {  } { { "../src/rtl/top_uart.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686219681487 "|top_uart|fnd_rxd_2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fnd_rxd_3\[0\] VCC " "Pin \"fnd_rxd_3\[0\]\" is stuck at VCC" {  } { { "../src/rtl/top_uart.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686219681487 "|top_uart|fnd_rxd_3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fnd_rxd_3\[1\] VCC " "Pin \"fnd_rxd_3\[1\]\" is stuck at VCC" {  } { { "../src/rtl/top_uart.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686219681487 "|top_uart|fnd_rxd_3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fnd_rxd_3\[2\] VCC " "Pin \"fnd_rxd_3\[2\]\" is stuck at VCC" {  } { { "../src/rtl/top_uart.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686219681487 "|top_uart|fnd_rxd_3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fnd_rxd_3\[3\] VCC " "Pin \"fnd_rxd_3\[3\]\" is stuck at VCC" {  } { { "../src/rtl/top_uart.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686219681487 "|top_uart|fnd_rxd_3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fnd_rxd_3\[4\] VCC " "Pin \"fnd_rxd_3\[4\]\" is stuck at VCC" {  } { { "../src/rtl/top_uart.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686219681487 "|top_uart|fnd_rxd_3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fnd_rxd_3\[5\] VCC " "Pin \"fnd_rxd_3\[5\]\" is stuck at VCC" {  } { { "../src/rtl/top_uart.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686219681487 "|top_uart|fnd_rxd_3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fnd_rxd_3\[6\] VCC " "Pin \"fnd_rxd_3\[6\]\" is stuck at VCC" {  } { { "../src/rtl/top_uart.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686219681487 "|top_uart|fnd_rxd_3[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1686219681487 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1686219681583 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "20 " "20 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1686219681730 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1686219681851 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686219681851 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rxd " "No output dependent on input pin \"rxd\"" {  } { { "../src/rtl/top_uart.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686219681914 "|top_uart|rxd"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1686219681914 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "243 " "Implemented 243 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1686219681914 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1686219681914 ""} { "Info" "ICUT_CUT_TM_LCELLS" "200 " "Implemented 200 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1686219681914 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1686219681914 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4641 " "Peak virtual memory: 4641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1686219681962 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 08 19:21:21 2023 " "Processing ended: Thu Jun 08 19:21:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1686219681962 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1686219681962 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1686219681962 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1686219681962 ""}
