// Seed: 241874560
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  assign module_2.id_3 = 0;
  input wire id_2;
  output wire id_1;
  assign id_1 = id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4
  );
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5;
  nor primCall (id_1, id_2, id_3);
endmodule
module module_2 (
    output supply1 id_0,
    input wand id_1,
    input tri1 id_2,
    input tri0 id_3,
    input tri1 id_4,
    input wor id_5
    , id_15,
    output wor id_6,
    input wire id_7,
    input tri id_8,
    output uwire id_9,
    input wand id_10,
    output uwire id_11,
    input wand id_12,
    input tri1 id_13
);
  logic id_16;
  module_0 modCall_1 (
      id_16,
      id_15,
      id_15
  );
endmodule
