{"vcs1":{"timestamp_begin":1696901877.784972559, "rt":0.79, "ut":0.29, "st":0.29}}
{"vcselab":{"timestamp_begin":1696901878.750508958, "rt":0.93, "ut":0.54, "st":0.26}}
{"link":{"timestamp_begin":1696901879.825025593, "rt":0.59, "ut":0.16, "st":0.34}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1696901876.949645542}
{"VCS_COMP_START_TIME": 1696901876.949645542}
{"VCS_COMP_END_TIME": 1696901880.588353701}
{"VCS_USER_OPTIONS": "-sverilog mController.sve hw3.sv -debug"}
{"vcs1": {"peak_mem": 338116}}
{"stitch_vcselab": {"peak_mem": 238952}}
