==27646== Cachegrind, a cache and branch-prediction profiler
==27646== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==27646== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==27646== Command: ./mser .
==27646== 
--27646-- warning: L3 cache found, using its data for the LL simulation.
--27646-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--27646-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
LRU cache replacement will be used
==27646== 
==27646== Process terminating with default action of signal 15 (SIGTERM)
==27646==    at 0x10CB1A: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27646==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27646== 
==27646== I   refs:      2,304,684,967
==27646== I1  misses:            1,206
==27646== LLi misses:            1,202
==27646== I1  miss rate:          0.00%
==27646== LLi miss rate:          0.00%
==27646== 
==27646== D   refs:        922,236,844  (623,651,601 rd   + 298,585,243 wr)
==27646== D1  misses:        2,066,972  (    839,859 rd   +   1,227,113 wr)
==27646== LLd misses:        1,368,190  (    261,578 rd   +   1,106,612 wr)
==27646== D1  miss rate:           0.2% (        0.1%     +         0.4%  )
==27646== LLd miss rate:           0.1% (        0.0%     +         0.4%  )
==27646== 
==27646== LL refs:           2,068,178  (    841,065 rd   +   1,227,113 wr)
==27646== LL misses:         1,369,392  (    262,780 rd   +   1,106,612 wr)
==27646== LL miss rate:            0.0% (        0.0%     +         0.4%  )
