
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001453                       # Number of seconds simulated
sim_ticks                                  1452911000                       # Number of ticks simulated
final_tick                                 1452911000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 365364                       # Simulator instruction rate (inst/s)
host_op_rate                                   714294                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              686712013                       # Simulator tick rate (ticks/s)
host_mem_usage                                4505740                       # Number of bytes of host memory used
host_seconds                                     2.12                       # Real time elapsed on the host
sim_insts                                      773012                       # Number of instructions simulated
sim_ops                                       1511261                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::ruby.dir_cntrl0       109824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             109824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::ruby.dir_cntrl0        11136                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           11136                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::ruby.dir_cntrl0          858                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 858                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::ruby.dir_cntrl0           87                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 87                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::ruby.dir_cntrl0     75588938                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              75588938                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::ruby.dir_cntrl0      7664613                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              7664613                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::ruby.dir_cntrl0     83253551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             83253551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         858                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         87                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1716                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      174                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 106752                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3072                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    8896                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  109824                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                11136                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     48                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    13                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                92                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                92                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                66                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                52                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                82                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               84                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               58                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               22                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              117                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1452858000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1716                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  174                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     812                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     812                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          333                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    339.603604                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   251.950931                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   285.326423                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          157     47.15%     47.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           62     18.62%     65.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           29      8.71%     74.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           20      6.01%     80.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           16      4.80%     85.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           16      4.80%     90.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            6      1.80%     91.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           27      8.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          333                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     344.500000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    114.181085                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    554.777132                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63              2     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            1     25.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             4                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      34.750000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     33.566690                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     10.563301                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1     25.00%     25.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1     25.00%     50.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38                1     25.00%     75.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48                1     25.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             4                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     23158748                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                54433748                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    8340000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     13884.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32634.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        73.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         6.12                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     75.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      7.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.62                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      29.27                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1340                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     127                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.34                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.88                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    1537415.87                       # Average gap between requests
system.mem_ctrls.pageHitRate                    80.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1028160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   561000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 5350800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             94592160                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            157352490                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            731064750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              989949360                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            683.436002                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   1216070250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      48360000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     184823250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                  1459080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   796125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 7238400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                 900720                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             94592160                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            239093055                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            659362500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             1003442040                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            692.751007                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   1097837000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      48360000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     304775500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.ruby_clk_domain.clock                      500                       # Clock period in ticks
system.ruby.phys_mem.bytes_read::cpu0.inst      8359688                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::cpu0.data      1081943                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::gpu.ce          4892                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::gpu.shader_cores.data         9344                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::gpu.shader_cores.inst          192                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total        9456059                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::cpu0.inst      8359688                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::gpu.shader_cores.inst          192                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total      8359880                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::cpu0.data       750920                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::gpu.ce         4892                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::gpu.shader_cores.data         2240                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total       758052                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::cpu0.inst      1044961                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::cpu0.data       174008                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::gpu.ce             45                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::gpu.shader_cores.data          109                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::gpu.shader_cores.inst           12                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total         1219135                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::cpu0.data       118425                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::gpu.ce            44                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::gpu.shader_cores.data           58                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total         118527                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::cpu0.inst    5753750918                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::cpu0.data     744672592                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::gpu.ce          3367033                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::gpu.shader_cores.data      6431227                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::gpu.shader_cores.inst       132148                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total        6508353918                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::cpu0.inst   5753750918                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::gpu.shader_cores.inst       132148                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total   5753883066                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::cpu0.data    516838265                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::gpu.ce         3367033                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::gpu.shader_cores.data      1541732                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total        521747031                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::cpu0.inst   5753750918                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::cpu0.data   1261510856                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::gpu.ce         6734067                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::gpu.shader_cores.data      7972959                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::gpu.shader_cores.inst       132148                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total       7030100949                       # Total bandwidth to/from this memory (bytes/s)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu0.workload.num_syscalls                  44                       # Number of system calls
system.cpu0.numCycles                         2905822                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     1                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   1                       # number of work items this cpu completed
system.cpu0.committedInsts                     773012                       # Number of instructions committed
system.cpu0.committedOps                      1511261                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses              1483575                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                 36551                       # Number of float alu accesses
system.cpu0.num_func_calls                      25761                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts       140988                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                     1483575                       # number of integer instructions
system.cpu0.num_fp_insts                        36551                       # number of float instructions
system.cpu0.num_int_register_reads            2801575                       # number of times the integer registers were read
system.cpu0.num_int_register_writes           1180024                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads               54213                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes              26422                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads              950904                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes             478663                       # number of times the CC registers were written
system.cpu0.num_mem_refs                       292406                       # number of memory refs
system.cpu0.num_load_insts                     173982                       # Number of load instructions
system.cpu0.num_store_insts                    118424                       # Number of store instructions
system.cpu0.num_idle_cycles              56496.585961                       # Number of idle cycles
system.cpu0.num_busy_cycles              2849325.414039                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.980557                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.019443                       # Percentage of idle cycles
system.cpu0.Branches                           187173                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                 6237      0.41%      0.41% # Class of executed instruction
system.cpu0.op_class::IntAlu                  1185558     78.45%     78.86% # Class of executed instruction
system.cpu0.op_class::IntMult                    3320      0.22%     79.08% # Class of executed instruction
system.cpu0.op_class::IntDiv                      576      0.04%     79.12% # Class of executed instruction
system.cpu0.op_class::FloatAdd                  23164      1.53%     80.65% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     80.65% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     80.65% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     80.65% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     80.65% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     80.65% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     80.65% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     80.65% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     80.65% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     80.65% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     80.65% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     80.65% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     80.65% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     80.65% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     80.65% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     80.65% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     80.65% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     80.65% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     80.65% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     80.65% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     80.65% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     80.65% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     80.65% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     80.65% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     80.65% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     80.65% # Class of executed instruction
system.cpu0.op_class::MemRead                  173982     11.51%     92.16% # Class of executed instruction
system.cpu0.op_class::MemWrite                 118424      7.84%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                   1511261                       # Class of executed instruction
system.cpu1.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu2.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu3.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.gpu.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.gpu.clk_domain.clock                      1429                       # Clock period in ticks
system.gpu.dram_wrapper.clk_domain.clock          541                       # Clock period in ticks
system.gpu.icnt_wrapper.clk_domain.clock         2858                       # Clock period in ticks
system.ruby.delayHist::bucket_size                  2                       # delay histogram for all message
system.ruby.delayHist::max_bucket                  19                       # delay histogram for all message
system.ruby.delayHist::samples                     94                       # delay histogram for all message
system.ruby.delayHist::mean                  0.404255                       # delay histogram for all message
system.ruby.delayHist::stdev                 2.106412                       # delay histogram for all message
system.ruby.delayHist                    |          90     95.74%     95.74% |           0      0.00%     95.74% |           0      0.00%     95.74% |           2      2.13%     97.87% |           0      0.00%     97.87% |           1      1.06%     98.94% |           0      0.00%     98.94% |           0      0.00%     98.94% |           1      1.06%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                       94                       # delay histogram for all message
system.ruby.outstanding_req_hist::bucket_size            2                      
system.ruby.outstanding_req_hist::max_bucket           19                      
system.ruby.outstanding_req_hist::samples      1337662                      
system.ruby.outstanding_req_hist::mean       1.000837                      
system.ruby.outstanding_req_hist::gmean      1.000261                      
system.ruby.outstanding_req_hist::stdev      0.077214                      
system.ruby.outstanding_req_hist         |     1337461     99.98%     99.98% |          49      0.00%     99.99% |          20      0.00%     99.99% |          28      0.00%     99.99% |          73      0.01%    100.00% |          31      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist::total       1337662                      
system.ruby.latency_hist::bucket_size             128                      
system.ruby.latency_hist::max_bucket             1279                      
system.ruby.latency_hist::samples             1337662                      
system.ruby.latency_hist::mean               1.154117                      
system.ruby.latency_hist::gmean              1.014332                      
system.ruby.latency_hist::stdev              4.193589                      
system.ruby.latency_hist                 |     1337224     99.97%     99.97% |         379      0.03%    100.00% |          37      0.00%    100.00% |          11      0.00%    100.00% |           8      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist::total               1337662                      
system.ruby.hit_latency_hist::bucket_size           64                      
system.ruby.hit_latency_hist::max_bucket          639                      
system.ruby.hit_latency_hist::samples         1336807                      
system.ruby.hit_latency_hist::mean           1.071618                      
system.ruby.hit_latency_hist::gmean          1.011246                      
system.ruby.hit_latency_hist::stdev          1.754940                      
system.ruby.hit_latency_hist             |     1336667     99.99%     99.99% |          62      0.00%     99.99% |          63      0.00%    100.00% |           4      0.00%    100.00% |           7      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist::total           1336807                      
system.ruby.miss_latency_hist::bucket_size          128                      
system.ruby.miss_latency_hist::max_bucket         1279                      
system.ruby.miss_latency_hist::samples            855                      
system.ruby.miss_latency_hist::mean        130.142690                      
system.ruby.miss_latency_hist::gmean       118.847083                      
system.ruby.miss_latency_hist::stdev        77.826254                      
system.ruby.miss_latency_hist            |         495     57.89%     57.89% |         312     36.49%     94.39% |          26      3.04%     97.43% |          11      1.29%     98.71% |           8      0.94%     99.65% |           3      0.35%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist::total              855                      
system.ruby.L1Cache.incomplete_times                3                      
system.ruby.GPUL2Cache.incomplete_times             2                      
system.ruby.Directory.incomplete_times             31                      
system.gpu.shader_mmu.numPagefaults                 0                       # Number of Pagefaults
system.gpu.shader_mmu.numPagewalks                 11                       # Number of Pagewalks
system.gpu.shader_mmu.totalRequests                11                       # Total number of requests
system.gpu.shader_mmu.l2hits                        0                       # Hits in the shared L2
system.gpu.shader_mmu.prefetchHits                  0                       # Number of prefetch hits
system.gpu.shader_mmu.numPrefetches                 0                       # Number of prefetchs
system.gpu.shader_mmu.prefetchFaults                0                       # Number of faults caused by prefetches
system.gpu.shader_mmu.pagefaultLatency::samples            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::mean          nan                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::gmean          nan                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::stdev          nan                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::0            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::1            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::2            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::3            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::4            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::5            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::6            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::7            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::8            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::9            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::10            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::11            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::12            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::13            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::14            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::15            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::16            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::17            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::18            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::19            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::20            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::21            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::22            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::23            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::24            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::25            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::26            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::27            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::28            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::29            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::30            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::31            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::total            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.concurrentWalks::samples           11                       # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::mean            0                       # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::gmean            0                       # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::stdev            0                       # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::0           11    100.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::1            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::2            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::3            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::4            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::5            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::6            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::7            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::8            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::9            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::10            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::11            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::12            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::13            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::14            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::15            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::total           11                       # Number of outstanding walks
system.gpu.shader_mmu.pagewalkLatency::samples           11                       # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::mean            0                       # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::gmean            0                       # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::stdev            0                       # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::0           11    100.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::1            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::2            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::3            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::4            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::5            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::6            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::7            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::8            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::9            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::10            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::11            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::12            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::13            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::14            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::15            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::16            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::17            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::18            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::19            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::20            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::21            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::22            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::23            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::24            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::25            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::26            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::27            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::28            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::29            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::30            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::31            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::total           11                       # Latency to complete the pagewalk
system.gpu.kernels_started                          2                       # Number of kernels started
system.gpu.kernels_completed                        2                       # Number of kernels completed
system.gpu.ce.device_dtb.hits                       0                       # Number of hits in this TLB
system.gpu.ce.device_dtb.misses                     0                       # Number of misses in this TLB
system.gpu.ce.device_dtb.hitRate                  nan                       # Hit rate for this TLB
system.gpu.ce.host_dtb.hits                        34                       # Number of hits in this TLB
system.gpu.ce.host_dtb.misses                      11                       # Number of misses in this TLB
system.gpu.ce.host_dtb.hitRate               0.755556                       # Hit rate for this TLB
system.gpu.ce.numOperations                         8                       # Number of copy/memset operations
system.gpu.ce.opBytesRead                        4892                       # Number of copy bytes read
system.gpu.ce.opBytesWritten                     4892                       # Number of copy/memset bytes written
system.gpu.ce.opTimeTicks                    40978067                       # Total time spent in copy/memset operations
system.gpu.shader_cores.itb.hits                    0                       # Number of hits in this TLB
system.gpu.shader_cores.itb.misses                  0                       # Number of misses in this TLB
system.gpu.shader_cores.itb.hitRate               nan                       # Hit rate for this TLB
system.gpu.shader_cores.local_loads                 0                       # Number of loads from local space
system.gpu.shader_cores.local_stores                0                       # Number of stores to local space
system.gpu.shader_cores.shared_loads             1008                       # Number of loads from shared space
system.gpu.shader_cores.shared_stores             768                       # Number of stores to shared space
system.gpu.shader_cores.param_kernel_loads         1824                       # Number of loads from kernel parameter space
system.gpu.shader_cores.param_local_loads            0                       # Number of loads from local parameter space
system.gpu.shader_cores.param_local_stores            0                       # Number of stores to local parameter space
system.gpu.shader_cores.const_loads                 0                       # Number of loads from constant space
system.gpu.shader_cores.tex_loads                   0                       # Number of loads from texture space
system.gpu.shader_cores.global_loads             2144                       # Number of loads from global space
system.gpu.shader_cores.global_stores             560                       # Number of stores to global space
system.gpu.shader_cores.surf_loads                  0                       # Number of loads from surface space
system.gpu.shader_cores.generic_loads               0                       # Number of loads from generic spaces (global, shared, local)
system.gpu.shader_cores.generic_stores              0                       # Number of stores to generic spaces (global, shared, local)
system.gpu.shader_cores.inst_cache_requests           12                       # Number of instruction cache requests sent
system.gpu.shader_cores.inst_cache_retries            0                       # Number of instruction cache retries
system.gpu.shader_cores.inst_counts::0              0                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores.inst_counts::1          32800                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores.inst_counts::2            544                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores.inst_counts::3           4832                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores.inst_counts::4           1536                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores.inst_counts::5           6304                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores.inst_counts::6              0                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores.inst_counts::7              0                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores.activeCycles             5426                       # Number of cycles this shader was executing a CTA
system.gpu.shader_cores.notStalledCycles         1365                       # Number of cycles this shader was actually executing at least one instance
system.gpu.shader_cores.instInstances           46016                       # Total instructions executed by all PEs in the core
system.gpu.shader_cores.instPerCycle         8.480649                       # Instruction instances per cycle
system.gpu.shader_cores.kernels_completed            2                       # Number of kernels completed
system.gpu.shader_cores.lsq.data_tlb.hits            0                       # Number of hits in this TLB
system.gpu.shader_cores.lsq.data_tlb.misses            0                       # Number of misses in this TLB
system.gpu.shader_cores.lsq.data_tlb.hitRate          nan                       # Hit rate for this TLB
system.gpu.shader_cores.lsq.warpInstBufActive::samples      7052115                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores.lsq.warpInstBufActive::mean     2.438095                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores.lsq.warpInstBufActive::gmean          nan                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores.lsq.warpInstBufActive::stdev     4.101865                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores.lsq.warpInstBufActive::0      4164106     59.05%     59.05% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores.lsq.warpInstBufActive::1       688778      9.77%     68.81% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores.lsq.warpInstBufActive::2       255791      3.63%     72.44% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores.lsq.warpInstBufActive::3       152903      2.17%     74.61% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores.lsq.warpInstBufActive::4       144329      2.05%     76.66% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores.lsq.warpInstBufActive::5       135755      1.93%     78.58% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores.lsq.warpInstBufActive::6       145758      2.07%     80.65% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores.lsq.warpInstBufActive::7       132897      1.88%     82.53% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores.lsq.warpInstBufActive::8       840252     11.91%     94.45% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores.lsq.warpInstBufActive::9         7145      0.10%     94.55% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores.lsq.warpInstBufActive::10        25722      0.36%     94.91% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores.lsq.warpInstBufActive::11        10003      0.14%     95.06% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores.lsq.warpInstBufActive::12        41441      0.59%     95.64% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores.lsq.warpInstBufActive::13        20006      0.28%     95.93% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores.lsq.warpInstBufActive::14        12861      0.18%     96.11% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores.lsq.warpInstBufActive::15         7145      0.10%     96.21% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores.lsq.warpInstBufActive::16       267223      3.79%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores.lsq.warpInstBufActive::17            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores.lsq.warpInstBufActive::18            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores.lsq.warpInstBufActive::19            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores.lsq.warpInstBufActive::20            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores.lsq.warpInstBufActive::21            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores.lsq.warpInstBufActive::22            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores.lsq.warpInstBufActive::23            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores.lsq.warpInstBufActive::24            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores.lsq.warpInstBufActive::25            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores.lsq.warpInstBufActive::26            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores.lsq.warpInstBufActive::27            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores.lsq.warpInstBufActive::28            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores.lsq.warpInstBufActive::29            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores.lsq.warpInstBufActive::30            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores.lsq.warpInstBufActive::31            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores.lsq.warpInstBufActive::32            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores.lsq.warpInstBufActive::33            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores.lsq.warpInstBufActive::34            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores.lsq.warpInstBufActive::35            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores.lsq.warpInstBufActive::36            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores.lsq.warpInstBufActive::37            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores.lsq.warpInstBufActive::38            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores.lsq.warpInstBufActive::39            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores.lsq.warpInstBufActive::40            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores.lsq.warpInstBufActive::41            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores.lsq.warpInstBufActive::42            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores.lsq.warpInstBufActive::43            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores.lsq.warpInstBufActive::44            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores.lsq.warpInstBufActive::45            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores.lsq.warpInstBufActive::46            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores.lsq.warpInstBufActive::47            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores.lsq.warpInstBufActive::48            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores.lsq.warpInstBufActive::49            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores.lsq.warpInstBufActive::50            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores.lsq.warpInstBufActive::51            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores.lsq.warpInstBufActive::52            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores.lsq.warpInstBufActive::53            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores.lsq.warpInstBufActive::54            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores.lsq.warpInstBufActive::55            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores.lsq.warpInstBufActive::56            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores.lsq.warpInstBufActive::57            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores.lsq.warpInstBufActive::58            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores.lsq.warpInstBufActive::59            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores.lsq.warpInstBufActive::60            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores.lsq.warpInstBufActive::61            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores.lsq.warpInstBufActive::62            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores.lsq.warpInstBufActive::63            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores.lsq.warpInstBufActive::64            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores.lsq.warpInstBufActive::total      7052115                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores.lsq.cacheAccesses     0.006319                       # Average number of concurrent outstanding cache accesses
system.gpu.shader_cores.lsq.writebackBlockedCycles           31                       # Number of cycles blocked for core writeback stage
system.gpu.shader_cores.lsq.mshrHitQueued           61                       # Number of hits on blocked lines in MSHRs
system.gpu.shader_cores.lsq.mshrsFullCycles            0                       # Number of cycles stalled waiting for an MSHR
system.gpu.shader_cores.lsq.mshrsFullCount            0                       # Number of times MSHRs filled
system.gpu.shader_cores.lsq.warpCoalescedAccesses::samples          103                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores.lsq.warpCoalescedAccesses::mean     1.621359                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores.lsq.warpCoalescedAccesses::gmean     1.471092                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores.lsq.warpCoalescedAccesses::stdev     0.742498                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores.lsq.warpCoalescedAccesses::0            0      0.00%      0.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores.lsq.warpCoalescedAccesses::1           55     53.40%     53.40% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores.lsq.warpCoalescedAccesses::2           32     31.07%     84.47% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores.lsq.warpCoalescedAccesses::3           16     15.53%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores.lsq.warpCoalescedAccesses::4            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores.lsq.warpCoalescedAccesses::5            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores.lsq.warpCoalescedAccesses::6            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores.lsq.warpCoalescedAccesses::7            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores.lsq.warpCoalescedAccesses::8            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores.lsq.warpCoalescedAccesses::9            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores.lsq.warpCoalescedAccesses::10            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores.lsq.warpCoalescedAccesses::11            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores.lsq.warpCoalescedAccesses::12            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores.lsq.warpCoalescedAccesses::13            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores.lsq.warpCoalescedAccesses::14            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores.lsq.warpCoalescedAccesses::15            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores.lsq.warpCoalescedAccesses::16            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores.lsq.warpCoalescedAccesses::17            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores.lsq.warpCoalescedAccesses::18            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores.lsq.warpCoalescedAccesses::19            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores.lsq.warpCoalescedAccesses::20            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores.lsq.warpCoalescedAccesses::21            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores.lsq.warpCoalescedAccesses::22            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores.lsq.warpCoalescedAccesses::23            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores.lsq.warpCoalescedAccesses::24            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores.lsq.warpCoalescedAccesses::25            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores.lsq.warpCoalescedAccesses::26            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores.lsq.warpCoalescedAccesses::27            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores.lsq.warpCoalescedAccesses::28            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores.lsq.warpCoalescedAccesses::29            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores.lsq.warpCoalescedAccesses::30            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores.lsq.warpCoalescedAccesses::31            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores.lsq.warpCoalescedAccesses::32            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores.lsq.warpCoalescedAccesses::total          103                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores.lsq.warpLatencyRead::samples           77                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores.lsq.warpLatencyRead::mean    77.909091                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores.lsq.warpLatencyRead::gmean    42.895911                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores.lsq.warpLatencyRead::stdev    65.382313                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores.lsq.warpLatencyRead::0-15           35     45.45%     45.45% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores.lsq.warpLatencyRead::16-31            0      0.00%     45.45% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores.lsq.warpLatencyRead::32-47            0      0.00%     45.45% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores.lsq.warpLatencyRead::48-63            2      2.60%     48.05% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores.lsq.warpLatencyRead::64-79            0      0.00%     48.05% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores.lsq.warpLatencyRead::80-95            0      0.00%     48.05% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores.lsq.warpLatencyRead::96-111           11     14.29%     62.34% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores.lsq.warpLatencyRead::112-127            6      7.79%     70.13% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores.lsq.warpLatencyRead::128-143            7      9.09%     79.22% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores.lsq.warpLatencyRead::144-159            7      9.09%     88.31% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores.lsq.warpLatencyRead::160-175            5      6.49%     94.81% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores.lsq.warpLatencyRead::176-191            3      3.90%     98.70% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores.lsq.warpLatencyRead::192-207            0      0.00%     98.70% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores.lsq.warpLatencyRead::208-223            1      1.30%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores.lsq.warpLatencyRead::224-239            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores.lsq.warpLatencyRead::240-255            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores.lsq.warpLatencyRead::total           77                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores.lsq.warpLatencyWrite::samples           26                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores.lsq.warpLatencyWrite::mean   181.461538                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores.lsq.warpLatencyWrite::gmean   161.734131                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores.lsq.warpLatencyWrite::stdev    89.190686                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores.lsq.warpLatencyWrite::0-31            0      0.00%      0.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores.lsq.warpLatencyWrite::32-63            2      7.69%      7.69% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores.lsq.warpLatencyWrite::64-95            0      0.00%      7.69% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores.lsq.warpLatencyWrite::96-127            5     19.23%     26.92% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores.lsq.warpLatencyWrite::128-159            7     26.92%     53.85% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores.lsq.warpLatencyWrite::160-191            2      7.69%     61.54% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores.lsq.warpLatencyWrite::192-223            2      7.69%     69.23% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores.lsq.warpLatencyWrite::224-255            4     15.38%     84.62% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores.lsq.warpLatencyWrite::256-287            1      3.85%     88.46% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores.lsq.warpLatencyWrite::288-319            0      0.00%     88.46% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores.lsq.warpLatencyWrite::320-351            1      3.85%     92.31% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores.lsq.warpLatencyWrite::352-383            1      3.85%     96.15% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores.lsq.warpLatencyWrite::384-415            1      3.85%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores.lsq.warpLatencyWrite::416-447            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores.lsq.warpLatencyWrite::448-479            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores.lsq.warpLatencyWrite::480-511            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores.lsq.warpLatencyWrite::total           26                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores.lsq.warpLatencyFence::samples           64                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores.lsq.warpLatencyFence::mean    20.546875                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores.lsq.warpLatencyFence::gmean     8.732227                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores.lsq.warpLatencyFence::stdev    39.430843                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores.lsq.warpLatencyFence::0-15           56     87.50%     87.50% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores.lsq.warpLatencyFence::16-31            0      0.00%     87.50% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores.lsq.warpLatencyFence::32-47            0      0.00%     87.50% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores.lsq.warpLatencyFence::48-63            0      0.00%     87.50% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores.lsq.warpLatencyFence::64-79            0      0.00%     87.50% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores.lsq.warpLatencyFence::80-95            0      0.00%     87.50% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores.lsq.warpLatencyFence::96-111            4      6.25%     93.75% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores.lsq.warpLatencyFence::112-127            0      0.00%     93.75% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores.lsq.warpLatencyFence::128-143            2      3.12%     96.88% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores.lsq.warpLatencyFence::144-159            2      3.12%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores.lsq.warpLatencyFence::160-175            0      0.00%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores.lsq.warpLatencyFence::176-191            0      0.00%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores.lsq.warpLatencyFence::192-207            0      0.00%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores.lsq.warpLatencyFence::208-223            0      0.00%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores.lsq.warpLatencyFence::224-239            0      0.00%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores.lsq.warpLatencyFence::240-255            0      0.00%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores.lsq.warpLatencyFence::total           64                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores.lsq.warpLatencyAtomic::samples            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores.lsq.warpLatencyAtomic::mean          nan                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores.lsq.warpLatencyAtomic::gmean          nan                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores.lsq.warpLatencyAtomic::stdev          nan                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores.lsq.warpLatencyAtomic::0            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores.lsq.warpLatencyAtomic::1            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores.lsq.warpLatencyAtomic::2            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores.lsq.warpLatencyAtomic::3            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores.lsq.warpLatencyAtomic::4            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores.lsq.warpLatencyAtomic::5            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores.lsq.warpLatencyAtomic::6            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores.lsq.warpLatencyAtomic::7            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores.lsq.warpLatencyAtomic::8            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores.lsq.warpLatencyAtomic::9            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores.lsq.warpLatencyAtomic::10            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores.lsq.warpLatencyAtomic::11            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores.lsq.warpLatencyAtomic::12            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores.lsq.warpLatencyAtomic::13            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores.lsq.warpLatencyAtomic::14            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores.lsq.warpLatencyAtomic::15            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores.lsq.warpLatencyAtomic::total            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores.lsq.tlbMissLatency::samples            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores.lsq.tlbMissLatency::mean          nan                       # Latency in cycles for TLB miss
system.gpu.shader_cores.lsq.tlbMissLatency::gmean          nan                       # Latency in cycles for TLB miss
system.gpu.shader_cores.lsq.tlbMissLatency::stdev          nan                       # Latency in cycles for TLB miss
system.gpu.shader_cores.lsq.tlbMissLatency::0            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores.lsq.tlbMissLatency::1            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores.lsq.tlbMissLatency::2            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores.lsq.tlbMissLatency::3            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores.lsq.tlbMissLatency::4            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores.lsq.tlbMissLatency::5            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores.lsq.tlbMissLatency::6            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores.lsq.tlbMissLatency::7            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores.lsq.tlbMissLatency::8            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores.lsq.tlbMissLatency::9            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores.lsq.tlbMissLatency::10            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores.lsq.tlbMissLatency::11            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores.lsq.tlbMissLatency::12            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores.lsq.tlbMissLatency::13            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores.lsq.tlbMissLatency::14            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores.lsq.tlbMissLatency::15            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores.lsq.tlbMissLatency::total            0                       # Latency in cycles for TLB miss
system.ruby.ce_cntrl.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.ce_cntrl.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.ce_cntrl.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dir_cntrl0.probeFilter.demand_hits            0                       # Number of cache demand hits
system.ruby.dir_cntrl0.probeFilter.demand_misses            0                       # Number of cache demand misses
system.ruby.dir_cntrl0.probeFilter.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dir_cntrl0.probeFilter.num_data_array_reads          953                       # number of data array reads
system.ruby.dir_cntrl0.probeFilter.num_data_array_writes         1806                       # number of data array writes
system.ruby.dir_cntrl0.fully_busy_cycles           81                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.L1Dcache.demand_hits       291407                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses         1026                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.demand_accesses       292433                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits      1040028                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         4933                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses      1044961                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L2cache.demand_hits         5140                       # Number of cache demand hits
system.ruby.l1_cntrl0.L2cache.demand_misses          819                       # Number of cache demand misses
system.ruby.l1_cntrl0.L2cache.demand_accesses         5959                       # Number of cache demand accesses
system.ruby.l1_cntrl0.fully_busy_cycles             2                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl1.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L2cache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl1.L2cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl1.L2cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L2cache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl2.L2cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl2.L2cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L2cache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl3.L2cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl3.L2cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_sp00.cache.demand_hits           85                       # Number of cache demand hits
system.ruby.l1_cntrl_sp00.cache.demand_misses           94                       # Number of cache demand misses
system.ruby.l1_cntrl_sp00.cache.demand_accesses          179                       # Number of cache demand accesses
system.ruby.l1_cntrl_sp00.cache.num_data_array_reads           85                       # number of data array reads
system.ruby.l1_cntrl_sp00.cache.num_data_array_writes           36                       # number of data array writes
system.ruby.l1_cntrl_sp00.cache.num_tag_array_reads          179                       # number of tag array reads
system.ruby.l1_cntrl_sp00.cache.num_tag_array_writes           58                       # number of tag array writes
system.ruby.l1_pw_cntrl.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_pw_cntrl.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_pw_cntrl.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_pw_cntrl.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_pw_cntrl.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_pw_cntrl.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_pw_cntrl.L2cache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_pw_cntrl.L2cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_pw_cntrl.L2cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits           49                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses           45                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.demand_accesses           94                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.num_data_array_reads           29                       # number of data array reads
system.ruby.l2_cntrl0.L2cache.num_data_array_writes           92                       # number of data array writes
system.ruby.l2_cntrl0.L2cache.num_tag_array_reads         1002                       # number of tag array reads
system.ruby.l2_cntrl0.L2cache.num_tag_array_writes           93                       # number of tag array writes
system.ruby.l2_cntrl0.fully_busy_cycles            45                       # cycles for which number of transistions == max transitions
system.ruby.network.ext_links0.int_node.percent_links_utilized     0.012361                      
system.ruby.network.ext_links0.int_node.msg_count.Response_Data::1           45                      
system.ruby.network.ext_links0.int_node.msg_count.Writeback_Control::0           89                      
system.ruby.network.ext_links0.int_node.msg_count.Writeback_Control::1           44                      
system.ruby.network.ext_links0.int_node.msg_bytes.Response_Data::1         6120                      
system.ruby.network.ext_links0.int_node.msg_bytes.Writeback_Control::0          712                      
system.ruby.network.ext_links0.int_node.msg_bytes.Writeback_Control::1          352                      
system.ruby.network.ext_links1.int_node.percent_links_utilized     0.019336                      
system.ruby.network.ext_links1.int_node.msg_count.Request_Control::2          819                      
system.ruby.network.ext_links1.int_node.msg_count.Response_Data::4          863                      
system.ruby.network.ext_links1.int_node.msg_count.Response_Control::4         4578                      
system.ruby.network.ext_links1.int_node.msg_count.Broadcast_Control::3         2993                      
system.ruby.network.ext_links1.int_node.msg_count.Unblock_Control::5          818                      
system.ruby.network.ext_links1.int_node.msg_bytes.Request_Control::2         6552                      
system.ruby.network.ext_links1.int_node.msg_bytes.Response_Data::4       117368                      
system.ruby.network.ext_links1.int_node.msg_bytes.Response_Control::4        36624                      
system.ruby.network.ext_links1.int_node.msg_bytes.Broadcast_Control::3        23944                      
system.ruby.network.ext_links1.int_node.msg_bytes.Unblock_Control::5         6544                      
system.ruby.network.ext_links5.int_node.percent_links_utilized     0.014640                      
system.ruby.network.ext_links5.int_node.msg_count.Control::7           36                      
system.ruby.network.ext_links5.int_node.msg_count.Data::7           58                      
system.ruby.network.ext_links5.int_node.msg_count.Response_Data::6           36                      
system.ruby.network.ext_links5.int_node.msg_count.Response_Control::4          953                      
system.ruby.network.ext_links5.int_node.msg_count.Writeback_Control::6           58                      
system.ruby.network.ext_links5.int_node.msg_count.Broadcast_Control::3          953                      
system.ruby.network.ext_links5.int_node.msg_bytes.Control::7          288                      
system.ruby.network.ext_links5.int_node.msg_bytes.Data::7         7888                      
system.ruby.network.ext_links5.int_node.msg_bytes.Response_Data::6         4896                      
system.ruby.network.ext_links5.int_node.msg_bytes.Response_Control::4         7624                      
system.ruby.network.ext_links5.int_node.msg_bytes.Writeback_Control::6          464                      
system.ruby.network.ext_links5.int_node.msg_bytes.Broadcast_Control::3         7624                      
system.ruby.network.ext_links6.int_node.percent_links_utilized     0.018559                      
system.ruby.network.ext_links6.int_node.msg_count.Control::7           36                      
system.ruby.network.ext_links6.int_node.msg_count.Data::7           58                      
system.ruby.network.ext_links6.int_node.msg_count.Request_Control::2           45                      
system.ruby.network.ext_links6.int_node.msg_count.Response_Data::4           72                      
system.ruby.network.ext_links6.int_node.msg_count.Response_Data::6           36                      
system.ruby.network.ext_links6.int_node.msg_count.Response_Control::4         2009                      
system.ruby.network.ext_links6.int_node.msg_count.Writeback_Control::6           58                      
system.ruby.network.ext_links6.int_node.msg_count.Broadcast_Control::3         1861                      
system.ruby.network.ext_links6.int_node.msg_count.Unblock_Control::5           45                      
system.ruby.network.ext_links6.int_node.msg_bytes.Control::7          288                      
system.ruby.network.ext_links6.int_node.msg_bytes.Data::7         7888                      
system.ruby.network.ext_links6.int_node.msg_bytes.Request_Control::2          360                      
system.ruby.network.ext_links6.int_node.msg_bytes.Response_Data::4         9792                      
system.ruby.network.ext_links6.int_node.msg_bytes.Response_Data::6         4896                      
system.ruby.network.ext_links6.int_node.msg_bytes.Response_Control::4        16072                      
system.ruby.network.ext_links6.int_node.msg_bytes.Writeback_Control::6          464                      
system.ruby.network.ext_links6.int_node.msg_bytes.Broadcast_Control::3        14888                      
system.ruby.network.ext_links6.int_node.msg_bytes.Unblock_Control::5          360                      
system.ruby.network.int_links0.node_a.percent_links_utilized     0.033122                      
system.ruby.network.int_links0.node_a.msg_count.Request_Control::2          864                      
system.ruby.network.int_links0.node_a.msg_count.Response_Data::1           45                      
system.ruby.network.int_links0.node_a.msg_count.Response_Data::4          921                      
system.ruby.network.int_links0.node_a.msg_count.Response_Control::4         2281                      
system.ruby.network.int_links0.node_a.msg_count.Writeback_Control::0           89                      
system.ruby.network.int_links0.node_a.msg_count.Writeback_Control::1           44                      
system.ruby.network.int_links0.node_a.msg_count.Broadcast_Control::3         1906                      
system.ruby.network.int_links0.node_a.msg_count.Unblock_Control::5          863                      
system.ruby.network.int_links0.node_a.msg_bytes.Request_Control::2         6912                      
system.ruby.network.int_links0.node_a.msg_bytes.Response_Data::1         6120                      
system.ruby.network.int_links0.node_a.msg_bytes.Response_Data::4       125256                      
system.ruby.network.int_links0.node_a.msg_bytes.Response_Control::4        18248                      
system.ruby.network.int_links0.node_a.msg_bytes.Writeback_Control::0          712                      
system.ruby.network.int_links0.node_a.msg_bytes.Writeback_Control::1          352                      
system.ruby.network.int_links0.node_a.msg_bytes.Broadcast_Control::3        15248                      
system.ruby.network.int_links0.node_a.msg_bytes.Unblock_Control::5         6904                      
system.ruby.network.msg_count.Control              72                      
system.ruby.network.msg_count.Data                116                      
system.ruby.network.msg_count.Request_Control         1728                      
system.ruby.network.msg_count.Response_Data         2018                      
system.ruby.network.msg_count.Response_Control         9821                      
system.ruby.network.msg_count.Writeback_Control          382                      
system.ruby.network.msg_count.Broadcast_Control         7713                      
system.ruby.network.msg_count.Unblock_Control         1726                      
system.ruby.network.msg_byte.Control              576                      
system.ruby.network.msg_byte.Data               15776                      
system.ruby.network.msg_byte.Request_Control        13824                      
system.ruby.network.msg_byte.Response_Data       274448                      
system.ruby.network.msg_byte.Response_Control        78568                      
system.ruby.network.msg_byte.Writeback_Control         3056                      
system.ruby.network.msg_byte.Broadcast_Control        61704                      
system.ruby.network.msg_byte.Unblock_Control        13808                      
system.ruby.network.int_links0.node_a.throttle0.link_utilization     0.028064                      
system.ruby.network.int_links0.node_a.throttle0.msg_count.Request_Control::2          864                      
system.ruby.network.int_links0.node_a.throttle0.msg_count.Response_Data::4           57                      
system.ruby.network.int_links0.node_a.throttle0.msg_count.Response_Control::4          477                      
system.ruby.network.int_links0.node_a.throttle0.msg_count.Writeback_Control::0           89                      
system.ruby.network.int_links0.node_a.throttle0.msg_count.Unblock_Control::5          863                      
system.ruby.network.int_links0.node_a.throttle0.msg_bytes.Request_Control::2         6912                      
system.ruby.network.int_links0.node_a.throttle0.msg_bytes.Response_Data::4         7752                      
system.ruby.network.int_links0.node_a.throttle0.msg_bytes.Response_Control::4         3816                      
system.ruby.network.int_links0.node_a.throttle0.msg_bytes.Writeback_Control::0          712                      
system.ruby.network.int_links0.node_a.throttle0.msg_bytes.Unblock_Control::5         6904                      
system.ruby.network.int_links0.node_a.throttle1.link_utilization     0.022273                      
system.ruby.network.int_links0.node_a.throttle1.msg_count.Response_Data::1           45                      
system.ruby.network.int_links0.node_a.throttle1.msg_count.Writeback_Control::1           44                      
system.ruby.network.int_links0.node_a.throttle1.msg_bytes.Response_Data::1         6120                      
system.ruby.network.int_links0.node_a.throttle1.msg_bytes.Writeback_Control::1          352                      
system.ruby.network.int_links0.node_a.throttle2.link_utilization     0.066823                      
system.ruby.network.int_links0.node_a.throttle2.msg_count.Response_Data::4          819                      
system.ruby.network.int_links0.node_a.throttle2.msg_count.Response_Control::4         1629                      
system.ruby.network.int_links0.node_a.throttle2.msg_count.Broadcast_Control::3          953                      
system.ruby.network.int_links0.node_a.throttle2.msg_bytes.Response_Data::4       111384                      
system.ruby.network.int_links0.node_a.throttle2.msg_bytes.Response_Control::4        13032                      
system.ruby.network.int_links0.node_a.throttle2.msg_bytes.Broadcast_Control::3         7624                      
system.ruby.network.int_links0.node_a.throttle3.link_utilization     0.015328                      
system.ruby.network.int_links0.node_a.throttle3.msg_count.Response_Data::4           45                      
system.ruby.network.int_links0.node_a.throttle3.msg_count.Response_Control::4          175                      
system.ruby.network.int_links0.node_a.throttle3.msg_count.Broadcast_Control::3          953                      
system.ruby.network.int_links0.node_a.throttle3.msg_bytes.Response_Data::4         6120                      
system.ruby.network.int_links0.node_a.throttle3.msg_bytes.Response_Control::4         1400                      
system.ruby.network.int_links0.node_a.throttle3.msg_bytes.Broadcast_Control::3         7624                      
system.ruby.network.ext_links0.int_node.throttle0.link_utilization     0.022273                      
system.ruby.network.ext_links0.int_node.throttle0.msg_count.Response_Data::1           45                      
system.ruby.network.ext_links0.int_node.throttle0.msg_count.Writeback_Control::1           44                      
system.ruby.network.ext_links0.int_node.throttle0.msg_bytes.Response_Data::1         6120                      
system.ruby.network.ext_links0.int_node.throttle0.msg_bytes.Writeback_Control::1          352                      
system.ruby.network.ext_links0.int_node.throttle1.link_utilization     0.002450                      
system.ruby.network.ext_links0.int_node.throttle1.msg_count.Writeback_Control::0           89                      
system.ruby.network.ext_links0.int_node.throttle1.msg_bytes.Writeback_Control::0          712                      
system.ruby.network.ext_links1.int_node.throttle0.link_utilization     0.073455                      
system.ruby.network.ext_links1.int_node.throttle0.msg_count.Response_Data::4          819                      
system.ruby.network.ext_links1.int_node.throttle0.msg_count.Response_Control::4         4086                      
system.ruby.network.ext_links1.int_node.throttle0.msg_count.Broadcast_Control::3          134                      
system.ruby.network.ext_links1.int_node.throttle0.msg_bytes.Response_Data::4       111384                      
system.ruby.network.ext_links1.int_node.throttle0.msg_bytes.Response_Control::4        32688                      
system.ruby.network.ext_links1.int_node.throttle0.msg_bytes.Broadcast_Control::3         1072                      
system.ruby.network.ext_links1.int_node.throttle1.link_utilization     0.003858                      
system.ruby.network.ext_links1.int_node.throttle1.msg_count.Broadcast_Control::3          953                      
system.ruby.network.ext_links1.int_node.throttle1.msg_bytes.Broadcast_Control::3         7624                      
system.ruby.network.ext_links1.int_node.throttle2.link_utilization     0.003858                      
system.ruby.network.ext_links1.int_node.throttle2.msg_count.Broadcast_Control::3          953                      
system.ruby.network.ext_links1.int_node.throttle2.msg_bytes.Broadcast_Control::3         7624                      
system.ruby.network.ext_links1.int_node.throttle3.link_utilization     0.003858                      
system.ruby.network.ext_links1.int_node.throttle3.msg_count.Broadcast_Control::3          953                      
system.ruby.network.ext_links1.int_node.throttle3.msg_bytes.Broadcast_Control::3         7624                      
system.ruby.network.ext_links1.int_node.throttle4.link_utilization     0.011648                      
system.ruby.network.ext_links1.int_node.throttle4.msg_count.Request_Control::2          819                      
system.ruby.network.ext_links1.int_node.throttle4.msg_count.Response_Data::4           44                      
system.ruby.network.ext_links1.int_node.throttle4.msg_count.Response_Control::4          492                      
system.ruby.network.ext_links1.int_node.throttle4.msg_count.Unblock_Control::5          818                      
system.ruby.network.ext_links1.int_node.throttle4.msg_bytes.Request_Control::2         6552                      
system.ruby.network.ext_links1.int_node.throttle4.msg_bytes.Response_Data::4         5984                      
system.ruby.network.ext_links1.int_node.throttle4.msg_bytes.Response_Control::4         3936                      
system.ruby.network.ext_links1.int_node.throttle4.msg_bytes.Unblock_Control::5         6544                      
system.ruby.network.ext_links5.int_node.throttle0.link_utilization     0.016398                      
system.ruby.network.ext_links5.int_node.throttle0.msg_count.Broadcast_Control::3          953                      
system.ruby.network.ext_links5.int_node.throttle0.msg_bytes.Broadcast_Control::3         7624                      
system.ruby.network.ext_links5.int_node.throttle1.link_utilization     0.011529                      
system.ruby.network.ext_links5.int_node.throttle1.msg_count.Response_Data::6           36                      
system.ruby.network.ext_links5.int_node.throttle1.msg_count.Writeback_Control::6           58                      
system.ruby.network.ext_links5.int_node.throttle1.msg_bytes.Response_Data::6         4896                      
system.ruby.network.ext_links5.int_node.throttle1.msg_bytes.Writeback_Control::6          464                      
system.ruby.network.ext_links5.int_node.throttle2.link_utilization     0.015992                      
system.ruby.network.ext_links5.int_node.throttle2.msg_count.Control::7           36                      
system.ruby.network.ext_links5.int_node.throttle2.msg_count.Data::7           58                      
system.ruby.network.ext_links5.int_node.throttle2.msg_count.Response_Control::4          953                      
system.ruby.network.ext_links5.int_node.throttle2.msg_bytes.Control::7          288                      
system.ruby.network.ext_links5.int_node.throttle2.msg_bytes.Data::7         7888                      
system.ruby.network.ext_links5.int_node.throttle2.msg_bytes.Response_Control::4         7624                      
system.ruby.network.ext_links6.int_node.throttle0.link_utilization     0.023604                      
system.ruby.network.ext_links6.int_node.throttle0.msg_count.Control::7           36                      
system.ruby.network.ext_links6.int_node.throttle0.msg_count.Data::7           58                      
system.ruby.network.ext_links6.int_node.throttle0.msg_count.Response_Data::4           45                      
system.ruby.network.ext_links6.int_node.throttle0.msg_count.Response_Control::4          220                      
system.ruby.network.ext_links6.int_node.throttle0.msg_count.Broadcast_Control::3          908                      
system.ruby.network.ext_links6.int_node.throttle0.msg_bytes.Control::7          288                      
system.ruby.network.ext_links6.int_node.throttle0.msg_bytes.Data::7         7888                      
system.ruby.network.ext_links6.int_node.throttle0.msg_bytes.Response_Data::4         6120                      
system.ruby.network.ext_links6.int_node.throttle0.msg_bytes.Response_Control::4         1760                      
system.ruby.network.ext_links6.int_node.throttle0.msg_bytes.Broadcast_Control::3         7264                      
system.ruby.network.ext_links6.int_node.throttle1.link_utilization     0.018932                      
system.ruby.network.ext_links6.int_node.throttle1.msg_count.Request_Control::2           45                      
system.ruby.network.ext_links6.int_node.throttle1.msg_count.Response_Data::4           27                      
system.ruby.network.ext_links6.int_node.throttle1.msg_count.Response_Control::4         1789                      
system.ruby.network.ext_links6.int_node.throttle1.msg_count.Unblock_Control::5           45                      
system.ruby.network.ext_links6.int_node.throttle1.msg_bytes.Request_Control::2          360                      
system.ruby.network.ext_links6.int_node.throttle1.msg_bytes.Response_Data::4         3672                      
system.ruby.network.ext_links6.int_node.throttle1.msg_bytes.Response_Control::4        14312                      
system.ruby.network.ext_links6.int_node.throttle1.msg_bytes.Unblock_Control::5          360                      
system.ruby.network.ext_links6.int_node.throttle2.link_utilization     0.013142                      
system.ruby.network.ext_links6.int_node.throttle2.msg_count.Response_Data::6           36                      
system.ruby.network.ext_links6.int_node.throttle2.msg_count.Writeback_Control::6           58                      
system.ruby.network.ext_links6.int_node.throttle2.msg_count.Broadcast_Control::3          953                      
system.ruby.network.ext_links6.int_node.throttle2.msg_bytes.Response_Data::6         4896                      
system.ruby.network.ext_links6.int_node.throttle2.msg_bytes.Writeback_Control::6          464                      
system.ruby.network.ext_links6.int_node.throttle2.msg_bytes.Broadcast_Control::3         7624                      
system.work_item_type0::samples                     1                       # Run time stat forwork_item_type0
system.work_item_type0::mean                111038500                       # Run time stat forwork_item_type0
system.work_item_type0::gmean            111038500.000000                       # Run time stat forwork_item_type0
system.work_item_type0::stdev                     nan                       # Run time stat forwork_item_type0
system.work_item_type0::0-8.38861e+06               0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::8.38861e+06-1.67772e+07            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::1.67772e+07-2.51658e+07            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::2.51658e+07-3.35544e+07            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::3.35544e+07-4.1943e+07            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::4.1943e+07-5.03316e+07            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::5.03316e+07-5.87203e+07            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::5.87203e+07-6.71089e+07            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::6.71089e+07-7.54975e+07            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::7.54975e+07-8.38861e+07            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::8.38861e+07-9.22747e+07            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::9.22747e+07-1.00663e+08            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::1.00663e+08-1.09052e+08            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::1.09052e+08-1.17441e+08            1    100.00%    100.00% # Run time stat forwork_item_type0
system.work_item_type0::1.17441e+08-1.25829e+08            0      0.00%    100.00% # Run time stat forwork_item_type0
system.work_item_type0::1.25829e+08-1.34218e+08            0      0.00%    100.00% # Run time stat forwork_item_type0
system.work_item_type0::1.34218e+08-1.42606e+08            0      0.00%    100.00% # Run time stat forwork_item_type0
system.work_item_type0::1.42606e+08-1.50995e+08            0      0.00%    100.00% # Run time stat forwork_item_type0
system.work_item_type0::1.50995e+08-1.59384e+08            0      0.00%    100.00% # Run time stat forwork_item_type0
system.work_item_type0::1.59384e+08-1.67772e+08            0      0.00%    100.00% # Run time stat forwork_item_type0
system.work_item_type0::total                       1                       # Run time stat forwork_item_type0
system.ruby.delayVCHist.vnet_1::bucket_size            2                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket           19                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples            94                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean         0.404255                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        2.106412                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |          90     95.74%     95.74% |           0      0.00%     95.74% |           0      0.00%     95.74% |           2      2.13%     97.87% |           0      0.00%     97.87% |           1      1.06%     98.94% |           0      0.00%     98.94% |           0      0.00%     98.94% |           1      1.06%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total              94                       # delay histogram for vnet_1
system.ruby.LD.latency_hist::bucket_size           64                      
system.ruby.LD.latency_hist::max_bucket           639                      
system.ruby.LD.latency_hist::samples           167383                      
system.ruby.LD.latency_hist::mean            1.241351                      
system.ruby.LD.latency_hist::gmean           1.017850                      
system.ruby.LD.latency_hist::stdev           6.240647                      
system.ruby.LD.latency_hist              |      167203     99.89%     99.89% |          65      0.04%     99.93% |          86      0.05%     99.98% |           4      0.00%     99.99% |          10      0.01%     99.99% |           3      0.00%     99.99% |           6      0.00%    100.00% |           3      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist::total             167383                      
system.ruby.LD.hit_latency_hist::bucket_size           32                      
system.ruby.LD.hit_latency_hist::max_bucket          319                      
system.ruby.LD.hit_latency_hist::samples       167224                      
system.ruby.LD.hit_latency_hist::mean        1.096218                      
system.ruby.LD.hit_latency_hist::gmean       1.013190                      
system.ruby.LD.hit_latency_hist::stdev       2.339268                      
system.ruby.LD.hit_latency_hist          |      167179     99.97%     99.97% |           7      0.00%     99.98% |          10      0.01%     99.98% |           9      0.01%     99.99% |          11      0.01%    100.00% |           4      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist::total         167224                      
system.ruby.LD.miss_latency_hist::bucket_size           64                      
system.ruby.LD.miss_latency_hist::max_bucket          639                      
system.ruby.LD.miss_latency_hist::samples          159                      
system.ruby.LD.miss_latency_hist::mean     153.880503                      
system.ruby.LD.miss_latency_hist::gmean    126.909261                      
system.ruby.LD.miss_latency_hist::stdev    109.536270                      
system.ruby.LD.miss_latency_hist         |          17     10.69%     10.69% |          46     28.93%     39.62% |          71     44.65%     84.28% |           0      0.00%     84.28% |          10      6.29%     90.57% |           3      1.89%     92.45% |           6      3.77%     96.23% |           3      1.89%     98.11% |           3      1.89%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist::total           159                      
system.ruby.ST.latency_hist::bucket_size          128                      
system.ruby.ST.latency_hist::max_bucket          1279                      
system.ruby.ST.latency_hist::samples           118487                      
system.ruby.ST.latency_hist::mean            1.294927                      
system.ruby.ST.latency_hist::gmean           1.011219                      
system.ruby.ST.latency_hist::stdev           7.046004                      
system.ruby.ST.latency_hist              |      118357     99.89%     99.89% |         114      0.10%     99.99% |          12      0.01%    100.00% |           0      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist::total             118487                      
system.ruby.ST.hit_latency_hist::bucket_size           64                      
system.ruby.ST.hit_latency_hist::max_bucket          639                      
system.ruby.ST.hit_latency_hist::samples       118312                      
system.ruby.ST.hit_latency_hist::mean        1.112195                      
system.ruby.ST.hit_latency_hist::gmean       1.004154                      
system.ruby.ST.hit_latency_hist::stdev       4.322216                      
system.ruby.ST.hit_latency_hist          |      118210     99.91%     99.91% |          43      0.04%     99.95% |          48      0.04%     99.99% |           0      0.00%     99.99% |           7      0.01%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist::total         118312                      
system.ruby.ST.miss_latency_hist::bucket_size          128                      
system.ruby.ST.miss_latency_hist::max_bucket         1279                      
system.ruby.ST.miss_latency_hist::samples          175                      
system.ruby.ST.miss_latency_hist::mean     124.834286                      
system.ruby.ST.miss_latency_hist::gmean    115.779301                      
system.ruby.ST.miss_latency_hist::stdev     75.709221                      
system.ruby.ST.miss_latency_hist         |         104     59.43%     59.43% |          66     37.71%     97.14% |           1      0.57%     97.71% |           0      0.00%     97.71% |           3      1.71%     99.43% |           1      0.57%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist::total           175                      
system.ruby.IFETCH.latency_hist::bucket_size          128                      
system.ruby.IFETCH.latency_hist::max_bucket         1279                      
system.ruby.IFETCH.latency_hist::samples      1044973                      
system.ruby.IFETCH.latency_hist::mean        1.125062                      
system.ruby.IFETCH.latency_hist::gmean       1.014213                      
system.ruby.IFETCH.latency_hist::stdev       3.259541                      
system.ruby.IFETCH.latency_hist          |     1044781     99.98%     99.98% |         174      0.02%    100.00% |          12      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist::total        1044973                      
system.ruby.IFETCH.hit_latency_hist::bucket_size            2                      
system.ruby.IFETCH.hit_latency_hist::max_bucket           19                      
system.ruby.IFETCH.hit_latency_hist::samples      1044453                      
system.ruby.IFETCH.hit_latency_hist::mean     1.063550                      
system.ruby.IFETCH.hit_latency_hist::gmean     1.011816                      
system.ruby.IFETCH.hit_latency_hist::stdev     0.974275                      
system.ruby.IFETCH.hit_latency_hist      |     1040028     99.58%     99.58% |           0      0.00%     99.58% |           0      0.00%     99.58% |           0      0.00%     99.58% |           0      0.00%     99.58% |           0      0.00%     99.58% |           0      0.00%     99.58% |           0      0.00%     99.58% |        4425      0.42%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist::total      1044453                      
system.ruby.IFETCH.miss_latency_hist::bucket_size          128                      
system.ruby.IFETCH.miss_latency_hist::max_bucket         1279                      
system.ruby.IFETCH.miss_latency_hist::samples          520                      
system.ruby.IFETCH.miss_latency_hist::mean   124.675000                      
system.ruby.IFETCH.miss_latency_hist::gmean   117.498668                      
system.ruby.IFETCH.miss_latency_hist::stdev    64.653755                      
system.ruby.IFETCH.miss_latency_hist     |         328     63.08%     63.08% |         174     33.46%     96.54% |          12      2.31%     98.85% |           2      0.38%     99.23% |           2      0.38%     99.62% |           2      0.38%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist::total          520                      
system.ruby.RMW_Read.latency_hist::bucket_size           16                      
system.ruby.RMW_Read.latency_hist::max_bucket          159                      
system.ruby.RMW_Read.latency_hist::samples         6739                      
system.ruby.RMW_Read.latency_hist::mean      1.018846                      
system.ruby.RMW_Read.latency_hist::gmean     1.000720                      
system.ruby.RMW_Read.latency_hist::stdev     1.547056                      
system.ruby.RMW_Read.latency_hist        |        6738     99.99%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           1      0.01%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist::total         6739                      
system.ruby.RMW_Read.hit_latency_hist::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist::samples         6738                      
system.ruby.RMW_Read.hit_latency_hist::mean            1                      
system.ruby.RMW_Read.hit_latency_hist::gmean            1                      
system.ruby.RMW_Read.hit_latency_hist    |           0      0.00%      0.00% |        6738    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist::total         6738                      
system.ruby.RMW_Read.miss_latency_hist::bucket_size           16                      
system.ruby.RMW_Read.miss_latency_hist::max_bucket          159                      
system.ruby.RMW_Read.miss_latency_hist::samples            1                      
system.ruby.RMW_Read.miss_latency_hist::mean          128                      
system.ruby.RMW_Read.miss_latency_hist::gmean   128.000000                      
system.ruby.RMW_Read.miss_latency_hist::stdev          nan                      
system.ruby.RMW_Read.miss_latency_hist   |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist::total            1                      
system.ruby.Locked_RMW_Read.latency_hist::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist::samples           40                      
system.ruby.Locked_RMW_Read.latency_hist::mean            1                      
system.ruby.Locked_RMW_Read.latency_hist::gmean            1                      
system.ruby.Locked_RMW_Read.latency_hist |           0      0.00%      0.00% |          40    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist::total           40                      
system.ruby.Locked_RMW_Read.hit_latency_hist::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist::samples           40                      
system.ruby.Locked_RMW_Read.hit_latency_hist::mean            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist::gmean            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist |           0      0.00%      0.00% |          40    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist::total           40                      
system.ruby.Locked_RMW_Write.latency_hist::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist::samples           40                      
system.ruby.Locked_RMW_Write.latency_hist::mean            1                      
system.ruby.Locked_RMW_Write.latency_hist::gmean            1                      
system.ruby.Locked_RMW_Write.latency_hist |           0      0.00%      0.00% |          40    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist::total           40                      
system.ruby.Locked_RMW_Write.hit_latency_hist::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist::samples           40                      
system.ruby.Locked_RMW_Write.hit_latency_hist::mean            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist::gmean            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist |           0      0.00%      0.00% |          40    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist::total           40                      
system.ruby.L1Cache.hit_mach_latency_hist::bucket_size            1                      
system.ruby.L1Cache.hit_mach_latency_hist::max_bucket            9                      
system.ruby.L1Cache.hit_mach_latency_hist::samples      1331435                      
system.ruby.L1Cache.hit_mach_latency_hist::mean            1                      
system.ruby.L1Cache.hit_mach_latency_hist::gmean            1                      
system.ruby.L1Cache.hit_mach_latency_hist |           0      0.00%      0.00% |     1331435    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache.hit_mach_latency_hist::total      1331435                      
system.ruby.L1Cache.miss_mach_latency_hist::bucket_size           32                      
system.ruby.L1Cache.miss_mach_latency_hist::max_bucket          319                      
system.ruby.L1Cache.miss_mach_latency_hist::samples            3                      
system.ruby.L1Cache.miss_mach_latency_hist::mean   281.666667                      
system.ruby.L1Cache.miss_mach_latency_hist::gmean   281.656843                      
system.ruby.L1Cache.miss_mach_latency_hist::stdev     2.886751                      
system.ruby.L1Cache.miss_mach_latency_hist |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           3    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache.miss_mach_latency_hist::total            3                      
system.ruby.L2Cache.hit_mach_latency_hist::bucket_size            2                      
system.ruby.L2Cache.hit_mach_latency_hist::max_bucket           19                      
system.ruby.L2Cache.hit_mach_latency_hist::samples         5140                      
system.ruby.L2Cache.hit_mach_latency_hist::mean           16                      
system.ruby.L2Cache.hit_mach_latency_hist::gmean    16.000000                      
system.ruby.L2Cache.hit_mach_latency_hist |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |        5140    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache.hit_mach_latency_hist::total         5140                      
system.ruby.GPUL1Cache.hit_mach_latency_hist::bucket_size           64                      
system.ruby.GPUL1Cache.hit_mach_latency_hist::max_bucket          639                      
system.ruby.GPUL1Cache.hit_mach_latency_hist::samples          143                      
system.ruby.GPUL1Cache.hit_mach_latency_hist::mean    67.328671                      
system.ruby.GPUL1Cache.hit_mach_latency_hist::gmean     7.688280                      
system.ruby.GPUL1Cache.hit_mach_latency_hist::stdev    93.858282                      
system.ruby.GPUL1Cache.hit_mach_latency_hist |          85     59.44%     59.44% |           0      0.00%     59.44% |          47     32.87%     92.31% |           0      0.00%     92.31% |           7      4.90%     97.20% |           4      2.80%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.GPUL1Cache.hit_mach_latency_hist::total          143                      
system.ruby.GPUL2Cache.miss_mach_latency_hist::bucket_size           16                      
system.ruby.GPUL2Cache.miss_mach_latency_hist::max_bucket          159                      
system.ruby.GPUL2Cache.miss_mach_latency_hist::samples           11                      
system.ruby.GPUL2Cache.miss_mach_latency_hist::mean    62.909091                      
system.ruby.GPUL2Cache.miss_mach_latency_hist::gmean    57.667716                      
system.ruby.GPUL2Cache.miss_mach_latency_hist::stdev    32.678600                      
system.ruby.GPUL2Cache.miss_mach_latency_hist |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           9     81.82%     81.82% |           0      0.00%     81.82% |           0      0.00%     81.82% |           0      0.00%     81.82% |           0      0.00%     81.82% |           2     18.18%    100.00% |           0      0.00%    100.00%
system.ruby.GPUL2Cache.miss_mach_latency_hist::total           11                      
system.ruby.GPUL2Cache.miss_latency_hist.issue_to_initial_request::bucket_size            1                      
system.ruby.GPUL2Cache.miss_latency_hist.issue_to_initial_request::max_bucket            9                      
system.ruby.GPUL2Cache.miss_latency_hist.issue_to_initial_request::samples            9                      
system.ruby.GPUL2Cache.miss_latency_hist.issue_to_initial_request::mean            1                      
system.ruby.GPUL2Cache.miss_latency_hist.issue_to_initial_request::gmean            1                      
system.ruby.GPUL2Cache.miss_latency_hist.issue_to_initial_request |           0      0.00%      0.00% |           9    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.GPUL2Cache.miss_latency_hist.issue_to_initial_request::total            9                      
system.ruby.GPUL2Cache.miss_latency_hist.initial_to_forward::bucket_size            1                      
system.ruby.GPUL2Cache.miss_latency_hist.initial_to_forward::max_bucket            9                      
system.ruby.GPUL2Cache.miss_latency_hist.initial_to_forward::samples            9                      
system.ruby.GPUL2Cache.miss_latency_hist.initial_to_forward::mean            5                      
system.ruby.GPUL2Cache.miss_latency_hist.initial_to_forward::gmean     5.000000                      
system.ruby.GPUL2Cache.miss_latency_hist.initial_to_forward |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           9    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.GPUL2Cache.miss_latency_hist.initial_to_forward::total            9                      
system.ruby.GPUL2Cache.miss_latency_hist.forward_to_first_response::bucket_size            2                      
system.ruby.GPUL2Cache.miss_latency_hist.forward_to_first_response::max_bucket           19                      
system.ruby.GPUL2Cache.miss_latency_hist.forward_to_first_response::samples            9                      
system.ruby.GPUL2Cache.miss_latency_hist.forward_to_first_response::mean           17                      
system.ruby.GPUL2Cache.miss_latency_hist.forward_to_first_response::gmean    17.000000                      
system.ruby.GPUL2Cache.miss_latency_hist.forward_to_first_response |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           9    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.GPUL2Cache.miss_latency_hist.forward_to_first_response::total            9                      
system.ruby.GPUL2Cache.miss_latency_hist.first_response_to_completion::bucket_size            4                      
system.ruby.GPUL2Cache.miss_latency_hist.first_response_to_completion::max_bucket           39                      
system.ruby.GPUL2Cache.miss_latency_hist.first_response_to_completion::samples            9                      
system.ruby.GPUL2Cache.miss_latency_hist.first_response_to_completion::mean    25.222222                      
system.ruby.GPUL2Cache.miss_latency_hist.first_response_to_completion::gmean    25.218845                      
system.ruby.GPUL2Cache.miss_latency_hist.first_response_to_completion::stdev     0.440959                      
system.ruby.GPUL2Cache.miss_latency_hist.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           9    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.GPUL2Cache.miss_latency_hist.first_response_to_completion::total            9                      
system.ruby.GPUCopyDMA.hit_mach_latency_hist::bucket_size           32                      
system.ruby.GPUCopyDMA.hit_mach_latency_hist::max_bucket          319                      
system.ruby.GPUCopyDMA.hit_mach_latency_hist::samples           89                      
system.ruby.GPUCopyDMA.hit_mach_latency_hist::mean   103.853933                      
system.ruby.GPUCopyDMA.hit_mach_latency_hist::gmean    97.550087                      
system.ruby.GPUCopyDMA.hit_mach_latency_hist::stdev    40.715909                      
system.ruby.GPUCopyDMA.hit_mach_latency_hist |           0      0.00%      0.00% |           7      7.87%      7.87% |          47     52.81%     60.67% |          15     16.85%     77.53% |          12     13.48%     91.01% |           4      4.49%     95.51% |           2      2.25%     97.75% |           2      2.25%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.GPUCopyDMA.hit_mach_latency_hist::total           89                      
system.ruby.Directory.miss_mach_latency_hist::bucket_size          128                      
system.ruby.Directory.miss_mach_latency_hist::max_bucket         1279                      
system.ruby.Directory.miss_mach_latency_hist::samples          841                      
system.ruby.Directory.miss_mach_latency_hist::mean   130.481570                      
system.ruby.Directory.miss_mach_latency_hist::gmean   119.607809                      
system.ruby.Directory.miss_mach_latency_hist::stdev    77.484407                      
system.ruby.Directory.miss_mach_latency_hist |         486     57.79%     57.79% |         310     36.86%     94.65% |          23      2.73%     97.38% |          11      1.31%     98.69% |           8      0.95%     99.64% |           3      0.36%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory.miss_mach_latency_hist::total          841                      
system.ruby.Directory.miss_latency_hist.issue_to_initial_request::bucket_size            1                      
system.ruby.Directory.miss_latency_hist.issue_to_initial_request::max_bucket            9                      
system.ruby.Directory.miss_latency_hist.issue_to_initial_request::samples          810                      
system.ruby.Directory.miss_latency_hist.issue_to_initial_request::mean            1                      
system.ruby.Directory.miss_latency_hist.issue_to_initial_request::gmean            1                      
system.ruby.Directory.miss_latency_hist.issue_to_initial_request |           0      0.00%      0.00% |         810    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory.miss_latency_hist.issue_to_initial_request::total          810                      
system.ruby.Directory.miss_latency_hist.initial_to_forward::bucket_size            1                      
system.ruby.Directory.miss_latency_hist.initial_to_forward::max_bucket            9                      
system.ruby.Directory.miss_latency_hist.initial_to_forward::samples          810                      
system.ruby.Directory.miss_latency_hist.initial_to_forward::mean            5                      
system.ruby.Directory.miss_latency_hist.initial_to_forward::gmean     5.000000                      
system.ruby.Directory.miss_latency_hist.initial_to_forward |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |         810    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory.miss_latency_hist.initial_to_forward::total          810                      
system.ruby.Directory.miss_latency_hist.forward_to_first_response::bucket_size            2                      
system.ruby.Directory.miss_latency_hist.forward_to_first_response::max_bucket           19                      
system.ruby.Directory.miss_latency_hist.forward_to_first_response::samples          810                      
system.ruby.Directory.miss_latency_hist.forward_to_first_response::mean           17                      
system.ruby.Directory.miss_latency_hist.forward_to_first_response::gmean    17.000000                      
system.ruby.Directory.miss_latency_hist.forward_to_first_response |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |         810    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory.miss_latency_hist.forward_to_first_response::total          810                      
system.ruby.Directory.miss_latency_hist.first_response_to_completion::bucket_size          128                      
system.ruby.Directory.miss_latency_hist.first_response_to_completion::max_bucket         1279                      
system.ruby.Directory.miss_latency_hist.first_response_to_completion::samples          810                      
system.ruby.Directory.miss_latency_hist.first_response_to_completion::mean    97.953086                      
system.ruby.Directory.miss_latency_hist.first_response_to_completion::gmean    89.991755                      
system.ruby.Directory.miss_latency_hist.first_response_to_completion::stdev    59.831802                      
system.ruby.Directory.miss_latency_hist.first_response_to_completion |         701     86.54%     86.54% |          97     11.98%     98.52% |           1      0.12%     98.64% |           3      0.37%     99.01% |           7      0.86%     99.88% |           1      0.12%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory.miss_latency_hist.first_response_to_completion::total          810                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist::bucket_size            1                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist::max_bucket            9                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist::samples       166380                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist::mean            1                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist::gmean            1                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist |           0      0.00%      0.00% |      166380    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.L1Cache.hit_type_mach_latency_hist::total       166380                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist::bucket_size           32                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist::max_bucket          319                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist::samples            2                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist::mean   282.500000                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist::gmean   282.488938                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist::stdev     3.535534                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.L1Cache.miss_type_mach_latency_hist::total            2                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist::bucket_size            2                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist::max_bucket           19                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist::samples          714                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist::mean           16                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist::gmean    16.000000                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |         714    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.L2Cache.hit_type_mach_latency_hist::total          714                      
system.ruby.LD.GPUL1Cache.hit_type_mach_latency_hist::bucket_size            1                      
system.ruby.LD.GPUL1Cache.hit_type_mach_latency_hist::max_bucket            9                      
system.ruby.LD.GPUL1Cache.hit_type_mach_latency_hist::samples           85                      
system.ruby.LD.GPUL1Cache.hit_type_mach_latency_hist::mean            1                      
system.ruby.LD.GPUL1Cache.hit_type_mach_latency_hist::gmean            1                      
system.ruby.LD.GPUL1Cache.hit_type_mach_latency_hist |           0      0.00%      0.00% |          85    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.GPUL1Cache.hit_type_mach_latency_hist::total           85                      
system.ruby.LD.GPUL2Cache.miss_type_mach_latency_hist::bucket_size           16                      
system.ruby.LD.GPUL2Cache.miss_type_mach_latency_hist::max_bucket          159                      
system.ruby.LD.GPUL2Cache.miss_type_mach_latency_hist::samples            7                      
system.ruby.LD.GPUL2Cache.miss_type_mach_latency_hist::mean    71.142857                      
system.ruby.LD.GPUL2Cache.miss_type_mach_latency_hist::gmean    63.666684                      
system.ruby.LD.GPUL2Cache.miss_type_mach_latency_hist::stdev    39.523953                      
system.ruby.LD.GPUL2Cache.miss_type_mach_latency_hist |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           5     71.43%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           2     28.57%    100.00% |           0      0.00%    100.00%
system.ruby.LD.GPUL2Cache.miss_type_mach_latency_hist::total            7                      
system.ruby.LD.GPUCopyDMA.hit_type_mach_latency_hist::bucket_size           32                      
system.ruby.LD.GPUCopyDMA.hit_type_mach_latency_hist::max_bucket          319                      
system.ruby.LD.GPUCopyDMA.hit_type_mach_latency_hist::samples           45                      
system.ruby.LD.GPUCopyDMA.hit_type_mach_latency_hist::mean   120.555556                      
system.ruby.LD.GPUCopyDMA.hit_type_mach_latency_hist::gmean   110.456179                      
system.ruby.LD.GPUCopyDMA.hit_type_mach_latency_hist::stdev    50.624085                      
system.ruby.LD.GPUCopyDMA.hit_type_mach_latency_hist |           0      0.00%      0.00% |           7     15.56%     15.56% |          10     22.22%     37.78% |           9     20.00%     57.78% |          11     24.44%     82.22% |           4      8.89%     91.11% |           2      4.44%     95.56% |           2      4.44%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.GPUCopyDMA.hit_type_mach_latency_hist::total           45                      
system.ruby.LD.Directory.miss_type_mach_latency_hist::bucket_size           64                      
system.ruby.LD.Directory.miss_type_mach_latency_hist::max_bucket          639                      
system.ruby.LD.Directory.miss_type_mach_latency_hist::samples          150                      
system.ruby.LD.Directory.miss_type_mach_latency_hist::mean   156.026667                      
system.ruby.LD.Directory.miss_type_mach_latency_hist::gmean   129.670243                      
system.ruby.LD.Directory.miss_type_mach_latency_hist::stdev   110.052882                      
system.ruby.LD.Directory.miss_type_mach_latency_hist |          12      8.00%      8.00% |          46     30.67%     38.67% |          69     46.00%     84.67% |           0      0.00%     84.67% |           8      5.33%     90.00% |           3      2.00%     92.00% |           6      4.00%     96.00% |           3      2.00%     98.00% |           3      2.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.Directory.miss_type_mach_latency_hist::total          150                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist::bucket_size            1                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist::max_bucket            9                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist::samples       118209                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist::mean            1                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist::gmean            1                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist |           0      0.00%      0.00% |      118209    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.L1Cache.hit_type_mach_latency_hist::total       118209                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist::bucket_size            2                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist::max_bucket           19                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist::samples            1                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist::mean           16                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist::gmean    16.000000                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist::stdev          nan                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.L2Cache.hit_type_mach_latency_hist::total            1                      
system.ruby.ST.GPUL1Cache.hit_type_mach_latency_hist::bucket_size           64                      
system.ruby.ST.GPUL1Cache.hit_type_mach_latency_hist::max_bucket          639                      
system.ruby.ST.GPUL1Cache.hit_type_mach_latency_hist::samples           58                      
system.ruby.ST.GPUL1Cache.hit_type_mach_latency_hist::mean   164.534483                      
system.ruby.ST.GPUL1Cache.hit_type_mach_latency_hist::gmean   152.766140                      
system.ruby.ST.GPUL1Cache.hit_type_mach_latency_hist::stdev    75.965647                      
system.ruby.ST.GPUL1Cache.hit_type_mach_latency_hist |           0      0.00%      0.00% |           0      0.00%      0.00% |          47     81.03%     81.03% |           0      0.00%     81.03% |           7     12.07%     93.10% |           4      6.90%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.GPUL1Cache.hit_type_mach_latency_hist::total           58                      
system.ruby.ST.GPUL2Cache.miss_type_mach_latency_hist::bucket_size            8                      
system.ruby.ST.GPUL2Cache.miss_type_mach_latency_hist::max_bucket           79                      
system.ruby.ST.GPUL2Cache.miss_type_mach_latency_hist::samples            4                      
system.ruby.ST.GPUL2Cache.miss_type_mach_latency_hist::mean    48.500000                      
system.ruby.ST.GPUL2Cache.miss_type_mach_latency_hist::gmean    48.497423                      
system.ruby.ST.GPUL2Cache.miss_type_mach_latency_hist::stdev     0.577350                      
system.ruby.ST.GPUL2Cache.miss_type_mach_latency_hist |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.GPUL2Cache.miss_type_mach_latency_hist::total            4                      
system.ruby.ST.GPUCopyDMA.hit_type_mach_latency_hist::bucket_size           16                      
system.ruby.ST.GPUCopyDMA.hit_type_mach_latency_hist::max_bucket          159                      
system.ruby.ST.GPUCopyDMA.hit_type_mach_latency_hist::samples           44                      
system.ruby.ST.GPUCopyDMA.hit_type_mach_latency_hist::mean    86.772727                      
system.ruby.ST.GPUCopyDMA.hit_type_mach_latency_hist::gmean    85.909045                      
system.ruby.ST.GPUCopyDMA.hit_type_mach_latency_hist::stdev    13.409236                      
system.ruby.ST.GPUCopyDMA.hit_type_mach_latency_hist |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          22     50.00%     50.00% |          15     34.09%     84.09% |           3      6.82%     90.91% |           3      6.82%     97.73% |           1      2.27%    100.00% |           0      0.00%    100.00%
system.ruby.ST.GPUCopyDMA.hit_type_mach_latency_hist::total           44                      
system.ruby.ST.Directory.miss_type_mach_latency_hist::bucket_size          128                      
system.ruby.ST.Directory.miss_type_mach_latency_hist::max_bucket         1279                      
system.ruby.ST.Directory.miss_type_mach_latency_hist::samples          171                      
system.ruby.ST.Directory.miss_type_mach_latency_hist::mean   126.619883                      
system.ruby.ST.Directory.miss_type_mach_latency_hist::gmean   118.160134                      
system.ruby.ST.Directory.miss_type_mach_latency_hist::stdev    75.673225                      
system.ruby.ST.Directory.miss_type_mach_latency_hist |         100     58.48%     58.48% |          66     38.60%     97.08% |           1      0.58%     97.66% |           0      0.00%     97.66% |           3      1.75%     99.42% |           1      0.58%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.Directory.miss_type_mach_latency_hist::total          171                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist::bucket_size            1                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist::max_bucket            9                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist::samples      1040028                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist::mean            1                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist::gmean            1                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist |           0      0.00%      0.00% |     1040028    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist::total      1040028                      
system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist::bucket_size           32                      
system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist::max_bucket          319                      
system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist::samples            1                      
system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist::mean          280                      
system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist::gmean   280.000000                      
system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist::stdev          nan                      
system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist::total            1                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist::bucket_size            2                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist::max_bucket           19                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist::samples         4425                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist::mean           16                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist::gmean    16.000000                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |        4425    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist::total         4425                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist::bucket_size          128                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist::max_bucket         1279                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist::samples          519                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist::mean   124.375723                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist::gmean   117.302240                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist::stdev    64.354588                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist |         328     63.20%     63.20% |         174     33.53%     96.72% |          11      2.12%     98.84% |           2      0.39%     99.23% |           2      0.39%     99.61% |           2      0.39%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist::total          519                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist::bucket_size            1                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist::max_bucket            9                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist::samples         6738                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist::mean            1                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist::gmean            1                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist |           0      0.00%      0.00% |        6738    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist::total         6738                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist::bucket_size           16                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist::max_bucket          159                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist::samples            1                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist::mean          128                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist::gmean   128.000000                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist::stdev          nan                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist::total            1                      
system.ruby.Locked_RMW_Read.L1Cache.hit_type_mach_latency_hist::bucket_size            1                      
system.ruby.Locked_RMW_Read.L1Cache.hit_type_mach_latency_hist::max_bucket            9                      
system.ruby.Locked_RMW_Read.L1Cache.hit_type_mach_latency_hist::samples           40                      
system.ruby.Locked_RMW_Read.L1Cache.hit_type_mach_latency_hist::mean            1                      
system.ruby.Locked_RMW_Read.L1Cache.hit_type_mach_latency_hist::gmean            1                      
system.ruby.Locked_RMW_Read.L1Cache.hit_type_mach_latency_hist |           0      0.00%      0.00% |          40    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.L1Cache.hit_type_mach_latency_hist::total           40                      
system.ruby.Locked_RMW_Write.L1Cache.hit_type_mach_latency_hist::bucket_size            1                      
system.ruby.Locked_RMW_Write.L1Cache.hit_type_mach_latency_hist::max_bucket            9                      
system.ruby.Locked_RMW_Write.L1Cache.hit_type_mach_latency_hist::samples           40                      
system.ruby.Locked_RMW_Write.L1Cache.hit_type_mach_latency_hist::mean            1                      
system.ruby.Locked_RMW_Write.L1Cache.hit_type_mach_latency_hist::gmean            1                      
system.ruby.Locked_RMW_Write.L1Cache.hit_type_mach_latency_hist |           0      0.00%      0.00% |          40    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.L1Cache.hit_type_mach_latency_hist::total           40                      
system.ruby.GPUCopyDMA_Controller.ReadRequest           45      0.00%      0.00%
system.ruby.GPUCopyDMA_Controller.WriteRequest           44      0.00%      0.00%
system.ruby.GPUCopyDMA_Controller.Data             45      0.00%      0.00%
system.ruby.GPUCopyDMA_Controller.Ack              44      0.00%      0.00%
system.ruby.GPUCopyDMA_Controller.READY.ReadRequest           45      0.00%      0.00%
system.ruby.GPUCopyDMA_Controller.READY.WriteRequest           44      0.00%      0.00%
system.ruby.GPUCopyDMA_Controller.BUSY_RD.Data           45      0.00%      0.00%
system.ruby.GPUCopyDMA_Controller.BUSY_WR.Ack           44      0.00%      0.00%
system.ruby.Directory_Controller.GETX             187      0.00%      0.00%
system.ruby.Directory_Controller.GETS             677      0.00%      0.00%
system.ruby.Directory_Controller.UnblockS            3      0.00%      0.00%
system.ruby.Directory_Controller.UnblockM          860      0.00%      0.00%
system.ruby.Directory_Controller.DMA_READ           45      0.00%      0.00%
system.ruby.Directory_Controller.DMA_WRITE           44      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data          858      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Ack           87      0.00%      0.00%
system.ruby.Directory_Controller.Ack              477      0.00%      0.00%
system.ruby.Directory_Controller.Shared_Data            2      0.00%      0.00%
system.ruby.Directory_Controller.Data               1      0.00%      0.00%
system.ruby.Directory_Controller.Exclusive_Data           54      0.00%      0.00%
system.ruby.Directory_Controller.All_acks_and_shared_data            2      0.00%      0.00%
system.ruby.Directory_Controller.All_acks_and_data_no_sharers           87      0.00%      0.00%
system.ruby.Directory_Controller.NX.GETX            2      0.00%      0.00%
system.ruby.Directory_Controller.NO.GETX            4      0.00%      0.00%
system.ruby.Directory_Controller.NO.GETS            8      0.00%      0.00%
system.ruby.Directory_Controller.NO.DMA_READ           36      0.00%      0.00%
system.ruby.Directory_Controller.NO.DMA_WRITE           19      0.00%      0.00%
system.ruby.Directory_Controller.S.DMA_READ            1      0.00%      0.00%
system.ruby.Directory_Controller.S.DMA_WRITE            1      0.00%      0.00%
system.ruby.Directory_Controller.E.GETX           181      0.00%      0.00%
system.ruby.Directory_Controller.E.GETS           669      0.00%      0.00%
system.ruby.Directory_Controller.E.DMA_READ            8      0.00%      0.00%
system.ruby.Directory_Controller.E.DMA_WRITE           24      0.00%      0.00%
system.ruby.Directory_Controller.NO_B.UnblockS            3      0.00%      0.00%
system.ruby.Directory_Controller.NO_B.UnblockM          860      0.00%      0.00%
system.ruby.Directory_Controller.NO_B_W.Memory_Data          850      0.00%      0.00%
system.ruby.Directory_Controller.NO_DW_B_W.Ack          244      0.00%      0.00%
system.ruby.Directory_Controller.NO_DW_B_W.Data            1      0.00%      0.00%
system.ruby.Directory_Controller.NO_DW_B_W.Exclusive_Data           19      0.00%      0.00%
system.ruby.Directory_Controller.NO_DW_B_W.All_acks_and_data_no_sharers           44      0.00%      0.00%
system.ruby.Directory_Controller.NO_DR_B_W.Memory_Data            8      0.00%      0.00%
system.ruby.Directory_Controller.NO_DR_B_W.Ack           48      0.00%      0.00%
system.ruby.Directory_Controller.NO_DR_B_D.Ack          185      0.00%      0.00%
system.ruby.Directory_Controller.NO_DR_B_D.Shared_Data            2      0.00%      0.00%
system.ruby.Directory_Controller.NO_DR_B_D.Exclusive_Data           35      0.00%      0.00%
system.ruby.Directory_Controller.NO_DR_B_D.All_acks_and_shared_data            2      0.00%      0.00%
system.ruby.Directory_Controller.NO_DR_B_D.All_acks_and_data_no_sharers           35      0.00%      0.00%
system.ruby.Directory_Controller.NO_DR_B.All_acks_and_data_no_sharers            8      0.00%      0.00%
system.ruby.Directory_Controller.NO_DW_W.Memory_Ack           44      0.00%      0.00%
system.ruby.Directory_Controller.WB_E_W.Memory_Ack           43      0.00%      0.00%
system.ruby.L1Cache_Controller.Load      |      167229    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total       167229                      
system.ruby.L1Cache_Controller.Ifetch    |     1044961    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total      1044961                      
system.ruby.L1Cache_Controller.Store     |      125204    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Store::total       125204                      
system.ruby.L1Cache_Controller.L1_to_L2  |        5467    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_to_L2::total         5467                      
system.ruby.L1Cache_Controller.Trigger_L2_to_L1D |         715    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Trigger_L2_to_L1D::total          715                      
system.ruby.L1Cache_Controller.Trigger_L2_to_L1I |        4425    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Trigger_L2_to_L1I::total         4425                      
system.ruby.L1Cache_Controller.Complete_L2_to_L1 |        5140    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Complete_L2_to_L1::total         5140                      
system.ruby.L1Cache_Controller.Other_GETX |          55      5.62%      5.62% |         231     23.60%     29.21% |         231     23.60%     52.81% |         231     23.60%     76.40% |         231     23.60%    100.00%
system.ruby.L1Cache_Controller.Other_GETX::total          979                      
system.ruby.L1Cache_Controller.Other_GETS |          79      2.66%      2.66% |         722     24.33%     27.00% |         722     24.33%     51.33% |         722     24.33%     75.67% |         722     24.33%    100.00%
system.ruby.L1Cache_Controller.Other_GETS::total         2967                      
system.ruby.L1Cache_Controller.Ack       |        4086    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack::total         4086                      
system.ruby.L1Cache_Controller.Data      |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data::total            2                      
system.ruby.L1Cache_Controller.Shared_Data |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Shared_Data::total            2                      
system.ruby.L1Cache_Controller.Exclusive_Data |         815    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Exclusive_Data::total          815                      
system.ruby.L1Cache_Controller.All_acks  |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.All_acks::total            2                      
system.ruby.L1Cache_Controller.All_acks_no_sharers |         817    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.All_acks_no_sharers::total          817                      
system.ruby.L1Cache_Controller.I.Load    |         135    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total          135                      
system.ruby.L1Cache_Controller.I.Ifetch  |         508    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Ifetch::total          508                      
system.ruby.L1Cache_Controller.I.Store   |         174    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Store::total          174                      
system.ruby.L1Cache_Controller.I.Other_GETX |          42      4.35%      4.35% |         231     23.91%     28.26% |         231     23.91%     52.17% |         231     23.91%     76.09% |         231     23.91%    100.00%
system.ruby.L1Cache_Controller.I.Other_GETX::total          966                      
system.ruby.L1Cache_Controller.I.Other_GETS |          48      1.63%      1.63% |         722     24.59%     26.23% |         722     24.59%     50.82% |         722     24.59%     75.41% |         722     24.59%    100.00%
system.ruby.L1Cache_Controller.I.Other_GETS::total         2936                      
system.ruby.L1Cache_Controller.S.Load    |           5    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total            5                      
system.ruby.L1Cache_Controller.S.Store   |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Store::total            2                      
system.ruby.L1Cache_Controller.O.Load    |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.O.Load::total            2                      
system.ruby.L1Cache_Controller.O.Other_GETX |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.O.Other_GETX::total            1                      
system.ruby.L1Cache_Controller.O.Other_GETS |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.O.Other_GETS::total            1                      
system.ruby.L1Cache_Controller.M.Load    |       17763    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        17763                      
system.ruby.L1Cache_Controller.M.Ifetch  |     1040028    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Ifetch::total      1040028                      
system.ruby.L1Cache_Controller.M.Store   |          39    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total           39                      
system.ruby.L1Cache_Controller.M.L1_to_L2 |        5088    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_to_L2::total         5088                      
system.ruby.L1Cache_Controller.M.Trigger_L2_to_L1D |         373    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Trigger_L2_to_L1D::total          373                      
system.ruby.L1Cache_Controller.M.Trigger_L2_to_L1I |        4425    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Trigger_L2_to_L1I::total         4425                      
system.ruby.L1Cache_Controller.M.Other_GETX |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Other_GETX::total            2                      
system.ruby.L1Cache_Controller.M.Other_GETS |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Other_GETS::total            2                      
system.ruby.L1Cache_Controller.MM.Load   |      148609    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MM.Load::total       148609                      
system.ruby.L1Cache_Controller.MM.Store  |      124988    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MM.Store::total       124988                      
system.ruby.L1Cache_Controller.MM.L1_to_L2 |         379    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MM.L1_to_L2::total          379                      
system.ruby.L1Cache_Controller.MM.Trigger_L2_to_L1D |         342    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MM.Trigger_L2_to_L1D::total          342                      
system.ruby.L1Cache_Controller.MM.Other_GETX |          10    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MM.Other_GETX::total           10                      
system.ruby.L1Cache_Controller.MM.Other_GETS |          28    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MM.Other_GETS::total           28                      
system.ruby.L1Cache_Controller.MR.Load   |         373    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MR.Load::total          373                      
system.ruby.L1Cache_Controller.MR.Ifetch |        4425    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MR.Ifetch::total         4425                      
system.ruby.L1Cache_Controller.MMR.Load  |         341    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MMR.Load::total          341                      
system.ruby.L1Cache_Controller.MMR.Store |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MMR.Store::total            1                      
system.ruby.L1Cache_Controller.IM.Ack    |         868    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Ack::total          868                      
system.ruby.L1Cache_Controller.IM.Exclusive_Data |         174    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Exclusive_Data::total          174                      
system.ruby.L1Cache_Controller.SM.Ack    |           8    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total            8                      
system.ruby.L1Cache_Controller.SM.Data   |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Data::total            2                      
system.ruby.L1Cache_Controller.ISM.All_acks_no_sharers |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.ISM.All_acks_no_sharers::total            2                      
system.ruby.L1Cache_Controller.M_W.Load  |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_W.Load::total            1                      
system.ruby.L1Cache_Controller.M_W.Ack   |          12    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_W.Ack::total           12                      
system.ruby.L1Cache_Controller.M_W.All_acks_no_sharers |         641    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_W.All_acks_no_sharers::total          641                      
system.ruby.L1Cache_Controller.MM_W.All_acks_no_sharers |         174    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MM_W.All_acks_no_sharers::total          174                      
system.ruby.L1Cache_Controller.IS.Ack    |        3198    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Ack::total         3198                      
system.ruby.L1Cache_Controller.IS.Shared_Data |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Shared_Data::total            2                      
system.ruby.L1Cache_Controller.IS.Exclusive_Data |         641    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Exclusive_Data::total          641                      
system.ruby.L1Cache_Controller.SS.All_acks |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SS.All_acks::total            2                      
system.ruby.L1Cache_Controller.MT.Complete_L2_to_L1 |        4798    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MT.Complete_L2_to_L1::total         4798                      
system.ruby.L1Cache_Controller.MMT.Complete_L2_to_L1 |         342    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MMT.Complete_L2_to_L1::total          342                      
system.ruby.GPUL1Cache_Controller.Load            109      0.00%      0.00%
system.ruby.GPUL1Cache_Controller.Ifetch           12      0.00%      0.00%
system.ruby.GPUL1Cache_Controller.Store            58      0.00%      0.00%
system.ruby.GPUL1Cache_Controller.Data             36      0.00%      0.00%
system.ruby.GPUL1Cache_Controller.Write_Ack           58      0.00%      0.00%
system.ruby.GPUL1Cache_Controller.I.Load           24      0.00%      0.00%
system.ruby.GPUL1Cache_Controller.I.Ifetch           12      0.00%      0.00%
system.ruby.GPUL1Cache_Controller.I.Store           36      0.00%      0.00%
system.ruby.GPUL1Cache_Controller.V.Load           85      0.00%      0.00%
system.ruby.GPUL1Cache_Controller.V.Store           22      0.00%      0.00%
system.ruby.GPUL1Cache_Controller.IA.Write_Ack           58      0.00%      0.00%
system.ruby.GPUL1Cache_Controller.IV.Data           36      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.Get              36      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.Store            58      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.Other_GETX          220      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.Other_GETS          688      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.Ack             220      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.Shared_Data            1      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.Exclusive_Data           44      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.All_acks            1      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.All_acks_no_sharers           44      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.I.Get            34      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.I.Store           11      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.I.Other_GETX          207      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.I.Other_GETS          674      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.O.Other_GETX            2      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.M.Store           10      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.M.Other_GETX           10      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.M.Other_GETS            2      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.MM.Get            2      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.MM.Store           37      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.MM.Other_GETX            1      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.MM.Other_GETS           12      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.IM.Ack           53      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.IM.Exclusive_Data           11      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.IS.Ack          167      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.IS.Shared_Data            1      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.IS.Exclusive_Data           33      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.SS.All_acks            1      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.M_W.All_acks_no_sharers           33      0.00%      0.00%
system.ruby.GPUL2Cache_Controller.MM_W.All_acks_no_sharers           11      0.00%      0.00%

---------- End Simulation Statistics   ----------
