{
  "name":"loop_attributes"
  , "id":4294967295
  , "nodes":
  [
    {
      "name":"network_layer_bottomright"
      , "id":1435835440
      , "clk":"No"
      , "fmax":"480.00"
      , "debug":
      [
        [
          {
            "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
            , "line":75
          }
        ]
      ]
      , "type":"kernel"
      , "children":
      [
        {
          "name":"network_layer_bottomright.B0"
          , "id":1435879872
          , "af":"480.00"
          , "br":"0"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"6.000000"
          , "mi":"n/a"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "type":"bb"
        }
        , {
          "name":"network_layer_bottomright.B1"
          , "id":1435885808
          , "af":"480.00"
          , "br":"1"
          , "ci":"0"
          , "fo":"Enabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"15.000000"
          , "mi":"1"
          , "pl":"Yes"
          , "tc":"512"
          , "tn":"1"
          , "details":
          [
            {
              "type":"text"
              , "text":"Hyper-Optimized loop structure: enabled."
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                , "line":79
              }
            ]
          ]
          , "type":"loop"
        }
        , {
          "name":"network_layer_bottomright.B2"
          , "id":1435892128
          , "af":"480.00"
          , "br":"0"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"1.000000"
          , "mi":"n/a"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"network_layer_top"
      , "id":1466403840
      , "clk":"No"
      , "fmax":"480.00"
      , "debug":
      [
        [
          {
            "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
            , "line":133
          }
        ]
      ]
      , "type":"kernel"
      , "children":
      [
        {
          "name":"network_layer_top.B0"
          , "id":1435892208
          , "af":"480.00"
          , "br":"0"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"6.000000"
          , "mi":"n/a"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "type":"bb"
        }
        , {
          "name":"network_layer_top.B1"
          , "id":1435714576
          , "af":"480.00"
          , "br":"1"
          , "ci":"0"
          , "fo":"Enabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"19.000000"
          , "mi":"1"
          , "pl":"Yes"
          , "tc":"512"
          , "tn":"1"
          , "details":
          [
            {
              "type":"text"
              , "text":"Hyper-Optimized loop structure: enabled."
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                , "line":138
              }
            ]
          ]
          , "type":"loop"
        }
        , {
          "name":"network_layer_top.B2"
          , "id":1435714928
          , "af":"480.00"
          , "br":"0"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"1.000000"
          , "mi":"n/a"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"network_layer_left"
      , "id":1466540752
      , "clk":"No"
      , "fmax":"480.00"
      , "debug":
      [
        [
          {
            "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
            , "line":177
          }
        ]
      ]
      , "type":"kernel"
      , "children":
      [
        {
          "name":"network_layer_left.B0"
          , "id":1435715008
          , "af":"480.00"
          , "br":"0"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"6.000000"
          , "mi":"n/a"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "type":"bb"
        }
        , {
          "name":"network_layer_left.B1"
          , "id":1436325440
          , "af":"480.00"
          , "br":"1"
          , "ci":"0"
          , "fo":"Enabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"19.000000"
          , "mi":"1"
          , "pl":"Yes"
          , "tc":"512"
          , "tn":"1"
          , "details":
          [
            {
              "type":"text"
              , "text":"Hyper-Optimized loop structure: enabled."
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                , "line":182
              }
            ]
          ]
          , "type":"loop"
        }
        , {
          "name":"network_layer_left.B2"
          , "id":1436326160
          , "af":"480.00"
          , "br":"0"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"1.000000"
          , "mi":"n/a"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"lu"
      , "id":1484214080
      , "clk":"No"
      , "fmax":"480.00"
      , "debug":
      [
        [
          {
            "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
            , "line":392
          }
        ]
      ]
      , "type":"kernel"
      , "children":
      [
        {
          "name":"lu.B0"
          , "id":1436326240
          , "af":"480.00"
          , "br":"0"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"6.000000"
          , "mi":"n/a"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "type":"bb"
        }
        , {
          "name":"lu.B2"
          , "id":1436232688
          , "af":"480.00"
          , "br":"1"
          , "ci":"0"
          , "fo":"Enabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"214.000000"
          , "mi":"1"
          , "pl":"Yes"
          , "tc":"64"
          , "tn":"1"
          , "details":
          [
            {
              "type":"text"
              , "text":"Hyper-Optimized loop structure: enabled."
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                , "line":404
              }
            ]
          ]
          , "type":"loop"
        }
        , {
          "name":"lu.B1"
          , "id":1436232336
          , "af":"480.00"
          , "br":"0"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"0.000000"
          , "mi":"n/a"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "type":"bb"
        }
        , {
          "name":"lu.B4"
          , "id":1436232848
          , "af":"480.00"
          , "br":"0"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"n/a"
          , "ll":"1"
          , "lt":"53.000000"
          , "mi":"n/a"
          , "pl":"No"
          , "tc":"0"
          , "tn":"1"
          , "details":
          [
            {
              "type":"text"
              , "text":"Hyper-Optimized loop structure: disabled."
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Hyper-Optimized loop structure is disabled due to loop not pipelined"
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                , "line":418
              }
            ]
          ]
          , "type":"loop"
          , "children":
          [
            {
              "name":"lu.B5"
              , "id":1436232928
              , "af":"480.00"
              , "br":"1"
              , "ci":"0"
              , "fo":"Enabled"
              , "ii":"1"
              , "ll":"2"
              , "lt":"21.000000"
              , "mi":"1"
              , "pl":"Yes"
              , "tc":"8"
              , "tn":"1"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Hyper-Optimized loop structure: enabled."
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                    , "line":252
                  }
                ]
              ]
              , "type":"loop"
            }
            , {
              "name":"lu.B6"
              , "id":1436233008
              , "af":"480.00"
              , "br":"0"
              , "ci":"0"
              , "fo":"Disabled"
              , "ii":"1"
              , "ll":"2"
              , "lt":"11.000000"
              , "mi":"n/a"
              , "pl":"Yes"
              , "tc":"0"
              , "tn":"1"
              , "type":"bb"
            }
            , {
              "name":"lu.B7"
              , "id":1436233088
              , "af":"480.00"
              , "br":"1"
              , "ci":"0"
              , "fo":"Enabled"
              , "ii":"1"
              , "ll":"2"
              , "lt":"35.000000"
              , "mi":"1"
              , "pl":"Yes"
              , "tc":"0"
              , "tn":"1"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Hyper-Optimized loop structure: enabled."
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                    , "line":460
                  }
                ]
              ]
              , "type":"loop"
            }
            , {
              "name":"lu.B8"
              , "id":1436233168
              , "af":"480.00"
              , "br":"0"
              , "ci":"0"
              , "fo":"Disabled"
              , "ii":"1"
              , "ll":"2"
              , "lt":"0.000000"
              , "mi":"n/a"
              , "pl":"Yes"
              , "tc":"0"
              , "tn":"1"
              , "type":"bb"
            }
            , {
              "name":"lu.B10"
              , "id":1436233328
              , "af":"480.00"
              , "br":"1"
              , "ci":"0"
              , "fo":"Enabled"
              , "ii":"1"
              , "ll":"2"
              , "lt":"19.000000"
              , "mi":"1"
              , "pl":"Yes"
              , "tc":"0"
              , "tn":"1"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Hyper-Optimized loop structure: enabled."
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                    , "line":554
                  }
                ]
              ]
              , "type":"loop"
            }
          ]
        }
        , {
          "name":"lu.B9"
          , "id":1436233248
          , "af":"480.00"
          , "br":"1"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"6.000000"
          , "mi":"n/a"
          , "pl":"Yes"
          , "tc":"512"
          , "tn":"1"
          , "type":"bb"
        }
        , {
          "name":"lu.B3"
          , "id":1436232768
          , "af":"480.00"
          , "br":"0"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"0.000000"
          , "mi":"n/a"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "type":"bb"
        }
        , {
          "name":"lu.B11"
          , "id":1436233408
          , "af":"480.00"
          , "br":"1"
          , "ci":"0"
          , "fo":"Enabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"22.000000"
          , "mi":"1"
          , "pl":"Yes"
          , "tc":"64"
          , "tn":"1"
          , "details":
          [
            {
              "type":"text"
              , "text":"Hyper-Optimized loop structure: enabled."
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                , "line":569
              }
            ]
          ]
          , "type":"loop"
        }
        , {
          "name":"lu.B12"
          , "id":1436233488
          , "af":"480.00"
          , "br":"0"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"1.000000"
          , "mi":"n/a"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"top_update"
      , "id":1531003488
      , "clk":"No"
      , "fmax":"480.00"
      , "debug":
      [
        [
          {
            "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
            , "line":592
          }
        ]
      ]
      , "type":"kernel"
      , "children":
      [
        {
          "name":"top_update.B0"
          , "id":1436233568
          , "af":"480.00"
          , "br":"0"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"6.000000"
          , "mi":"n/a"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "type":"bb"
        }
        , {
          "name":"top_update.B2"
          , "id":1436391232
          , "af":"480.00"
          , "br":"1"
          , "ci":"0"
          , "fo":"Enabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"230.000000"
          , "mi":"1"
          , "pl":"Yes"
          , "tc":"64"
          , "tn":"1"
          , "details":
          [
            {
              "type":"text"
              , "text":"Hyper-Optimized loop structure: enabled."
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                , "line":600
              }
            ]
          ]
          , "type":"loop"
        }
        , {
          "name":"top_update.B1"
          , "id":1436944384
          , "af":"480.00"
          , "br":"0"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"5.000000"
          , "mi":"n/a"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "type":"bb"
        }
        , {
          "name":"top_update.B4"
          , "id":1436414368
          , "af":"480.00"
          , "br":"0"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"n/a"
          , "ll":"1"
          , "lt":"8.000000"
          , "mi":"n/a"
          , "pl":"No"
          , "tc":"0"
          , "tn":"1"
          , "details":
          [
            {
              "type":"text"
              , "text":"Hyper-Optimized loop structure: disabled."
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Hyper-Optimized loop structure is disabled due to loop not pipelined"
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                , "line":614
              }
            ]
          ]
          , "type":"loop"
          , "children":
          [
            {
              "name":"top_update.B6"
              , "id":1436414528
              , "af":"480.00"
              , "br":"1"
              , "ci":"0"
              , "fo":"Enabled"
              , "ii":"1"
              , "ll":"2"
              , "lt":"233.000000"
              , "mi":"1"
              , "pl":"Yes"
              , "tc":"64"
              , "tn":"1"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Hyper-Optimized loop structure: enabled."
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                    , "line":623
                  }
                ]
              ]
              , "type":"loop"
            }
            , {
              "name":"top_update.B5"
              , "id":1436414448
              , "af":"480.00"
              , "br":"0"
              , "ci":"0"
              , "fo":"Disabled"
              , "ii":"1"
              , "ll":"2"
              , "lt":"0.000000"
              , "mi":"n/a"
              , "pl":"Yes"
              , "tc":"0"
              , "tn":"1"
              , "type":"bb"
            }
            , {
              "name":"top_update.B7"
              , "id":1436414608
              , "af":"480.00"
              , "br":"1"
              , "ci":"0"
              , "fo":"Enabled"
              , "ii":"1"
              , "ll":"2"
              , "lt":"22.000000"
              , "mi":"1"
              , "pl":"Yes"
              , "tc":"0"
              , "tn":"1"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Hyper-Optimized loop structure: enabled."
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                    , "line":688
                  }
                ]
              ]
              , "type":"loop"
            }
          ]
        }
        , {
          "name":"top_update.B8"
          , "id":1436414688
          , "af":"480.00"
          , "br":"1"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"6.000000"
          , "mi":"n/a"
          , "pl":"Yes"
          , "tc":"512"
          , "tn":"1"
          , "type":"bb"
        }
        , {
          "name":"top_update.B3"
          , "id":1436414288
          , "af":"480.00"
          , "br":"0"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"0.000000"
          , "mi":"n/a"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "type":"bb"
        }
        , {
          "name":"top_update.B9"
          , "id":1436414768
          , "af":"480.00"
          , "br":"1"
          , "ci":"0"
          , "fo":"Enabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"22.000000"
          , "mi":"1"
          , "pl":"Yes"
          , "tc":"64"
          , "tn":"1"
          , "details":
          [
            {
              "type":"text"
              , "text":"Hyper-Optimized loop structure: enabled."
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                , "line":709
              }
            ]
          ]
          , "type":"loop"
        }
        , {
          "name":"top_update.B10"
          , "id":1436414848
          , "af":"480.00"
          , "br":"0"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"1.000000"
          , "mi":"n/a"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"left_update"
      , "id":1536197552
      , "clk":"No"
      , "fmax":"480.00"
      , "debug":
      [
        [
          {
            "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
            , "line":732
          }
        ]
      ]
      , "type":"kernel"
      , "children":
      [
        {
          "name":"left_update.B0"
          , "id":1436414928
          , "af":"480.00"
          , "br":"0"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"6.000000"
          , "mi":"n/a"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "type":"bb"
        }
        , {
          "name":"left_update.B2"
          , "id":1436399840
          , "af":"480.00"
          , "br":"1"
          , "ci":"0"
          , "fo":"Enabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"230.000000"
          , "mi":"1"
          , "pl":"Yes"
          , "tc":"64"
          , "tn":"1"
          , "details":
          [
            {
              "type":"text"
              , "text":"Hyper-Optimized loop structure: enabled."
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                , "line":739
              }
            ]
          ]
          , "type":"loop"
        }
        , {
          "name":"left_update.B1"
          , "id":1437968928
          , "af":"480.00"
          , "br":"0"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"5.000000"
          , "mi":"n/a"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "type":"bb"
        }
        , {
          "name":"left_update.B4"
          , "id":1436400000
          , "af":"480.00"
          , "br":"0"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"n/a"
          , "ll":"1"
          , "lt":"8.000000"
          , "mi":"n/a"
          , "pl":"No"
          , "tc":"0"
          , "tn":"1"
          , "details":
          [
            {
              "type":"text"
              , "text":"Hyper-Optimized loop structure: disabled."
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Hyper-Optimized loop structure is disabled due to loop not pipelined"
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                , "line":753
              }
            ]
          ]
          , "type":"loop"
          , "children":
          [
            {
              "name":"left_update.B6"
              , "id":1436400160
              , "af":"480.00"
              , "br":"1"
              , "ci":"0"
              , "fo":"Enabled"
              , "ii":"1"
              , "ll":"2"
              , "lt":"230.000000"
              , "mi":"1"
              , "pl":"Yes"
              , "tc":"64"
              , "tn":"1"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Hyper-Optimized loop structure: enabled."
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                    , "line":761
                  }
                ]
              ]
              , "type":"loop"
            }
            , {
              "name":"left_update.B5"
              , "id":1436400080
              , "af":"480.00"
              , "br":"0"
              , "ci":"0"
              , "fo":"Disabled"
              , "ii":"1"
              , "ll":"2"
              , "lt":"0.000000"
              , "mi":"n/a"
              , "pl":"Yes"
              , "tc":"0"
              , "tn":"1"
              , "type":"bb"
            }
            , {
              "name":"left_update.B7"
              , "id":1436400240
              , "af":"480.00"
              , "br":"1"
              , "ci":"0"
              , "fo":"Enabled"
              , "ii":"1"
              , "ll":"2"
              , "lt":"22.000000"
              , "mi":"1"
              , "pl":"Yes"
              , "tc":"64"
              , "tn":"1"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Hyper-Optimized loop structure: enabled."
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                    , "line":807
                  }
                ]
              ]
              , "type":"loop"
            }
          ]
        }
        , {
          "name":"left_update.B8"
          , "id":1436400320
          , "af":"480.00"
          , "br":"1"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"6.000000"
          , "mi":"n/a"
          , "pl":"Yes"
          , "tc":"512"
          , "tn":"1"
          , "type":"bb"
        }
        , {
          "name":"left_update.B3"
          , "id":1436399920
          , "af":"480.00"
          , "br":"0"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"0.000000"
          , "mi":"n/a"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "type":"bb"
        }
        , {
          "name":"left_update.B9"
          , "id":1436400400
          , "af":"480.00"
          , "br":"1"
          , "ci":"0"
          , "fo":"Enabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"22.000000"
          , "mi":"1"
          , "pl":"Yes"
          , "tc":"64"
          , "tn":"1"
          , "details":
          [
            {
              "type":"text"
              , "text":"Hyper-Optimized loop structure: enabled."
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                , "line":829
              }
            ]
          ]
          , "type":"loop"
        }
        , {
          "name":"left_update.B10"
          , "id":1436400480
          , "af":"480.00"
          , "br":"0"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"1.000000"
          , "mi":"n/a"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"inner_update_mm0"
      , "id":1525259408
      , "clk":"No"
      , "fmax":"480.00"
      , "debug":
      [
        [
          {
            "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
            , "line":853
          }
        ]
      ]
      , "type":"kernel"
      , "children":
      [
        {
          "name":"inner_update_mm0.B0"
          , "id":1436400560
          , "af":"480.00"
          , "br":"0"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"6.000000"
          , "mi":"n/a"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "type":"bb"
        }
        , {
          "name":"inner_update_mm0.B1"
          , "id":1437633344
          , "af":"480.00"
          , "br":"1"
          , "ci":"0"
          , "fo":"Enabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"231.000000"
          , "mi":"1"
          , "pl":"Yes"
          , "tc":"64"
          , "tn":"1"
          , "details":
          [
            {
              "type":"text"
              , "text":"Hyper-Optimized loop structure: enabled."
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                , "line":862
              }
            ]
          ]
          , "type":"loop"
        }
        , {
          "name":"inner_update_mm0.B2"
          , "id":1437634976
          , "af":"480.00"
          , "br":"0"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"0.000000"
          , "mi":"n/a"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "type":"bb"
        }
        , {
          "name":"inner_update_mm0.B6"
          , "id":1437635296
          , "af":"480.00"
          , "br":"1"
          , "ci":"0"
          , "fo":"Enabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"65.000000"
          , "mi":"1"
          , "pl":"Yes"
          , "tc":"262144"
          , "tn":"1"
          , "details":
          [
            {
              "type":"text"
              , "text":"Hyper-Optimized loop structure: enabled."
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                , "line":883
              }
            ]
          ]
          , "type":"loop"
        }
        , {
          "name":"inner_update_mm0.B3"
          , "id":1437635056
          , "af":"480.00"
          , "br":"0"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"0.000000"
          , "mi":"n/a"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "type":"bb"
        }
        , {
          "name":"inner_update_mm0.B4"
          , "id":1437635136
          , "af":"480.00"
          , "br":"1"
          , "ci":"0"
          , "fo":"Enabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"22.000000"
          , "mi":"1"
          , "pl":"Yes"
          , "tc":"64"
          , "tn":"1"
          , "details":
          [
            {
              "type":"text"
              , "text":"Hyper-Optimized loop structure: enabled."
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                , "line":931
              }
            ]
          ]
          , "type":"loop"
        }
        , {
          "name":"inner_update_mm0.B5"
          , "id":1437635216
          , "af":"480.00"
          , "br":"0"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"1.000000"
          , "mi":"n/a"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"inner_update_mm1"
      , "id":1673525376
      , "clk":"No"
      , "fmax":"480.00"
      , "debug":
      [
        [
          {
            "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
            , "line":955
          }
        ]
      ]
      , "type":"kernel"
      , "children":
      [
        {
          "name":"inner_update_mm1.B0"
          , "id":1437635376
          , "af":"480.00"
          , "br":"0"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"6.000000"
          , "mi":"n/a"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "type":"bb"
        }
        , {
          "name":"inner_update_mm1.B1"
          , "id":1438972112
          , "af":"480.00"
          , "br":"1"
          , "ci":"0"
          , "fo":"Enabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"231.000000"
          , "mi":"1"
          , "pl":"Yes"
          , "tc":"64"
          , "tn":"1"
          , "details":
          [
            {
              "type":"text"
              , "text":"Hyper-Optimized loop structure: enabled."
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                , "line":964
              }
            ]
          ]
          , "type":"loop"
        }
        , {
          "name":"inner_update_mm1.B2"
          , "id":1438973392
          , "af":"480.00"
          , "br":"0"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"0.000000"
          , "mi":"n/a"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "type":"bb"
        }
        , {
          "name":"inner_update_mm1.B6"
          , "id":1438973712
          , "af":"480.00"
          , "br":"1"
          , "ci":"0"
          , "fo":"Enabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"65.000000"
          , "mi":"1"
          , "pl":"Yes"
          , "tc":"262144"
          , "tn":"1"
          , "details":
          [
            {
              "type":"text"
              , "text":"Hyper-Optimized loop structure: enabled."
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                , "line":985
              }
            ]
          ]
          , "type":"loop"
        }
        , {
          "name":"inner_update_mm1.B3"
          , "id":1438973472
          , "af":"480.00"
          , "br":"0"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"0.000000"
          , "mi":"n/a"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "type":"bb"
        }
        , {
          "name":"inner_update_mm1.B4"
          , "id":1438973552
          , "af":"480.00"
          , "br":"1"
          , "ci":"0"
          , "fo":"Enabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"22.000000"
          , "mi":"1"
          , "pl":"Yes"
          , "tc":"64"
          , "tn":"1"
          , "details":
          [
            {
              "type":"text"
              , "text":"Hyper-Optimized loop structure: enabled."
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                , "line":1033
              }
            ]
          ]
          , "type":"loop"
        }
        , {
          "name":"inner_update_mm1.B5"
          , "id":1438973632
          , "af":"480.00"
          , "br":"0"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"1.000000"
          , "mi":"n/a"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"inner_update_mm2"
      , "id":1523828128
      , "clk":"No"
      , "fmax":"480.00"
      , "debug":
      [
        [
          {
            "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
            , "line":1057
          }
        ]
      ]
      , "type":"kernel"
      , "children":
      [
        {
          "name":"inner_update_mm2.B0"
          , "id":1438973792
          , "af":"480.00"
          , "br":"0"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"6.000000"
          , "mi":"n/a"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "type":"bb"
        }
        , {
          "name":"inner_update_mm2.B1"
          , "id":1436135216
          , "af":"480.00"
          , "br":"1"
          , "ci":"0"
          , "fo":"Enabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"231.000000"
          , "mi":"1"
          , "pl":"Yes"
          , "tc":"64"
          , "tn":"1"
          , "details":
          [
            {
              "type":"text"
              , "text":"Hyper-Optimized loop structure: enabled."
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                , "line":1066
              }
            ]
          ]
          , "type":"loop"
        }
        , {
          "name":"inner_update_mm2.B2"
          , "id":1436136496
          , "af":"480.00"
          , "br":"0"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"0.000000"
          , "mi":"n/a"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "type":"bb"
        }
        , {
          "name":"inner_update_mm2.B6"
          , "id":1436136816
          , "af":"480.00"
          , "br":"1"
          , "ci":"0"
          , "fo":"Enabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"65.000000"
          , "mi":"1"
          , "pl":"Yes"
          , "tc":"262144"
          , "tn":"1"
          , "details":
          [
            {
              "type":"text"
              , "text":"Hyper-Optimized loop structure: enabled."
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                , "line":1087
              }
            ]
          ]
          , "type":"loop"
        }
        , {
          "name":"inner_update_mm2.B3"
          , "id":1436136576
          , "af":"480.00"
          , "br":"0"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"0.000000"
          , "mi":"n/a"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "type":"bb"
        }
        , {
          "name":"inner_update_mm2.B4"
          , "id":1436136656
          , "af":"480.00"
          , "br":"1"
          , "ci":"0"
          , "fo":"Enabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"22.000000"
          , "mi":"1"
          , "pl":"Yes"
          , "tc":"64"
          , "tn":"1"
          , "details":
          [
            {
              "type":"text"
              , "text":"Hyper-Optimized loop structure: enabled."
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                , "line":1135
              }
            ]
          ]
          , "type":"loop"
        }
        , {
          "name":"inner_update_mm2.B5"
          , "id":1436136736
          , "af":"480.00"
          , "br":"0"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"1.000000"
          , "mi":"n/a"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"inner_update_mm3"
      , "id":1791472272
      , "clk":"No"
      , "fmax":"480.00"
      , "debug":
      [
        [
          {
            "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
            , "line":1159
          }
        ]
      ]
      , "type":"kernel"
      , "children":
      [
        {
          "name":"inner_update_mm3.B0"
          , "id":1436136896
          , "af":"480.00"
          , "br":"0"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"6.000000"
          , "mi":"n/a"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "type":"bb"
        }
        , {
          "name":"inner_update_mm3.B1"
          , "id":1440372784
          , "af":"480.00"
          , "br":"1"
          , "ci":"0"
          , "fo":"Enabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"231.000000"
          , "mi":"1"
          , "pl":"Yes"
          , "tc":"64"
          , "tn":"1"
          , "details":
          [
            {
              "type":"text"
              , "text":"Hyper-Optimized loop structure: enabled."
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                , "line":1168
              }
            ]
          ]
          , "type":"loop"
        }
        , {
          "name":"inner_update_mm3.B2"
          , "id":1440374592
          , "af":"480.00"
          , "br":"0"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"0.000000"
          , "mi":"n/a"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "type":"bb"
        }
        , {
          "name":"inner_update_mm3.B6"
          , "id":1440374912
          , "af":"480.00"
          , "br":"1"
          , "ci":"0"
          , "fo":"Enabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"65.000000"
          , "mi":"1"
          , "pl":"Yes"
          , "tc":"262144"
          , "tn":"1"
          , "details":
          [
            {
              "type":"text"
              , "text":"Hyper-Optimized loop structure: enabled."
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                , "line":1189
              }
            ]
          ]
          , "type":"loop"
        }
        , {
          "name":"inner_update_mm3.B3"
          , "id":1440374672
          , "af":"480.00"
          , "br":"0"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"0.000000"
          , "mi":"n/a"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "type":"bb"
        }
        , {
          "name":"inner_update_mm3.B4"
          , "id":1440374752
          , "af":"480.00"
          , "br":"1"
          , "ci":"0"
          , "fo":"Enabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"22.000000"
          , "mi":"1"
          , "pl":"Yes"
          , "tc":"64"
          , "tn":"1"
          , "details":
          [
            {
              "type":"text"
              , "text":"Hyper-Optimized loop structure: enabled."
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                , "line":1237
              }
            ]
          ]
          , "type":"loop"
        }
        , {
          "name":"inner_update_mm3.B5"
          , "id":1440374832
          , "af":"480.00"
          , "br":"0"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"1.000000"
          , "mi":"n/a"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"inner_update_mm4"
      , "id":1774287776
      , "clk":"No"
      , "fmax":"480.00"
      , "debug":
      [
        [
          {
            "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
            , "line":1261
          }
        ]
      ]
      , "type":"kernel"
      , "children":
      [
        {
          "name":"inner_update_mm4.B0"
          , "id":1440374992
          , "af":"480.00"
          , "br":"0"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"6.000000"
          , "mi":"n/a"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "type":"bb"
        }
        , {
          "name":"inner_update_mm4.B1"
          , "id":1441119456
          , "af":"480.00"
          , "br":"1"
          , "ci":"0"
          , "fo":"Enabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"231.000000"
          , "mi":"1"
          , "pl":"Yes"
          , "tc":"64"
          , "tn":"1"
          , "details":
          [
            {
              "type":"text"
              , "text":"Hyper-Optimized loop structure: enabled."
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                , "line":1270
              }
            ]
          ]
          , "type":"loop"
        }
        , {
          "name":"inner_update_mm4.B2"
          , "id":1441121264
          , "af":"480.00"
          , "br":"0"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"0.000000"
          , "mi":"n/a"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "type":"bb"
        }
        , {
          "name":"inner_update_mm4.B6"
          , "id":1441121584
          , "af":"480.00"
          , "br":"1"
          , "ci":"0"
          , "fo":"Enabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"65.000000"
          , "mi":"1"
          , "pl":"Yes"
          , "tc":"262144"
          , "tn":"1"
          , "details":
          [
            {
              "type":"text"
              , "text":"Hyper-Optimized loop structure: enabled."
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                , "line":1291
              }
            ]
          ]
          , "type":"loop"
        }
        , {
          "name":"inner_update_mm4.B3"
          , "id":1441121344
          , "af":"480.00"
          , "br":"0"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"0.000000"
          , "mi":"n/a"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "type":"bb"
        }
        , {
          "name":"inner_update_mm4.B4"
          , "id":1441121424
          , "af":"480.00"
          , "br":"1"
          , "ci":"0"
          , "fo":"Enabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"22.000000"
          , "mi":"1"
          , "pl":"Yes"
          , "tc":"64"
          , "tn":"1"
          , "details":
          [
            {
              "type":"text"
              , "text":"Hyper-Optimized loop structure: enabled."
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
                , "line":1339
              }
            ]
          ]
          , "type":"loop"
        }
        , {
          "name":"inner_update_mm4.B5"
          , "id":1441121504
          , "af":"480.00"
          , "br":"0"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"1.000000"
          , "mi":"n/a"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "type":"bb"
        }
      ]
    }
  ]
}
