# ============================================================================
# synth_sweep.tcl — apb_register_slice G6 PPA 表征（三模式 × 宽度点 × 反馈级数）
# 库上下文：characterization/pdk.yaml 为唯一事实源（sc9_cmos28lp_base_hvt tt_1p00v_25c）
# 约束：create_clock 2.5ns（400MHz 起步，PDK README 建议）；reg→reg 短路径
# 用法：PC_RTL_DIR=<cbb>/rtl PC_RUN_ID=run-<id> PC_CBB_ROOT=<cbb根> dc_shell -f synth_sweep.tcl
# 产物：build/eda/ppa/<RUNID>/{mode,modes/...}_{area,timing,power}.rpt + *_summary.txt
# ============================================================================

set PDKDB /home/eda/pdk/CMOS28NM/extracted/GF21LB004-FB-00000-r5p0-03rel0/arm/cp/cmos28lp/sc9_base_hvt/r5p0/db/sc9_cmos28lp_base_hvt_tt_nominal_max_1p00v_25c.db
set RUNID  $env(PC_RUN_ID)
set RTLDIR $env(PC_RTL_DIR)
set CBBROOT $env(PC_CBB_ROOT)
set OUT [file normalize "$CBBROOT/build/eda/ppa/$RUNID"]
file mkdir $OUT

set_app_var target_library  $PDKDB
set_app_var link_library    "* $PDKDB"

analyze -format sverilog [file join $RTLDIR apb_register_slice.sv]

proc synth_point {tag params out_dir} {
    set OUT $out_dir
    remove_design -all
    elaborate apb_register_slice -parameters $params
    link

    create_clock -name vclk -period 2.5
    set_input_delay 0.5 -clock vclk [all_inputs]
    set_output_delay 0.5 -clock vclk [all_outputs]
    set_driving_cell -lib_cell BUFH_X4M_A9TH -pin Y [all_inputs]
    set_load 0.01 [all_outputs]

    compile_ultra -no_autoungroup
    redirect -file "$OUT/${tag}_area.rpt"   { report_area }
    redirect -file "$OUT/${tag}_timing.rpt" { report_timing -max_paths 1 }
    redirect -file "$OUT/${tag}_power.rpt"  { report_power }

    set fh [open "$OUT/${tag}_summary.txt" w]
    puts $fh "tag=$tag params=$params"
    set ar [open "$OUT/${tag}_area.rpt" r]
    foreach ln [split [read $ar] "\n"] {
        if {[regexp {Total cell area:\s+([0-9.]+)} $ln -> a]} { puts $fh "area=$a" }
    }
    close $ar
    set tr [open "$OUT/${tag}_timing.rpt" r]
    foreach ln [split [read $tr] "\n"] {
        if {[regexp {data arrival time\s+([0-9.]+)} $ln -> a]} { puts $fh "arrival=$a" }
        if {[regexp {slack \((?:MET|VIOLATED)\)\s+(-?[0-9.]+)} $ln -> s]} { puts $fh "slack=$s" }
    }
    close $tr
    close $fh
    puts "PPA-DONE $tag"
}

# ---- Sweep 1：三模式 × AW/DW 宽度点（RESP_STAGES=1）----
foreach mode {0 1 2} {
    foreach aw {8 16 32} {
        foreach dw {8 32 64} {
            synth_point "mode${mode}_aw${aw}_dw${dw}" \
                "ADDR_WIDTH=$aw, DATA_WIDTH=$dw, SLICE_MODE=$mode, RESP_STAGES=1" $OUT
        }
    }
}

# ---- Sweep 2：RESP_STAGES=1/2（full 模式，AW16/DW32）----
foreach rs {1 2} {
    synth_point "full_aw16_dw32_rs${rs}" \
        "ADDR_WIDTH=16, DATA_WIDTH=32, SLICE_MODE=2, RESP_STAGES=$rs" $OUT
}

puts "SWEEP-COMPLETE runid=$RUNID"
exit
