// aes
#define HW_AES_KEY_0_ADDR_0_REG_ADDR 0x400UL
#define HW_AES_KEY_0_ADDR_1_REG_ADDR 0x404UL
#define HW_AES_KEY_0_ADDR_2_REG_ADDR 0x408UL
#define HW_AES_KEY_0_ADDR_3_REG_ADDR 0x40CUL
#define HW_AES_KEY_0_ADDR_4_REG_ADDR 0x410UL
#define HW_AES_KEY_0_ADDR_5_REG_ADDR 0x414UL
#define HW_AES_KEY_0_ADDR_6_REG_ADDR 0x418UL
#define HW_AES_KEY_0_ADDR_7_REG_ADDR 0x41CUL
#define HW_AES_KEY_1_ADDR_0_REG_ADDR 0x420UL
#define HW_AES_KEY_1_ADDR_1_REG_ADDR 0x424UL
#define HW_AES_KEY_1_ADDR_2_REG_ADDR 0x428UL
#define HW_AES_KEY_1_ADDR_3_REG_ADDR 0x42CUL
#define HW_AES_KEY_1_ADDR_4_REG_ADDR 0x430UL
#define HW_AES_KEY_1_ADDR_5_REG_ADDR 0x434UL
#define HW_AES_KEY_1_ADDR_6_REG_ADDR 0x438UL
#define HW_AES_KEY_1_ADDR_7_REG_ADDR 0x43CUL
#define HW_AES_IV_0_ADDR_0_REG_ADDR 0x440UL
#define HW_AES_IV_0_ADDR_1_REG_ADDR 0x444UL
#define HW_AES_IV_0_ADDR_2_REG_ADDR 0x448UL
#define HW_AES_IV_0_ADDR_3_REG_ADDR 0x44CUL
#define HW_AES_IV_1_ADDR_0_REG_ADDR 0x450UL
#define HW_AES_IV_1_ADDR_1_REG_ADDR 0x454UL
#define HW_AES_IV_1_ADDR_2_REG_ADDR 0x458UL
#define HW_AES_IV_1_ADDR_3_REG_ADDR 0x45CUL
#define HW_AES_CTR0_ADDR_0_REG_ADDR 0x460UL
#define HW_AES_CTR0_ADDR_1_REG_ADDR 0x464UL
#define HW_AES_CTR0_ADDR_2_REG_ADDR 0x468UL
#define HW_AES_CTR0_ADDR_3_REG_ADDR 0x46CUL
#define HW_AES_BUSY_REG_ADDR 0x470UL
#define HW_AES_SK_REG_ADDR 0x478UL
#define HW_AES_CMAC_INIT_REG_ADDR 0x47CUL
#define HW_AES_PREV_IV_1_ADDR_0_REG_ADDR 0x480UL
#define HW_AES_PREV_IV_1_ADDR_1_REG_ADDR 0x484UL
#define HW_AES_PREV_IV_1_ADDR_2_REG_ADDR 0x488UL
#define HW_AES_PREV_IV_1_ADDR_3_REG_ADDR 0x48CUL
#define HW_AES_PREV_IV_0_ADDR_0_REG_ADDR 0x490UL
#define HW_AES_PREV_IV_0_ADDR_1_REG_ADDR 0x494UL
#define HW_AES_PREV_IV_0_ADDR_2_REG_ADDR 0x498UL
#define HW_AES_PREV_IV_0_ADDR_3_REG_ADDR 0x49CUL
#define HW_AES_REMAINING_BYTES_REG_ADDR 0x4BCUL
#define HW_AES_CONTROL_REG_ADDR 0x4C0UL
#define HW_AES_VERSION_REG_ADDR 0x4C4UL
#define HW_AES_HW_FLAGS_REG_ADDR 0x4C8UL
#define HW_AES_CTR1_ADDR_0_REG_ADDR 0x4E0UL
#define HW_AES_CTR1_ADDR_1_REG_ADDR 0x4E4UL
#define HW_AES_CTR1_ADDR_2_REG_ADDR 0x4E8UL
#define HW_AES_CTR1_ADDR_3_REG_ADDR 0x4ECUL
#define HW_AES_SW_RESET_REG_ADDR 0x4F4UL
#define HW_AES_CMAC_SIZE0_KICK_REG_ADDR 0x524UL
#define HW_AES_TOP_MODE_REG_ADDR 0xEEEEUL
