

================================================================
== Vitis HLS Report for 'kernel_3mm_Pipeline_VITIS_LOOP_16_4_VITIS_LOOP_17_5'
================================================================
* Date:           Wed Apr  5 23:23:00 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        kernel_3mm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.430 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      505|      505|  2.525 us|  2.525 us|  505|  505|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_16_4_VITIS_LOOP_17_5  |      503|      503|         9|          5|          1|   100|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 5, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.16>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 12 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 13 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten26 = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %F, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %D, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten26"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %i_1"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %j"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_20_6"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i = load i4 %i_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:16]   --->   Operation 22 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten26_load = load i7 %indvar_flatten26" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:16]   --->   Operation 23 'load' 'indvar_flatten26_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %i, i3 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 24 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %i, i1 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 25 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i5 %tmp_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 26 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.77ns)   --->   "%add_ln21_10 = add i7 %tmp_s, i7 %zext_ln21" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 27 'add' 'add_ln21_10' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 28 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.81ns)   --->   "%icmp_ln16 = icmp_eq  i7 %indvar_flatten26_load, i7 100" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:16]   --->   Operation 29 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.77ns)   --->   "%add_ln16_9 = add i7 %indvar_flatten26_load, i7 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:16]   --->   Operation 30 'add' 'add_ln16_9' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16, void %for.inc61, void %VITIS_LOOP_29_9.preheader.exitStub" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:16]   --->   Operation 31 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%j_load = load i4 %j" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:17]   --->   Operation 32 'load' 'j_load' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.79ns)   --->   "%add_ln16 = add i4 %i, i4 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:16]   --->   Operation 33 'add' 'add_ln16' <Predicate = (!icmp_ln16)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.72ns)   --->   "%icmp_ln17 = icmp_eq  i4 %j_load, i4 10" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:17]   --->   Operation 34 'icmp' 'icmp_ln17' <Predicate = (!icmp_ln16)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.39ns)   --->   "%select_ln16 = select i1 %icmp_ln17, i4 0, i4 %j_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:16]   --->   Operation 35 'select' 'select_ln16' <Predicate = (!icmp_ln16)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %add_ln16, i3 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 36 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %add_ln16, i1 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 37 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i5 %tmp_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 38 'zext' 'zext_ln21_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.77ns)   --->   "%add_ln21_11 = add i7 %tmp_7, i7 %zext_ln21_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 39 'add' 'add_ln21_11' <Predicate = (!icmp_ln16)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.36ns)   --->   "%select_ln16_2 = select i1 %icmp_ln17, i7 %add_ln21_11, i7 %add_ln21_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:16]   --->   Operation 40 'select' 'select_ln16_2' <Predicate = (!icmp_ln16)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln21_2 = zext i7 %select_ln16_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 41 'zext' 'zext_ln21_2' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i32 %C, i64 0, i64 %zext_ln21_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 42 'getelementptr' 'C_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (1.23ns)   --->   "%C_load = load i7 %C_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:16]   --->   Operation 43 'load' 'C_load' <Predicate = (!icmp_ln16)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%or_ln16 = or i7 %select_ln16_2, i7 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:16]   --->   Operation 44 'or' 'or_ln16' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln21_3 = zext i7 %or_ln16" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 45 'zext' 'zext_ln21_3' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%C_addr_1 = getelementptr i32 %C, i64 0, i64 %zext_ln21_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 46 'getelementptr' 'C_addr_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (1.23ns)   --->   "%C_load_1 = load i7 %C_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:16]   --->   Operation 47 'load' 'C_load_1' <Predicate = (!icmp_ln16)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln21_12 = zext i4 %select_ln16" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 48 'zext' 'zext_ln21_12' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.77ns)   --->   "%add_ln21_16 = add i7 %zext_ln21_12, i7 50" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 49 'add' 'add_ln21_16' <Predicate = (!icmp_ln16)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln21_19 = zext i7 %add_ln21_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 50 'zext' 'zext_ln21_19' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%D_addr_5 = getelementptr i32 %D, i64 0, i64 %zext_ln21_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 51 'getelementptr' 'D_addr_5' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.77ns)   --->   "%add_ln21_17 = add i7 %zext_ln21_12, i7 60" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 52 'add' 'add_ln21_17' <Predicate = (!icmp_ln16)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln21_20 = zext i7 %add_ln21_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 53 'zext' 'zext_ln21_20' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%D_addr_6 = getelementptr i32 %D, i64 0, i64 %zext_ln21_20" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 54 'getelementptr' 'D_addr_6' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 55 [2/2] (1.23ns)   --->   "%D_load_5 = load i7 %D_addr_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 55 'load' 'D_load_5' <Predicate = (!icmp_ln16)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 56 [2/2] (1.23ns)   --->   "%D_load_6 = load i7 %D_addr_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 56 'load' 'D_load_6' <Predicate = (!icmp_ln16)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 57 [1/1] (0.42ns)   --->   "%store_ln17 = store i7 %add_ln16_9, i7 %indvar_flatten26" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:17]   --->   Operation 57 'store' 'store_ln17' <Predicate = (!icmp_ln16)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.02>
ST_2 : Operation 58 [1/2] (1.23ns)   --->   "%C_load = load i7 %C_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:16]   --->   Operation 58 'load' 'C_load' <Predicate = (!icmp_ln16)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 59 [1/2] (1.23ns)   --->   "%C_load_1 = load i7 %C_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:16]   --->   Operation 59 'load' 'C_load_1' <Predicate = (!icmp_ln16)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 60 [1/1] (0.77ns)   --->   "%add_ln16_4 = add i7 %select_ln16_2, i7 5" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:16]   --->   Operation 60 'add' 'add_ln16_4' <Predicate = (!icmp_ln16)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln21_7 = zext i7 %add_ln16_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 61 'zext' 'zext_ln21_7' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%C_addr_5 = getelementptr i32 %C, i64 0, i64 %zext_ln21_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 62 'getelementptr' 'C_addr_5' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 63 [2/2] (1.23ns)   --->   "%C_load_5 = load i7 %C_addr_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:16]   --->   Operation 63 'load' 'C_load_5' <Predicate = (!icmp_ln16)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 64 [1/1] (0.77ns)   --->   "%add_ln16_5 = add i7 %select_ln16_2, i7 6" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:16]   --->   Operation 64 'add' 'add_ln16_5' <Predicate = (!icmp_ln16)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln21_8 = zext i7 %add_ln16_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 65 'zext' 'zext_ln21_8' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%C_addr_6 = getelementptr i32 %C, i64 0, i64 %zext_ln21_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 66 'getelementptr' 'C_addr_6' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 67 [2/2] (1.23ns)   --->   "%C_load_6 = load i7 %C_addr_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:16]   --->   Operation 67 'load' 'C_load_6' <Predicate = (!icmp_ln16)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%j_1_cast = zext i4 %select_ln16" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:16]   --->   Operation 68 'zext' 'j_1_cast' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln21_14 = zext i4 %select_ln16" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 69 'zext' 'zext_ln21_14' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%D_addr = getelementptr i32 %D, i64 0, i64 %j_1_cast" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 70 'getelementptr' 'D_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.78ns)   --->   "%add_ln21_12 = add i5 %zext_ln21_14, i5 10" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 71 'add' 'add_ln21_12' <Predicate = (!icmp_ln16)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln21_15 = zext i5 %add_ln21_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 72 'zext' 'zext_ln21_15' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%D_addr_1 = getelementptr i32 %D, i64 0, i64 %zext_ln21_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 73 'getelementptr' 'D_addr_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 74 [2/2] (1.23ns)   --->   "%D_load = load i7 %D_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 74 'load' 'D_load' <Predicate = (!icmp_ln16)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 75 [2/2] (1.23ns)   --->   "%D_load_1 = load i7 %D_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 75 'load' 'D_load_1' <Predicate = (!icmp_ln16)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 76 [1/2] (1.23ns)   --->   "%D_load_5 = load i7 %D_addr_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 76 'load' 'D_load_5' <Predicate = (!icmp_ln16)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 77 [1/2] (1.23ns)   --->   "%D_load_6 = load i7 %D_addr_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 77 'load' 'D_load_6' <Predicate = (!icmp_ln16)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 3 <SV = 2> <Delay = 2.01>
ST_3 : Operation 78 [1/1] (0.77ns)   --->   "%add_ln16_1 = add i7 %select_ln16_2, i7 2" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:16]   --->   Operation 78 'add' 'add_ln16_1' <Predicate = (!icmp_ln16)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln21_4 = zext i7 %add_ln16_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 79 'zext' 'zext_ln21_4' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%C_addr_2 = getelementptr i32 %C, i64 0, i64 %zext_ln21_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 80 'getelementptr' 'C_addr_2' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 81 [2/2] (1.23ns)   --->   "%C_load_2 = load i7 %C_addr_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:16]   --->   Operation 81 'load' 'C_load_2' <Predicate = (!icmp_ln16)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 82 [1/1] (0.77ns)   --->   "%add_ln16_2 = add i7 %select_ln16_2, i7 3" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:16]   --->   Operation 82 'add' 'add_ln16_2' <Predicate = (!icmp_ln16)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln21_5 = zext i7 %add_ln16_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 83 'zext' 'zext_ln21_5' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%C_addr_3 = getelementptr i32 %C, i64 0, i64 %zext_ln21_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 84 'getelementptr' 'C_addr_3' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 85 [2/2] (1.23ns)   --->   "%C_load_3 = load i7 %C_addr_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:16]   --->   Operation 85 'load' 'C_load_3' <Predicate = (!icmp_ln16)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 86 [1/2] (1.23ns)   --->   "%C_load_5 = load i7 %C_addr_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:16]   --->   Operation 86 'load' 'C_load_5' <Predicate = (!icmp_ln16)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 87 [1/2] (1.23ns)   --->   "%C_load_6 = load i7 %C_addr_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:16]   --->   Operation 87 'load' 'C_load_6' <Predicate = (!icmp_ln16)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln21_13 = zext i4 %select_ln16" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 88 'zext' 'zext_ln21_13' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.78ns)   --->   "%add_ln21_13 = add i6 %zext_ln21_13, i6 20" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 89 'add' 'add_ln21_13' <Predicate = (!icmp_ln16)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln21_16 = zext i6 %add_ln21_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 90 'zext' 'zext_ln21_16' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%D_addr_2 = getelementptr i32 %D, i64 0, i64 %zext_ln21_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 91 'getelementptr' 'D_addr_2' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.78ns)   --->   "%add_ln21_14 = add i6 %zext_ln21_13, i6 30" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 92 'add' 'add_ln21_14' <Predicate = (!icmp_ln16)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln21_17 = zext i6 %add_ln21_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 93 'zext' 'zext_ln21_17' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%D_addr_3 = getelementptr i32 %D, i64 0, i64 %zext_ln21_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 94 'getelementptr' 'D_addr_3' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 95 [1/2] (1.23ns)   --->   "%D_load = load i7 %D_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 95 'load' 'D_load' <Predicate = (!icmp_ln16)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 96 [1/2] (1.23ns)   --->   "%D_load_1 = load i7 %D_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 96 'load' 'D_load_1' <Predicate = (!icmp_ln16)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 97 [2/2] (1.23ns)   --->   "%D_load_2 = load i7 %D_addr_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 97 'load' 'D_load_2' <Predicate = (!icmp_ln16)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 98 [2/2] (1.23ns)   --->   "%D_load_3 = load i7 %D_addr_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 98 'load' 'D_load_3' <Predicate = (!icmp_ln16)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 4 <SV = 3> <Delay = 3.42>
ST_4 : Operation 99 [1/2] (1.23ns)   --->   "%C_load_2 = load i7 %C_addr_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:16]   --->   Operation 99 'load' 'C_load_2' <Predicate = (!icmp_ln16)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 100 [1/2] (1.23ns)   --->   "%C_load_3 = load i7 %C_addr_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:16]   --->   Operation 100 'load' 'C_load_3' <Predicate = (!icmp_ln16)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 101 [1/1] (0.77ns)   --->   "%add_ln16_3 = add i7 %select_ln16_2, i7 4" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:16]   --->   Operation 101 'add' 'add_ln16_3' <Predicate = (!icmp_ln16)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln21_6 = zext i7 %add_ln16_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 102 'zext' 'zext_ln21_6' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%C_addr_4 = getelementptr i32 %C, i64 0, i64 %zext_ln21_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 103 'getelementptr' 'C_addr_4' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 104 [2/2] (1.23ns)   --->   "%C_load_4 = load i7 %C_addr_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:16]   --->   Operation 104 'load' 'C_load_4' <Predicate = (!icmp_ln16)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 105 [1/1] (0.77ns)   --->   "%add_ln16_6 = add i7 %select_ln16_2, i7 7" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:16]   --->   Operation 105 'add' 'add_ln16_6' <Predicate = (!icmp_ln16)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln21_9 = zext i7 %add_ln16_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 106 'zext' 'zext_ln21_9' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%C_addr_7 = getelementptr i32 %C, i64 0, i64 %zext_ln21_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 107 'getelementptr' 'C_addr_7' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 108 [2/2] (1.23ns)   --->   "%C_load_7 = load i7 %C_addr_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:16]   --->   Operation 108 'load' 'C_load_7' <Predicate = (!icmp_ln16)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 109 [1/1] (0.78ns)   --->   "%add_ln21_15 = add i6 %zext_ln21_13, i6 40" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 109 'add' 'add_ln21_15' <Predicate = (!icmp_ln16)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln21_18 = zext i6 %add_ln21_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 110 'zext' 'zext_ln21_18' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%D_addr_4 = getelementptr i32 %D, i64 0, i64 %zext_ln21_18" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 111 'getelementptr' 'D_addr_4' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.77ns)   --->   "%add_ln21_18 = add i7 %zext_ln21_12, i7 70" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 112 'add' 'add_ln21_18' <Predicate = (!icmp_ln16)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln21_21 = zext i7 %add_ln21_18" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 113 'zext' 'zext_ln21_21' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%D_addr_7 = getelementptr i32 %D, i64 0, i64 %zext_ln21_21" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 114 'getelementptr' 'D_addr_7' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 115 [1/2] (1.23ns)   --->   "%D_load_2 = load i7 %D_addr_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 115 'load' 'D_load_2' <Predicate = (!icmp_ln16)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 116 [1/2] (1.23ns)   --->   "%D_load_3 = load i7 %D_addr_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 116 'load' 'D_load_3' <Predicate = (!icmp_ln16)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 117 [2/2] (1.23ns)   --->   "%D_load_4 = load i7 %D_addr_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 117 'load' 'D_load_4' <Predicate = (!icmp_ln16)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 118 [1/1] (3.42ns)   --->   "%mul_ln21_5 = mul i32 %D_load_5, i32 %C_load_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 118 'mul' 'mul_ln21_5' <Predicate = (!icmp_ln16)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (3.42ns)   --->   "%mul_ln21_6 = mul i32 %D_load_6, i32 %C_load_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 119 'mul' 'mul_ln21_6' <Predicate = (!icmp_ln16)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [2/2] (1.23ns)   --->   "%D_load_7 = load i7 %D_addr_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 120 'load' 'D_load_7' <Predicate = (!icmp_ln16)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 182 'ret' 'ret_ln0' <Predicate = (icmp_ln16)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.42>
ST_5 : Operation 121 [1/1] (0.39ns)   --->   "%select_ln16_1 = select i1 %icmp_ln17, i4 %add_ln16, i4 %i" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:16]   --->   Operation 121 'select' 'select_ln16_1' <Predicate = (!icmp_ln16)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 122 [1/2] (1.23ns)   --->   "%C_load_4 = load i7 %C_addr_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:16]   --->   Operation 122 'load' 'C_load_4' <Predicate = (!icmp_ln16)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 123 [1/2] (1.23ns)   --->   "%C_load_7 = load i7 %C_addr_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:16]   --->   Operation 123 'load' 'C_load_7' <Predicate = (!icmp_ln16)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 124 [1/1] (0.77ns)   --->   "%add_ln16_7 = add i7 %select_ln16_2, i7 8" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:16]   --->   Operation 124 'add' 'add_ln16_7' <Predicate = (!icmp_ln16)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln21_10 = zext i7 %add_ln16_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 125 'zext' 'zext_ln21_10' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%C_addr_8 = getelementptr i32 %C, i64 0, i64 %zext_ln21_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 126 'getelementptr' 'C_addr_8' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 127 [2/2] (1.23ns)   --->   "%C_load_8 = load i7 %C_addr_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:16]   --->   Operation 127 'load' 'C_load_8' <Predicate = (!icmp_ln16)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 128 [1/1] (0.77ns)   --->   "%add_ln16_8 = add i7 %select_ln16_2, i7 9" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:16]   --->   Operation 128 'add' 'add_ln16_8' <Predicate = (!icmp_ln16)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln21_11 = zext i7 %add_ln16_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 129 'zext' 'zext_ln21_11' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%C_addr_9 = getelementptr i32 %C, i64 0, i64 %zext_ln21_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 130 'getelementptr' 'C_addr_9' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 131 [2/2] (1.23ns)   --->   "%C_load_9 = load i7 %C_addr_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:16]   --->   Operation 131 'load' 'C_load_9' <Predicate = (!icmp_ln16)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_16_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 5, i4 %select_ln16" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 132 'bitconcatenate' 'tmp_16_cast' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln21_22 = zext i7 %tmp_16_cast" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 133 'zext' 'zext_ln21_22' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%D_addr_8 = getelementptr i32 %D, i64 0, i64 %zext_ln21_22" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 134 'getelementptr' 'D_addr_8' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.77ns)   --->   "%add_ln21_19 = add i7 %zext_ln21_12, i7 90" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 135 'add' 'add_ln21_19' <Predicate = (!icmp_ln16)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln21_23 = zext i7 %add_ln21_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 136 'zext' 'zext_ln21_23' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%D_addr_9 = getelementptr i32 %D, i64 0, i64 %zext_ln21_23" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 137 'getelementptr' 'D_addr_9' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (3.42ns)   --->   "%mul_ln21 = mul i32 %D_load, i32 %C_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 138 'mul' 'mul_ln21' <Predicate = (!icmp_ln16)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (3.42ns)   --->   "%mul_ln21_1 = mul i32 %D_load_1, i32 %C_load_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 139 'mul' 'mul_ln21_1' <Predicate = (!icmp_ln16)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/2] (1.23ns)   --->   "%D_load_4 = load i7 %D_addr_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 140 'load' 'D_load_4' <Predicate = (!icmp_ln16)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 141 [1/2] (1.23ns)   --->   "%D_load_7 = load i7 %D_addr_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 141 'load' 'D_load_7' <Predicate = (!icmp_ln16)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 142 [2/2] (1.23ns)   --->   "%D_load_8 = load i7 %D_addr_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 142 'load' 'D_load_8' <Predicate = (!icmp_ln16)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 143 [2/2] (1.23ns)   --->   "%D_load_9 = load i7 %D_addr_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 143 'load' 'D_load_9' <Predicate = (!icmp_ln16)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 144 [1/1] (1.01ns)   --->   "%add_ln21_4 = add i32 %mul_ln21_5, i32 %mul_ln21_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 144 'add' 'add_ln21_4' <Predicate = (!icmp_ln16)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 145 [1/1] (0.79ns)   --->   "%add_ln17 = add i4 %select_ln16, i4 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:17]   --->   Operation 145 'add' 'add_ln17' <Predicate = (!icmp_ln16)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (0.42ns)   --->   "%store_ln17 = store i4 %select_ln16_1, i4 %i_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:17]   --->   Operation 146 'store' 'store_ln17' <Predicate = (!icmp_ln16)> <Delay = 0.42>
ST_5 : Operation 147 [1/1] (0.42ns)   --->   "%store_ln17 = store i4 %add_ln17, i4 %j" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:17]   --->   Operation 147 'store' 'store_ln17' <Predicate = (!icmp_ln16)> <Delay = 0.42>

State 6 <SV = 5> <Delay = 3.42>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %select_ln16_1, i3 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:19]   --->   Operation 148 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %select_ln16_1, i1 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:19]   --->   Operation 149 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i5 %tmp_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:19]   --->   Operation 150 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln19 = add i7 %tmp_9, i7 %zext_ln19" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:19]   --->   Operation 151 'add' 'add_ln19' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 152 [1/2] (1.23ns)   --->   "%C_load_8 = load i7 %C_addr_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:16]   --->   Operation 152 'load' 'C_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 153 [1/2] (1.23ns)   --->   "%C_load_9 = load i7 %C_addr_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:16]   --->   Operation 153 'load' 'C_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 154 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln19_1 = add i7 %add_ln19, i7 %zext_ln21_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:19]   --->   Operation 154 'add' 'add_ln19_1' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln19_1 = zext i7 %add_ln19_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:19]   --->   Operation 155 'zext' 'zext_ln19_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%F_addr = getelementptr i32 %F, i64 0, i64 %zext_ln19_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:19]   --->   Operation 156 'getelementptr' 'F_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 157 [2/2] (1.23ns)   --->   "%tmp = load i7 %F_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:19]   --->   Operation 157 'load' 'tmp' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 158 [1/1] (3.42ns)   --->   "%mul_ln21_2 = mul i32 %D_load_2, i32 %C_load_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 158 'mul' 'mul_ln21_2' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 159 [1/1] (3.42ns)   --->   "%mul_ln21_3 = mul i32 %D_load_3, i32 %C_load_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 159 'mul' 'mul_ln21_3' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 160 [1/2] (1.23ns)   --->   "%D_load_8 = load i7 %D_addr_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 160 'load' 'D_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 161 [1/2] (1.23ns)   --->   "%D_load_9 = load i7 %D_addr_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 161 'load' 'D_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 7 <SV = 6> <Delay = 3.42>
ST_7 : Operation 162 [1/2] (1.23ns)   --->   "%tmp = load i7 %F_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:19]   --->   Operation 162 'load' 'tmp' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_7 : Operation 163 [1/1] (3.42ns)   --->   "%mul_ln21_4 = mul i32 %D_load_4, i32 %C_load_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 163 'mul' 'mul_ln21_4' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 164 [1/1] (3.42ns)   --->   "%mul_ln21_7 = mul i32 %D_load_7, i32 %C_load_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 164 'mul' 'mul_ln21_7' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 165 [1/1] (1.01ns)   --->   "%add_ln21 = add i32 %tmp, i32 %mul_ln21" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 165 'add' 'add_ln21' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 166 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln21_1 = add i32 %mul_ln21_2, i32 %mul_ln21_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 166 'add' 'add_ln21_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 167 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln21_2 = add i32 %add_ln21_1, i32 %mul_ln21_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 167 'add' 'add_ln21_2' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 3.42>
ST_8 : Operation 168 [1/1] (3.42ns)   --->   "%mul_ln21_8 = mul i32 %D_load_8, i32 %C_load_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 168 'mul' 'mul_ln21_8' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 169 [1/1] (3.42ns)   --->   "%mul_ln21_9 = mul i32 %D_load_9, i32 %C_load_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 169 'mul' 'mul_ln21_9' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.43>
ST_9 : Operation 170 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_16_4_VITIS_LOOP_17_5_str"   --->   Operation 170 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 171 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100"   --->   Operation 171 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 172 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 172 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 173 [1/1] (0.00ns)   --->   "%specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:5]   --->   Operation 173 'specloopname' 'specloopname_ln5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 174 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln21_3 = add i32 %add_ln21_2, i32 %add_ln21" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 174 'add' 'add_ln21_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 175 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln21_5 = add i32 %add_ln21_4, i32 %mul_ln21_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 175 'add' 'add_ln21_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 176 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln21_6 = add i32 %mul_ln21_8, i32 %mul_ln21_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 176 'add' 'add_ln21_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 177 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln21_7 = add i32 %add_ln21_6, i32 %mul_ln21_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 177 'add' 'add_ln21_7' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 178 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln21_8 = add i32 %add_ln21_7, i32 %add_ln21_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 178 'add' 'add_ln21_8' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 179 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln21_9 = add i32 %add_ln21_8, i32 %add_ln21_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21]   --->   Operation 179 'add' 'add_ln21_9' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 180 [1/1] (1.23ns)   --->   "%store_ln22 = store i32 %add_ln21_9, i7 %F_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:22]   --->   Operation 180 'store' 'store_ln22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln17 = br void %VITIS_LOOP_20_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:17]   --->   Operation 181 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 3.17ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0 ns)
	'load' operation ('i', ../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:16) on local variable 'i' [15]  (0 ns)
	'add' operation ('add_ln16', ../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:16) [27]  (0.797 ns)
	'add' operation ('add_ln21_11', ../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21) [35]  (0.773 ns)
	'select' operation ('select_ln16_2', ../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:16) [41]  (0.36 ns)
	'getelementptr' operation ('C_addr', ../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21) [43]  (0 ns)
	'load' operation ('C_load', ../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:16) on array 'C' [44]  (1.24 ns)

 <State 2>: 2.03ns
The critical path consists of the following:
	'add' operation ('add_ln21_12', ../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21) [87]  (0.789 ns)
	'getelementptr' operation ('D_addr_1', ../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21) [89]  (0 ns)
	'load' operation ('D_load_1', ../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21) on array 'D' [121]  (1.24 ns)

 <State 3>: 2.02ns
The critical path consists of the following:
	'add' operation ('add_ln21_13', ../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21) [90]  (0.781 ns)
	'getelementptr' operation ('D_addr_2', ../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21) [92]  (0 ns)
	'load' operation ('D_load_2', ../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21) on array 'D' [123]  (1.24 ns)

 <State 4>: 3.42ns
The critical path consists of the following:
	'mul' operation ('mul_ln21_5', ../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21) [130]  (3.42 ns)

 <State 5>: 3.42ns
The critical path consists of the following:
	'mul' operation ('mul_ln21', ../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21) [120]  (3.42 ns)

 <State 6>: 3.42ns
The critical path consists of the following:
	'mul' operation ('mul_ln21_2', ../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21) [124]  (3.42 ns)

 <State 7>: 3.42ns
The critical path consists of the following:
	'mul' operation ('mul_ln21_4', ../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21) [128]  (3.42 ns)

 <State 8>: 3.42ns
The critical path consists of the following:
	'mul' operation ('mul_ln21_8', ../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21) [136]  (3.42 ns)

 <State 9>: 3.43ns
The critical path consists of the following:
	'add' operation ('add_ln21_6', ../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21) [145]  (0 ns)
	'add' operation ('add_ln21_7', ../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21) [146]  (0.731 ns)
	'add' operation ('add_ln21_8', ../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21) [147]  (0.731 ns)
	'add' operation ('add_ln21_9', ../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21) [148]  (0.731 ns)
	'store' operation ('store_ln22', ../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:22) of variable 'add_ln21_9', ../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21 on array 'F' [149]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
