vendor_name = ModelSim
source_file = 1, C:/Users/diego/Documents/GitHub/wp01-2021-2-grupo03-2021-2/VGA/VGA_driver.v
source_file = 1, C:/Users/diego/Documents/GitHub/wp01-2021-2-grupo03-2021-2/VGA/test_VGA_TB.v
source_file = 1, C:/Users/diego/Documents/GitHub/wp01-2021-2-grupo03-2021-2/VGA/buffer_ram_dp.v
source_file = 1, C:/Users/diego/Documents/GitHub/wp01-2021-2-grupo03-2021-2/VGA/test_VGA.v
source_file = 1, C:/Users/diego/Documents/GitHub/wp01-2021-2-grupo03-2021-2/VGA/clock.qip
source_file = 1, C:/Users/diego/Documents/GitHub/wp01-2021-2-grupo03-2021-2/VGA/clock.v
source_file = 1, C:/Users/diego/Documents/GitHub/wp01-2021-2-grupo03-2021-2/VGA/clock2.qip
source_file = 1, C:/Users/diego/Documents/GitHub/wp01-2021-2-grupo03-2021-2/VGA/clock2.v
source_file = 1, C:/Users/diego/Documents/GitHub/wp01-2021-2-grupo03-2021-2/VGA/clock75.qip
source_file = 1, C:/Users/diego/Documents/GitHub/wp01-2021-2-grupo03-2021-2/VGA/clock75.v
source_file = 1, C:/Users/diego/Documents/GitHub/wp01-2021-2-grupo03-2021-2/VGA/clk220.qip
source_file = 1, C:/Users/diego/Documents/GitHub/wp01-2021-2-grupo03-2021-2/VGA/clk220.v
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/aglobal211.inc
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/diego/Documents/GitHub/wp01-2021-2-grupo03-2021-2/VGA/db/clock75_altpll.v
source_file = 1, C:/Users/diego/Documents/GitHub/wp01-2021-2-grupo03-2021-2/VGA/divisor_de_frecuencia.v
source_file = 1, C:/Users/diego/Documents/GitHub/wp01-2021-2-grupo03-2021-2/VGA/imagetxt.txt
source_file = 1, C:/Users/diego/Documents/GitHub/wp01-2021-2-grupo03-2021-2/VGA/fsm_game.v
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, C:/Users/diego/Documents/GitHub/wp01-2021-2-grupo03-2021-2/VGA/db/altsyncram_n4m1.tdf
source_file = 1, C:/Users/diego/Documents/GitHub/wp01-2021-2-grupo03-2021-2/VGA/db/test_vga.ram0_buffer_ram_dp_882e8226.hdl.mif
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/multcore.inc
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, C:/Users/diego/Documents/GitHub/wp01-2021-2-grupo03-2021-2/VGA/db/mult_j8t.tdf
design_name = test_VGA
instance = comp, \VGA_Hsync_n~output , VGA_Hsync_n~output, test_VGA, 1
instance = comp, \VGA_Vsync_n~output , VGA_Vsync_n~output, test_VGA, 1
instance = comp, \VGA_R~output , VGA_R~output, test_VGA, 1
instance = comp, \VGA_G~output , VGA_G~output, test_VGA, 1
instance = comp, \VGA_B~output , VGA_B~output, test_VGA, 1
instance = comp, \clkout~output , clkout~output, test_VGA, 1
instance = comp, \~ALTERA_DCLK~~obuf , ~ALTERA_DCLK~~obuf, test_VGA, 1
instance = comp, \~ALTERA_nCEO~~obuf , ~ALTERA_nCEO~~obuf, test_VGA, 1
instance = comp, \clk~input , clk~input, test_VGA, 1
instance = comp, \clk75|altpll_component|auto_generated|pll1 , clk75|altpll_component|auto_generated|pll1, test_VGA, 1
instance = comp, \clk75|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl , clk75|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, test_VGA, 1
instance = comp, \VGA1024x768|countX[0]~12 , VGA1024x768|countX[0]~12, test_VGA, 1
instance = comp, \~GND , ~GND, test_VGA, 1
instance = comp, \VGA1024x768|countX[5]~22 , VGA1024x768|countX[5]~22, test_VGA, 1
instance = comp, \VGA1024x768|countX[6]~27 , VGA1024x768|countX[6]~27, test_VGA, 1
instance = comp, \VGA1024x768|countX[6] , VGA1024x768|countX[6], test_VGA, 1
instance = comp, \VGA1024x768|countX[7]~29 , VGA1024x768|countX[7]~29, test_VGA, 1
instance = comp, \VGA1024x768|countX[7] , VGA1024x768|countX[7], test_VGA, 1
instance = comp, \VGA1024x768|countX[8]~31 , VGA1024x768|countX[8]~31, test_VGA, 1
instance = comp, \rst~input , rst~input, test_VGA, 1
instance = comp, \VGA1024x768|countX[8] , VGA1024x768|countX[8], test_VGA, 1
instance = comp, \VGA1024x768|countX[9]~33 , VGA1024x768|countX[9]~33, test_VGA, 1
instance = comp, \VGA1024x768|countX[9] , VGA1024x768|countX[9], test_VGA, 1
instance = comp, \VGA1024x768|countX[10]~35 , VGA1024x768|countX[10]~35, test_VGA, 1
instance = comp, \VGA1024x768|countX[10] , VGA1024x768|countX[10], test_VGA, 1
instance = comp, \VGA1024x768|countX[7]~24 , VGA1024x768|countX[7]~24, test_VGA, 1
instance = comp, \VGA1024x768|countX[7]~25 , VGA1024x768|countX[7]~25, test_VGA, 1
instance = comp, \VGA1024x768|countX[11]~37 , VGA1024x768|countX[11]~37, test_VGA, 1
instance = comp, \VGA1024x768|countX[11] , VGA1024x768|countX[11], test_VGA, 1
instance = comp, \VGA1024x768|countX[7]~26 , VGA1024x768|countX[7]~26, test_VGA, 1
instance = comp, \VGA1024x768|countX[0] , VGA1024x768|countX[0], test_VGA, 1
instance = comp, \VGA1024x768|countX[1]~14 , VGA1024x768|countX[1]~14, test_VGA, 1
instance = comp, \VGA1024x768|countX[1] , VGA1024x768|countX[1], test_VGA, 1
instance = comp, \VGA1024x768|countX[2]~16 , VGA1024x768|countX[2]~16, test_VGA, 1
instance = comp, \VGA1024x768|countX[2] , VGA1024x768|countX[2], test_VGA, 1
instance = comp, \VGA1024x768|countX[3]~18 , VGA1024x768|countX[3]~18, test_VGA, 1
instance = comp, \VGA1024x768|countX[3] , VGA1024x768|countX[3], test_VGA, 1
instance = comp, \VGA1024x768|countX[4]~20 , VGA1024x768|countX[4]~20, test_VGA, 1
instance = comp, \VGA1024x768|countX[4] , VGA1024x768|countX[4], test_VGA, 1
instance = comp, \VGA1024x768|countX[5] , VGA1024x768|countX[5], test_VGA, 1
instance = comp, \VGA1024x768|Hsync_n~1 , VGA1024x768|Hsync_n~1, test_VGA, 1
instance = comp, \VGA1024x768|Hsync_n~0 , VGA1024x768|Hsync_n~0, test_VGA, 1
instance = comp, \VGA1024x768|Hsync_n~2 , VGA1024x768|Hsync_n~2, test_VGA, 1
instance = comp, \VGA1024x768|countY[0]~13 , VGA1024x768|countY[0]~13, test_VGA, 1
instance = comp, \VGA1024x768|LessThan6~1 , VGA1024x768|LessThan6~1, test_VGA, 1
instance = comp, \VGA1024x768|LessThan6~2 , VGA1024x768|LessThan6~2, test_VGA, 1
instance = comp, \VGA1024x768|countY[8]~30 , VGA1024x768|countY[8]~30, test_VGA, 1
instance = comp, \VGA1024x768|countY[9]~32 , VGA1024x768|countY[9]~32, test_VGA, 1
instance = comp, \VGA1024x768|countY[9] , VGA1024x768|countY[9], test_VGA, 1
instance = comp, \VGA1024x768|countY[10]~34 , VGA1024x768|countY[10]~34, test_VGA, 1
instance = comp, \VGA1024x768|countY[10] , VGA1024x768|countY[10], test_VGA, 1
instance = comp, \VGA1024x768|countY[11]~36 , VGA1024x768|countY[11]~36, test_VGA, 1
instance = comp, \VGA1024x768|countY[11] , VGA1024x768|countY[11], test_VGA, 1
instance = comp, \VGA1024x768|countY[3]~12 , VGA1024x768|countY[3]~12, test_VGA, 1
instance = comp, \VGA1024x768|countY[3]~21 , VGA1024x768|countY[3]~21, test_VGA, 1
instance = comp, \VGA1024x768|countY[0] , VGA1024x768|countY[0], test_VGA, 1
instance = comp, \VGA1024x768|countY[1]~15 , VGA1024x768|countY[1]~15, test_VGA, 1
instance = comp, \VGA1024x768|countY[1] , VGA1024x768|countY[1], test_VGA, 1
instance = comp, \VGA1024x768|countY[2]~17 , VGA1024x768|countY[2]~17, test_VGA, 1
instance = comp, \VGA1024x768|countY[2] , VGA1024x768|countY[2], test_VGA, 1
instance = comp, \VGA1024x768|countY[3]~19 , VGA1024x768|countY[3]~19, test_VGA, 1
instance = comp, \VGA1024x768|countY[3] , VGA1024x768|countY[3], test_VGA, 1
instance = comp, \VGA1024x768|countY[4]~22 , VGA1024x768|countY[4]~22, test_VGA, 1
instance = comp, \VGA1024x768|countY[4] , VGA1024x768|countY[4], test_VGA, 1
instance = comp, \VGA1024x768|countY[5]~24 , VGA1024x768|countY[5]~24, test_VGA, 1
instance = comp, \VGA1024x768|countY[5] , VGA1024x768|countY[5], test_VGA, 1
instance = comp, \VGA1024x768|countY[6]~26 , VGA1024x768|countY[6]~26, test_VGA, 1
instance = comp, \VGA1024x768|countY[6] , VGA1024x768|countY[6], test_VGA, 1
instance = comp, \VGA1024x768|countY[7]~28 , VGA1024x768|countY[7]~28, test_VGA, 1
instance = comp, \VGA1024x768|countY[7] , VGA1024x768|countY[7], test_VGA, 1
instance = comp, \VGA1024x768|countY[8] , VGA1024x768|countY[8], test_VGA, 1
instance = comp, \VGA1024x768|LessThan6~0 , VGA1024x768|LessThan6~0, test_VGA, 1
instance = comp, \VGA1024x768|Vsync_n~1 , VGA1024x768|Vsync_n~1, test_VGA, 1
instance = comp, \VGA1024x768|Vsync_n~0 , VGA1024x768|Vsync_n~0, test_VGA, 1
instance = comp, \VGA1024x768|Vsync_n~2 , VGA1024x768|Vsync_n~2, test_VGA, 1
instance = comp, \clk~inputclkctrl , clk~inputclkctrl, test_VGA, 1
instance = comp, \Game|GameClk|Add0~0 , Game|GameClk|Add0~0, test_VGA, 1
instance = comp, \Game|GameClk|count~2 , Game|GameClk|count~2, test_VGA, 1
instance = comp, \Game|GameClk|count[0] , Game|GameClk|count[0], test_VGA, 1
instance = comp, \Game|GameClk|Add0~2 , Game|GameClk|Add0~2, test_VGA, 1
instance = comp, \Game|GameClk|count[1] , Game|GameClk|count[1], test_VGA, 1
instance = comp, \Game|GameClk|Add0~4 , Game|GameClk|Add0~4, test_VGA, 1
instance = comp, \Game|GameClk|count[2] , Game|GameClk|count[2], test_VGA, 1
instance = comp, \Game|GameClk|Add0~6 , Game|GameClk|Add0~6, test_VGA, 1
instance = comp, \Game|GameClk|count[3] , Game|GameClk|count[3], test_VGA, 1
instance = comp, \Game|GameClk|Add0~8 , Game|GameClk|Add0~8, test_VGA, 1
instance = comp, \Game|GameClk|count~1 , Game|GameClk|count~1, test_VGA, 1
instance = comp, \Game|GameClk|count[4] , Game|GameClk|count[4], test_VGA, 1
instance = comp, \Game|GameClk|Add0~10 , Game|GameClk|Add0~10, test_VGA, 1
instance = comp, \Game|GameClk|count[5] , Game|GameClk|count[5], test_VGA, 1
instance = comp, \Game|GameClk|Add0~12 , Game|GameClk|Add0~12, test_VGA, 1
instance = comp, \Game|GameClk|count[6] , Game|GameClk|count[6], test_VGA, 1
instance = comp, \Game|GameClk|Add0~14 , Game|GameClk|Add0~14, test_VGA, 1
instance = comp, \Game|GameClk|count~0 , Game|GameClk|count~0, test_VGA, 1
instance = comp, \Game|GameClk|count[7] , Game|GameClk|count[7], test_VGA, 1
instance = comp, \Game|GameClk|Add0~16 , Game|GameClk|Add0~16, test_VGA, 1
instance = comp, \Game|GameClk|count[8] , Game|GameClk|count[8], test_VGA, 1
instance = comp, \Game|GameClk|Add0~18 , Game|GameClk|Add0~18, test_VGA, 1
instance = comp, \Game|GameClk|count[9] , Game|GameClk|count[9], test_VGA, 1
instance = comp, \Game|GameClk|Add0~20 , Game|GameClk|Add0~20, test_VGA, 1
instance = comp, \Game|GameClk|count[10] , Game|GameClk|count[10], test_VGA, 1
instance = comp, \Game|GameClk|Add0~22 , Game|GameClk|Add0~22, test_VGA, 1
instance = comp, \Game|GameClk|count[11] , Game|GameClk|count[11], test_VGA, 1
instance = comp, \Game|GameClk|Add0~24 , Game|GameClk|Add0~24, test_VGA, 1
instance = comp, \Game|GameClk|count~3 , Game|GameClk|count~3, test_VGA, 1
instance = comp, \Game|GameClk|count[12] , Game|GameClk|count[12], test_VGA, 1
instance = comp, \Game|GameClk|Add0~26 , Game|GameClk|Add0~26, test_VGA, 1
instance = comp, \Game|GameClk|count[13] , Game|GameClk|count[13], test_VGA, 1
instance = comp, \Game|GameClk|Add0~28 , Game|GameClk|Add0~28, test_VGA, 1
instance = comp, \Game|GameClk|count~4 , Game|GameClk|count~4, test_VGA, 1
instance = comp, \Game|GameClk|count[14] , Game|GameClk|count[14], test_VGA, 1
instance = comp, \Game|GameClk|Add0~30 , Game|GameClk|Add0~30, test_VGA, 1
instance = comp, \Game|GameClk|count~5 , Game|GameClk|count~5, test_VGA, 1
instance = comp, \Game|GameClk|count[15] , Game|GameClk|count[15], test_VGA, 1
instance = comp, \Game|GameClk|Equal0~3 , Game|GameClk|Equal0~3, test_VGA, 1
instance = comp, \Game|GameClk|Equal0~2 , Game|GameClk|Equal0~2, test_VGA, 1
instance = comp, \Game|GameClk|Equal0~0 , Game|GameClk|Equal0~0, test_VGA, 1
instance = comp, \Game|GameClk|Equal0~1 , Game|GameClk|Equal0~1, test_VGA, 1
instance = comp, \Game|GameClk|Equal0~4 , Game|GameClk|Equal0~4, test_VGA, 1
instance = comp, \Game|GameClk|Add0~32 , Game|GameClk|Add0~32, test_VGA, 1
instance = comp, \Game|GameClk|count~6 , Game|GameClk|count~6, test_VGA, 1
instance = comp, \Game|GameClk|count[16] , Game|GameClk|count[16], test_VGA, 1
instance = comp, \Game|GameClk|Add0~34 , Game|GameClk|Add0~34, test_VGA, 1
instance = comp, \Game|GameClk|count~7 , Game|GameClk|count~7, test_VGA, 1
instance = comp, \Game|GameClk|count[17] , Game|GameClk|count[17], test_VGA, 1
instance = comp, \Game|GameClk|Add0~36 , Game|GameClk|Add0~36, test_VGA, 1
instance = comp, \Game|GameClk|count[18] , Game|GameClk|count[18], test_VGA, 1
instance = comp, \Game|GameClk|Add0~38 , Game|GameClk|Add0~38, test_VGA, 1
instance = comp, \Game|GameClk|count[19] , Game|GameClk|count[19], test_VGA, 1
instance = comp, \Game|GameClk|Equal0~5 , Game|GameClk|Equal0~5, test_VGA, 1
instance = comp, \Game|GameClk|Add0~40 , Game|GameClk|Add0~40, test_VGA, 1
instance = comp, \Game|GameClk|count[20] , Game|GameClk|count[20], test_VGA, 1
instance = comp, \Game|GameClk|Add0~42 , Game|GameClk|Add0~42, test_VGA, 1
instance = comp, \Game|GameClk|count[21] , Game|GameClk|count[21], test_VGA, 1
instance = comp, \Game|GameClk|Add0~44 , Game|GameClk|Add0~44, test_VGA, 1
instance = comp, \Game|GameClk|count[22] , Game|GameClk|count[22], test_VGA, 1
instance = comp, \Game|GameClk|Add0~46 , Game|GameClk|Add0~46, test_VGA, 1
instance = comp, \Game|GameClk|count[23] , Game|GameClk|count[23], test_VGA, 1
instance = comp, \Game|GameClk|Equal0~6 , Game|GameClk|Equal0~6, test_VGA, 1
instance = comp, \Game|GameClk|Add0~48 , Game|GameClk|Add0~48, test_VGA, 1
instance = comp, \Game|GameClk|count[24] , Game|GameClk|count[24], test_VGA, 1
instance = comp, \Game|GameClk|Add0~50 , Game|GameClk|Add0~50, test_VGA, 1
instance = comp, \Game|GameClk|count[25] , Game|GameClk|count[25], test_VGA, 1
instance = comp, \Game|GameClk|Equal0~7 , Game|GameClk|Equal0~7, test_VGA, 1
instance = comp, \Game|GameClk|clk_out~0 , Game|GameClk|clk_out~0, test_VGA, 1
instance = comp, \Game|GameClk|clk_out~feeder , Game|GameClk|clk_out~feeder, test_VGA, 1
instance = comp, \Game|GameClk|clk_out , Game|GameClk|clk_out, test_VGA, 1
instance = comp, \Game|GameClk|clk_out~clkctrl , Game|GameClk|clk_out~clkctrl, test_VGA, 1
instance = comp, \bntl~input , bntl~input, test_VGA, 1
instance = comp, \bntr~input , bntr~input, test_VGA, 1
instance = comp, \Game|write~0 , Game|write~0, test_VGA, 1
instance = comp, \Game|write~feeder , Game|write~feeder, test_VGA, 1
instance = comp, \Game|write , Game|write, test_VGA, 1
instance = comp, \Game|data~0 , Game|data~0, test_VGA, 1
instance = comp, \Game|data[0] , Game|data[0], test_VGA, 1
instance = comp, \Game|addr[0]~8 , Game|addr[0]~8, test_VGA, 1
instance = comp, \Game|addr[0] , Game|addr[0], test_VGA, 1
instance = comp, \Game|addr[1]~10 , Game|addr[1]~10, test_VGA, 1
instance = comp, \Game|addr[1] , Game|addr[1], test_VGA, 1
instance = comp, \Game|addr[2]~12 , Game|addr[2]~12, test_VGA, 1
instance = comp, \Game|addr[2] , Game|addr[2], test_VGA, 1
instance = comp, \Game|addr[3]~14 , Game|addr[3]~14, test_VGA, 1
instance = comp, \Game|addr[3] , Game|addr[3], test_VGA, 1
instance = comp, \Game|addr[4]~16 , Game|addr[4]~16, test_VGA, 1
instance = comp, \Game|addr[4] , Game|addr[4], test_VGA, 1
instance = comp, \Game|addr[5]~18 , Game|addr[5]~18, test_VGA, 1
instance = comp, \Game|addr[5] , Game|addr[5], test_VGA, 1
instance = comp, \Game|addr[6]~20 , Game|addr[6]~20, test_VGA, 1
instance = comp, \Game|addr[6] , Game|addr[6], test_VGA, 1
instance = comp, \Game|addr[7]~22 , Game|addr[7]~22, test_VGA, 1
instance = comp, \Game|addr[7] , Game|addr[7], test_VGA, 1
instance = comp, \county[0]~1 , county[0]~1, test_VGA, 1
instance = comp, \countx[0]~0 , countx[0]~0, test_VGA, 1
instance = comp, \switch[2]~input , switch[2]~input, test_VGA, 1
instance = comp, \switch[1]~input , switch[1]~input, test_VGA, 1
instance = comp, \switch[0]~input , switch[0]~input, test_VGA, 1
instance = comp, \Mux5~0 , Mux5~0, test_VGA, 1
instance = comp, \Mux5~1 , Mux5~1, test_VGA, 1
instance = comp, \Mux6~0 , Mux6~0, test_VGA, 1
instance = comp, \Add1~0 , Add1~0, test_VGA, 1
instance = comp, \Mult0|auto_generated|le3a[5] , Mult0|auto_generated|le3a[5], test_VGA, 1
instance = comp, \Mult0|auto_generated|le3a[0] , Mult0|auto_generated|le3a[0], test_VGA, 1
instance = comp, \Mult0|auto_generated|op_3~0 , Mult0|auto_generated|op_3~0, test_VGA, 1
instance = comp, \Mux6~1 , Mux6~1, test_VGA, 1
instance = comp, \Mux1~0 , Mux1~0, test_VGA, 1
instance = comp, \Mux1~0clkctrl , Mux1~0clkctrl, test_VGA, 1
instance = comp, \DP_RAM_addr_out[0] , DP_RAM_addr_out[0], test_VGA, 1
instance = comp, \countx[1]~1 , countx[1]~1, test_VGA, 1
instance = comp, \Add1~2 , Add1~2, test_VGA, 1
instance = comp, \Mult0|auto_generated|le3a[1] , Mult0|auto_generated|le3a[1], test_VGA, 1
instance = comp, \Mult0|auto_generated|op_3~2 , Mult0|auto_generated|op_3~2, test_VGA, 1
instance = comp, \Mux5~2 , Mux5~2, test_VGA, 1
instance = comp, \Mux5~3 , Mux5~3, test_VGA, 1
instance = comp, \DP_RAM_addr_out[1] , DP_RAM_addr_out[1], test_VGA, 1
instance = comp, \county[2]~2 , county[2]~2, test_VGA, 1
instance = comp, \countx[2]~2 , countx[2]~2, test_VGA, 1
instance = comp, \Mux4~0 , Mux4~0, test_VGA, 1
instance = comp, \Mult0|auto_generated|le4a[5] , Mult0|auto_generated|le4a[5], test_VGA, 1
instance = comp, \Mult0|auto_generated|le3a[2] , Mult0|auto_generated|le3a[2], test_VGA, 1
instance = comp, \Mult0|auto_generated|op_1~0 , Mult0|auto_generated|op_1~0, test_VGA, 1
instance = comp, \Mult0|auto_generated|cs2a[1]~0 , Mult0|auto_generated|cs2a[1]~0, test_VGA, 1
instance = comp, \Mult0|auto_generated|le4a[0] , Mult0|auto_generated|le4a[0], test_VGA, 1
instance = comp, \Mult0|auto_generated|op_3~4 , Mult0|auto_generated|op_3~4, test_VGA, 1
instance = comp, \Add1~4 , Add1~4, test_VGA, 1
instance = comp, \Mux4~1 , Mux4~1, test_VGA, 1
instance = comp, \DP_RAM_addr_out[2] , DP_RAM_addr_out[2], test_VGA, 1
instance = comp, \countx[3]~3 , countx[3]~3, test_VGA, 1
instance = comp, \county[3]~3 , county[3]~3, test_VGA, 1
instance = comp, \Add1~6 , Add1~6, test_VGA, 1
instance = comp, \Mult0|auto_generated|le4a[1] , Mult0|auto_generated|le4a[1], test_VGA, 1
instance = comp, \Mult0|auto_generated|le3a[3] , Mult0|auto_generated|le3a[3], test_VGA, 1
instance = comp, \Mult0|auto_generated|op_1~2 , Mult0|auto_generated|op_1~2, test_VGA, 1
instance = comp, \Mult0|auto_generated|op_3~6 , Mult0|auto_generated|op_3~6, test_VGA, 1
instance = comp, \Mux3~0 , Mux3~0, test_VGA, 1
instance = comp, \Mux3~1 , Mux3~1, test_VGA, 1
instance = comp, \DP_RAM_addr_out[3] , DP_RAM_addr_out[3], test_VGA, 1
instance = comp, \Mult0|auto_generated|le5a[0] , Mult0|auto_generated|le5a[0], test_VGA, 1
instance = comp, \Mult0|auto_generated|le3a[4] , Mult0|auto_generated|le3a[4], test_VGA, 1
instance = comp, \Mult0|auto_generated|le4a[2] , Mult0|auto_generated|le4a[2], test_VGA, 1
instance = comp, \Mult0|auto_generated|op_1~4 , Mult0|auto_generated|op_1~4, test_VGA, 1
instance = comp, \Mult0|auto_generated|op_3~8 , Mult0|auto_generated|op_3~8, test_VGA, 1
instance = comp, \Add1~8 , Add1~8, test_VGA, 1
instance = comp, \Mux2~0 , Mux2~0, test_VGA, 1
instance = comp, \Mux2~1 , Mux2~1, test_VGA, 1
instance = comp, \DP_RAM_addr_out[4] , DP_RAM_addr_out[4], test_VGA, 1
instance = comp, \Mult0|auto_generated|le4a[3] , Mult0|auto_generated|le4a[3], test_VGA, 1
instance = comp, \Mult0|auto_generated|le5a[1] , Mult0|auto_generated|le5a[1], test_VGA, 1
instance = comp, \Mult0|auto_generated|op_1~6 , Mult0|auto_generated|op_1~6, test_VGA, 1
instance = comp, \Mult0|auto_generated|op_3~10 , Mult0|auto_generated|op_3~10, test_VGA, 1
instance = comp, \Mux7~0 , Mux7~0, test_VGA, 1
instance = comp, \Mux0~0 , Mux0~0, test_VGA, 1
instance = comp, \DP_RAM_addr_out[5] , DP_RAM_addr_out[5], test_VGA, 1
instance = comp, \Mult0|auto_generated|le4a[4] , Mult0|auto_generated|le4a[4], test_VGA, 1
instance = comp, \Mult0|auto_generated|le5a[2] , Mult0|auto_generated|le5a[2], test_VGA, 1
instance = comp, \Mult0|auto_generated|op_1~8 , Mult0|auto_generated|op_1~8, test_VGA, 1
instance = comp, \Mult0|auto_generated|op_3~12 , Mult0|auto_generated|op_3~12, test_VGA, 1
instance = comp, \Mux7~1 , Mux7~1, test_VGA, 1
instance = comp, \DP_RAM_addr_out[6] , DP_RAM_addr_out[6], test_VGA, 1
instance = comp, \Mult0|auto_generated|le5a[3] , Mult0|auto_generated|le5a[3], test_VGA, 1
instance = comp, \Mult0|auto_generated|op_1~10 , Mult0|auto_generated|op_1~10, test_VGA, 1
instance = comp, \Mult0|auto_generated|op_3~14 , Mult0|auto_generated|op_3~14, test_VGA, 1
instance = comp, \Mux8~0 , Mux8~0, test_VGA, 1
instance = comp, \DP_RAM_addr_out[7] , DP_RAM_addr_out[7], test_VGA, 1
instance = comp, \DP_RAM|ram_rtl_0|auto_generated|ram_block1a0 , DP_RAM|ram_rtl_0|auto_generated|ram_block1a0, test_VGA, 1
instance = comp, \VGA1024x768|pixelOut[2]~0 , VGA1024x768|pixelOut[2]~0, test_VGA, 1
instance = comp, \VGA1024x768|pixelOut[1]~1 , VGA1024x768|pixelOut[1]~1, test_VGA, 1
instance = comp, \VGA1024x768|pixelOut[0]~2 , VGA1024x768|pixelOut[0]~2, test_VGA, 1
instance = comp, \divisor1Hz|Add0~0 , divisor1Hz|Add0~0, test_VGA, 1
instance = comp, \divisor1Hz|count~3 , divisor1Hz|count~3, test_VGA, 1
instance = comp, \divisor1Hz|count[0] , divisor1Hz|count[0], test_VGA, 1
instance = comp, \divisor1Hz|Add0~2 , divisor1Hz|Add0~2, test_VGA, 1
instance = comp, \divisor1Hz|count[1] , divisor1Hz|count[1], test_VGA, 1
instance = comp, \divisor1Hz|Add0~4 , divisor1Hz|Add0~4, test_VGA, 1
instance = comp, \divisor1Hz|count[2] , divisor1Hz|count[2], test_VGA, 1
instance = comp, \divisor1Hz|Add0~6 , divisor1Hz|Add0~6, test_VGA, 1
instance = comp, \divisor1Hz|count[3] , divisor1Hz|count[3], test_VGA, 1
instance = comp, \divisor1Hz|Add0~8 , divisor1Hz|Add0~8, test_VGA, 1
instance = comp, \divisor1Hz|count[4] , divisor1Hz|count[4], test_VGA, 1
instance = comp, \divisor1Hz|Add0~10 , divisor1Hz|Add0~10, test_VGA, 1
instance = comp, \divisor1Hz|count~2 , divisor1Hz|count~2, test_VGA, 1
instance = comp, \divisor1Hz|count[5] , divisor1Hz|count[5], test_VGA, 1
instance = comp, \divisor1Hz|Add0~12 , divisor1Hz|Add0~12, test_VGA, 1
instance = comp, \divisor1Hz|count~1 , divisor1Hz|count~1, test_VGA, 1
instance = comp, \divisor1Hz|count[6] , divisor1Hz|count[6], test_VGA, 1
instance = comp, \divisor1Hz|Add0~14 , divisor1Hz|Add0~14, test_VGA, 1
instance = comp, \divisor1Hz|count[7] , divisor1Hz|count[7], test_VGA, 1
instance = comp, \divisor1Hz|Add0~16 , divisor1Hz|Add0~16, test_VGA, 1
instance = comp, \divisor1Hz|count[8] , divisor1Hz|count[8], test_VGA, 1
instance = comp, \divisor1Hz|Add0~18 , divisor1Hz|Add0~18, test_VGA, 1
instance = comp, \divisor1Hz|count[9] , divisor1Hz|count[9], test_VGA, 1
instance = comp, \divisor1Hz|Add0~20 , divisor1Hz|Add0~20, test_VGA, 1
instance = comp, \divisor1Hz|count~0 , divisor1Hz|count~0, test_VGA, 1
instance = comp, \divisor1Hz|count[10] , divisor1Hz|count[10], test_VGA, 1
instance = comp, \divisor1Hz|Add0~22 , divisor1Hz|Add0~22, test_VGA, 1
instance = comp, \divisor1Hz|count[11] , divisor1Hz|count[11], test_VGA, 1
instance = comp, \divisor1Hz|Add0~24 , divisor1Hz|Add0~24, test_VGA, 1
instance = comp, \divisor1Hz|count~4 , divisor1Hz|count~4, test_VGA, 1
instance = comp, \divisor1Hz|count[12] , divisor1Hz|count[12], test_VGA, 1
instance = comp, \divisor1Hz|Add0~26 , divisor1Hz|Add0~26, test_VGA, 1
instance = comp, \divisor1Hz|count~5 , divisor1Hz|count~5, test_VGA, 1
instance = comp, \divisor1Hz|count[13] , divisor1Hz|count[13], test_VGA, 1
instance = comp, \divisor1Hz|Add0~28 , divisor1Hz|Add0~28, test_VGA, 1
instance = comp, \divisor1Hz|count[14] , divisor1Hz|count[14], test_VGA, 1
instance = comp, \divisor1Hz|Add0~30 , divisor1Hz|Add0~30, test_VGA, 1
instance = comp, \divisor1Hz|count[15] , divisor1Hz|count[15], test_VGA, 1
instance = comp, \divisor1Hz|Add0~32 , divisor1Hz|Add0~32, test_VGA, 1
instance = comp, \divisor1Hz|count[16] , divisor1Hz|count[16], test_VGA, 1
instance = comp, \divisor1Hz|Add0~34 , divisor1Hz|Add0~34, test_VGA, 1
instance = comp, \divisor1Hz|count[17] , divisor1Hz|count[17], test_VGA, 1
instance = comp, \divisor1Hz|Add0~36 , divisor1Hz|Add0~36, test_VGA, 1
instance = comp, \divisor1Hz|count~6 , divisor1Hz|count~6, test_VGA, 1
instance = comp, \divisor1Hz|count[18] , divisor1Hz|count[18], test_VGA, 1
instance = comp, \divisor1Hz|Add0~38 , divisor1Hz|Add0~38, test_VGA, 1
instance = comp, \divisor1Hz|count~7 , divisor1Hz|count~7, test_VGA, 1
instance = comp, \divisor1Hz|count[19] , divisor1Hz|count[19], test_VGA, 1
instance = comp, \divisor1Hz|Add0~40 , divisor1Hz|Add0~40, test_VGA, 1
instance = comp, \divisor1Hz|count~8 , divisor1Hz|count~8, test_VGA, 1
instance = comp, \divisor1Hz|count[20] , divisor1Hz|count[20], test_VGA, 1
instance = comp, \divisor1Hz|Add0~42 , divisor1Hz|Add0~42, test_VGA, 1
instance = comp, \divisor1Hz|count~9 , divisor1Hz|count~9, test_VGA, 1
instance = comp, \divisor1Hz|count[21] , divisor1Hz|count[21], test_VGA, 1
instance = comp, \divisor1Hz|Add0~44 , divisor1Hz|Add0~44, test_VGA, 1
instance = comp, \divisor1Hz|count[22] , divisor1Hz|count[22], test_VGA, 1
instance = comp, \divisor1Hz|Add0~46 , divisor1Hz|Add0~46, test_VGA, 1
instance = comp, \divisor1Hz|count[23] , divisor1Hz|count[23], test_VGA, 1
instance = comp, \divisor1Hz|Equal0~6 , divisor1Hz|Equal0~6, test_VGA, 1
instance = comp, \divisor1Hz|Equal0~2 , divisor1Hz|Equal0~2, test_VGA, 1
instance = comp, \divisor1Hz|Equal0~0 , divisor1Hz|Equal0~0, test_VGA, 1
instance = comp, \divisor1Hz|Equal0~3 , divisor1Hz|Equal0~3, test_VGA, 1
instance = comp, \divisor1Hz|Equal0~1 , divisor1Hz|Equal0~1, test_VGA, 1
instance = comp, \divisor1Hz|Equal0~4 , divisor1Hz|Equal0~4, test_VGA, 1
instance = comp, \divisor1Hz|Add0~48 , divisor1Hz|Add0~48, test_VGA, 1
instance = comp, \divisor1Hz|count[24] , divisor1Hz|count[24], test_VGA, 1
instance = comp, \divisor1Hz|Add0~50 , divisor1Hz|Add0~50, test_VGA, 1
instance = comp, \divisor1Hz|count~10 , divisor1Hz|count~10, test_VGA, 1
instance = comp, \divisor1Hz|count[25] , divisor1Hz|count[25], test_VGA, 1
instance = comp, \divisor1Hz|Equal0~7 , divisor1Hz|Equal0~7, test_VGA, 1
instance = comp, \divisor1Hz|Equal0~5 , divisor1Hz|Equal0~5, test_VGA, 1
instance = comp, \divisor1Hz|Equal0~8 , divisor1Hz|Equal0~8, test_VGA, 1
instance = comp, \divisor1Hz|clk_out~0 , divisor1Hz|clk_out~0, test_VGA, 1
instance = comp, \divisor1Hz|clk_out , divisor1Hz|clk_out, test_VGA, 1
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, test_VGA, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, test_VGA, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, test_VGA, 1
