// Seed: 2366423297
module module_0;
  wire module_0;
  always @(1, posedge id_1) if (1 - id_1) if (1) id_1 <= 1;
  tri1 id_2;
  id_3(
      .id_0(1),
      .id_1(1),
      .id_2({1'b0 == 1, 1}),
      .id_3(id_2 == 1'h0),
      .id_4(1),
      .id_5(),
      .id_6(id_1),
      .id_7(1'b0)
  );
  assign id_2 = id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  always @(id_2, posedge id_3) begin : LABEL_0
    wait (id_2 < id_3);
    id_1 <= id_3;
  end
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
