Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id CB1CDBA3DB1
	for <lists+qemu-devel@lfdr.de>; Fri, 26 Sep 2025 15:20:52 +0200 (CEST)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1v28LJ-000853-PF; Fri, 26 Sep 2025 09:18:34 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <alex.bennee@linaro.org>)
 id 1v28LI-000848-4S
 for qemu-devel@nongnu.org; Fri, 26 Sep 2025 09:18:32 -0400
Received: from mail-wm1-x336.google.com ([2a00:1450:4864:20::336])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <alex.bennee@linaro.org>)
 id 1v28Kt-00043k-Jf
 for qemu-devel@nongnu.org; Fri, 26 Sep 2025 09:18:30 -0400
Received: by mail-wm1-x336.google.com with SMTP id
 5b1f17b1804b1-46d25f99d5aso23702625e9.0
 for <qemu-devel@nongnu.org>; Fri, 26 Sep 2025 06:17:59 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=linaro.org; s=google; t=1758892675; x=1759497475; darn=nongnu.org;
 h=content-transfer-encoding:mime-version:references:in-reply-to
 :message-id:date:subject:cc:to:from:from:to:cc:subject:date
 :message-id:reply-to;
 bh=y9d5BP7lns2PVAN5IYXcTxZLAWv4Unp9pZLQ6Ob5dbg=;
 b=GvPqvqB/XYroVM2t8MrPtskvvOuBWoxgdagWqynvJda85yH2R0nSo30CN0WMTeAjuo
 MKf8sOYJW1C5PF3+gfuDtWUgHs4TZhlN4ly/ctVxKlYLGKVj7SwNkiQ4WFZ/rIS6bW7K
 1o84C0d1eqd+yf79Ko6lcVtR+m0MyRR9RcDnvhnKUljqn4/oek9x4Xy5jhkKcxns4YcO
 ImB4dkhMuNL6Gxer6G8adLT+I8Fha7k+1C3Z73wp8bzlkQ1lJnd32+5WCSZDhTK/CICd
 0CGAe31140PkUF7zX+cxtYFG4VjJgczuiAItkM/p8A4VXeYX08+k2X1dnMu0GnP7rfNJ
 Btdg==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20230601; t=1758892676; x=1759497476;
 h=content-transfer-encoding:mime-version:references:in-reply-to
 :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc
 :subject:date:message-id:reply-to;
 bh=y9d5BP7lns2PVAN5IYXcTxZLAWv4Unp9pZLQ6Ob5dbg=;
 b=I8wHwffYlgF7hSQF8KLWSD0/xMPBBptodEugrPVwwnGXKdigWgCvwFhuG/t8S1UYO6
 gLbO7o7RNxf8gKa3biAjsi/vnRddf76TUxmuWB9hydoYMZao92plOwYcLUJu9yOjK7x8
 yoZrg5TaJDFRO6DAiOoBFdnQu7M8WrLadr3f+dYgBMLd35aeYlrVN/Cyxae6VFVVYYER
 /FV2Dm5Yb0K3jPmIgoPY3kxM2UyOkw0V4fsg45yPWyTPjAxjbtCeJK9YK7W6gvAXHWn6
 4F2vUO7MAShouaNngmHusecw4aqylo4QYbdpptRs2Zej0TSE1BDWzOvnqxVWa2KOzDpg
 eG9Q==
X-Gm-Message-State: AOJu0Yx1Ky3NcMXqjWStV/xBlRRDOCy8XU34XRqK0AsgvOcm7B9iC/yn
 S9a5gxvsifyBFOzKzLP5XEEVDYcW/FVaqE0ZYpIi49NGW7BSHcETQawuTElarH1rgiI=
X-Gm-Gg: ASbGnctKDuhNkHDnFsaT8xZAXBd5gU7xvfk5MpvsPGHaHL1RdqKN4td6jYXsEL7IJpd
 d+plz3Ynl1haUjCWnnTIexe3/kRgCcdFRBlDtcnbspaXbXHiVfNEI2Ve/GNgqK50cfEUlMWA4Rx
 oQQNLY6vykX32xGZgvleHe5cxxG8ayJGfUM9lSAHsAQ9V0X06ROmGKr6shCMYa1rv0ch8wlmOYG
 rkcaGcTj9pGY41PUzy/hPl5kUO4EnfdGPyK+qHVf3pXsZAO+uqAHYXnn/mECfDkXE7bhhoZlUnB
 hXd2JNXdKSAFrzDR+jj5eDU+PN9DH2UAErcLvzEyJKuMgBc+IwwJZr0gWW994Xax9CqEWTwGYK7
 uCCpNX2c6Q1CqTWsI4P/MbXM=
X-Google-Smtp-Source: AGHT+IFwNCoKqYkvjcluvDzTRuZ7pHZpM0OcM0pWV5vpgzZePXa2ycPhSZfvL+o2DIY995dN+bIoBQ==
X-Received: by 2002:a05:600c:8b23:b0:458:b8b0:6338 with SMTP id
 5b1f17b1804b1-46e33c4bd45mr75387065e9.6.1758892675569; 
 Fri, 26 Sep 2025 06:17:55 -0700 (PDT)
Received: from draig.lan ([185.126.160.19]) by smtp.gmail.com with ESMTPSA id
 5b1f17b1804b1-46e42eee0b6sm6427805e9.10.2025.09.26.06.17.47
 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
 Fri, 26 Sep 2025 06:17:50 -0700 (PDT)
Received: from draig.lan (localhost [IPv6:::1])
 by draig.lan (Postfix) with ESMTP id 7AE815F8E0;
 Fri, 26 Sep 2025 14:17:45 +0100 (BST)
From: =?UTF-8?q?Alex=20Benn=C3=A9e?= <alex.bennee@linaro.org>
To: qemu-devel@nongnu.org
Cc: Pierrick Bouvier <pierrick.bouvier@linaro.org>,
 Richard Henderson <richard.henderson@linaro.org>,
 =?UTF-8?q?Alex=20Benn=C3=A9e?= <alex.bennee@linaro.org>,
 Peter Maydell <peter.maydell@linaro.org>,
 Palmer Dabbelt <palmer@dabbelt.com>,
 Alistair Francis <alistair.francis@wdc.com>,
 Weiwei Li <liwei1518@gmail.com>,
 Daniel Henrique Barboza <dbarboza@ventanamicro.com>,
 Liu Zhiwei <zhiwei_liu@linux.alibaba.com>,
 qemu-arm@nongnu.org (open list:ARM TCG CPUs),
 qemu-riscv@nongnu.org (open list:RISC-V TCG CPUs)
Subject: [PULL 08/24] target/{arm,
 riscv}/common-semi-target: eradicate target_ulong
Date: Fri, 26 Sep 2025 14:17:27 +0100
Message-ID: <20250926131744.432185-9-alex.bennee@linaro.org>
X-Mailer: git-send-email 2.47.3
In-Reply-To: <20250926131744.432185-1-alex.bennee@linaro.org>
References: <20250926131744.432185-1-alex.bennee@linaro.org>
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit
Received-SPF: pass client-ip=2a00:1450:4864:20::336;
 envelope-from=alex.bennee@linaro.org; helo=mail-wm1-x336.google.com
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

From: Pierrick Bouvier <pierrick.bouvier@linaro.org>

We replace mechanically with uint64_t.
There is no semantic change, and allows us to extract a proper API from
this set of functions.

Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Signed-off-by: Pierrick Bouvier <pierrick.bouvier@linaro.org>
Message-ID: <20250822150058.18692-7-pierrick.bouvier@linaro.org>
Signed-off-by: Alex Benn√©e <alex.bennee@linaro.org>
Message-ID: <20250922093711.2768983-10-alex.bennee@linaro.org>

diff --git a/target/arm/common-semi-target.h b/target/arm/common-semi-target.h
index 7bb442f24ca..6775a270aaa 100644
--- a/target/arm/common-semi-target.h
+++ b/target/arm/common-semi-target.h
@@ -12,7 +12,7 @@
 
 #include "target/arm/cpu-qom.h"
 
-static inline target_ulong common_semi_arg(CPUState *cs, int argno)
+static inline uint64_t common_semi_arg(CPUState *cs, int argno)
 {
     ARMCPU *cpu = ARM_CPU(cs);
     CPUARMState *env = &cpu->env;
@@ -23,7 +23,7 @@ static inline target_ulong common_semi_arg(CPUState *cs, int argno)
     }
 }
 
-static inline void common_semi_set_ret(CPUState *cs, target_ulong ret)
+static inline void common_semi_set_ret(CPUState *cs, uint64_t ret)
 {
     ARMCPU *cpu = ARM_CPU(cs);
     CPUARMState *env = &cpu->env;
@@ -44,7 +44,7 @@ static inline bool is_64bit_semihosting(CPUArchState *env)
     return is_a64(env);
 }
 
-static inline target_ulong common_semi_stack_bottom(CPUState *cs)
+static inline uint64_t common_semi_stack_bottom(CPUState *cs)
 {
     ARMCPU *cpu = ARM_CPU(cs);
     CPUARMState *env = &cpu->env;
diff --git a/target/riscv/common-semi-target.h b/target/riscv/common-semi-target.h
index 7e6ea8da02c..663dedfdad2 100644
--- a/target/riscv/common-semi-target.h
+++ b/target/riscv/common-semi-target.h
@@ -11,14 +11,14 @@
 #ifndef TARGET_RISCV_COMMON_SEMI_TARGET_H
 #define TARGET_RISCV_COMMON_SEMI_TARGET_H
 
-static inline target_ulong common_semi_arg(CPUState *cs, int argno)
+static inline uint64_t common_semi_arg(CPUState *cs, int argno)
 {
     RISCVCPU *cpu = RISCV_CPU(cs);
     CPURISCVState *env = &cpu->env;
     return env->gpr[xA0 + argno];
 }
 
-static inline void common_semi_set_ret(CPUState *cs, target_ulong ret)
+static inline void common_semi_set_ret(CPUState *cs, uint64_t ret)
 {
     RISCVCPU *cpu = RISCV_CPU(cs);
     CPURISCVState *env = &cpu->env;
@@ -35,7 +35,7 @@ static inline bool common_semi_sys_exit_is_extended(CPUState *cs)
     return is_64bit_semihosting(cpu_env(cs));
 }
 
-static inline target_ulong common_semi_stack_bottom(CPUState *cs)
+static inline uint64_t common_semi_stack_bottom(CPUState *cs)
 {
     RISCVCPU *cpu = RISCV_CPU(cs);
     CPURISCVState *env = &cpu->env;
-- 
2.47.3


