{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1456324954034 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1456324954039 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 24 14:42:33 2016 " "Processing started: Wed Feb 24 14:42:33 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1456324954039 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1456324954039 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mult_reg -c mult_reg " "Command: quartus_map --read_settings_files=on --write_settings_files=off mult_reg -c mult_reg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1456324954039 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1456324954751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//icnas2.cc.ic.ac.uk/gsp14/desktop/fpga lab/10-bitshiftcombo/10-bitshiftcombo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file //icnas2.cc.ic.ac.uk/gsp14/desktop/fpga lab/10-bitshiftcombo/10-bitshiftcombo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 10-bitshiftcombo " "Found entity 1: 10-bitshiftcombo" {  } { { "../10-bitshiftcombo/10-bitshiftcombo.bdf" "" { Schematic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/10-bitshiftcombo/10-bitshiftcombo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456324954834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456324954834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//icnas2.cc.ic.ac.uk/gsp14/desktop/fpga lab/5-bitshiftcombo/5-bitshiftcombo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file //icnas2.cc.ic.ac.uk/gsp14/desktop/fpga lab/5-bitshiftcombo/5-bitshiftcombo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 5-bitshiftcombo " "Found entity 1: 5-bitshiftcombo" {  } { { "../5-bitshiftcombo/5-bitshiftcombo.bdf" "" { Schematic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/5-bitshiftcombo/5-bitshiftcombo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456324954849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456324954849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//icnas2.cc.ic.ac.uk/gsp14/desktop/fpga lab/10-bitadder2/10-bitadder2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file //icnas2.cc.ic.ac.uk/gsp14/desktop/fpga lab/10-bitadder2/10-bitadder2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 10-bitadder2 " "Found entity 1: 10-bitadder2" {  } { { "../10-bitadder2/10-bitadder2.bdf" "" { Schematic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/10-bitadder2/10-bitadder2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456324954863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456324954863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//icnas2.cc.ic.ac.uk/gsp14/desktop/fpga lab/dflipflop/dflipflop.bdf 1 1 " "Found 1 design units, including 1 entities, in source file //icnas2.cc.ic.ac.uk/gsp14/desktop/fpga lab/dflipflop/dflipflop.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dflipflop " "Found entity 1: dflipflop" {  } { { "../Dflipflop/dflipflop.bdf" "" { Schematic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/Dflipflop/dflipflop.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456324954876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456324954876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//icnas2.cc.ic.ac.uk/gsp14/desktop/fpga lab/fulladd/fulladd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file //icnas2.cc.ic.ac.uk/gsp14/desktop/fpga lab/fulladd/fulladd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fulladd " "Found entity 1: fulladd" {  } { { "../fulladd/fulladd.bdf" "" { Schematic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/fulladd/fulladd.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456324954889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456324954889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//icnas2.cc.ic.ac.uk/gsp14/desktop/fpga lab/halfadd/halfadd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file //icnas2.cc.ic.ac.uk/gsp14/desktop/fpga lab/halfadd/halfadd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 halfadd " "Found entity 1: halfadd" {  } { { "../halfadd/halfadd.bdf" "" { Schematic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/halfadd/halfadd.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456324954902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456324954902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//icnas2.cc.ic.ac.uk/gsp14/desktop/fpga lab/xstage0/xstage0.bdf 1 1 " "Found 1 design units, including 1 entities, in source file //icnas2.cc.ic.ac.uk/gsp14/desktop/fpga lab/xstage0/xstage0.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 xstage0 " "Found entity 1: xstage0" {  } { { "../xstage0/xstage0.bdf" "" { Schematic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/xstage0/xstage0.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456324954914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456324954914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//icnas2.cc.ic.ac.uk/gsp14/desktop/fpga lab/xstage1/xstage1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file //icnas2.cc.ic.ac.uk/gsp14/desktop/fpga lab/xstage1/xstage1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 xstage1 " "Found entity 1: xstage1" {  } { { "../xstage1/xstage1.bdf" "" { Schematic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/xstage1/xstage1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456324954927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456324954927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//icnas2.cc.ic.ac.uk/gsp14/desktop/fpga lab/xstage2/xstage2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file //icnas2.cc.ic.ac.uk/gsp14/desktop/fpga lab/xstage2/xstage2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 xstage2 " "Found entity 1: xstage2" {  } { { "../xstage2/xstage2.bdf" "" { Schematic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/xstage2/xstage2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456324954940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456324954940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "5bitregister.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 5bitregister.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 5bitregister " "Found entity 1: 5bitregister" {  } { { "5bitregister.bdf" "" { Schematic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/mult_reg/5bitregister.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456324954953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456324954953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "10bitregister.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 10bitregister.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 10bitregister " "Found entity 1: 10bitregister" {  } { { "10bitregister.bdf" "" { Schematic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/mult_reg/10bitregister.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456324954967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456324954967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_reg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mult_reg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_reg " "Found entity 1: mult_reg" {  } { { "mult_reg.bdf" "" { Schematic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/mult_reg/mult_reg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456324954981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456324954981 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mult_reg " "Elaborating entity \"mult_reg\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1456324955079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "10bitregister 10bitregister:Rout " "Elaborating entity \"10bitregister\" for hierarchy \"10bitregister:Rout\"" {  } { { "mult_reg.bdf" "Rout" { Schematic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/mult_reg/mult_reg.bdf" { { 312 560 656 536 "Rout" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456324955121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dflipflop 10bitregister:Rout\|dflipflop:inst " "Elaborating entity \"dflipflop\" for hierarchy \"10bitregister:Rout\|dflipflop:inst\"" {  } { { "10bitregister.bdf" "inst" { Schematic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/mult_reg/10bitregister.bdf" { { 120 608 704 216 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456324955146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xstage1 xstage1:inst3 " "Elaborating entity \"xstage1\" for hierarchy \"xstage1:inst3\"" {  } { { "mult_reg.bdf" "inst3" { Schematic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/mult_reg/mult_reg.bdf" { { 328 376 504 552 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456324955234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xstage0 xstage1:inst3\|xstage0:inst5 " "Elaborating entity \"xstage0\" for hierarchy \"xstage1:inst3\|xstage0:inst5\"" {  } { { "../xstage1/xstage1.bdf" "inst5" { Schematic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/xstage1/xstage1.bdf" { { 328 1400 1544 456 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456324955257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "10-bitadder2 xstage1:inst3\|xstage0:inst5\|10-bitadder2:inst1 " "Elaborating entity \"10-bitadder2\" for hierarchy \"xstage1:inst3\|xstage0:inst5\|10-bitadder2:inst1\"" {  } { { "../xstage0/xstage0.bdf" "inst1" { Schematic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/xstage0/xstage0.bdf" { { 160 760 888 288 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456324955287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladd xstage1:inst3\|xstage0:inst5\|10-bitadder2:inst1\|fulladd:inst10 " "Elaborating entity \"fulladd\" for hierarchy \"xstage1:inst3\|xstage0:inst5\|10-bitadder2:inst1\|fulladd:inst10\"" {  } { { "../10-bitadder2/10-bitadder2.bdf" "inst10" { Schematic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/10-bitadder2/10-bitadder2.bdf" { { 920 2432 2592 1016 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456324955310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfadd xstage1:inst3\|xstage0:inst5\|10-bitadder2:inst1\|fulladd:inst10\|halfadd:inst1 " "Elaborating entity \"halfadd\" for hierarchy \"xstage1:inst3\|xstage0:inst5\|10-bitadder2:inst1\|fulladd:inst10\|halfadd:inst1\"" {  } { { "../fulladd/fulladd.bdf" "inst1" { Schematic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/fulladd/fulladd.bdf" { { 248 616 712 344 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456324955338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "10-bitshiftcombo xstage1:inst3\|xstage0:inst5\|10-bitshiftcombo:inst " "Elaborating entity \"10-bitshiftcombo\" for hierarchy \"xstage1:inst3\|xstage0:inst5\|10-bitshiftcombo:inst\"" {  } { { "../xstage0/xstage0.bdf" "inst" { Schematic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/xstage0/xstage0.bdf" { { 160 320 448 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456324955541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "5bitregister 5bitregister:B " "Elaborating entity \"5bitregister\" for hierarchy \"5bitregister:B\"" {  } { { "mult_reg.bdf" "B" { Schematic "//icnas2.cc.ic.ac.uk/gsp14/Desktop/FPGA Lab/mult_reg/mult_reg.bdf" { { 640 168 264 800 "B" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456324956675 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1456324958306 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1456324959926 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456324959926 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "91 " "Implemented 91 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1456324960073 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1456324960073 ""} { "Info" "ICUT_CUT_TM_LCELLS" "69 " "Implemented 69 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1456324960073 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1456324960073 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "473 " "Peak virtual memory: 473 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1456324960208 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 24 14:42:40 2016 " "Processing ended: Wed Feb 24 14:42:40 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1456324960208 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1456324960208 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1456324960208 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1456324960208 ""}
