/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  reg [2:0] celloutsig_0_11z;
  reg [10:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  reg [11:0] celloutsig_1_3z;
  reg [8:0] celloutsig_1_7z;
  wire [6:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[61] ? in_data[43] : in_data[81];
  assign celloutsig_0_7z = celloutsig_0_6z ? celloutsig_0_0z : celloutsig_0_4z;
  assign celloutsig_0_9z = ~(celloutsig_0_8z[1] & celloutsig_0_5z);
  assign celloutsig_0_17z = ~(celloutsig_0_5z & celloutsig_0_5z);
  assign celloutsig_0_21z = ~(celloutsig_0_3z & celloutsig_0_1z);
  assign celloutsig_0_2z = ~(celloutsig_0_0z & celloutsig_0_0z);
  assign celloutsig_0_18z = ~(celloutsig_0_0z | celloutsig_0_11z[1]);
  assign celloutsig_0_4z = ~((celloutsig_0_2z | celloutsig_0_1z) & celloutsig_0_3z);
  assign celloutsig_0_15z = ~((celloutsig_0_0z | celloutsig_0_7z) & celloutsig_0_6z);
  assign celloutsig_1_18z = celloutsig_1_3z[9] | ~(celloutsig_1_9z[1]);
  assign celloutsig_0_24z = { celloutsig_0_17z, celloutsig_0_18z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_17z, celloutsig_0_21z, celloutsig_0_6z } > celloutsig_0_12z[9:3];
  assign celloutsig_0_3z = { in_data[18:16], celloutsig_0_0z, celloutsig_0_2z } && { in_data[55:53], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_19z = { celloutsig_1_10z[3:0], celloutsig_1_1z } && celloutsig_1_10z[4:0];
  assign celloutsig_0_5z = in_data[67:61] && { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_6z = { in_data[56:50], celloutsig_0_2z, celloutsig_0_3z } < { in_data[10:4], celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_1_1z = celloutsig_1_0z[5:3] < celloutsig_1_0z[4:2];
  assign celloutsig_1_2z = in_data[161:159] < { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_9z = { celloutsig_1_3z[6:1], celloutsig_1_2z } % { 1'h1, celloutsig_1_7z[6:1] };
  assign celloutsig_0_8z = { celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_1z } % { 1'h1, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_1_10z = celloutsig_1_0z % { 1'h1, celloutsig_1_0z[2:0], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_0z = in_data[118:113] % { 1'h1, in_data[132:128] };
  assign celloutsig_0_1z = in_data[50:37] !== { in_data[22:12], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_14z = ~^ { celloutsig_0_12z[5:2], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_23z = ~^ { celloutsig_0_12z[8:4], celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_7z };
  always_latch
    if (clkin_data[64]) celloutsig_1_7z = 9'h000;
    else if (clkin_data[32]) celloutsig_1_7z = celloutsig_1_3z[10:2];
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_11z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_11z = { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_7z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_12z = 11'h000;
    else if (!clkin_data[0]) celloutsig_0_12z = { celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_0z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_3z = 12'h000;
    else if (!clkin_data[32]) celloutsig_1_3z = in_data[139:128];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_23z, celloutsig_0_24z };
endmodule
