From 0e17a13860262ba1c1fdaa39e889cf2801c8fb56 Mon Sep 17 00:00:00 2001
From: Sergey Suloev <sergey.suloev@gmail.com>
Date: Mon, 28 Jul 2025 16:16:18 +0300
Subject: [PATCH] sun8i-a33: Add DT-overlays for A33-based boards

---
 arch/arm/boot/dts/allwinner/Makefile          |   2 +
 arch/arm/boot/dts/allwinner/overlays/Makefile |  15 +++
 .../overlays/README.sun8i-a33-overlays        |   1 +
 .../overlays/sun8i-a33-bpi-lcd-bridge.dtso    | 110 ++++++++++++++++++
 .../overlays/sun8i-a33-bpi-lcd-panel.dtso     |  87 ++++++++++++++
 .../overlays/sun8i-a33-fixup.scr-cmd          |  30 +++++
 6 files changed, 245 insertions(+)
 create mode 100644 arch/arm/boot/dts/allwinner/overlays/Makefile
 create mode 100644 arch/arm/boot/dts/allwinner/overlays/README.sun8i-a33-overlays
 create mode 100644 arch/arm/boot/dts/allwinner/overlays/sun8i-a33-bpi-lcd-bridge.dtso
 create mode 100644 arch/arm/boot/dts/allwinner/overlays/sun8i-a33-bpi-lcd-panel.dtso
 create mode 100644 arch/arm/boot/dts/allwinner/overlays/sun8i-a33-fixup.scr-cmd

diff --git a/arch/arm/boot/dts/allwinner/Makefile b/arch/arm/boot/dts/allwinner/Makefile
index d799ad1..244f639 100644
--- a/arch/arm/boot/dts/allwinner/Makefile
+++ b/arch/arm/boot/dts/allwinner/Makefile
@@ -271,3 +271,5 @@ dtb-$(CONFIG_MACH_SUNIV) += \
 	suniv-f1c100s-licheepi-nano.dtb \
 	suniv-f1c200s-lctech-pi.dtb \
 	suniv-f1c200s-popstick-v1.1.dtb
+
+subdir-y := overlays
diff --git a/arch/arm/boot/dts/allwinner/overlays/Makefile b/arch/arm/boot/dts/allwinner/overlays/Makefile
new file mode 100644
index 0000000..d4cc77b
--- /dev/null
+++ b/arch/arm/boot/dts/allwinner/overlays/Makefile
@@ -0,0 +1,15 @@
+# SPDX-License-Identifier: GPL-2.0
+ifeq ($(CONFIG_OF_OVERLAY),y)
+
+dtb-$(CONFIG_MACH_SUN8I) += \
+	sun8i-a33-bpi-lcd-bridge.dtbo \
+	sun8i-a33-bpi-lcd-panel.dtbo
+
+
+scr-$(CONFIG_MACH_SUN8I) += \
+	sun8i-a33-fixup.scr
+
+dtbotxt-$(CONFIG_MACH_SUN8I) += \
+	README.sun8i-a33-overlays
+
+endif
diff --git a/arch/arm/boot/dts/allwinner/overlays/README.sun8i-a33-overlays b/arch/arm/boot/dts/allwinner/overlays/README.sun8i-a33-overlays
new file mode 100644
index 0000000..831cb45
--- /dev/null
+++ b/arch/arm/boot/dts/allwinner/overlays/README.sun8i-a33-overlays
@@ -0,0 +1 @@
+# overlays for sun8i-a33 (Allwinner A33/R16)
diff --git a/arch/arm/boot/dts/allwinner/overlays/sun8i-a33-bpi-lcd-bridge.dtso b/arch/arm/boot/dts/allwinner/overlays/sun8i-a33-bpi-lcd-bridge.dtso
new file mode 100644
index 0000000..aacd947
--- /dev/null
+++ b/arch/arm/boot/dts/allwinner/overlays/sun8i-a33-bpi-lcd-bridge.dtso
@@ -0,0 +1,110 @@
+// Overlay for BananaPi 7-inch DSI panel
+
+/dts-v1/;
+/plugin/;
+
+#include <dt-bindings/gpio/gpio.h>
+#include <dt-bindings/interrupt-controller/irq.h>
+#include <dt-bindings/pwm/pwm.h>
+
+/ {
+       compatible = "allwinner,sun8i-a33";
+};
+
+&dsi {
+       #address-cells = <1>;
+       #size-cells = <0>;
+       vcc-dsi-supply = <&reg_dcdc1>;  /* VCC-DSI */
+       status = "okay";
+
+       bridge: icn6211@1 {
+               compatible = "chipone,icn6211";
+               reg = <1>;
+               enable-gpios = <&r_pio 0 5 GPIO_ACTIVE_HIGH>;   /* LCD-RST: PL5 */
+               #address-cells = <1>;
+               #size-cells = <0>;
+
+               ports {
+                       #address-cells = <1>;
+                       #size-cells = <0>;
+                       port@0 {
+                               reg = <0>;
+
+                               bridge_in_dsi: endpoint {
+                                       remote-endpoint = <&dsi_out_bridge>;
+                               };
+                       };
+
+                       port@1 {
+                               reg = <1>;
+
+                               bridge_out_panel: endpoint {
+                                       remote-endpoint = <&panel_in>;
+                               };
+                       };
+               };
+       };
+};
+
+&dsi_out {
+       dsi_out_bridge: endpoint {
+               remote-endpoint = <&bridge_in_dsi>;
+       };
+};
+
+&dphy {
+       status = "okay";
+};
+
+&tcon0 {
+       status = "okay";
+};
+
+&de {
+       status = "okay";
+};
+
+&{/soc} {
+
+       panel {
+               compatible = "bananapi,s070wv20-ct16";
+               enable-gpios = <&pio 1 7 GPIO_ACTIVE_HIGH>; /* LCD-PWR-EN: PB7 */
+               backlight = <&panel_bl>;
+
+               port {
+                       panel_in: endpoint {
+                               remote-endpoint = <&bridge_out_panel>;
+                       };
+               };
+       };
+
+       panel_bl: backlight {
+               compatible = "pwm-backlight";
+               pwms = <&pwm 0 50000 PWM_POLARITY_INVERTED>;
+               brightness-levels = <0 16 32 64 96 128 160 192 255>;
+               default-brightness-level = <6>;
+               enable-gpios = <&r_pio 0 4 GPIO_ACTIVE_HIGH>; /* LCD-BL-EN: PL4 */
+               post-pwm-on-delay-ms = <10>;
+               pwm-off-delay-ms = <10>;
+       };
+};
+
+&pwm {
+       pinctrl-names = "default";
+       pinctrl-0 = <&pwm0_pin>;
+       status = "okay";
+};
+
+&i2c0 {
+       #address-cells = <1>;
+       #size-cells = <0>;
+       status = "okay";
+
+       panel_ts: gt928@5d {
+               compatible = "goodix,gt928";
+               reg = <0x5d>;
+               interrupt-parent = <&pio>;
+               interrupts = <1 5 IRQ_TYPE_EDGE_FALLING>; /* PB5 */
+               reset-gpios = <&pio 1 6 GPIO_ACTIVE_LOW>; /* PB6 */
+       };
+};
diff --git a/arch/arm/boot/dts/allwinner/overlays/sun8i-a33-bpi-lcd-panel.dtso b/arch/arm/boot/dts/allwinner/overlays/sun8i-a33-bpi-lcd-panel.dtso
new file mode 100644
index 0000000..ab4a701
--- /dev/null
+++ b/arch/arm/boot/dts/allwinner/overlays/sun8i-a33-bpi-lcd-panel.dtso
@@ -0,0 +1,87 @@
+// Overlay for BananaPi 7-inch DSI panel
+
+/dts-v1/;
+/plugin/;
+
+#include <dt-bindings/gpio/gpio.h>
+#include <dt-bindings/interrupt-controller/irq.h>
+#include <dt-bindings/pwm/pwm.h>
+
+/ {
+       compatible = "allwinner,sun8i-a33";
+};
+
+&dsi {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	vcc-dsi-supply = <&reg_dcdc1>;  /* VCC-DSI */
+	status = "okay";
+
+	panel: panel@1 {
+		compatible = "bananapi,s070wv20-ct16-icn6211";
+		reg = <1>;
+		enable-gpios = <&pio 1 7 GPIO_ACTIVE_HIGH>;     /* LCD-PWR-EN:  PB7 */
+		reset-gpios = <&r_pio 0 5 GPIO_ACTIVE_LOW>;     /* LCD-RST:     PL5 */
+		backlight = <&panel_bl>;
+/*
+		port {
+                        panel_in_dsi: endpoint {
+				remote-endpoint = <&dsi_out_panel>;
+                        };
+		};
+*/
+	};
+};
+
+/*
+&dsi_out {
+	dsi_out_panel: endpoint {
+		remote-endpoint = <&panel_in_dsi>;
+	};
+};
+*/
+
+&dphy {
+       status = "okay";
+};
+
+&tcon0 {
+       status = "okay";
+};
+
+&de {
+       status = "okay";
+};
+
+&{/soc} {
+
+       panel_bl: backlight {
+               compatible = "pwm-backlight";
+               pwms = <&pwm 0 50000 PWM_POLARITY_INVERTED>;
+               brightness-levels = <0 16 32 64 96 128 160 192 255>;
+               default-brightness-level = <6>;
+               enable-gpios = <&r_pio 0 4 GPIO_ACTIVE_HIGH>; /* LCD-BL-EN: PL4 */
+               post-pwm-on-delay-ms = <10>;
+               pwm-off-delay-ms = <10>;
+       };
+};
+
+&pwm {
+       pinctrl-names = "default";
+       pinctrl-0 = <&pwm0_pin>;
+       status = "okay";
+};
+
+&i2c0 {
+       #address-cells = <1>;
+       #size-cells = <0>;
+       status = "okay";
+
+       panel_ts: gt928@5d {
+               compatible = "goodix,gt928";
+               reg = <0x5d>;
+               interrupt-parent = <&pio>;
+               interrupts = <1 5 IRQ_TYPE_EDGE_FALLING>; /* PB5 */
+               reset-gpios = <&pio 1 6 GPIO_ACTIVE_LOW>; /* PB6 */
+       };
+};
diff --git a/arch/arm/boot/dts/allwinner/overlays/sun8i-a33-fixup.scr-cmd b/arch/arm/boot/dts/allwinner/overlays/sun8i-a33-fixup.scr-cmd
new file mode 100644
index 0000000..8df0c2a
--- /dev/null
+++ b/arch/arm/boot/dts/allwinner/overlays/sun8i-a33-fixup.scr-cmd
@@ -0,0 +1,30 @@
+# overlays fixup script
+# implements (or rather substitutes) overlay arguments functionality
+# using u-boot scripting, environment variables and "fdt" command
+
+if test "${param_esp32_spi_bus}" = "0"; then
+	setenv tmp_spi_path "spi@1c68000"
+
+	fdt set /soc/${tmp_spi_path} status "okay"
+	fdt set /soc/${tmp_spi_path}/esp32-spi status "okay"
+
+	if test -n "${param_esp32_spi_freq}"; then
+		fdt set /soc/${tmp_spi_path}/esp32-spi spi-max-frequency "<${param_esp32_spi_freq}>"
+	fi
+
+	if test -n "${param_esp32_spi_mode}"; then
+		fdt rm /soc/${tmp_spi_path}/esp32-spi spi-cpha
+		fdt rm /soc/${tmp_spi_path}/esp32-spi spi-cpol
+
+		if test "${param_esp32_spi_mode}" = "1"; then
+			fdt set /soc/${tmp_spi_path}/esp32-spi spi-cpha
+		elif test "${param_esp32_spi_mode}" = "2"; then
+			fdt set /soc/${tmp_spi_path}/esp32-spi spi-cpol
+		elif test "${param_esp32_spi_mode}" = "3"; then
+			fdt set /soc/${tmp_spi_path}/esp32-spi spi-cpha
+			fdt set /soc/${tmp_spi_path}/esp32-spi spi-cpol
+		fi
+	fi
+
+	env delete tmp_spi_path
+fi
-- 
2.43.0

