EESchema Schematic File Version 2
LIBS:power
LIBS:device
LIBS:transistors
LIBS:conn
LIBS:linear
LIBS:regul
LIBS:74xx
LIBS:cmos4000
LIBS:adc-dac
LIBS:memory
LIBS:xilinx
LIBS:microcontrollers
LIBS:dsp
LIBS:microchip
LIBS:analog_switches
LIBS:motorola
LIBS:texas
LIBS:intel
LIBS:audio
LIBS:interface
LIBS:digital-audio
LIBS:philips
LIBS:display
LIBS:cypress
LIBS:siliconi
LIBS:opto
LIBS:atmel
LIBS:contrib
LIBS:valves
LIBS:pda6502v2
LIBS:pda6502v2-cache
EELAYER 25 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 5
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 3950 2750 1350 1900
U 58EB910B
F0 "chipset" 60
F1 "chipset.sch" 60
F2 "ADDR[0..15]" I L 3950 2850 60 
F3 "CSCTRL[0..7]" B L 3950 4250 60 
F4 "CSUSR[0..9]" B L 3950 4350 60 
F5 "RESB" I L 3950 3150 60 
F6 "VPB" I L 3950 3250 60 
F7 "RDY" B L 3950 3350 60 
F8 "SOB" O L 3950 3450 60 
F9 "IRQB" O L 3950 3550 60 
F10 "MLB" I L 3950 3650 60 
F11 "BE" O L 3950 3750 60 
F12 "NMIB" O L 3950 3850 60 
F13 "SYNC" I L 3950 3950 60 
F14 "RWB" I L 3950 3050 60 
F15 "PHI2" I L 3950 4050 60 
F16 "CSRWB" O R 5300 2850 60 
F17 "SRAM_OE" O R 5300 2950 60 
F18 "SRAM_CS" O R 5300 3050 60 
F19 "SRAM_BANK" O R 5300 3150 60 
F20 "SPI_A_CS" O R 5300 3250 60 
F21 "SPI_A_IRQ" O R 5300 3350 60 
F22 "SPI_B_CS" O R 5300 3450 60 
F23 "SPI_B_IRQ" O R 5300 3550 60 
F24 "VIA_A_CS" O R 5300 3650 60 
F25 "VIA_A_IRQ" O R 5300 3750 60 
F26 "VIA_B_CS" O R 5300 3850 60 
F27 "VIA_B_IRQ" O R 5300 3950 60 
F28 "CSJTAG_TDI" I R 5300 4250 60 
F29 "CSJTAG_TMS" I R 5300 4350 60 
F30 "CSJTAG_TCK" I R 5300 4450 60 
F31 "CSJTAG_TDO" O R 5300 4550 60 
F32 "DATA[0..7]" B L 3950 2950 60 
$EndSheet
$Sheet
S 1550 2750 1500 1900
U 58ED7217
F0 "cpu" 60
F1 "cpu.sch" 60
F2 "ADDR[0..15]" O R 3050 2850 60 
F3 "DATA[0..7]" B R 3050 2950 60 
F4 "VPB" O R 3050 3250 60 
F5 "RDY" B R 3050 3350 60 
F6 "PHI1O" O L 1550 4550 60 
F7 "IRQB" I R 3050 3550 60 
F8 "MLB" O R 3050 3650 60 
F9 "NMIB" I R 3050 3850 60 
F10 "SYNC" O R 3050 3950 60 
F11 "RESB" I R 3050 3150 60 
F12 "PHI2O" O L 1550 4450 60 
F13 "SOB" I R 3050 3450 60 
F14 "PHI2" I L 1550 2850 60 
F15 "BE" I R 3050 3750 60 
F16 "RWB" O R 3050 3050 60 
$EndSheet
Wire Bus Line
	3050 2850 3950 2850
Wire Bus Line
	3050 2950 3950 2950
Wire Wire Line
	3050 3050 3950 3050
Wire Wire Line
	3050 3150 3950 3150
Wire Wire Line
	3050 3250 3950 3250
Wire Wire Line
	3050 3350 3950 3350
Wire Wire Line
	3050 3450 3950 3450
Wire Wire Line
	3050 3550 3950 3550
Wire Wire Line
	3050 3650 3950 3650
Wire Wire Line
	3050 3750 3950 3750
Wire Wire Line
	3050 3850 3950 3850
Wire Wire Line
	3050 3950 3950 3950
$Sheet
S 9900 4950 700  800 
U 59012769
F0 "via_b" 60
F1 "gpio.sch" 60
F2 "ADDR[0..3]" I L 9900 5050 60 
F3 "RESB" I L 9900 5250 60 
F4 "PHI2" I L 9900 5350 60 
F5 "RWB" I L 9900 5450 60 
F6 "CS2B" I L 9900 5550 60 
F7 "DATA[0..7]" B L 9900 5150 60 
F8 "IRQB" O L 9900 5650 60 
$EndSheet
$Sheet
S 8350 4950 700  800 
U 59009672
F0 "via_a" 60
F1 "gpio.sch" 60
F2 "ADDR[0..3]" I L 8350 5050 60 
F3 "DATA[0..7]" B L 8350 5150 60 
F4 "RESB" I L 8350 5250 60 
F5 "PHI2" I L 8350 5350 60 
F6 "IRQB" O L 8350 5650 60 
F7 "RWB" I L 8350 5450 60 
F8 "CS2B" I L 8350 5550 60 
$EndSheet
Wire Bus Line
	8350 5050 8150 5050
Wire Bus Line
	8150 5050 8150 4650
Wire Bus Line
	8350 5150 7950 5150
Wire Bus Line
	7950 5150 7950 4650
Wire Bus Line
	9900 5050 9700 5050
Wire Bus Line
	9700 5050 9700 4650
Wire Bus Line
	9900 5150 9500 5150
Wire Bus Line
	9500 5150 9500 4650
Wire Wire Line
	8350 5250 8150 5250
Text Label 8150 5250 2    60   ~ 0
RESB
Wire Wire Line
	8350 5350 8150 5350
Text Label 8150 5350 2    60   ~ 0
PHI2
Text Label 8150 5450 2    60   ~ 0
RWB
Wire Wire Line
	8350 5450 8150 5450
Wire Wire Line
	9900 5250 9700 5250
Wire Wire Line
	9900 5350 9700 5350
Wire Wire Line
	9900 5450 9700 5450
Text Label 9700 5250 2    60   ~ 0
RESB
Text Label 9700 5350 2    60   ~ 0
PHI2
Text Label 9700 5450 2    60   ~ 0
RWB
Text Label 7950 4650 1    60   ~ 0
DATA[0..7]
Text Label 8150 4650 1    60   ~ 0
ADDR[0..3]
Text Label 9500 4650 1    60   ~ 0
DATA[0..7]
Text Label 9700 4650 1    60   ~ 0
ADDR[0..3]
Wire Wire Line
	5300 3650 7200 3650
Wire Wire Line
	7200 3650 7200 5550
Wire Wire Line
	7200 5550 8350 5550
Wire Wire Line
	5300 3750 7100 3750
Wire Wire Line
	7100 3750 7100 5650
Wire Wire Line
	7100 5650 8350 5650
Wire Wire Line
	5300 3850 6800 3850
Wire Wire Line
	6800 3850 6800 5950
Wire Wire Line
	6800 5950 9500 5950
Wire Wire Line
	9500 5950 9500 5550
Wire Wire Line
	9500 5550 9900 5550
Wire Wire Line
	5300 3950 6700 3950
Wire Wire Line
	6700 3950 6700 6050
Wire Wire Line
	6700 6050 9600 6050
Wire Wire Line
	9600 6050 9600 5650
Wire Wire Line
	9600 5650 9900 5650
$EndSCHEMATC
