m255
K4
z2
!s11f vlog 2019.2 2019.04, Apr 16 2019
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time52/sim
vd_ff_sync_rstn
Z0 !s110 1693829330
!i10b 1
!s100 H;KbHWmPQFD4fDIZnB2nR3
!s11b mOYj?H=YF9c0JRj:HQaR]0
IQGBC64U]Fa]_D]WBUl_9?3
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 d/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time53/sim
Z3 w1693829270
Z4 8/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time53/d_ff_sync_rstn.v
Z5 F/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time53/d_ff_sync_rstn.v
L0 2
Z6 OP;L;2019.2;69
r1
!s85 0
31
Z7 !s108 1693829330.000000
!s107 /home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time53/d_ff_sync_rstn.v|
Z8 !s90 -reportprogress|300|-work|work|-stats=none|/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time53/d_ff_sync_rstn.v|
!i113 1
Z9 o-work work
Z10 tCvgOpt 0
vtb_d_dff_rstn
R0
!i10b 1
!s100 YUeV<@z]AcVoo1OcFBC4L2
!s11b Q6FiePlSnNC[fnfVECmIm1
I2o`3gRWATUC`e61fImP7k3
R1
R2
R3
R4
R5
L0 26
R6
r1
!s85 0
31
R7
Z11 !s107 /home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time53/d_ff_sync_rstn.v|
R8
!i113 1
R9
R10
