TimeQuest Timing Analyzer report for top
Mon May 18 16:30:25 2020
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'iCLK_100'
 12. Slow Model Setup: 'mTransmitter:mTransmitter|current_state.finish'
 13. Slow Model Setup: 'iCLK_11MHz'
 14. Slow Model Setup: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int'
 15. Slow Model Setup: 'AUD_BCLK'
 16. Slow Model Setup: 'mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start'
 17. Slow Model Setup: 'AN831:AN831|out_page_sample_available'
 18. Slow Model Setup: 'AN831|c0|altpll_component|pll|clk[0]'
 19. Slow Model Hold: 'iCLK_11MHz'
 20. Slow Model Hold: 'iCLK_100'
 21. Slow Model Hold: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int'
 22. Slow Model Hold: 'AN831|c0|altpll_component|pll|clk[0]'
 23. Slow Model Hold: 'AUD_BCLK'
 24. Slow Model Hold: 'AN831:AN831|out_page_sample_available'
 25. Slow Model Hold: 'mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start'
 26. Slow Model Hold: 'mTransmitter:mTransmitter|current_state.finish'
 27. Slow Model Minimum Pulse Width: 'iCLK_11MHz'
 28. Slow Model Minimum Pulse Width: 'AUD_BCLK'
 29. Slow Model Minimum Pulse Width: 'AN831:AN831|out_page_sample_available'
 30. Slow Model Minimum Pulse Width: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int'
 31. Slow Model Minimum Pulse Width: 'mTransmitter:mTransmitter|current_state.finish'
 32. Slow Model Minimum Pulse Width: 'mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start'
 33. Slow Model Minimum Pulse Width: 'iCLK_100'
 34. Slow Model Minimum Pulse Width: 'AN831|c0|altpll_component|pll|clk[0]'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Output Enable Times
 40. Minimum Output Enable Times
 41. Output Disable Times
 42. Minimum Output Disable Times
 43. Fast Model Setup Summary
 44. Fast Model Hold Summary
 45. Fast Model Recovery Summary
 46. Fast Model Removal Summary
 47. Fast Model Minimum Pulse Width Summary
 48. Fast Model Setup: 'iCLK_100'
 49. Fast Model Setup: 'mTransmitter:mTransmitter|current_state.finish'
 50. Fast Model Setup: 'iCLK_11MHz'
 51. Fast Model Setup: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int'
 52. Fast Model Setup: 'AUD_BCLK'
 53. Fast Model Setup: 'mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start'
 54. Fast Model Setup: 'AN831:AN831|out_page_sample_available'
 55. Fast Model Setup: 'AN831|c0|altpll_component|pll|clk[0]'
 56. Fast Model Hold: 'iCLK_11MHz'
 57. Fast Model Hold: 'iCLK_100'
 58. Fast Model Hold: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int'
 59. Fast Model Hold: 'AN831|c0|altpll_component|pll|clk[0]'
 60. Fast Model Hold: 'AUD_BCLK'
 61. Fast Model Hold: 'AN831:AN831|out_page_sample_available'
 62. Fast Model Hold: 'mTransmitter:mTransmitter|current_state.finish'
 63. Fast Model Hold: 'mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start'
 64. Fast Model Minimum Pulse Width: 'iCLK_11MHz'
 65. Fast Model Minimum Pulse Width: 'AUD_BCLK'
 66. Fast Model Minimum Pulse Width: 'AN831:AN831|out_page_sample_available'
 67. Fast Model Minimum Pulse Width: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int'
 68. Fast Model Minimum Pulse Width: 'mTransmitter:mTransmitter|current_state.finish'
 69. Fast Model Minimum Pulse Width: 'mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start'
 70. Fast Model Minimum Pulse Width: 'iCLK_100'
 71. Fast Model Minimum Pulse Width: 'AN831|c0|altpll_component|pll|clk[0]'
 72. Setup Times
 73. Hold Times
 74. Clock to Output Times
 75. Minimum Clock to Output Times
 76. Output Enable Times
 77. Minimum Output Enable Times
 78. Output Disable Times
 79. Minimum Output Disable Times
 80. Multicorner Timing Analysis Summary
 81. Setup Times
 82. Hold Times
 83. Clock to Output Times
 84. Minimum Clock to Output Times
 85. Setup Transfers
 86. Hold Transfers
 87. Report TCCS
 88. Report RSKM
 89. Unconstrained Paths
 90. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; top                                                               ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C70F672C8                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-8         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------+------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                   ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                 ; Targets                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------+------------------------------------------------------------------------------------------------------------------+
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                        ; { AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int } ;
; AN831:AN831|out_page_sample_available                                                                        ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                        ; { AN831:AN831|out_page_sample_available }                                                                        ;
; AN831|c0|altpll_component|pll|clk[0]                                                                         ; Generated ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; iCLK_100 ; AN831|c0|altpll_component|pll|inclk[0] ; { AN831|c0|altpll_component|pll|clk[0] }                                                                         ;
; AUD_BCLK                                                                                                     ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                        ; { AUD_BCLK }                                                                                                     ;
; iCLK_11MHz                                                                                                   ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                        ; { iCLK_11MHz }                                                                                                   ;
; iCLK_100                                                                                                     ; Base      ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                        ; { iCLK_100 }                                                                                                     ;
; mTransmitter:mTransmitter|current_state.finish                                                               ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                        ; { mTransmitter:mTransmitter|current_state.finish }                                                               ;
; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                        ; { mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start }                                                     ;
+--------------------------------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                                                                             ;
+------------+-----------------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                   ; Note                                                  ;
+------------+-----------------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+
; 115.5 MHz  ; 115.5 MHz       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ;                                                       ;
; 143.76 MHz ; 143.76 MHz      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;                                                       ;
; 144.15 MHz ; 144.15 MHz      ; iCLK_100                                                                                                     ;                                                       ;
; 158.63 MHz ; 158.63 MHz      ; iCLK_11MHz                                                                                                   ;                                                       ;
; 234.3 MHz  ; 234.3 MHz       ; AUD_BCLK                                                                                                     ;                                                       ;
; 672.95 MHz ; 402.58 MHz      ; AN831:AN831|out_page_sample_available                                                                        ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+
; iCLK_100                                                                                                     ; -6.462 ; -49.008       ;
; mTransmitter:mTransmitter|current_state.finish                                                               ; -6.144 ; -34.327       ;
; iCLK_11MHz                                                                                                   ; -5.304 ; -557.720      ;
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; -3.545 ; -156.044      ;
; AUD_BCLK                                                                                                     ; -3.268 ; -236.410      ;
; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ; -2.176 ; -15.343       ;
; AN831:AN831|out_page_sample_available                                                                        ; -0.486 ; -14.167       ;
; AN831|c0|altpll_component|pll|clk[0]                                                                         ; 0.381  ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+
; iCLK_11MHz                                                                                                   ; -2.128 ; -41.932       ;
; iCLK_100                                                                                                     ; -1.632 ; -1.632        ;
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; -1.073 ; -1.672        ;
; AN831|c0|altpll_component|pll|clk[0]                                                                         ; -0.147 ; -0.147        ;
; AUD_BCLK                                                                                                     ; 0.499  ; 0.000         ;
; AN831:AN831|out_page_sample_available                                                                        ; 0.534  ; 0.000         ;
; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ; 0.775  ; 0.000         ;
; mTransmitter:mTransmitter|current_state.finish                                                               ; 0.896  ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                                                                ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+
; iCLK_11MHz                                                                                                   ; -1.941 ; -166.665      ;
; AUD_BCLK                                                                                                     ; -1.941 ; -116.209      ;
; AN831:AN831|out_page_sample_available                                                                        ; -0.742 ; -94.976       ;
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; -0.742 ; -92.008       ;
; mTransmitter:mTransmitter|current_state.finish                                                               ; 0.500  ; 0.000         ;
; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ; 0.500  ; 0.000         ;
; iCLK_100                                                                                                     ; 3.758  ; 0.000         ;
; AN831|c0|altpll_component|pll|clk[0]                                                                         ; 8.758  ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'iCLK_100'                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; -6.462 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ; AN831:AN831|out_page[6] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 7.487      ;
; -6.438 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ; AN831:AN831|out_page[1] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 7.463      ;
; -6.412 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ; AN831:AN831|out_page[6] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 7.437      ;
; -6.388 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ; AN831:AN831|out_page[1] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 7.413      ;
; -6.288 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ; AN831:AN831|out_page[2] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 7.313      ;
; -6.265 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ; AN831:AN831|out_page[6] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 7.290      ;
; -6.241 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ; AN831:AN831|out_page[1] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 7.266      ;
; -6.238 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ; AN831:AN831|out_page[2] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 7.263      ;
; -6.138 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ; AN831:AN831|out_page[6] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 7.163      ;
; -6.114 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ; AN831:AN831|out_page[1] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 7.139      ;
; -6.093 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ; AN831:AN831|out_page[6] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 7.118      ;
; -6.091 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ; AN831:AN831|out_page[2] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 7.116      ;
; -6.086 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[23] ; AN831:AN831|out_page[6] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 7.111      ;
; -6.069 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ; AN831:AN831|out_page[1] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 7.094      ;
; -6.012 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ; AN831:AN831|out_page[4] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 7.037      ;
; -6.010 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ; AN831:AN831|out_page[5] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 7.035      ;
; -5.967 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ; AN831:AN831|out_page[6] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 6.992      ;
; -5.965 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ; AN831:AN831|out_page[3] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 6.990      ;
; -5.964 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ; AN831:AN831|out_page[2] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 6.989      ;
; -5.962 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ; AN831:AN831|out_page[4] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 6.987      ;
; -5.960 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ; AN831:AN831|out_page[5] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 6.985      ;
; -5.943 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ; AN831:AN831|out_page[1] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 6.968      ;
; -5.935 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ; AN831:AN831|out_page[0] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 6.960      ;
; -5.922 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ; AN831:AN831|out_page[6] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 6.947      ;
; -5.919 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ; AN831:AN831|out_page[2] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 6.944      ;
; -5.915 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ; AN831:AN831|out_page[3] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 6.940      ;
; -5.908 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[23] ; AN831:AN831|out_page[1] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 6.933      ;
; -5.898 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ; AN831:AN831|out_page[7] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 6.923      ;
; -5.898 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ; AN831:AN831|out_page[1] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 6.923      ;
; -5.885 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ; AN831:AN831|out_page[0] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 6.910      ;
; -5.848 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ; AN831:AN831|out_page[7] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 6.873      ;
; -5.815 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ; AN831:AN831|out_page[4] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 6.840      ;
; -5.813 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ; AN831:AN831|out_page[5] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 6.838      ;
; -5.793 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ; AN831:AN831|out_page[2] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 6.818      ;
; -5.786 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ; AN831:AN831|out_page[6] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 6.811      ;
; -5.768 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ; AN831:AN831|out_page[3] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 6.793      ;
; -5.762 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ; AN831:AN831|out_page[1] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 6.787      ;
; -5.758 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[23] ; AN831:AN831|out_page[2] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 6.783      ;
; -5.755 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ; AN831:AN831|out_page[6] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 6.780      ;
; -5.748 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ; AN831:AN831|out_page[2] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 6.773      ;
; -5.738 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ; AN831:AN831|out_page[0] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 6.763      ;
; -5.731 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ; AN831:AN831|out_page[1] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 6.756      ;
; -5.701 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ; AN831:AN831|out_page[7] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 6.726      ;
; -5.688 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ; AN831:AN831|out_page[4] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 6.713      ;
; -5.686 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ; AN831:AN831|out_page[5] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 6.711      ;
; -5.654 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ; AN831:AN831|out_page[6] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 6.679      ;
; -5.643 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ; AN831:AN831|out_page[4] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 6.668      ;
; -5.641 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ; AN831:AN831|out_page[5] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 6.666      ;
; -5.641 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ; AN831:AN831|out_page[3] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 6.666      ;
; -5.630 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ; AN831:AN831|out_page[1] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 6.655      ;
; -5.612 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ; AN831:AN831|out_page[2] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 6.637      ;
; -5.611 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ; AN831:AN831|out_page[0] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 6.636      ;
; -5.596 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ; AN831:AN831|out_page[3] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 6.621      ;
; -5.581 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ; AN831:AN831|out_page[2] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 6.606      ;
; -5.574 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ; AN831:AN831|out_page[7] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 6.599      ;
; -5.566 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ; AN831:AN831|out_page[0] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 6.591      ;
; -5.531 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[23] ; AN831:AN831|out_page[3] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 6.556      ;
; -5.529 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ; AN831:AN831|out_page[7] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 6.554      ;
; -5.522 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[23] ; AN831:AN831|out_page[7] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 6.547      ;
; -5.517 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ; AN831:AN831|out_page[4] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 6.542      ;
; -5.515 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ; AN831:AN831|out_page[5] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 6.540      ;
; -5.488 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ; AN831:AN831|out_page[6] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.001     ; 6.527      ;
; -5.480 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ; AN831:AN831|out_page[2] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 6.505      ;
; -5.472 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ; AN831:AN831|out_page[4] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 6.497      ;
; -5.470 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ; AN831:AN831|out_page[5] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 6.495      ;
; -5.470 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ; AN831:AN831|out_page[3] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 6.495      ;
; -5.464 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ; AN831:AN831|out_page[1] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.001     ; 6.503      ;
; -5.440 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ; AN831:AN831|out_page[0] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 6.465      ;
; -5.425 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ; AN831:AN831|out_page[3] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 6.450      ;
; -5.403 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ; AN831:AN831|out_page[7] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 6.428      ;
; -5.395 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ; AN831:AN831|out_page[0] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 6.420      ;
; -5.358 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ; AN831:AN831|out_page[7] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 6.383      ;
; -5.345 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[23] ; AN831:AN831|out_page[4] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 6.370      ;
; -5.336 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ; AN831:AN831|out_page[4] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 6.361      ;
; -5.334 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ; AN831:AN831|out_page[5] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 6.359      ;
; -5.331 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[23] ; AN831:AN831|out_page[5] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 6.356      ;
; -5.327 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ; AN831:AN831|out_page[1] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.001     ; 6.366      ;
; -5.314 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ; AN831:AN831|out_page[2] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.001     ; 6.353      ;
; -5.305 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ; AN831:AN831|out_page[4] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 6.330      ;
; -5.303 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ; AN831:AN831|out_page[5] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 6.328      ;
; -5.298 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[14] ; AN831:AN831|out_page[6] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.001     ; 6.337      ;
; -5.289 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ; AN831:AN831|out_page[3] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 6.314      ;
; -5.268 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[14] ; AN831:AN831|out_page[2] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.001     ; 6.307      ;
; -5.259 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ; AN831:AN831|out_page[0] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 6.284      ;
; -5.258 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ; AN831:AN831|out_page[3] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 6.283      ;
; -5.243 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[23] ; AN831:AN831|out_page[0] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 6.268      ;
; -5.228 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ; AN831:AN831|out_page[0] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 6.253      ;
; -5.222 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ; AN831:AN831|out_page[7] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 6.247      ;
; -5.217 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ; AN831:AN831|out_page[6] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.001     ; 6.256      ;
; -5.204 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ; AN831:AN831|out_page[4] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 6.229      ;
; -5.202 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ; AN831:AN831|out_page[5] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 6.227      ;
; -5.196 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ; AN831:AN831|out_page[6] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.001     ; 6.235      ;
; -5.191 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ; AN831:AN831|out_page[7] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 6.216      ;
; -5.177 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ; AN831:AN831|out_page[2] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.001     ; 6.216      ;
; -5.157 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ; AN831:AN831|out_page[3] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 6.182      ;
; -5.143 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ; AN831:AN831|out_page[2] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.001     ; 6.182      ;
; -5.127 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ; AN831:AN831|out_page[0] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 6.152      ;
; -5.108 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[14] ; AN831:AN831|out_page[1] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.001     ; 6.147      ;
; -5.090 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ; AN831:AN831|out_page[7] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 6.115      ;
; -5.038 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[13] ; AN831:AN831|out_page[6] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.001     ; 6.077      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'mTransmitter:mTransmitter|current_state.finish'                                                                                                                                                               ;
+--------+-----------------------------------------------+---------------------------------------+---------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                               ; Launch Clock                          ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+---------------------------------------+---------------------------------------+------------------------------------------------+--------------+------------+------------+
; -6.144 ; mTransmitter:mTransmitter|data_buff[2][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.497      ; 4.475      ;
; -6.079 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.347      ; 5.260      ;
; -5.892 ; mTransmitter:mTransmitter|data_buff[0][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.497      ; 4.223      ;
; -5.863 ; mTransmitter:mTransmitter|data_buff[3][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.494      ; 4.191      ;
; -5.641 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.347      ; 4.822      ;
; -5.338 ; mTransmitter:mTransmitter|data_buff[4][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.494      ; 3.666      ;
; -5.040 ; mTransmitter:mTransmitter|data_buff[6][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.494      ; 3.368      ;
; -4.892 ; mTransmitter:mTransmitter|data_buff[1][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.497      ; 3.223      ;
; -4.847 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.347      ; 4.028      ;
; -4.657 ; mTransmitter:mTransmitter|data_buff[5][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.494      ; 2.985      ;
; -4.529 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.089      ; 5.255      ;
; -4.502 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.331      ; 3.667      ;
; -4.476 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.089      ; 5.202      ;
; -4.279 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.106      ; 4.960      ;
; -4.228 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.106      ; 4.909      ;
; -4.165 ; mTransmitter:mTransmitter|data_buff[0][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.224      ; 4.026      ;
; -4.161 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[3] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.069      ; 4.805      ;
; -4.082 ; mTransmitter:mTransmitter|data_buff[7][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.494      ; 2.410      ;
; -3.918 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.106      ; 4.652      ;
; -3.918 ; mTransmitter:mTransmitter|data_buff[4][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.241      ; 3.734      ;
; -3.912 ; mTransmitter:mTransmitter|data_buff[2][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.224      ; 3.773      ;
; -3.905 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[3] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.069      ; 4.549      ;
; -3.894 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.106      ; 4.628      ;
; -3.870 ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.356      ; 3.060      ;
; -3.865 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.135      ; 4.627      ;
; -3.833 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.135      ; 4.595      ;
; -3.776 ; mTransmitter:mTransmitter|data_buff[6][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.241      ; 3.592      ;
; -3.745 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[0] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.097      ; 4.417      ;
; -3.740 ; mTransmitter:mTransmitter|data_buff[5][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.237      ; 3.605      ;
; -3.733 ; mTransmitter:mTransmitter|data_buff[0][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.241      ; 3.549      ;
; -3.714 ; mTransmitter:mTransmitter|data_buff[1][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.224      ; 3.575      ;
; -3.698 ; mTransmitter:mTransmitter|data_buff[4][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.224      ; 3.559      ;
; -3.689 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[0] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.097      ; 4.361      ;
; -3.686 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[2] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.089      ; 4.403      ;
; -3.681 ; mTransmitter:mTransmitter|data_buff[2][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.219      ; 3.475      ;
; -3.680 ; mTransmitter:mTransmitter|data_buff[0][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.237      ; 3.545      ;
; -3.663 ; mTransmitter:mTransmitter|data_buff[5][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.241      ; 3.479      ;
; -3.640 ; mTransmitter:mTransmitter|data_buff[0][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.244      ; 3.459      ;
; -3.626 ; mTransmitter:mTransmitter|data_buff[1][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.241      ; 3.442      ;
; -3.602 ; mTransmitter:mTransmitter|data_buff[6][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.224      ; 3.463      ;
; -3.558 ; mTransmitter:mTransmitter|data_buff[1][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.237      ; 3.423      ;
; -3.557 ; mTransmitter:mTransmitter|data_buff[4][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.237      ; 3.422      ;
; -3.553 ; mTransmitter:mTransmitter|data_buff[4][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.234      ; 3.414      ;
; -3.534 ; mTransmitter:mTransmitter|data_buff[2][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.234      ; 3.395      ;
; -3.505 ; mTransmitter:mTransmitter|data_buff[0][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.219      ; 3.299      ;
; -3.473 ; mTransmitter:mTransmitter|data_buff[2][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.241      ; 3.289      ;
; -3.464 ; mTransmitter:mTransmitter|data_buff[6][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.237      ; 3.329      ;
; -3.463 ; mTransmitter:mTransmitter|data_buff[6][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.234      ; 3.324      ;
; -3.434 ; mTransmitter:mTransmitter|data_buff[5][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.224      ; 3.295      ;
; -3.369 ; mTransmitter:mTransmitter|data_buff[0][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.234      ; 3.230      ;
; -3.362 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[2] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.089      ; 4.079      ;
; -3.300 ; mTransmitter:mTransmitter|data_buff[5][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.234      ; 3.161      ;
; -3.288 ; mTransmitter:mTransmitter|data_buff[1][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.234      ; 3.149      ;
; -3.283 ; mTransmitter:mTransmitter|data_buff[3][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.234      ; 3.144      ;
; -3.231 ; mTransmitter:mTransmitter|data_buff[2][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.237      ; 3.096      ;
; -3.189 ; mTransmitter:mTransmitter|data_buff[2][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.227      ; 3.044      ;
; -3.186 ; mTransmitter:mTransmitter|data_buff[3][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.237      ; 3.051      ;
; -3.089 ; mTransmitter:mTransmitter|data_buff[7][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.241      ; 2.905      ;
; -3.087 ; mTransmitter:mTransmitter|data_buff[2][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.244      ; 2.906      ;
; -3.068 ; mTransmitter:mTransmitter|data_buff[5][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.219      ; 2.862      ;
; -3.042 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.090      ; 3.707      ;
; -3.029 ; mTransmitter:mTransmitter|data_buff[3][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.224      ; 2.890      ;
; -3.011 ; mTransmitter:mTransmitter|data_buff[0][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.227      ; 2.866      ;
; -3.010 ; mTransmitter:mTransmitter|data_buff[5][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.227      ; 2.865      ;
; -2.977 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.090      ; 3.695      ;
; -2.937 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.089      ; 3.663      ;
; -2.937 ; mTransmitter:mTransmitter|data_buff[1][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.244      ; 2.756      ;
; -2.936 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.106      ; 3.617      ;
; -2.916 ; mTransmitter:mTransmitter|data_buff[1][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.227      ; 2.771      ;
; -2.894 ; mTransmitter:mTransmitter|data_buff[3][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.241      ; 2.710      ;
; -2.891 ; mTransmitter:mTransmitter|data_buff[4][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.219      ; 2.685      ;
; -2.871 ; mTransmitter:mTransmitter|data_buff[7][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.224      ; 2.732      ;
; -2.870 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.106      ; 3.604      ;
; -2.852 ; mTransmitter:mTransmitter|data_buff[4][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.244      ; 2.671      ;
; -2.827 ; mTransmitter:mTransmitter|data_buff[4][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.227      ; 2.682      ;
; -2.790 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[0] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.097      ; 3.462      ;
; -2.764 ; mTransmitter:mTransmitter|data_buff[6][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.244      ; 2.583      ;
; -2.744 ; mTransmitter:mTransmitter|data_buff[6][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.219      ; 2.538      ;
; -2.737 ; mTransmitter:mTransmitter|data_buff[6][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.227      ; 2.592      ;
; -2.728 ; mTransmitter:mTransmitter|data_buff[7][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.237      ; 2.593      ;
; -2.723 ; mTransmitter:mTransmitter|data_buff[7][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.234      ; 2.584      ;
; -2.605 ; mTransmitter:mTransmitter|data_buff[3][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.227      ; 2.460      ;
; -2.597 ; mTransmitter:mTransmitter|data_buff[5][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.244      ; 2.416      ;
; -2.592 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.073      ; 3.302      ;
; -2.516 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.119      ; 3.262      ;
; -2.499 ; mTransmitter:mTransmitter|data_buff[1][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.219      ; 2.293      ;
; -2.491 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.135      ; 3.253      ;
; -2.471 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[3] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.053      ; 3.099      ;
; -2.445 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[0] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.081      ; 3.101      ;
; -2.428 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[3] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.069      ; 3.072      ;
; -2.372 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[2] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.089      ; 3.089      ;
; -2.287 ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.098      ; 3.022      ;
; -2.237 ; mTransmitter:mTransmitter|data_buff[3][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.219      ; 2.031      ;
; -2.200 ; mTransmitter:mTransmitter|data_buff[3][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.244      ; 2.019      ;
; -2.056 ; mTransmitter:mTransmitter|data_buff[7][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.219      ; 1.850      ;
; -2.027 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[2] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.073      ; 2.728      ;
; -2.023 ; mTransmitter:mTransmitter|data_buff[7][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.244      ; 1.842      ;
; -1.994 ; mTransmitter:mTransmitter|data_buff[7][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.227      ; 1.849      ;
; -1.933 ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.115      ; 2.676      ;
; -1.915 ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.144      ; 2.686      ;
+--------+-----------------------------------------------+---------------------------------------+---------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'iCLK_11MHz'                                                                                                                                                    ;
+--------+----------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.304 ; mTransmitter:mTransmitter|ticker[6]          ; mTransmitter:mTransmitter|y_counter[1]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.005      ; 6.349      ;
; -5.304 ; mTransmitter:mTransmitter|ticker[6]          ; mTransmitter:mTransmitter|y_counter[2]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.005      ; 6.349      ;
; -5.294 ; mTransmitter:mTransmitter|ticker[6]          ; mTransmitter:mTransmitter|current_state.start       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.004     ; 6.330      ;
; -5.250 ; mTransmitter:mTransmitter|ticker[6]          ; mTransmitter:mTransmitter|current_state.send        ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.021      ; 6.311      ;
; -5.250 ; mTransmitter:mTransmitter|ticker[6]          ; mTransmitter:mTransmitter|x_counter[2]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.021      ; 6.311      ;
; -5.250 ; mTransmitter:mTransmitter|ticker[6]          ; mTransmitter:mTransmitter|current_state.finish      ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.021      ; 6.311      ;
; -5.248 ; mTransmitter:mTransmitter|ticker[6]          ; mTransmitter:mTransmitter|x_counter[0]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.025      ; 6.313      ;
; -5.248 ; mTransmitter:mTransmitter|ticker[6]          ; mTransmitter:mTransmitter|x_counter[1]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.025      ; 6.313      ;
; -5.220 ; mTransmitter:mTransmitter|ticker[18]         ; mTransmitter:mTransmitter|y_counter[1]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.005     ; 6.255      ;
; -5.220 ; mTransmitter:mTransmitter|ticker[18]         ; mTransmitter:mTransmitter|y_counter[2]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.005     ; 6.255      ;
; -5.210 ; mTransmitter:mTransmitter|ticker[18]         ; mTransmitter:mTransmitter|current_state.start       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.014     ; 6.236      ;
; -5.209 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[16] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.022      ; 6.271      ;
; -5.209 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[17] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.022      ; 6.271      ;
; -5.209 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[18] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.022      ; 6.271      ;
; -5.209 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[19] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.022      ; 6.271      ;
; -5.209 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[20] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.022      ; 6.271      ;
; -5.209 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[21] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.022      ; 6.271      ;
; -5.209 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[22] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.022      ; 6.271      ;
; -5.209 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[23] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.022      ; 6.271      ;
; -5.209 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[24] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.022      ; 6.271      ;
; -5.209 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[25] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.022      ; 6.271      ;
; -5.209 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[26] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.022      ; 6.271      ;
; -5.209 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[27] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.022      ; 6.271      ;
; -5.209 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[28] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.022      ; 6.271      ;
; -5.209 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[29] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.022      ; 6.271      ;
; -5.209 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[30] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.022      ; 6.271      ;
; -5.209 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[31] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.022      ; 6.271      ;
; -5.195 ; mTransmitter:mTransmitter|ticker[5]          ; mTransmitter:mTransmitter|y_counter[1]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.005      ; 6.240      ;
; -5.195 ; mTransmitter:mTransmitter|ticker[5]          ; mTransmitter:mTransmitter|y_counter[2]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.005      ; 6.240      ;
; -5.185 ; mTransmitter:mTransmitter|ticker[5]          ; mTransmitter:mTransmitter|current_state.start       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.004     ; 6.221      ;
; -5.169 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[1]  ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.016      ; 6.225      ;
; -5.169 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[2]  ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.016      ; 6.225      ;
; -5.169 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[3]  ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.016      ; 6.225      ;
; -5.169 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[4]  ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.016      ; 6.225      ;
; -5.169 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[5]  ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.016      ; 6.225      ;
; -5.169 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[6]  ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.016      ; 6.225      ;
; -5.169 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[7]  ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.016      ; 6.225      ;
; -5.169 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[8]  ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.016      ; 6.225      ;
; -5.169 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[9]  ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.016      ; 6.225      ;
; -5.169 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[10] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.016      ; 6.225      ;
; -5.169 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[11] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.016      ; 6.225      ;
; -5.169 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[12] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.016      ; 6.225      ;
; -5.169 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[13] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.016      ; 6.225      ;
; -5.169 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[14] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.016      ; 6.225      ;
; -5.169 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[15] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.016      ; 6.225      ;
; -5.169 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[0]  ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.016      ; 6.225      ;
; -5.166 ; mTransmitter:mTransmitter|ticker[18]         ; mTransmitter:mTransmitter|current_state.send        ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.011      ; 6.217      ;
; -5.166 ; mTransmitter:mTransmitter|ticker[18]         ; mTransmitter:mTransmitter|x_counter[2]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.011      ; 6.217      ;
; -5.166 ; mTransmitter:mTransmitter|ticker[18]         ; mTransmitter:mTransmitter|current_state.finish      ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.011      ; 6.217      ;
; -5.164 ; mTransmitter:mTransmitter|ticker[18]         ; mTransmitter:mTransmitter|x_counter[0]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.015      ; 6.219      ;
; -5.164 ; mTransmitter:mTransmitter|ticker[18]         ; mTransmitter:mTransmitter|x_counter[1]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.015      ; 6.219      ;
; -5.141 ; mTransmitter:mTransmitter|ticker[5]          ; mTransmitter:mTransmitter|current_state.send        ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.021      ; 6.202      ;
; -5.141 ; mTransmitter:mTransmitter|ticker[5]          ; mTransmitter:mTransmitter|x_counter[2]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.021      ; 6.202      ;
; -5.141 ; mTransmitter:mTransmitter|ticker[5]          ; mTransmitter:mTransmitter|current_state.finish      ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.021      ; 6.202      ;
; -5.139 ; mTransmitter:mTransmitter|ticker[5]          ; mTransmitter:mTransmitter|x_counter[0]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.025      ; 6.204      ;
; -5.139 ; mTransmitter:mTransmitter|ticker[5]          ; mTransmitter:mTransmitter|x_counter[1]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.025      ; 6.204      ;
; -5.083 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|ticker[0]        ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.000      ; 6.123      ;
; -5.083 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|ticker[1]        ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.000      ; 6.123      ;
; -5.083 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|ticker[2]        ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.000      ; 6.123      ;
; -5.083 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|ticker[3]        ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.000      ; 6.123      ;
; -5.083 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|ticker[4]        ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.000      ; 6.123      ;
; -5.083 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|ticker[5]        ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.000      ; 6.123      ;
; -5.083 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|ticker[6]        ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.000      ; 6.123      ;
; -5.083 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|ticker[7]        ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.000      ; 6.123      ;
; -5.083 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|ticker[8]        ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.000      ; 6.123      ;
; -5.083 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|ticker[9]        ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.000      ; 6.123      ;
; -5.083 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|ticker[10]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.000      ; 6.123      ;
; -5.083 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|ticker[11]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.000      ; 6.123      ;
; -5.083 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|ticker[12]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.000      ; 6.123      ;
; -5.083 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|ticker[13]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.000      ; 6.123      ;
; -5.083 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|ticker[14]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.000      ; 6.123      ;
; -5.083 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|ticker[15]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.000      ; 6.123      ;
; -5.076 ; mTransmitter:mTransmitter|ticker[6]          ; mTransmitter:mTransmitter|ticker[0]                 ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.000      ; 6.116      ;
; -5.076 ; mTransmitter:mTransmitter|ticker[6]          ; mTransmitter:mTransmitter|ticker[1]                 ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.000      ; 6.116      ;
; -5.076 ; mTransmitter:mTransmitter|ticker[6]          ; mTransmitter:mTransmitter|ticker[2]                 ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.000      ; 6.116      ;
; -5.076 ; mTransmitter:mTransmitter|ticker[6]          ; mTransmitter:mTransmitter|ticker[3]                 ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.000      ; 6.116      ;
; -5.076 ; mTransmitter:mTransmitter|ticker[6]          ; mTransmitter:mTransmitter|ticker[4]                 ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.000      ; 6.116      ;
; -5.076 ; mTransmitter:mTransmitter|ticker[6]          ; mTransmitter:mTransmitter|ticker[5]                 ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.000      ; 6.116      ;
; -5.076 ; mTransmitter:mTransmitter|ticker[6]          ; mTransmitter:mTransmitter|ticker[6]                 ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.000      ; 6.116      ;
; -5.076 ; mTransmitter:mTransmitter|ticker[6]          ; mTransmitter:mTransmitter|ticker[7]                 ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.000      ; 6.116      ;
; -5.076 ; mTransmitter:mTransmitter|ticker[6]          ; mTransmitter:mTransmitter|ticker[8]                 ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.000      ; 6.116      ;
; -5.076 ; mTransmitter:mTransmitter|ticker[6]          ; mTransmitter:mTransmitter|ticker[9]                 ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.000      ; 6.116      ;
; -5.076 ; mTransmitter:mTransmitter|ticker[6]          ; mTransmitter:mTransmitter|ticker[10]                ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.000      ; 6.116      ;
; -5.076 ; mTransmitter:mTransmitter|ticker[6]          ; mTransmitter:mTransmitter|ticker[11]                ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.000      ; 6.116      ;
; -5.076 ; mTransmitter:mTransmitter|ticker[6]          ; mTransmitter:mTransmitter|ticker[12]                ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.000      ; 6.116      ;
; -5.076 ; mTransmitter:mTransmitter|ticker[6]          ; mTransmitter:mTransmitter|ticker[13]                ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.000      ; 6.116      ;
; -5.076 ; mTransmitter:mTransmitter|ticker[6]          ; mTransmitter:mTransmitter|ticker[14]                ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.000      ; 6.116      ;
; -5.076 ; mTransmitter:mTransmitter|ticker[6]          ; mTransmitter:mTransmitter|ticker[15]                ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.000      ; 6.116      ;
; -5.060 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[16] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.022      ; 6.122      ;
; -5.060 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[17] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.022      ; 6.122      ;
; -5.060 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[18] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.022      ; 6.122      ;
; -5.060 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[19] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.022      ; 6.122      ;
; -5.060 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[20] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.022      ; 6.122      ;
; -5.060 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[21] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.022      ; 6.122      ;
; -5.060 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[22] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.022      ; 6.122      ;
; -5.060 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[23] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.022      ; 6.122      ;
; -5.060 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[24] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.022      ; 6.122      ;
; -5.060 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[25] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.022      ; 6.122      ;
; -5.060 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[26] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.022      ; 6.122      ;
; -5.060 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[27] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.022      ; 6.122      ;
+--------+----------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int'                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                              ; To Node                                                                                                         ; Launch Clock                                                                                                 ; Latch Clock                                                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -3.545 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001activate                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[2]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 4.585      ;
; -3.529 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000101                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[1]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 4.569      ;
; -3.430 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[1]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.015     ; 4.455      ;
; -3.369 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000010                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[3]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 4.409      ;
; -3.356 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001activate                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.015      ; 4.411      ;
; -3.341 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000110                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.013      ; 4.394      ;
; -3.326 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001deactivate                                            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[1]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.014     ; 4.352      ;
; -3.300 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000001                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[3]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.002     ; 4.338      ;
; -3.218 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000000                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[3]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 4.258      ;
; -3.214 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001000                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[2]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.002     ; 4.252      ;
; -3.184 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001deactivate                                            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[2]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.014     ; 4.210      ;
; -3.164 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000001                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[1]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 4.204      ;
; -3.106 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000101                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[2]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.002     ; 4.144      ;
; -3.102 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000000                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[2]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 4.142      ;
; -3.092 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.idle                                                            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[1]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.014     ; 4.118      ;
; -3.091 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000101                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[0]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.002     ; 4.129      ;
; -3.071 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001activate                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[4]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.002      ; 4.113      ;
; -3.025 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000110                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[3]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.013      ; 4.078      ;
; -3.025 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000011                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[3]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.002     ; 4.063      ;
; -3.025 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001000                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.013      ; 4.078      ;
; -3.020 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[1]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.004      ; 4.064      ;
; -3.020 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[2]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.004      ; 4.064      ;
; -3.020 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[3]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.004      ; 4.064      ;
; -3.020 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[4]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.004      ; 4.064      ;
; -3.020 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[5]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.004      ; 4.064      ;
; -3.020 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[6]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.004      ; 4.064      ;
; -3.020 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[7]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.004      ; 4.064      ;
; -3.007 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[1]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.007      ; 4.054      ;
; -3.007 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[2]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.007      ; 4.054      ;
; -3.007 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[3]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.007      ; 4.054      ;
; -3.007 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[4]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.007      ; 4.054      ;
; -3.007 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[5]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.007      ; 4.054      ;
; -3.007 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[6]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.007      ; 4.054      ;
; -3.001 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[2]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.015     ; 4.026      ;
; -3.000 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[0]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.015     ; 4.025      ;
; -2.996 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[6]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.013     ; 4.023      ;
; -2.995 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001deactivate                                            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.001      ; 4.036      ;
; -2.991 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.receive                                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[1]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.015     ; 4.016      ;
; -2.981 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000110                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[2]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.002     ; 4.019      ;
; -2.978 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[1]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.003     ; 3.515      ;
; -2.976 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~reg0     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.005      ; 4.021      ;
; -2.976 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[1]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.004      ; 4.020      ;
; -2.976 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[2]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.004      ; 4.020      ;
; -2.976 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[3]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.004      ; 4.020      ;
; -2.976 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[4]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.004      ; 4.020      ;
; -2.976 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[5]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.004      ; 4.020      ;
; -2.976 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[6]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.004      ; 4.020      ;
; -2.976 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[7]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.004      ; 4.020      ;
; -2.974 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000010                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.015      ; 4.029      ;
; -2.966 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000010                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[3]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.015      ; 4.021      ;
; -2.963 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[1]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.007      ; 4.010      ;
; -2.963 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[2]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.007      ; 4.010      ;
; -2.963 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[3]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.007      ; 4.010      ;
; -2.963 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[4]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.007      ; 4.010      ;
; -2.963 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[5]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.007      ; 4.010      ;
; -2.963 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[6]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.007      ; 4.010      ;
; -2.960 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 4.000      ;
; -2.956 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001activate                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[3]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.015      ; 4.011      ;
; -2.949 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000101                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[3]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.002     ; 3.987      ;
; -2.940 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[3]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 3.980      ;
; -2.932 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~reg0     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.005      ; 3.977      ;
; -2.929 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.002      ; 3.971      ;
; -2.929 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.002      ; 3.971      ;
; -2.929 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.002      ; 3.971      ;
; -2.929 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.002      ; 3.971      ;
; -2.929 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[5]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.002      ; 3.971      ;
; -2.929 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[6]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.002      ; 3.971      ;
; -2.904 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[7]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.002      ; 3.946      ;
; -2.885 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.002      ; 3.927      ;
; -2.885 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.002      ; 3.927      ;
; -2.885 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.002      ; 3.927      ;
; -2.885 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.002      ; 3.927      ;
; -2.885 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[5]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.002      ; 3.927      ;
; -2.885 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[6]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.002      ; 3.927      ;
; -2.860 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[7]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.002      ; 3.902      ;
; -2.859 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[3]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.015     ; 3.884      ;
; -2.856 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000001                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[1]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.002     ; 3.894      ;
; -2.852 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.003     ; 3.889      ;
; -2.852 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.003     ; 3.889      ;
; -2.852 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.003     ; 3.889      ;
; -2.852 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.003     ; 3.889      ;
; -2.852 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[5]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.003     ; 3.889      ;
; -2.852 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[6]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.003     ; 3.889      ;
; -2.842 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte1          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.002      ; 3.884      ;
; -2.842 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte1          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.002      ; 3.884      ;
; -2.842 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte1          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.002      ; 3.884      ;
; -2.842 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte1          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.002      ; 3.884      ;
; -2.842 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte1          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[5]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.002      ; 3.884      ;
; -2.842 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte1          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[6]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.002      ; 3.884      ;
; -2.808 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000101                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[6]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 3.848      ;
; -2.804 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000000                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[6]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.002      ; 3.846      ;
; -2.801 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.idle                                                            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[3]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.014     ; 3.827      ;
; -2.800 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000110                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[1]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.002     ; 3.838      ;
; -2.800 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 3.840      ;
; -2.800 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 3.840      ;
; -2.793 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000111                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[1]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.002     ; 3.831      ;
; -2.793 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 3.833      ;
; -2.789 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.idle                                                            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[1]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.012     ; 3.817      ;
; -2.786 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000011                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.013      ; 3.839      ;
; -2.774 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_address       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[1]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.005      ; 3.819      ;
+--------+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'AUD_BCLK'                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.268 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[0]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.015      ; 4.323      ;
; -3.268 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[1]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.015      ; 4.323      ;
; -3.268 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[2]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.015      ; 4.323      ;
; -3.268 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[37]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.015      ; 4.323      ;
; -3.268 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[38]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.015      ; 4.323      ;
; -3.268 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[39]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.015      ; 4.323      ;
; -3.268 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[40]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.015      ; 4.323      ;
; -3.268 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[41]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.015      ; 4.323      ;
; -3.268 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[42]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.015      ; 4.323      ;
; -3.268 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[43]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.015      ; 4.323      ;
; -3.268 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[44]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.015      ; 4.323      ;
; -3.265 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[3]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.012      ; 4.317      ;
; -3.259 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.011     ; 4.288      ;
; -3.259 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.011     ; 4.288      ;
; -3.259 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.011     ; 4.288      ;
; -3.259 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[13] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.011     ; 4.288      ;
; -3.259 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[14] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.011     ; 4.288      ;
; -3.259 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[15] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.011     ; 4.288      ;
; -3.259 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[16] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.011     ; 4.288      ;
; -3.259 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[17] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.011     ; 4.288      ;
; -3.259 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[18] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.011     ; 4.288      ;
; -3.259 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[19] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.011     ; 4.288      ;
; -3.222 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[22]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.007      ; 4.269      ;
; -3.222 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[23]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.007      ; 4.269      ;
; -3.222 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[24]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.007      ; 4.269      ;
; -3.222 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[25]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.007      ; 4.269      ;
; -3.222 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[26]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.007      ; 4.269      ;
; -3.222 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[27]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.007      ; 4.269      ;
; -3.222 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[28]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.007      ; 4.269      ;
; -3.222 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[29]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.007      ; 4.269      ;
; -3.222 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[30]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.007      ; 4.269      ;
; -3.222 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[31]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.007      ; 4.269      ;
; -3.222 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[32]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.007      ; 4.269      ;
; -3.222 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[33]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.007      ; 4.269      ;
; -3.222 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[34]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.007      ; 4.269      ;
; -3.222 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[35]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.007      ; 4.269      ;
; -3.222 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[36]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.007      ; 4.269      ;
; -3.222 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[45]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.007      ; 4.269      ;
; -3.164 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[0]                    ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 4.204      ;
; -3.164 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]                    ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 4.204      ;
; -3.164 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]                    ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 4.204      ;
; -3.164 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]                    ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 4.204      ;
; -3.164 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]                    ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 4.204      ;
; -3.164 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]                    ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 4.204      ;
; -3.164 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]                    ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 4.204      ;
; -3.164 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]                    ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 4.204      ;
; -3.024 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[0]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.015      ; 4.079      ;
; -3.024 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[1]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.015      ; 4.079      ;
; -3.024 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[2]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.015      ; 4.079      ;
; -3.024 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[37]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.015      ; 4.079      ;
; -3.024 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[38]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.015      ; 4.079      ;
; -3.024 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[39]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.015      ; 4.079      ;
; -3.024 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[40]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.015      ; 4.079      ;
; -3.024 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[41]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.015      ; 4.079      ;
; -3.024 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[42]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.015      ; 4.079      ;
; -3.024 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[43]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.015      ; 4.079      ;
; -3.024 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[44]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.015      ; 4.079      ;
; -3.021 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[3]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.012      ; 4.073      ;
; -3.015 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.011     ; 4.044      ;
; -3.015 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.011     ; 4.044      ;
; -3.015 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.011     ; 4.044      ;
; -3.015 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[13] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.011     ; 4.044      ;
; -3.015 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[14] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.011     ; 4.044      ;
; -3.015 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[15] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.011     ; 4.044      ;
; -3.015 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[16] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.011     ; 4.044      ;
; -3.015 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[17] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.011     ; 4.044      ;
; -3.015 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[18] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.011     ; 4.044      ;
; -3.015 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[19] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.011     ; 4.044      ;
; -2.978 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[22]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.007      ; 4.025      ;
; -2.978 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[23]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.007      ; 4.025      ;
; -2.978 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[24]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.007      ; 4.025      ;
; -2.978 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[25]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.007      ; 4.025      ;
; -2.978 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[26]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.007      ; 4.025      ;
; -2.978 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[27]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.007      ; 4.025      ;
; -2.978 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[28]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.007      ; 4.025      ;
; -2.978 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[29]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.007      ; 4.025      ;
; -2.978 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[30]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.007      ; 4.025      ;
; -2.978 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[31]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.007      ; 4.025      ;
; -2.978 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[32]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.007      ; 4.025      ;
; -2.978 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[33]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.007      ; 4.025      ;
; -2.978 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[34]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.007      ; 4.025      ;
; -2.978 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[35]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.007      ; 4.025      ;
; -2.978 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[36]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.007      ; 4.025      ;
; -2.978 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[45]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.007      ; 4.025      ;
; -2.920 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[0]                    ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 3.960      ;
; -2.920 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]                    ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 3.960      ;
; -2.920 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]                    ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 3.960      ;
; -2.920 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]                    ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 3.960      ;
; -2.920 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]                    ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 3.960      ;
; -2.920 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]                    ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 3.960      ;
; -2.920 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]                    ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 3.960      ;
; -2.920 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]                    ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 3.960      ;
; -2.889 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[7]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.003      ; 3.932      ;
; -2.889 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[8]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.003      ; 3.932      ;
; -2.889 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[46]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.003      ; 3.932      ;
; -2.882 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[4]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 3.922      ;
; -2.882 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[5]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 3.922      ;
; -2.882 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[6]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 3.922      ;
; -2.882 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[9]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 3.922      ;
; -2.882 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[10]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 3.922      ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start'                                                                                                                                                                         ;
+--------+---------------------------------------+------------------------------------------------+------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                        ; Launch Clock                                   ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+------------------------------------------------+------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -2.176 ; mTransmitter:mTransmitter|data_out[6] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[6] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; 0.500        ; 0.220      ; 0.582      ;
; -2.146 ; mTransmitter:mTransmitter|data_out[1] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[1] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; 0.500        ; 0.225      ; 0.580      ;
; -2.065 ; mTransmitter:mTransmitter|data_out[4] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[4] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; 0.500        ; -0.037     ; 0.580      ;
; -2.044 ; mTransmitter:mTransmitter|data_out[2] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[2] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; 0.500        ; 0.293      ; 0.579      ;
; -1.812 ; mTransmitter:mTransmitter|data_out[0] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[0] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; 0.500        ; 0.213      ; 0.578      ;
; -1.716 ; mTransmitter:mTransmitter|data_out[7] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[7] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; 0.500        ; 0.219      ; 0.580      ;
; -1.702 ; mTransmitter:mTransmitter|data_out[3] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[3] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; 0.500        ; 0.232      ; 0.579      ;
; -1.682 ; mTransmitter:mTransmitter|data_out[5] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[5] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; 0.500        ; 0.294      ; 0.569      ;
+--------+---------------------------------------+------------------------------------------------+------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'AN831:AN831|out_page_sample_available'                                                                                                                                                               ;
+--------+-------------------------------------------+-------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; -0.486 ; mTransmitter:mTransmitter|data_buff[3][1] ; mTransmitter:mTransmitter|data_buff[4][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.526      ;
; -0.485 ; mTransmitter:mTransmitter|data_buff[2][4] ; mTransmitter:mTransmitter|data_buff[3][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.003      ; 1.528      ;
; -0.483 ; mTransmitter:mTransmitter|data_buff[4][0] ; mTransmitter:mTransmitter|data_buff[5][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.523      ;
; -0.480 ; mTransmitter:mTransmitter|data_buff[5][4] ; mTransmitter:mTransmitter|data_buff[6][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.520      ;
; -0.479 ; mTransmitter:mTransmitter|data_buff[4][1] ; mTransmitter:mTransmitter|data_buff[5][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.519      ;
; -0.478 ; mTransmitter:mTransmitter|data_buff[3][4] ; mTransmitter:mTransmitter|data_buff[4][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.518      ;
; -0.476 ; mTransmitter:mTransmitter|data_buff[4][6] ; mTransmitter:mTransmitter|data_buff[5][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.516      ;
; -0.476 ; mTransmitter:mTransmitter|data_buff[5][1] ; mTransmitter:mTransmitter|data_buff[6][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.516      ;
; -0.475 ; mTransmitter:mTransmitter|data_buff[5][0] ; mTransmitter:mTransmitter|data_buff[6][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.515      ;
; -0.473 ; mTransmitter:mTransmitter|data_buff[2][6] ; mTransmitter:mTransmitter|data_buff[3][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.513      ;
; -0.473 ; mTransmitter:mTransmitter|data_buff[0][1] ; mTransmitter:mTransmitter|data_buff[1][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.513      ;
; -0.470 ; mTransmitter:mTransmitter|data_buff[5][6] ; mTransmitter:mTransmitter|data_buff[6][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.510      ;
; -0.468 ; mTransmitter:mTransmitter|data_buff[4][5] ; mTransmitter:mTransmitter|data_buff[5][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.508      ;
; -0.460 ; mTransmitter:mTransmitter|data_buff[5][5] ; mTransmitter:mTransmitter|data_buff[6][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.500      ;
; -0.401 ; mTransmitter:mTransmitter|data_buff[6][4] ; mTransmitter:mTransmitter|data_buff[7][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.441      ;
; -0.390 ; mTransmitter:mTransmitter|data_buff[3][7] ; mTransmitter:mTransmitter|data_buff[4][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.430      ;
; -0.353 ; AN831:AN831|out_page[1]                   ; mTransmitter:mTransmitter|data_buff[0][1] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.951      ; 2.344      ;
; -0.308 ; mTransmitter:mTransmitter|data_buff[3][3] ; mTransmitter:mTransmitter|data_buff[4][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.348      ;
; -0.236 ; mTransmitter:mTransmitter|data_buff[3][0] ; mTransmitter:mTransmitter|data_buff[4][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.276      ;
; -0.189 ; mTransmitter:mTransmitter|data_buff[0][7] ; mTransmitter:mTransmitter|data_buff[1][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.229      ;
; -0.189 ; mTransmitter:mTransmitter|data_buff[1][2] ; mTransmitter:mTransmitter|data_buff[2][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.229      ;
; -0.188 ; mTransmitter:mTransmitter|data_buff[6][2] ; mTransmitter:mTransmitter|data_buff[7][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.228      ;
; -0.186 ; mTransmitter:mTransmitter|data_buff[5][7] ; mTransmitter:mTransmitter|data_buff[6][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.226      ;
; -0.186 ; mTransmitter:mTransmitter|data_buff[6][0] ; mTransmitter:mTransmitter|data_buff[7][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.226      ;
; -0.186 ; mTransmitter:mTransmitter|data_buff[6][1] ; mTransmitter:mTransmitter|data_buff[7][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.226      ;
; -0.186 ; mTransmitter:mTransmitter|data_buff[5][2] ; mTransmitter:mTransmitter|data_buff[6][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.226      ;
; -0.185 ; mTransmitter:mTransmitter|data_buff[1][7] ; mTransmitter:mTransmitter|data_buff[2][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.225      ;
; -0.185 ; mTransmitter:mTransmitter|data_buff[3][2] ; mTransmitter:mTransmitter|data_buff[4][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.225      ;
; -0.184 ; mTransmitter:mTransmitter|data_buff[0][4] ; mTransmitter:mTransmitter|data_buff[1][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.224      ;
; -0.184 ; mTransmitter:mTransmitter|data_buff[6][6] ; mTransmitter:mTransmitter|data_buff[7][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.224      ;
; -0.184 ; mTransmitter:mTransmitter|data_buff[1][1] ; mTransmitter:mTransmitter|data_buff[2][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.224      ;
; -0.184 ; mTransmitter:mTransmitter|data_buff[6][3] ; mTransmitter:mTransmitter|data_buff[7][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.224      ;
; -0.183 ; mTransmitter:mTransmitter|data_buff[0][0] ; mTransmitter:mTransmitter|data_buff[1][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.223      ;
; -0.182 ; mTransmitter:mTransmitter|data_buff[2][7] ; mTransmitter:mTransmitter|data_buff[3][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.222      ;
; -0.181 ; mTransmitter:mTransmitter|data_buff[1][6] ; mTransmitter:mTransmitter|data_buff[2][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.221      ;
; -0.181 ; mTransmitter:mTransmitter|data_buff[1][5] ; mTransmitter:mTransmitter|data_buff[2][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.221      ;
; -0.181 ; mTransmitter:mTransmitter|data_buff[6][7] ; mTransmitter:mTransmitter|data_buff[7][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.221      ;
; -0.181 ; mTransmitter:mTransmitter|data_buff[2][2] ; mTransmitter:mTransmitter|data_buff[3][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.221      ;
; -0.181 ; mTransmitter:mTransmitter|data_buff[5][3] ; mTransmitter:mTransmitter|data_buff[6][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.221      ;
; -0.180 ; mTransmitter:mTransmitter|data_buff[2][0] ; mTransmitter:mTransmitter|data_buff[3][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.220      ;
; -0.179 ; mTransmitter:mTransmitter|data_buff[2][5] ; mTransmitter:mTransmitter|data_buff[3][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.219      ;
; -0.179 ; mTransmitter:mTransmitter|data_buff[1][0] ; mTransmitter:mTransmitter|data_buff[2][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.219      ;
; -0.179 ; mTransmitter:mTransmitter|data_buff[2][3] ; mTransmitter:mTransmitter|data_buff[3][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.219      ;
; -0.178 ; mTransmitter:mTransmitter|data_buff[1][4] ; mTransmitter:mTransmitter|data_buff[2][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.218      ;
; -0.177 ; mTransmitter:mTransmitter|data_buff[4][4] ; mTransmitter:mTransmitter|data_buff[5][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.217      ;
; -0.176 ; mTransmitter:mTransmitter|data_buff[6][5] ; mTransmitter:mTransmitter|data_buff[7][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.216      ;
; -0.174 ; AN831:AN831|out_page[6]                   ; mTransmitter:mTransmitter|data_buff[0][6] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.915      ; 2.129      ;
; -0.172 ; AN831:AN831|out_page[5]                   ; mTransmitter:mTransmitter|data_buff[0][5] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.915      ; 2.127      ;
; -0.165 ; mTransmitter:mTransmitter|data_buff[2][1] ; mTransmitter:mTransmitter|data_buff[3][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.205      ;
; -0.158 ; AN831:AN831|out_page[7]                   ; mTransmitter:mTransmitter|data_buff[0][7] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.919      ; 2.117      ;
; -0.027 ; mTransmitter:mTransmitter|data_buff[1][3] ; mTransmitter:mTransmitter|data_buff[2][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.067      ;
; -0.025 ; mTransmitter:mTransmitter|data_buff[0][2] ; mTransmitter:mTransmitter|data_buff[1][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.065      ;
; -0.025 ; mTransmitter:mTransmitter|data_buff[0][3] ; mTransmitter:mTransmitter|data_buff[1][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.065      ;
; -0.025 ; mTransmitter:mTransmitter|data_buff[4][3] ; mTransmitter:mTransmitter|data_buff[5][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.065      ;
; -0.024 ; mTransmitter:mTransmitter|data_buff[4][7] ; mTransmitter:mTransmitter|data_buff[5][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.064      ;
; -0.022 ; mTransmitter:mTransmitter|data_buff[4][2] ; mTransmitter:mTransmitter|data_buff[5][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.062      ;
; -0.020 ; mTransmitter:mTransmitter|data_buff[0][6] ; mTransmitter:mTransmitter|data_buff[1][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.060      ;
; -0.017 ; mTransmitter:mTransmitter|data_buff[0][5] ; mTransmitter:mTransmitter|data_buff[1][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.057      ;
; -0.015 ; mTransmitter:mTransmitter|data_buff[3][5] ; mTransmitter:mTransmitter|data_buff[4][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.055      ;
; -0.014 ; mTransmitter:mTransmitter|data_buff[3][6] ; mTransmitter:mTransmitter|data_buff[4][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.054      ;
; 0.073  ; AN831:AN831|out_page[0]                   ; mTransmitter:mTransmitter|data_buff[0][0] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.903      ; 1.870      ;
; 0.173  ; AN831:AN831|out_page[4]                   ; mTransmitter:mTransmitter|data_buff[0][4] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.900      ; 1.767      ;
; 0.176  ; AN831:AN831|out_page[3]                   ; mTransmitter:mTransmitter|data_buff[0][3] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.900      ; 1.764      ;
; 0.200  ; AN831:AN831|out_page[2]                   ; mTransmitter:mTransmitter|data_buff[0][2] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.912      ; 1.752      ;
+--------+-------------------------------------------+-------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'AN831|c0|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock                                                                                                 ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.381  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831|c0|altpll_component|pll|clk[0] ; 0.500        ; 0.342      ; 0.805      ;
; 0.881  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831|c0|altpll_component|pll|clk[0] ; 1.000        ; 0.342      ; 0.805      ;
; 11.342 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[1]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.002     ; 8.696      ;
; 11.342 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[3]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.002     ; 8.696      ;
; 11.356 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[2]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.684      ;
; 11.356 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[4]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.684      ;
; 11.356 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[5]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.684      ;
; 11.356 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[6]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.684      ;
; 11.356 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[7]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.684      ;
; 11.356 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[8]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.684      ;
; 11.356 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[9]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.684      ;
; 11.356 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[10]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.684      ;
; 11.356 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[11]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.684      ;
; 11.356 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[12]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.684      ;
; 11.356 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[13]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.684      ;
; 11.356 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[14]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.684      ;
; 11.356 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[15]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.684      ;
; 11.363 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[0]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.001      ; 8.678      ;
; 11.667 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|start_delay                                                                                      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.002     ; 8.371      ;
; 11.686 ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[1]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.002     ; 8.352      ;
; 11.686 ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[3]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.002     ; 8.352      ;
; 11.700 ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[2]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.340      ;
; 11.700 ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[4]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.340      ;
; 11.700 ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[5]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.340      ;
; 11.700 ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[6]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.340      ;
; 11.700 ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[7]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.340      ;
; 11.700 ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[8]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.340      ;
; 11.700 ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[9]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.340      ;
; 11.700 ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[10]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.340      ;
; 11.700 ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[11]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.340      ;
; 11.700 ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[12]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.340      ;
; 11.700 ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[13]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.340      ;
; 11.700 ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[14]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.340      ;
; 11.700 ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[15]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.340      ;
; 11.707 ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[0]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.001      ; 8.334      ;
; 11.768 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[16]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.008      ; 8.280      ;
; 11.768 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[17]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.008      ; 8.280      ;
; 11.768 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[18]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.008      ; 8.280      ;
; 11.768 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[19]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.008      ; 8.280      ;
; 11.768 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[20]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.008      ; 8.280      ;
; 11.768 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[21]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.008      ; 8.280      ;
; 11.768 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[22]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.008      ; 8.280      ;
; 11.768 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[23]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.008      ; 8.280      ;
; 11.768 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[24]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.008      ; 8.280      ;
; 11.768 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[25]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.008      ; 8.280      ;
; 11.768 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[26]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.008      ; 8.280      ;
; 11.768 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[27]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.008      ; 8.280      ;
; 11.768 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[28]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.008      ; 8.280      ;
; 11.768 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[29]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.008      ; 8.280      ;
; 11.768 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[30]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.008      ; 8.280      ;
; 11.768 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[31]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.008      ; 8.280      ;
; 11.828 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[1]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.002     ; 8.210      ;
; 11.828 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[3]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.002     ; 8.210      ;
; 11.842 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[2]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.198      ;
; 11.842 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[4]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.198      ;
; 11.842 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[5]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.198      ;
; 11.842 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[6]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.198      ;
; 11.842 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[7]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.198      ;
; 11.842 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[8]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.198      ;
; 11.842 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[9]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.198      ;
; 11.842 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[10]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.198      ;
; 11.842 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[11]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.198      ;
; 11.842 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[12]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.198      ;
; 11.842 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[13]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.198      ;
; 11.842 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[14]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.198      ;
; 11.842 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[15]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.198      ;
; 11.849 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[0]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.001      ; 8.192      ;
; 11.937 ; AN831:AN831|cnt[12]                                                                                          ; AN831:AN831|cnt[1]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.002     ; 8.101      ;
; 11.937 ; AN831:AN831|cnt[12]                                                                                          ; AN831:AN831|cnt[3]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.002     ; 8.101      ;
; 11.951 ; AN831:AN831|cnt[12]                                                                                          ; AN831:AN831|cnt[2]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.089      ;
; 11.951 ; AN831:AN831|cnt[12]                                                                                          ; AN831:AN831|cnt[4]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.089      ;
; 11.951 ; AN831:AN831|cnt[12]                                                                                          ; AN831:AN831|cnt[5]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.089      ;
; 11.951 ; AN831:AN831|cnt[12]                                                                                          ; AN831:AN831|cnt[6]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.089      ;
; 11.951 ; AN831:AN831|cnt[12]                                                                                          ; AN831:AN831|cnt[7]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.089      ;
; 11.951 ; AN831:AN831|cnt[12]                                                                                          ; AN831:AN831|cnt[8]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.089      ;
; 11.951 ; AN831:AN831|cnt[12]                                                                                          ; AN831:AN831|cnt[9]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.089      ;
; 11.951 ; AN831:AN831|cnt[12]                                                                                          ; AN831:AN831|cnt[10]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.089      ;
; 11.951 ; AN831:AN831|cnt[12]                                                                                          ; AN831:AN831|cnt[11]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.089      ;
; 11.951 ; AN831:AN831|cnt[12]                                                                                          ; AN831:AN831|cnt[12]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.089      ;
; 11.951 ; AN831:AN831|cnt[12]                                                                                          ; AN831:AN831|cnt[13]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.089      ;
; 11.951 ; AN831:AN831|cnt[12]                                                                                          ; AN831:AN831|cnt[14]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.089      ;
; 11.951 ; AN831:AN831|cnt[12]                                                                                          ; AN831:AN831|cnt[15]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 8.089      ;
; 11.958 ; AN831:AN831|cnt[12]                                                                                          ; AN831:AN831|cnt[0]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.001      ; 8.083      ;
; 12.011 ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|start_delay                                                                                      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.002     ; 8.027      ;
; 12.112 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[1]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.002     ; 7.926      ;
; 12.112 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[3]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.002     ; 7.926      ;
; 12.112 ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[16]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.008      ; 7.936      ;
; 12.112 ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[17]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.008      ; 7.936      ;
; 12.112 ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[18]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.008      ; 7.936      ;
; 12.112 ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[19]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.008      ; 7.936      ;
; 12.112 ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[20]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.008      ; 7.936      ;
; 12.112 ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[21]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.008      ; 7.936      ;
; 12.112 ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[22]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.008      ; 7.936      ;
; 12.112 ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[23]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.008      ; 7.936      ;
; 12.112 ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[24]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.008      ; 7.936      ;
; 12.112 ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[25]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.008      ; 7.936      ;
; 12.112 ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[26]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.008      ; 7.936      ;
; 12.112 ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[27]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.008      ; 7.936      ;
; 12.112 ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[28]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.008      ; 7.936      ;
; 12.112 ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[29]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.008      ; 7.936      ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'iCLK_11MHz'                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                   ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; -2.128 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|current_state.idle              ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.292      ; 1.774      ;
; -1.628 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|current_state.idle              ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; -0.500       ; 3.292      ; 1.774      ;
; -1.515 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start  ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.305      ; 2.400      ;
; -1.382 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|current_state.start             ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.283      ; 2.511      ;
; -1.305 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|current_state.idle              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.292      ; 2.597      ;
; -1.015 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start  ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; -0.500       ; 3.305      ; 2.400      ;
; -1.002 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|y_counter[0]                    ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.292      ; 2.900      ;
; -0.940 ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.send   ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; iCLK_11MHz  ; 0.000        ; 3.305      ; 2.975      ;
; -0.907 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.idle   ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.305      ; 3.008      ;
; -0.882 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|current_state.start             ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; -0.500       ; 3.283      ; 2.511      ;
; -0.880 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.send   ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.305      ; 3.035      ;
; -0.880 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.finish ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.305      ; 3.035      ;
; -0.805 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|current_state.idle              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; -0.500       ; 3.292      ; 2.597      ;
; -0.716 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[16]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.297      ; 3.191      ;
; -0.716 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[17]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.297      ; 3.191      ;
; -0.716 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[18]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.297      ; 3.191      ;
; -0.716 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[19]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.297      ; 3.191      ;
; -0.716 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[20]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.297      ; 3.191      ;
; -0.716 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[21]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.297      ; 3.191      ;
; -0.716 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[22]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.297      ; 3.191      ;
; -0.716 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[23]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.297      ; 3.191      ;
; -0.716 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[24]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.297      ; 3.191      ;
; -0.716 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[25]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.297      ; 3.191      ;
; -0.716 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[26]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.297      ; 3.191      ;
; -0.716 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[27]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.297      ; 3.191      ;
; -0.716 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[28]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.297      ; 3.191      ;
; -0.716 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[29]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.297      ; 3.191      ;
; -0.716 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[30]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.297      ; 3.191      ;
; -0.716 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[31]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.297      ; 3.191      ;
; -0.523 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|send_valid                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.292      ; 3.379      ;
; -0.502 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|y_counter[0]                    ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; -0.500       ; 3.292      ; 2.900      ;
; -0.440 ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.send   ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; iCLK_11MHz  ; -0.500       ; 3.305      ; 2.975      ;
; -0.407 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.idle   ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; -0.500       ; 3.305      ; 3.008      ;
; -0.380 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.send   ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; -0.500       ; 3.305      ; 3.035      ;
; -0.380 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.finish ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; -0.500       ; 3.305      ; 3.035      ;
; -0.317 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[16]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.298      ; 3.591      ;
; -0.317 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[17]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.298      ; 3.591      ;
; -0.317 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[18]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.298      ; 3.591      ;
; -0.317 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[19]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.298      ; 3.591      ;
; -0.317 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[20]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.298      ; 3.591      ;
; -0.317 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[21]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.298      ; 3.591      ;
; -0.317 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[22]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.298      ; 3.591      ;
; -0.317 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[23]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.298      ; 3.591      ;
; -0.317 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[24]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.298      ; 3.591      ;
; -0.317 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[25]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.298      ; 3.591      ;
; -0.317 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[26]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.298      ; 3.591      ;
; -0.317 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[27]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.298      ; 3.591      ;
; -0.317 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[28]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.298      ; 3.591      ;
; -0.317 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[29]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.298      ; 3.591      ;
; -0.317 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[30]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.298      ; 3.591      ;
; -0.317 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[31]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.298      ; 3.591      ;
; -0.303 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[0]                       ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.287      ; 3.594      ;
; -0.303 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[1]                       ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.287      ; 3.594      ;
; -0.303 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[2]                       ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.287      ; 3.594      ;
; -0.303 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[3]                       ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.287      ; 3.594      ;
; -0.303 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[4]                       ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.287      ; 3.594      ;
; -0.303 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[5]                       ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.287      ; 3.594      ;
; -0.303 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[6]                       ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.287      ; 3.594      ;
; -0.303 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[7]                       ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.287      ; 3.594      ;
; -0.303 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[8]                       ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.287      ; 3.594      ;
; -0.303 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[9]                       ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.287      ; 3.594      ;
; -0.303 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[10]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.287      ; 3.594      ;
; -0.303 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[11]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.287      ; 3.594      ;
; -0.303 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[12]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.287      ; 3.594      ;
; -0.303 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[13]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.287      ; 3.594      ;
; -0.303 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[14]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.287      ; 3.594      ;
; -0.303 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[15]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.287      ; 3.594      ;
; -0.289 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[0]              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.289      ; 3.610      ;
; -0.289 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[1]              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.289      ; 3.610      ;
; -0.289 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[2]              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.289      ; 3.610      ;
; -0.289 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[3]              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.289      ; 3.610      ;
; -0.289 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[4]              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.289      ; 3.610      ;
; -0.289 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[5]              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.289      ; 3.610      ;
; -0.289 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[6]              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.289      ; 3.610      ;
; -0.289 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[7]              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.289      ; 3.610      ;
; -0.289 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[8]              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.289      ; 3.610      ;
; -0.289 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[9]              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.289      ; 3.610      ;
; -0.289 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[10]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.289      ; 3.610      ;
; -0.289 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[11]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.289      ; 3.610      ;
; -0.289 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[12]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.289      ; 3.610      ;
; -0.289 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[13]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.289      ; 3.610      ;
; -0.289 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[14]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.289      ; 3.610      ;
; -0.289 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[15]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.289      ; 3.610      ;
; -0.216 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[16]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; -0.500       ; 3.297      ; 3.191      ;
; -0.216 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[17]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; -0.500       ; 3.297      ; 3.191      ;
; -0.216 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[18]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; -0.500       ; 3.297      ; 3.191      ;
; -0.216 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[19]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; -0.500       ; 3.297      ; 3.191      ;
; -0.216 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[20]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; -0.500       ; 3.297      ; 3.191      ;
; -0.216 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[21]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; -0.500       ; 3.297      ; 3.191      ;
; -0.216 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[22]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; -0.500       ; 3.297      ; 3.191      ;
; -0.216 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[23]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; -0.500       ; 3.297      ; 3.191      ;
; -0.216 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[24]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; -0.500       ; 3.297      ; 3.191      ;
; -0.216 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[25]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; -0.500       ; 3.297      ; 3.191      ;
; -0.216 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[26]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; -0.500       ; 3.297      ; 3.191      ;
; -0.216 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[27]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; -0.500       ; 3.297      ; 3.191      ;
; -0.216 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[28]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; -0.500       ; 3.297      ; 3.191      ;
; -0.216 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[29]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; -0.500       ; 3.297      ; 3.191      ;
; -0.216 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[30]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; -0.500       ; 3.297      ; 3.191      ;
; -0.216 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[31]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; -0.500       ; 3.297      ; 3.191      ;
; -0.203 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[1]        ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.305      ; 3.712      ;
+--------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'iCLK_100'                                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                               ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; -1.632 ; AN831:AN831|out_page_sample_available                                                                                            ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; iCLK_100    ; 0.000        ; 3.288      ; 2.266      ;
; -1.132 ; AN831:AN831|out_page_sample_available                                                                                            ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; iCLK_100    ; -0.500       ; 3.288      ; 2.266      ;
; 1.320  ; AN831:AN831|count_value[26]                                                                                                      ; AN831:AN831|out_page_sample_available ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.626      ;
; 1.366  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[11]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.672      ;
; 1.367  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[1]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.673      ;
; 1.367  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[6]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.673      ;
; 1.371  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[14]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.677      ;
; 1.373  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[13]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.679      ;
; 1.374  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[12]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.680      ;
; 1.375  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[7]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.681      ;
; 1.375  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[8]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.681      ;
; 1.532  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[10]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.838      ;
; 1.543  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[15]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.849      ;
; 1.656  ; AN831:AN831|count_value[25]                                                                                                      ; AN831:AN831|out_page_sample_available ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.962      ;
; 1.725  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[18]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.009      ; 2.040      ;
; 1.727  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[4]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.009      ; 2.042      ;
; 1.729  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[19]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.009      ; 2.044      ;
; 1.793  ; AN831:AN831|count_value[31]                                                                                                      ; AN831:AN831|out_page_sample_available ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.099      ;
; 1.897  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[24]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.025     ; 2.178      ;
; 1.898  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[27]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.025     ; 2.179      ;
; 1.898  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[28]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.025     ; 2.179      ;
; 1.898  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[30]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.025     ; 2.179      ;
; 1.898  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[31]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.025     ; 2.179      ;
; 1.984  ; AN831:AN831|count_value[24]                                                                                                      ; AN831:AN831|out_page_sample_available ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.290      ;
; 2.047  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[22]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.009      ; 2.362      ;
; 2.050  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[17]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.009      ; 2.365      ;
; 2.058  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[16]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.009      ; 2.373      ;
; 2.059  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[21]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.009      ; 2.374      ;
; 2.061  ; AN831:AN831|count_value[27]                                                                                                      ; AN831:AN831|out_page_sample_available ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.367      ;
; 2.066  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[0]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.372      ;
; 2.085  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[2]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.009      ; 2.400      ;
; 2.085  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[3]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.009      ; 2.400      ;
; 2.089  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[20]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.009      ; 2.404      ;
; 2.094  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[5]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.009      ; 2.409      ;
; 2.097  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[23]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.009      ; 2.412      ;
; 2.204  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[25]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.025     ; 2.485      ;
; 2.206  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[26]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.025     ; 2.487      ;
; 2.207  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[29]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.025     ; 2.488      ;
; 2.248  ; AN831:AN831|count_value[7]                                                                                                       ; AN831:AN831|count_value[7]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.554      ;
; 2.256  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[14] ; AN831:AN831|out_page[2]               ; AUD_BCLK                              ; iCLK_100    ; 0.000        ; -0.001     ; 2.561      ;
; 2.270  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[9]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.576      ;
; 2.325  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|out_page_sample_available ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.025     ; 2.606      ;
; 2.331  ; AN831:AN831|count_value[17]                                                                                                      ; AN831:AN831|count_value[17]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.637      ;
; 2.339  ; AN831:AN831|count_value[13]                                                                                                      ; AN831:AN831|count_value[13]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.645      ;
; 2.368  ; AN831:AN831|count_value[20]                                                                                                      ; AN831:AN831|count_value[20]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.674      ;
; 2.369  ; AN831:AN831|count_value[12]                                                                                                      ; AN831:AN831|count_value[12]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.675      ;
; 2.369  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[14] ; AN831:AN831|out_page[1]               ; AUD_BCLK                              ; iCLK_100    ; 0.000        ; -0.001     ; 2.674      ;
; 2.382  ; AN831:AN831|count_value[6]                                                                                                       ; AN831:AN831|count_value[6]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.688      ;
; 2.395  ; AN831:AN831|count_value[29]                                                                                                      ; AN831:AN831|out_page_sample_available ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.701      ;
; 2.396  ; AN831:AN831|count_value[11]                                                                                                      ; AN831:AN831|count_value[11]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.702      ;
; 2.402  ; AN831:AN831|count_value[21]                                                                                                      ; AN831:AN831|count_value[21]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.708      ;
; 2.414  ; AN831:AN831|count_value[22]                                                                                                      ; AN831:AN831|count_value[22]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.720      ;
; 2.424  ; AN831:AN831|count_value[30]                                                                                                      ; AN831:AN831|out_page_sample_available ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.730      ;
; 2.456  ; AN831:AN831|count_value[18]                                                                                                      ; AN831:AN831|count_value[18]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.762      ;
; 2.524  ; AN831:AN831|count_value[15]                                                                                                      ; AN831:AN831|count_value[15]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.830      ;
; 2.548  ; AN831:AN831|count_value[28]                                                                                                      ; AN831:AN831|out_page_sample_available ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.854      ;
; 2.571  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[19] ; AN831:AN831|out_page[0]               ; AUD_BCLK                              ; iCLK_100    ; 0.000        ; -0.001     ; 2.876      ;
; 2.587  ; AN831:AN831|count_value[19]                                                                                                      ; AN831:AN831|count_value[19]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.893      ;
; 2.590  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[19] ; AN831:AN831|out_page[4]               ; AUD_BCLK                              ; iCLK_100    ; 0.000        ; -0.001     ; 2.895      ;
; 2.601  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[19] ; AN831:AN831|out_page[3]               ; AUD_BCLK                              ; iCLK_100    ; 0.000        ; -0.001     ; 2.906      ;
; 2.624  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[19] ; AN831:AN831|out_page[5]               ; AUD_BCLK                              ; iCLK_100    ; 0.000        ; -0.001     ; 2.929      ;
; 2.625  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ; AN831:AN831|out_page[1]               ; AUD_BCLK                              ; iCLK_100    ; 0.000        ; -0.001     ; 2.930      ;
; 2.638  ; AN831:AN831|count_value[23]                                                                                                      ; AN831:AN831|count_value[23]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.944      ;
; 2.717  ; AN831:AN831|count_value[14]                                                                                                      ; AN831:AN831|count_value[14]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.023      ;
; 2.774  ; AN831:AN831|count_value[1]                                                                                                       ; AN831:AN831|count_value[1]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.080      ;
; 2.779  ; AN831:AN831|count_value[6]                                                                                                       ; AN831:AN831|count_value[7]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.085      ;
; 2.801  ; AN831:AN831|count_value[22]                                                                                                      ; AN831:AN831|count_value[23]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.107      ;
; 2.815  ; AN831:AN831|count_value[16]                                                                                                      ; AN831:AN831|count_value[16]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.121      ;
; 2.852  ; AN831:AN831|count_value[12]                                                                                                      ; AN831:AN831|count_value[13]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.158      ;
; 2.852  ; AN831:AN831|count_value[13]                                                                                                      ; AN831:AN831|count_value[14]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.158      ;
; 2.853  ; AN831:AN831|count_value[20]                                                                                                      ; AN831:AN831|count_value[21]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.159      ;
; 2.858  ; AN831:AN831|count_value[18]                                                                                                      ; AN831:AN831|count_value[20]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.164      ;
; 2.862  ; AN831:AN831|count_value[16]                                                                                                      ; AN831:AN831|count_value[17]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.168      ;
; 2.877  ; AN831:AN831|count_value[10]                                                                                                      ; AN831:AN831|count_value[11]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.183      ;
; 2.899  ; AN831:AN831|count_value[11]                                                                                                      ; AN831:AN831|count_value[12]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.205      ;
; 2.901  ; AN831:AN831|count_value[21]                                                                                                      ; AN831:AN831|count_value[23]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.207      ;
; 2.904  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|state.available           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.210      ;
; 2.904  ; AN831:AN831|count_value[21]                                                                                                      ; AN831:AN831|count_value[22]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.210      ;
; 2.906  ; AN831:AN831|count_value[19]                                                                                                      ; AN831:AN831|count_value[20]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.212      ;
; 2.911  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[19] ; AN831:AN831|out_page[2]               ; AUD_BCLK                              ; iCLK_100    ; 0.000        ; -0.001     ; 3.216      ;
; 2.912  ; AN831:AN831|count_value[10]                                                                                                      ; AN831:AN831|count_value[10]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.218      ;
; 2.926  ; AN831:AN831|count_value[20]                                                                                                      ; AN831:AN831|count_value[23]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.232      ;
; 2.929  ; AN831:AN831|count_value[20]                                                                                                      ; AN831:AN831|count_value[22]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.235      ;
; 2.933  ; AN831:AN831|count_value[18]                                                                                                      ; AN831:AN831|count_value[19]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.239      ;
; 2.938  ; AN831:AN831|count_value[12]                                                                                                      ; AN831:AN831|count_value[14]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.244      ;
; 2.950  ; AN831:AN831|count_value[18]                                                                                                      ; AN831:AN831|count_value[21]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.256      ;
; 2.954  ; AN831:AN831|count_value[8]                                                                                                       ; AN831:AN831|count_value[11]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.260      ;
; 2.954  ; AN831:AN831|count_value[10]                                                                                                      ; AN831:AN831|count_value[12]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.260      ;
; 2.989  ; AN831:AN831|count_value[11]                                                                                                      ; AN831:AN831|count_value[13]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.295      ;
; 2.993  ; AN831:AN831|count_value[9]                                                                                                       ; AN831:AN831|count_value[11]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.299      ;
; 2.998  ; AN831:AN831|count_value[19]                                                                                                      ; AN831:AN831|count_value[21]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.304      ;
; 3.003  ; AN831:AN831|count_value[17]                                                                                                      ; AN831:AN831|count_value[18]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.309      ;
; 3.013  ; AN831:AN831|count_value[17]                                                                                                      ; AN831:AN831|count_value[20]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.319      ;
; 3.023  ; AN831:AN831|count_value[18]                                                                                                      ; AN831:AN831|count_value[23]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.329      ;
; 3.026  ; AN831:AN831|count_value[18]                                                                                                      ; AN831:AN831|count_value[22]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.332      ;
; 3.031  ; AN831:AN831|count_value[8]                                                                                                       ; AN831:AN831|count_value[12]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.337      ;
; 3.032  ; AN831:AN831|count_value[13]                                                                                                      ; AN831:AN831|count_value[15]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.338      ;
; 3.044  ; AN831:AN831|count_value[10]                                                                                                      ; AN831:AN831|count_value[13]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.350      ;
; 3.054  ; AN831:AN831|count_value[25]                                                                                                      ; AN831:AN831|count_value[25]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.360      ;
; 3.070  ; AN831:AN831|count_value[9]                                                                                                       ; AN831:AN831|count_value[12]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.376      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int'                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                             ; Launch Clock                                                                                                 ; Latch Clock                                                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.073 ; AN831:AN831|start_delay                                                                                             ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.idle                                                         ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 2.530      ; 1.763      ;
; -0.599 ; AN831:AN831|start_delay                                                                                             ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001deactivate                                         ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 2.530      ; 2.237      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.idle                                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.idle                                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001deactivate                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001deactivate                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                             ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                             ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|trans_clk_enabled_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|trans_clk_enabled_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.receive                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.receive                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[4]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[4]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[3]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[3]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[2]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[2]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[1]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[1]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[2]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[2]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[1]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[1]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[0]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[0]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[3]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[3]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[6]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[6]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[0]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[0]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[7]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[7]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.733  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.039      ;
; 0.739  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[4]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[5]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.045      ;
; 0.741  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[2]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[3]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.047      ;
; 0.742  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[3]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[4]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.048      ;
; 0.742  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[5]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[6]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.048      ;
; 0.743  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[2]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.049      ;
; 0.909  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[4]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[5]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.215      ;
; 0.915  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[5]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.221      ;
; 0.916  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[0]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.222      ;
; 0.917  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_write_bit  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_address     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.223      ;
; 0.928  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000111                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001000                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.234      ;
; 0.959  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte1       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.265      ;
; 1.089  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_write_bit  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~en           ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.395      ;
; 1.130  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.002      ; 1.438      ;
; 1.160  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[2]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[3]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.466      ;
; 1.164  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[5]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[6]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.470      ;
; 1.166  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[3]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[4]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.472      ;
; 1.167  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[5]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[6]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.473      ;
; 1.174  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[1]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[2]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.480      ;
; 1.184  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_address     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.490      ;
; 1.185  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.idle                                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001deactivate                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.491      ;
; 1.205  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000011                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000100                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.511      ;
; 1.207  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                             ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.receive                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.513      ;
; 1.207  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte2       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.stop_signal     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.513      ;
; 1.210  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.516      ;
; 1.216  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000010                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000011                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.002      ; 1.524      ;
; 1.218  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000101                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000110                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.524      ;
; 1.223  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[6]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[7]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.529      ;
; 1.228  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~en           ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.534      ;
; 1.229  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.535      ;
; 1.237  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000001                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000010                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.002     ; 1.541      ;
; 1.245  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000000                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000001                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.002      ; 1.553      ;
; 1.255  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte2      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte2       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.002     ; 1.559      ;
; 1.256  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte2      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~en           ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.002     ; 1.560      ;
; 1.335  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[7]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.001     ; 1.640      ;
; 1.336  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[6]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.001     ; 1.641      ;
; 1.359  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte2       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.665      ;
; 1.361  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte1       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.667      ;
; 1.361  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~en           ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.667      ;
; 1.365  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.671      ;
; 1.445  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte1       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.751      ;
; 1.460  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.idle                                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                             ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.001      ; 1.767      ;
; 1.487  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_address     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.793      ;
; 1.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte2       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.805      ;
; 1.501  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte1       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.807      ;
; 1.501  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~en           ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.807      ;
; 1.505  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.811      ;
; 1.514  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000111                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[6]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.820      ;
; 1.514  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[1]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.001     ; 1.819      ;
; 1.522  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[6]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~reg0         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.002     ; 1.826      ;
; 1.522  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[6]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.002      ; 1.830      ;
; 1.526  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[5]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.002      ; 1.834      ;
; 1.527  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte2      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte2      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.833      ;
; 1.528  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.834      ;
; 1.530  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[3]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.002      ; 1.838      ;
; 1.530  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[2]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.002      ; 1.838      ;
; 1.531  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[4]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.002      ; 1.839      ;
; 1.540  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000110                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[6]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.846      ;
; 1.572  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000110                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000111                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.878      ;
; 1.632  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[4]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.001     ; 1.937      ;
; 1.635  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[5]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.001     ; 1.940      ;
; 1.636  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[3]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.001     ; 1.941      ;
; 1.640  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[2]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.001     ; 1.945      ;
; 1.647  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[6]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.003     ; 1.950      ;
; 1.648  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.003     ; 1.951      ;
; 1.650  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.003     ; 1.953      ;
; 1.767  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_address    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_address    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 2.073      ;
; 1.785  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 2.091      ;
; 1.789  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 2.095      ;
; 1.809  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[6]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[7]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 2.115      ;
; 1.814  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 2.120      ;
; 1.826  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte2      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[0]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 2.132      ;
; 1.828  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte2       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 2.134      ;
; 1.830  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte2      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[7]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 2.136      ;
; 1.830  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte1       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 2.136      ;
; 1.830  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~en           ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 2.136      ;
; 1.834  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 2.140      ;
; 1.865  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                             ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; -0.500       ; 0.000      ; 1.671      ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'AN831|c0|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock                                                                                                 ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.147 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.342      ; 0.805      ;
; 0.353  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831|c0|altpll_component|pll|clk[0] ; -0.500       ; 0.342      ; 0.805      ;
; 0.499  ; AN831:AN831|cnt[0]                                                                                           ; AN831:AN831|cnt[0]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.753  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[31]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[31]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.059      ;
; 0.753  ; AN831:AN831|cnt[31]                                                                                          ; AN831:AN831|cnt[31]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.059      ;
; 1.159  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[0]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[0]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.465      ;
; 1.166  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[16]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[16]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.472      ;
; 1.166  ; AN831:AN831|cnt[16]                                                                                          ; AN831:AN831|cnt[16]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.472      ;
; 1.168  ; AN831:AN831|cnt[2]                                                                                           ; AN831:AN831|cnt[2]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.474      ;
; 1.169  ; AN831:AN831|cnt[4]                                                                                           ; AN831:AN831|cnt[4]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.475      ;
; 1.172  ; AN831:AN831|cnt[9]                                                                                           ; AN831:AN831|cnt[9]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.478      ;
; 1.172  ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[11]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.478      ;
; 1.175  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[1]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[1]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.481      ;
; 1.175  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[17]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[17]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.481      ;
; 1.175  ; AN831:AN831|cnt[17]                                                                                          ; AN831:AN831|cnt[17]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.481      ;
; 1.176  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[2]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[2]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.482      ;
; 1.176  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[9]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[9]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.482      ;
; 1.176  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[18]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[18]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.482      ;
; 1.176  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[25]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[25]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.482      ;
; 1.176  ; AN831:AN831|cnt[18]                                                                                          ; AN831:AN831|cnt[18]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.482      ;
; 1.176  ; AN831:AN831|cnt[25]                                                                                          ; AN831:AN831|cnt[25]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.482      ;
; 1.177  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[4]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[4]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[7]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[7]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[11]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[11]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[13]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[13]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[14]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[14]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[15]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[15]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[20]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[20]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[23]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[23]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[27]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[27]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[29]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[29]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[30]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[30]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|cnt[7]                                                                                           ; AN831:AN831|cnt[7]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[13]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[15]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|cnt[20]                                                                                          ; AN831:AN831|cnt[20]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|cnt[23]                                                                                          ; AN831:AN831|cnt[23]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|cnt[27]                                                                                          ; AN831:AN831|cnt[27]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|cnt[29]                                                                                          ; AN831:AN831|cnt[29]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|cnt[30]                                                                                          ; AN831:AN831|cnt[30]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.213  ; AN831:AN831|cnt[5]                                                                                           ; AN831:AN831|cnt[5]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.519      ;
; 1.213  ; AN831:AN831|cnt[6]                                                                                           ; AN831:AN831|cnt[6]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.519      ;
; 1.225  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[3]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[3]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.531      ;
; 1.225  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[10]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[10]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.531      ;
; 1.225  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[19]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[19]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.531      ;
; 1.225  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[24]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[24]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.531      ;
; 1.225  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[26]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[26]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.531      ;
; 1.225  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[8]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[8]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.531      ;
; 1.225  ; AN831:AN831|cnt[12]                                                                                          ; AN831:AN831|cnt[12]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.531      ;
; 1.225  ; AN831:AN831|cnt[19]                                                                                          ; AN831:AN831|cnt[19]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.531      ;
; 1.225  ; AN831:AN831|cnt[24]                                                                                          ; AN831:AN831|cnt[24]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.531      ;
; 1.225  ; AN831:AN831|cnt[26]                                                                                          ; AN831:AN831|cnt[26]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.531      ;
; 1.226  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[5]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[5]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.532      ;
; 1.226  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[6]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[6]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.532      ;
; 1.226  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[12]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[12]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.532      ;
; 1.226  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[21]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[21]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.532      ;
; 1.226  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[22]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[22]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.532      ;
; 1.226  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[28]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[28]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.532      ;
; 1.226  ; AN831:AN831|cnt[21]                                                                                          ; AN831:AN831|cnt[21]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.532      ;
; 1.226  ; AN831:AN831|cnt[22]                                                                                          ; AN831:AN831|cnt[22]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.532      ;
; 1.226  ; AN831:AN831|cnt[28]                                                                                          ; AN831:AN831|cnt[28]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.532      ;
; 1.229  ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[8]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.535      ;
; 1.230  ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[10]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.536      ;
; 1.520  ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[14]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.826      ;
; 1.637  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[0]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[1]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.943      ;
; 1.645  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[16]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[17]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.951      ;
; 1.645  ; AN831:AN831|cnt[16]                                                                                          ; AN831:AN831|cnt[17]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.951      ;
; 1.648  ; AN831:AN831|cnt[4]                                                                                           ; AN831:AN831|cnt[5]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.954      ;
; 1.651  ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[12]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.957      ;
; 1.651  ; AN831:AN831|cnt[9]                                                                                           ; AN831:AN831|cnt[10]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.957      ;
; 1.654  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[1]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[2]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.960      ;
; 1.654  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[17]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[18]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.960      ;
; 1.654  ; AN831:AN831|cnt[17]                                                                                          ; AN831:AN831|cnt[18]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.960      ;
; 1.655  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[2]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[3]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.961      ;
; 1.655  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[9]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[10]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.961      ;
; 1.655  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[18]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[19]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.961      ;
; 1.655  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[25]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[26]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.961      ;
; 1.655  ; AN831:AN831|cnt[18]                                                                                          ; AN831:AN831|cnt[19]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.961      ;
; 1.655  ; AN831:AN831|cnt[25]                                                                                          ; AN831:AN831|cnt[26]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.961      ;
; 1.656  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[30]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[31]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.962      ;
; 1.656  ; AN831:AN831|cnt[30]                                                                                          ; AN831:AN831|cnt[31]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.962      ;
; 1.656  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[13]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[14]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.962      ;
; 1.656  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[14]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[15]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.962      ;
; 1.656  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[29]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[30]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.962      ;
; 1.656  ; AN831:AN831|cnt[29]                                                                                          ; AN831:AN831|cnt[30]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.962      ;
; 1.656  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[4]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[5]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.962      ;
; 1.656  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[11]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[12]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.962      ;
; 1.656  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[20]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[21]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.962      ;
; 1.656  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[27]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[28]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.962      ;
; 1.656  ; AN831:AN831|cnt[20]                                                                                          ; AN831:AN831|cnt[21]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.962      ;
; 1.656  ; AN831:AN831|cnt[27]                                                                                          ; AN831:AN831|cnt[28]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.962      ;
; 1.656  ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[14]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.962      ;
; 1.693  ; AN831:AN831|cnt[6]                                                                                           ; AN831:AN831|cnt[7]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.999      ;
; 1.693  ; AN831:AN831|cnt[5]                                                                                           ; AN831:AN831|cnt[6]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.999      ;
; 1.705  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[8]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[9]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.011      ;
; 1.705  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[24]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[25]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.011      ;
; 1.705  ; AN831:AN831|cnt[24]                                                                                          ; AN831:AN831|cnt[25]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.011      ;
; 1.705  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[3]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[4]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.011      ;
; 1.705  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[10]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[11]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.011      ;
; 1.705  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[19]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[20]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.011      ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'AUD_BCLK'                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.499 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data                   ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.735 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[11] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[12]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.041      ;
; 0.739 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[43] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[44]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.045      ;
; 0.740 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[14] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[15]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.046      ;
; 0.743 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.049      ;
; 0.743 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[0]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[1]                 ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.049      ;
; 0.744 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[10] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[11]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.050      ;
; 0.746 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[17] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[18]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.052      ;
; 0.746 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[20] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[21]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.052      ;
; 0.747 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[1]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[2]                 ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.053      ;
; 0.747 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[13] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[14]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.053      ;
; 0.747 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[16] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[17]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.053      ;
; 0.748 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[4]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[5]                 ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.054      ;
; 0.748 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[12] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[13]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.054      ;
; 0.749 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[32] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[33]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.055      ;
; 0.749 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[41] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[42]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.055      ;
; 0.751 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[24] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[25]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.057      ;
; 0.751 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[27] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[28]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.057      ;
; 0.752 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[35] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[36]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.058      ;
; 0.752 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[42] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[43]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.058      ;
; 0.754 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[29] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[30]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.060      ;
; 0.754 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[40] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[41]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.060      ;
; 0.755 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[28] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[29]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.061      ;
; 0.756 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[38] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[39]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.062      ;
; 0.757 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[25] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[26]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.063      ;
; 0.899 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[37] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[38]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.205      ;
; 0.901 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[15] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[16]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.207      ;
; 0.901 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[34] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[35]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.207      ;
; 0.902 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[5]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[6]                 ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.208      ;
; 0.902 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[18] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[19]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.208      ;
; 0.902 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[22] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[23]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.208      ;
; 0.902 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[46] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[23] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.208      ;
; 0.904 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[7]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[8]                 ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.210      ;
; 0.904 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[19] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[20]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.210      ;
; 0.905 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[9]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[10]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.211      ;
; 0.910 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[26] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[27]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.216      ;
; 0.911 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[23] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[24]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.217      ;
; 1.040 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[2]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[3]                 ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.003     ; 1.343      ;
; 1.046 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[39] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[40]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.352      ;
; 1.047 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[23] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.004     ; 1.349      ;
; 1.051 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[32] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.004     ; 1.353      ;
; 1.121 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[45] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[46]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.004     ; 1.423      ;
; 1.129 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[33] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[34]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.435      ;
; 1.168 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.474      ;
; 1.192 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.498      ;
; 1.197 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[30] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[31]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.503      ;
; 1.202 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[31] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[32]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.508      ;
; 1.210 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[28] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.004     ; 1.512      ;
; 1.216 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[26] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.004     ; 1.518      ;
; 1.219 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[24] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.004     ; 1.521      ;
; 1.220 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[30] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.004     ; 1.522      ;
; 1.223 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[25] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.004     ; 1.525      ;
; 1.234 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.540      ;
; 1.236 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[0]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.542      ;
; 1.236 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.542      ;
; 1.236 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.542      ;
; 1.236 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.542      ;
; 1.236 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.542      ;
; 1.236 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.542      ;
; 1.236 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.542      ;
; 1.236 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.542      ;
; 1.391 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[21] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[22]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.007      ; 1.704      ;
; 1.408 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[3]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[4]                 ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.012     ; 1.702      ;
; 1.409 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[31] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.004     ; 1.711      ;
; 1.410 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[44] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[45]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.008     ; 1.708      ;
; 1.411 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[8]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[9]                 ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.003     ; 1.714      ;
; 1.415 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.721      ;
; 1.431 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[36] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[37]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.008      ; 1.745      ;
; 1.472 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.778      ;
; 1.473 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.779      ;
; 1.551 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[27] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.004     ; 1.853      ;
; 1.572 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[6]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[7]                 ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.003      ; 1.881      ;
; 1.573 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[29] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.004     ; 1.875      ;
; 1.634 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data                   ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.940      ;
; 1.635 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[36] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[13] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.018     ; 1.923      ;
; 1.646 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.952      ;
; 1.649 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[38] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[15] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.026     ; 1.929      ;
; 1.651 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[42] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[19] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.026     ; 1.931      ;
; 1.656 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[39] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[16] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.026     ; 1.936      ;
; 1.661 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[33] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.018     ; 1.949      ;
; 1.665 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[41] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[18] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.026     ; 1.945      ;
; 1.704 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.010      ;
; 1.710 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.016      ;
; 1.732 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.038      ;
; 1.744 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data                   ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.050      ;
; 1.790 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.096      ;
; 1.818 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.124      ;
; 1.871 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[0]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[0]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.177      ;
; 1.876 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.182      ;
; 1.899 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[35] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.018     ; 2.187      ;
; 1.900 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.206      ;
; 1.921 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[34] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.018     ; 2.209      ;
; 1.950 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.256      ;
; 1.962 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.268      ;
; 1.986 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.292      ;
; 1.986 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.292      ;
; 2.008 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.314      ;
; 2.041 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.347      ;
; 2.072 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.378      ;
; 2.094 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.400      ;
+-------+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'AN831:AN831|out_page_sample_available'                                                                                                                                                               ;
+-------+-------------------------------------------+-------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.534 ; AN831:AN831|out_page[2]                   ; mTransmitter:mTransmitter|data_buff[0][2] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.912      ; 1.752      ;
; 0.558 ; AN831:AN831|out_page[3]                   ; mTransmitter:mTransmitter|data_buff[0][3] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.900      ; 1.764      ;
; 0.561 ; AN831:AN831|out_page[4]                   ; mTransmitter:mTransmitter|data_buff[0][4] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.900      ; 1.767      ;
; 0.661 ; AN831:AN831|out_page[0]                   ; mTransmitter:mTransmitter|data_buff[0][0] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.903      ; 1.870      ;
; 0.748 ; mTransmitter:mTransmitter|data_buff[3][6] ; mTransmitter:mTransmitter|data_buff[4][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.054      ;
; 0.749 ; mTransmitter:mTransmitter|data_buff[3][5] ; mTransmitter:mTransmitter|data_buff[4][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.055      ;
; 0.751 ; mTransmitter:mTransmitter|data_buff[0][5] ; mTransmitter:mTransmitter|data_buff[1][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.057      ;
; 0.754 ; mTransmitter:mTransmitter|data_buff[0][6] ; mTransmitter:mTransmitter|data_buff[1][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.060      ;
; 0.756 ; mTransmitter:mTransmitter|data_buff[4][2] ; mTransmitter:mTransmitter|data_buff[5][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.062      ;
; 0.758 ; mTransmitter:mTransmitter|data_buff[4][7] ; mTransmitter:mTransmitter|data_buff[5][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.064      ;
; 0.759 ; mTransmitter:mTransmitter|data_buff[0][2] ; mTransmitter:mTransmitter|data_buff[1][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.065      ;
; 0.759 ; mTransmitter:mTransmitter|data_buff[0][3] ; mTransmitter:mTransmitter|data_buff[1][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.065      ;
; 0.759 ; mTransmitter:mTransmitter|data_buff[4][3] ; mTransmitter:mTransmitter|data_buff[5][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.065      ;
; 0.761 ; mTransmitter:mTransmitter|data_buff[1][3] ; mTransmitter:mTransmitter|data_buff[2][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.067      ;
; 0.892 ; AN831:AN831|out_page[7]                   ; mTransmitter:mTransmitter|data_buff[0][7] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.919      ; 2.117      ;
; 0.899 ; mTransmitter:mTransmitter|data_buff[2][1] ; mTransmitter:mTransmitter|data_buff[3][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.205      ;
; 0.906 ; AN831:AN831|out_page[5]                   ; mTransmitter:mTransmitter|data_buff[0][5] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.915      ; 2.127      ;
; 0.908 ; AN831:AN831|out_page[6]                   ; mTransmitter:mTransmitter|data_buff[0][6] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.915      ; 2.129      ;
; 0.910 ; mTransmitter:mTransmitter|data_buff[6][5] ; mTransmitter:mTransmitter|data_buff[7][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.216      ;
; 0.911 ; mTransmitter:mTransmitter|data_buff[4][4] ; mTransmitter:mTransmitter|data_buff[5][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.217      ;
; 0.912 ; mTransmitter:mTransmitter|data_buff[1][4] ; mTransmitter:mTransmitter|data_buff[2][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.218      ;
; 0.913 ; mTransmitter:mTransmitter|data_buff[2][5] ; mTransmitter:mTransmitter|data_buff[3][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.219      ;
; 0.913 ; mTransmitter:mTransmitter|data_buff[1][0] ; mTransmitter:mTransmitter|data_buff[2][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.219      ;
; 0.913 ; mTransmitter:mTransmitter|data_buff[2][3] ; mTransmitter:mTransmitter|data_buff[3][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.219      ;
; 0.914 ; mTransmitter:mTransmitter|data_buff[2][0] ; mTransmitter:mTransmitter|data_buff[3][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.220      ;
; 0.915 ; mTransmitter:mTransmitter|data_buff[1][6] ; mTransmitter:mTransmitter|data_buff[2][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.221      ;
; 0.915 ; mTransmitter:mTransmitter|data_buff[1][5] ; mTransmitter:mTransmitter|data_buff[2][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.221      ;
; 0.915 ; mTransmitter:mTransmitter|data_buff[6][7] ; mTransmitter:mTransmitter|data_buff[7][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.221      ;
; 0.915 ; mTransmitter:mTransmitter|data_buff[2][2] ; mTransmitter:mTransmitter|data_buff[3][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.221      ;
; 0.915 ; mTransmitter:mTransmitter|data_buff[5][3] ; mTransmitter:mTransmitter|data_buff[6][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.221      ;
; 0.916 ; mTransmitter:mTransmitter|data_buff[2][7] ; mTransmitter:mTransmitter|data_buff[3][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.222      ;
; 0.917 ; mTransmitter:mTransmitter|data_buff[0][0] ; mTransmitter:mTransmitter|data_buff[1][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.223      ;
; 0.918 ; mTransmitter:mTransmitter|data_buff[0][4] ; mTransmitter:mTransmitter|data_buff[1][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.224      ;
; 0.918 ; mTransmitter:mTransmitter|data_buff[6][6] ; mTransmitter:mTransmitter|data_buff[7][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.224      ;
; 0.918 ; mTransmitter:mTransmitter|data_buff[1][1] ; mTransmitter:mTransmitter|data_buff[2][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.224      ;
; 0.918 ; mTransmitter:mTransmitter|data_buff[6][3] ; mTransmitter:mTransmitter|data_buff[7][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.224      ;
; 0.919 ; mTransmitter:mTransmitter|data_buff[1][7] ; mTransmitter:mTransmitter|data_buff[2][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.225      ;
; 0.919 ; mTransmitter:mTransmitter|data_buff[3][2] ; mTransmitter:mTransmitter|data_buff[4][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.225      ;
; 0.920 ; mTransmitter:mTransmitter|data_buff[5][7] ; mTransmitter:mTransmitter|data_buff[6][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.226      ;
; 0.920 ; mTransmitter:mTransmitter|data_buff[6][0] ; mTransmitter:mTransmitter|data_buff[7][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.226      ;
; 0.920 ; mTransmitter:mTransmitter|data_buff[6][1] ; mTransmitter:mTransmitter|data_buff[7][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.226      ;
; 0.920 ; mTransmitter:mTransmitter|data_buff[5][2] ; mTransmitter:mTransmitter|data_buff[6][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.226      ;
; 0.922 ; mTransmitter:mTransmitter|data_buff[6][2] ; mTransmitter:mTransmitter|data_buff[7][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.228      ;
; 0.923 ; mTransmitter:mTransmitter|data_buff[0][7] ; mTransmitter:mTransmitter|data_buff[1][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.229      ;
; 0.923 ; mTransmitter:mTransmitter|data_buff[1][2] ; mTransmitter:mTransmitter|data_buff[2][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.229      ;
; 0.970 ; mTransmitter:mTransmitter|data_buff[3][0] ; mTransmitter:mTransmitter|data_buff[4][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.276      ;
; 1.042 ; mTransmitter:mTransmitter|data_buff[3][3] ; mTransmitter:mTransmitter|data_buff[4][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.348      ;
; 1.087 ; AN831:AN831|out_page[1]                   ; mTransmitter:mTransmitter|data_buff[0][1] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.951      ; 2.344      ;
; 1.124 ; mTransmitter:mTransmitter|data_buff[3][7] ; mTransmitter:mTransmitter|data_buff[4][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.430      ;
; 1.135 ; mTransmitter:mTransmitter|data_buff[6][4] ; mTransmitter:mTransmitter|data_buff[7][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.441      ;
; 1.194 ; mTransmitter:mTransmitter|data_buff[5][5] ; mTransmitter:mTransmitter|data_buff[6][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.500      ;
; 1.202 ; mTransmitter:mTransmitter|data_buff[4][5] ; mTransmitter:mTransmitter|data_buff[5][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.508      ;
; 1.204 ; mTransmitter:mTransmitter|data_buff[5][6] ; mTransmitter:mTransmitter|data_buff[6][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.510      ;
; 1.207 ; mTransmitter:mTransmitter|data_buff[2][6] ; mTransmitter:mTransmitter|data_buff[3][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.513      ;
; 1.207 ; mTransmitter:mTransmitter|data_buff[0][1] ; mTransmitter:mTransmitter|data_buff[1][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.513      ;
; 1.209 ; mTransmitter:mTransmitter|data_buff[5][0] ; mTransmitter:mTransmitter|data_buff[6][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.515      ;
; 1.210 ; mTransmitter:mTransmitter|data_buff[4][6] ; mTransmitter:mTransmitter|data_buff[5][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.516      ;
; 1.210 ; mTransmitter:mTransmitter|data_buff[5][1] ; mTransmitter:mTransmitter|data_buff[6][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.516      ;
; 1.212 ; mTransmitter:mTransmitter|data_buff[3][4] ; mTransmitter:mTransmitter|data_buff[4][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.518      ;
; 1.213 ; mTransmitter:mTransmitter|data_buff[4][1] ; mTransmitter:mTransmitter|data_buff[5][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.519      ;
; 1.214 ; mTransmitter:mTransmitter|data_buff[5][4] ; mTransmitter:mTransmitter|data_buff[6][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.520      ;
; 1.217 ; mTransmitter:mTransmitter|data_buff[4][0] ; mTransmitter:mTransmitter|data_buff[5][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.523      ;
; 1.219 ; mTransmitter:mTransmitter|data_buff[2][4] ; mTransmitter:mTransmitter|data_buff[3][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.003      ; 1.528      ;
; 1.220 ; mTransmitter:mTransmitter|data_buff[3][1] ; mTransmitter:mTransmitter|data_buff[4][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.526      ;
+-------+-------------------------------------------+-------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start'                                                                                                                                                                         ;
+-------+---------------------------------------+------------------------------------------------+------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                        ; Launch Clock                                   ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+------------------------------------------------+------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.775 ; mTransmitter:mTransmitter|data_out[5] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[5] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; -0.500       ; 0.294      ; 0.569      ;
; 0.786 ; mTransmitter:mTransmitter|data_out[2] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[2] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; -0.500       ; 0.293      ; 0.579      ;
; 0.847 ; mTransmitter:mTransmitter|data_out[3] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[3] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; -0.500       ; 0.232      ; 0.579      ;
; 0.855 ; mTransmitter:mTransmitter|data_out[1] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[1] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; -0.500       ; 0.225      ; 0.580      ;
; 0.861 ; mTransmitter:mTransmitter|data_out[7] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[7] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; -0.500       ; 0.219      ; 0.580      ;
; 0.862 ; mTransmitter:mTransmitter|data_out[6] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[6] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; -0.500       ; 0.220      ; 0.582      ;
; 0.865 ; mTransmitter:mTransmitter|data_out[0] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[0] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; -0.500       ; 0.213      ; 0.578      ;
; 1.117 ; mTransmitter:mTransmitter|data_out[4] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[4] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; -0.500       ; -0.037     ; 0.580      ;
+-------+---------------------------------------+------------------------------------------------+------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'mTransmitter:mTransmitter|current_state.finish'                                                                                                                                                               ;
+-------+-----------------------------------------------+---------------------------------------+---------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                               ; Launch Clock                          ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+---------------------------------------+---------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.896 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.119      ; 2.015      ;
; 1.311 ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.115      ; 2.426      ;
; 1.405 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.073      ; 2.478      ;
; 1.542 ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.144      ; 2.686      ;
; 1.561 ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.115      ; 2.676      ;
; 1.598 ; mTransmitter:mTransmitter|data_buff[7][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.244      ; 1.842      ;
; 1.622 ; mTransmitter:mTransmitter|data_buff[7][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.227      ; 1.849      ;
; 1.631 ; mTransmitter:mTransmitter|data_buff[7][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.219      ; 1.850      ;
; 1.655 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[2] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.073      ; 2.728      ;
; 1.704 ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.356      ; 3.060      ;
; 1.734 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.331      ; 3.065      ;
; 1.775 ; mTransmitter:mTransmitter|data_buff[3][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.244      ; 2.019      ;
; 1.812 ; mTransmitter:mTransmitter|data_buff[3][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.219      ; 2.031      ;
; 1.916 ; mTransmitter:mTransmitter|data_buff[7][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.494      ; 2.410      ;
; 1.924 ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.098      ; 3.022      ;
; 2.000 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[2] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.089      ; 3.089      ;
; 2.003 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[3] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.069      ; 3.072      ;
; 2.006 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.090      ; 3.096      ;
; 2.008 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.090      ; 3.098      ;
; 2.020 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[0] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.081      ; 3.101      ;
; 2.046 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[3] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.053      ; 3.099      ;
; 2.074 ; mTransmitter:mTransmitter|data_buff[1][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.219      ; 2.293      ;
; 2.118 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.135      ; 3.253      ;
; 2.172 ; mTransmitter:mTransmitter|data_buff[5][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.244      ; 2.416      ;
; 2.223 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[0] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.097      ; 3.320      ;
; 2.233 ; mTransmitter:mTransmitter|data_buff[3][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.227      ; 2.460      ;
; 2.255 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[3] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.069      ; 3.324      ;
; 2.319 ; mTransmitter:mTransmitter|data_buff[6][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.219      ; 2.538      ;
; 2.339 ; mTransmitter:mTransmitter|data_buff[6][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.244      ; 2.583      ;
; 2.350 ; mTransmitter:mTransmitter|data_buff[7][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.234      ; 2.584      ;
; 2.356 ; mTransmitter:mTransmitter|data_buff[7][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.237      ; 2.593      ;
; 2.365 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[0] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.097      ; 3.462      ;
; 2.365 ; mTransmitter:mTransmitter|data_buff[6][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.227      ; 2.592      ;
; 2.374 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[0] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.097      ; 3.471      ;
; 2.427 ; mTransmitter:mTransmitter|data_buff[4][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.244      ; 2.671      ;
; 2.455 ; mTransmitter:mTransmitter|data_buff[4][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.227      ; 2.682      ;
; 2.466 ; mTransmitter:mTransmitter|data_buff[4][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.219      ; 2.685      ;
; 2.469 ; mTransmitter:mTransmitter|data_buff[3][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.241      ; 2.710      ;
; 2.480 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[3] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.069      ; 3.549      ;
; 2.491 ; mTransmitter:mTransmitter|data_buff[5][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.494      ; 2.985      ;
; 2.498 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.106      ; 3.604      ;
; 2.508 ; mTransmitter:mTransmitter|data_buff[7][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.224      ; 2.732      ;
; 2.511 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.106      ; 3.617      ;
; 2.512 ; mTransmitter:mTransmitter|data_buff[1][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.244      ; 2.756      ;
; 2.538 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.347      ; 3.885      ;
; 2.544 ; mTransmitter:mTransmitter|data_buff[1][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.227      ; 2.771      ;
; 2.572 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[2] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.089      ; 3.661      ;
; 2.574 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.089      ; 3.663      ;
; 2.638 ; mTransmitter:mTransmitter|data_buff[5][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.227      ; 2.865      ;
; 2.639 ; mTransmitter:mTransmitter|data_buff[0][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.227      ; 2.866      ;
; 2.643 ; mTransmitter:mTransmitter|data_buff[5][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.219      ; 2.862      ;
; 2.662 ; mTransmitter:mTransmitter|data_buff[2][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.244      ; 2.906      ;
; 2.664 ; mTransmitter:mTransmitter|data_buff[7][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.241      ; 2.905      ;
; 2.666 ; mTransmitter:mTransmitter|data_buff[3][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.224      ; 2.890      ;
; 2.681 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.347      ; 4.028      ;
; 2.712 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.135      ; 3.847      ;
; 2.725 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[2] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.089      ; 3.814      ;
; 2.726 ; mTransmitter:mTransmitter|data_buff[1][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.497      ; 3.223      ;
; 2.814 ; mTransmitter:mTransmitter|data_buff[3][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.237      ; 3.051      ;
; 2.817 ; mTransmitter:mTransmitter|data_buff[2][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.227      ; 3.044      ;
; 2.828 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.135      ; 3.963      ;
; 2.859 ; mTransmitter:mTransmitter|data_buff[2][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.237      ; 3.096      ;
; 2.874 ; mTransmitter:mTransmitter|data_buff[6][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.494      ; 3.368      ;
; 2.910 ; mTransmitter:mTransmitter|data_buff[3][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.234      ; 3.144      ;
; 2.915 ; mTransmitter:mTransmitter|data_buff[1][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.234      ; 3.149      ;
; 2.927 ; mTransmitter:mTransmitter|data_buff[5][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.234      ; 3.161      ;
; 2.948 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.106      ; 4.054      ;
; 2.996 ; mTransmitter:mTransmitter|data_buff[0][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.234      ; 3.230      ;
; 3.014 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.106      ; 4.120      ;
; 3.048 ; mTransmitter:mTransmitter|data_buff[2][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.241      ; 3.289      ;
; 3.071 ; mTransmitter:mTransmitter|data_buff[5][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.224      ; 3.295      ;
; 3.080 ; mTransmitter:mTransmitter|data_buff[0][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.219      ; 3.299      ;
; 3.090 ; mTransmitter:mTransmitter|data_buff[6][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.234      ; 3.324      ;
; 3.092 ; mTransmitter:mTransmitter|data_buff[6][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.237      ; 3.329      ;
; 3.114 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.347      ; 4.461      ;
; 3.125 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.089      ; 4.214      ;
; 3.161 ; mTransmitter:mTransmitter|data_buff[2][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.234      ; 3.395      ;
; 3.172 ; mTransmitter:mTransmitter|data_buff[4][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.494      ; 3.666      ;
; 3.180 ; mTransmitter:mTransmitter|data_buff[4][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.234      ; 3.414      ;
; 3.185 ; mTransmitter:mTransmitter|data_buff[4][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.237      ; 3.422      ;
; 3.186 ; mTransmitter:mTransmitter|data_buff[1][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.237      ; 3.423      ;
; 3.201 ; mTransmitter:mTransmitter|data_buff[1][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.241      ; 3.442      ;
; 3.215 ; mTransmitter:mTransmitter|data_buff[0][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.244      ; 3.459      ;
; 3.228 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.089      ; 4.317      ;
; 3.238 ; mTransmitter:mTransmitter|data_buff[5][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.241      ; 3.479      ;
; 3.239 ; mTransmitter:mTransmitter|data_buff[6][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.224      ; 3.463      ;
; 3.256 ; mTransmitter:mTransmitter|data_buff[2][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.219      ; 3.475      ;
; 3.308 ; mTransmitter:mTransmitter|data_buff[0][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.241      ; 3.549      ;
; 3.308 ; mTransmitter:mTransmitter|data_buff[0][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.237      ; 3.545      ;
; 3.335 ; mTransmitter:mTransmitter|data_buff[4][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.224      ; 3.559      ;
; 3.351 ; mTransmitter:mTransmitter|data_buff[6][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.241      ; 3.592      ;
; 3.351 ; mTransmitter:mTransmitter|data_buff[1][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.224      ; 3.575      ;
; 3.368 ; mTransmitter:mTransmitter|data_buff[5][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.237      ; 3.605      ;
; 3.370 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.106      ; 4.476      ;
; 3.493 ; mTransmitter:mTransmitter|data_buff[4][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.241      ; 3.734      ;
; 3.549 ; mTransmitter:mTransmitter|data_buff[2][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.224      ; 3.773      ;
; 3.656 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.106      ; 4.762      ;
; 3.697 ; mTransmitter:mTransmitter|data_buff[3][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.494      ; 4.191      ;
; 3.726 ; mTransmitter:mTransmitter|data_buff[0][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.497      ; 4.223      ;
; 3.802 ; mTransmitter:mTransmitter|data_buff[0][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.224      ; 4.026      ;
+-------+-----------------------------------------------+---------------------------------------+---------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'iCLK_11MHz'                                                                                                    ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                    ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------+
; -1.941 ; 1.000        ; 2.941          ; Port Rate        ; iCLK_11MHz ; Rise       ; iCLK_11MHz                                                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|current_state.finish            ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|current_state.finish            ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|current_state.idle              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|current_state.idle              ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|current_state.send              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|current_state.send              ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|current_state.start             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|current_state.start             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.finish ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.finish ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.idle   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.idle   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.send   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.send   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[0]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[0]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[10]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[10]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[11]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[11]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[12]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[12]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[13]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[13]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[14]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[14]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[15]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[15]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[16]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[16]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[17]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[17]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[18]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[18]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[19]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[19]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[1]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[1]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[20]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[20]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[21]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[21]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[22]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[22]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[23]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[23]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[24]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[24]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[25]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[25]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[26]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[26]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[27]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[27]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[28]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[28]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[29]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[29]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[2]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[2]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[30]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[30]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[31]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[31]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[3]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[3]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[4]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[4]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[5]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[5]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[6]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[6]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[7]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[7]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[8]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[8]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[9]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[9]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[0]              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[0]              ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[10]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[10]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[11]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[11]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[12]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[12]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[13]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[13]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[14]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[14]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[15]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[15]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[16]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[16]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[17]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[17]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[18]             ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'AUD_BCLK'                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; -1.941 ; 1.000        ; 2.941          ; Port Rate        ; AUD_BCLK ; Rise       ; AUD_BCLK                                                                                                                         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[0]                    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[0]                    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]                    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]                    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]                    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]                    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]                    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]                    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]                    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]                    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]                    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]                    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]                    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]                    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]                    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]                    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[13] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[13] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[14] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[14] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[15] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[15] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[16] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[16] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[17] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[17] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[18] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[18] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[19] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[19] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[23] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[23] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[0]                 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[0]                 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[10]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[10]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[11]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[11]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[12]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[12]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[13]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[13]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[14]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[14]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[15]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[15]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[16]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[16]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[17]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[17]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[18]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[18]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[19]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[19]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[1]                 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[1]                 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[20]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[20]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[21]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[21]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[22]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[22]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[23]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[23]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[24]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[24]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[25]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[25]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[26]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[26]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[27]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[27]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[28]                ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'AN831:AN831|out_page_sample_available'                                                                                    ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------+
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][0] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][0] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][1] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][1] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][2] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][2] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][3] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][3] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][4] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][4] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][5] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][5] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][6] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][6] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][7] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][7] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][0] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][0] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][1] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][1] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][2] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][2] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][3] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][3] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][4] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][4] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][5] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][5] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][6] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][6] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][7] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][7] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][0] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][0] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][1] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][1] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][2] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][2] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][3] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][3] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][4] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][4] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][5] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][5] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][6] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][6] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][7] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][7] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][0] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][0] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][1] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][1] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][2] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][2] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][3] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][3] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][4] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][4] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][5] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][5] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][6] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][6] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][7] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][7] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][0] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][0] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][1] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][1] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][2] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][2] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][3] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][3] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][4] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][4] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][5] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][5] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][6] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][6] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][7] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][7] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][0] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][0] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][1] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][1] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][2] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][2] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][3] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][3] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][4] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][4] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][5] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][5] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][6] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][6] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][7] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][7] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[6][0] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[6][0] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[6][1] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[6][1] ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int'                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                        ; Clock Edge ; Target                                                                                                                 ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[1]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[1]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[2]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[2]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[3]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[3]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[4]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[4]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[0]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[0]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[1]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[1]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[2]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[2]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[3]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[3]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[6]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[6]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[1]           ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[1]           ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[2]           ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[2]           ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[3]           ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[3]           ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[4]           ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[4]           ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[5]           ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[5]           ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[6]           ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[6]           ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[1]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[1]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[2]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[2]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[3]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[3]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[4]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[4]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[5]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[5]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[6]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[6]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[7]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[7]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[0]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[0]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[5]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[5]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[6]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[6]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[7]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[7]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~en              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~en              ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~reg0            ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~reg0            ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_address        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_address        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte1          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte1          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte2          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte2          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle               ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle               ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_address       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_address       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte2         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte2         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_write_bit     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_write_bit     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.start_signal       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.start_signal       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.stop_signal        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.stop_signal        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|trans_clk_enabled_int    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|trans_clk_enabled_int    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.idle                                                            ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.idle                                                            ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'mTransmitter:mTransmitter|current_state.finish'                                                                                            ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                             ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[0]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[0]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[1]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[1]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[2]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[2]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[3]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[3]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[4]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[4]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[5]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[5]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[6]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[6]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[7]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[7]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|current_state.finish|regout           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|current_state.finish|regout           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|current_state.finish~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|current_state.finish~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|current_state.finish~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|current_state.finish~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[0]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[0]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[1]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[1]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[2]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[2]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[3]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[3]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[4]|datab                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[4]|datab                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[5]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[5]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[6]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[6]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[7]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[7]|datac                     ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start'                                                                                                 ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                  ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[0]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[0]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[1]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[1]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[2]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[2]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[3]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[3]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[4]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[4]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[5]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[5]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[6]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[6]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[7]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[7]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|TX_current_stat.start|regout           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|TX_current_stat.start|regout           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|TX_current_stat.start~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|TX_current_stat.start~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|TX_current_stat.start~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|TX_current_stat.start~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[0]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[0]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[1]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[1]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[2]|dataa                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[2]|dataa                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[3]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[3]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[4]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[4]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[5]|dataa                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[5]|dataa                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[6]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[6]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[7]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[7]|datab                      ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'iCLK_100'                                                                                ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                 ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------+
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[0]             ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[0]             ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[10]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[10]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[11]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[11]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[12]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[12]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[13]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[13]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[14]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[14]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[15]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[15]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[16]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[16]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[17]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[17]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[18]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[18]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[19]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[19]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[1]             ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[1]             ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[20]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[20]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[21]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[21]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[22]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[22]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[23]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[23]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[24]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[24]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[25]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[25]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[26]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[26]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[27]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[27]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[28]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[28]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[29]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[29]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[2]             ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[2]             ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[30]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[30]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[31]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[31]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[3]             ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[3]             ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[4]             ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[4]             ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[5]             ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[5]             ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[6]             ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[6]             ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[7]             ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[7]             ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[8]             ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[8]             ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[9]             ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[9]             ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[0]                ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[0]                ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[1]                ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[1]                ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[2]                ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[2]                ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[3]                ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[3]                ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[4]                ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[4]                ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[5]                ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[5]                ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[6]                ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[6]                ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[7]                ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[7]                ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page_sample_available  ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page_sample_available  ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|state.available            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|state.available            ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831|c0|altpll_component|pll|clk[0]   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831|c0|altpll_component|pll|clk[0]   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831|c0|altpll_component|pll|inclk[0] ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831|c0|altpll_component|pll|inclk[0] ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831|count_value[0]|clk               ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831|count_value[0]|clk               ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831|count_value[10]|clk              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831|count_value[10]|clk              ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831|count_value[11]|clk              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831|count_value[11]|clk              ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831|count_value[12]|clk              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831|count_value[12]|clk              ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831|count_value[13]|clk              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831|count_value[13]|clk              ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831|count_value[14]|clk              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831|count_value[14]|clk              ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'AN831|c0|altpll_component|pll|clk[0]'                                                                                                                                                      ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                                                                                       ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[0]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[0]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[10]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[10]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[11]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[11]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[12]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[12]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[13]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[13]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[14]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[14]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[15]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[15]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[16]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[16]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[17]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[17]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[18]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[18]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[19]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[19]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[1]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[1]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[20]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[20]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[21]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[21]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[22]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[22]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[23]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[23]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[24]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[24]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[25]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[25]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[26]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[26]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[27]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[27]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[28]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[28]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[29]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[29]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[2]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[2]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[30]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[30]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[31]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[31]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[3]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[3]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[4]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[4]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[5]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[5]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[6]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[6]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[7]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[7]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[8]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[8]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[9]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[9]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[0]       ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[0]       ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[10]      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[10]      ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[11]      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[11]      ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[12]      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[12]      ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[13]      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[13]      ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[14]      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[14]      ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[15]      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[15]      ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[16]      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[16]      ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[17]      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[17]      ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[18]      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[18]      ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[19]      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[19]      ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[1]       ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[1]       ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[20]      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[20]      ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[21]      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[21]      ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[22]      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[22]      ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[23]      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[23]      ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[24]      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[24]      ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; AUD_ADCLRCK ; AUD_BCLK   ; 0.220  ; 0.220  ; Rise       ; AUD_BCLK        ;
; iAUD_ADCDAT ; AUD_BCLK   ; -0.271 ; -0.271 ; Rise       ; AUD_BCLK        ;
+-------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; AUD_ADCLRCK ; AUD_BCLK   ; 0.046 ; 0.046 ; Rise       ; AUD_BCLK        ;
; iAUD_ADCDAT ; AUD_BCLK   ; 0.537 ; 0.537 ; Rise       ; AUD_BCLK        ;
+-------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                  ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+
; oI2C_SCLK ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 9.790  ; 9.790  ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; I2C_SDAT  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 8.949  ; 8.949  ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; oI2C_SCLK ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;        ; 9.214  ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; tx_out    ; iCLK_11MHz                                                                                                   ; 14.739 ; 14.739 ; Rise       ; iCLK_11MHz                                                                                                   ;
; tx_out    ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ; 16.261 ; 16.261 ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                          ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+
; oI2C_SCLK ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 9.214  ; 9.790  ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; I2C_SDAT  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 8.949  ; 8.949  ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; oI2C_SCLK ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;        ; 9.214  ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; tx_out    ; iCLK_11MHz                                                                                                   ; 10.379 ; 10.379 ; Rise       ; iCLK_11MHz                                                                                                   ;
; tx_out    ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ; 15.343 ; 15.343 ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                                                                                                                                                 ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+------+------------+--------------------------------------------------------------------------------------------------------------+
; I2C_SDAT  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 8.503 ;      ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+------+------------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                                                                                                                                                         ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+------+------------+--------------------------------------------------------------------------------------------------------------+
; I2C_SDAT  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 8.503 ;      ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+------+------------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                                                                                                                                                         ;
+-----------+--------------------------------------------------------------------------------------------------------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------------------------+
; I2C_SDAT  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 8.503     ;           ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
+-----------+--------------------------------------------------------------------------------------------------------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                                                                                                                                                 ;
+-----------+--------------------------------------------------------------------------------------------------------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------------------------+
; I2C_SDAT  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 8.503     ;           ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
+-----------+--------------------------------------------------------------------------------------------------------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+
; iCLK_100                                                                                                     ; -1.431 ; -10.878       ;
; mTransmitter:mTransmitter|current_state.finish                                                               ; -1.362 ; -6.558        ;
; iCLK_11MHz                                                                                                   ; -1.066 ; -107.786      ;
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; -0.650 ; -23.332       ;
; AUD_BCLK                                                                                                     ; -0.448 ; -28.097       ;
; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ; -0.259 ; -1.476        ;
; AN831:AN831|out_page_sample_available                                                                        ; 0.429  ; 0.000         ;
; AN831|c0|altpll_component|pll|clk[0]                                                                         ; 0.473  ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+
; iCLK_11MHz                                                                                                   ; -1.438 ; -89.265       ;
; iCLK_100                                                                                                     ; -1.280 ; -1.280        ;
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; -0.862 ; -1.592        ;
; AN831|c0|altpll_component|pll|clk[0]                                                                         ; -0.093 ; -0.093        ;
; AUD_BCLK                                                                                                     ; 0.215  ; 0.000         ;
; AN831:AN831|out_page_sample_available                                                                        ; 0.243  ; 0.000         ;
; mTransmitter:mTransmitter|current_state.finish                                                               ; 0.521  ; 0.000         ;
; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ; 0.566  ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                                                                ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+
; iCLK_11MHz                                                                                                   ; -1.380 ; -112.380      ;
; AUD_BCLK                                                                                                     ; -1.380 ; -78.380       ;
; AN831:AN831|out_page_sample_available                                                                        ; -0.500 ; -64.000       ;
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; -0.500 ; -62.000       ;
; mTransmitter:mTransmitter|current_state.finish                                                               ; 0.500  ; 0.000         ;
; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ; 0.500  ; 0.000         ;
; iCLK_100                                                                                                     ; 4.000  ; 0.000         ;
; AN831|c0|altpll_component|pll|clk[0]                                                                         ; 9.000  ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'iCLK_100'                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; -1.431 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ; AN831:AN831|out_page[2] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 2.448      ;
; -1.428 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ; AN831:AN831|out_page[6] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 2.445      ;
; -1.421 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ; AN831:AN831|out_page[2] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 2.438      ;
; -1.418 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ; AN831:AN831|out_page[6] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 2.435      ;
; -1.389 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ; AN831:AN831|out_page[1] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 2.406      ;
; -1.379 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ; AN831:AN831|out_page[1] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 2.396      ;
; -1.365 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ; AN831:AN831|out_page[3] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 2.382      ;
; -1.355 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ; AN831:AN831|out_page[3] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 2.372      ;
; -1.343 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ; AN831:AN831|out_page[2] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 2.360      ;
; -1.340 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ; AN831:AN831|out_page[6] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 2.357      ;
; -1.335 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ; AN831:AN831|out_page[4] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 2.352      ;
; -1.334 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ; AN831:AN831|out_page[5] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 2.351      ;
; -1.333 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ; AN831:AN831|out_page[0] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 2.350      ;
; -1.325 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ; AN831:AN831|out_page[4] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 2.342      ;
; -1.324 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ; AN831:AN831|out_page[5] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 2.341      ;
; -1.323 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ; AN831:AN831|out_page[0] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 2.340      ;
; -1.301 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ; AN831:AN831|out_page[1] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 2.318      ;
; -1.299 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ; AN831:AN831|out_page[2] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 2.316      ;
; -1.296 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ; AN831:AN831|out_page[6] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 2.313      ;
; -1.277 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ; AN831:AN831|out_page[3] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 2.294      ;
; -1.273 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ; AN831:AN831|out_page[2] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 2.290      ;
; -1.270 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ; AN831:AN831|out_page[6] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 2.287      ;
; -1.263 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ; AN831:AN831|out_page[7] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 2.280      ;
; -1.257 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ; AN831:AN831|out_page[1] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 2.274      ;
; -1.253 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ; AN831:AN831|out_page[7] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 2.270      ;
; -1.247 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ; AN831:AN831|out_page[4] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 2.264      ;
; -1.246 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ; AN831:AN831|out_page[5] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 2.263      ;
; -1.245 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ; AN831:AN831|out_page[0] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 2.262      ;
; -1.233 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ; AN831:AN831|out_page[3] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 2.250      ;
; -1.231 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ; AN831:AN831|out_page[1] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 2.248      ;
; -1.230 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ; AN831:AN831|out_page[2] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 2.247      ;
; -1.227 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ; AN831:AN831|out_page[6] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 2.244      ;
; -1.207 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ; AN831:AN831|out_page[3] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 2.224      ;
; -1.204 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ; AN831:AN831|out_page[2] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 2.221      ;
; -1.203 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ; AN831:AN831|out_page[4] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 2.220      ;
; -1.202 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ; AN831:AN831|out_page[5] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 2.219      ;
; -1.201 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ; AN831:AN831|out_page[6] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 2.218      ;
; -1.201 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ; AN831:AN831|out_page[0] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 2.218      ;
; -1.188 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ; AN831:AN831|out_page[1] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 2.205      ;
; -1.177 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ; AN831:AN831|out_page[4] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 2.194      ;
; -1.176 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ; AN831:AN831|out_page[5] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 2.193      ;
; -1.175 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ; AN831:AN831|out_page[0] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 2.192      ;
; -1.175 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ; AN831:AN831|out_page[7] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 2.192      ;
; -1.164 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ; AN831:AN831|out_page[3] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 2.181      ;
; -1.162 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ; AN831:AN831|out_page[1] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 2.179      ;
; -1.158 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[23] ; AN831:AN831|out_page[6] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 2.175      ;
; -1.155 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ; AN831:AN831|out_page[2] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 2.172      ;
; -1.152 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ; AN831:AN831|out_page[6] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 2.169      ;
; -1.138 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ; AN831:AN831|out_page[3] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 2.155      ;
; -1.135 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ; AN831:AN831|out_page[2] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 2.152      ;
; -1.134 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ; AN831:AN831|out_page[4] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 2.151      ;
; -1.133 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ; AN831:AN831|out_page[5] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 2.150      ;
; -1.132 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ; AN831:AN831|out_page[6] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 2.149      ;
; -1.132 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ; AN831:AN831|out_page[0] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 2.149      ;
; -1.131 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[23] ; AN831:AN831|out_page[1] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 2.148      ;
; -1.131 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ; AN831:AN831|out_page[7] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 2.148      ;
; -1.113 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ; AN831:AN831|out_page[1] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 2.130      ;
; -1.108 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ; AN831:AN831|out_page[4] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 2.125      ;
; -1.107 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ; AN831:AN831|out_page[5] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 2.124      ;
; -1.106 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ; AN831:AN831|out_page[0] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 2.123      ;
; -1.105 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ; AN831:AN831|out_page[7] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 2.122      ;
; -1.093 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ; AN831:AN831|out_page[2] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 2.110      ;
; -1.093 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ; AN831:AN831|out_page[1] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 2.110      ;
; -1.090 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ; AN831:AN831|out_page[6] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 2.107      ;
; -1.089 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ; AN831:AN831|out_page[3] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 2.106      ;
; -1.069 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ; AN831:AN831|out_page[3] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 2.086      ;
; -1.062 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ; AN831:AN831|out_page[7] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 2.079      ;
; -1.059 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ; AN831:AN831|out_page[4] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 2.076      ;
; -1.058 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ; AN831:AN831|out_page[5] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 2.075      ;
; -1.057 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ; AN831:AN831|out_page[0] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 2.074      ;
; -1.055 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[23] ; AN831:AN831|out_page[2] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 2.072      ;
; -1.051 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ; AN831:AN831|out_page[1] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 2.068      ;
; -1.039 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ; AN831:AN831|out_page[4] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 2.056      ;
; -1.038 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ; AN831:AN831|out_page[5] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 2.055      ;
; -1.037 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ; AN831:AN831|out_page[0] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 2.054      ;
; -1.036 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ; AN831:AN831|out_page[7] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 2.053      ;
; -1.028 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[23] ; AN831:AN831|out_page[3] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 2.045      ;
; -1.027 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ; AN831:AN831|out_page[3] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 2.044      ;
; -1.008 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ; AN831:AN831|out_page[2] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.002     ; 2.038      ;
; -1.005 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ; AN831:AN831|out_page[6] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.002     ; 2.035      ;
; -0.997 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ; AN831:AN831|out_page[4] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 2.014      ;
; -0.996 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ; AN831:AN831|out_page[5] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 2.013      ;
; -0.995 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ; AN831:AN831|out_page[0] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 2.012      ;
; -0.993 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[23] ; AN831:AN831|out_page[7] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 2.010      ;
; -0.987 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ; AN831:AN831|out_page[7] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 2.004      ;
; -0.975 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[23] ; AN831:AN831|out_page[4] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 1.992      ;
; -0.967 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ; AN831:AN831|out_page[7] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 1.984      ;
; -0.966 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ; AN831:AN831|out_page[1] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.002     ; 1.996      ;
; -0.958 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ; AN831:AN831|out_page[2] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.002     ; 1.988      ;
; -0.955 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ; AN831:AN831|out_page[6] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.002     ; 1.985      ;
; -0.953 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[14] ; AN831:AN831|out_page[2] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.002     ; 1.983      ;
; -0.950 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[14] ; AN831:AN831|out_page[6] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.002     ; 1.980      ;
; -0.943 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ; AN831:AN831|out_page[2] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.002     ; 1.973      ;
; -0.943 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[23] ; AN831:AN831|out_page[5] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 1.960      ;
; -0.942 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ; AN831:AN831|out_page[3] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.002     ; 1.972      ;
; -0.940 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ; AN831:AN831|out_page[6] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.002     ; 1.970      ;
; -0.925 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ; AN831:AN831|out_page[7] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.015     ; 1.942      ;
; -0.916 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ; AN831:AN831|out_page[1] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.002     ; 1.946      ;
; -0.912 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ; AN831:AN831|out_page[4] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.002     ; 1.942      ;
; -0.911 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ; AN831:AN831|out_page[5] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; -0.002     ; 1.941      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'mTransmitter:mTransmitter|current_state.finish'                                                                                                                                                               ;
+--------+-----------------------------------------------+---------------------------------------+---------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                               ; Launch Clock                          ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+---------------------------------------+---------------------------------------+------------------------------------------------+--------------+------------+------------+
; -1.362 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.185      ; 1.615      ;
; -1.261 ; mTransmitter:mTransmitter|data_buff[2][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.039      ; 1.368      ;
; -1.245 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.185      ; 1.498      ;
; -1.194 ; mTransmitter:mTransmitter|data_buff[0][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.039      ; 1.301      ;
; -1.173 ; mTransmitter:mTransmitter|data_buff[3][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.036      ; 1.277      ;
; -1.044 ; mTransmitter:mTransmitter|data_buff[4][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.036      ; 1.148      ;
; -1.032 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.185      ; 1.285      ;
; -0.962 ; mTransmitter:mTransmitter|data_buff[6][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.036      ; 1.066      ;
; -0.945 ; mTransmitter:mTransmitter|data_buff[1][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.039      ; 1.052      ;
; -0.943 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.170      ; 1.181      ;
; -0.891 ; mTransmitter:mTransmitter|data_buff[5][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.036      ; 0.995      ;
; -0.889 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.116      ; 1.617      ;
; -0.880 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.116      ; 1.608      ;
; -0.820 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.126      ; 1.542      ;
; -0.811 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.126      ; 1.533      ;
; -0.796 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[3] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.099      ; 1.491      ;
; -0.729 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[3] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.099      ; 1.424      ;
; -0.723 ; mTransmitter:mTransmitter|data_buff[7][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.036      ; 0.827      ;
; -0.707 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.127      ; 1.442      ;
; -0.707 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.127      ; 1.442      ;
; -0.701 ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.194      ; 0.963      ;
; -0.671 ; mTransmitter:mTransmitter|data_buff[0][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.045     ; 1.238      ;
; -0.669 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.157      ; 1.432      ;
; -0.666 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[0] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.116      ; 1.378      ;
; -0.665 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.157      ; 1.428      ;
; -0.654 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[0] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.116      ; 1.366      ;
; -0.649 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[2] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.116      ; 1.373      ;
; -0.641 ; mTransmitter:mTransmitter|data_buff[2][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.045     ; 1.208      ;
; -0.599 ; mTransmitter:mTransmitter|data_buff[4][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.035     ; 1.160      ;
; -0.572 ; mTransmitter:mTransmitter|data_buff[5][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.035     ; 1.133      ;
; -0.561 ; mTransmitter:mTransmitter|data_buff[5][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.037     ; 1.132      ;
; -0.558 ; mTransmitter:mTransmitter|data_buff[6][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.035     ; 1.119      ;
; -0.551 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[2] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.116      ; 1.275      ;
; -0.550 ; mTransmitter:mTransmitter|data_buff[2][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.047     ; 1.099      ;
; -0.547 ; mTransmitter:mTransmitter|data_buff[0][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.035     ; 1.108      ;
; -0.543 ; mTransmitter:mTransmitter|data_buff[4][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.045     ; 1.110      ;
; -0.541 ; mTransmitter:mTransmitter|data_buff[1][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.045     ; 1.108      ;
; -0.534 ; mTransmitter:mTransmitter|data_buff[0][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.037     ; 1.105      ;
; -0.513 ; mTransmitter:mTransmitter|data_buff[2][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.035     ; 1.074      ;
; -0.512 ; mTransmitter:mTransmitter|data_buff[0][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.033     ; 1.075      ;
; -0.508 ; mTransmitter:mTransmitter|data_buff[5][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.045     ; 1.075      ;
; -0.506 ; mTransmitter:mTransmitter|data_buff[6][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.045     ; 1.073      ;
; -0.506 ; mTransmitter:mTransmitter|data_buff[1][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.037     ; 1.077      ;
; -0.504 ; mTransmitter:mTransmitter|data_buff[4][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.038     ; 1.072      ;
; -0.504 ; mTransmitter:mTransmitter|data_buff[4][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.037     ; 1.075      ;
; -0.504 ; mTransmitter:mTransmitter|data_buff[1][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.035     ; 1.065      ;
; -0.497 ; mTransmitter:mTransmitter|data_buff[0][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.047     ; 1.046      ;
; -0.496 ; mTransmitter:mTransmitter|data_buff[2][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.038     ; 1.064      ;
; -0.483 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.111      ; 1.190      ;
; -0.476 ; mTransmitter:mTransmitter|data_buff[5][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.038     ; 1.044      ;
; -0.474 ; mTransmitter:mTransmitter|data_buff[6][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.038     ; 1.042      ;
; -0.471 ; mTransmitter:mTransmitter|data_buff[6][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.037     ; 1.042      ;
; -0.460 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.112      ; 1.180      ;
; -0.449 ; mTransmitter:mTransmitter|data_buff[0][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.038     ; 1.017      ;
; -0.442 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.116      ; 1.170      ;
; -0.425 ; mTransmitter:mTransmitter|data_buff[3][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.038     ; 0.993      ;
; -0.424 ; mTransmitter:mTransmitter|data_buff[1][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.038     ; 0.992      ;
; -0.420 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.126      ; 1.142      ;
; -0.407 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[0] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.116      ; 1.119      ;
; -0.406 ; mTransmitter:mTransmitter|data_buff[3][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.037     ; 0.977      ;
; -0.405 ; mTransmitter:mTransmitter|data_buff[2][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.042     ; 0.971      ;
; -0.405 ; mTransmitter:mTransmitter|data_buff[2][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.037     ; 0.976      ;
; -0.404 ; mTransmitter:mTransmitter|data_buff[7][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.035     ; 0.965      ;
; -0.402 ; mTransmitter:mTransmitter|data_buff[2][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.033     ; 0.965      ;
; -0.400 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.127      ; 1.135      ;
; -0.389 ; mTransmitter:mTransmitter|data_buff[3][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.045     ; 0.956      ;
; -0.367 ; mTransmitter:mTransmitter|data_buff[5][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.047     ; 0.916      ;
; -0.362 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.101      ; 1.075      ;
; -0.351 ; mTransmitter:mTransmitter|data_buff[5][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.042     ; 0.917      ;
; -0.351 ; mTransmitter:mTransmitter|data_buff[0][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.042     ; 0.917      ;
; -0.346 ; mTransmitter:mTransmitter|data_buff[7][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.045     ; 0.913      ;
; -0.343 ; mTransmitter:mTransmitter|data_buff[3][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.035     ; 0.904      ;
; -0.336 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[3] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.084      ; 1.016      ;
; -0.318 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[0] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.101      ; 1.015      ;
; -0.317 ; mTransmitter:mTransmitter|data_buff[1][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.042     ; 0.883      ;
; -0.315 ; mTransmitter:mTransmitter|data_buff[4][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.047     ; 0.864      ;
; -0.313 ; mTransmitter:mTransmitter|data_buff[1][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.033     ; 0.876      ;
; -0.308 ; mTransmitter:mTransmitter|data_buff[7][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.037     ; 0.879      ;
; -0.306 ; mTransmitter:mTransmitter|data_buff[7][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.038     ; 0.874      ;
; -0.302 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[3] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.099      ; 0.997      ;
; -0.295 ; mTransmitter:mTransmitter|data_buff[4][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.042     ; 0.861      ;
; -0.293 ; mTransmitter:mTransmitter|data_buff[4][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.033     ; 0.856      ;
; -0.279 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[2] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.116      ; 1.003      ;
; -0.278 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.142      ; 1.026      ;
; -0.276 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.157      ; 1.039      ;
; -0.268 ; mTransmitter:mTransmitter|data_buff[6][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.047     ; 0.817      ;
; -0.265 ; mTransmitter:mTransmitter|data_buff[6][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.033     ; 0.828      ;
; -0.265 ; mTransmitter:mTransmitter|data_buff[5][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.033     ; 0.828      ;
; -0.264 ; mTransmitter:mTransmitter|data_buff[6][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.042     ; 0.830      ;
; -0.232 ; mTransmitter:mTransmitter|data_buff[3][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.042     ; 0.798      ;
; -0.216 ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.125      ; 0.953      ;
; -0.202 ; mTransmitter:mTransmitter|data_buff[1][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.047     ; 0.751      ;
; -0.199 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[2] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.101      ; 0.908      ;
; -0.168 ; mTransmitter:mTransmitter|data_buff[3][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.047     ; 0.717      ;
; -0.148 ; mTransmitter:mTransmitter|data_buff[3][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.033     ; 0.711      ;
; -0.119 ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.136      ; 0.863      ;
; -0.113 ; mTransmitter:mTransmitter|data_buff[7][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.047     ; 0.662      ;
; -0.099 ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.166      ; 0.871      ;
; -0.097 ; mTransmitter:mTransmitter|data_buff[7][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.033     ; 0.660      ;
; -0.096 ; mTransmitter:mTransmitter|data_buff[7][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.042     ; 0.662      ;
+--------+-----------------------------------------------+---------------------------------------+---------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'iCLK_11MHz'                                                                                                                                                    ;
+--------+----------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.066 ; mTransmitter:mTransmitter|ticker[6]          ; mTransmitter:mTransmitter|y_counter[1]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.006      ; 2.104      ;
; -1.066 ; mTransmitter:mTransmitter|ticker[6]          ; mTransmitter:mTransmitter|y_counter[2]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.006      ; 2.104      ;
; -1.055 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[16] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.021      ; 2.108      ;
; -1.055 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[17] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.021      ; 2.108      ;
; -1.055 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[18] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.021      ; 2.108      ;
; -1.055 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[19] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.021      ; 2.108      ;
; -1.055 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[20] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.021      ; 2.108      ;
; -1.055 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[21] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.021      ; 2.108      ;
; -1.055 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[22] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.021      ; 2.108      ;
; -1.055 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[23] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.021      ; 2.108      ;
; -1.055 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[24] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.021      ; 2.108      ;
; -1.055 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[25] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.021      ; 2.108      ;
; -1.055 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[26] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.021      ; 2.108      ;
; -1.055 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[27] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.021      ; 2.108      ;
; -1.055 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[28] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.021      ; 2.108      ;
; -1.055 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[29] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.021      ; 2.108      ;
; -1.055 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[30] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.021      ; 2.108      ;
; -1.055 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[31] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.021      ; 2.108      ;
; -1.054 ; mTransmitter:mTransmitter|ticker[6]          ; mTransmitter:mTransmitter|current_state.start       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.003     ; 2.083      ;
; -1.050 ; mTransmitter:mTransmitter|ticker[18]         ; mTransmitter:mTransmitter|y_counter[1]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.003     ; 2.079      ;
; -1.050 ; mTransmitter:mTransmitter|ticker[18]         ; mTransmitter:mTransmitter|y_counter[2]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.003     ; 2.079      ;
; -1.038 ; mTransmitter:mTransmitter|ticker[18]         ; mTransmitter:mTransmitter|current_state.start       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.012     ; 2.058      ;
; -1.036 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[1]  ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.015      ; 2.083      ;
; -1.036 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[2]  ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.015      ; 2.083      ;
; -1.036 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[3]  ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.015      ; 2.083      ;
; -1.036 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[4]  ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.015      ; 2.083      ;
; -1.036 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[5]  ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.015      ; 2.083      ;
; -1.036 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[6]  ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.015      ; 2.083      ;
; -1.036 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[7]  ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.015      ; 2.083      ;
; -1.036 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[8]  ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.015      ; 2.083      ;
; -1.036 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[9]  ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.015      ; 2.083      ;
; -1.036 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[10] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.015      ; 2.083      ;
; -1.036 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[11] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.015      ; 2.083      ;
; -1.036 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[12] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.015      ; 2.083      ;
; -1.036 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[13] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.015      ; 2.083      ;
; -1.036 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[14] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.015      ; 2.083      ;
; -1.036 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[15] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.015      ; 2.083      ;
; -1.036 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[0]  ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.015      ; 2.083      ;
; -1.029 ; mTransmitter:mTransmitter|ticker[5]          ; mTransmitter:mTransmitter|y_counter[1]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.006      ; 2.067      ;
; -1.029 ; mTransmitter:mTransmitter|ticker[5]          ; mTransmitter:mTransmitter|y_counter[2]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.006      ; 2.067      ;
; -1.025 ; mTransmitter:mTransmitter|ticker[6]          ; mTransmitter:mTransmitter|current_state.send        ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.021      ; 2.078      ;
; -1.025 ; mTransmitter:mTransmitter|ticker[6]          ; mTransmitter:mTransmitter|x_counter[2]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.021      ; 2.078      ;
; -1.025 ; mTransmitter:mTransmitter|ticker[6]          ; mTransmitter:mTransmitter|current_state.finish      ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.021      ; 2.078      ;
; -1.023 ; mTransmitter:mTransmitter|ticker[6]          ; mTransmitter:mTransmitter|x_counter[0]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.024      ; 2.079      ;
; -1.023 ; mTransmitter:mTransmitter|ticker[6]          ; mTransmitter:mTransmitter|x_counter[1]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.024      ; 2.079      ;
; -1.022 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|ticker[0]        ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.000      ; 2.054      ;
; -1.022 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|ticker[1]        ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.000      ; 2.054      ;
; -1.022 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|ticker[2]        ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.000      ; 2.054      ;
; -1.022 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|ticker[3]        ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.000      ; 2.054      ;
; -1.022 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|ticker[4]        ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.000      ; 2.054      ;
; -1.022 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|ticker[5]        ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.000      ; 2.054      ;
; -1.022 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|ticker[6]        ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.000      ; 2.054      ;
; -1.022 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|ticker[7]        ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.000      ; 2.054      ;
; -1.022 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|ticker[8]        ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.000      ; 2.054      ;
; -1.022 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|ticker[9]        ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.000      ; 2.054      ;
; -1.022 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|ticker[10]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.000      ; 2.054      ;
; -1.022 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|ticker[11]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.000      ; 2.054      ;
; -1.022 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|ticker[12]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.000      ; 2.054      ;
; -1.022 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|ticker[13]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.000      ; 2.054      ;
; -1.022 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|ticker[14]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.000      ; 2.054      ;
; -1.022 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|ticker[15]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.000      ; 2.054      ;
; -1.021 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[16] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.021      ; 2.074      ;
; -1.021 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[17] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.021      ; 2.074      ;
; -1.021 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[18] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.021      ; 2.074      ;
; -1.021 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[19] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.021      ; 2.074      ;
; -1.021 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[20] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.021      ; 2.074      ;
; -1.021 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[21] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.021      ; 2.074      ;
; -1.021 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[22] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.021      ; 2.074      ;
; -1.021 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[23] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.021      ; 2.074      ;
; -1.021 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[24] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.021      ; 2.074      ;
; -1.021 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[25] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.021      ; 2.074      ;
; -1.021 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[26] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.021      ; 2.074      ;
; -1.021 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[27] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.021      ; 2.074      ;
; -1.021 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[28] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.021      ; 2.074      ;
; -1.021 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[29] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.021      ; 2.074      ;
; -1.021 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[30] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.021      ; 2.074      ;
; -1.021 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[31] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.021      ; 2.074      ;
; -1.017 ; mTransmitter:mTransmitter|ticker[5]          ; mTransmitter:mTransmitter|current_state.start       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.003     ; 2.046      ;
; -1.009 ; mTransmitter:mTransmitter|ticker[18]         ; mTransmitter:mTransmitter|current_state.send        ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.012      ; 2.053      ;
; -1.009 ; mTransmitter:mTransmitter|ticker[18]         ; mTransmitter:mTransmitter|x_counter[2]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.012      ; 2.053      ;
; -1.009 ; mTransmitter:mTransmitter|ticker[18]         ; mTransmitter:mTransmitter|current_state.finish      ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.012      ; 2.053      ;
; -1.007 ; mTransmitter:mTransmitter|ticker[18]         ; mTransmitter:mTransmitter|x_counter[0]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.015      ; 2.054      ;
; -1.007 ; mTransmitter:mTransmitter|ticker[18]         ; mTransmitter:mTransmitter|x_counter[1]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.015      ; 2.054      ;
; -1.002 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[1]  ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.015      ; 2.049      ;
; -1.002 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[2]  ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.015      ; 2.049      ;
; -1.002 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[3]  ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.015      ; 2.049      ;
; -1.002 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[4]  ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.015      ; 2.049      ;
; -1.002 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[5]  ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.015      ; 2.049      ;
; -1.002 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[6]  ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.015      ; 2.049      ;
; -1.002 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[7]  ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.015      ; 2.049      ;
; -1.002 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[8]  ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.015      ; 2.049      ;
; -1.002 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[9]  ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.015      ; 2.049      ;
; -1.002 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[10] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.015      ; 2.049      ;
; -1.002 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[11] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.015      ; 2.049      ;
; -1.002 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[12] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.015      ; 2.049      ;
; -1.002 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[13] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.015      ; 2.049      ;
; -1.002 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[14] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.015      ; 2.049      ;
; -1.002 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[15] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.015      ; 2.049      ;
; -1.002 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[0]  ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.015      ; 2.049      ;
; -0.995 ; mTransmitter:mTransmitter|mTXD:txd|ticker[7] ; mTransmitter:mTransmitter|mTXD:txd|ticker[16]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.009      ; 2.036      ;
+--------+----------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int'                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                              ; To Node                                                                                                      ; Launch Clock                                                                                                 ; Latch Clock                                                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.650 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.004     ; 1.178      ;
; -0.650 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.004     ; 1.178      ;
; -0.650 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.004     ; 1.178      ;
; -0.650 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.004     ; 1.178      ;
; -0.650 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[5]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.004     ; 1.178      ;
; -0.650 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[6]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.004     ; 1.178      ;
; -0.597 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[1]                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.004     ; 1.125      ;
; -0.585 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.001      ; 1.118      ;
; -0.585 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.001      ; 1.118      ;
; -0.585 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.001      ; 1.118      ;
; -0.585 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.001      ; 1.118      ;
; -0.585 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.001      ; 1.118      ;
; -0.585 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.001      ; 1.118      ;
; -0.555 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[1]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.002     ; 1.085      ;
; -0.555 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[2]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.002     ; 1.085      ;
; -0.555 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[3]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.002     ; 1.085      ;
; -0.555 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[4]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.002     ; 1.085      ;
; -0.555 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[5]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.002     ; 1.085      ;
; -0.555 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[6]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.002     ; 1.085      ;
; -0.555 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[7]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.002     ; 1.085      ;
; -0.523 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000000                                            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.004     ; 1.051      ;
; -0.523 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000010                                            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.004     ; 1.051      ;
; -0.523 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001activate                                    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.004     ; 1.051      ;
; -0.492 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.012      ; 1.036      ;
; -0.474 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[0]                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.004     ; 1.002      ;
; -0.467 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[2]                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.004     ; 0.995      ;
; -0.465 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[6]                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.002     ; 0.995      ;
; -0.457 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[3]                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.012      ; 1.001      ;
; -0.448 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000001                                            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.002     ; 0.978      ;
; -0.448 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000011                                            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.002     ; 0.978      ;
; -0.448 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000100                                            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.002     ; 0.978      ;
; -0.448 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000101                                            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.002     ; 0.978      ;
; -0.448 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000110                                            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.002     ; 0.978      ;
; -0.448 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000111                                            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.002     ; 0.978      ;
; -0.448 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001000                                            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.002     ; 0.978      ;
; -0.443 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001activate                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[2]                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 1.475      ;
; -0.436 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[3]                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.004     ; 0.964      ;
; -0.425 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000101                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[1]                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 1.457      ;
; -0.399 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[1]                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.016     ; 1.415      ;
; -0.382 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[7]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.004     ; 0.910      ;
; -0.378 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[0]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.004     ; 0.906      ;
; -0.356 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[1]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.004      ; 1.392      ;
; -0.356 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[2]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.004      ; 1.392      ;
; -0.356 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[3]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.004      ; 1.392      ;
; -0.356 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[4]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.004      ; 1.392      ;
; -0.356 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[5]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.004      ; 1.392      ;
; -0.356 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[6]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.004      ; 1.392      ;
; -0.356 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[7]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.004      ; 1.392      ;
; -0.355 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[1]                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.002     ; 0.885      ;
; -0.352 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000110                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.014      ; 1.398      ;
; -0.351 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.007      ; 1.390      ;
; -0.351 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.007      ; 1.390      ;
; -0.351 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.007      ; 1.390      ;
; -0.351 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.007      ; 1.390      ;
; -0.351 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.007      ; 1.390      ;
; -0.351 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.007      ; 1.390      ;
; -0.350 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001deactivate                                  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.010      ; 0.892      ;
; -0.349 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001000                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[2]                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.002     ; 1.379      ;
; -0.347 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[1]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.004      ; 1.383      ;
; -0.347 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[2]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.004      ; 1.383      ;
; -0.347 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[3]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.004      ; 1.383      ;
; -0.347 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[4]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.004      ; 1.383      ;
; -0.347 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[5]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.004      ; 1.383      ;
; -0.347 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[6]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.004      ; 1.383      ;
; -0.347 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[7]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.004      ; 1.383      ;
; -0.346 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[4]                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.002     ; 0.876      ;
; -0.343 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001activate                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.016      ; 1.391      ;
; -0.343 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[2]                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.002     ; 0.873      ;
; -0.342 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000101                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[2]                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.002     ; 1.372      ;
; -0.342 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.007      ; 1.381      ;
; -0.342 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.007      ; 1.381      ;
; -0.342 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.007      ; 1.381      ;
; -0.342 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.007      ; 1.381      ;
; -0.342 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.007      ; 1.381      ;
; -0.342 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.007      ; 1.381      ;
; -0.337 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000000                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[2]                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 1.369      ;
; -0.333 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.002      ; 1.367      ;
; -0.333 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.002      ; 1.367      ;
; -0.333 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.002      ; 1.367      ;
; -0.333 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.002      ; 1.367      ;
; -0.333 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[5]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.002      ; 1.367      ;
; -0.333 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[6]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.002      ; 1.367      ;
; -0.331 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.004     ; 1.359      ;
; -0.331 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.004     ; 1.359      ;
; -0.331 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.004     ; 1.359      ;
; -0.331 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.004     ; 1.359      ;
; -0.331 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[5]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.004     ; 1.359      ;
; -0.331 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[6]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.004     ; 1.359      ;
; -0.329 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000010                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[3]                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 1.361      ;
; -0.325 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000000                                            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.016     ; 1.341      ;
; -0.325 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000010                                            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.016     ; 1.341      ;
; -0.325 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001activate                                    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.016     ; 1.341      ;
; -0.324 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.002      ; 1.358      ;
; -0.324 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.002      ; 1.358      ;
; -0.324 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.002      ; 1.358      ;
; -0.324 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.002      ; 1.358      ;
; -0.324 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[5]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.002      ; 1.358      ;
; -0.324 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[6]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.002      ; 1.358      ;
; -0.318 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001deactivate                                            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[1]                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.014     ; 1.336      ;
; -0.317 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001deactivate                                            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[2]                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.014     ; 1.335      ;
+--------+------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'AUD_BCLK'                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.448 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.010     ; 1.470      ;
; -0.448 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.010     ; 1.470      ;
; -0.448 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.010     ; 1.470      ;
; -0.448 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[13] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.010     ; 1.470      ;
; -0.448 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[14] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.010     ; 1.470      ;
; -0.448 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[15] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.010     ; 1.470      ;
; -0.448 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[16] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.010     ; 1.470      ;
; -0.448 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[17] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.010     ; 1.470      ;
; -0.448 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[18] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.010     ; 1.470      ;
; -0.448 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[19] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.010     ; 1.470      ;
; -0.411 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[0]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.015      ; 1.458      ;
; -0.411 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[1]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.015      ; 1.458      ;
; -0.411 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[2]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.015      ; 1.458      ;
; -0.411 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[3]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.012      ; 1.455      ;
; -0.411 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[37]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.015      ; 1.458      ;
; -0.411 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[38]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.015      ; 1.458      ;
; -0.411 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[39]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.015      ; 1.458      ;
; -0.411 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[40]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.015      ; 1.458      ;
; -0.411 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[41]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.015      ; 1.458      ;
; -0.411 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[42]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.015      ; 1.458      ;
; -0.411 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[43]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.015      ; 1.458      ;
; -0.411 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[44]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.015      ; 1.458      ;
; -0.398 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[0]                    ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 1.430      ;
; -0.398 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]                    ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 1.430      ;
; -0.398 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]                    ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 1.430      ;
; -0.398 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]                    ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 1.430      ;
; -0.398 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]                    ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 1.430      ;
; -0.398 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]                    ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 1.430      ;
; -0.398 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]                    ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 1.430      ;
; -0.398 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]                    ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 1.430      ;
; -0.396 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[22]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.434      ;
; -0.396 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[23]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.434      ;
; -0.396 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[24]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.434      ;
; -0.396 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[25]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.434      ;
; -0.396 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[26]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.434      ;
; -0.396 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[27]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.434      ;
; -0.396 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[28]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.434      ;
; -0.396 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[29]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.434      ;
; -0.396 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[30]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.434      ;
; -0.396 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[31]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.434      ;
; -0.396 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[32]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.434      ;
; -0.396 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[33]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.434      ;
; -0.396 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[34]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.434      ;
; -0.396 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[35]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.434      ;
; -0.396 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[36]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.434      ;
; -0.396 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[45]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.434      ;
; -0.384 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.010     ; 1.406      ;
; -0.384 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.010     ; 1.406      ;
; -0.384 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.010     ; 1.406      ;
; -0.384 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[13] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.010     ; 1.406      ;
; -0.384 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[14] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.010     ; 1.406      ;
; -0.384 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[15] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.010     ; 1.406      ;
; -0.384 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[16] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.010     ; 1.406      ;
; -0.384 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[17] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.010     ; 1.406      ;
; -0.384 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[18] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.010     ; 1.406      ;
; -0.384 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[19] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.010     ; 1.406      ;
; -0.347 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[0]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.015      ; 1.394      ;
; -0.347 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[1]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.015      ; 1.394      ;
; -0.347 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[2]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.015      ; 1.394      ;
; -0.347 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[3]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.012      ; 1.391      ;
; -0.347 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[37]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.015      ; 1.394      ;
; -0.347 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[38]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.015      ; 1.394      ;
; -0.347 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[39]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.015      ; 1.394      ;
; -0.347 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[40]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.015      ; 1.394      ;
; -0.347 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[41]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.015      ; 1.394      ;
; -0.347 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[42]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.015      ; 1.394      ;
; -0.347 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[43]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.015      ; 1.394      ;
; -0.347 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[44]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.015      ; 1.394      ;
; -0.334 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[0]                    ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 1.366      ;
; -0.334 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]                    ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 1.366      ;
; -0.334 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]                    ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 1.366      ;
; -0.334 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]                    ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 1.366      ;
; -0.334 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]                    ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 1.366      ;
; -0.334 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]                    ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 1.366      ;
; -0.334 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]                    ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 1.366      ;
; -0.334 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]                    ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 1.366      ;
; -0.332 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[22]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.370      ;
; -0.332 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[23]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.370      ;
; -0.332 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[24]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.370      ;
; -0.332 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[25]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.370      ;
; -0.332 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[26]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.370      ;
; -0.332 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[27]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.370      ;
; -0.332 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[28]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.370      ;
; -0.332 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[29]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.370      ;
; -0.332 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[30]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.370      ;
; -0.332 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[31]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.370      ;
; -0.332 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[32]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.370      ;
; -0.332 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[33]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.370      ;
; -0.332 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[34]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.370      ;
; -0.332 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[35]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.370      ;
; -0.332 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[36]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.370      ;
; -0.332 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[45]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.006      ; 1.370      ;
; -0.319 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.010     ; 1.341      ;
; -0.319 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.010     ; 1.341      ;
; -0.319 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.010     ; 1.341      ;
; -0.319 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[13] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.010     ; 1.341      ;
; -0.319 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[14] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.010     ; 1.341      ;
; -0.319 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[15] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.010     ; 1.341      ;
; -0.319 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[16] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.010     ; 1.341      ;
; -0.319 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[17] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.010     ; 1.341      ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start'                                                                                                                                                                         ;
+--------+---------------------------------------+------------------------------------------------+------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                        ; Launch Clock                                   ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+------------------------------------------------+------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -0.259 ; mTransmitter:mTransmitter|data_out[6] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[6] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; 0.500        ; 0.079      ; 0.173      ;
; -0.243 ; mTransmitter:mTransmitter|data_out[1] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[1] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; 0.500        ; 0.084      ; 0.171      ;
; -0.220 ; mTransmitter:mTransmitter|data_out[2] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[2] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; 0.500        ; 0.099      ; 0.170      ;
; -0.218 ; mTransmitter:mTransmitter|data_out[4] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[4] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; 0.500        ; 0.009      ; 0.168      ;
; -0.152 ; mTransmitter:mTransmitter|data_out[0] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[0] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; 0.500        ; 0.077      ; 0.170      ;
; -0.138 ; mTransmitter:mTransmitter|data_out[7] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[7] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; 0.500        ; 0.077      ; 0.171      ;
; -0.130 ; mTransmitter:mTransmitter|data_out[3] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[3] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; 0.500        ; 0.086      ; 0.171      ;
; -0.116 ; mTransmitter:mTransmitter|data_out[5] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[5] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; 0.500        ; 0.099      ; 0.165      ;
+--------+---------------------------------------+------------------------------------------------+------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'AN831:AN831|out_page_sample_available'                                                                                                                                                              ;
+-------+-------------------------------------------+-------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.429 ; AN831:AN831|out_page[1]                   ; mTransmitter:mTransmitter|data_buff[0][1] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.242      ; 0.845      ;
; 0.460 ; mTransmitter:mTransmitter|data_buff[3][1] ; mTransmitter:mTransmitter|data_buff[4][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.572      ;
; 0.466 ; mTransmitter:mTransmitter|data_buff[2][4] ; mTransmitter:mTransmitter|data_buff[3][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.003      ; 0.569      ;
; 0.466 ; mTransmitter:mTransmitter|data_buff[5][4] ; mTransmitter:mTransmitter|data_buff[6][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.566      ;
; 0.466 ; mTransmitter:mTransmitter|data_buff[4][0] ; mTransmitter:mTransmitter|data_buff[5][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.566      ;
; 0.466 ; mTransmitter:mTransmitter|data_buff[4][1] ; mTransmitter:mTransmitter|data_buff[5][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.566      ;
; 0.467 ; mTransmitter:mTransmitter|data_buff[3][4] ; mTransmitter:mTransmitter|data_buff[4][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.565      ;
; 0.467 ; mTransmitter:mTransmitter|data_buff[2][6] ; mTransmitter:mTransmitter|data_buff[3][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.565      ;
; 0.468 ; mTransmitter:mTransmitter|data_buff[5][0] ; mTransmitter:mTransmitter|data_buff[6][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.564      ;
; 0.468 ; mTransmitter:mTransmitter|data_buff[5][1] ; mTransmitter:mTransmitter|data_buff[6][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.564      ;
; 0.469 ; mTransmitter:mTransmitter|data_buff[4][6] ; mTransmitter:mTransmitter|data_buff[5][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.563      ;
; 0.469 ; mTransmitter:mTransmitter|data_buff[0][1] ; mTransmitter:mTransmitter|data_buff[1][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.563      ;
; 0.470 ; mTransmitter:mTransmitter|data_buff[6][4] ; mTransmitter:mTransmitter|data_buff[7][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.562      ;
; 0.470 ; mTransmitter:mTransmitter|data_buff[5][6] ; mTransmitter:mTransmitter|data_buff[6][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.562      ;
; 0.471 ; mTransmitter:mTransmitter|data_buff[4][5] ; mTransmitter:mTransmitter|data_buff[5][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.561      ;
; 0.474 ; mTransmitter:mTransmitter|data_buff[5][5] ; mTransmitter:mTransmitter|data_buff[6][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.558      ;
; 0.477 ; mTransmitter:mTransmitter|data_buff[3][7] ; mTransmitter:mTransmitter|data_buff[4][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.555      ;
; 0.518 ; AN831:AN831|out_page[6]                   ; mTransmitter:mTransmitter|data_buff[0][6] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.208      ; 0.722      ;
; 0.521 ; AN831:AN831|out_page[5]                   ; mTransmitter:mTransmitter|data_buff[0][5] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.208      ; 0.719      ;
; 0.527 ; AN831:AN831|out_page[7]                   ; mTransmitter:mTransmitter|data_buff[0][7] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.211      ; 0.716      ;
; 0.540 ; mTransmitter:mTransmitter|data_buff[1][2] ; mTransmitter:mTransmitter|data_buff[2][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.492      ;
; 0.541 ; mTransmitter:mTransmitter|data_buff[5][7] ; mTransmitter:mTransmitter|data_buff[6][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.491      ;
; 0.541 ; mTransmitter:mTransmitter|data_buff[6][0] ; mTransmitter:mTransmitter|data_buff[7][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.491      ;
; 0.541 ; mTransmitter:mTransmitter|data_buff[6][1] ; mTransmitter:mTransmitter|data_buff[7][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.491      ;
; 0.541 ; mTransmitter:mTransmitter|data_buff[6][2] ; mTransmitter:mTransmitter|data_buff[7][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.491      ;
; 0.542 ; mTransmitter:mTransmitter|data_buff[0][7] ; mTransmitter:mTransmitter|data_buff[1][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.490      ;
; 0.542 ; mTransmitter:mTransmitter|data_buff[1][7] ; mTransmitter:mTransmitter|data_buff[2][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.490      ;
; 0.542 ; mTransmitter:mTransmitter|data_buff[1][1] ; mTransmitter:mTransmitter|data_buff[2][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.490      ;
; 0.542 ; mTransmitter:mTransmitter|data_buff[3][2] ; mTransmitter:mTransmitter|data_buff[4][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.490      ;
; 0.543 ; mTransmitter:mTransmitter|data_buff[5][2] ; mTransmitter:mTransmitter|data_buff[6][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.489      ;
; 0.543 ; mTransmitter:mTransmitter|data_buff[6][3] ; mTransmitter:mTransmitter|data_buff[7][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.489      ;
; 0.544 ; mTransmitter:mTransmitter|data_buff[0][4] ; mTransmitter:mTransmitter|data_buff[1][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.488      ;
; 0.544 ; mTransmitter:mTransmitter|data_buff[1][6] ; mTransmitter:mTransmitter|data_buff[2][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.488      ;
; 0.544 ; mTransmitter:mTransmitter|data_buff[6][6] ; mTransmitter:mTransmitter|data_buff[7][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.488      ;
; 0.545 ; mTransmitter:mTransmitter|data_buff[2][0] ; mTransmitter:mTransmitter|data_buff[3][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.487      ;
; 0.546 ; mTransmitter:mTransmitter|data_buff[2][7] ; mTransmitter:mTransmitter|data_buff[3][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.486      ;
; 0.546 ; mTransmitter:mTransmitter|data_buff[6][7] ; mTransmitter:mTransmitter|data_buff[7][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.486      ;
; 0.546 ; mTransmitter:mTransmitter|data_buff[0][0] ; mTransmitter:mTransmitter|data_buff[1][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.486      ;
; 0.546 ; mTransmitter:mTransmitter|data_buff[2][2] ; mTransmitter:mTransmitter|data_buff[3][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.486      ;
; 0.546 ; mTransmitter:mTransmitter|data_buff[5][3] ; mTransmitter:mTransmitter|data_buff[6][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.486      ;
; 0.547 ; mTransmitter:mTransmitter|data_buff[1][5] ; mTransmitter:mTransmitter|data_buff[2][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.485      ;
; 0.547 ; mTransmitter:mTransmitter|data_buff[2][5] ; mTransmitter:mTransmitter|data_buff[3][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.485      ;
; 0.548 ; mTransmitter:mTransmitter|data_buff[1][4] ; mTransmitter:mTransmitter|data_buff[2][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.484      ;
; 0.548 ; mTransmitter:mTransmitter|data_buff[4][4] ; mTransmitter:mTransmitter|data_buff[5][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.484      ;
; 0.548 ; mTransmitter:mTransmitter|data_buff[6][5] ; mTransmitter:mTransmitter|data_buff[7][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.484      ;
; 0.548 ; mTransmitter:mTransmitter|data_buff[1][0] ; mTransmitter:mTransmitter|data_buff[2][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.484      ;
; 0.548 ; mTransmitter:mTransmitter|data_buff[2][3] ; mTransmitter:mTransmitter|data_buff[3][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.484      ;
; 0.554 ; mTransmitter:mTransmitter|data_buff[2][1] ; mTransmitter:mTransmitter|data_buff[3][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.478      ;
; 0.560 ; AN831:AN831|out_page[0]                   ; mTransmitter:mTransmitter|data_buff[0][0] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.196      ; 0.668      ;
; 0.560 ; mTransmitter:mTransmitter|data_buff[3][3] ; mTransmitter:mTransmitter|data_buff[4][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.472      ;
; 0.563 ; mTransmitter:mTransmitter|data_buff[3][0] ; mTransmitter:mTransmitter|data_buff[4][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.469      ;
; 0.617 ; AN831:AN831|out_page[4]                   ; mTransmitter:mTransmitter|data_buff[0][4] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.193      ; 0.608      ;
; 0.619 ; AN831:AN831|out_page[3]                   ; mTransmitter:mTransmitter|data_buff[0][3] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.193      ; 0.606      ;
; 0.631 ; mTransmitter:mTransmitter|data_buff[4][3] ; mTransmitter:mTransmitter|data_buff[5][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.401      ;
; 0.632 ; AN831:AN831|out_page[2]                   ; mTransmitter:mTransmitter|data_buff[0][2] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.205      ; 0.605      ;
; 0.632 ; mTransmitter:mTransmitter|data_buff[4][7] ; mTransmitter:mTransmitter|data_buff[5][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.400      ;
; 0.632 ; mTransmitter:mTransmitter|data_buff[0][2] ; mTransmitter:mTransmitter|data_buff[1][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.400      ;
; 0.632 ; mTransmitter:mTransmitter|data_buff[1][3] ; mTransmitter:mTransmitter|data_buff[2][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.400      ;
; 0.633 ; mTransmitter:mTransmitter|data_buff[0][3] ; mTransmitter:mTransmitter|data_buff[1][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.399      ;
; 0.634 ; mTransmitter:mTransmitter|data_buff[4][2] ; mTransmitter:mTransmitter|data_buff[5][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.398      ;
; 0.635 ; mTransmitter:mTransmitter|data_buff[0][6] ; mTransmitter:mTransmitter|data_buff[1][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.397      ;
; 0.636 ; mTransmitter:mTransmitter|data_buff[0][5] ; mTransmitter:mTransmitter|data_buff[1][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.396      ;
; 0.637 ; mTransmitter:mTransmitter|data_buff[3][6] ; mTransmitter:mTransmitter|data_buff[4][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.395      ;
; 0.637 ; mTransmitter:mTransmitter|data_buff[3][5] ; mTransmitter:mTransmitter|data_buff[4][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.395      ;
+-------+-------------------------------------------+-------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'AN831|c0|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock                                                                                                 ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.473  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831|c0|altpll_component|pll|clk[0] ; 0.500        ; 0.167      ; 0.367      ;
; 0.973  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831|c0|altpll_component|pll|clk[0] ; 1.000        ; 0.167      ; 0.367      ;
; 17.324 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[1]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.001     ; 2.707      ;
; 17.324 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[3]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.001     ; 2.707      ;
; 17.333 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[2]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.699      ;
; 17.333 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[4]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.699      ;
; 17.333 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[5]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.699      ;
; 17.333 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[6]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.699      ;
; 17.333 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[7]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.699      ;
; 17.333 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[8]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.699      ;
; 17.333 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[9]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.699      ;
; 17.333 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[10]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.699      ;
; 17.333 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[11]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.699      ;
; 17.333 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[12]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.699      ;
; 17.333 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[13]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.699      ;
; 17.333 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[14]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.699      ;
; 17.333 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[15]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.699      ;
; 17.333 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[0]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.001      ; 2.700      ;
; 17.412 ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[1]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.001     ; 2.619      ;
; 17.412 ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[3]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.001     ; 2.619      ;
; 17.419 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[1]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.001     ; 2.612      ;
; 17.419 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[3]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.001     ; 2.612      ;
; 17.421 ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[2]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.611      ;
; 17.421 ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[4]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.611      ;
; 17.421 ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[5]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.611      ;
; 17.421 ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[6]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.611      ;
; 17.421 ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[7]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.611      ;
; 17.421 ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[8]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.611      ;
; 17.421 ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[9]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.611      ;
; 17.421 ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[10]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.611      ;
; 17.421 ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[11]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.611      ;
; 17.421 ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[12]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.611      ;
; 17.421 ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[13]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.611      ;
; 17.421 ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[14]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.611      ;
; 17.421 ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[15]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.611      ;
; 17.421 ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[0]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.001      ; 2.612      ;
; 17.428 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[2]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.604      ;
; 17.428 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[4]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.604      ;
; 17.428 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[5]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.604      ;
; 17.428 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[6]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.604      ;
; 17.428 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[7]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.604      ;
; 17.428 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[8]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.604      ;
; 17.428 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[9]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.604      ;
; 17.428 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[10]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.604      ;
; 17.428 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[11]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.604      ;
; 17.428 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[12]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.604      ;
; 17.428 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[13]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.604      ;
; 17.428 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[14]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.604      ;
; 17.428 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[15]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.604      ;
; 17.428 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[0]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.001      ; 2.605      ;
; 17.467 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[16]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.009      ; 2.574      ;
; 17.467 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[17]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.009      ; 2.574      ;
; 17.467 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[18]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.009      ; 2.574      ;
; 17.467 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[19]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.009      ; 2.574      ;
; 17.467 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[20]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.009      ; 2.574      ;
; 17.467 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[21]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.009      ; 2.574      ;
; 17.467 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[22]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.009      ; 2.574      ;
; 17.467 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[23]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.009      ; 2.574      ;
; 17.467 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[24]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.009      ; 2.574      ;
; 17.467 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[25]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.009      ; 2.574      ;
; 17.467 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[26]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.009      ; 2.574      ;
; 17.467 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[27]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.009      ; 2.574      ;
; 17.467 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[28]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.009      ; 2.574      ;
; 17.467 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[29]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.009      ; 2.574      ;
; 17.467 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[30]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.009      ; 2.574      ;
; 17.467 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[31]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.009      ; 2.574      ;
; 17.480 ; AN831:AN831|cnt[12]                                                                                          ; AN831:AN831|cnt[1]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.001     ; 2.551      ;
; 17.480 ; AN831:AN831|cnt[12]                                                                                          ; AN831:AN831|cnt[3]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.001     ; 2.551      ;
; 17.489 ; AN831:AN831|cnt[12]                                                                                          ; AN831:AN831|cnt[2]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.543      ;
; 17.489 ; AN831:AN831|cnt[12]                                                                                          ; AN831:AN831|cnt[4]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.543      ;
; 17.489 ; AN831:AN831|cnt[12]                                                                                          ; AN831:AN831|cnt[5]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.543      ;
; 17.489 ; AN831:AN831|cnt[12]                                                                                          ; AN831:AN831|cnt[6]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.543      ;
; 17.489 ; AN831:AN831|cnt[12]                                                                                          ; AN831:AN831|cnt[7]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.543      ;
; 17.489 ; AN831:AN831|cnt[12]                                                                                          ; AN831:AN831|cnt[8]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.543      ;
; 17.489 ; AN831:AN831|cnt[12]                                                                                          ; AN831:AN831|cnt[9]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.543      ;
; 17.489 ; AN831:AN831|cnt[12]                                                                                          ; AN831:AN831|cnt[10]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.543      ;
; 17.489 ; AN831:AN831|cnt[12]                                                                                          ; AN831:AN831|cnt[11]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.543      ;
; 17.489 ; AN831:AN831|cnt[12]                                                                                          ; AN831:AN831|cnt[12]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.543      ;
; 17.489 ; AN831:AN831|cnt[12]                                                                                          ; AN831:AN831|cnt[13]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.543      ;
; 17.489 ; AN831:AN831|cnt[12]                                                                                          ; AN831:AN831|cnt[14]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.543      ;
; 17.489 ; AN831:AN831|cnt[12]                                                                                          ; AN831:AN831|cnt[15]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.543      ;
; 17.489 ; AN831:AN831|cnt[12]                                                                                          ; AN831:AN831|cnt[0]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.001      ; 2.544      ;
; 17.510 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[1]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.001     ; 2.521      ;
; 17.510 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[3]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.001     ; 2.521      ;
; 17.519 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[2]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.513      ;
; 17.519 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[4]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.513      ;
; 17.519 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[5]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.513      ;
; 17.519 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[6]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.513      ;
; 17.519 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[7]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.513      ;
; 17.519 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[8]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.513      ;
; 17.519 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[9]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.513      ;
; 17.519 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[10]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.513      ;
; 17.519 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[11]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.513      ;
; 17.519 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[12]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.513      ;
; 17.519 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[13]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.513      ;
; 17.519 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[14]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.513      ;
; 17.519 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[15]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.513      ;
; 17.519 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[0]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.001      ; 2.514      ;
; 17.526 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[1]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.001     ; 2.505      ;
; 17.526 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[3]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.001     ; 2.505      ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'iCLK_11MHz'                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                   ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; -1.438 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|current_state.idle              ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.751      ; 0.606      ;
; -1.244 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start  ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.763      ; 0.812      ;
; -1.208 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|current_state.start             ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.742      ; 0.827      ;
; -1.185 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|current_state.idle              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.751      ; 0.859      ;
; -1.094 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.idle   ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.763      ; 0.962      ;
; -1.093 ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.send   ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; iCLK_11MHz  ; 0.000        ; 1.763      ; 0.963      ;
; -1.084 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|y_counter[0]                    ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.751      ; 0.960      ;
; -0.945 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|send_valid                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.751      ; 1.099      ;
; -0.942 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.send   ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.763      ; 1.114      ;
; -0.942 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.finish ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.763      ; 1.114      ;
; -0.938 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|current_state.idle              ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; -0.500       ; 1.751      ; 0.606      ;
; -0.911 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[16]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.754      ; 1.136      ;
; -0.911 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[17]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.754      ; 1.136      ;
; -0.911 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[18]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.754      ; 1.136      ;
; -0.911 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[19]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.754      ; 1.136      ;
; -0.911 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[20]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.754      ; 1.136      ;
; -0.911 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[21]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.754      ; 1.136      ;
; -0.911 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[22]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.754      ; 1.136      ;
; -0.911 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[23]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.754      ; 1.136      ;
; -0.911 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[24]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.754      ; 1.136      ;
; -0.911 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[25]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.754      ; 1.136      ;
; -0.911 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[26]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.754      ; 1.136      ;
; -0.911 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[27]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.754      ; 1.136      ;
; -0.911 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[28]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.754      ; 1.136      ;
; -0.911 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[29]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.754      ; 1.136      ;
; -0.911 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[30]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.754      ; 1.136      ;
; -0.911 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[31]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.754      ; 1.136      ;
; -0.788 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[16]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.757      ; 1.262      ;
; -0.788 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[17]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.757      ; 1.262      ;
; -0.788 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[18]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.757      ; 1.262      ;
; -0.788 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[19]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.757      ; 1.262      ;
; -0.788 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[20]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.757      ; 1.262      ;
; -0.788 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[21]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.757      ; 1.262      ;
; -0.788 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[22]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.757      ; 1.262      ;
; -0.788 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[23]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.757      ; 1.262      ;
; -0.788 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[24]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.757      ; 1.262      ;
; -0.788 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[25]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.757      ; 1.262      ;
; -0.788 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[26]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.757      ; 1.262      ;
; -0.788 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[27]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.757      ; 1.262      ;
; -0.788 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[28]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.757      ; 1.262      ;
; -0.788 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[29]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.757      ; 1.262      ;
; -0.788 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[30]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.757      ; 1.262      ;
; -0.788 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[31]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.757      ; 1.262      ;
; -0.775 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[0]                       ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.745      ; 1.263      ;
; -0.775 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[1]                       ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.745      ; 1.263      ;
; -0.775 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[2]                       ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.745      ; 1.263      ;
; -0.775 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[3]                       ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.745      ; 1.263      ;
; -0.775 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[4]                       ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.745      ; 1.263      ;
; -0.775 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[5]                       ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.745      ; 1.263      ;
; -0.775 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[6]                       ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.745      ; 1.263      ;
; -0.775 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[7]                       ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.745      ; 1.263      ;
; -0.775 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[8]                       ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.745      ; 1.263      ;
; -0.775 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[9]                       ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.745      ; 1.263      ;
; -0.775 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[10]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.745      ; 1.263      ;
; -0.775 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[11]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.745      ; 1.263      ;
; -0.775 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[12]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.745      ; 1.263      ;
; -0.775 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[13]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.745      ; 1.263      ;
; -0.775 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[14]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.745      ; 1.263      ;
; -0.775 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[15]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.745      ; 1.263      ;
; -0.761 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[0]              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.748      ; 1.280      ;
; -0.761 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[1]              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.748      ; 1.280      ;
; -0.761 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[2]              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.748      ; 1.280      ;
; -0.761 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[3]              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.748      ; 1.280      ;
; -0.761 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[4]              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.748      ; 1.280      ;
; -0.761 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[5]              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.748      ; 1.280      ;
; -0.761 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[6]              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.748      ; 1.280      ;
; -0.761 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[7]              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.748      ; 1.280      ;
; -0.761 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[8]              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.748      ; 1.280      ;
; -0.761 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[9]              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.748      ; 1.280      ;
; -0.761 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[10]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.748      ; 1.280      ;
; -0.761 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[11]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.748      ; 1.280      ;
; -0.761 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[12]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.748      ; 1.280      ;
; -0.761 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[13]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.748      ; 1.280      ;
; -0.761 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[14]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.748      ; 1.280      ;
; -0.761 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[15]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.748      ; 1.280      ;
; -0.747 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[1]        ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.763      ; 1.309      ;
; -0.747 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[2]        ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.763      ; 1.309      ;
; -0.747 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[3]        ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.763      ; 1.309      ;
; -0.747 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[4]        ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.763      ; 1.309      ;
; -0.747 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[5]        ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.763      ; 1.309      ;
; -0.747 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[6]        ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.763      ; 1.309      ;
; -0.747 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[7]        ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.763      ; 1.309      ;
; -0.747 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[8]        ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.763      ; 1.309      ;
; -0.747 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[9]        ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.763      ; 1.309      ;
; -0.747 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[10]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.763      ; 1.309      ;
; -0.747 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[11]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.763      ; 1.309      ;
; -0.747 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[12]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.763      ; 1.309      ;
; -0.747 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[13]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.763      ; 1.309      ;
; -0.747 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[14]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.763      ; 1.309      ;
; -0.747 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[15]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.763      ; 1.309      ;
; -0.747 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[0]        ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.763      ; 1.309      ;
; -0.744 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start  ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; -0.500       ; 1.763      ; 0.812      ;
; -0.728 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[16]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.769      ; 1.334      ;
; -0.728 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[17]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.769      ; 1.334      ;
; -0.728 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[18]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.769      ; 1.334      ;
; -0.728 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[19]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.769      ; 1.334      ;
; -0.728 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[20]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.769      ; 1.334      ;
; -0.728 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[21]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.769      ; 1.334      ;
; -0.728 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[22]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.769      ; 1.334      ;
; -0.728 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[23]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.769      ; 1.334      ;
+--------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'iCLK_100'                                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                               ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; -1.280 ; AN831:AN831|out_page_sample_available                                                                                            ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; iCLK_100    ; 0.000        ; 1.748      ; 0.761      ;
; -0.780 ; AN831:AN831|out_page_sample_available                                                                                            ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; iCLK_100    ; -0.500       ; 1.748      ; 0.761      ;
; 0.407  ; AN831:AN831|count_value[26]                                                                                                      ; AN831:AN831|out_page_sample_available ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.559      ;
; 0.461  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[1]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.613      ;
; 0.461  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[11]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.613      ;
; 0.462  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[14]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.614      ;
; 0.464  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[6]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.616      ;
; 0.464  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[8]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.616      ;
; 0.465  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[13]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.617      ;
; 0.467  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[7]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.619      ;
; 0.469  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[12]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.621      ;
; 0.529  ; AN831:AN831|count_value[25]                                                                                                      ; AN831:AN831|out_page_sample_available ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.681      ;
; 0.530  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[10]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.682      ;
; 0.534  ; AN831:AN831|count_value[31]                                                                                                      ; AN831:AN831|out_page_sample_available ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.686      ;
; 0.537  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[15]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.689      ;
; 0.602  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[18]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.010      ; 0.764      ;
; 0.605  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[4]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.010      ; 0.767      ;
; 0.606  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[19]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.010      ; 0.768      ;
; 0.626  ; AN831:AN831|count_value[24]                                                                                                      ; AN831:AN831|out_page_sample_available ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.778      ;
; 0.650  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[24]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.026     ; 0.776      ;
; 0.650  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[27]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.026     ; 0.776      ;
; 0.650  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[30]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.026     ; 0.776      ;
; 0.650  ; AN831:AN831|count_value[27]                                                                                                      ; AN831:AN831|out_page_sample_available ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.802      ;
; 0.651  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[28]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.026     ; 0.777      ;
; 0.651  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[31]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.026     ; 0.777      ;
; 0.692  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[0]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.844      ;
; 0.693  ; AN831:AN831|count_value[7]                                                                                                       ; AN831:AN831|count_value[7]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.845      ;
; 0.697  ; AN831:AN831|count_value[17]                                                                                                      ; AN831:AN831|count_value[17]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.849      ;
; 0.702  ; AN831:AN831|count_value[13]                                                                                                      ; AN831:AN831|count_value[13]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.854      ;
; 0.704  ; AN831:AN831|count_value[20]                                                                                                      ; AN831:AN831|count_value[20]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.856      ;
; 0.704  ; AN831:AN831|count_value[12]                                                                                                      ; AN831:AN831|count_value[12]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.856      ;
; 0.708  ; AN831:AN831|count_value[22]                                                                                                      ; AN831:AN831|count_value[22]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.860      ;
; 0.710  ; AN831:AN831|count_value[6]                                                                                                       ; AN831:AN831|count_value[6]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.862      ;
; 0.718  ; AN831:AN831|count_value[11]                                                                                                      ; AN831:AN831|count_value[11]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.870      ;
; 0.722  ; AN831:AN831|count_value[21]                                                                                                      ; AN831:AN831|count_value[21]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.874      ;
; 0.726  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[22]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.010      ; 0.888      ;
; 0.728  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[17]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.010      ; 0.890      ;
; 0.732  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[3]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.010      ; 0.894      ;
; 0.733  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[2]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.010      ; 0.895      ;
; 0.736  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[16]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.010      ; 0.898      ;
; 0.737  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[21]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.010      ; 0.899      ;
; 0.738  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[20]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.010      ; 0.900      ;
; 0.742  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[5]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.010      ; 0.904      ;
; 0.742  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[14] ; AN831:AN831|out_page[2]               ; AUD_BCLK                              ; iCLK_100    ; 0.000        ; -0.002     ; 0.892      ;
; 0.744  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[23]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.010      ; 0.906      ;
; 0.752  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[14] ; AN831:AN831|out_page[1]               ; AUD_BCLK                              ; iCLK_100    ; 0.000        ; -0.002     ; 0.902      ;
; 0.762  ; AN831:AN831|count_value[15]                                                                                                      ; AN831:AN831|count_value[15]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.914      ;
; 0.764  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[25]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.026     ; 0.890      ;
; 0.765  ; AN831:AN831|count_value[19]                                                                                                      ; AN831:AN831|count_value[19]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.917      ;
; 0.766  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[26]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.026     ; 0.892      ;
; 0.767  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[29]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.026     ; 0.893      ;
; 0.768  ; AN831:AN831|count_value[18]                                                                                                      ; AN831:AN831|count_value[18]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.920      ;
; 0.769  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|out_page_sample_available ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.026     ; 0.895      ;
; 0.773  ; AN831:AN831|count_value[29]                                                                                                      ; AN831:AN831|out_page_sample_available ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.925      ;
; 0.785  ; AN831:AN831|count_value[30]                                                                                                      ; AN831:AN831|out_page_sample_available ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.937      ;
; 0.787  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[19] ; AN831:AN831|out_page[0]               ; AUD_BCLK                              ; iCLK_100    ; 0.000        ; -0.002     ; 0.937      ;
; 0.788  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[19] ; AN831:AN831|out_page[5]               ; AUD_BCLK                              ; iCLK_100    ; 0.000        ; -0.002     ; 0.938      ;
; 0.788  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ; AN831:AN831|out_page[1]               ; AUD_BCLK                              ; iCLK_100    ; 0.000        ; -0.002     ; 0.938      ;
; 0.789  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[19] ; AN831:AN831|out_page[4]               ; AUD_BCLK                              ; iCLK_100    ; 0.000        ; -0.002     ; 0.939      ;
; 0.790  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[9]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.942      ;
; 0.792  ; AN831:AN831|count_value[28]                                                                                                      ; AN831:AN831|out_page_sample_available ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.944      ;
; 0.800  ; AN831:AN831|count_value[14]                                                                                                      ; AN831:AN831|count_value[14]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.952      ;
; 0.800  ; AN831:AN831|count_value[23]                                                                                                      ; AN831:AN831|count_value[23]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.952      ;
; 0.819  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[19] ; AN831:AN831|out_page[3]               ; AUD_BCLK                              ; iCLK_100    ; 0.000        ; -0.002     ; 0.969      ;
; 0.838  ; AN831:AN831|count_value[6]                                                                                                       ; AN831:AN831|count_value[7]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.990      ;
; 0.838  ; AN831:AN831|count_value[22]                                                                                                      ; AN831:AN831|count_value[23]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.990      ;
; 0.840  ; AN831:AN831|count_value[1]                                                                                                       ; AN831:AN831|count_value[1]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.992      ;
; 0.841  ; AN831:AN831|count_value[13]                                                                                                      ; AN831:AN831|count_value[14]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.993      ;
; 0.843  ; AN831:AN831|count_value[12]                                                                                                      ; AN831:AN831|count_value[13]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.995      ;
; 0.844  ; AN831:AN831|count_value[20]                                                                                                      ; AN831:AN831|count_value[21]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.996      ;
; 0.845  ; AN831:AN831|count_value[16]                                                                                                      ; AN831:AN831|count_value[17]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.997      ;
; 0.854  ; AN831:AN831|count_value[11]                                                                                                      ; AN831:AN831|count_value[12]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.006      ;
; 0.855  ; AN831:AN831|count_value[10]                                                                                                      ; AN831:AN831|count_value[11]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.007      ;
; 0.855  ; AN831:AN831|count_value[16]                                                                                                      ; AN831:AN831|count_value[16]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.007      ;
; 0.856  ; AN831:AN831|count_value[21]                                                                                                      ; AN831:AN831|count_value[22]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.008      ;
; 0.858  ; AN831:AN831|count_value[19]                                                                                                      ; AN831:AN831|count_value[20]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.010      ;
; 0.863  ; AN831:AN831|count_value[10]                                                                                                      ; AN831:AN831|count_value[10]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.015      ;
; 0.870  ; AN831:AN831|count_value[18]                                                                                                      ; AN831:AN831|count_value[20]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.022      ;
; 0.873  ; AN831:AN831|count_value[20]                                                                                                      ; AN831:AN831|count_value[22]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.025      ;
; 0.879  ; AN831:AN831|count_value[12]                                                                                                      ; AN831:AN831|count_value[14]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.031      ;
; 0.881  ; AN831:AN831|count_value[21]                                                                                                      ; AN831:AN831|count_value[23]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.033      ;
; 0.882  ; AN831:AN831|count_value[18]                                                                                                      ; AN831:AN831|count_value[19]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.034      ;
; 0.885  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[19] ; AN831:AN831|out_page[2]               ; AUD_BCLK                              ; iCLK_100    ; 0.000        ; -0.002     ; 1.035      ;
; 0.886  ; AN831:AN831|count_value[10]                                                                                                      ; AN831:AN831|count_value[12]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.038      ;
; 0.890  ; AN831:AN831|count_value[11]                                                                                                      ; AN831:AN831|count_value[13]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.042      ;
; 0.894  ; AN831:AN831|count_value[9]                                                                                                       ; AN831:AN831|count_value[11]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.046      ;
; 0.895  ; AN831:AN831|count_value[19]                                                                                                      ; AN831:AN831|count_value[21]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.047      ;
; 0.898  ; AN831:AN831|count_value[20]                                                                                                      ; AN831:AN831|count_value[23]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.050      ;
; 0.906  ; AN831:AN831|count_value[17]                                                                                                      ; AN831:AN831|count_value[20]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.058      ;
; 0.907  ; AN831:AN831|count_value[17]                                                                                                      ; AN831:AN831|count_value[18]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.059      ;
; 0.907  ; AN831:AN831|count_value[18]                                                                                                      ; AN831:AN831|count_value[21]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.059      ;
; 0.908  ; AN831:AN831|count_value[8]                                                                                                       ; AN831:AN831|count_value[11]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.060      ;
; 0.918  ; AN831:AN831|count_value[13]                                                                                                      ; AN831:AN831|count_value[15]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.070      ;
; 0.918  ; AN831:AN831|count_value[25]                                                                                                      ; AN831:AN831|count_value[25]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.070      ;
; 0.918  ; AN831:AN831|count_value[29]                                                                                                      ; AN831:AN831|count_value[29]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.070      ;
; 0.918  ; AN831:AN831|count_value[17]                                                                                                      ; AN831:AN831|count_value[19]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.070      ;
; 0.922  ; AN831:AN831|count_value[10]                                                                                                      ; AN831:AN831|count_value[13]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.074      ;
; 0.924  ; AN831:AN831|count_value[19]                                                                                                      ; AN831:AN831|count_value[22]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.076      ;
; 0.925  ; AN831:AN831|count_value[9]                                                                                                       ; AN831:AN831|count_value[12]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.077      ;
; 0.926  ; AN831:AN831|count_value[11]                                                                                                      ; AN831:AN831|count_value[14]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.078      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int'                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                             ; Launch Clock                                                                                                 ; Latch Clock                                                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.862 ; AN831:AN831|start_delay                                                                                             ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.idle                                                         ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 1.322      ; 0.612      ;
; -0.730 ; AN831:AN831|start_delay                                                                                             ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001deactivate                                         ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 1.322      ; 0.744      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.idle                                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.idle                                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001deactivate                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001deactivate                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                             ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                             ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|trans_clk_enabled_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|trans_clk_enabled_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.receive                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.receive                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[4]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[4]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[3]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[3]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[2]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[2]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[1]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[1]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[2]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[2]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[1]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[1]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[0]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[0]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[3]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[3]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[6]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[6]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[0]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[0]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[7]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[7]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.236  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.388      ;
; 0.238  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[4]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[5]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.390      ;
; 0.239  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[2]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[3]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[3]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[4]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[5]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[6]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.391      ;
; 0.240  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[2]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.392      ;
; 0.290  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[5]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.442      ;
; 0.291  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[0]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.443      ;
; 0.313  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[4]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[5]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.465      ;
; 0.335  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_write_bit  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_address     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.487      ;
; 0.337  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte1       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.489      ;
; 0.339  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000111                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001000                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.491      ;
; 0.355  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[2]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[3]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.507      ;
; 0.357  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[3]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[4]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.509      ;
; 0.359  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[5]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[6]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.511      ;
; 0.362  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[1]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[2]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.514      ;
; 0.363  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[5]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[6]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.515      ;
; 0.367  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_write_bit  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~en           ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.519      ;
; 0.369  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.idle                                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001deactivate                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.521      ;
; 0.374  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                             ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.receive                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.526      ;
; 0.377  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[6]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[7]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.529      ;
; 0.380  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.532      ;
; 0.382  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_address     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.534      ;
; 0.384  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.001      ; 0.537      ;
; 0.392  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~en           ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.544      ;
; 0.393  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte2      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~en           ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.002     ; 0.543      ;
; 0.411  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000011                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000100                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.563      ;
; 0.412  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte2       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.stop_signal     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.564      ;
; 0.414  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000010                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000011                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.002      ; 0.568      ;
; 0.417  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000101                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000110                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.569      ;
; 0.420  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte2      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte2       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.002     ; 0.570      ;
; 0.424  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~en           ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.576      ;
; 0.426  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte2       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.578      ;
; 0.427  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000000                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000001                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.002      ; 0.581      ;
; 0.427  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000001                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000010                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.002     ; 0.577      ;
; 0.428  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte1       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.580      ;
; 0.431  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.583      ;
; 0.444  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte1       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.596      ;
; 0.448  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.idle                                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                             ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.002      ; 0.602      ;
; 0.451  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_address     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.603      ;
; 0.453  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[6]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~reg0         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.001     ; 0.604      ;
; 0.454  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.606      ;
; 0.464  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[7]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.002     ; 0.614      ;
; 0.465  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[6]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.002     ; 0.615      ;
; 0.470  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000111                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[6]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.622      ;
; 0.477  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte2      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte2      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.629      ;
; 0.483  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[6]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.001      ; 0.636      ;
; 0.483  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~en           ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.635      ;
; 0.485  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte2       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.637      ;
; 0.487  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[3]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.001      ; 0.640      ;
; 0.487  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte1       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.639      ;
; 0.488  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[4]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.001      ; 0.641      ;
; 0.489  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[5]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.001      ; 0.642      ;
; 0.490  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.642      ;
; 0.492  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[2]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.001      ; 0.645      ;
; 0.508  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000110                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[6]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.660      ;
; 0.508  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[1]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.002     ; 0.658      ;
; 0.512  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[4]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.002     ; 0.662      ;
; 0.513  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[6]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.004     ; 0.661      ;
; 0.515  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.004     ; 0.663      ;
; 0.516  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[3]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.002     ; 0.666      ;
; 0.516  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.004     ; 0.664      ;
; 0.519  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[2]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.002     ; 0.669      ;
; 0.521  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000110                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000111                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.673      ;
; 0.523  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[5]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.002     ; 0.673      ;
; 0.533  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_address    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_address    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.685      ;
; 0.540  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[6]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[7]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.692      ;
; 0.548  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.700      ;
; 0.552  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.704      ;
; 0.553  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.705      ;
; 0.559  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte2      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[0]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.711      ;
; 0.563  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte2      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[7]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.715      ;
; 0.567  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~en           ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.719      ;
; 0.569  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte2       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.721      ;
; 0.571  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte1       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.723      ;
; 0.574  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.726      ;
; 0.576  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~en           ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.728      ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'AN831|c0|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock                                                                                                 ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.093 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.167      ; 0.367      ;
; 0.215  ; AN831:AN831|cnt[0]                                                                                           ; AN831:AN831|cnt[0]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.243  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[31]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[31]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; AN831:AN831|cnt[31]                                                                                          ; AN831:AN831|cnt[31]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.353  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[0]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[0]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.505      ;
; 0.355  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[16]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[16]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.507      ;
; 0.355  ; AN831:AN831|cnt[16]                                                                                          ; AN831:AN831|cnt[16]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.507      ;
; 0.358  ; AN831:AN831|cnt[2]                                                                                           ; AN831:AN831|cnt[2]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; AN831:AN831|cnt[9]                                                                                           ; AN831:AN831|cnt[9]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[11]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.359  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[1]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[1]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[17]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[17]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; AN831:AN831|cnt[4]                                                                                           ; AN831:AN831|cnt[4]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; AN831:AN831|cnt[17]                                                                                          ; AN831:AN831|cnt[17]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.360  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[2]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[2]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[9]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[9]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[11]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[11]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[18]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[18]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[25]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[25]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[27]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[27]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; AN831:AN831|cnt[18]                                                                                          ; AN831:AN831|cnt[18]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; AN831:AN831|cnt[25]                                                                                          ; AN831:AN831|cnt[25]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; AN831:AN831|cnt[27]                                                                                          ; AN831:AN831|cnt[27]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[4]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[4]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[7]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[7]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[13]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[13]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[14]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[14]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[15]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[15]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[20]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[20]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[23]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[23]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[29]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[29]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[30]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[30]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; AN831:AN831|cnt[7]                                                                                           ; AN831:AN831|cnt[7]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; AN831:AN831|cnt[20]                                                                                          ; AN831:AN831|cnt[20]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; AN831:AN831|cnt[23]                                                                                          ; AN831:AN831|cnt[23]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; AN831:AN831|cnt[29]                                                                                          ; AN831:AN831|cnt[29]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; AN831:AN831|cnt[30]                                                                                          ; AN831:AN831|cnt[30]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.362  ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[13]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.514      ;
; 0.363  ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[15]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.367  ; AN831:AN831|cnt[5]                                                                                           ; AN831:AN831|cnt[5]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; AN831:AN831|cnt[6]                                                                                           ; AN831:AN831|cnt[6]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.371  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[3]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[3]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[10]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[10]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[19]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[19]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[24]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[24]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[26]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[26]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[8]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[8]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; AN831:AN831|cnt[19]                                                                                          ; AN831:AN831|cnt[19]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; AN831:AN831|cnt[24]                                                                                          ; AN831:AN831|cnt[24]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; AN831:AN831|cnt[26]                                                                                          ; AN831:AN831|cnt[26]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[5]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[5]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[6]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[6]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[12]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[12]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[21]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[21]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[22]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[22]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[28]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[28]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; AN831:AN831|cnt[21]                                                                                          ; AN831:AN831|cnt[21]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; AN831:AN831|cnt[22]                                                                                          ; AN831:AN831|cnt[22]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; AN831:AN831|cnt[28]                                                                                          ; AN831:AN831|cnt[28]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.373  ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[8]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.525      ;
; 0.374  ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[10]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; AN831:AN831|cnt[12]                                                                                          ; AN831:AN831|cnt[12]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.526      ;
; 0.407  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831|c0|altpll_component|pll|clk[0] ; -0.500       ; 0.167      ; 0.367      ;
; 0.452  ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[14]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.604      ;
; 0.491  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[0]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[1]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.643      ;
; 0.493  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[16]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[17]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.645      ;
; 0.493  ; AN831:AN831|cnt[16]                                                                                          ; AN831:AN831|cnt[17]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.645      ;
; 0.496  ; AN831:AN831|cnt[9]                                                                                           ; AN831:AN831|cnt[10]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.648      ;
; 0.496  ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[12]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.648      ;
; 0.497  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[1]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[2]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.649      ;
; 0.497  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[17]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[18]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.649      ;
; 0.497  ; AN831:AN831|cnt[17]                                                                                          ; AN831:AN831|cnt[18]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.649      ;
; 0.497  ; AN831:AN831|cnt[4]                                                                                           ; AN831:AN831|cnt[5]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.649      ;
; 0.498  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[2]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[3]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[9]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[10]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[18]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[19]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[25]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[26]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; AN831:AN831|cnt[18]                                                                                          ; AN831:AN831|cnt[19]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; AN831:AN831|cnt[25]                                                                                          ; AN831:AN831|cnt[26]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[11]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[12]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[27]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[28]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; AN831:AN831|cnt[27]                                                                                          ; AN831:AN831|cnt[28]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.650      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[30]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[31]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; AN831:AN831|cnt[30]                                                                                          ; AN831:AN831|cnt[31]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[13]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[14]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[14]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[15]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[29]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[30]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; AN831:AN831|cnt[29]                                                                                          ; AN831:AN831|cnt[30]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[4]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[5]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[20]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[21]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; AN831:AN831|cnt[20]                                                                                          ; AN831:AN831|cnt[21]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.651      ;
; 0.500  ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[14]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.652      ;
; 0.507  ; AN831:AN831|cnt[6]                                                                                           ; AN831:AN831|cnt[7]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.659      ;
; 0.507  ; AN831:AN831|cnt[5]                                                                                           ; AN831:AN831|cnt[6]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.659      ;
; 0.511  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[8]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[9]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.663      ;
; 0.511  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[10]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[11]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.663      ;
; 0.511  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[24]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[25]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.663      ;
; 0.511  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[26]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[27]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.663      ;
; 0.511  ; AN831:AN831|cnt[24]                                                                                          ; AN831:AN831|cnt[25]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.663      ;
; 0.511  ; AN831:AN831|cnt[26]                                                                                          ; AN831:AN831|cnt[27]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.663      ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'AUD_BCLK'                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data                   ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.367      ;
; 0.237 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[11] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[12]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[14] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[15]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[43] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[44]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.390      ;
; 0.240 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[41] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[42]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[0]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[1]                 ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[10] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[11]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[17] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[18]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[20] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[21]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[32] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[33]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[1]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[2]                 ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[13] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[14]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[16] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[17]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[24] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[25]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[4]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[5]                 ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[12] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[13]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[27] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[28]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[29] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[30]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[35] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[36]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[40] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[41]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[42] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[43]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[28] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[29]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[38] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[39]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[25] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[26]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.398      ;
; 0.321 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[2]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[3]                 ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.003     ; 0.470      ;
; 0.321 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[39] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[40]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.473      ;
; 0.324 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[23] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.003     ; 0.473      ;
; 0.324 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[32] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.003     ; 0.473      ;
; 0.325 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[37] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[38]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.477      ;
; 0.326 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[34] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[35]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.478      ;
; 0.327 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[18] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[19]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[22] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[23]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[46] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[23] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.479      ;
; 0.328 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[15] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[16]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.480      ;
; 0.329 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[7]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[8]                 ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.481      ;
; 0.329 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[19] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[20]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.481      ;
; 0.329 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[26] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[27]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.481      ;
; 0.330 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[5]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[6]                 ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.482      ;
; 0.330 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[9]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[10]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.482      ;
; 0.330 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[23] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[24]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.482      ;
; 0.358 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.510      ;
; 0.372 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.524      ;
; 0.374 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.526      ;
; 0.402 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[45] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[46]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.003     ; 0.551      ;
; 0.404 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[33] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[34]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.556      ;
; 0.406 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[30] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[31]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.558      ;
; 0.410 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[31] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[32]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.562      ;
; 0.412 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[28] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.003     ; 0.561      ;
; 0.414 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[26] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.003     ; 0.563      ;
; 0.417 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[24] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.003     ; 0.566      ;
; 0.420 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[25] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.003     ; 0.569      ;
; 0.420 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[30] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.003     ; 0.569      ;
; 0.421 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[21] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[22]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.006      ; 0.579      ;
; 0.431 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[31] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.003     ; 0.580      ;
; 0.434 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[3]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[4]                 ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.012     ; 0.574      ;
; 0.434 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[8]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[9]                 ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.003     ; 0.583      ;
; 0.435 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[44] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[45]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.009     ; 0.578      ;
; 0.436 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[36] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[37]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.009      ; 0.597      ;
; 0.439 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.591      ;
; 0.447 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.599      ;
; 0.458 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.610      ;
; 0.488 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[0]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.640      ;
; 0.488 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.640      ;
; 0.488 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.640      ;
; 0.488 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.640      ;
; 0.488 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.640      ;
; 0.488 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.640      ;
; 0.488 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.640      ;
; 0.488 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.640      ;
; 0.493 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data                   ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.645      ;
; 0.496 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.648      ;
; 0.507 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[27] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.003     ; 0.656      ;
; 0.512 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.664      ;
; 0.514 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.666      ;
; 0.517 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[6]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[7]                 ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.003      ; 0.672      ;
; 0.518 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[29] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.003     ; 0.667      ;
; 0.531 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.683      ;
; 0.538 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data                   ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.690      ;
; 0.547 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.699      ;
; 0.551 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[0]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[0]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.703      ;
; 0.558 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[36] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[13] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.016     ; 0.694      ;
; 0.566 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.718      ;
; 0.570 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[38] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[15] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.025     ; 0.697      ;
; 0.571 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[33] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.016     ; 0.707      ;
; 0.574 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[39] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[16] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.025     ; 0.701      ;
; 0.575 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[42] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[19] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.025     ; 0.702      ;
; 0.577 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.729      ;
; 0.582 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[41] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[18] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.025     ; 0.709      ;
; 0.582 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.734      ;
; 0.596 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.748      ;
; 0.608 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.760      ;
; 0.617 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.769      ;
; 0.624 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data                   ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.776      ;
; 0.631 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.783      ;
; 0.641 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.793      ;
; 0.643 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.795      ;
; 0.644 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[35] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.016     ; 0.780      ;
; 0.654 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[34] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.016     ; 0.790      ;
; 0.660 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.812      ;
+-------+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'AN831:AN831|out_page_sample_available'                                                                                                                                                               ;
+-------+-------------------------------------------+-------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.243 ; mTransmitter:mTransmitter|data_buff[3][6] ; mTransmitter:mTransmitter|data_buff[4][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; mTransmitter:mTransmitter|data_buff[3][5] ; mTransmitter:mTransmitter|data_buff[4][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; mTransmitter:mTransmitter|data_buff[0][5] ; mTransmitter:mTransmitter|data_buff[1][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; mTransmitter:mTransmitter|data_buff[0][6] ; mTransmitter:mTransmitter|data_buff[1][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; mTransmitter:mTransmitter|data_buff[4][2] ; mTransmitter:mTransmitter|data_buff[5][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.398      ;
; 0.247 ; mTransmitter:mTransmitter|data_buff[0][3] ; mTransmitter:mTransmitter|data_buff[1][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.399      ;
; 0.248 ; AN831:AN831|out_page[2]                   ; mTransmitter:mTransmitter|data_buff[0][2] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.205      ; 0.605      ;
; 0.248 ; mTransmitter:mTransmitter|data_buff[4][7] ; mTransmitter:mTransmitter|data_buff[5][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; mTransmitter:mTransmitter|data_buff[0][2] ; mTransmitter:mTransmitter|data_buff[1][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; mTransmitter:mTransmitter|data_buff[1][3] ; mTransmitter:mTransmitter|data_buff[2][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.400      ;
; 0.249 ; mTransmitter:mTransmitter|data_buff[4][3] ; mTransmitter:mTransmitter|data_buff[5][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.401      ;
; 0.261 ; AN831:AN831|out_page[3]                   ; mTransmitter:mTransmitter|data_buff[0][3] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.193      ; 0.606      ;
; 0.263 ; AN831:AN831|out_page[4]                   ; mTransmitter:mTransmitter|data_buff[0][4] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.193      ; 0.608      ;
; 0.317 ; mTransmitter:mTransmitter|data_buff[3][0] ; mTransmitter:mTransmitter|data_buff[4][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.469      ;
; 0.320 ; AN831:AN831|out_page[0]                   ; mTransmitter:mTransmitter|data_buff[0][0] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.196      ; 0.668      ;
; 0.320 ; mTransmitter:mTransmitter|data_buff[3][3] ; mTransmitter:mTransmitter|data_buff[4][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.472      ;
; 0.326 ; mTransmitter:mTransmitter|data_buff[2][1] ; mTransmitter:mTransmitter|data_buff[3][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.478      ;
; 0.332 ; mTransmitter:mTransmitter|data_buff[1][4] ; mTransmitter:mTransmitter|data_buff[2][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.484      ;
; 0.332 ; mTransmitter:mTransmitter|data_buff[4][4] ; mTransmitter:mTransmitter|data_buff[5][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.484      ;
; 0.332 ; mTransmitter:mTransmitter|data_buff[6][5] ; mTransmitter:mTransmitter|data_buff[7][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.484      ;
; 0.332 ; mTransmitter:mTransmitter|data_buff[1][0] ; mTransmitter:mTransmitter|data_buff[2][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.484      ;
; 0.332 ; mTransmitter:mTransmitter|data_buff[2][3] ; mTransmitter:mTransmitter|data_buff[3][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.484      ;
; 0.333 ; mTransmitter:mTransmitter|data_buff[1][5] ; mTransmitter:mTransmitter|data_buff[2][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.485      ;
; 0.333 ; mTransmitter:mTransmitter|data_buff[2][5] ; mTransmitter:mTransmitter|data_buff[3][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.485      ;
; 0.334 ; mTransmitter:mTransmitter|data_buff[2][7] ; mTransmitter:mTransmitter|data_buff[3][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.486      ;
; 0.334 ; mTransmitter:mTransmitter|data_buff[6][7] ; mTransmitter:mTransmitter|data_buff[7][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.486      ;
; 0.334 ; mTransmitter:mTransmitter|data_buff[0][0] ; mTransmitter:mTransmitter|data_buff[1][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.486      ;
; 0.334 ; mTransmitter:mTransmitter|data_buff[2][2] ; mTransmitter:mTransmitter|data_buff[3][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.486      ;
; 0.334 ; mTransmitter:mTransmitter|data_buff[5][3] ; mTransmitter:mTransmitter|data_buff[6][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.486      ;
; 0.335 ; mTransmitter:mTransmitter|data_buff[2][0] ; mTransmitter:mTransmitter|data_buff[3][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.487      ;
; 0.336 ; mTransmitter:mTransmitter|data_buff[0][4] ; mTransmitter:mTransmitter|data_buff[1][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.488      ;
; 0.336 ; mTransmitter:mTransmitter|data_buff[1][6] ; mTransmitter:mTransmitter|data_buff[2][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.488      ;
; 0.336 ; mTransmitter:mTransmitter|data_buff[6][6] ; mTransmitter:mTransmitter|data_buff[7][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.488      ;
; 0.337 ; mTransmitter:mTransmitter|data_buff[5][2] ; mTransmitter:mTransmitter|data_buff[6][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.489      ;
; 0.337 ; mTransmitter:mTransmitter|data_buff[6][3] ; mTransmitter:mTransmitter|data_buff[7][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.489      ;
; 0.338 ; mTransmitter:mTransmitter|data_buff[0][7] ; mTransmitter:mTransmitter|data_buff[1][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.490      ;
; 0.338 ; mTransmitter:mTransmitter|data_buff[1][7] ; mTransmitter:mTransmitter|data_buff[2][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.490      ;
; 0.338 ; mTransmitter:mTransmitter|data_buff[1][1] ; mTransmitter:mTransmitter|data_buff[2][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.490      ;
; 0.338 ; mTransmitter:mTransmitter|data_buff[3][2] ; mTransmitter:mTransmitter|data_buff[4][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.490      ;
; 0.339 ; mTransmitter:mTransmitter|data_buff[5][7] ; mTransmitter:mTransmitter|data_buff[6][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.491      ;
; 0.339 ; mTransmitter:mTransmitter|data_buff[6][0] ; mTransmitter:mTransmitter|data_buff[7][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.491      ;
; 0.339 ; mTransmitter:mTransmitter|data_buff[6][1] ; mTransmitter:mTransmitter|data_buff[7][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.491      ;
; 0.339 ; mTransmitter:mTransmitter|data_buff[6][2] ; mTransmitter:mTransmitter|data_buff[7][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.491      ;
; 0.340 ; mTransmitter:mTransmitter|data_buff[1][2] ; mTransmitter:mTransmitter|data_buff[2][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.492      ;
; 0.353 ; AN831:AN831|out_page[7]                   ; mTransmitter:mTransmitter|data_buff[0][7] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.211      ; 0.716      ;
; 0.359 ; AN831:AN831|out_page[5]                   ; mTransmitter:mTransmitter|data_buff[0][5] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.208      ; 0.719      ;
; 0.362 ; AN831:AN831|out_page[6]                   ; mTransmitter:mTransmitter|data_buff[0][6] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.208      ; 0.722      ;
; 0.403 ; mTransmitter:mTransmitter|data_buff[3][7] ; mTransmitter:mTransmitter|data_buff[4][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.555      ;
; 0.406 ; mTransmitter:mTransmitter|data_buff[5][5] ; mTransmitter:mTransmitter|data_buff[6][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.558      ;
; 0.409 ; mTransmitter:mTransmitter|data_buff[4][5] ; mTransmitter:mTransmitter|data_buff[5][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.561      ;
; 0.410 ; mTransmitter:mTransmitter|data_buff[6][4] ; mTransmitter:mTransmitter|data_buff[7][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.562      ;
; 0.410 ; mTransmitter:mTransmitter|data_buff[5][6] ; mTransmitter:mTransmitter|data_buff[6][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.562      ;
; 0.411 ; mTransmitter:mTransmitter|data_buff[4][6] ; mTransmitter:mTransmitter|data_buff[5][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.563      ;
; 0.411 ; mTransmitter:mTransmitter|data_buff[0][1] ; mTransmitter:mTransmitter|data_buff[1][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.563      ;
; 0.412 ; mTransmitter:mTransmitter|data_buff[5][0] ; mTransmitter:mTransmitter|data_buff[6][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.564      ;
; 0.412 ; mTransmitter:mTransmitter|data_buff[5][1] ; mTransmitter:mTransmitter|data_buff[6][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.564      ;
; 0.413 ; mTransmitter:mTransmitter|data_buff[3][4] ; mTransmitter:mTransmitter|data_buff[4][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.565      ;
; 0.413 ; mTransmitter:mTransmitter|data_buff[2][6] ; mTransmitter:mTransmitter|data_buff[3][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.565      ;
; 0.414 ; mTransmitter:mTransmitter|data_buff[2][4] ; mTransmitter:mTransmitter|data_buff[3][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.003      ; 0.569      ;
; 0.414 ; mTransmitter:mTransmitter|data_buff[5][4] ; mTransmitter:mTransmitter|data_buff[6][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.566      ;
; 0.414 ; mTransmitter:mTransmitter|data_buff[4][0] ; mTransmitter:mTransmitter|data_buff[5][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.566      ;
; 0.414 ; mTransmitter:mTransmitter|data_buff[4][1] ; mTransmitter:mTransmitter|data_buff[5][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.566      ;
; 0.420 ; mTransmitter:mTransmitter|data_buff[3][1] ; mTransmitter:mTransmitter|data_buff[4][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.572      ;
; 0.451 ; AN831:AN831|out_page[1]                   ; mTransmitter:mTransmitter|data_buff[0][1] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.242      ; 0.845      ;
+-------+-------------------------------------------+-------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'mTransmitter:mTransmitter|current_state.finish'                                                                                                                                                               ;
+-------+-----------------------------------------------+---------------------------------------+---------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                               ; Launch Clock                          ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+---------------------------------------+---------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.521 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.142      ; 0.663      ;
; 0.658 ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.135      ; 0.793      ;
; 0.693 ; mTransmitter:mTransmitter|data_buff[7][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.033     ; 0.660      ;
; 0.704 ; mTransmitter:mTransmitter|data_buff[7][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.042     ; 0.662      ;
; 0.705 ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.166      ; 0.871      ;
; 0.709 ; mTransmitter:mTransmitter|data_buff[7][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.047     ; 0.662      ;
; 0.727 ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.136      ; 0.863      ;
; 0.728 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.101      ; 0.829      ;
; 0.744 ; mTransmitter:mTransmitter|data_buff[3][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.033     ; 0.711      ;
; 0.764 ; mTransmitter:mTransmitter|data_buff[3][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.047     ; 0.717      ;
; 0.769 ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.194      ; 0.963      ;
; 0.791 ; mTransmitter:mTransmitter|data_buff[7][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.036      ; 0.827      ;
; 0.798 ; mTransmitter:mTransmitter|data_buff[1][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.047     ; 0.751      ;
; 0.807 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[2] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.101      ; 0.908      ;
; 0.828 ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.125      ; 0.953      ;
; 0.835 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.170      ; 1.005      ;
; 0.840 ; mTransmitter:mTransmitter|data_buff[3][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.042     ; 0.798      ;
; 0.861 ; mTransmitter:mTransmitter|data_buff[6][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.033     ; 0.828      ;
; 0.861 ; mTransmitter:mTransmitter|data_buff[5][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.033     ; 0.828      ;
; 0.864 ; mTransmitter:mTransmitter|data_buff[6][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.047     ; 0.817      ;
; 0.872 ; mTransmitter:mTransmitter|data_buff[6][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.042     ; 0.830      ;
; 0.882 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.157      ; 1.039      ;
; 0.887 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[2] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.116      ; 1.003      ;
; 0.889 ; mTransmitter:mTransmitter|data_buff[4][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.033     ; 0.856      ;
; 0.898 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[3] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.099      ; 0.997      ;
; 0.901 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.111      ; 1.012      ;
; 0.901 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.112      ; 1.013      ;
; 0.903 ; mTransmitter:mTransmitter|data_buff[4][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.042     ; 0.861      ;
; 0.909 ; mTransmitter:mTransmitter|data_buff[1][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.033     ; 0.876      ;
; 0.911 ; mTransmitter:mTransmitter|data_buff[4][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.047     ; 0.864      ;
; 0.912 ; mTransmitter:mTransmitter|data_buff[7][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.038     ; 0.874      ;
; 0.914 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[0] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.101      ; 1.015      ;
; 0.916 ; mTransmitter:mTransmitter|data_buff[7][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.037     ; 0.879      ;
; 0.925 ; mTransmitter:mTransmitter|data_buff[1][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.042     ; 0.883      ;
; 0.932 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[3] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.084      ; 1.016      ;
; 0.939 ; mTransmitter:mTransmitter|data_buff[3][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.035     ; 0.904      ;
; 0.955 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[3] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.099      ; 1.054      ;
; 0.957 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[0] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.116      ; 1.073      ;
; 0.958 ; mTransmitter:mTransmitter|data_buff[7][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.045     ; 0.913      ;
; 0.959 ; mTransmitter:mTransmitter|data_buff[5][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.036      ; 0.995      ;
; 0.959 ; mTransmitter:mTransmitter|data_buff[0][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.042     ; 0.917      ;
; 0.959 ; mTransmitter:mTransmitter|data_buff[5][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.042     ; 0.917      ;
; 0.963 ; mTransmitter:mTransmitter|data_buff[5][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.047     ; 0.916      ;
; 0.993 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[0] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.116      ; 1.109      ;
; 0.998 ; mTransmitter:mTransmitter|data_buff[2][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.033     ; 0.965      ;
; 1.000 ; mTransmitter:mTransmitter|data_buff[7][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.035     ; 0.965      ;
; 1.001 ; mTransmitter:mTransmitter|data_buff[3][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.045     ; 0.956      ;
; 1.003 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[0] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.116      ; 1.119      ;
; 1.008 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.127      ; 1.135      ;
; 1.013 ; mTransmitter:mTransmitter|data_buff[1][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.039      ; 1.052      ;
; 1.013 ; mTransmitter:mTransmitter|data_buff[2][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.037     ; 0.976      ;
; 1.013 ; mTransmitter:mTransmitter|data_buff[2][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.042     ; 0.971      ;
; 1.014 ; mTransmitter:mTransmitter|data_buff[3][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.037     ; 0.977      ;
; 1.016 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.126      ; 1.142      ;
; 1.030 ; mTransmitter:mTransmitter|data_buff[6][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.036      ; 1.066      ;
; 1.030 ; mTransmitter:mTransmitter|data_buff[1][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.038     ; 0.992      ;
; 1.031 ; mTransmitter:mTransmitter|data_buff[3][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.038     ; 0.993      ;
; 1.037 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[3] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.099      ; 1.136      ;
; 1.043 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[2] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.116      ; 1.159      ;
; 1.053 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.157      ; 1.210      ;
; 1.054 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.116      ; 1.170      ;
; 1.055 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.185      ; 1.240      ;
; 1.055 ; mTransmitter:mTransmitter|data_buff[0][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.038     ; 1.017      ;
; 1.079 ; mTransmitter:mTransmitter|data_buff[6][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.037     ; 1.042      ;
; 1.080 ; mTransmitter:mTransmitter|data_buff[6][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.038     ; 1.042      ;
; 1.082 ; mTransmitter:mTransmitter|data_buff[5][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.038     ; 1.044      ;
; 1.093 ; mTransmitter:mTransmitter|data_buff[0][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.047     ; 1.046      ;
; 1.100 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.185      ; 1.285      ;
; 1.100 ; mTransmitter:mTransmitter|data_buff[1][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.035     ; 1.065      ;
; 1.101 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.157      ; 1.258      ;
; 1.102 ; mTransmitter:mTransmitter|data_buff[2][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.038     ; 1.064      ;
; 1.106 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[2] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.116      ; 1.222      ;
; 1.108 ; mTransmitter:mTransmitter|data_buff[0][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.033     ; 1.075      ;
; 1.109 ; mTransmitter:mTransmitter|data_buff[2][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.035     ; 1.074      ;
; 1.110 ; mTransmitter:mTransmitter|data_buff[4][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.038     ; 1.072      ;
; 1.112 ; mTransmitter:mTransmitter|data_buff[4][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.037     ; 1.075      ;
; 1.112 ; mTransmitter:mTransmitter|data_buff[4][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.036      ; 1.148      ;
; 1.114 ; mTransmitter:mTransmitter|data_buff[1][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.037     ; 1.077      ;
; 1.118 ; mTransmitter:mTransmitter|data_buff[6][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.045     ; 1.073      ;
; 1.120 ; mTransmitter:mTransmitter|data_buff[5][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.045     ; 1.075      ;
; 1.142 ; mTransmitter:mTransmitter|data_buff[0][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.037     ; 1.105      ;
; 1.143 ; mTransmitter:mTransmitter|data_buff[0][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.035     ; 1.108      ;
; 1.146 ; mTransmitter:mTransmitter|data_buff[2][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.047     ; 1.099      ;
; 1.149 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.127      ; 1.276      ;
; 1.151 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.126      ; 1.277      ;
; 1.153 ; mTransmitter:mTransmitter|data_buff[1][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.045     ; 1.108      ;
; 1.154 ; mTransmitter:mTransmitter|data_buff[6][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.035     ; 1.119      ;
; 1.155 ; mTransmitter:mTransmitter|data_buff[4][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.045     ; 1.110      ;
; 1.168 ; mTransmitter:mTransmitter|data_buff[5][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.035     ; 1.133      ;
; 1.169 ; mTransmitter:mTransmitter|data_buff[5][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.037     ; 1.132      ;
; 1.195 ; mTransmitter:mTransmitter|data_buff[4][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.035     ; 1.160      ;
; 1.207 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.116      ; 1.323      ;
; 1.211 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.185      ; 1.396      ;
; 1.237 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.116      ; 1.353      ;
; 1.241 ; mTransmitter:mTransmitter|data_buff[3][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.036      ; 1.277      ;
; 1.253 ; mTransmitter:mTransmitter|data_buff[2][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.045     ; 1.208      ;
; 1.262 ; mTransmitter:mTransmitter|data_buff[0][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.039      ; 1.301      ;
; 1.265 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.127      ; 1.392      ;
; 1.283 ; mTransmitter:mTransmitter|data_buff[0][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.045     ; 1.238      ;
; 1.329 ; mTransmitter:mTransmitter|data_buff[2][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.039      ; 1.368      ;
+-------+-----------------------------------------------+---------------------------------------+---------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start'                                                                                                                                                                         ;
+-------+---------------------------------------+------------------------------------------------+------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                        ; Launch Clock                                   ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+------------------------------------------------+------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.566 ; mTransmitter:mTransmitter|data_out[5] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[5] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; -0.500       ; 0.099      ; 0.165      ;
; 0.571 ; mTransmitter:mTransmitter|data_out[2] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[2] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; -0.500       ; 0.099      ; 0.170      ;
; 0.585 ; mTransmitter:mTransmitter|data_out[3] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[3] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; -0.500       ; 0.086      ; 0.171      ;
; 0.587 ; mTransmitter:mTransmitter|data_out[1] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[1] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; -0.500       ; 0.084      ; 0.171      ;
; 0.593 ; mTransmitter:mTransmitter|data_out[0] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[0] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; -0.500       ; 0.077      ; 0.170      ;
; 0.594 ; mTransmitter:mTransmitter|data_out[6] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[6] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; -0.500       ; 0.079      ; 0.173      ;
; 0.594 ; mTransmitter:mTransmitter|data_out[7] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[7] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; -0.500       ; 0.077      ; 0.171      ;
; 0.659 ; mTransmitter:mTransmitter|data_out[4] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[4] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; -0.500       ; 0.009      ; 0.168      ;
+-------+---------------------------------------+------------------------------------------------+------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'iCLK_11MHz'                                                                                                    ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                    ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; iCLK_11MHz ; Rise       ; iCLK_11MHz                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|current_state.finish            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|current_state.finish            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|current_state.idle              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|current_state.idle              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|current_state.send              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|current_state.send              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|current_state.start             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|current_state.start             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.finish ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.finish ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.idle   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.idle   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.send   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.send   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[10]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[10]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[11]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[11]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[12]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[12]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[13]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[13]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[14]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[14]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[15]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[15]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[16]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[16]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[17]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[17]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[18]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[18]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[19]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[19]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[1]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[1]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[20]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[20]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[21]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[21]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[22]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[22]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[23]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[23]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[24]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[24]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[25]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[25]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[26]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[26]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[27]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[27]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[28]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[28]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[29]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[29]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[2]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[30]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[30]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[31]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[31]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[3]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[3]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[4]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[4]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[5]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[5]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[6]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[6]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[7]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[7]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[8]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[8]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[9]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[9]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[0]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[0]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[10]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[10]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[11]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[11]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[12]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[12]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[13]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[13]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[14]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[14]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[15]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[15]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[16]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[16]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[17]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[17]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[18]             ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'AUD_BCLK'                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; AUD_BCLK ; Rise       ; AUD_BCLK                                                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[0]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[0]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[18] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[18] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[19] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[19] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[23] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[23] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[10]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[10]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[11]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[11]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[12]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[12]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[13]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[13]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[14]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[14]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[15]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[15]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[16]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[16]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[17]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[17]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[18]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[18]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[19]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[19]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[20]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[20]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[21]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[21]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[22]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[22]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[23]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[23]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[24]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[24]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[25]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[25]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[26]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[26]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[27]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[27]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[28]                ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'AN831:AN831|out_page_sample_available'                                                                                    ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[6][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[6][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[6][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[6][1] ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int'                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                        ; Clock Edge ; Target                                                                                                                 ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[1]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[1]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[2]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[2]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[3]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[3]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[4]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[4]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[0]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[0]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[1]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[1]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[2]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[2]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[3]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[3]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[6]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[6]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[1]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[1]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[2]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[2]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[3]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[3]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[4]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[4]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[5]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[5]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[6]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[6]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[1]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[1]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[2]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[2]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[3]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[3]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[4]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[4]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[5]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[5]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[6]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[6]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[7]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[7]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[0]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[0]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[5]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[5]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[6]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[6]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[7]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[7]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~en              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~en              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~reg0            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~reg0            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_address        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_address        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte1          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte1          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte2          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte2          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_address       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_address       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte2         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte2         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_write_bit     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_write_bit     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.start_signal       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.start_signal       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.stop_signal        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.stop_signal        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|trans_clk_enabled_int    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|trans_clk_enabled_int    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.idle                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.idle                                                            ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'mTransmitter:mTransmitter|current_state.finish'                                                                                            ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                             ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[0]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[0]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[1]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[1]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[2]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[2]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[3]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[3]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[4]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[4]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[5]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[5]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[6]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[6]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[7]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[7]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|current_state.finish|regout           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|current_state.finish|regout           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|current_state.finish~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|current_state.finish~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|current_state.finish~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|current_state.finish~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[0]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[0]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[1]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[1]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[2]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[2]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[3]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[3]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[4]|datab                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[4]|datab                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[5]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[5]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[6]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[6]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[7]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[7]|datac                     ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start'                                                                                                 ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                  ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[0]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[0]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[1]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[1]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[2]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[2]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[3]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[3]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[4]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[4]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[5]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[5]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[6]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[6]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[7]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[7]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|TX_current_stat.start|regout           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|TX_current_stat.start|regout           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|TX_current_stat.start~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|TX_current_stat.start~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|TX_current_stat.start~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|TX_current_stat.start~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[0]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[0]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[1]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[1]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[2]|dataa                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[2]|dataa                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[3]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[3]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[4]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[4]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[5]|dataa                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[5]|dataa                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[6]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[6]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[7]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[7]|datab                      ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'iCLK_100'                                                                                ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                 ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------+
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[0]             ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[0]             ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[10]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[10]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[11]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[11]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[12]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[12]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[13]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[13]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[14]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[14]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[15]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[15]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[16]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[16]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[17]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[17]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[18]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[18]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[19]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[19]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[1]             ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[1]             ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[20]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[20]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[21]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[21]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[22]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[22]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[23]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[23]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[24]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[24]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[25]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[25]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[26]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[26]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[27]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[27]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[28]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[28]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[29]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[29]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[2]             ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[2]             ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[30]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[30]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[31]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[31]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[3]             ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[3]             ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[4]             ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[4]             ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[5]             ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[5]             ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[6]             ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[6]             ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[7]             ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[7]             ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[8]             ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[8]             ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[9]             ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[9]             ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[0]                ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[0]                ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[1]                ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[1]                ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[2]                ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[2]                ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[3]                ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[3]                ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[4]                ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[4]                ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[5]                ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[5]                ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[6]                ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[6]                ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[7]                ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[7]                ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page_sample_available  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page_sample_available  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|state.available            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|state.available            ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831|c0|altpll_component|pll|clk[0]   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831|c0|altpll_component|pll|clk[0]   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831|c0|altpll_component|pll|inclk[0] ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831|c0|altpll_component|pll|inclk[0] ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831|count_value[0]|clk               ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831|count_value[0]|clk               ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831|count_value[10]|clk              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831|count_value[10]|clk              ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831|count_value[11]|clk              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831|count_value[11]|clk              ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831|count_value[12]|clk              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831|count_value[12]|clk              ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831|count_value[13]|clk              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831|count_value[13]|clk              ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831|count_value[14]|clk              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831|count_value[14]|clk              ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'AN831|c0|altpll_component|pll|clk[0]'                                                                                                                                                      ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                                                                                       ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[0]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[0]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[10]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[10]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[11]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[11]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[12]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[12]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[13]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[13]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[14]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[14]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[15]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[15]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[16]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[16]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[17]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[17]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[18]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[18]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[19]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[19]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[1]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[1]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[20]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[20]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[21]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[21]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[22]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[22]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[23]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[23]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[24]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[24]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[25]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[25]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[26]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[26]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[27]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[27]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[28]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[28]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[29]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[29]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[2]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[2]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[30]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[30]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[31]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[31]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[3]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[3]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[4]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[4]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[5]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[5]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[6]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[6]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[7]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[7]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[8]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[8]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[9]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[9]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[0]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[0]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[10]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[10]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[11]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[11]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[12]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[12]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[13]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[13]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[14]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[14]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[15]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[15]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[16]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[16]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[17]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[17]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[18]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[18]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[19]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[19]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[1]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[1]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[20]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[20]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[21]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[21]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[22]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[22]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[23]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[23]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[24]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[24]      ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; AUD_ADCLRCK ; AUD_BCLK   ; -0.361 ; -0.361 ; Rise       ; AUD_BCLK        ;
; iAUD_ADCDAT ; AUD_BCLK   ; -0.537 ; -0.537 ; Rise       ; AUD_BCLK        ;
+-------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; AUD_ADCLRCK ; AUD_BCLK   ; 0.481 ; 0.481 ; Rise       ; AUD_BCLK        ;
; iAUD_ADCDAT ; AUD_BCLK   ; 0.657 ; 0.657 ; Rise       ; AUD_BCLK        ;
+-------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------+
; oI2C_SCLK ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 4.250 ; 4.250 ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; I2C_SDAT  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 3.997 ; 3.997 ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; oI2C_SCLK ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;       ; 3.586 ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; tx_out    ; iCLK_11MHz                                                                                                   ; 5.895 ; 5.895 ; Rise       ; iCLK_11MHz                                                                                                   ;
; tx_out    ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ; 6.083 ; 6.083 ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                        ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------+
; oI2C_SCLK ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 3.586 ; 4.250 ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; I2C_SDAT  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 3.997 ; 3.997 ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; oI2C_SCLK ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;       ; 3.586 ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; tx_out    ; iCLK_11MHz                                                                                                   ; 4.598 ; 4.598 ; Rise       ; iCLK_11MHz                                                                                                   ;
; tx_out    ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ; 5.767 ; 5.767 ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                                                                                                                                                 ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+------+------------+--------------------------------------------------------------------------------------------------------------+
; I2C_SDAT  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 3.841 ;      ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+------+------------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                                                                                                                                                         ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+------+------------+--------------------------------------------------------------------------------------------------------------+
; I2C_SDAT  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 3.841 ;      ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+------+------------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                                                                                                                                                         ;
+-----------+--------------------------------------------------------------------------------------------------------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------------------------+
; I2C_SDAT  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 3.841     ;           ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
+-----------+--------------------------------------------------------------------------------------------------------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                                                                                                                                                 ;
+-----------+--------------------------------------------------------------------------------------------------------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------------------------+
; I2C_SDAT  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 3.841     ;           ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
+-----------+--------------------------------------------------------------------------------------------------------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------+-----------+---------+----------+---------+---------------------+
; Clock                                                                                                         ; Setup     ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------------------------------------------------------+-----------+---------+----------+---------+---------------------+
; Worst-case Slack                                                                                              ; -6.462    ; -2.128  ; N/A      ; N/A     ; -1.941              ;
;  AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; -3.545    ; -1.073  ; N/A      ; N/A     ; -0.742              ;
;  AN831:AN831|out_page_sample_available                                                                        ; -0.486    ; 0.243   ; N/A      ; N/A     ; -0.742              ;
;  AN831|c0|altpll_component|pll|clk[0]                                                                         ; 0.381     ; -0.147  ; N/A      ; N/A     ; 8.758               ;
;  AUD_BCLK                                                                                                     ; -3.268    ; 0.215   ; N/A      ; N/A     ; -1.941              ;
;  iCLK_100                                                                                                     ; -6.462    ; -1.632  ; N/A      ; N/A     ; 3.758               ;
;  iCLK_11MHz                                                                                                   ; -5.304    ; -2.128  ; N/A      ; N/A     ; -1.941              ;
;  mTransmitter:mTransmitter|current_state.finish                                                               ; -6.144    ; 0.521   ; N/A      ; N/A     ; 0.500               ;
;  mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ; -2.176    ; 0.566   ; N/A      ; N/A     ; 0.500               ;
; Design-wide TNS                                                                                               ; -1063.019 ; -92.23  ; 0.0      ; 0.0     ; -469.858            ;
;  AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; -156.044  ; -1.672  ; N/A      ; N/A     ; -92.008             ;
;  AN831:AN831|out_page_sample_available                                                                        ; -14.167   ; 0.000   ; N/A      ; N/A     ; -94.976             ;
;  AN831|c0|altpll_component|pll|clk[0]                                                                         ; 0.000     ; -0.147  ; N/A      ; N/A     ; 0.000               ;
;  AUD_BCLK                                                                                                     ; -236.410  ; 0.000   ; N/A      ; N/A     ; -116.209            ;
;  iCLK_100                                                                                                     ; -49.008   ; -1.632  ; N/A      ; N/A     ; 0.000               ;
;  iCLK_11MHz                                                                                                   ; -557.720  ; -89.265 ; N/A      ; N/A     ; -166.665            ;
;  mTransmitter:mTransmitter|current_state.finish                                                               ; -34.327   ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ; -15.343   ; 0.000   ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------------------------------------------------------------------+-----------+---------+----------+---------+---------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; AUD_ADCLRCK ; AUD_BCLK   ; 0.220  ; 0.220  ; Rise       ; AUD_BCLK        ;
; iAUD_ADCDAT ; AUD_BCLK   ; -0.271 ; -0.271 ; Rise       ; AUD_BCLK        ;
+-------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; AUD_ADCLRCK ; AUD_BCLK   ; 0.481 ; 0.481 ; Rise       ; AUD_BCLK        ;
; iAUD_ADCDAT ; AUD_BCLK   ; 0.657 ; 0.657 ; Rise       ; AUD_BCLK        ;
+-------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                  ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+
; oI2C_SCLK ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 9.790  ; 9.790  ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; I2C_SDAT  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 8.949  ; 8.949  ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; oI2C_SCLK ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;        ; 9.214  ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; tx_out    ; iCLK_11MHz                                                                                                   ; 14.739 ; 14.739 ; Rise       ; iCLK_11MHz                                                                                                   ;
; tx_out    ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ; 16.261 ; 16.261 ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                        ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------+
; oI2C_SCLK ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 3.586 ; 4.250 ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; I2C_SDAT  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 3.997 ; 3.997 ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; oI2C_SCLK ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;       ; 3.586 ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; tx_out    ; iCLK_11MHz                                                                                                   ; 4.598 ; 4.598 ; Rise       ; iCLK_11MHz                                                                                                   ;
; tx_out    ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ; 5.767 ; 5.767 ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                   ; To Clock                                                                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 189      ; 34       ; 37       ; 367      ;
; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 2        ; 0        ; 0        ; 0        ;
; AN831:AN831|out_page_sample_available                                                                        ; AN831:AN831|out_page_sample_available                                                                        ; 56       ; 0        ; 0        ; 0        ;
; iCLK_100                                                                                                     ; AN831:AN831|out_page_sample_available                                                                        ; 8        ; 0        ; 0        ; 0        ;
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; 1        ; 1        ; 0        ; 0        ;
; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; 3069     ; 0        ; 0        ; 0        ;
; AUD_BCLK                                                                                                     ; AUD_BCLK                                                                                                     ; 727      ; 0        ; 0        ; 0        ;
; AN831:AN831|out_page_sample_available                                                                        ; iCLK_11MHz                                                                                                   ; 44       ; 44       ; 0        ; 0        ;
; iCLK_11MHz                                                                                                   ; iCLK_11MHz                                                                                                   ; 5564     ; 0        ; 0        ; 0        ;
; mTransmitter:mTransmitter|current_state.finish                                                               ; iCLK_11MHz                                                                                                   ; 70       ; 70       ; 0        ; 0        ;
; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ; iCLK_11MHz                                                                                                   ; 1        ; 1        ; 0        ; 0        ;
; AN831:AN831|out_page_sample_available                                                                        ; iCLK_100                                                                                                     ; 1        ; 1        ; 0        ; 0        ;
; AUD_BCLK                                                                                                     ; iCLK_100                                                                                                     ; 2857     ; 0        ; 0        ; 0        ;
; iCLK_100                                                                                                     ; iCLK_100                                                                                                     ; 1910     ; 0        ; 0        ; 0        ;
; AN831:AN831|out_page_sample_available                                                                        ; mTransmitter:mTransmitter|current_state.finish                                                               ; 64       ; 0        ; 0        ; 0        ;
; iCLK_11MHz                                                                                                   ; mTransmitter:mTransmitter|current_state.finish                                                               ; 74       ; 0        ; 0        ; 0        ;
; mTransmitter:mTransmitter|current_state.finish                                                               ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ; 0        ; 0        ; 8        ; 0        ;
+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                   ; To Clock                                                                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 189      ; 34       ; 37       ; 367      ;
; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 2        ; 0        ; 0        ; 0        ;
; AN831:AN831|out_page_sample_available                                                                        ; AN831:AN831|out_page_sample_available                                                                        ; 56       ; 0        ; 0        ; 0        ;
; iCLK_100                                                                                                     ; AN831:AN831|out_page_sample_available                                                                        ; 8        ; 0        ; 0        ; 0        ;
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; 1        ; 1        ; 0        ; 0        ;
; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; 3069     ; 0        ; 0        ; 0        ;
; AUD_BCLK                                                                                                     ; AUD_BCLK                                                                                                     ; 727      ; 0        ; 0        ; 0        ;
; AN831:AN831|out_page_sample_available                                                                        ; iCLK_11MHz                                                                                                   ; 44       ; 44       ; 0        ; 0        ;
; iCLK_11MHz                                                                                                   ; iCLK_11MHz                                                                                                   ; 5564     ; 0        ; 0        ; 0        ;
; mTransmitter:mTransmitter|current_state.finish                                                               ; iCLK_11MHz                                                                                                   ; 70       ; 70       ; 0        ; 0        ;
; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ; iCLK_11MHz                                                                                                   ; 1        ; 1        ; 0        ; 0        ;
; AN831:AN831|out_page_sample_available                                                                        ; iCLK_100                                                                                                     ; 1        ; 1        ; 0        ; 0        ;
; AUD_BCLK                                                                                                     ; iCLK_100                                                                                                     ; 2857     ; 0        ; 0        ; 0        ;
; iCLK_100                                                                                                     ; iCLK_100                                                                                                     ; 1910     ; 0        ; 0        ; 0        ;
; AN831:AN831|out_page_sample_available                                                                        ; mTransmitter:mTransmitter|current_state.finish                                                               ; 64       ; 0        ; 0        ; 0        ;
; iCLK_11MHz                                                                                                   ; mTransmitter:mTransmitter|current_state.finish                                                               ; 74       ; 0        ; 0        ; 0        ;
; mTransmitter:mTransmitter|current_state.finish                                                               ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ; 0        ; 0        ; 8        ; 0        ;
+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 2     ; 2    ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 18    ; 18   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon May 18 16:30:20 2020
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 10.000 -waveform {0.000 5.000} -name iCLK_100 iCLK_100
    Info (332110): create_generated_clock -source {AN831|c0|altpll_component|pll|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {AN831|c0|altpll_component|pll|clk[0]} {AN831|c0|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name iCLK_11MHz iCLK_11MHz
    Info (332105): create_clock -period 1.000 -name AUD_BCLK AUD_BCLK
    Info (332105): create_clock -period 1.000 -name mTransmitter:mTransmitter|current_state.finish mTransmitter:mTransmitter|current_state.finish
    Info (332105): create_clock -period 1.000 -name mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start
    Info (332105): create_clock -period 1.000 -name AN831:AN831|out_page_sample_available AN831:AN831|out_page_sample_available
    Info (332105): create_clock -period 1.000 -name AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -6.462
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.462       -49.008 iCLK_100 
    Info (332119):    -6.144       -34.327 mTransmitter:mTransmitter|current_state.finish 
    Info (332119):    -5.304      -557.720 iCLK_11MHz 
    Info (332119):    -3.545      -156.044 AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int 
    Info (332119):    -3.268      -236.410 AUD_BCLK 
    Info (332119):    -2.176       -15.343 mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start 
    Info (332119):    -0.486       -14.167 AN831:AN831|out_page_sample_available 
    Info (332119):     0.381         0.000 AN831|c0|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -2.128
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.128       -41.932 iCLK_11MHz 
    Info (332119):    -1.632        -1.632 iCLK_100 
    Info (332119):    -1.073        -1.672 AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int 
    Info (332119):    -0.147        -0.147 AN831|c0|altpll_component|pll|clk[0] 
    Info (332119):     0.499         0.000 AUD_BCLK 
    Info (332119):     0.534         0.000 AN831:AN831|out_page_sample_available 
    Info (332119):     0.775         0.000 mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start 
    Info (332119):     0.896         0.000 mTransmitter:mTransmitter|current_state.finish 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.941
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.941      -166.665 iCLK_11MHz 
    Info (332119):    -1.941      -116.209 AUD_BCLK 
    Info (332119):    -0.742       -94.976 AN831:AN831|out_page_sample_available 
    Info (332119):    -0.742       -92.008 AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int 
    Info (332119):     0.500         0.000 mTransmitter:mTransmitter|current_state.finish 
    Info (332119):     0.500         0.000 mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start 
    Info (332119):     3.758         0.000 iCLK_100 
    Info (332119):     8.758         0.000 AN831|c0|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.431
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.431       -10.878 iCLK_100 
    Info (332119):    -1.362        -6.558 mTransmitter:mTransmitter|current_state.finish 
    Info (332119):    -1.066      -107.786 iCLK_11MHz 
    Info (332119):    -0.650       -23.332 AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int 
    Info (332119):    -0.448       -28.097 AUD_BCLK 
    Info (332119):    -0.259        -1.476 mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start 
    Info (332119):     0.429         0.000 AN831:AN831|out_page_sample_available 
    Info (332119):     0.473         0.000 AN831|c0|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -1.438
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.438       -89.265 iCLK_11MHz 
    Info (332119):    -1.280        -1.280 iCLK_100 
    Info (332119):    -0.862        -1.592 AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int 
    Info (332119):    -0.093        -0.093 AN831|c0|altpll_component|pll|clk[0] 
    Info (332119):     0.215         0.000 AUD_BCLK 
    Info (332119):     0.243         0.000 AN831:AN831|out_page_sample_available 
    Info (332119):     0.521         0.000 mTransmitter:mTransmitter|current_state.finish 
    Info (332119):     0.566         0.000 mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380      -112.380 iCLK_11MHz 
    Info (332119):    -1.380       -78.380 AUD_BCLK 
    Info (332119):    -0.500       -64.000 AN831:AN831|out_page_sample_available 
    Info (332119):    -0.500       -62.000 AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int 
    Info (332119):     0.500         0.000 mTransmitter:mTransmitter|current_state.finish 
    Info (332119):     0.500         0.000 mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start 
    Info (332119):     4.000         0.000 iCLK_100 
    Info (332119):     9.000         0.000 AN831|c0|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4692 megabytes
    Info: Processing ended: Mon May 18 16:30:25 2020
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04


