

================================================================
== Vitis HLS Report for 'sha_stream_Pipeline_local_memset_label1'
================================================================
* Date:           Fri Feb 28 00:38:19 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SHA
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  1.794 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|       17|  16.000 ns|  0.136 us|    2|   17|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- local_memset_label1  |        0|       15|         1|          1|          1|  0 ~ 15|       yes|
        +-----------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.79>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%idx37 = alloca i32 1"   --->   Operation 4 'alloca' 'idx37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%add_ln61_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %add_ln61"   --->   Operation 5 'read' 'add_ln61_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%m_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %m"   --->   Operation 6 'read' 'm_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %idx37"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.body4.i.i"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%idx37_load = load i4 %idx37" [data/benchmarks/sha/sha.c:57->data/benchmarks/sha/sha.c:179->data/benchmarks/sha/sha.c:217]   --->   Operation 9 'load' 'idx37_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.70ns)   --->   "%icmp_ln66 = icmp_eq  i4 %idx37_load, i4 %m_read" [data/benchmarks/sha/sha.c:66->data/benchmarks/sha/sha.c:179->data/benchmarks/sha/sha.c:217]   --->   Operation 10 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 15, i64 8"   --->   Operation 11 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.70ns)   --->   "%add_ln66 = add i4 %idx37_load, i4 1" [data/benchmarks/sha/sha.c:66->data/benchmarks/sha/sha.c:179->data/benchmarks/sha/sha.c:217]   --->   Operation 12 'add' 'add_ln66' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln66 = br i1 %icmp_ln66, void %while.body4.i.i.split, void %local_memset.exit.i.loopexit.exitStub" [data/benchmarks/sha/sha.c:66->data/benchmarks/sha/sha.c:179->data/benchmarks/sha/sha.c:217]   --->   Operation 13 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln57 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [data/benchmarks/sha/sha.c:57->data/benchmarks/sha/sha.c:179->data/benchmarks/sha/sha.c:217]   --->   Operation 14 'specpipeline' 'specpipeline_ln57' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specloopname_ln66 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [data/benchmarks/sha/sha.c:66->data/benchmarks/sha/sha.c:179->data/benchmarks/sha/sha.c:217]   --->   Operation 15 'specloopname' 'specloopname_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.70ns)   --->   "%add_ln57 = add i4 %idx37_load, i4 %add_ln61_read" [data/benchmarks/sha/sha.c:57->data/benchmarks/sha/sha.c:179->data/benchmarks/sha/sha.c:217]   --->   Operation 16 'add' 'add_ln57' <Predicate = (!icmp_ln66)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i4 %add_ln57" [data/benchmarks/sha/sha.c:57->data/benchmarks/sha/sha.c:179->data/benchmarks/sha/sha.c:217]   --->   Operation 17 'zext' 'zext_ln57' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p = getelementptr i32 %sha_info_data, i64 0, i64 %zext_ln57" [data/benchmarks/sha/sha.c:57->data/benchmarks/sha/sha.c:179->data/benchmarks/sha/sha.c:217]   --->   Operation 18 'getelementptr' 'p' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.69ns)   --->   "%store_ln68 = store i32 0, i4 %p" [data/benchmarks/sha/sha.c:68->data/benchmarks/sha/sha.c:179->data/benchmarks/sha/sha.c:217]   --->   Operation 19 'store' 'store_ln68' <Predicate = (!icmp_ln66)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln66 = store i4 %add_ln66, i4 %idx37" [data/benchmarks/sha/sha.c:66->data/benchmarks/sha/sha.c:179->data/benchmarks/sha/sha.c:217]   --->   Operation 20 'store' 'store_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.38>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln66 = br void %while.body4.i.i" [data/benchmarks/sha/sha.c:66->data/benchmarks/sha/sha.c:179->data/benchmarks/sha/sha.c:217]   --->   Operation 21 'br' 'br_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 22 'ret' 'ret_ln0' <Predicate = (icmp_ln66)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 1.794ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'idx37' [7]  (0.387 ns)
	'load' operation 4 bit ('idx37_load', data/benchmarks/sha/sha.c:57->data/benchmarks/sha/sha.c:179->data/benchmarks/sha/sha.c:217) on local variable 'idx37' [10]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln66', data/benchmarks/sha/sha.c:66->data/benchmarks/sha/sha.c:179->data/benchmarks/sha/sha.c:217) [11]  (0.708 ns)
	'store' operation 0 bit ('store_ln68', data/benchmarks/sha/sha.c:68->data/benchmarks/sha/sha.c:179->data/benchmarks/sha/sha.c:217) of constant 0 on array 'sha_info_data' [21]  (0.699 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
