# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-sv -CFLAGS -DMEM_DEPTH=1048576 -DMEM_PATH=_/Users/aali02/Documents/GitHub/rv32i-core/project/pd5/verif/data/test1.x_ --cc /Users/aali02/Documents/GitHub/rv32i-core/project/pd5/design/code/constants.svh /Users/aali02/Documents/GitHub/rv32i-core/project/pd5/design/code/memory.sv /Users/aali02/Documents/GitHub/rv32i-core/project/pd5/design/code/fetch.sv /Users/aali02/Documents/GitHub/rv32i-core/project/pd5/design/code/control.sv /Users/aali02/Documents/GitHub/rv32i-core/project/pd5/design/code/branch_control.sv /Users/aali02/Documents/GitHub/rv32i-core/project/pd5/design/code/decode.sv /Users/aali02/Documents/GitHub/rv32i-core/project/pd5/design/code/igen.sv /Users/aali02/Documents/GitHub/rv32i-core/project/pd5/design/code/register_file.sv /Users/aali02/Documents/GitHub/rv32i-core/project/pd5/design/code/writeback.sv /Users/aali02/Documents/GitHub/rv32i-core/project/pd5/design/code/execute.sv /Users/aali02/Documents/GitHub/rv32i-core/project/pd5/design/code/pd5.sv /Users/aali02/Documents/GitHub/rv32i-core/project/pd5/verif/tests/clockgen.sv /Users/aali02/Documents/GitHub/rv32i-core/project/pd5/design/design_wrapper.sv /Users/aali02/Documents/GitHub/rv32i-core/project/pd5/verif/tests/test_pd.sv --exe /Users/aali02/Documents/GitHub/rv32i-core/project/pd5/verif/tests/test_pd.cpp -I/Users/aali02/Documents/GitHub/rv32i-core/project/pd5/design -I/Users/aali02/Documents/GitHub/rv32i-core/project/pd5/design/code -I/Users/aali02/Documents/GitHub/rv32i-core/project/pd5/verif/tests -top-module top --Mdir /Users/aali02/Documents/GitHub/rv32i-core/project/pd5/verif/sim/verilator/test_pd +define+MEM_PATH=_/Users/aali02/Documents/GitHub/rv32i-core/project/pd5/verif/data/test1.x_ +define+TEST_VECTOR=_/Users/aali02/Documents/GitHub/rv32i-core/project/pd5/verif/data/test_vector.x_ +define+MEM_DEPTH=1048576 +define+GEN_TRACE=0 +define+TRACE_FILE=_test1.trace_ +define+LINE_COUNT=154 +define+PATTERN_FILE=_/Users/aali02/Documents/GitHub/rv32i-core/project/pd5/verif/data/test1.pattern_ +define+PATTERN_LINE_COUNT=2389 +define+PATTERN_DUMP_FILE=_test1.dump_ +define+PATTERN_DUMP=0 +define+PATTERN_CHECK=0 +define+VCD_FILE=_test1.vcd_ +define+TIMEOUT=50000"
S      1330 153547449  1763681180           0  1763681180           0 "DwN7AmVfYwNzKoCFAr349xNGGFjeN8sxXjABhMB5" "/Users/aali02/Documents/GitHub/rv32i-core/project/pd5/design/code/branch_control.sv"
S      3073 153547450  1763681209           0  1763681209           0 "eAgewpIx7TMUHrtzhExYaJYh0vgJh8hz0TD99lSU" "/Users/aali02/Documents/GitHub/rv32i-core/project/pd5/design/code/constants.svh"
S      5099 153547451  1763681231           0  1763681231           0 "ENuz9soIgt6zhYpn06joA3AmlM8u3E5Sd5B1OUjo" "/Users/aali02/Documents/GitHub/rv32i-core/project/pd5/design/code/control.sv"
S      1827 153547452  1763681252           0  1763681252           0 "Dbuvh09oTQQVjKTTlrUOirdCjsMe6hBhUxPBmT2d" "/Users/aali02/Documents/GitHub/rv32i-core/project/pd5/design/code/decode.sv"
S      3768 199436669  1763681281           0  1763681281           0 "4mvTORMmp3ZmIBi3GUfGAQxnEPjsadfBCkvHIIQh" "/Users/aali02/Documents/GitHub/rv32i-core/project/pd5/design/code/execute.sv"
S      1159 153547453  1763681298           0  1763681298           0 "iFiCzTBikapdCUYI14U278A5vMQ8Tnw9VZ2pPwwC" "/Users/aali02/Documents/GitHub/rv32i-core/project/pd5/design/code/fetch.sv"
S      1419 153547454  1763681316           0  1763681316           0 "IqBinAUyOM4Zr3S7UOYJxIB76i7ijFIKWbCOv8So" "/Users/aali02/Documents/GitHub/rv32i-core/project/pd5/design/code/igen.sv"
S      5093 153547455  1763681347           0  1763681347           0 "0BYgQhEexzvXaFFB05bs2bkwIO6ituSAtCsaGxr9" "/Users/aali02/Documents/GitHub/rv32i-core/project/pd5/design/code/memory.sv"
S      7830 199343034  1763681495           0  1763681495           0 "ZJrlcqQ7pWwpoKASYgWAvj9y0SYVAzFqRoL6RnmF" "/Users/aali02/Documents/GitHub/rv32i-core/project/pd5/design/code/pd5.sv"
S      1487 153547457  1763681514           0  1763681514           0 "yfk0rYFAFyQjxixjm9gOUQPuQI0AT6WrhGEJ2eeP" "/Users/aali02/Documents/GitHub/rv32i-core/project/pd5/design/code/register_file.sv"
S      1454 199343035  1763681602           0  1763681602           0 "tj5kdmSSdYBBJuW5iD4cDIGDfxtLcZ2P9inzmsA5" "/Users/aali02/Documents/GitHub/rv32i-core/project/pd5/design/code/writeback.sv"
S       332 153547459  1759159465           0  1759159465           0 "ARxa5oHoQITRDvvtWkFSUsBVL0APGkXIXVQVzo0Y" "/Users/aali02/Documents/GitHub/rv32i-core/project/pd5/design/design_wrapper.sv"
S      1304 199343036  1763681666           0  1763681666           0 "zBD5TCGSYxxKMhD889FPVN1TBeLYG5ijl8u0T4MB" "/Users/aali02/Documents/GitHub/rv32i-core/project/pd5/design/probes.svh"
T      2876 199467442  1763741233           0  1763741233           0 "unhashed" "/Users/aali02/Documents/GitHub/rv32i-core/project/pd5/verif/sim/verilator/test_pd/Vtop.cpp"
T      3478 199467441  1763741233           0  1763741233           0 "unhashed" "/Users/aali02/Documents/GitHub/rv32i-core/project/pd5/verif/sim/verilator/test_pd/Vtop.h"
T      2145 199467455  1763741233           0  1763741233           0 "unhashed" "/Users/aali02/Documents/GitHub/rv32i-core/project/pd5/verif/sim/verilator/test_pd/Vtop.mk"
T       901 199467440  1763741233           0  1763741233           0 "unhashed" "/Users/aali02/Documents/GitHub/rv32i-core/project/pd5/verif/sim/verilator/test_pd/Vtop__Dpi.cpp"
T       676 199467439  1763741233           0  1763741233           0 "unhashed" "/Users/aali02/Documents/GitHub/rv32i-core/project/pd5/verif/sim/verilator/test_pd/Vtop__Dpi.h"
T       671 199467444  1763741233           0  1763741233           0 "unhashed" "/Users/aali02/Documents/GitHub/rv32i-core/project/pd5/verif/sim/verilator/test_pd/Vtop__Dpi_Export__0.cpp"
T      1995 199467437  1763741233           0  1763741233           0 "unhashed" "/Users/aali02/Documents/GitHub/rv32i-core/project/pd5/verif/sim/verilator/test_pd/Vtop__Syms.cpp"
T      1396 199467438  1763741233           0  1763741233           0 "unhashed" "/Users/aali02/Documents/GitHub/rv32i-core/project/pd5/verif/sim/verilator/test_pd/Vtop__Syms.h"
T      4955 199467446  1763741233           0  1763741233           0 "unhashed" "/Users/aali02/Documents/GitHub/rv32i-core/project/pd5/verif/sim/verilator/test_pd/Vtop___024root.h"
T    103407 199467451  1763741233           0  1763741233           0 "unhashed" "/Users/aali02/Documents/GitHub/rv32i-core/project/pd5/verif/sim/verilator/test_pd/Vtop___024root__0.cpp"
T     98432 199467449  1763741233           0  1763741233           0 "unhashed" "/Users/aali02/Documents/GitHub/rv32i-core/project/pd5/verif/sim/verilator/test_pd/Vtop___024root__0__Slow.cpp"
T       568 199467448  1763741233           0  1763741233           0 "unhashed" "/Users/aali02/Documents/GitHub/rv32i-core/project/pd5/verif/sim/verilator/test_pd/Vtop___024root__Slow.cpp"
T       627 199467447  1763741233           0  1763741233           0 "unhashed" "/Users/aali02/Documents/GitHub/rv32i-core/project/pd5/verif/sim/verilator/test_pd/Vtop___024unit.h"
T       439 199467453  1763741233           0  1763741233           0 "unhashed" "/Users/aali02/Documents/GitHub/rv32i-core/project/pd5/verif/sim/verilator/test_pd/Vtop___024unit__0__Slow.cpp"
T       568 199467452  1763741233           0  1763741233           0 "unhashed" "/Users/aali02/Documents/GitHub/rv32i-core/project/pd5/verif/sim/verilator/test_pd/Vtop___024unit__Slow.cpp"
T       773 199467445  1763741233           0  1763741233           0 "unhashed" "/Users/aali02/Documents/GitHub/rv32i-core/project/pd5/verif/sim/verilator/test_pd/Vtop__pch.h"
T      3686 199467456  1763741233           0  1763741233           0 "unhashed" "/Users/aali02/Documents/GitHub/rv32i-core/project/pd5/verif/sim/verilator/test_pd/Vtop__ver.d"
T         0        0  1763741233           0  1763741233           0 "unhashed" "/Users/aali02/Documents/GitHub/rv32i-core/project/pd5/verif/sim/verilator/test_pd/Vtop__verFiles.dat"
T      1718 199467454  1763741233           0  1763741233           0 "unhashed" "/Users/aali02/Documents/GitHub/rv32i-core/project/pd5/verif/sim/verilator/test_pd/Vtop_classes.mk"
S       893 180879881  1761945284           0  1761945284           0 "GW7Npl0pwvsu8BvIMInYRLXqImhxjHpvK7TuhsGQ" "/Users/aali02/Documents/GitHub/rv32i-core/project/pd5/verif/tests/clockgen.sv"
S      1158 199343041  1763679408           0  1763679408           0 "gwO0Xjc7M3yZ5YdA177XgXiBNnfVYRIrGaG8fjzB" "/Users/aali02/Documents/GitHub/rv32i-core/project/pd5/verif/tests/fields.h"
S      1197 199343042  1763679408           0  1763679408           0 "LGnAh2rdnTADyLI4NfvKMgKbdk29Ou2RW2IS79y3" "/Users/aali02/Documents/GitHub/rv32i-core/project/pd5/verif/tests/pattern_check.h"
S      2280 199343043  1763679408           0  1763679408           0 "J2sMyXjd8DhwMoIoCTZPYakzxq4k2xqWtPAiuhPM" "/Users/aali02/Documents/GitHub/rv32i-core/project/pd5/verif/tests/pattern_dump.h"
S      6663 199343044  1763679408           0  1763679408           0 "ZJVE6oBYFWm24IbChJddZaq5CY7rRjSPHzltKYJo" "/Users/aali02/Documents/GitHub/rv32i-core/project/pd5/verif/tests/tasks.h"
S      1328 199343045  1763679408           0  1763679408           0 "3IM66BTGxmh6zr71JWir7CWxmpIwxdJOpsAvzsCJ" "/Users/aali02/Documents/GitHub/rv32i-core/project/pd5/verif/tests/test_pd.sv"
S      1473 199305996  1763678794           0  1763678794           0 "PQgUhFH2zOCJVXBMpe7bRjbcQcxhhmBANmffMyr9" "/Users/aali02/Documents/GitHub/rv32i-core/project/pd5/verif/tests/trace_dump.h"
S      1317 199305997  1763678794           0  1763678794           0 "tteduUxUTdBgvamNieINWTfIc6g9g7BG6Ky1djKD" "/Users/aali02/Documents/GitHub/rv32i-core/project/pd5/verif/tests/tracegen.v"
S  11685136 185572784  1762393967           0  1762099966           0 "unhashed" "/opt/homebrew/Cellar/verilator/5.042/bin/verilator_bin"
S      6463 185572903  1762393967           0  1762099966           0 "JZm6meYsIyq0R8uGaji2NEBdPusokdGZs82CBAWw" "/opt/homebrew/Cellar/verilator/5.042/share/verilator/include/verilated_std.sv"
S      3211 185572904  1762393967           0  1762099966           0 "OR1rZliZFrJspYue6obWFuZ2lJCaOWbs1SaAgBq7" "/opt/homebrew/Cellar/verilator/5.042/share/verilator/include/verilated_std_waiver.vlt"
