# compile verilog/system verilog design source files
verilog floating_point_v7_1_15  \
"../../../../neuron_ipcheck.ip_user_files/ipstatic/hdl/floating_point_v7_1_rfs.v" \

verilog xil_defaultlib  \
"../../../../neuron_ipcheck.ip_user_files/ipstatic/hdl/verilog/neuron_fadd_32ns_32ns_32_7_full_dsp_1.v" \
"../../../../neuron_ipcheck.ip_user_files/ipstatic/hdl/verilog/neuron_faddfsub_32ns_32ns_32_7_full_dsp_1.v" \
"../../../../neuron_ipcheck.ip_user_files/ipstatic/hdl/verilog/neuron_fcmp_32ns_32ns_1_2_no_dsp_1.v" \
"../../../../neuron_ipcheck.ip_user_files/ipstatic/hdl/verilog/neuron_fdiv_32ns_32ns_32_16_no_dsp_1.v" \
"../../../../neuron_ipcheck.ip_user_files/ipstatic/hdl/verilog/neuron_flow_control_loop_pipe_sequential_init.v" \
"../../../../neuron_ipcheck.ip_user_files/ipstatic/hdl/verilog/neuron_fmul_32ns_32ns_32_4_max_dsp_1.v" \
"../../../../neuron_ipcheck.ip_user_files/ipstatic/hdl/verilog/neuron_neuron_Pipeline_VITIS_LOOP_15_1.v" \
"../../../../neuron_ipcheck.ip_user_files/ipstatic/hdl/verilog/neuron_neuron_Pipeline_VITIS_LOOP_15_1_neuron_tanh_in_ROM_AUTO_1R.v" \
"../../../../neuron_ipcheck.ip_user_files/ipstatic/hdl/verilog/neuron.v" \
"../../../../neuron_ipcheck.ip_user_files/ipstatic/hdl/ip/neuron_faddfsub_32ns_32ns_32_7_full_dsp_1_ip.v" \
"../../../../neuron_ipcheck.ip_user_files/ipstatic/hdl/ip/neuron_fadd_32ns_32ns_32_7_full_dsp_1_ip.v" \
"../../../../neuron_ipcheck.ip_user_files/ipstatic/hdl/ip/neuron_fcmp_32ns_32ns_1_2_no_dsp_1_ip.v" \
"../../../../neuron_ipcheck.ip_user_files/ipstatic/hdl/ip/neuron_fdiv_32ns_32ns_32_16_no_dsp_1_ip.v" \
"../../../../neuron_ipcheck.ip_user_files/ipstatic/hdl/ip/neuron_fmul_32ns_32ns_32_4_max_dsp_1_ip.v" \
"../../../../neuron_ipcheck.gen/sources_1/ip/neuron_0/sim/neuron_0.v" \
"../../../../neuron_ipcheck.ip_user_files/ipstatic/hdl/verilog/MAC_faddfsub_32ns_32ns_32_7_full_dsp_1.v" \
"../../../../neuron_ipcheck.ip_user_files/ipstatic/hdl/verilog/MAC_fcmp_32ns_32ns_1_2_no_dsp_1.v" \
"../../../../neuron_ipcheck.ip_user_files/ipstatic/hdl/verilog/MAC_flow_control_loop_pipe.v" \
"../../../../neuron_ipcheck.ip_user_files/ipstatic/hdl/verilog/MAC_fmul_32ns_32ns_32_4_max_dsp_1.v" \
"../../../../neuron_ipcheck.ip_user_files/ipstatic/hdl/verilog/MAC.v" \
"../../../../neuron_ipcheck.ip_user_files/ipstatic/hdl/ip/MAC_faddfsub_32ns_32ns_32_7_full_dsp_1_ip.v" \
"../../../../neuron_ipcheck.ip_user_files/ipstatic/hdl/ip/MAC_fcmp_32ns_32ns_1_2_no_dsp_1_ip.v" \
"../../../../neuron_ipcheck.ip_user_files/ipstatic/hdl/ip/MAC_fmul_32ns_32ns_32_4_max_dsp_1_ip.v" \
"../../../../neuron_ipcheck.gen/sources_1/ip/MAC_0/sim/MAC_0.v" \
"../../../../neuron_ipcheck.srcs/sources_1/new/top.v" \
"../../../../neuron_ipcheck.srcs/sim_1/new/testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
