
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f32m_mult/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f32m_mult
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f32m_mult.v
# synth_design -part xc7z020clg484-3 -top f32m_mult -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top f32m_mult -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 252431 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.531 ; gain = 27.895 ; free physical = 243756 ; free virtual = 311627
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'f32m_mult' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f32m_mult.v:11]
INFO: [Synth 8-6157] synthesizing module 'f3m_add' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f32m_mult.v:51]
INFO: [Synth 8-6157] synthesizing module 'f3_add' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f32m_mult.v:61]
INFO: [Synth 8-6155] done synthesizing module 'f3_add' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f32m_mult.v:61]
INFO: [Synth 8-6155] done synthesizing module 'f3m_add' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f32m_mult.v:51]
INFO: [Synth 8-6157] synthesizing module 'f3m_sub' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f32m_mult.v:141]
INFO: [Synth 8-6157] synthesizing module 'f3_sub' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f32m_mult.v:830]
INFO: [Synth 8-6155] done synthesizing module 'f3_sub' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f32m_mult.v:830]
INFO: [Synth 8-6155] done synthesizing module 'f3m_sub' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f32m_mult.v:141]
INFO: [Synth 8-6157] synthesizing module 'f3m_mult3' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f32m_mult.v:76]
INFO: [Synth 8-6157] synthesizing module 'f3m_mux3' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f32m_mult.v:128]
INFO: [Synth 8-6155] done synthesizing module 'f3m_mux3' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f32m_mult.v:128]
INFO: [Synth 8-6157] synthesizing module 'f3m_mult' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f32m_mult.v:170]
INFO: [Synth 8-6157] synthesizing module 'func8' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f32m_mult.v:227]
INFO: [Synth 8-6157] synthesizing module 'f3_mult' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f32m_mult.v:817]
INFO: [Synth 8-6155] done synthesizing module 'f3_mult' (6#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f32m_mult.v:817]
INFO: [Synth 8-6155] done synthesizing module 'func8' (7#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f32m_mult.v:227]
INFO: [Synth 8-6157] synthesizing module 'func7' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f32m_mult.v:213]
INFO: [Synth 8-6155] done synthesizing module 'func7' (8#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f32m_mult.v:213]
INFO: [Synth 8-6155] done synthesizing module 'f3m_mult' (9#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f32m_mult.v:170]
INFO: [Synth 8-6157] synthesizing module 'func6' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f32m_mult.v:152]
INFO: [Synth 8-6155] done synthesizing module 'func6' (10#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f32m_mult.v:152]
INFO: [Synth 8-6155] done synthesizing module 'f3m_mult3' (11#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f32m_mult.v:76]
INFO: [Synth 8-6155] done synthesizing module 'f32m_mult' (12#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f32m_mult.v:11]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.297 ; gain = 80.660 ; free physical = 242936 ; free virtual = 310796
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1554.297 ; gain = 80.660 ; free physical = 243085 ; free virtual = 310945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1562.297 ; gain = 88.660 ; free physical = 243075 ; free virtual = 310935
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-5544] ROM "out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1601.473 ; gain = 127.836 ; free physical = 243530 ; free virtual = 311396
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	              388 Bit    Registers := 1     
	              194 Bit    Registers := 7     
	               34 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input    194 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module f32m_mult 
Detailed RTL Component Info : 
+---Registers : 
	              388 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module f3m_mult 
Detailed RTL Component Info : 
+---Registers : 
	              194 Bit    Registers := 4     
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    194 Bit        Muxes := 2     
Module func6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module f3m_mult3 
Detailed RTL Component Info : 
+---Registers : 
	              194 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 1932.090 ; gain = 458.453 ; free physical = 245204 ; free virtual = 313073
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 1932.094 ; gain = 458.457 ; free physical = 245145 ; free virtual = 313014
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1932.094 ; gain = 458.457 ; free physical = 246206 ; free virtual = 314098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 1932.094 ; gain = 458.457 ; free physical = 246209 ; free virtual = 314101
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 1932.094 ; gain = 458.457 ; free physical = 246209 ; free virtual = 314101
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 1932.094 ; gain = 458.457 ; free physical = 246207 ; free virtual = 314099
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 1932.094 ; gain = 458.457 ; free physical = 246207 ; free virtual = 314099
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 1932.094 ; gain = 458.457 ; free physical = 246183 ; free virtual = 314076
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 1932.094 ; gain = 458.457 ; free physical = 246182 ; free virtual = 314075
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |    16|
|3     |LUT3 |     9|
|4     |LUT4 |   581|
|5     |LUT5 |   388|
|6     |LUT6 |   974|
|7     |FDRE |  1793|
|8     |FDSE |     2|
+------+-----+------+

Report Instance Areas: 
+------+--------------------+----------+------+
|      |Instance            |Module    |Cells |
+------+--------------------+----------+------+
|1     |top                 |          |  3764|
|2     |  ins10             |func6     |     5|
|3     |  ins9              |f3m_mult3 |  3369|
|4     |    ins11           |f3m_mult  |  2385|
|5     |      ins1          |func8     |   594|
|6     |      ins2          |f3m_add   |   194|
|7     |        \aa[0].aa   |f3_add    |     2|
|8     |        \aa[10].aa  |f3_add_1  |     2|
|9     |        \aa[11].aa  |f3_add_2  |     2|
|10    |        \aa[12].aa  |f3_add_3  |     2|
|11    |        \aa[13].aa  |f3_add_4  |     2|
|12    |        \aa[14].aa  |f3_add_5  |     2|
|13    |        \aa[15].aa  |f3_add_6  |     2|
|14    |        \aa[16].aa  |f3_add_7  |     2|
|15    |        \aa[17].aa  |f3_add_8  |     2|
|16    |        \aa[18].aa  |f3_add_9  |     2|
|17    |        \aa[19].aa  |f3_add_10 |     2|
|18    |        \aa[1].aa   |f3_add_11 |     2|
|19    |        \aa[20].aa  |f3_add_12 |     2|
|20    |        \aa[21].aa  |f3_add_13 |     2|
|21    |        \aa[22].aa  |f3_add_14 |     2|
|22    |        \aa[23].aa  |f3_add_15 |     2|
|23    |        \aa[24].aa  |f3_add_16 |     2|
|24    |        \aa[25].aa  |f3_add_17 |     2|
|25    |        \aa[26].aa  |f3_add_18 |     2|
|26    |        \aa[27].aa  |f3_add_19 |     2|
|27    |        \aa[28].aa  |f3_add_20 |     2|
|28    |        \aa[29].aa  |f3_add_21 |     2|
|29    |        \aa[2].aa   |f3_add_22 |     2|
|30    |        \aa[30].aa  |f3_add_23 |     2|
|31    |        \aa[31].aa  |f3_add_24 |     2|
|32    |        \aa[32].aa  |f3_add_25 |     2|
|33    |        \aa[33].aa  |f3_add_26 |     2|
|34    |        \aa[34].aa  |f3_add_27 |     2|
|35    |        \aa[35].aa  |f3_add_28 |     2|
|36    |        \aa[36].aa  |f3_add_29 |     2|
|37    |        \aa[37].aa  |f3_add_30 |     2|
|38    |        \aa[38].aa  |f3_add_31 |     2|
|39    |        \aa[39].aa  |f3_add_32 |     2|
|40    |        \aa[3].aa   |f3_add_33 |     2|
|41    |        \aa[40].aa  |f3_add_34 |     2|
|42    |        \aa[41].aa  |f3_add_35 |     2|
|43    |        \aa[42].aa  |f3_add_36 |     2|
|44    |        \aa[43].aa  |f3_add_37 |     2|
|45    |        \aa[44].aa  |f3_add_38 |     2|
|46    |        \aa[45].aa  |f3_add_39 |     2|
|47    |        \aa[46].aa  |f3_add_40 |     2|
|48    |        \aa[47].aa  |f3_add_41 |     2|
|49    |        \aa[48].aa  |f3_add_42 |     2|
|50    |        \aa[49].aa  |f3_add_43 |     2|
|51    |        \aa[4].aa   |f3_add_44 |     2|
|52    |        \aa[50].aa  |f3_add_45 |     2|
|53    |        \aa[51].aa  |f3_add_46 |     2|
|54    |        \aa[52].aa  |f3_add_47 |     2|
|55    |        \aa[53].aa  |f3_add_48 |     2|
|56    |        \aa[54].aa  |f3_add_49 |     2|
|57    |        \aa[55].aa  |f3_add_50 |     2|
|58    |        \aa[56].aa  |f3_add_51 |     2|
|59    |        \aa[57].aa  |f3_add_52 |     2|
|60    |        \aa[58].aa  |f3_add_53 |     2|
|61    |        \aa[59].aa  |f3_add_54 |     2|
|62    |        \aa[5].aa   |f3_add_55 |     2|
|63    |        \aa[60].aa  |f3_add_56 |     2|
|64    |        \aa[61].aa  |f3_add_57 |     2|
|65    |        \aa[62].aa  |f3_add_58 |     2|
|66    |        \aa[63].aa  |f3_add_59 |     2|
|67    |        \aa[64].aa  |f3_add_60 |     2|
|68    |        \aa[65].aa  |f3_add_61 |     2|
|69    |        \aa[66].aa  |f3_add_62 |     2|
|70    |        \aa[67].aa  |f3_add_63 |     2|
|71    |        \aa[68].aa  |f3_add_64 |     2|
|72    |        \aa[69].aa  |f3_add_65 |     2|
|73    |        \aa[6].aa   |f3_add_66 |     2|
|74    |        \aa[70].aa  |f3_add_67 |     2|
|75    |        \aa[71].aa  |f3_add_68 |     2|
|76    |        \aa[72].aa  |f3_add_69 |     2|
|77    |        \aa[73].aa  |f3_add_70 |     2|
|78    |        \aa[74].aa  |f3_add_71 |     2|
|79    |        \aa[75].aa  |f3_add_72 |     2|
|80    |        \aa[76].aa  |f3_add_73 |     2|
|81    |        \aa[77].aa  |f3_add_74 |     2|
|82    |        \aa[78].aa  |f3_add_75 |     2|
|83    |        \aa[79].aa  |f3_add_76 |     2|
|84    |        \aa[7].aa   |f3_add_77 |     2|
|85    |        \aa[80].aa  |f3_add_78 |     2|
|86    |        \aa[81].aa  |f3_add_79 |     2|
|87    |        \aa[82].aa  |f3_add_80 |     2|
|88    |        \aa[83].aa  |f3_add_81 |     2|
|89    |        \aa[84].aa  |f3_add_82 |     2|
|90    |        \aa[85].aa  |f3_add_83 |     2|
|91    |        \aa[86].aa  |f3_add_84 |     2|
|92    |        \aa[87].aa  |f3_add_85 |     2|
|93    |        \aa[88].aa  |f3_add_86 |     2|
|94    |        \aa[89].aa  |f3_add_87 |     2|
|95    |        \aa[8].aa   |f3_add_88 |     2|
|96    |        \aa[90].aa  |f3_add_89 |     2|
|97    |        \aa[91].aa  |f3_add_90 |     2|
|98    |        \aa[92].aa  |f3_add_91 |     2|
|99    |        \aa[93].aa  |f3_add_92 |     2|
|100   |        \aa[94].aa  |f3_add_93 |     2|
|101   |        \aa[95].aa  |f3_add_94 |     2|
|102   |        \aa[96].aa  |f3_add_95 |     2|
|103   |        \aa[9].aa   |f3_add_96 |     2|
|104   |    ins12           |func6_0   |     4|
+------+--------------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 1932.094 ; gain = 458.457 ; free physical = 246181 ; free virtual = 314073
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 1932.094 ; gain = 458.457 ; free physical = 246182 ; free virtual = 314074
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 1932.098 ; gain = 458.457 ; free physical = 246200 ; free virtual = 314092
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1994.266 ; gain = 0.000 ; free physical = 246139 ; free virtual = 314021
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 1994.266 ; gain = 520.727 ; free physical = 246167 ; free virtual = 314057
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2432.512 ; gain = 438.246 ; free physical = 246513 ; free virtual = 314378
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2432.512 ; gain = 0.000 ; free physical = 246511 ; free virtual = 314376
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2456.520 ; gain = 0.000 ; free physical = 246498 ; free virtual = 314364
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f32m_mult/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f32m_mult/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2568.801 ; gain = 0.004 ; free physical = 246075 ; free virtual = 313944

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: f8479f21

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2568.801 ; gain = 0.000 ; free physical = 246072 ; free virtual = 313941

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: f8479f21

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2568.801 ; gain = 0.000 ; free physical = 245880 ; free virtual = 313751
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: f8479f21

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2568.801 ; gain = 0.000 ; free physical = 245860 ; free virtual = 313730
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: f8479f21

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2568.801 ; gain = 0.000 ; free physical = 245851 ; free virtual = 313722
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: f8479f21

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2568.801 ; gain = 0.000 ; free physical = 245866 ; free virtual = 313736
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: f8479f21

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2568.801 ; gain = 0.000 ; free physical = 245925 ; free virtual = 313795
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: f8479f21

Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2568.801 ; gain = 0.000 ; free physical = 245913 ; free virtual = 313783
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2568.801 ; gain = 0.000 ; free physical = 245916 ; free virtual = 313786
Ending Logic Optimization Task | Checksum: f8479f21

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2568.801 ; gain = 0.000 ; free physical = 245915 ; free virtual = 313785

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: f8479f21

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2568.801 ; gain = 0.000 ; free physical = 245903 ; free virtual = 313773

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: f8479f21

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2568.801 ; gain = 0.000 ; free physical = 245903 ; free virtual = 313773

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2568.801 ; gain = 0.000 ; free physical = 245903 ; free virtual = 313773
Ending Netlist Obfuscation Task | Checksum: f8479f21

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2568.801 ; gain = 0.000 ; free physical = 245905 ; free virtual = 313775
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2568.801 ; gain = 0.004 ; free physical = 245903 ; free virtual = 313773
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: f8479f21
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module f32m_mult ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2600.785 ; gain = 0.000 ; free physical = 245855 ; free virtual = 313725
INFO: [Pwropt 34-9] Applying IDT optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.283 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2600.785 ; gain = 0.000 ; free physical = 245843 ; free virtual = 313714
Running Vector-less Activity Propagation...
IDT: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2771.918 ; gain = 171.133 ; free physical = 245727 ; free virtual = 313598
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2813.941 ; gain = 42.023 ; free physical = 245732 ; free virtual = 313602
Power optimization passes: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2813.941 ; gain = 213.156 ; free physical = 245732 ; free virtual = 313602

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2813.941 ; gain = 0.000 ; free physical = 245844 ; free virtual = 313713


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design f32m_mult ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 4 accepted clusters 4

Number of Slice Registers augmented: 0 newly gated: 4 Total: 1795
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/4 RAMS dropped: 0/0 Clusters dropped: 0/4 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: da1de7a0

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2813.941 ; gain = 0.000 ; free physical = 246402 ; free virtual = 314271
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: da1de7a0
Power optimization: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2813.941 ; gain = 245.141 ; free physical = 246833 ; free virtual = 314702
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 27220744 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 129866232

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2813.941 ; gain = 0.000 ; free physical = 246970 ; free virtual = 314839
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 129866232

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2813.941 ; gain = 0.000 ; free physical = 246966 ; free virtual = 314835
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 129866232

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2813.941 ; gain = 0.000 ; free physical = 246940 ; free virtual = 314808
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 129866232

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2813.941 ; gain = 0.000 ; free physical = 246938 ; free virtual = 314807
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 129866232

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2813.941 ; gain = 0.000 ; free physical = 246938 ; free virtual = 314807

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2813.941 ; gain = 0.000 ; free physical = 246938 ; free virtual = 314807
Ending Netlist Obfuscation Task | Checksum: 129866232

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2813.941 ; gain = 0.000 ; free physical = 246938 ; free virtual = 314807
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2813.941 ; gain = 0.000 ; free physical = 246735 ; free virtual = 314604
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 91688b1e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2813.941 ; gain = 0.000 ; free physical = 246735 ; free virtual = 314604
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2813.941 ; gain = 0.000 ; free physical = 246723 ; free virtual = 314591

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 3d3b39d2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2813.941 ; gain = 0.000 ; free physical = 246698 ; free virtual = 314566

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: b6a3ce96

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2813.941 ; gain = 0.000 ; free physical = 246698 ; free virtual = 314566

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: b6a3ce96

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2813.941 ; gain = 0.000 ; free physical = 246708 ; free virtual = 314577
Phase 1 Placer Initialization | Checksum: b6a3ce96

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2813.941 ; gain = 0.000 ; free physical = 246710 ; free virtual = 314578

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 8c92703d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2813.941 ; gain = 0.000 ; free physical = 246685 ; free virtual = 314554

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2813.941 ; gain = 0.000 ; free physical = 246517 ; free virtual = 314385

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 116929033

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2813.941 ; gain = 0.000 ; free physical = 246551 ; free virtual = 314419
Phase 2 Global Placement | Checksum: bcc78e7f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2813.941 ; gain = 0.000 ; free physical = 246544 ; free virtual = 314412

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: bcc78e7f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2813.941 ; gain = 0.000 ; free physical = 246542 ; free virtual = 314410

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: fbc71ad5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2813.941 ; gain = 0.000 ; free physical = 246298 ; free virtual = 314166

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1358b968c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2813.941 ; gain = 0.000 ; free physical = 246312 ; free virtual = 314180

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: b0c35184

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2813.941 ; gain = 0.000 ; free physical = 246311 ; free virtual = 314179

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: fd3c8802

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2813.941 ; gain = 0.000 ; free physical = 246184 ; free virtual = 314053

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: a52a7396

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2813.941 ; gain = 0.000 ; free physical = 246170 ; free virtual = 314038

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 14f1ae994

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2813.941 ; gain = 0.000 ; free physical = 246154 ; free virtual = 314023
Phase 3 Detail Placement | Checksum: 14f1ae994

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2813.941 ; gain = 0.000 ; free physical = 246135 ; free virtual = 314003

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1c808275b

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1c808275b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2813.941 ; gain = 0.000 ; free physical = 246154 ; free virtual = 314022
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.854. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1ae4bddab

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2813.941 ; gain = 0.000 ; free physical = 246131 ; free virtual = 313999
Phase 4.1 Post Commit Optimization | Checksum: 1ae4bddab

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2813.941 ; gain = 0.000 ; free physical = 246122 ; free virtual = 313990

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1ae4bddab

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2813.941 ; gain = 0.000 ; free physical = 246150 ; free virtual = 314018

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1ae4bddab

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2813.941 ; gain = 0.000 ; free physical = 246146 ; free virtual = 314014

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2813.941 ; gain = 0.000 ; free physical = 246144 ; free virtual = 314013
Phase 4.4 Final Placement Cleanup | Checksum: 141ae1fd6

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2813.941 ; gain = 0.000 ; free physical = 246139 ; free virtual = 314007
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 141ae1fd6

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2813.941 ; gain = 0.000 ; free physical = 246141 ; free virtual = 314009
Ending Placer Task | Checksum: 64a65afe

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2813.941 ; gain = 0.000 ; free physical = 246162 ; free virtual = 314030
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 2813.941 ; gain = 0.000 ; free physical = 246154 ; free virtual = 314022
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2813.941 ; gain = 0.000 ; free physical = 245958 ; free virtual = 313826
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2813.941 ; gain = 0.000 ; free physical = 245920 ; free virtual = 313788
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2813.941 ; gain = 0.000 ; free physical = 245880 ; free virtual = 313753
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f32m_mult/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 1f8dbf08 ConstDB: 0 ShapeSum: 45189bf6 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "b[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[249]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[249]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[248]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[248]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[255]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[255]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[254]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[254]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[66]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[66]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[261]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[261]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[67]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[67]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[260]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[260]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[72]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[72]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[267]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[267]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[73]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[73]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[266]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[266]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[84]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[84]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[279]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[279]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[85]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[85]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[278]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[278]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[90]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[90]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[285]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[285]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[91]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[91]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[284]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[284]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[108]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[108]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[303]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[303]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[109]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[109]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[302]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[302]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[78]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[78]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[273]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[273]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[79]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[79]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[272]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[272]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[114]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[114]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[309]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[309]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[115]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[115]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[308]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[308]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[120]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[120]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[315]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[315]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[121]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[121]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[314]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[314]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[237]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[237]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[236]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[236]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[243]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[243]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[242]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[242]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[102]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[102]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[297]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[297]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[103]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[103]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[296]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[296]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[105]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[105]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[298]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[298]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[104]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[104]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[299]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[299]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[101]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[101]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[294]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[294]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[100]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[100]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[295]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[295]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[225]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[225]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[224]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[224]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[231]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[231]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[230]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[230]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[102]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[102]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[297]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[297]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[103]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[103]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[296]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[296]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[96]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[96]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[291]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[291]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[97]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[97]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[290]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[290]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[107]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[107]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[300]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[300]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[106]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[106]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[301]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[301]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[97]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[97]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[290]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[290]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[96]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[96]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[291]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[291]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[89]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[89]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[282]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[282]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[88]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[88]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[283]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[283]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[91]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[91]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[284]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[284]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[90]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[90]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[285]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[285]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[84]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[84]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[279]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[279]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[85]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[85]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[278]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[278]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[122]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[122]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[317]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[317]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[123]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[123]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[316]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[316]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 10e07ff7b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2813.941 ; gain = 0.000 ; free physical = 245218 ; free virtual = 313087
Post Restoration Checksum: NetGraph: 81876fdd NumContArr: 8c808f9e Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 10e07ff7b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2813.941 ; gain = 0.000 ; free physical = 245223 ; free virtual = 313091

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 10e07ff7b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2813.941 ; gain = 0.000 ; free physical = 245211 ; free virtual = 313079

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 10e07ff7b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2813.941 ; gain = 0.000 ; free physical = 245210 ; free virtual = 313078
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1dd6eed6e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2813.941 ; gain = 0.000 ; free physical = 245208 ; free virtual = 313076
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.027  | TNS=0.000  | WHS=0.082  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 20e3679f5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2813.941 ; gain = 0.000 ; free physical = 245195 ; free virtual = 313063

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2b80582ac

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2813.941 ; gain = 0.000 ; free physical = 245204 ; free virtual = 313072

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 261
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.220  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: fdd7d33d

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2813.941 ; gain = 0.000 ; free physical = 245212 ; free virtual = 313080
Phase 4 Rip-up And Reroute | Checksum: fdd7d33d

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2813.941 ; gain = 0.000 ; free physical = 245211 ; free virtual = 313079

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: fdd7d33d

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2813.941 ; gain = 0.000 ; free physical = 245210 ; free virtual = 313078

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: fdd7d33d

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2813.941 ; gain = 0.000 ; free physical = 245211 ; free virtual = 313079
Phase 5 Delay and Skew Optimization | Checksum: fdd7d33d

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2813.941 ; gain = 0.000 ; free physical = 245212 ; free virtual = 313080

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: d94d4ec1

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2813.941 ; gain = 0.000 ; free physical = 245214 ; free virtual = 313082
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.220  | TNS=0.000  | WHS=0.105  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: d94d4ec1

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2813.941 ; gain = 0.000 ; free physical = 245214 ; free virtual = 313082
Phase 6 Post Hold Fix | Checksum: d94d4ec1

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2813.941 ; gain = 0.000 ; free physical = 245214 ; free virtual = 313082

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.2347 %
  Global Horizontal Routing Utilization  = 0.317022 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: f50fb5db

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2813.941 ; gain = 0.000 ; free physical = 245204 ; free virtual = 313072

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: f50fb5db

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2813.941 ; gain = 0.000 ; free physical = 245201 ; free virtual = 313069

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 106543447

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 2813.941 ; gain = 0.000 ; free physical = 245208 ; free virtual = 313076

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.220  | TNS=0.000  | WHS=0.105  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 106543447

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2813.941 ; gain = 0.000 ; free physical = 245208 ; free virtual = 313076
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2813.941 ; gain = 0.000 ; free physical = 245242 ; free virtual = 313110

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 2813.941 ; gain = 0.000 ; free physical = 245242 ; free virtual = 313110
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2813.941 ; gain = 0.000 ; free physical = 245242 ; free virtual = 313110
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2813.941 ; gain = 0.000 ; free physical = 245237 ; free virtual = 313106
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2813.941 ; gain = 0.000 ; free physical = 245228 ; free virtual = 313101
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f32m_mult/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f32m_mult/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f32m_mult/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f32m_mult/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2903.004 ; gain = 0.000 ; free physical = 244668 ; free virtual = 312539
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 21:14:35 2022...
