Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.41 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.41 secs
 
--> Reading design: Procesa.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Procesa.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Procesa"
Output Format                      : NGC
Target Device                      : xc6slx9-2-csg225

---- Source Options
Top Module Name                    : Procesa
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\ISE P N\UnidadLogicaAritmetica\Alu.vhd" into library work
Parsing entity <Alu>.
Parsing architecture <Behavioral> of entity <alu>.
Parsing VHDL file "C:\ISE P N\progcont\progCont.vhd" into library work
Parsing entity <progCont>.
Parsing architecture <Behavioral> of entity <progcont>.
Parsing VHDL file "C:\ISE P N\PORTout\Pout.vhd" into library work
Parsing entity <Pout>.
Parsing architecture <Behavioral> of entity <pout>.
Parsing VHDL file "C:\ISE P N\Port\Ports.vhd" into library work
Parsing entity <Ports>.
Parsing architecture <Behavioral> of entity <ports>.
Parsing VHDL file "C:\ISE P N\Mem_Trabajo\Wtrabajo.vhd" into library work
Parsing entity <Wtrabajo>.
Parsing architecture <Behavioral> of entity <wtrabajo>.
Parsing VHDL file "C:\ISE P N\Mem_rom\Rom.vhd" into library work
Parsing entity <Rom>.
Parsing architecture <Behavioral> of entity <rom>.
Parsing VHDL file "C:\ISE P N\MemRam\Ram.vhd" into library work
Parsing entity <Ram>.
Parsing architecture <Behavioral> of entity <ram>.
Parsing VHDL file "C:\ISE P N\DecodificadorC\DecodC.vhd" into library work
Parsing entity <DecodC>.
Parsing architecture <Behavioral> of entity <decodc>.
Parsing VHDL file "C:\ISE P N\DecodificadorB\DecodB.vhd" into library work
Parsing entity <DecodB>.
Parsing architecture <Behavioral> of entity <decodb>.
Parsing VHDL file "C:\ISE P N\DecodificadorA\DecodA.vhd" into library work
Parsing entity <DecodA>.
Parsing architecture <Behavioral> of entity <decoda>.
Parsing VHDL file "C:\ISE P N\Procesa\Procesa.vhd" into library work
Parsing entity <Procesa>.
Parsing architecture <Behavioral> of entity <procesa>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Procesa> (architecture <Behavioral>) from library <work>.

Elaborating entity <Ports> (architecture <Behavioral>) from library <work>.

Elaborating entity <Pout> (architecture <Behavioral>) from library <work>.

Elaborating entity <Wtrabajo> (architecture <Behavioral>) from library <work>.

Elaborating entity <Rom> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\ISE P N\Mem_rom\Rom.vhd" Line 50. Case statement is complete. others clause is never selected

Elaborating entity <Ram> (architecture <Behavioral>) from library <work>.

Elaborating entity <DecodA> (architecture <Behavioral>) from library <work>.

Elaborating entity <DecodB> (architecture <Behavioral>) from library <work>.

Elaborating entity <DecodC> (architecture <Behavioral>) from library <work>.

Elaborating entity <Alu> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\ISE P N\UnidadLogicaAritmetica\Alu.vhd" Line 108. Case statement is complete. others clause is never selected

Elaborating entity <progCont> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Procesa>.
    Related source file is "C:\ISE P N\Procesa\Procesa.vhd".
    Summary:
	no macro.
Unit <Procesa> synthesized.

Synthesizing Unit <Ports>.
    Related source file is "C:\ISE P N\Port\Ports.vhd".
    Found 4-bit register for signal <tmp>.
    Found 4-bit register for signal <salePint>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <Ports> synthesized.

Synthesizing Unit <Pout>.
    Related source file is "C:\ISE P N\PORTout\Pout.vhd".
    Found 4-bit register for signal <tmp>.
    Found 4-bit register for signal <salePout>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <Pout> synthesized.

Synthesizing Unit <Wtrabajo>.
    Related source file is "C:\ISE P N\Mem_Trabajo\Wtrabajo.vhd".
    Found 4-bit register for signal <tmpW>.
    Found 4-bit register for signal <saleW>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <Wtrabajo> synthesized.

Synthesizing Unit <Rom>.
    Related source file is "C:\ISE P N\Mem_rom\Rom.vhd".
    Found 24-bit register for signal <salida>.
    Found 16x24-bit Read Only RAM for signal <dire[3]_GND_9_o_wide_mux_0_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred  24 D-type flip-flop(s).
Unit <Rom> synthesized.

Synthesizing Unit <Ram>.
    Related source file is "C:\ISE P N\MemRam\Ram.vhd".
    Found 16x4-bit single-port RAM <Mram_dato> for signal <dato>.
    Found 4-bit register for signal <sale>.
    Summary:
	inferred   1 RAM(s).
	inferred   4 D-type flip-flop(s).
Unit <Ram> synthesized.

Synthesizing Unit <DecodA>.
    Related source file is "C:\ISE P N\DecodificadorA\DecodA.vhd".
    Found 4-bit register for signal <tmpres>.
    Found 4-bit register for signal <tmpA>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <DecodA> synthesized.

Synthesizing Unit <DecodB>.
    Related source file is "C:\ISE P N\DecodificadorB\DecodB.vhd".
    Found 4-bit register for signal <tmpres>.
    Found 4-bit register for signal <tmpB>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <DecodB> synthesized.

Synthesizing Unit <DecodC>.
    Related source file is "C:\ISE P N\DecodificadorC\DecodC.vhd".
    Found 4-bit register for signal <ramC>.
    Found 4-bit register for signal <portOut>.
    Found 4-bit register for signal <aluC>.
    Found 4-bit register for signal <tmpsal>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <DecodC> synthesized.

Synthesizing Unit <Alu>.
    Related source file is "C:\ISE P N\UnidadLogicaAritmetica\Alu.vhd".
    Found 1-bit register for signal <carry>.
    Found 1-bit register for signal <z>.
    Found 5-bit register for signal <tmpres>.
    Found 5-bit adder for signal <tmpa[4]_tmpb[4]_add_2_OUT> created at line 31.
    Found 5-bit adder for signal <tmpa[4]_GND_14_o_add_12_OUT> created at line 97.
    Found 5-bit subtractor for signal <GND_14_o_GND_14_o_sub_14_OUT<4:0>> created at line 97.
    Found 5-bit subtractor for signal <GND_14_o_GND_14_o_sub_15_OUT<4:0>> created at line 97.
    Found 5-bit subtractor for signal <GND_14_o_GND_14_o_sub_16_OUT<4:0>> created at line 100.
    Found 5-bit comparator greater for signal <tmpa[4]_tmpb[4]_LessThan_12_o> created at line 95
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred   7 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <Alu> synthesized.

Synthesizing Unit <progCont>.
    Related source file is "C:\ISE P N\progcont\progCont.vhd".
    Found 4-bit register for signal <tmpcont>.
    Found 4-bit adder for signal <tmpcont[3]_GND_15_o_add_1_OUT> created at line 19.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
Unit <progCont> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x24-bit single-port Read Only RAM                   : 1
 16x4-bit single-port RAM                              : 1
# Adders/Subtractors                                   : 4
 4-bit adder                                           : 1
 5-bit adder                                           : 1
 5-bit addsub                                          : 1
 5-bit subtractor                                      : 1
# Registers                                            : 20
 1-bit register                                        : 2
 24-bit register                                       : 1
 4-bit register                                        : 16
 5-bit register                                        : 1
# Comparators                                          : 1
 5-bit comparator greater                              : 1
# Multiplexers                                         : 18
 1-bit 2-to-1 multiplexer                              : 3
 4-bit 2-to-1 multiplexer                              : 6
 5-bit 2-to-1 multiplexer                              : 9

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Ram>.
INFO:Xst:3231 - The small RAM <Mram_dato> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     clkA           | connected to signal <clk>           | fall     |
    |     weA            | connected to signal <rw>            | low      |
    |     addrA          | connected to signal <dire>          |          |
    |     diA            | connected to signal <entra>         |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Ram> synthesized (advanced).

Synthesizing (advanced) Unit <Rom>.
INFO:Xst:3231 - The small RAM <Mram_dire[3]_GND_9_o_wide_mux_0_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 24-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <dire>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Rom> synthesized (advanced).

Synthesizing (advanced) Unit <progCont>.
The following registers are absorbed into counter <tmpcont>: 1 register on signal <tmpcont>.
Unit <progCont> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x24-bit single-port distributed Read Only RAM       : 1
 16x4-bit single-port distributed RAM                  : 1
# Adders/Subtractors                                   : 2
 5-bit addsub                                          : 1
 5-bit subtractor borrow in                            : 1
# Counters                                             : 1
 4-bit up counter                                      : 1
# Registers                                            : 91
 Flip-Flops                                            : 91
# Comparators                                          : 1
 5-bit comparator greater                              : 1
# Multiplexers                                         : 18
 1-bit 2-to-1 multiplexer                              : 3
 4-bit 2-to-1 multiplexer                              : 6
 5-bit 2-to-1 multiplexer                              : 9

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <salida_13> (without init value) has a constant value of 0 in block <Rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <salida_15> (without init value) has a constant value of 0 in block <Rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <salida_16> (without init value) has a constant value of 0 in block <Rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <salida_17> (without init value) has a constant value of 0 in block <Rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <salida_18> (without init value) has a constant value of 0 in block <Rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <salida_19> (without init value) has a constant value of 0 in block <Rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <salida_22> (without init value) has a constant value of 0 in block <Rom>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <salida_3> in Unit <Rom> is equivalent to the following FF/Latch, which will be removed : <salida_5> 
INFO:Xst:2261 - The FF/Latch <salida_4> in Unit <Rom> is equivalent to the following FF/Latch, which will be removed : <salida_7> 

Optimizing unit <Procesa> ...

Optimizing unit <Ports> ...

Optimizing unit <Pout> ...

Optimizing unit <Wtrabajo> ...

Optimizing unit <Rom> ...

Optimizing unit <DecodA> ...

Optimizing unit <DecodB> ...

Optimizing unit <DecodC> ...

Optimizing unit <Alu> ...
WARNING:Xst:1710 - FF/Latch <Inst_Ram/sale_3> (without init value) has a constant value of 0 in block <Procesa>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Inst_Ram/sale_2> (without init value) has a constant value of 0 in block <Procesa>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Inst_Ram/sale_1> (without init value) has a constant value of 0 in block <Procesa>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Inst_Ram/sale_0> (without init value) has a constant value of 0 in block <Procesa>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_DecodC/ramC_3> is unconnected in block <Procesa>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_Ram/Mram_dato4> is unconnected in block <Procesa>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_DecodC/ramC_2> is unconnected in block <Procesa>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_Ram/Mram_dato3> is unconnected in block <Procesa>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_DecodC/ramC_1> is unconnected in block <Procesa>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_Ram/Mram_dato2> is unconnected in block <Procesa>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_DecodC/ramC_0> is unconnected in block <Procesa>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_Ram/Mram_dato1> is unconnected in block <Procesa>.
WARNING:Xst:1710 - FF/Latch <Inst_DecodB/tmpB_2> (without init value) has a constant value of 0 in block <Procesa>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Inst_DecodB/tmpres_2> (without init value) has a constant value of 0 in block <Procesa>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Procesa, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 76
 Flip-Flops                                            : 76

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Procesa.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 80
#      GND                         : 1
#      INV                         : 6
#      LUT2                        : 5
#      LUT3                        : 12
#      LUT4                        : 19
#      LUT5                        : 13
#      LUT6                        : 20
#      MUXF7                       : 3
#      VCC                         : 1
# FlipFlops/Latches                : 76
#      FD_1                        : 16
#      FDE_1                       : 56
#      FDR                         : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 22
#      IBUF                        : 4
#      OBUF                        : 18

Device utilization summary:
---------------------------

Selected Device : 6slx9csg225-2 


Slice Logic Utilization: 
 Number of Slice Registers:              76  out of  11440     0%  
 Number of Slice LUTs:                   75  out of   5720     1%  
    Number used as Logic:                75  out of   5720     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    113
   Number with an unused Flip Flop:      37  out of    113    32%  
   Number with an unused LUT:            38  out of    113    33%  
   Number of fully used LUT-FF pairs:    38  out of    113    33%  
   Number of unique control sets:        15

IO Utilization: 
 Number of IOs:                          23
 Number of bonded IOBs:                  23  out of    160    14%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRL/BUFHCEs:         1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 76    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 6.491ns (Maximum Frequency: 154.059MHz)
   Minimum input arrival time before clock: 2.083ns
   Maximum output required time after clock: 4.618ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.491ns (frequency: 154.059MHz)
  Total number of paths / destination ports: 804 / 126
-------------------------------------------------------------------------
Delay:               6.491ns (Levels of Logic = 5)
  Source:            Inst_DecodA/tmpres_0 (FF)
  Destination:       Inst_Alu/tmpres_4 (FF)
  Source Clock:      clk falling
  Destination Clock: clk falling

  Data Path: Inst_DecodA/tmpres_0 to Inst_Alu/tmpres_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q           11   0.525   1.315  Inst_DecodA/tmpres_0 (Inst_DecodA/tmpres_0)
     LUT4:I0->O            3   0.254   0.766  Inst_Alu/Mmux__n0079_B411 (Inst_Alu/Mmux__n0079_B41)
     LUT5:I4->O            5   0.254   0.949  Inst_Alu/Mmux__n0079_B211 (Inst_Alu/Mmux__n0079_B21)
     LUT6:I4->O            3   0.250   0.874  Inst_Alu/Mmux__n0079_rs_lut<0>1 (Inst_Alu/Mmux__n0079_rs_lut<0>)
     LUT6:I4->O            2   0.250   0.726  Inst_Alu/Mmux_ctrl[2]_tmpa[4]_wide_mux_18_OUT411 (Inst_Alu/Mmux_ctrl[2]_tmpa[4]_wide_mux_18_OUT41)
     LUT6:I5->O            1   0.254   0.000  Inst_Alu/Mmux_ctrl[2]_tmpa[4]_wide_mux_18_OUT4 (Inst_Alu/ctrl[2]_tmpa[4]_wide_mux_18_OUT<3>)
     FDE_1:D                   0.074          Inst_Alu/tmpres_3
    ----------------------------------------
    Total                      6.491ns (1.861ns logic, 4.630ns route)
                                       (28.7% logic, 71.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              2.083ns (Levels of Logic = 1)
  Source:            pentra<3> (PAD)
  Destination:       Inst_Ports/tmp_3 (FF)
  Destination Clock: clk falling

  Data Path: pentra<3> to Inst_Ports/tmp_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  pentra_3_IBUF (pentra_3_IBUF)
     FDE_1:D                   0.074          Inst_Ports/tmp_3
    ----------------------------------------
    Total                      2.083ns (1.402ns logic, 0.681ns route)
                                       (67.3% logic, 32.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Offset:              4.618ns (Levels of Logic = 1)
  Source:            Inst_DecodA/tmpres_3 (FF)
  Destination:       AluA<3> (PAD)
  Source Clock:      clk falling

  Data Path: Inst_DecodA/tmpres_3 to AluA<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q           16   0.525   1.181  Inst_DecodA/tmpres_3 (Inst_DecodA/tmpres_3)
     OBUF:I->O                 2.912          AluA_3_OBUF (AluA<3>)
    ----------------------------------------
    Total                      4.618ns (3.437ns logic, 1.181ns route)
                                       (74.4% logic, 25.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    6.491|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 24.00 secs
Total CPU time to Xst completion: 24.50 secs
 
--> 

Total memory usage is 4452496 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   21 (   0 filtered)
Number of infos    :    5 (   0 filtered)

