Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: NEncoder.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "NEncoder.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "NEncoder"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : NEncoder
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\UTENTE\Desktop\Politecnico di Torino\Laurea Magistrale\I Anno\Microelectronic Systems\DLX\MyDLX\BTB\BranchTargetBuffer\NEncoder.vhd" into library work
Parsing entity <NEncoder>.
Parsing architecture <Behavioral> of entity <nencoder>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <NEncoder> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:871 - "C:\Users\UTENTE\Desktop\Politecnico di Torino\Laurea Magistrale\I Anno\Microelectronic Systems\DLX\MyDLX\BTB\BranchTargetBuffer\NEncoder.vhd" Line 43: Using initial value "00000000000000000000000000000000" for s_zeros since it is never assigned
WARNING:HDLCompiler:92 - "C:\Users\UTENTE\Desktop\Politecnico di Torino\Laurea Magistrale\I Anno\Microelectronic Systems\DLX\MyDLX\BTB\BranchTargetBuffer\NEncoder.vhd" Line 52: s_zeros should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <NEncoder>.
    Related source file is "C:\Users\UTENTE\Desktop\Politecnico di Torino\Laurea Magistrale\I Anno\Microelectronic Systems\DLX\MyDLX\BTB\BranchTargetBuffer\NEncoder.vhd".
        NBIT_OUT = 5
WARNING:Xst:737 - Found 1-bit latch for signal <data_out<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_out<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_out<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_out<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_out<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   5 Latch(s).
	inferred 134 Multiplexer(s).
Unit <NEncoder> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Latches                                              : 5
 1-bit latch                                           : 5
# Multiplexers                                         : 134
 1-bit 2-to-1 multiplexer                              : 134

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multiplexers                                         : 134
 1-bit 2-to-1 multiplexer                              : 134

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:3001 - This design contains one or more registers or latches with an active
   asynchronous set and asynchronous reset. While this circuit can be built,
   it creates a sub-optimal implementation in terms of area, power and
   performance. For a more optimal implementation Xilinx highly recommends
   one of the following:

          1) Remove either the set or reset from all registers and latches if
             not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Artix7 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    data_out_4 in unit <NEncoder>
    data_out_0 in unit <NEncoder>
    data_out_1 in unit <NEncoder>
    data_out_2 in unit <NEncoder>
    data_out_3 in unit <NEncoder>


Optimizing unit <NEncoder> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block NEncoder, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : NEncoder.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 45
#      GND                         : 1
#      LUT2                        : 2
#      LUT3                        : 12
#      LUT4                        : 7
#      LUT5                        : 7
#      LUT6                        : 16
# FlipFlops/Latches                : 5
#      LD                          : 5
# IO Buffers                       : 37
#      IBUF                        : 32
#      OBUF                        : 5

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice LUTs:                   44  out of  63400     0%  
    Number used as Logic:                44  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     44
   Number with an unused Flip Flop:      44  out of     44   100%  
   Number with an unused LUT:             0  out of     44     0%  
   Number of fully used LUT-FF pairs:     0  out of     44     0%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          38
 Number of bonded IOBs:                  37  out of    210    17%  
    IOB Flip Flops/Latches:               5

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
data_out_3_G(data_out_3_G:O)       | NONE(*)(data_out_3)    | 1     |
data_out_2_G(data_out_2_G:O)       | NONE(*)(data_out_2)    | 1     |
data_out_1_G(data_out_1_G:O)       | NONE(*)(data_out_1)    | 1     |
data_out_0_G(data_out_0_G:O)       | NONE(*)(data_out_0)    | 1     |
data_out_4_G(data_out_4_G:O)       | NONE(*)(data_out_4)    | 1     |
-----------------------------------+------------------------+-------+
(*) These 5 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: 5.113ns
   Maximum output required time after clock: 0.751ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'data_out_3_G'
  Total number of paths / destination ports: 50 / 1
-------------------------------------------------------------------------
Offset:              3.468ns (Levels of Logic = 6)
  Source:            data_in<16> (PAD)
  Destination:       data_out_3 (LATCH)
  Destination Clock: data_out_3_G falling

  Data Path: data_in<16> to data_out_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.001   0.570  data_in_16_IBUF (data_in_16_IBUF)
     LUT4:I0->O            2   0.097   0.688  Mmux_GND_4_o_GND_4_o_MUX_71_o1231 (Mmux_GND_4_o_GND_4_o_MUX_71_o123)
     LUT5:I0->O            1   0.097   0.693  Mmux_GND_4_o_GND_4_o_MUX_71_o12 (Mmux_GND_4_o_GND_4_o_MUX_71_o11)
     LUT6:I0->O            2   0.097   0.515  Mmux_GND_4_o_GND_4_o_MUX_71_o13 (Mmux_GND_4_o_GND_4_o_MUX_71_o12)
     LUT3:I0->O            2   0.097   0.515  enable_GND_4_o_AND_4_o1 (enable_GND_4_o_AND_4_o)
     LUT3:I0->O            1   0.097   0.000  data_out_3_D (data_out_3_D)
     LD:D                     -0.028          data_out_3
    ----------------------------------------
    Total                      3.468ns (0.486ns logic, 2.982ns route)
                                       (14.0% logic, 86.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'data_out_2_G'
  Total number of paths / destination ports: 58 / 1
-------------------------------------------------------------------------
Offset:              2.477ns (Levels of Logic = 5)
  Source:            data_in<26> (PAD)
  Destination:       data_out_2 (LATCH)
  Destination Clock: data_out_2_G falling

  Data Path: data_in<26> to data_out_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.579  data_in_26_IBUF (data_in_26_IBUF)
     LUT4:I0->O            1   0.097   0.693  Mmux_GND_4_o_GND_4_o_MUX_104_o11 (Mmux_GND_4_o_GND_4_o_MUX_104_o1)
     LUT6:I0->O            2   0.097   0.299  Mmux_GND_4_o_GND_4_o_MUX_104_o14 (Mmux_GND_4_o_GND_4_o_MUX_104_o13)
     LUT6:I5->O            2   0.097   0.515  enable_GND_4_o_AND_6_o1 (enable_GND_4_o_AND_6_o)
     LUT3:I0->O            1   0.097   0.000  data_out_2_D (data_out_2_D)
     LD:D                     -0.028          data_out_2
    ----------------------------------------
    Total                      2.477ns (0.389ns logic, 2.088ns route)
                                       (15.7% logic, 84.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'data_out_1_G'
  Total number of paths / destination ports: 62 / 1
-------------------------------------------------------------------------
Offset:              5.113ns (Levels of Logic = 9)
  Source:            data_in<5> (PAD)
  Destination:       data_out_1 (LATCH)
  Destination Clock: data_out_1_G falling

  Data Path: data_in<5> to data_out_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.001   0.703  data_in_5_IBUF (data_in_5_IBUF)
     LUT6:I0->O            1   0.097   0.511  Mmux_GND_4_o_GND_4_o_MUX_137_o11 (Mmux_GND_4_o_GND_4_o_MUX_137_o1)
     LUT5:I2->O            1   0.097   0.511  Mmux_GND_4_o_GND_4_o_MUX_137_o12 (Mmux_GND_4_o_GND_4_o_MUX_137_o11)
     LUT5:I2->O            1   0.097   0.511  Mmux_GND_4_o_GND_4_o_MUX_137_o13 (Mmux_GND_4_o_GND_4_o_MUX_137_o12)
     LUT5:I2->O            1   0.097   0.511  Mmux_GND_4_o_GND_4_o_MUX_137_o14 (Mmux_GND_4_o_GND_4_o_MUX_137_o13)
     LUT5:I2->O            1   0.097   0.511  Mmux_GND_4_o_GND_4_o_MUX_137_o15 (Mmux_GND_4_o_GND_4_o_MUX_137_o14)
     LUT5:I2->O            2   0.097   0.561  Mmux_GND_4_o_GND_4_o_MUX_137_o16 (Mmux_GND_4_o_GND_4_o_MUX_137_o15)
     LUT6:I2->O            2   0.097   0.515  enable_GND_4_o_AND_8_o1 (enable_GND_4_o_AND_8_o)
     LUT3:I0->O            1   0.097   0.000  data_out_1_D (data_out_1_D)
     LD:D                     -0.028          data_out_1
    ----------------------------------------
    Total                      5.113ns (0.777ns logic, 4.336ns route)
                                       (15.2% logic, 84.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'data_out_0_G'
  Total number of paths / destination ports: 64 / 1
-------------------------------------------------------------------------
Offset:              4.852ns (Levels of Logic = 9)
  Source:            data_in<6> (PAD)
  Destination:       data_out_0 (LATCH)
  Destination Clock: data_out_0_G falling

  Data Path: data_in<6> to data_out_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.001   0.703  data_in_6_IBUF (data_in_6_IBUF)
     LUT6:I0->O            1   0.097   0.511  Mmux_GND_4_o_GND_4_o_MUX_170_o11 (Mmux_GND_4_o_GND_4_o_MUX_170_o1)
     LUT6:I3->O            1   0.097   0.511  Mmux_GND_4_o_GND_4_o_MUX_170_o12 (Mmux_GND_4_o_GND_4_o_MUX_170_o11)
     LUT6:I3->O            1   0.097   0.511  Mmux_GND_4_o_GND_4_o_MUX_170_o13 (Mmux_GND_4_o_GND_4_o_MUX_170_o12)
     LUT6:I3->O            1   0.097   0.511  Mmux_GND_4_o_GND_4_o_MUX_170_o14 (Mmux_GND_4_o_GND_4_o_MUX_170_o13)
     LUT6:I3->O            1   0.097   0.511  Mmux_GND_4_o_GND_4_o_MUX_170_o15 (Mmux_GND_4_o_GND_4_o_MUX_170_o14)
     LUT6:I3->O            2   0.097   0.299  Mmux_GND_4_o_GND_4_o_MUX_170_o16 (Mmux_GND_4_o_GND_4_o_MUX_170_o15)
     LUT2:I1->O            2   0.097   0.515  enable_GND_4_o_AND_10_o1 (enable_GND_4_o_AND_10_o)
     LUT3:I0->O            1   0.097   0.000  data_out_0_D (data_out_0_D)
     LD:D                     -0.028          data_out_0
    ----------------------------------------
    Total                      4.852ns (0.777ns logic, 4.075ns route)
                                       (16.0% logic, 84.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'data_out_4_G'
  Total number of paths / destination ports: 34 / 1
-------------------------------------------------------------------------
Offset:              2.071ns (Levels of Logic = 4)
  Source:            data_in<22> (PAD)
  Destination:       data_out_4 (LATCH)
  Destination Clock: data_out_4_G falling

  Data Path: data_in<22> to data_out_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.001   0.570  data_in_22_IBUF (data_in_22_IBUF)
     LUT4:I0->O            3   0.097   0.693  Mmux_GND_4_o_GND_4_o_MUX_38_o1111 (Mmux_GND_4_o_GND_4_o_MUX_38_o111)
     LUT6:I1->O            2   0.097   0.515  enable_GND_4_o_AND_2_o1 (enable_GND_4_o_AND_2_o)
     LUT3:I0->O            1   0.097   0.000  data_out_4_D (data_out_4_D)
     LD:D                     -0.028          data_out_4
    ----------------------------------------
    Total                      2.071ns (0.292ns logic, 1.779ns route)
                                       (14.1% logic, 85.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'data_out_4_G'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.751ns (Levels of Logic = 1)
  Source:            data_out_4 (LATCH)
  Destination:       data_out<4> (PAD)
  Source Clock:      data_out_4_G falling

  Data Path: data_out_4 to data_out<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.279  data_out_4 (data_out_4)
     OBUF:I->O                 0.000          data_out_4_OBUF (data_out<4>)
    ----------------------------------------
    Total                      0.751ns (0.472ns logic, 0.279ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'data_out_3_G'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.751ns (Levels of Logic = 1)
  Source:            data_out_3 (LATCH)
  Destination:       data_out<3> (PAD)
  Source Clock:      data_out_3_G falling

  Data Path: data_out_3 to data_out<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.279  data_out_3 (data_out_3)
     OBUF:I->O                 0.000          data_out_3_OBUF (data_out<3>)
    ----------------------------------------
    Total                      0.751ns (0.472ns logic, 0.279ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'data_out_2_G'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.751ns (Levels of Logic = 1)
  Source:            data_out_2 (LATCH)
  Destination:       data_out<2> (PAD)
  Source Clock:      data_out_2_G falling

  Data Path: data_out_2 to data_out<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.279  data_out_2 (data_out_2)
     OBUF:I->O                 0.000          data_out_2_OBUF (data_out<2>)
    ----------------------------------------
    Total                      0.751ns (0.472ns logic, 0.279ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'data_out_1_G'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.751ns (Levels of Logic = 1)
  Source:            data_out_1 (LATCH)
  Destination:       data_out<1> (PAD)
  Source Clock:      data_out_1_G falling

  Data Path: data_out_1 to data_out<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.279  data_out_1 (data_out_1)
     OBUF:I->O                 0.000          data_out_1_OBUF (data_out<1>)
    ----------------------------------------
    Total                      0.751ns (0.472ns logic, 0.279ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'data_out_0_G'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.751ns (Levels of Logic = 1)
  Source:            data_out_0 (LATCH)
  Destination:       data_out<0> (PAD)
  Source Clock:      data_out_0_G falling

  Data Path: data_out_0 to data_out<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.279  data_out_0 (data_out_0)
     OBUF:I->O                 0.000          data_out_0_OBUF (data_out<0>)
    ----------------------------------------
    Total                      0.751ns (0.472ns logic, 0.279ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.41 secs
 
--> 

Total memory usage is 305756 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    1 (   0 filtered)

