Classic Timing Analyzer report for CONGTRU4BIT
Sat May 23 15:56:57 2020
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                 ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 11.846 ns   ; B[0] ; S[3] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C70F896C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------+
; tpd                                                          ;
+-------+-------------------+-----------------+---------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From    ; To   ;
+-------+-------------------+-----------------+---------+------+
; N/A   ; None              ; 11.846 ns       ; B[0]    ; S[3] ;
; N/A   ; None              ; 11.562 ns       ; A[0]    ; S[3] ;
; N/A   ; None              ; 11.198 ns       ; A[1]    ; S[3] ;
; N/A   ; None              ; 11.143 ns       ; B[0]    ; S[2] ;
; N/A   ; None              ; 10.859 ns       ; A[0]    ; S[2] ;
; N/A   ; None              ; 10.768 ns       ; B[1]    ; S[3] ;
; N/A   ; None              ; 10.495 ns       ; A[1]    ; S[2] ;
; N/A   ; None              ; 10.424 ns       ; B[0]    ; S[1] ;
; N/A   ; None              ; 10.317 ns       ; A[2]    ; S[3] ;
; N/A   ; None              ; 10.140 ns       ; A[0]    ; S[1] ;
; N/A   ; None              ; 10.065 ns       ; B[1]    ; S[2] ;
; N/A   ; None              ; 10.018 ns       ; B[0]    ; S[0] ;
; N/A   ; None              ; 9.773 ns        ; A[1]    ; S[1] ;
; N/A   ; None              ; 9.763 ns        ; A[3]    ; S[3] ;
; N/A   ; None              ; 9.615 ns        ; A[2]    ; S[2] ;
; N/A   ; None              ; 9.456 ns        ; A[0]    ; S[0] ;
; N/A   ; None              ; 9.356 ns        ; B[3]    ; S[3] ;
; N/A   ; None              ; 9.344 ns        ; B[1]    ; S[1] ;
; N/A   ; None              ; 8.477 ns        ; CONTROL ; S[3] ;
; N/A   ; None              ; 7.774 ns        ; CONTROL ; S[2] ;
; N/A   ; None              ; 7.055 ns        ; CONTROL ; S[1] ;
; N/A   ; None              ; 7.055 ns        ; B[2]    ; S[3] ;
; N/A   ; None              ; 6.355 ns        ; B[2]    ; S[2] ;
+-------+-------------------+-----------------+---------+------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Sat May 23 15:56:57 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CONGTRU4BIT -c CONGTRU4BIT --timing_analysis_only
Info: Longest tpd from source pin "B[0]" to destination pin "S[3]" is 11.846 ns
    Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_D7; Fanout = 2; PIN Node = 'B[0]'
    Info: 2: + IC(5.086 ns) + CELL(0.437 ns) = 6.373 ns; Loc. = LCCOMB_X15_Y48_N0; Fanout = 2; COMB Node = 'FA:inst9|inst13~0'
    Info: 3: + IC(0.250 ns) + CELL(0.420 ns) = 7.043 ns; Loc. = LCCOMB_X15_Y48_N2; Fanout = 2; COMB Node = 'FA:inst7|inst13~0'
    Info: 4: + IC(0.253 ns) + CELL(0.420 ns) = 7.716 ns; Loc. = LCCOMB_X15_Y48_N12; Fanout = 1; COMB Node = 'FA:inst4|inst13~0'
    Info: 5: + IC(0.260 ns) + CELL(0.438 ns) = 8.414 ns; Loc. = LCCOMB_X15_Y48_N6; Fanout = 1; COMB Node = 'FA:inst3|inst9~0'
    Info: 6: + IC(0.624 ns) + CELL(2.808 ns) = 11.846 ns; Loc. = PIN_B7; Fanout = 0; PIN Node = 'S[3]'
    Info: Total cell delay = 5.373 ns ( 45.36 % )
    Info: Total interconnect delay = 6.473 ns ( 54.64 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 201 megabytes
    Info: Processing ended: Sat May 23 15:56:57 2020
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


