#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000008c8d50 .scope module, "tb_microprocessor" "tb_microprocessor" 2 23;
 .timescale 0 0;
v00000000028021d0_0 .var "clk", 0 0;
v0000000002803b70_0 .var "dump_all", 0 0;
v0000000002802c70_0 .var "hold", 0 0;
v0000000002802270_0 .var "reset", 0 0;
v0000000002802e50_0 .net "wr_data", 31 0, L_000000000285dc40;  1 drivers
v0000000002802310_0 .net "wr_data_address", 31 0, L_000000000089a4e0;  1 drivers
v0000000002802db0_0 .net "wr_instruction", 31 0, v0000000002803170_0;  1 drivers
v0000000002802630_0 .net "wr_mem_end", 0 0, L_0000000002803df0;  1 drivers
v00000000028026d0_0 .net "wr_mem_read", 0 0, v00000000027fd780_0;  1 drivers
v0000000002802ef0_0 .net "wr_mem_write", 0 0, v00000000027fc4c0_0;  1 drivers
v00000000028033f0_0 .net "wr_pc", 31 0, v00000000027ff970_0;  1 drivers
v0000000002802f90_0 .net "wr_write_data", 31 0, L_0000000000899ec0;  1 drivers
E_00000000008c3b90 .event edge, v00000000008bbae0_0;
L_0000000002803a30 .part v00000000027ff970_0, 2, 30;
S_00000000008c8310 .scope module, "data_mem" "data_memory" 2 62, 3 2 0, S_00000000008c8d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "mem_access_addr"
    .port_info 2 /INPUT 32 "mem_write_data"
    .port_info 3 /INPUT 1 "mem_write_en"
    .port_info 4 /INPUT 1 "mem_read_en"
    .port_info 5 /INPUT 1 "dump_mem"
    .port_info 6 /OUTPUT 32 "mem_read_data"
L_00000000028044d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000000000899f30 .functor XNOR 1, v00000000027fd780_0, L_00000000028044d8, C4<0>, C4<0>;
v00000000008bc120_0 .net/2u *"_s0", 0 0, L_00000000028044d8;  1 drivers
v00000000008bc620_0 .net *"_s2", 0 0, L_0000000000899f30;  1 drivers
v00000000008bc9e0_0 .net *"_s4", 31 0, L_000000000285ca20;  1 drivers
L_0000000002804520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000008bac80_0 .net/2u *"_s6", 31 0, L_0000000002804520;  1 drivers
v00000000008bb400_0 .net "clk", 0 0, v00000000028021d0_0;  1 drivers
v00000000008bbae0_0 .net "dump_mem", 0 0, L_0000000002803df0;  alias, 1 drivers
v00000000008bc6c0_0 .var/i "i", 31 0;
v00000000008bc300_0 .var/i "init_memory_file", 31 0;
v00000000008bad20_0 .net "mem_access_addr", 31 0, L_000000000089a4e0;  alias, 1 drivers
v00000000008bc940_0 .net "mem_read_data", 31 0, L_000000000285dc40;  alias, 1 drivers
v00000000008badc0_0 .net "mem_read_en", 0 0, v00000000027fd780_0;  alias, 1 drivers
v00000000008bb4a0_0 .net "mem_write_data", 31 0, L_0000000000899ec0;  alias, 1 drivers
v00000000008bae60_0 .net "mem_write_en", 0 0, v00000000027fc4c0_0;  alias, 1 drivers
v00000000008bb540 .array "ram", 250 0, 31 0;
v00000000008bb5e0_0 .var/i "result_file", 31 0;
E_00000000008c3710 .event posedge, v00000000008bbae0_0;
E_00000000008c3590 .event posedge, v00000000008bb400_0;
L_000000000285ca20 .array/port v00000000008bb540, L_000000000089a4e0;
L_000000000285dc40 .functor MUXZ 32, L_0000000002804520, L_000000000285ca20, L_0000000000899f30, C4<>;
S_00000000008c8490 .scope module, "dut" "mod_mips_processor" 2 43, 4 19 0, S_00000000008c8d50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction"
    .port_info 1 /INPUT 32 "data"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
    .port_info 4 /INPUT 1 "hold"
    .port_info 5 /INPUT 1 "dump_all"
    .port_info 6 /OUTPUT 32 "rg_pc"
    .port_info 7 /OUTPUT 32 "data_address"
    .port_info 8 /OUTPUT 32 "write_data"
    .port_info 9 /OUTPUT 1 "mem_read"
    .port_info 10 /OUTPUT 1 "mem_write"
L_000000000089a4e0 .functor BUFZ 32, L_000000000089a7f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000000000899ec0 .functor BUFZ 32, v00000000027fff10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000000002804370 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000000027fe070_0 .net/2u *"_s12", 31 0, L_0000000002804370;  1 drivers
v00000000027ffdd0_0 .net *"_s19", 3 0, L_000000000285cb60;  1 drivers
v00000000027fe1b0_0 .net *"_s23", 25 0, L_000000000285cca0;  1 drivers
L_00000000028043b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000027fe930_0 .net/2s *"_s27", 1 0, L_00000000028043b8;  1 drivers
v00000000027feb10_0 .net *"_s32", 14 0, L_000000000285d240;  1 drivers
v00000000027febb0_0 .net *"_s37", 0 0, L_000000000285d600;  1 drivers
L_0000000002804400 .functor BUFT 1, C4<11111111111111111>, C4<0>, C4<0>, C4<0>;
v00000000027fe610_0 .net/2u *"_s38", 16 0, L_0000000002804400;  1 drivers
L_0000000002804448 .functor BUFT 1, C4<00000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000027ff470_0 .net/2u *"_s40", 16 0, L_0000000002804448;  1 drivers
v00000000027fec50_0 .net *"_s42", 16 0, L_000000000285dba0;  1 drivers
v00000000027fecf0_0 .net *"_s47", 29 0, L_000000000285d880;  1 drivers
L_0000000002804490 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000027fe6b0_0 .net/2s *"_s51", 1 0, L_0000000002804490;  1 drivers
v00000000027fed90_0 .net "clk", 0 0, v00000000028021d0_0;  alias, 1 drivers
v00000000027ff830_0 .net "data", 31 0, L_000000000285dc40;  alias, 1 drivers
v00000000027fe250_0 .net "data_address", 31 0, L_000000000089a4e0;  alias, 1 drivers
v00000000027fee30_0 .net "dump_all", 0 0, v0000000002803b70_0;  1 drivers
v00000000027ff510_0 .net "hold", 0 0, v0000000002802c70_0;  1 drivers
v00000000027fe430_0 .net "instruction", 31 0, v0000000002803170_0;  alias, 1 drivers
v00000000027ff8d0_0 .net "mem_read", 0 0, v00000000027fd780_0;  alias, 1 drivers
v00000000027fef70_0 .net "mem_write", 0 0, v00000000027fc4c0_0;  alias, 1 drivers
v00000000027ff650_0 .net "reset", 0 0, v0000000002802270_0;  1 drivers
v00000000027ff970_0 .var "rg_pc", 31 0;
v00000000027ffa10_0 .net "wr_alu_b", 31 0, L_000000000285c660;  1 drivers
v00000000027fe4d0_0 .net "wr_alu_data", 31 0, L_000000000089a7f0;  1 drivers
v00000000027ffab0_0 .net "wr_alu_op", 2 0, v00000000027fdb40_0;  1 drivers
v00000000027ffb50_0 .net "wr_alu_src", 0 0, v00000000027fd5a0_0;  1 drivers
v00000000027fe2f0_0 .net "wr_alu_zero", 0 0, L_000000000285c7a0;  1 drivers
v00000000027ffbf0_0 .net "wr_branch", 0 0, v00000000027fc1a0_0;  1 drivers
v00000000027ffd30_0 .net "wr_branch_address", 31 0, L_000000000285dd80;  1 drivers
v00000000028029f0_0 .net "wr_carry_flag", 0 0, L_000000000285d7e0;  1 drivers
v0000000002802450_0 .net "wr_jump", 0 0, v00000000027fce20_0;  1 drivers
v0000000002803f30_0 .net "wr_jump_address", 31 0, L_000000000285c340;  1 drivers
v0000000002802a90_0 .net "wr_mem_to_reg", 0 0, v00000000027fddc0_0;  1 drivers
v0000000002802590_0 .net "wr_next_pc", 31 0, v00000000027fd000_0;  1 drivers
v0000000002802770_0 .net "wr_pc_plus_4", 31 0, L_000000000285db00;  1 drivers
v0000000002803210_0 .net "wr_read_data_1", 31 0, v00000000027ffc90_0;  1 drivers
v0000000002803d50_0 .net "wr_read_data_2", 31 0, v00000000027fff10_0;  1 drivers
v0000000002802090_0 .net "wr_reg_dst", 0 0, v00000000027fc560_0;  1 drivers
v0000000002802d10_0 .net "wr_rgf_write", 0 0, v00000000027fd820_0;  1 drivers
v00000000028024f0_0 .net "wr_se_ins_15_0", 31 0, L_000000000285d560;  1 drivers
v0000000002803530_0 .net "wr_se_sh2_ins_15_0", 31 0, L_000000000285c980;  1 drivers
v0000000002803c10_0 .net "wr_write_address", 4 0, L_000000000285d2e0;  1 drivers
v00000000028030d0_0 .net "wr_write_data", 31 0, L_000000000285dec0;  1 drivers
v0000000002803990_0 .net "write_data", 31 0, L_0000000000899ec0;  alias, 1 drivers
L_0000000002803030 .part v0000000002803170_0, 26, 6;
L_00000000028035d0 .part v0000000002803170_0, 0, 6;
L_000000000285c840 .part v0000000002803170_0, 21, 5;
L_000000000285c5c0 .part v0000000002803170_0, 16, 5;
L_000000000285c3e0 .part v0000000002803170_0, 16, 5;
L_000000000285d1a0 .part v0000000002803170_0, 11, 5;
L_000000000285db00 .arith/sum 32, v00000000027ff970_0, L_0000000002804370;
L_000000000285cb60 .part L_000000000285db00, 28, 4;
L_000000000285cca0 .part v0000000002803170_0, 0, 26;
L_000000000285c340 .concat8 [ 2 26 4 0], L_00000000028043b8, L_000000000285cca0, L_000000000285cb60;
L_000000000285d240 .part v0000000002803170_0, 0, 15;
L_000000000285d560 .concat8 [ 15 17 0 0], L_000000000285d240, L_000000000285dba0;
L_000000000285d600 .part v0000000002803170_0, 15, 1;
L_000000000285dba0 .functor MUXZ 17, L_0000000002804448, L_0000000002804400, L_000000000285d600, C4<>;
L_000000000285d880 .part L_000000000285d560, 0, 30;
L_000000000285c980 .concat8 [ 2 30 0 0], L_0000000002804490, L_000000000285d880;
L_000000000285dd80 .arith/sum 32, L_000000000285db00, L_000000000285c980;
S_0000000000871120 .scope module, "alu_b_mux" "mod_alu_b_mux" 4 136, 5 8 0, S_00000000008c8490;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs2_data"
    .port_info 1 /INPUT 32 "immediate"
    .port_info 2 /INPUT 1 "alu_src"
    .port_info 3 /OUTPUT 32 "alu_b"
v00000000027fc600_0 .net "alu_b", 31 0, L_000000000285c660;  alias, 1 drivers
v00000000027fc240_0 .net "alu_src", 0 0, v00000000027fd5a0_0;  alias, 1 drivers
v00000000027fdf00_0 .net "immediate", 31 0, L_000000000285d560;  alias, 1 drivers
v00000000027fdc80_0 .net "rs2_data", 31 0, v00000000027fff10_0;  alias, 1 drivers
L_000000000285c660 .functor MUXZ 32, v00000000027fff10_0, L_000000000285d560, v00000000027fd5a0_0, C4<>;
S_00000000008712a0 .scope module, "alu_unit" "alu_unit" 4 92, 6 1 0, S_00000000008c8490;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "alu_out"
    .port_info 1 /OUTPUT 1 "carry_out"
    .port_info 2 /OUTPUT 1 "zero_flag"
    .port_info 3 /INPUT 3 "alu_op"
    .port_info 4 /INPUT 32 "A"
    .port_info 5 /INPUT 32 "B"
L_0000000002804178 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
L_000000000089a6a0 .functor XOR 32, L_000000000285c660, L_0000000002804178, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000000000089a7f0 .functor BUFZ 32, v00000000027fc420_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000000027fc6a0_0 .net "A", 31 0, v00000000027ffc90_0;  alias, 1 drivers
v00000000027fda00_0 .net "B", 31 0, L_000000000285c660;  alias, 1 drivers
v00000000027fcc40_0 .net *"_s1", 0 0, L_0000000002803670;  1 drivers
L_00000000028041c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000027fd460_0 .net *"_s11", 0 0, L_00000000028041c0;  1 drivers
v00000000027fc100_0 .net *"_s12", 32 0, L_0000000002803cb0;  1 drivers
L_0000000002804208 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000027fd140_0 .net *"_s15", 0 0, L_0000000002804208;  1 drivers
v00000000027fd500_0 .net *"_s16", 32 0, L_0000000002803850;  1 drivers
v00000000027fc920_0 .net *"_s19", 0 0, L_00000000028038f0;  1 drivers
v00000000027fd640_0 .net/2u *"_s2", 31 0, L_0000000002804178;  1 drivers
v00000000027fd6e0_0 .net *"_s20", 32 0, L_0000000002803ad0;  1 drivers
L_0000000002804250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000027fc060_0 .net *"_s23", 31 0, L_0000000002804250;  1 drivers
L_0000000002804298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000027fcba0_0 .net/2u *"_s28", 31 0, L_0000000002804298;  1 drivers
v00000000027fd1e0_0 .net *"_s30", 0 0, L_000000000285da60;  1 drivers
L_00000000028042e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000000027fca60_0 .net/2u *"_s32", 0 0, L_00000000028042e0;  1 drivers
L_0000000002804328 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000027fd3c0_0 .net/2u *"_s34", 0 0, L_0000000002804328;  1 drivers
v00000000027fdd20_0 .net *"_s4", 31 0, L_000000000089a6a0;  1 drivers
v00000000027fcb00_0 .net *"_s8", 32 0, L_00000000028037b0;  1 drivers
v00000000027fcd80_0 .net "alu_op", 2 0, v00000000027fdb40_0;  alias, 1 drivers
v00000000027fd8c0_0 .net "alu_out", 31 0, L_000000000089a7f0;  alias, 1 drivers
v00000000027fc420_0 .var "alu_result", 31 0;
v00000000027fcce0_0 .net "carry_out", 0 0, L_000000000285d7e0;  alias, 1 drivers
v00000000027fd280_0 .net "temp", 32 0, L_0000000002803e90;  1 drivers
v00000000027fdaa0_0 .net "temp_b", 31 0, L_0000000002803710;  1 drivers
v00000000027fd320_0 .net "zero_flag", 0 0, L_000000000285c7a0;  alias, 1 drivers
E_00000000008c3bd0 .event edge, v00000000027fcd80_0, v00000000027fd280_0, v00000000027fc6a0_0, v00000000027fc600_0;
L_0000000002803670 .part v00000000027fdb40_0, 2, 1;
L_0000000002803710 .functor MUXZ 32, L_000000000285c660, L_000000000089a6a0, L_0000000002803670, C4<>;
L_00000000028037b0 .concat [ 32 1 0 0], v00000000027ffc90_0, L_00000000028041c0;
L_0000000002803cb0 .concat [ 32 1 0 0], L_0000000002803710, L_0000000002804208;
L_0000000002803850 .arith/sum 33, L_00000000028037b0, L_0000000002803cb0;
L_00000000028038f0 .part v00000000027fdb40_0, 2, 1;
L_0000000002803ad0 .concat [ 1 32 0 0], L_00000000028038f0, L_0000000002804250;
L_0000000002803e90 .arith/sum 33, L_0000000002803850, L_0000000002803ad0;
L_000000000285d7e0 .part L_0000000002803e90, 32, 1;
L_000000000285da60 .cmp/eq 32, v00000000027fc420_0, L_0000000002804298;
L_000000000285c7a0 .functor MUXZ 1, L_0000000002804328, L_00000000028042e0, L_000000000285da60, C4<>;
S_000000000087a930 .scope module, "control_unit" "mod_control_unit" 4 75, 7 3 0, S_00000000008c8490;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode"
    .port_info 1 /INPUT 6 "funct"
    .port_info 2 /INPUT 1 "carry_flag"
    .port_info 3 /OUTPUT 1 "reg_dst"
    .port_info 4 /OUTPUT 1 "jump"
    .port_info 5 /OUTPUT 1 "branch"
    .port_info 6 /OUTPUT 1 "mem_read"
    .port_info 7 /OUTPUT 1 "mem_to_reg"
    .port_info 8 /OUTPUT 3 "alu_op"
    .port_info 9 /OUTPUT 1 "mem_write"
    .port_info 10 /OUTPUT 1 "alu_src"
    .port_info 11 /OUTPUT 1 "reg_write"
v00000000027fdb40_0 .var "alu_op", 2 0;
v00000000027fd5a0_0 .var "alu_src", 0 0;
v00000000027fc1a0_0 .var "branch", 0 0;
v00000000027fc2e0_0 .net "carry_flag", 0 0, L_000000000285d7e0;  alias, 1 drivers
v00000000027fc380_0 .net "funct", 5 0, L_00000000028035d0;  1 drivers
v00000000027fce20_0 .var "jump", 0 0;
v00000000027fd780_0 .var "mem_read", 0 0;
v00000000027fddc0_0 .var "mem_to_reg", 0 0;
v00000000027fc4c0_0 .var "mem_write", 0 0;
v00000000027fcec0_0 .net "opcode", 5 0, L_0000000002803030;  1 drivers
v00000000027fc560_0 .var "reg_dst", 0 0;
v00000000027fd820_0 .var "reg_write", 0 0;
E_00000000008c3050 .event edge, v00000000027fcec0_0, v00000000027fc380_0, v00000000027fcce0_0;
S_0000000000869160 .scope module, "pc_mux" "mod_pc_mux" 4 146, 8 9 0, S_00000000008c8490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "branch"
    .port_info 1 /INPUT 1 "jump"
    .port_info 2 /INPUT 1 "alu_zero"
    .port_info 3 /INPUT 32 "pc_plus_4"
    .port_info 4 /INPUT 32 "jump_address"
    .port_info 5 /INPUT 32 "branch_address"
    .port_info 6 /OUTPUT 32 "next_pc"
L_0000000000899bb0 .functor AND 1, L_000000000285c7a0, v00000000027fc1a0_0, C4<1>, C4<1>;
v00000000027fd960_0 .net "alu_zero", 0 0, L_000000000285c7a0;  alias, 1 drivers
v00000000027fcf60_0 .net "branch", 0 0, v00000000027fc1a0_0;  alias, 1 drivers
v00000000027fc740_0 .net "branch_address", 31 0, L_000000000285dd80;  alias, 1 drivers
v00000000027fc7e0_0 .net "jump", 0 0, v00000000027fce20_0;  alias, 1 drivers
v00000000027fdbe0_0 .net "jump_address", 31 0, L_000000000285c340;  alias, 1 drivers
v00000000027fd000_0 .var "next_pc", 31 0;
v00000000027fc880_0 .net "pc_plus_4", 31 0, L_000000000285db00;  alias, 1 drivers
v00000000027fde60_0 .net "wr_and_brch_aluz", 0 0, L_0000000000899bb0;  1 drivers
v00000000027fd0a0_0 .net "wr_condition", 1 0, L_000000000285c480;  1 drivers
E_00000000008c3690 .event edge, v00000000027fd0a0_0, v00000000027fdbe0_0, v00000000027fc740_0, v00000000027fc880_0;
L_000000000285c480 .concat [ 1 1 0 0], v00000000027fce20_0, L_0000000000899bb0;
S_00000000008692e0 .scope module, "register_file" "mod_register_file" 4 105, 9 13 0, S_00000000008c8490;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "write_address"
    .port_info 1 /INPUT 32 "write_data"
    .port_info 2 /INPUT 5 "read_address_1"
    .port_info 3 /INPUT 5 "read_address_2"
    .port_info 4 /INPUT 1 "reset"
    .port_info 5 /INPUT 1 "clk"
    .port_info 6 /INPUT 1 "write"
    .port_info 7 /INPUT 1 "hold"
    .port_info 8 /INPUT 32 "pc"
    .port_info 9 /INPUT 1 "dump_all"
    .port_info 10 /OUTPUT 32 "read_data_1"
    .port_info 11 /OUTPUT 32 "read_data_2"
v00000000027fc9c0_0 .net "clk", 0 0, v00000000028021d0_0;  alias, 1 drivers
v00000000027ff010_0 .net "dump_all", 0 0, v0000000002803b70_0;  alias, 1 drivers
v00000000027fe9d0_0 .var/i "file_handle", 31 0;
v00000000027ff0b0_0 .net "hold", 0 0, v0000000002802c70_0;  alias, 1 drivers
v00000000027ff330_0 .var/i "i", 31 0;
v00000000027ffe70_0 .net "pc", 31 0, v00000000027ff970_0;  alias, 1 drivers
v00000000027ff290_0 .net "read_address_1", 4 0, L_000000000285c840;  1 drivers
v00000000027fe750_0 .net "read_address_2", 4 0, L_000000000285c5c0;  1 drivers
v00000000027ffc90_0 .var "read_data_1", 31 0;
v00000000027fff10_0 .var "read_data_2", 31 0;
v00000000027fe7f0_0 .net "reset", 0 0, v0000000002802270_0;  alias, 1 drivers
v00000000027ff150 .array "rgf_mem", 31 1, 31 0;
v00000000027fe890_0 .net "write", 0 0, v00000000027fd820_0;  alias, 1 drivers
v00000000027ff1f0_0 .net "write_address", 4 0, L_000000000285d2e0;  alias, 1 drivers
v00000000027feed0_0 .net "write_data", 31 0, L_000000000285dec0;  alias, 1 drivers
E_00000000008c2f90 .event posedge, v00000000027ff010_0;
v00000000027ff150_0 .array/port v00000000027ff150, 0;
v00000000027ff150_1 .array/port v00000000027ff150, 1;
v00000000027ff150_2 .array/port v00000000027ff150, 2;
E_00000000008c2fd0/0 .event edge, v00000000027ff290_0, v00000000027ff150_0, v00000000027ff150_1, v00000000027ff150_2;
v00000000027ff150_3 .array/port v00000000027ff150, 3;
v00000000027ff150_4 .array/port v00000000027ff150, 4;
v00000000027ff150_5 .array/port v00000000027ff150, 5;
v00000000027ff150_6 .array/port v00000000027ff150, 6;
E_00000000008c2fd0/1 .event edge, v00000000027ff150_3, v00000000027ff150_4, v00000000027ff150_5, v00000000027ff150_6;
v00000000027ff150_7 .array/port v00000000027ff150, 7;
v00000000027ff150_8 .array/port v00000000027ff150, 8;
v00000000027ff150_9 .array/port v00000000027ff150, 9;
v00000000027ff150_10 .array/port v00000000027ff150, 10;
E_00000000008c2fd0/2 .event edge, v00000000027ff150_7, v00000000027ff150_8, v00000000027ff150_9, v00000000027ff150_10;
v00000000027ff150_11 .array/port v00000000027ff150, 11;
v00000000027ff150_12 .array/port v00000000027ff150, 12;
v00000000027ff150_13 .array/port v00000000027ff150, 13;
v00000000027ff150_14 .array/port v00000000027ff150, 14;
E_00000000008c2fd0/3 .event edge, v00000000027ff150_11, v00000000027ff150_12, v00000000027ff150_13, v00000000027ff150_14;
v00000000027ff150_15 .array/port v00000000027ff150, 15;
v00000000027ff150_16 .array/port v00000000027ff150, 16;
v00000000027ff150_17 .array/port v00000000027ff150, 17;
v00000000027ff150_18 .array/port v00000000027ff150, 18;
E_00000000008c2fd0/4 .event edge, v00000000027ff150_15, v00000000027ff150_16, v00000000027ff150_17, v00000000027ff150_18;
v00000000027ff150_19 .array/port v00000000027ff150, 19;
v00000000027ff150_20 .array/port v00000000027ff150, 20;
v00000000027ff150_21 .array/port v00000000027ff150, 21;
v00000000027ff150_22 .array/port v00000000027ff150, 22;
E_00000000008c2fd0/5 .event edge, v00000000027ff150_19, v00000000027ff150_20, v00000000027ff150_21, v00000000027ff150_22;
v00000000027ff150_23 .array/port v00000000027ff150, 23;
v00000000027ff150_24 .array/port v00000000027ff150, 24;
v00000000027ff150_25 .array/port v00000000027ff150, 25;
v00000000027ff150_26 .array/port v00000000027ff150, 26;
E_00000000008c2fd0/6 .event edge, v00000000027ff150_23, v00000000027ff150_24, v00000000027ff150_25, v00000000027ff150_26;
v00000000027ff150_27 .array/port v00000000027ff150, 27;
v00000000027ff150_28 .array/port v00000000027ff150, 28;
v00000000027ff150_29 .array/port v00000000027ff150, 29;
v00000000027ff150_30 .array/port v00000000027ff150, 30;
E_00000000008c2fd0/7 .event edge, v00000000027ff150_27, v00000000027ff150_28, v00000000027ff150_29, v00000000027ff150_30;
E_00000000008c2fd0/8 .event edge, v00000000027fe750_0;
E_00000000008c2fd0 .event/or E_00000000008c2fd0/0, E_00000000008c2fd0/1, E_00000000008c2fd0/2, E_00000000008c2fd0/3, E_00000000008c2fd0/4, E_00000000008c2fd0/5, E_00000000008c2fd0/6, E_00000000008c2fd0/7, E_00000000008c2fd0/8;
S_0000000000874290 .scope module, "write_data_mux" "mod_write_data_mux" 4 159, 10 9 0, S_00000000008c8490;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ext_mem_data"
    .port_info 1 /INPUT 32 "alu_data"
    .port_info 2 /INPUT 1 "mem_to_reg"
    .port_info 3 /OUTPUT 32 "write_data"
v00000000027ff6f0_0 .net "alu_data", 31 0, L_000000000089a7f0;  alias, 1 drivers
v00000000027fe390_0 .net "ext_mem_data", 31 0, L_000000000285dc40;  alias, 1 drivers
v00000000027fe570_0 .net "mem_to_reg", 0 0, v00000000027fddc0_0;  alias, 1 drivers
v00000000027ff790_0 .net "write_data", 31 0, L_000000000285dec0;  alias, 1 drivers
L_000000000285dec0 .functor MUXZ 32, L_000000000089a7f0, L_000000000285dc40, v00000000027fddc0_0, C4<>;
S_0000000000874410 .scope module, "write_reg_mux" "mod_write_reg_mux" 4 126, 11 1 0, S_00000000008c8490;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "ins_20_16"
    .port_info 1 /INPUT 5 "ins_15_11"
    .port_info 2 /INPUT 1 "reg_dst"
    .port_info 3 /OUTPUT 5 "write_reg_add"
v00000000027fe110_0 .net "ins_15_11", 4 0, L_000000000285d1a0;  1 drivers
v00000000027fea70_0 .net "ins_20_16", 4 0, L_000000000285c3e0;  1 drivers
v00000000027ff3d0_0 .net "reg_dst", 0 0, v00000000027fc560_0;  alias, 1 drivers
v00000000027ff5b0_0 .net "write_reg_add", 4 0, L_000000000285d2e0;  alias, 1 drivers
L_000000000285d2e0 .functor MUXZ 5, L_000000000285c3e0, L_000000000285d1a0, v00000000027fc560_0, C4<>;
S_0000000000859ef0 .scope module, "instruction_memory" "mod_instruction_mem_rom" 2 34, 12 8 0, S_00000000008c8d50;
 .timescale 0 0;
    .port_info 0 /INPUT 30 "address"
    .port_info 1 /OUTPUT 32 "instruction"
    .port_info 2 /OUTPUT 1 "mem_end"
v0000000002802b30_0 .net *"_s0", 31 0, L_0000000002802810;  1 drivers
L_0000000002804130 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002802130_0 .net/2u *"_s10", 0 0, L_0000000002804130;  1 drivers
L_0000000002804058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000002802bd0_0 .net *"_s3", 1 0, L_0000000002804058;  1 drivers
L_00000000028040a0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v00000000028032b0_0 .net/2u *"_s4", 31 0, L_00000000028040a0;  1 drivers
v0000000002803490_0 .net *"_s6", 0 0, L_00000000028028b0;  1 drivers
L_00000000028040e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000002802950_0 .net/2u *"_s8", 0 0, L_00000000028040e8;  1 drivers
v00000000028023b0_0 .net "address", 29 0, L_0000000002803a30;  1 drivers
v0000000002803170_0 .var "instruction", 31 0;
v0000000002803350_0 .net "mem_end", 0 0, L_0000000002803df0;  alias, 1 drivers
E_00000000008c3510 .event edge, v00000000028023b0_0;
L_0000000002802810 .concat [ 30 2 0 0], L_0000000002803a30, L_0000000002804058;
L_00000000028028b0 .cmp/gt 32, L_0000000002802810, L_00000000028040a0;
L_0000000002803df0 .functor MUXZ 1, L_0000000002804130, L_00000000028040e8, L_00000000028028b0, C4<>;
    .scope S_0000000000859ef0;
T_0 ;
    %wait E_00000000008c3510;
    %load/vec4 v00000000028023b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 30;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 30;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 30;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 30;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002803170_0, 0, 32;
    %jmp T_0.5;
T_0.0 ;
    %pushi/vec4 2164770, 0, 32;
    %store/vec4 v0000000002803170_0, 0, 32;
    %jmp T_0.5;
T_0.1 ;
    %pushi/vec4 539164673, 0, 32;
    %store/vec4 v0000000002803170_0, 0, 32;
    %jmp T_0.5;
T_0.2 ;
    %pushi/vec4 201392133, 0, 32;
    %store/vec4 v0000000002803170_0, 0, 32;
    %jmp T_0.5;
T_0.3 ;
    %pushi/vec4 6361130, 0, 32;
    %store/vec4 v0000000002803170_0, 0, 32;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000000000087a930;
T_1 ;
    %wait E_00000000008c3050;
    %load/vec4 v00000000027fcec0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fc560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fce20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fc1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fd780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fddc0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000000027fdb40_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fc4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fd5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fd820_0, 0, 1;
    %jmp T_1.7;
T_1.0 ;
    %load/vec4 v00000000027fc380_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fc560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fce20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fc1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fd780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fddc0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000000027fdb40_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fc4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fd5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fd820_0, 0, 1;
    %jmp T_1.14;
T_1.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027fc560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fce20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fc1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fd780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fddc0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000000027fdb40_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fc4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fd5a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027fd820_0, 0, 1;
    %jmp T_1.14;
T_1.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027fc560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fce20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fc1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fd780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fddc0_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v00000000027fdb40_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fc4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fd5a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027fd820_0, 0, 1;
    %jmp T_1.14;
T_1.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027fc560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fce20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fc1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fd780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fddc0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000027fdb40_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fc4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fd5a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027fd820_0, 0, 1;
    %jmp T_1.14;
T_1.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027fc560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fce20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fc1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fd780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fddc0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000000027fdb40_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fc4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fd5a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027fd820_0, 0, 1;
    %jmp T_1.14;
T_1.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027fc560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fce20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fc1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fd780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fddc0_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v00000000027fdb40_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fc4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fd5a0_0, 0, 1;
    %load/vec4 v00000000027fc2e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.15, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027fd820_0, 0, 1;
    %jmp T_1.16;
T_1.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fd820_0, 0, 1;
T_1.16 ;
    %jmp T_1.14;
T_1.14 ;
    %pop/vec4 1;
    %jmp T_1.7;
T_1.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fc560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fce20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fc1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fd780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fddc0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000000027fdb40_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fc4c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027fd5a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027fd820_0, 0, 1;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fc560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fce20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fc1a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027fd780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027fddc0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000000027fdb40_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fc4c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027fd5a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027fd820_0, 0, 1;
    %jmp T_1.7;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fc560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fce20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fc1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fd780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fddc0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000000027fdb40_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027fc4c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027fd5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fd820_0, 0, 1;
    %jmp T_1.7;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fc560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fce20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027fc1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fd780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fddc0_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v00000000027fdb40_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fc4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fd5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fd820_0, 0, 1;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fc560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027fce20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fc1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fd780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fddc0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000000027fdb40_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fc4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fd5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027fd820_0, 0, 1;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000000008712a0;
T_2 ;
    %wait E_00000000008c3bd0;
    %load/vec4 v00000000027fcd80_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000000027fc420_0, 0, 32;
    %jmp T_2.5;
T_2.0 ;
    %load/vec4 v00000000027fd280_0;
    %parti/s 32, 0, 2;
    %store/vec4 v00000000027fc420_0, 0, 32;
    %jmp T_2.5;
T_2.1 ;
    %load/vec4 v00000000027fc6a0_0;
    %load/vec4 v00000000027fda00_0;
    %and;
    %store/vec4 v00000000027fc420_0, 0, 32;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v00000000027fc6a0_0;
    %load/vec4 v00000000027fda00_0;
    %or;
    %store/vec4 v00000000027fc420_0, 0, 32;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000000027fc420_0, 0, 32;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000000008692e0;
T_3 ;
    %wait E_00000000008c3590;
    %load/vec4 v00000000027fe7f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000027ff330_0, 0, 32;
T_3.2 ;
    %load/vec4 v00000000027ff330_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000000027ff330_0;
    %subi 1, 0, 32;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000027ff150, 0, 4;
    %load/vec4 v00000000027ff330_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000027ff330_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000000027fe890_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000027ff0b0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v00000000027feed0_0;
    %load/vec4 v00000000027ff1f0_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000027ff150, 0, 4;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000008692e0;
T_4 ;
    %wait E_00000000008c2fd0;
    %load/vec4 v00000000027ff290_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000027ffc90_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000000027ff290_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 4;
    %load/vec4a v00000000027ff150, 4;
    %store/vec4 v00000000027ffc90_0, 0, 32;
T_4.1 ;
    %load/vec4 v00000000027fe750_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000027fff10_0, 0, 32;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v00000000027fe750_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 4;
    %load/vec4a v00000000027ff150, 4;
    %store/vec4 v00000000027fff10_0, 0, 32;
T_4.3 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000000008692e0;
T_5 ;
    %vpi_func 9 65 "$fopen" 32, "../common_dump/architectural_state.txt" {0 0 0};
    %store/vec4 v00000000027fe9d0_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_00000000008692e0;
T_6 ;
    %wait E_00000000008c2f90;
    %vpi_call 9 67 "$fdisplay", v00000000027fe9d0_0, v00000000027ffe70_0 {0 0 0};
    %vpi_call 9 68 "$display", v00000000027ffe70_0 {0 0 0};
    %vpi_call 9 69 "$display", "---dumping all the values stored in registers---" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000027ff330_0, 0, 32;
T_6.0 ;
    %load/vec4 v00000000027ff330_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v00000000027ff330_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v00000000027ff150, 4;
    %vpi_call 9 71 "$fdisplay", v00000000027fe9d0_0, S<0,vec4,u32> {1 0 0};
    %load/vec4 v00000000027ff330_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000027ff330_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000000000869160;
T_7 ;
    %wait E_00000000008c3690;
    %load/vec4 v00000000027fd0a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %load/vec4 v00000000027fc880_0;
    %store/vec4 v00000000027fd000_0, 0, 32;
    %jmp T_7.4;
T_7.0 ;
    %load/vec4 v00000000027fdbe0_0;
    %store/vec4 v00000000027fd000_0, 0, 32;
    %jmp T_7.4;
T_7.1 ;
    %load/vec4 v00000000027fdbe0_0;
    %store/vec4 v00000000027fd000_0, 0, 32;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v00000000027fc740_0;
    %store/vec4 v00000000027fd000_0, 0, 32;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000000008c8490;
T_8 ;
    %wait E_00000000008c3590;
    %load/vec4 v00000000027ff650_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000027ff970_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000000027ff510_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0000000002802590_0;
    %assign/vec4 v00000000027ff970_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000000008c8310;
T_9 ;
    %vpi_func 3 19 "$fopen" 32, "../common_dump/init_memory_content.txt" {0 0 0};
    %store/vec4 v00000000008bc300_0, 0, 32;
    %vpi_func 3 20 "$fopen" 32, "../common_dump/data_memory_result.txt" {0 0 0};
    %store/vec4 v00000000008bb5e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000008bc6c0_0, 0, 32;
T_9.0 ;
    %load/vec4 v00000000008bc6c0_0;
    %cmpi/s 250, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %vpi_func 3 22 "$random" 32 {0 0 0};
    %ix/getv/s 4, v00000000008bc6c0_0;
    %store/vec4a v00000000008bb540, 4, 0;
    %load/vec4 v00000000008bc6c0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000008bc6c0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000008bc6c0_0, 0, 32;
T_9.2 ;
    %load/vec4 v00000000008bc6c0_0;
    %cmpi/s 250, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.3, 5;
    %vpi_call 3 25 "$fdisplay", v00000000008bc300_0, "memory location %d : %d", v00000000008bc6c0_0, &A<v00000000008bb540, v00000000008bc6c0_0 > {0 0 0};
    %load/vec4 v00000000008bc6c0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000008bc6c0_0, 0, 32;
    %jmp T_9.2;
T_9.3 ;
    %end;
    .thread T_9;
    .scope S_00000000008c8310;
T_10 ;
    %wait E_00000000008c3590;
    %load/vec4 v00000000008bae60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v00000000008bb4a0_0;
    %ix/getv 3, v00000000008bad20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000008bb540, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000000008c8310;
T_11 ;
    %wait E_00000000008c3710;
    %vpi_call 3 35 "$display", "---dumping all the values stored in data memory---" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000008bc6c0_0, 0, 32;
T_11.0 ;
    %load/vec4 v00000000008bc6c0_0;
    %cmpi/s 250, 0, 32;
    %jmp/0xz T_11.1, 5;
    %vpi_call 3 37 "$fdisplay", v00000000008bb5e0_0, &A<v00000000008bb540, v00000000008bc6c0_0 > {0 0 0};
    %load/vec4 v00000000008bc6c0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000008bc6c0_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000000008c8d50;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028021d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002802270_0, 0, 1;
    %delay 11, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002802270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002802c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002803b70_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_00000000008c8d50;
T_13 ;
    %delay 5, 0;
    %load/vec4 v00000000028021d0_0;
    %inv;
    %store/vec4 v00000000028021d0_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_00000000008c8d50;
T_14 ;
    %wait E_00000000008c3b90;
    %load/vec4 v0000000002802630_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_14.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002802c70_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002803b70_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 97 "$finish" {0 0 0};
T_14.0 ;
    %jmp T_14;
    .thread T_14, $push;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "tb_microprocessor.v";
    "./mock_data_mem.v";
    "./../core/mips_processor.v";
    "./../core/alu_b_mux.v";
    "./../core/alu_unit.v";
    "./../core/control_unit.v";
    "./../core/pc_mux.v";
    "./../core/register_file.v";
    "./../core/write_data_mux.v";
    "./../core/write_reg_mux.v";
    "./instruction_mem_rom.v";
