// Seed: 854321777
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    output supply1 id_2,
    input uwire id_3,
    output wor id_4,
    input tri0 id_5,
    input uwire id_6#(
        .id_10(1),
        .id_11(1),
        .id_12(-1),
        .id_13(1),
        .id_14(1)
    ),
    output uwire id_7
    , id_15,
    output tri1 id_8
);
  wire id_16;
  module_0 modCall_1 (
      id_15,
      id_16
  );
  wire id_17;
endmodule
