# 
# SNPS write_def
# Release      : T-2022.03-SP4
# User Name    : Vaishnav
# Date         : Wed Apr 23 22:19:38 2025
# 
VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN msrv32_machine_control ;
TECHNOLOGY saed32 ;
UNITS DISTANCE MICRONS 1000 ;
DIEAREA ( 0 0 ) ( 150000 100000 ) ;
ROW ROW_0 unit 0 0 N DO 986 BY 1 STEP 152 0 ;
ROW ROW_1 unit 0 1672 FS DO 986 BY 1 STEP 152 0 ;
ROW ROW_2 unit 0 3344 N DO 986 BY 1 STEP 152 0 ;
ROW ROW_3 unit 0 5016 FS DO 986 BY 1 STEP 152 0 ;
ROW ROW_4 unit 0 6688 N DO 986 BY 1 STEP 152 0 ;
ROW ROW_5 unit 0 8360 FS DO 986 BY 1 STEP 152 0 ;
ROW ROW_6 unit 0 10032 N DO 986 BY 1 STEP 152 0 ;
ROW ROW_7 unit 0 11704 FS DO 986 BY 1 STEP 152 0 ;
ROW ROW_8 unit 0 13376 N DO 986 BY 1 STEP 152 0 ;
ROW ROW_9 unit 0 15048 FS DO 986 BY 1 STEP 152 0 ;
ROW ROW_10 unit 0 16720 N DO 986 BY 1 STEP 152 0 ;
ROW ROW_11 unit 0 18392 FS DO 986 BY 1 STEP 152 0 ;
ROW ROW_12 unit 0 20064 N DO 986 BY 1 STEP 152 0 ;
ROW ROW_13 unit 0 21736 FS DO 986 BY 1 STEP 152 0 ;
ROW ROW_14 unit 0 23408 N DO 986 BY 1 STEP 152 0 ;
ROW ROW_15 unit 0 25080 FS DO 986 BY 1 STEP 152 0 ;
ROW ROW_16 unit 0 26752 N DO 986 BY 1 STEP 152 0 ;
ROW ROW_17 unit 0 28424 FS DO 986 BY 1 STEP 152 0 ;
ROW ROW_18 unit 0 30096 N DO 986 BY 1 STEP 152 0 ;
ROW ROW_19 unit 0 31768 FS DO 986 BY 1 STEP 152 0 ;
ROW ROW_20 unit 0 33440 N DO 986 BY 1 STEP 152 0 ;
ROW ROW_21 unit 0 35112 FS DO 986 BY 1 STEP 152 0 ;
ROW ROW_22 unit 0 36784 N DO 986 BY 1 STEP 152 0 ;
ROW ROW_23 unit 0 38456 FS DO 986 BY 1 STEP 152 0 ;
ROW ROW_24 unit 0 40128 N DO 986 BY 1 STEP 152 0 ;
ROW ROW_25 unit 0 41800 FS DO 986 BY 1 STEP 152 0 ;
ROW ROW_26 unit 0 43472 N DO 986 BY 1 STEP 152 0 ;
ROW ROW_27 unit 0 45144 FS DO 986 BY 1 STEP 152 0 ;
ROW ROW_28 unit 0 46816 N DO 986 BY 1 STEP 152 0 ;
ROW ROW_29 unit 0 48488 FS DO 986 BY 1 STEP 152 0 ;
ROW ROW_30 unit 0 50160 N DO 986 BY 1 STEP 152 0 ;
ROW ROW_31 unit 0 51832 FS DO 986 BY 1 STEP 152 0 ;
ROW ROW_32 unit 0 53504 N DO 986 BY 1 STEP 152 0 ;
ROW ROW_33 unit 0 55176 FS DO 986 BY 1 STEP 152 0 ;
ROW ROW_34 unit 0 56848 N DO 986 BY 1 STEP 152 0 ;
ROW ROW_35 unit 0 58520 FS DO 986 BY 1 STEP 152 0 ;
ROW ROW_36 unit 0 60192 N DO 986 BY 1 STEP 152 0 ;
ROW ROW_37 unit 0 61864 FS DO 986 BY 1 STEP 152 0 ;
ROW ROW_38 unit 0 63536 N DO 986 BY 1 STEP 152 0 ;
ROW ROW_39 unit 0 65208 FS DO 986 BY 1 STEP 152 0 ;
ROW ROW_40 unit 0 66880 N DO 986 BY 1 STEP 152 0 ;
ROW ROW_41 unit 0 68552 FS DO 986 BY 1 STEP 152 0 ;
ROW ROW_42 unit 0 70224 N DO 986 BY 1 STEP 152 0 ;
ROW ROW_43 unit 0 71896 FS DO 986 BY 1 STEP 152 0 ;
ROW ROW_44 unit 0 73568 N DO 986 BY 1 STEP 152 0 ;
ROW ROW_45 unit 0 75240 FS DO 986 BY 1 STEP 152 0 ;
ROW ROW_46 unit 0 76912 N DO 986 BY 1 STEP 152 0 ;
ROW ROW_47 unit 0 78584 FS DO 986 BY 1 STEP 152 0 ;
ROW ROW_48 unit 0 80256 N DO 986 BY 1 STEP 152 0 ;
ROW ROW_49 unit 0 81928 FS DO 986 BY 1 STEP 152 0 ;
ROW ROW_50 unit 0 83600 N DO 986 BY 1 STEP 152 0 ;
ROW ROW_51 unit 0 85272 FS DO 986 BY 1 STEP 152 0 ;
ROW ROW_52 unit 0 86944 N DO 986 BY 1 STEP 152 0 ;
ROW ROW_53 unit 0 88616 FS DO 986 BY 1 STEP 152 0 ;
ROW ROW_54 unit 0 90288 N DO 986 BY 1 STEP 152 0 ;
ROW ROW_55 unit 0 91960 FS DO 986 BY 1 STEP 152 0 ;
ROW ROW_56 unit 0 93632 N DO 986 BY 1 STEP 152 0 ;
ROW ROW_57 unit 0 95304 FS DO 986 BY 1 STEP 152 0 ;
ROW ROW_58 unit 0 96976 N DO 986 BY 1 STEP 152 0 ;
TRACKS Y 76 DO 658 STEP 152 LAYER M1 ;
TRACKS X 76 DO 987 STEP 152 LAYER M1 ;
TRACKS X 76 DO 987 STEP 152 LAYER M2 ;
TRACKS Y 76 DO 658 STEP 152 LAYER M2 ;
TRACKS Y 152 DO 329 STEP 304 LAYER M3 ;
TRACKS X 76 DO 987 STEP 152 LAYER M3 ;
TRACKS X 152 DO 493 STEP 304 LAYER M4 ;
TRACKS Y 152 DO 329 STEP 304 LAYER M4 ;
TRACKS Y 304 DO 164 STEP 608 LAYER M5 ;
TRACKS X 152 DO 493 STEP 304 LAYER M5 ;
TRACKS X 304 DO 247 STEP 608 LAYER M6 ;
TRACKS Y 304 DO 164 STEP 608 LAYER M6 ;
TRACKS Y 608 DO 82 STEP 1216 LAYER M7 ;
TRACKS X 304 DO 247 STEP 608 LAYER M7 ;
TRACKS X 608 DO 123 STEP 1216 LAYER M8 ;
TRACKS Y 608 DO 82 STEP 1216 LAYER M8 ;
TRACKS Y 1216 DO 41 STEP 2432 LAYER M9 ;
TRACKS X 608 DO 123 STEP 1216 LAYER M9 ;
TRACKS X 2432 DO 31 STEP 4864 LAYER MRDL ;
TRACKS Y 1216 DO 41 STEP 2432 LAYER MRDL ;
COMPONENTS 84 ;      
 - misaligned_exception_out_reg DFFX1_LVT ;
 - curr_state_reg\[0\] DFFX1_LVT ;
 - curr_state_reg\[1\] DFFX1_LVT ;
 - curr_state_reg\[2\] DFFX1_LVT ;
 - curr_state_reg\[3\] DFFX1_LVT ;
 - i_or_e_out_reg DFFX1_LVT ;
 - cause_out_reg\[0\] DFFX1_LVT ;
 - cause_out_reg\[2\] DFFX1_LVT ;
 - cause_out_reg\[1\] DFFX1_LVT ;
 - cause_out_reg\[3\] DFFX1_LVT ;
 - U76 INVX1_LVT ;
 - U79 NAND4X0_LVT ;
 - U80 NAND3X0_LVT ;
 - U81 INVX1_LVT ;
 - U84 OR2X1_LVT ;
 - U85 INVX1_LVT ;
 - U86 OR2X1_LVT ;
 - U87 INVX1_LVT ;
 - U88 AND2X1_LVT ;
 - U91 AND2X1_LVT ;
 - U92 OR2X1_LVT ;
 - U95 OR2X1_LVT ;
 - U96 NAND3X0_LVT ;
 - U97 AND4X1_LVT ;
 - U98 NOR3X0_LVT ;
 - U99 NOR4X1_LVT ;
 - U100 NOR4X1_LVT ;
 - U101 NOR4X1_LVT ;
 - U102 NOR4X1_LVT ;
 - U103 NOR4X1_LVT ;
 - U104 AND4X1_LVT ;
 - U105 AND4X1_LVT ;
 - U107 NOR4X1_LVT ;
 - U108 INVX1_LVT ;
 - U112 NAND3X0_LVT ;
 - U113 NOR3X0_LVT ;
 - U114 NAND2X0_LVT ;
 - U117 OAI21X1_LVT ;
 - U118 NAND2X0_LVT ;
 - U120 NAND4X0_LVT ;
 - U121 OA21X1_LVT ;
 - U122 OA221X1_LVT ;
 - U123 INVX1_LVT ;
 - U124 NAND2X0_LVT ;
 - U125 NAND4X0_LVT ;
 - U126 INVX1_LVT ;
 - U127 MUX21X1_LVT ;
 - U128 NAND2X0_LVT ;
 - U129 NAND2X0_LVT ;
 - U132 NAND3X0_LVT ;
 - U134 OA221X1_LVT ;
 - U135 NOR2X0_LVT ;
 - U136 NOR3X0_LVT ;
 - U137 NAND2X0_LVT ;
 - U138 NAND2X0_LVT ;
 - U139 OA221X1_LVT ;
 - U140 NAND2X0_LVT ;
 - U141 INVX1_LVT ;
 - U142 AO22X1_LVT ;
 - U143 AO221X1_LVT ;
 - U144 AO22X1_LVT ;
 - U145 INVX1_LVT ;
 - U146 AO22X1_LVT ;
 - U109 NAND2X2_LVT ;
 - U116 NAND2X2_LVT ;
 - U133 OR3X2_LVT ;
 - U106 NAND3X2_LVT ;
 - U77 NAND4X0_LVT ;
 - U78 NAND4X0_LVT ;
 - U111 NAND4X0_LVT ;
 - U94 NOR2X2_LVT ;
 - U93 AND2X2_LVT ;
 - U130 OA21X2_LVT ;
 - U82 INVX1_LVT ;
 - U83 INVX1_LVT ;
 - U110 INVX1_LVT ;
 - U115 INVX1_LVT ;
 - U119 INVX1_LVT ;
 - U131 INVX1_LVT ;
 - U89 OR2X2_LVT ;
 - U90 AND2X2_LVT ;
 - U147 NBUFFX4_LVT ;
 - U148 NBUFFX4_LVT ;
 - U149 NBUFFX4_LVT ;
END COMPONENTS
PINS 61 ;      
 - clk_in + NET clk_in + DIRECTION INPUT + USE SIGNAL + LAYER M4 ( -28 -28 ) ( 28 28 ) + PLACED ( 111720 99972 ) N ;
 - reset_in + NET reset_in + DIRECTION INPUT + USE SIGNAL + LAYER M4 ( -28 -28 ) ( 28 28 ) + PLACED ( 42712 99972 ) N ;
 - illegal_instr_in + NET illegal_instr_in + DIRECTION INPUT + USE SIGNAL + LAYER M3 ( -28 -28 ) ( 28 28 ) + PLACED ( 28 46360 ) W ;
 - misaligned_load_in + NET misaligned_load_in + DIRECTION INPUT + USE SIGNAL + LAYER M3 ( -28 -28 ) ( 28 28 ) + PLACED ( 28 53048 ) W ;
 - misaligned_store_in + NET misaligned_store_in + DIRECTION INPUT + USE SIGNAL + LAYER M3 ( -28 -28 ) ( 28 28 ) + PLACED ( 28 48184 ) W ;
 - misaligned_instr_in + NET misaligned_instr_in + DIRECTION INPUT + USE SIGNAL + LAYER M3 ( -28 -28 ) ( 28 28 ) + PLACED ( 28 56392 ) W ;
 - opcode_6_to_2_in[6] + NET opcode_6_to_2_in[6] + DIRECTION INPUT + USE SIGNAL + LAYER M4 ( -28 -28 ) ( 28 28 ) + PLACED ( 16568 28 ) S ;
 - opcode_6_to_2_in[5] + NET opcode_6_to_2_in[5] + DIRECTION INPUT + USE SIGNAL + LAYER M4 ( -28 -28 ) ( 28 28 ) + PLACED ( 14136 28 ) S ;
 - opcode_6_to_2_in[4] + NET opcode_6_to_2_in[4] + DIRECTION INPUT + USE SIGNAL + LAYER M4 ( -28 -28 ) ( 28 28 ) + PLACED ( 16872 28 ) S ;
 - opcode_6_to_2_in[3] + NET opcode_6_to_2_in[3] + DIRECTION INPUT + USE SIGNAL + LAYER M3 ( -28 -28 ) ( 28 28 ) + PLACED ( 28 23560 ) W ;
 - opcode_6_to_2_in[2] + NET opcode_6_to_2_in[2] + DIRECTION INPUT + USE SIGNAL + LAYER M3 ( -28 -28 ) ( 28 28 ) + PLACED ( 28 23864 ) W ;
 - funct3_in[2] + NET funct3_in[2] + DIRECTION INPUT + USE SIGNAL + LAYER M3 ( -28 -28 ) ( 28 28 ) + PLACED ( 28 48488 ) W ;
 - funct3_in[1] + NET funct3_in[1] + DIRECTION INPUT + USE SIGNAL + LAYER M3 ( -28 -28 ) ( 28 28 ) + PLACED ( 28 24168 ) W ;
 - funct3_in[0] + NET funct3_in[0] + DIRECTION INPUT + USE SIGNAL + LAYER M3 ( -28 -28 ) ( 28 28 ) + PLACED ( 28 48792 ) W ;
 - funct7_in[6] + NET funct7_in[6] + DIRECTION INPUT + USE SIGNAL + LAYER M4 ( -28 -28 ) ( 28 28 ) + PLACED ( 73720 28 ) S ;
 - funct7_in[5] + NET funct7_in[5] + DIRECTION INPUT + USE SIGNAL + LAYER M4 ( -28 -28 ) ( 28 28 ) + PLACED ( 44536 28 ) S ;
 - funct7_in[4] + NET funct7_in[4] + DIRECTION INPUT + USE SIGNAL + LAYER M4 ( -28 -28 ) ( 28 28 ) + PLACED ( 122664 28 ) S ;
 - funct7_in[3] + NET funct7_in[3] + DIRECTION INPUT + USE SIGNAL + LAYER M4 ( -28 -28 ) ( 28 28 ) + PLACED ( 122968 28 ) S ;
 - funct7_in[2] + NET funct7_in[2] + DIRECTION INPUT + USE SIGNAL + LAYER M4 ( -28 -28 ) ( 28 28 ) + PLACED ( 74024 28 ) S ;
 - funct7_in[1] + NET funct7_in[1] + DIRECTION INPUT + USE SIGNAL + LAYER M3 ( -28 -28 ) ( 28 28 ) + PLACED ( 28 13528 ) W ;
 - funct7_in[0] + NET funct7_in[0] + DIRECTION INPUT + USE SIGNAL + LAYER M3 ( -28 -28 ) ( 28 28 ) + PLACED ( 28 13832 ) W ;
 - rs1_addr_in[4] + NET rs1_addr_in[4] + DIRECTION INPUT + USE SIGNAL + LAYER M4 ( -28 -28 ) ( 28 28 ) + PLACED ( 43928 28 ) S ;
 - rs1_addr_in[3] + NET rs1_addr_in[3] + DIRECTION INPUT + USE SIGNAL + LAYER M4 ( -28 -28 ) ( 28 28 ) + PLACED ( 44232 28 ) S ;
 - rs1_addr_in[2] + NET rs1_addr_in[2] + DIRECTION INPUT + USE SIGNAL + LAYER M3 ( -28 -28 ) ( 28 28 ) + PLACED ( 28 13224 ) W ;
 - rs1_addr_in[1] + NET rs1_addr_in[1] + DIRECTION INPUT + USE SIGNAL + LAYER M4 ( -28 -28 ) ( 28 28 ) + PLACED ( 43624 28 ) S ;
 - rs1_addr_in[0] + NET rs1_addr_in[0] + DIRECTION INPUT + USE SIGNAL + LAYER M3 ( -28 -28 ) ( 28 28 ) + PLACED ( 28 24472 ) W ;
 - rs2_addr_in[4] + NET rs2_addr_in[4] + DIRECTION INPUT + USE SIGNAL + LAYER M4 ( -28 -28 ) ( 28 28 ) + PLACED ( 17480 28 ) S ;
 - rs2_addr_in[3] + NET rs2_addr_in[3] + DIRECTION INPUT + USE SIGNAL + LAYER M4 ( -28 -28 ) ( 28 28 ) + PLACED ( 17784 28 ) S ;
 - rs2_addr_in[2] + NET rs2_addr_in[2] + DIRECTION INPUT + USE SIGNAL + LAYER M4 ( -28 -28 ) ( 28 28 ) + PLACED ( 17176 28 ) S ;
 - rs2_addr_in[1] + NET rs2_addr_in[1] + DIRECTION INPUT + USE SIGNAL + LAYER M4 ( -28 -28 ) ( 28 28 ) + PLACED ( 122360 28 ) S ;
 - rs2_addr_in[0] + NET rs2_addr_in[0] + DIRECTION INPUT + USE SIGNAL + LAYER M4 ( -28 -28 ) ( 28 28 ) + PLACED ( 77976 28 ) S ;
 - rd_addr_in[4] + NET rd_addr_in[4] + DIRECTION INPUT + USE SIGNAL + LAYER M4 ( -28 -28 ) ( 28 28 ) + PLACED ( 74328 28 ) S ;
 - rd_addr_in[3] + NET rd_addr_in[3] + DIRECTION INPUT + USE SIGNAL + LAYER M4 ( -28 -28 ) ( 28 28 ) + PLACED ( 74632 28 ) S ;
 - rd_addr_in[2] + NET rd_addr_in[2] + DIRECTION INPUT + USE SIGNAL + LAYER M3 ( -28 -28 ) ( 28 28 ) + PLACED ( 28 49096 ) W ;
 - rd_addr_in[1] + NET rd_addr_in[1] + DIRECTION INPUT + USE SIGNAL + LAYER M3 ( -28 -28 ) ( 28 28 ) + PLACED ( 28 49400 ) W ;
 - rd_addr_in[0] + NET rd_addr_in[0] + DIRECTION INPUT + USE SIGNAL + LAYER M4 ( -28 -28 ) ( 28 28 ) + PLACED ( 18088 28 ) S ;
 - e_irq_in + NET e_irq_in + DIRECTION INPUT + USE SIGNAL + LAYER M4 ( -28 -28 ) ( 28 28 ) + PLACED ( 40888 28 ) S ;
 - t_irq_in + NET t_irq_in + DIRECTION INPUT + USE SIGNAL + LAYER M4 ( -28 -28 ) ( 28 28 ) + PLACED ( 30552 99972 ) N ;
 - s_irq_in + NET s_irq_in + DIRECTION INPUT + USE SIGNAL + LAYER M4 ( -28 -28 ) ( 28 28 ) + PLACED ( 28120 99972 ) N ;
 - mie_in + NET mie_in + DIRECTION INPUT + USE SIGNAL + LAYER M4 ( -28 -28 ) ( 28 28 ) + PLACED ( 73112 28 ) S ;
 - meie_in + NET meie_in + DIRECTION INPUT + USE SIGNAL + LAYER M4 ( -28 -28 ) ( 28 28 ) + PLACED ( 41800 28 ) S ;
 - mtie_in + NET mtie_in + DIRECTION INPUT + USE SIGNAL + LAYER M4 ( -28 -28 ) ( 28 28 ) + PLACED ( 60648 28 ) S ;
 - msie_in + NET msie_in + DIRECTION INPUT + USE SIGNAL + LAYER M3 ( -28 -28 ) ( 28 28 ) + PLACED ( 149972 22040 ) E ;
 - meip_in + NET meip_in + DIRECTION INPUT + USE SIGNAL + LAYER M4 ( -28 -28 ) ( 28 28 ) + PLACED ( 41192 28 ) S ;
 - mtip_in + NET mtip_in + DIRECTION INPUT + USE SIGNAL + LAYER M4 ( -28 -28 ) ( 28 28 ) + PLACED ( 30856 99972 ) N ;
 - msip_in + NET msip_in + DIRECTION INPUT + USE SIGNAL + LAYER M4 ( -28 -28 ) ( 28 28 ) + PLACED ( 27816 99972 ) N ;
 - i_or_e_out + NET i_or_e_out + DIRECTION OUTPUT + USE SIGNAL + LAYER M3 ( -28 -28 ) ( 28 28 ) + PLACED ( 149972 56088 ) E ;
 - set_epc_out + NET set_cause_out + DIRECTION OUTPUT + USE SIGNAL + LAYER M4 ( -28 -28 ) ( 28 28 ) + PLACED ( 46056 99972 ) N ;
 - set_cause_out + NET set_cause_out + DIRECTION OUTPUT + USE SIGNAL + LAYER M4 ( -28 -28 ) ( 28 28 ) + PLACED ( 46360 99972 ) N ;
 - cause_out[3] + NET cause_out[3] + DIRECTION OUTPUT + USE SIGNAL + LAYER M4 ( -28 -28 ) ( 28 28 ) + PLACED ( 105640 99972 ) N ;
 - cause_out[2] + NET cause_out[2] + DIRECTION OUTPUT + USE SIGNAL + LAYER M4 ( -28 -28 ) ( 28 28 ) + PLACED ( 112328 28 ) S ;
 - cause_out[1] + NET cause_out[1] + DIRECTION OUTPUT + USE SIGNAL + LAYER M3 ( -28 -28 ) ( 28 28 ) + PLACED ( 149972 51832 ) E ;
 - cause_out[0] + NET cause_out[0] + DIRECTION OUTPUT + USE SIGNAL + LAYER M4 ( -28 -28 ) ( 28 28 ) + PLACED ( 121752 28 ) S ;
 - instret_inc_out + NET instret_inc_out + DIRECTION OUTPUT + USE SIGNAL + LAYER M3 ( -28 -28 ) ( 28 28 ) + PLACED ( 28 49704 ) W ;
 - mie_clear_out + NET set_cause_out + DIRECTION OUTPUT + USE SIGNAL + LAYER M4 ( -28 -28 ) ( 28 28 ) + PLACED ( 45752 99972 ) N ;
 - mie_set_out + NET mie_set_out + DIRECTION OUTPUT + USE SIGNAL + LAYER M3 ( -28 -28 ) ( 28 28 ) + PLACED ( 149972 50008 ) E ;
 - misaligned_exception_out + NET misaligned_exception_out + DIRECTION OUTPUT + USE SIGNAL + LAYER M3 ( -28 -28 ) ( 28 28 ) + PLACED ( 149972 79496 ) E ;
 - pc_src_out[1] + NET pc_src_out[1] + DIRECTION OUTPUT + USE SIGNAL + LAYER M3 ( -28 -28 ) ( 28 28 ) + PLACED ( 28 71896 ) W ;
 - pc_src_out[0] + NET pc_src_out[0] + DIRECTION OUTPUT + USE SIGNAL + LAYER M3 ( -28 -28 ) ( 28 28 ) + PLACED ( 28 50008 ) W ;
 - flush_out + NET flush_out + DIRECTION OUTPUT + USE SIGNAL + LAYER M3 ( -28 -28 ) ( 28 28 ) + PLACED ( 28 62472 ) W ;
 - trap_taken_out + NET N37 + DIRECTION OUTPUT + USE SIGNAL + LAYER M4 ( -28 -28 ) ( 28 28 ) + PLACED ( 78280 99972 ) N ;
END PINS
END DESIGN
