INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'Alan' on host 'alan-lab' (Windows NT_amd64 version 6.2) on Fri Nov 11 21:20:07 +0800 2022
INFO: [HLS 200-10] In directory 'C:/Users/Alan/Desktop/LabC'
Sourcing Tcl script 'C:/Users/Alan/Desktop/LabC/cordic/solution1/cosim.tcl'
INFO: [HLS 200-1510] Running: source C:/Users/Alan/Desktop/LabC/cordic/solution1/cosim.tcl
INFO: [HLS 200-1510] Running: open_project cordic 
INFO: [HLS 200-10] Opening project 'C:/Users/Alan/Desktop/LabC/cordic'.
INFO: [HLS 200-1510] Running: set_top cordiccart2pol 
INFO: [HLS 200-1510] Running: add_files cordic/code_src/cordiccart2pol.h 
INFO: [HLS 200-10] Adding design file 'cordic/code_src/cordiccart2pol.h' to the project
INFO: [HLS 200-1510] Running: add_files cordic/code_src/cordiccart2pol.cpp 
INFO: [HLS 200-10] Adding design file 'cordic/code_src/cordiccart2pol.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb cordic/code_src/cordiccart2pol_test.cpp -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'cordic/code_src/cordiccart2pol_test.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'C:/Users/Alan/Desktop/LabC/cordic/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 5.39ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 5.39 
INFO: [HLS 200-1510] Running: source ./cordic/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cordiccart2pol cordiccart2pol 
INFO: [HLS 200-1510] Running: set_directive_pipeline cordiccart2pol/cordic_loop 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 cordiccart2pol angles 
INFO: [HLS 200-1510] Running: cosim_design -trace_level port 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/Vitis_HLS/2022.1/tps/win64/msys64/mingw64/bin/g++"
   Compiling cordiccart2pol_test.cpp_pre.cpp.tb.cpp
   Compiling cordiccart2pol.cpp_pre.cpp.tb.cpp
   Compiling apatb_cordiccart2pol.cpp
   Compiling apatb_cordiccart2pol_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
---Testing results----------------------------------
Test: x=0.8147, y=0.1270, golden theta=0.1545, golden r=0.8245, your theta=0.1553, your r=0.8257
Test: x=0.6323, y=-0.2786, golden theta=-0.4149, golden r=0.6909, your theta=-0.4141, your r=0.6914
Test: x=-0.5469, y=-0.9575, golden theta=-2.0898, golden r=1.1027, your theta=-2.0903, your r=1.1035
Test: x=-0.4854, y=0.7002, golden theta=2.1769, golden r=0.8521, your theta=2.1768, your r=0.8528
---RMS error----------------------------------
----------------------------------------------
   RMSE(R)           RMSE(Theta)
0.000833866593894 0.000633431132883
----------------------------------------------
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

C:\Users\Alan\Desktop\LabC\cordic\solution1\sim\verilog>set PATH= 

C:\Users\Alan\Desktop\LabC\cordic\solution1\sim\verilog>call C:/Xilinx/Vivado/2022.1/bin/xelab xil_defaultlib.apatb_cordiccart2pol_top glbl -Oenable_linking_all_libraries  -prj cordiccart2pol.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_20 -L floating_point_v7_1_14 --lib "ieee_proposed=./ieee_proposed" -s cordiccart2pol -debug wave 
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_cordiccart2pol_top glbl -Oenable_linking_all_libraries -prj cordiccart2pol.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_14 --lib ieee_proposed=./ieee_proposed -s cordiccart2pol -debug wave 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Alan/Desktop/LabC/cordic/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Alan/Desktop/LabC/cordic/solution1/sim/verilog/cordiccart2pol.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_cordiccart2pol_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Alan/Desktop/LabC/cordic/solution1/sim/verilog/cordiccart2pol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordiccart2pol
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Alan/Desktop/LabC/cordic/solution1/sim/verilog/cordiccart2pol_cordiccart2pol_Pipeline_cordic_loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordiccart2pol_cordiccart2pol_Pipeline_cordic_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Alan/Desktop/LabC/cordic/solution1/sim/verilog/cordiccart2pol_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordiccart2pol_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Alan/Desktop/LabC/cordic/solution1/sim/verilog/cordiccart2pol_mux_114_15_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordiccart2pol_mux_114_15_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Alan/Desktop/LabC/cordic/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.cordiccart2pol_mux_114_15_1_1(ID...
Compiling module xil_defaultlib.cordiccart2pol_flow_control_loop...
Compiling module xil_defaultlib.cordiccart2pol_cordiccart2pol_Pi...
Compiling module xil_defaultlib.cordiccart2pol
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_cordiccart2pol_top
Compiling module work.glbl
Built simulation snapshot cordiccart2pol

****** xsim v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/cordiccart2pol/xsim_script.tcl
# xsim {cordiccart2pol} -view {{cordiccart2pol_dataflow_ana.wcfg}} -tclbatch {cordiccart2pol.tcl} -protoinst {cordiccart2pol.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file cordiccart2pol.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_cordiccart2pol_top/AESL_inst_cordiccart2pol//AESL_inst_cordiccart2pol_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_cordiccart2pol_top/AESL_inst_cordiccart2pol/grp_cordiccart2pol_Pipeline_cordic_loop_fu_92/grp_cordiccart2pol_Pipeline_cordic_loop_fu_92_activity
Time resolution is 1 ps
open_wave_config cordiccart2pol_dataflow_ana.wcfg
source cordiccart2pol.tcl
## log_wave [get_objects -filter {type == in_port || type == out_port || type == inout_port || type == port} /apatb_cordiccart2pol_top/AESL_inst_cordiccart2pol/*]
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $coutputgroup]
## add_wave /apatb_cordiccart2pol_top/AESL_inst_cordiccart2pol/theta_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_cordiccart2pol_top/AESL_inst_cordiccart2pol/theta -into $return_group -radix hex
## add_wave /apatb_cordiccart2pol_top/AESL_inst_cordiccart2pol/r_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_cordiccart2pol_top/AESL_inst_cordiccart2pol/r -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $cinputgroup]
## add_wave /apatb_cordiccart2pol_top/AESL_inst_cordiccart2pol/y -into $return_group -radix hex
## add_wave /apatb_cordiccart2pol_top/AESL_inst_cordiccart2pol/x -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_cordiccart2pol_top/AESL_inst_cordiccart2pol/ap_start -into $blocksiggroup
## add_wave /apatb_cordiccart2pol_top/AESL_inst_cordiccart2pol/ap_done -into $blocksiggroup
## add_wave /apatb_cordiccart2pol_top/AESL_inst_cordiccart2pol/ap_idle -into $blocksiggroup
## add_wave /apatb_cordiccart2pol_top/AESL_inst_cordiccart2pol/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_cordiccart2pol_top/AESL_inst_cordiccart2pol/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_cordiccart2pol_top/AESL_inst_cordiccart2pol/ap_clk -into $clockgroup
## save_wave_config cordiccart2pol.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 4 [0.00%] @ "125000"
// RTL Simulation : 1 / 4 [100.00%] @ "295000"
// RTL Simulation : 2 / 4 [100.00%] @ "455000"
// RTL Simulation : 3 / 4 [100.00%] @ "615000"
// RTL Simulation : 4 / 4 [100.00%] @ "775000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 835 ns : File "C:/Users/Alan/Desktop/LabC/cordic/solution1/sim/verilog/cordiccart2pol.autotb.v" Line 402
## quit
INFO: [Common 17-206] Exiting xsim at Fri Nov 11 21:20:34 2022...
INFO: [COSIM 212-316] Starting C post checking ...
---Testing results----------------------------------
Test: x=0.8147, y=0.1270, golden theta=0.1545, golden r=0.8245, your theta=0.1553, your r=0.8257
Test: x=0.6323, y=-0.2786, golden theta=-0.4149, golden r=0.6909, your theta=-0.4141, your r=0.6914
Test: x=-0.5469, y=-0.9575, golden theta=-2.0898, golden r=1.1027, your theta=-2.0903, your r=1.1035
Test: x=-0.4854, y=0.7002, golden theta=2.1769, golden r=0.8521, your theta=2.1768, your r=0.8528
---RMS error----------------------------------
----------------------------------------------
   RMSE(R)           RMSE(Theta)
0.000833866593894 0.000633431132883
----------------------------------------------
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 24.953 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 28.66 seconds; peak allocated memory: 1.400 GB.
