###############################################################
#  Generated by:      Cadence Innovus 21.12-s106_1
#  OS:                Linux x86_64(Host ID ip-10-16-10-154.rdius.us)
#  Generated on:      Tue May 13 22:55:28 2025
#  Design:            mcs4
#  Command:           report_ccopt_skew_groups -file skew_groups.rpt
###############################################################

Skew Group Structure:
=====================

----------------------------------------------------------------------------------
Skew Group                     Sources    Constrained Sinks    Unconstrained Sinks
----------------------------------------------------------------------------------
20MHz_CLK/ConstraintMode_BC       1              655                    0
20MHz_CLK/ConstraintMode_WC       1              655                    0
----------------------------------------------------------------------------------

Skew Group Summary:
===================

---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Timing Corner                Skew Group                     ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew     Skew window occupancy
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DelayCorner_WC:both.early    20MHz_CLK/ConstraintMode_BC        -        2.408     2.416     2.413        0.002       ignored                  -         0.008              -
                             20MHz_CLK/ConstraintMode_WC        -        2.408     2.416     2.413        0.002       ignored                  -         0.008              -
DelayCorner_WC:both.late     20MHz_CLK/ConstraintMode_BC    none         2.413     2.421     2.418        0.002       auto computed        0.105         0.008    100% {2.413, 2.421}
                             20MHz_CLK/ConstraintMode_WC    *2.500       2.413     2.421     2.418        0.002       auto computed        0.105         0.008    100% {2.413, 2.421}
DelayCorner_BC:both.early    20MHz_CLK/ConstraintMode_BC        -        5.226     5.236     5.232        0.002       ignored                  -         0.010              -
                             20MHz_CLK/ConstraintMode_WC        -        5.226     5.236     5.232        0.002       ignored                  -         0.010              -
DelayCorner_BC:both.late     20MHz_CLK/ConstraintMode_BC        -        5.230     5.240     5.236        0.002       ignored                  -         0.010              -
                             20MHz_CLK/ConstraintMode_WC        -        5.230     5.240     5.236        0.002       ignored                  -         0.010              -
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

Skew Group Min/Max path pins:
=============================

------------------------------------------------------------------------------------------------
Timing Corner                Skew Group                     Min ID    PathID    Max ID    PathID
------------------------------------------------------------------------------------------------
DelayCorner_WC:both.early    20MHz_CLK/ConstraintMode_BC    2.408        1      2.416        2
-    min i4004_sp_board_reg_rfsh_0_master_reg/CK
-    max i4004_tio_board_L_reg/CK
                             20MHz_CLK/ConstraintMode_WC    2.408        9      2.416       10
-    min i4004_sp_board_reg_rfsh_0_master_reg/CK
-    max i4004_tio_board_L_reg/CK
DelayCorner_WC:both.late     20MHz_CLK/ConstraintMode_BC    2.413        3      2.421        4
-    min i4004_sp_board_reg_rfsh_0_master_reg/CK
-    max i4004_tio_board_L_reg/CK
                             20MHz_CLK/ConstraintMode_WC    2.413       11      2.421       12
-    min i4004_sp_board_reg_rfsh_0_master_reg/CK
-    max i4004_tio_board_L_reg/CK
DelayCorner_BC:both.early    20MHz_CLK/ConstraintMode_BC    5.226        5      5.236        6
-    min ram_0_ram0_ram_array_reg[6][3]/CK
-    max ram_0_ram0_ram_array_reg[2][1]/CK
                             20MHz_CLK/ConstraintMode_WC    5.226       13      5.236       14
-    min ram_0_ram0_ram_array_reg[6][3]/CK
-    max ram_0_ram0_ram_array_reg[2][1]/CK
DelayCorner_BC:both.late     20MHz_CLK/ConstraintMode_BC    5.230        7      5.240        8
-    min ram_0_ram0_ram_array_reg[6][3]/CK
-    max i4004_tio_board_n0685_reg/CK
                             20MHz_CLK/ConstraintMode_WC    5.230       15      5.240       16
-    min ram_0_ram0_ram_array_reg[6][3]/CK
-    max i4004_tio_board_n0685_reg/CK
------------------------------------------------------------------------------------------------

Timing for timing corner DelayCorner_WC:both.early, min clock_path:
===================================================================

PathID    : 1
Path type : skew group 20MHz_CLK/ConstraintMode_BC (path 1 of 1)
Start     : sysclk
End       : ram_0_ram2_ram_array_reg[19][3]/CK
Delay     : 2.408

------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location          Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                     (um)              
-- Clockpath trace -----------------------------------------------------------------------------
sysclk
-     -          rise   -       1.250   0.004  0.009  (61.100,0.000)    -            1    
CTS_cdb_buf_00020/A
-     CLKBUFX4   rise   0.001   1.251   0.004  -      (115.230,95.670)  149.800   -       
CTS_cdb_buf_00020/Y
-     CLKBUFX4   rise   0.103   1.354   0.076  0.012  (114.960,95.290)    0.650      1    
CTS_cdb_buf_00030/A
-     CLKBUFX2   rise   0.001   1.355   0.076  -      (23.165,6.975)    180.110   -       
CTS_cdb_buf_00030/Y
-     CLKBUFX2   rise   0.143   1.498   0.084  0.007  (22.810,6.505)      0.825      1    
CTS_cdb_buf_00031/A
-     CLKBUFX2   rise   0.000   1.499   0.084  -      (95.365,37.755)   103.805   -       
CTS_cdb_buf_00031/Y
-     CLKBUFX2   rise   0.137   1.635   0.064  0.005  (95.010,37.285)     0.825      1    
CTS_cdb_buf_00032/A
-     CLKBUFX3   rise   0.000   1.636   0.064  -      (32.100,35.815)    64.380   -       
CTS_cdb_buf_00032/Y
-     CLKBUFX3   rise   0.115   1.750   0.062  0.007  (31.885,35.230)     0.800      1    
CTS_cdb_buf_00033/A
-     CLKBUFX2   rise   0.000   1.751   0.062  -      (115.365,13.815)  104.895   -       
CTS_cdb_buf_00033/Y
-     CLKBUFX2   rise   0.136   1.887   0.085  0.007  (115.010,13.345)    0.825      1    
CTS_cdb_buf_00034/A
-     CLKBUFX2   rise   0.000   1.888   0.085  -      (53.365,58.275)   106.575   -       
CTS_cdb_buf_00034/Y
-     CLKBUFX2   rise   0.139   2.027   0.068  0.005  (53.010,57.805)     0.825      1    
CTS_cdb_buf_00035/A
-     CLKBUFX2   rise   0.000   2.027   0.068  -      (115.365,44.595)   75.565   -       
CTS_cdb_buf_00035/Y
-     CLKBUFX2   rise   0.119   2.146   0.048  0.003  (115.010,44.125)    0.825      1    
CTS_cdb_buf_00029/A
-     CLKBUFX8   rise   0.000   2.146   0.048  -      (81.100,44.365)    34.150   -       
CTS_cdb_buf_00029/Y
-     CLKBUFX8   rise   0.123   2.269   0.078  0.023  (80.515,44.215)     0.735      7    
CTS_ccl_a_buf_00007/A
-     CLKBUFX16  rise   0.000   2.269   0.078  -      (90.100,42.655)    11.145   -       
CTS_ccl_a_buf_00007/Y
-     CLKBUFX16  rise   0.138   2.407   0.082  0.044  (89.625,42.880)     0.700     91    
ram_0_ram2_ram_array_reg[19][3]/CK
-     SDFFQX1    rise   0.001   2.408   0.083  -      (90.905,41.090)     3.070   -       
------------------------------------------------------------------------------------------------

Timing for timing corner DelayCorner_WC:both.early, max clock_path:
===================================================================

PathID    : 2
Path type : skew group 20MHz_CLK/ConstraintMode_BC (path 1 of 1)
Start     : sysclk
End       : i4004_tio_board_n0699_reg/CK
Delay     : 2.416

------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location          Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                     (um)              
-- Clockpath trace -----------------------------------------------------------------------------
sysclk
-     -          rise   -       1.250   0.004  0.009  (61.100,0.000)    -            1    
CTS_cdb_buf_00020/A
-     CLKBUFX4   rise   0.001   1.251   0.004  -      (115.230,95.670)  149.800   -       
CTS_cdb_buf_00020/Y
-     CLKBUFX4   rise   0.103   1.354   0.076  0.012  (114.960,95.290)    0.650      1    
CTS_cdb_buf_00030/A
-     CLKBUFX2   rise   0.001   1.355   0.076  -      (23.165,6.975)    180.110   -       
CTS_cdb_buf_00030/Y
-     CLKBUFX2   rise   0.143   1.498   0.084  0.007  (22.810,6.505)      0.825      1    
CTS_cdb_buf_00031/A
-     CLKBUFX2   rise   0.000   1.499   0.084  -      (95.365,37.755)   103.805   -       
CTS_cdb_buf_00031/Y
-     CLKBUFX2   rise   0.137   1.635   0.064  0.005  (95.010,37.285)     0.825      1    
CTS_cdb_buf_00032/A
-     CLKBUFX3   rise   0.000   1.636   0.064  -      (32.100,35.815)    64.380   -       
CTS_cdb_buf_00032/Y
-     CLKBUFX3   rise   0.115   1.750   0.062  0.007  (31.885,35.230)     0.800      1    
CTS_cdb_buf_00033/A
-     CLKBUFX2   rise   0.000   1.751   0.062  -      (115.365,13.815)  104.895   -       
CTS_cdb_buf_00033/Y
-     CLKBUFX2   rise   0.136   1.887   0.085  0.007  (115.010,13.345)    0.825      1    
CTS_cdb_buf_00034/A
-     CLKBUFX2   rise   0.000   1.888   0.085  -      (53.365,58.275)   106.575   -       
CTS_cdb_buf_00034/Y
-     CLKBUFX2   rise   0.139   2.027   0.068  0.005  (53.010,57.805)     0.825      1    
CTS_cdb_buf_00035/A
-     CLKBUFX2   rise   0.000   2.027   0.068  -      (115.365,44.595)   75.565   -       
CTS_cdb_buf_00035/Y
-     CLKBUFX2   rise   0.119   2.146   0.048  0.003  (115.010,44.125)    0.825      1    
CTS_cdb_buf_00029/A
-     CLKBUFX8   rise   0.000   2.146   0.048  -      (81.100,44.365)    34.150   -       
CTS_cdb_buf_00029/Y
-     CLKBUFX8   rise   0.123   2.269   0.078  0.023  (80.515,44.215)     0.735      7    
CTS_ccl_a_buf_00002/A
-     CLKBUFX16  rise   0.000   2.269   0.078  -      (72.300,44.365)     8.365   -       
CTS_ccl_a_buf_00002/Y
-     CLKBUFX16  rise   0.138   2.407   0.085  0.045  (71.825,44.140)     0.700     98    
i4004_tio_board_n0699_reg/CK
-     SDFFQX1    rise   0.009   2.416   0.086  -      (39.105,51.350)    39.930   -       
------------------------------------------------------------------------------------------------

Timing for timing corner DelayCorner_WC:both.late, min clock_path:
==================================================================

PathID    : 3
Path type : skew group 20MHz_CLK/ConstraintMode_BC (path 1 of 1)
Start     : sysclk
End       : ram_0_ram2_ram_array_reg[19][3]/CK
Delay     : 2.413

------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location          Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                     (um)              
-- Clockpath trace -----------------------------------------------------------------------------
sysclk
-     -          rise   -       1.250   0.004  0.009  (61.100,0.000)    -            1    
CTS_cdb_buf_00020/A
-     CLKBUFX4   rise   0.001   1.251   0.004  -      (115.230,95.670)  149.800   -       
CTS_cdb_buf_00020/Y
-     CLKBUFX4   rise   0.103   1.355   0.076  0.012  (114.960,95.290)    0.650      1    
CTS_cdb_buf_00030/A
-     CLKBUFX2   rise   0.001   1.356   0.076  -      (23.165,6.975)    180.110   -       
CTS_cdb_buf_00030/Y
-     CLKBUFX2   rise   0.143   1.499   0.084  0.007  (22.810,6.505)      0.825      1    
CTS_cdb_buf_00031/A
-     CLKBUFX2   rise   0.001   1.500   0.084  -      (95.365,37.755)   103.805   -       
CTS_cdb_buf_00031/Y
-     CLKBUFX2   rise   0.137   1.637   0.064  0.005  (95.010,37.285)     0.825      1    
CTS_cdb_buf_00032/A
-     CLKBUFX3   rise   0.000   1.637   0.064  -      (32.100,35.815)    64.380   -       
CTS_cdb_buf_00032/Y
-     CLKBUFX3   rise   0.115   1.752   0.062  0.007  (31.885,35.230)     0.800      1    
CTS_cdb_buf_00033/A
-     CLKBUFX2   rise   0.001   1.753   0.062  -      (115.365,13.815)  104.895   -       
CTS_cdb_buf_00033/Y
-     CLKBUFX2   rise   0.136   1.890   0.085  0.007  (115.010,13.345)    0.825      1    
CTS_cdb_buf_00034/A
-     CLKBUFX2   rise   0.001   1.890   0.085  -      (53.365,58.275)   106.575   -       
CTS_cdb_buf_00034/Y
-     CLKBUFX2   rise   0.139   2.030   0.068  0.005  (53.010,57.805)     0.825      1    
CTS_cdb_buf_00035/A
-     CLKBUFX2   rise   0.001   2.030   0.068  -      (115.365,44.595)   75.565   -       
CTS_cdb_buf_00035/Y
-     CLKBUFX2   rise   0.119   2.149   0.047  0.003  (115.010,44.125)    0.825      1    
CTS_cdb_buf_00029/A
-     CLKBUFX8   rise   0.000   2.150   0.047  -      (81.100,44.365)    34.150   -       
CTS_cdb_buf_00029/Y
-     CLKBUFX8   rise   0.123   2.273   0.080  0.023  (80.515,44.215)     0.735      7    
CTS_ccl_a_buf_00007/A
-     CLKBUFX16  rise   0.000   2.273   0.080  -      (90.100,42.655)    11.145   -       
CTS_ccl_a_buf_00007/Y
-     CLKBUFX16  rise   0.139   2.412   0.083  0.044  (89.625,42.880)     0.700     91    
ram_0_ram2_ram_array_reg[19][3]/CK
-     SDFFQX1    rise   0.001   2.413   0.084  -      (90.905,41.090)     3.070   -       
------------------------------------------------------------------------------------------------

Timing for timing corner DelayCorner_WC:both.late, max clock_path:
==================================================================

PathID    : 4
Path type : skew group 20MHz_CLK/ConstraintMode_BC (path 1 of 1)
Start     : sysclk
End       : i4004_tio_board_n0699_reg/CK
Delay     : 2.421

------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location          Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                     (um)              
-- Clockpath trace -----------------------------------------------------------------------------
sysclk
-     -          rise   -       1.250   0.004  0.009  (61.100,0.000)    -            1    
CTS_cdb_buf_00020/A
-     CLKBUFX4   rise   0.001   1.251   0.004  -      (115.230,95.670)  149.800   -       
CTS_cdb_buf_00020/Y
-     CLKBUFX4   rise   0.103   1.355   0.076  0.012  (114.960,95.290)    0.650      1    
CTS_cdb_buf_00030/A
-     CLKBUFX2   rise   0.001   1.356   0.076  -      (23.165,6.975)    180.110   -       
CTS_cdb_buf_00030/Y
-     CLKBUFX2   rise   0.143   1.499   0.084  0.007  (22.810,6.505)      0.825      1    
CTS_cdb_buf_00031/A
-     CLKBUFX2   rise   0.001   1.500   0.084  -      (95.365,37.755)   103.805   -       
CTS_cdb_buf_00031/Y
-     CLKBUFX2   rise   0.137   1.637   0.064  0.005  (95.010,37.285)     0.825      1    
CTS_cdb_buf_00032/A
-     CLKBUFX3   rise   0.000   1.637   0.064  -      (32.100,35.815)    64.380   -       
CTS_cdb_buf_00032/Y
-     CLKBUFX3   rise   0.115   1.752   0.062  0.007  (31.885,35.230)     0.800      1    
CTS_cdb_buf_00033/A
-     CLKBUFX2   rise   0.001   1.753   0.062  -      (115.365,13.815)  104.895   -       
CTS_cdb_buf_00033/Y
-     CLKBUFX2   rise   0.136   1.890   0.085  0.007  (115.010,13.345)    0.825      1    
CTS_cdb_buf_00034/A
-     CLKBUFX2   rise   0.001   1.890   0.085  -      (53.365,58.275)   106.575   -       
CTS_cdb_buf_00034/Y
-     CLKBUFX2   rise   0.139   2.030   0.068  0.005  (53.010,57.805)     0.825      1    
CTS_cdb_buf_00035/A
-     CLKBUFX2   rise   0.001   2.030   0.068  -      (115.365,44.595)   75.565   -       
CTS_cdb_buf_00035/Y
-     CLKBUFX2   rise   0.119   2.149   0.047  0.003  (115.010,44.125)    0.825      1    
CTS_cdb_buf_00029/A
-     CLKBUFX8   rise   0.000   2.150   0.047  -      (81.100,44.365)    34.150   -       
CTS_cdb_buf_00029/Y
-     CLKBUFX8   rise   0.123   2.273   0.080  0.023  (80.515,44.215)     0.735      7    
CTS_ccl_a_buf_00002/A
-     CLKBUFX16  rise   0.000   2.273   0.080  -      (72.300,44.365)     8.365   -       
CTS_ccl_a_buf_00002/Y
-     CLKBUFX16  rise   0.139   2.412   0.086  0.045  (71.825,44.140)     0.700     98    
i4004_tio_board_n0699_reg/CK
-     SDFFQX1    rise   0.009   2.421   0.087  -      (39.105,51.350)    39.930   -       
------------------------------------------------------------------------------------------------

Timing for timing corner DelayCorner_BC:both.early, min clock_path:
===================================================================

PathID    : 5
Path type : skew group 20MHz_CLK/ConstraintMode_BC (path 1 of 1)
Start     : sysclk
End       : ram_0_ram0_ram_array_reg[6][3]/CK
Delay     : 5.226

------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location          Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                     (um)              
-- Clockpath trace -----------------------------------------------------------------------------
sysclk
-     -          rise   -       5.000   0.004  0.010  (61.100,0.000)    -            1    
CTS_cdb_buf_00020/A
-     CLKBUFX4   rise   0.001   5.001   0.004  -      (115.230,95.670)  149.800   -       
CTS_cdb_buf_00020/Y
-     CLKBUFX4   rise   0.025   5.026   0.020  0.012  (114.960,95.290)    0.650      1    
CTS_cdb_buf_00030/A
-     CLKBUFX2   rise   0.001   5.027   0.020  -      (23.165,6.975)    180.110   -       
CTS_cdb_buf_00030/Y
-     CLKBUFX2   rise   0.026   5.053   0.021  0.007  (22.810,6.505)      0.825      1    
CTS_cdb_buf_00031/A
-     CLKBUFX2   rise   0.000   5.054   0.021  -      (95.365,37.755)   103.805   -       
CTS_cdb_buf_00031/Y
-     CLKBUFX2   rise   0.023   5.077   0.016  0.005  (95.010,37.285)     0.825      1    
CTS_cdb_buf_00032/A
-     CLKBUFX3   rise   0.000   5.077   0.016  -      (32.100,35.815)    64.380   -       
CTS_cdb_buf_00032/Y
-     CLKBUFX3   rise   0.022   5.099   0.016  0.007  (31.885,35.230)     0.800      1    
CTS_cdb_buf_00033/A
-     CLKBUFX2   rise   0.000   5.100   0.016  -      (115.365,13.815)  104.895   -       
CTS_cdb_buf_00033/Y
-     CLKBUFX2   rise   0.026   5.126   0.021  0.007  (115.010,13.345)    0.825      1    
CTS_cdb_buf_00034/A
-     CLKBUFX2   rise   0.000   5.126   0.021  -      (53.365,58.275)   106.575   -       
CTS_cdb_buf_00034/Y
-     CLKBUFX2   rise   0.024   5.150   0.017  0.005  (53.010,57.805)     0.825      1    
CTS_cdb_buf_00035/A
-     CLKBUFX2   rise   0.000   5.150   0.017  -      (115.365,44.595)   75.565   -       
CTS_cdb_buf_00035/Y
-     CLKBUFX2   rise   0.020   5.171   0.012  0.003  (115.010,44.125)    0.825      1    
CTS_cdb_buf_00029/A
-     CLKBUFX8   rise   0.000   5.171   0.012  -      (81.100,44.365)    34.150   -       
CTS_cdb_buf_00029/Y
-     CLKBUFX8   rise   0.027   5.198   0.022  0.026  (80.515,44.215)     0.735      7    
CTS_ccl_a_buf_00002/A
-     CLKBUFX16  rise   0.000   5.198   0.022  -      (72.300,44.365)     8.365   -       
CTS_ccl_a_buf_00002/Y
-     CLKBUFX16  rise   0.026   5.224   0.025  0.055  (71.825,44.140)     0.700     98    
ram_0_ram0_ram_array_reg[6][3]/CK
-     SDFFQX1    rise   0.002   5.226   0.027  -      (67.505,42.510)     5.950   -       
------------------------------------------------------------------------------------------------

Timing for timing corner DelayCorner_BC:both.early, max clock_path:
===================================================================

PathID    : 6
Path type : skew group 20MHz_CLK/ConstraintMode_BC (path 1 of 1)
Start     : sysclk
End       : ram_0_ram2_ram_array_reg[3][3]/CK
Delay     : 5.236

------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location          Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                     (um)              
-- Clockpath trace -----------------------------------------------------------------------------
sysclk
-     -          rise   -       5.000   0.004  0.010  (61.100,0.000)    -            1    
CTS_cdb_buf_00020/A
-     CLKBUFX4   rise   0.001   5.001   0.004  -      (115.230,95.670)  149.800   -       
CTS_cdb_buf_00020/Y
-     CLKBUFX4   rise   0.025   5.026   0.020  0.012  (114.960,95.290)    0.650      1    
CTS_cdb_buf_00030/A
-     CLKBUFX2   rise   0.001   5.027   0.020  -      (23.165,6.975)    180.110   -       
CTS_cdb_buf_00030/Y
-     CLKBUFX2   rise   0.026   5.053   0.021  0.007  (22.810,6.505)      0.825      1    
CTS_cdb_buf_00031/A
-     CLKBUFX2   rise   0.000   5.054   0.021  -      (95.365,37.755)   103.805   -       
CTS_cdb_buf_00031/Y
-     CLKBUFX2   rise   0.023   5.077   0.016  0.005  (95.010,37.285)     0.825      1    
CTS_cdb_buf_00032/A
-     CLKBUFX3   rise   0.000   5.077   0.016  -      (32.100,35.815)    64.380   -       
CTS_cdb_buf_00032/Y
-     CLKBUFX3   rise   0.022   5.099   0.016  0.007  (31.885,35.230)     0.800      1    
CTS_cdb_buf_00033/A
-     CLKBUFX2   rise   0.000   5.100   0.016  -      (115.365,13.815)  104.895   -       
CTS_cdb_buf_00033/Y
-     CLKBUFX2   rise   0.026   5.126   0.021  0.007  (115.010,13.345)    0.825      1    
CTS_cdb_buf_00034/A
-     CLKBUFX2   rise   0.000   5.126   0.021  -      (53.365,58.275)   106.575   -       
CTS_cdb_buf_00034/Y
-     CLKBUFX2   rise   0.024   5.150   0.017  0.005  (53.010,57.805)     0.825      1    
CTS_cdb_buf_00035/A
-     CLKBUFX2   rise   0.000   5.150   0.017  -      (115.365,44.595)   75.565   -       
CTS_cdb_buf_00035/Y
-     CLKBUFX2   rise   0.020   5.171   0.012  0.003  (115.010,44.125)    0.825      1    
CTS_cdb_buf_00029/A
-     CLKBUFX8   rise   0.000   5.171   0.012  -      (81.100,44.365)    34.150   -       
CTS_cdb_buf_00029/Y
-     CLKBUFX8   rise   0.027   5.198   0.022  0.026  (80.515,44.215)     0.735      7    
CTS_ccl_a_buf_00006/A
-     CLKBUFX16  rise   0.001   5.199   0.022  -      (77.900,25.555)    21.275   -       
CTS_ccl_a_buf_00006/Y
-     CLKBUFX16  rise   0.028   5.227   0.026  0.054  (77.425,25.780)     0.700     95    
ram_0_ram2_ram_array_reg[3][3]/CK
-     SDFFQX1    rise   0.009   5.236   0.030  -      (90.705,37.670)    25.170   -       
------------------------------------------------------------------------------------------------

Timing for timing corner DelayCorner_BC:both.late, min clock_path:
==================================================================

PathID    : 7
Path type : skew group 20MHz_CLK/ConstraintMode_BC (path 1 of 1)
Start     : sysclk
End       : ram_0_ram0_ram_array_reg[6][3]/CK
Delay     : 5.230

------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location          Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                     (um)              
-- Clockpath trace -----------------------------------------------------------------------------
sysclk
-     -          rise   -       5.000   0.004  0.010  (61.100,0.000)    -            1    
CTS_cdb_buf_00020/A
-     CLKBUFX4   rise   0.001   5.001   0.004  -      (115.230,95.670)  149.800   -       
CTS_cdb_buf_00020/Y
-     CLKBUFX4   rise   0.025   5.027   0.020  0.012  (114.960,95.290)    0.650      1    
CTS_cdb_buf_00030/A
-     CLKBUFX2   rise   0.001   5.028   0.020  -      (23.165,6.975)    180.110   -       
CTS_cdb_buf_00030/Y
-     CLKBUFX2   rise   0.026   5.054   0.021  0.007  (22.810,6.505)      0.825      1    
CTS_cdb_buf_00031/A
-     CLKBUFX2   rise   0.001   5.055   0.021  -      (95.365,37.755)   103.805   -       
CTS_cdb_buf_00031/Y
-     CLKBUFX2   rise   0.023   5.078   0.016  0.005  (95.010,37.285)     0.825      1    
CTS_cdb_buf_00032/A
-     CLKBUFX3   rise   0.001   5.079   0.016  -      (32.100,35.815)    64.380   -       
CTS_cdb_buf_00032/Y
-     CLKBUFX3   rise   0.022   5.101   0.016  0.007  (31.885,35.230)     0.800      1    
CTS_cdb_buf_00033/A
-     CLKBUFX2   rise   0.001   5.102   0.016  -      (115.365,13.815)  104.895   -       
CTS_cdb_buf_00033/Y
-     CLKBUFX2   rise   0.026   5.128   0.022  0.007  (115.010,13.345)    0.825      1    
CTS_cdb_buf_00034/A
-     CLKBUFX2   rise   0.001   5.128   0.022  -      (53.365,58.275)   106.575   -       
CTS_cdb_buf_00034/Y
-     CLKBUFX2   rise   0.024   5.152   0.017  0.005  (53.010,57.805)     0.825      1    
CTS_cdb_buf_00035/A
-     CLKBUFX2   rise   0.001   5.153   0.017  -      (115.365,44.595)   75.565   -       
CTS_cdb_buf_00035/Y
-     CLKBUFX2   rise   0.021   5.174   0.012  0.003  (115.010,44.125)    0.825      1    
CTS_cdb_buf_00029/A
-     CLKBUFX8   rise   0.000   5.174   0.012  -      (81.100,44.365)    34.150   -       
CTS_cdb_buf_00029/Y
-     CLKBUFX8   rise   0.028   5.202   0.024  0.026  (80.515,44.215)     0.735      7    
CTS_ccl_a_buf_00002/A
-     CLKBUFX16  rise   0.001   5.202   0.024  -      (72.300,44.365)     8.365   -       
CTS_ccl_a_buf_00002/Y
-     CLKBUFX16  rise   0.026   5.229   0.026  0.055  (71.825,44.140)     0.700     98    
ram_0_ram0_ram_array_reg[6][3]/CK
-     SDFFQX1    rise   0.002   5.230   0.029  -      (67.505,42.510)     5.950   -       
------------------------------------------------------------------------------------------------

Timing for timing corner DelayCorner_BC:both.late, max clock_path:
==================================================================

PathID    : 8
Path type : skew group 20MHz_CLK/ConstraintMode_BC (path 1 of 1)
Start     : sysclk
End       : i4004_tio_board_n0699_reg/CK
Delay     : 5.240

------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location          Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                     (um)              
-- Clockpath trace -----------------------------------------------------------------------------
sysclk
-     -          rise   -       5.000   0.004  0.010  (61.100,0.000)    -            1    
CTS_cdb_buf_00020/A
-     CLKBUFX4   rise   0.001   5.001   0.004  -      (115.230,95.670)  149.800   -       
CTS_cdb_buf_00020/Y
-     CLKBUFX4   rise   0.025   5.027   0.020  0.012  (114.960,95.290)    0.650      1    
CTS_cdb_buf_00030/A
-     CLKBUFX2   rise   0.001   5.028   0.020  -      (23.165,6.975)    180.110   -       
CTS_cdb_buf_00030/Y
-     CLKBUFX2   rise   0.026   5.054   0.021  0.007  (22.810,6.505)      0.825      1    
CTS_cdb_buf_00031/A
-     CLKBUFX2   rise   0.001   5.055   0.021  -      (95.365,37.755)   103.805   -       
CTS_cdb_buf_00031/Y
-     CLKBUFX2   rise   0.023   5.078   0.016  0.005  (95.010,37.285)     0.825      1    
CTS_cdb_buf_00032/A
-     CLKBUFX3   rise   0.001   5.079   0.016  -      (32.100,35.815)    64.380   -       
CTS_cdb_buf_00032/Y
-     CLKBUFX3   rise   0.022   5.101   0.016  0.007  (31.885,35.230)     0.800      1    
CTS_cdb_buf_00033/A
-     CLKBUFX2   rise   0.001   5.102   0.016  -      (115.365,13.815)  104.895   -       
CTS_cdb_buf_00033/Y
-     CLKBUFX2   rise   0.026   5.128   0.022  0.007  (115.010,13.345)    0.825      1    
CTS_cdb_buf_00034/A
-     CLKBUFX2   rise   0.001   5.128   0.022  -      (53.365,58.275)   106.575   -       
CTS_cdb_buf_00034/Y
-     CLKBUFX2   rise   0.024   5.152   0.017  0.005  (53.010,57.805)     0.825      1    
CTS_cdb_buf_00035/A
-     CLKBUFX2   rise   0.001   5.153   0.017  -      (115.365,44.595)   75.565   -       
CTS_cdb_buf_00035/Y
-     CLKBUFX2   rise   0.021   5.174   0.012  0.003  (115.010,44.125)    0.825      1    
CTS_cdb_buf_00029/A
-     CLKBUFX8   rise   0.000   5.174   0.012  -      (81.100,44.365)    34.150   -       
CTS_cdb_buf_00029/Y
-     CLKBUFX8   rise   0.028   5.202   0.024  0.026  (80.515,44.215)     0.735      7    
CTS_ccl_a_buf_00002/A
-     CLKBUFX16  rise   0.001   5.202   0.024  -      (72.300,44.365)     8.365   -       
CTS_ccl_a_buf_00002/Y
-     CLKBUFX16  rise   0.026   5.229   0.026  0.055  (71.825,44.140)     0.700     98    
i4004_tio_board_n0699_reg/CK
-     SDFFQX1    rise   0.012   5.240   0.034  -      (39.105,51.350)    39.930   -       
------------------------------------------------------------------------------------------------

Timing for timing corner DelayCorner_WC:both.early, min clock_path:
===================================================================

PathID    : 9
Path type : skew group 20MHz_CLK/ConstraintMode_WC (path 1 of 1)
Start     : sysclk
End       : ram_0_ram2_ram_array_reg[19][3]/CK
Delay     : 2.408

------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location          Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                     (um)              
-- Clockpath trace -----------------------------------------------------------------------------
sysclk
-     -          rise   -       1.250   0.004  0.009  (61.100,0.000)    -            1    
CTS_cdb_buf_00020/A
-     CLKBUFX4   rise   0.001   1.251   0.004  -      (115.230,95.670)  149.800   -       
CTS_cdb_buf_00020/Y
-     CLKBUFX4   rise   0.103   1.354   0.076  0.012  (114.960,95.290)    0.650      1    
CTS_cdb_buf_00030/A
-     CLKBUFX2   rise   0.001   1.355   0.076  -      (23.165,6.975)    180.110   -       
CTS_cdb_buf_00030/Y
-     CLKBUFX2   rise   0.143   1.498   0.084  0.007  (22.810,6.505)      0.825      1    
CTS_cdb_buf_00031/A
-     CLKBUFX2   rise   0.000   1.499   0.084  -      (95.365,37.755)   103.805   -       
CTS_cdb_buf_00031/Y
-     CLKBUFX2   rise   0.137   1.635   0.064  0.005  (95.010,37.285)     0.825      1    
CTS_cdb_buf_00032/A
-     CLKBUFX3   rise   0.000   1.636   0.064  -      (32.100,35.815)    64.380   -       
CTS_cdb_buf_00032/Y
-     CLKBUFX3   rise   0.115   1.750   0.062  0.007  (31.885,35.230)     0.800      1    
CTS_cdb_buf_00033/A
-     CLKBUFX2   rise   0.000   1.751   0.062  -      (115.365,13.815)  104.895   -       
CTS_cdb_buf_00033/Y
-     CLKBUFX2   rise   0.136   1.887   0.085  0.007  (115.010,13.345)    0.825      1    
CTS_cdb_buf_00034/A
-     CLKBUFX2   rise   0.000   1.888   0.085  -      (53.365,58.275)   106.575   -       
CTS_cdb_buf_00034/Y
-     CLKBUFX2   rise   0.139   2.027   0.068  0.005  (53.010,57.805)     0.825      1    
CTS_cdb_buf_00035/A
-     CLKBUFX2   rise   0.000   2.027   0.068  -      (115.365,44.595)   75.565   -       
CTS_cdb_buf_00035/Y
-     CLKBUFX2   rise   0.119   2.146   0.048  0.003  (115.010,44.125)    0.825      1    
CTS_cdb_buf_00029/A
-     CLKBUFX8   rise   0.000   2.146   0.048  -      (81.100,44.365)    34.150   -       
CTS_cdb_buf_00029/Y
-     CLKBUFX8   rise   0.123   2.269   0.078  0.023  (80.515,44.215)     0.735      7    
CTS_ccl_a_buf_00007/A
-     CLKBUFX16  rise   0.000   2.269   0.078  -      (90.100,42.655)    11.145   -       
CTS_ccl_a_buf_00007/Y
-     CLKBUFX16  rise   0.138   2.407   0.082  0.044  (89.625,42.880)     0.700     91    
ram_0_ram2_ram_array_reg[19][3]/CK
-     SDFFQX1    rise   0.001   2.408   0.083  -      (90.905,41.090)     3.070   -       
------------------------------------------------------------------------------------------------

Timing for timing corner DelayCorner_WC:both.early, max clock_path:
===================================================================

PathID    : 10
Path type : skew group 20MHz_CLK/ConstraintMode_WC (path 1 of 1)
Start     : sysclk
End       : i4004_tio_board_n0699_reg/CK
Delay     :  2.416

------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location          Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                     (um)              
-- Clockpath trace -----------------------------------------------------------------------------
sysclk
-     -          rise   -       1.250   0.004  0.009  (61.100,0.000)    -            1    
CTS_cdb_buf_00020/A
-     CLKBUFX4   rise   0.001   1.251   0.004  -      (115.230,95.670)  149.800   -       
CTS_cdb_buf_00020/Y
-     CLKBUFX4   rise   0.103   1.354   0.076  0.012  (114.960,95.290)    0.650      1    
CTS_cdb_buf_00030/A
-     CLKBUFX2   rise   0.001   1.355   0.076  -      (23.165,6.975)    180.110   -       
CTS_cdb_buf_00030/Y
-     CLKBUFX2   rise   0.143   1.498   0.084  0.007  (22.810,6.505)      0.825      1    
CTS_cdb_buf_00031/A
-     CLKBUFX2   rise   0.000   1.499   0.084  -      (95.365,37.755)   103.805   -       
CTS_cdb_buf_00031/Y
-     CLKBUFX2   rise   0.137   1.635   0.064  0.005  (95.010,37.285)     0.825      1    
CTS_cdb_buf_00032/A
-     CLKBUFX3   rise   0.000   1.636   0.064  -      (32.100,35.815)    64.380   -       
CTS_cdb_buf_00032/Y
-     CLKBUFX3   rise   0.115   1.750   0.062  0.007  (31.885,35.230)     0.800      1    
CTS_cdb_buf_00033/A
-     CLKBUFX2   rise   0.000   1.751   0.062  -      (115.365,13.815)  104.895   -       
CTS_cdb_buf_00033/Y
-     CLKBUFX2   rise   0.136   1.887   0.085  0.007  (115.010,13.345)    0.825      1    
CTS_cdb_buf_00034/A
-     CLKBUFX2   rise   0.000   1.888   0.085  -      (53.365,58.275)   106.575   -       
CTS_cdb_buf_00034/Y
-     CLKBUFX2   rise   0.139   2.027   0.068  0.005  (53.010,57.805)     0.825      1    
CTS_cdb_buf_00035/A
-     CLKBUFX2   rise   0.000   2.027   0.068  -      (115.365,44.595)   75.565   -       
CTS_cdb_buf_00035/Y
-     CLKBUFX2   rise   0.119   2.146   0.048  0.003  (115.010,44.125)    0.825      1    
CTS_cdb_buf_00029/A
-     CLKBUFX8   rise   0.000   2.146   0.048  -      (81.100,44.365)    34.150   -       
CTS_cdb_buf_00029/Y
-     CLKBUFX8   rise   0.123   2.269   0.078  0.023  (80.515,44.215)     0.735      7    
CTS_ccl_a_buf_00002/A
-     CLKBUFX16  rise   0.000   2.269   0.078  -      (72.300,44.365)     8.365   -       
CTS_ccl_a_buf_00002/Y
-     CLKBUFX16  rise   0.138   2.407   0.085  0.045  (71.825,44.140)     0.700     98    
i4004_tio_board_n0699_reg/CK
-     SDFFQX1    rise   0.009   2.416   0.086  -      (39.105,51.350)    39.930   -       
------------------------------------------------------------------------------------------------

Timing for timing corner DelayCorner_WC:both.late, min clock_path:
==================================================================

PathID    : 11
Path type : skew group 20MHz_CLK/ConstraintMode_WC (path 1 of 1)
Start     : sysclk
End       : ram_0_ram2_ram_array_reg[19][3]/CK
Delay     :  2.413

------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location          Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                     (um)              
-- Clockpath trace -----------------------------------------------------------------------------
sysclk
-     -          rise   -       1.250   0.004  0.009  (61.100,0.000)    -            1    
CTS_cdb_buf_00020/A
-     CLKBUFX4   rise   0.001   1.251   0.004  -      (115.230,95.670)  149.800   -       
CTS_cdb_buf_00020/Y
-     CLKBUFX4   rise   0.103   1.355   0.076  0.012  (114.960,95.290)    0.650      1    
CTS_cdb_buf_00030/A
-     CLKBUFX2   rise   0.001   1.356   0.076  -      (23.165,6.975)    180.110   -       
CTS_cdb_buf_00030/Y
-     CLKBUFX2   rise   0.143   1.499   0.084  0.007  (22.810,6.505)      0.825      1    
CTS_cdb_buf_00031/A
-     CLKBUFX2   rise   0.001   1.500   0.084  -      (95.365,37.755)   103.805   -       
CTS_cdb_buf_00031/Y
-     CLKBUFX2   rise   0.137   1.637   0.064  0.005  (95.010,37.285)     0.825      1    
CTS_cdb_buf_00032/A
-     CLKBUFX3   rise   0.000   1.637   0.064  -      (32.100,35.815)    64.380   -       
CTS_cdb_buf_00032/Y
-     CLKBUFX3   rise   0.115   1.752   0.062  0.007  (31.885,35.230)     0.800      1    
CTS_cdb_buf_00033/A
-     CLKBUFX2   rise   0.001   1.753   0.062  -      (115.365,13.815)  104.895   -       
CTS_cdb_buf_00033/Y
-     CLKBUFX2   rise   0.136   1.890   0.085  0.007  (115.010,13.345)    0.825      1    
CTS_cdb_buf_00034/A
-     CLKBUFX2   rise   0.001   1.890   0.085  -      (53.365,58.275)   106.575   -       
CTS_cdb_buf_00034/Y
-     CLKBUFX2   rise   0.139   2.030   0.068  0.005  (53.010,57.805)     0.825      1    
CTS_cdb_buf_00035/A
-     CLKBUFX2   rise   0.001   2.030   0.068  -      (115.365,44.595)   75.565   -       
CTS_cdb_buf_00035/Y
-     CLKBUFX2   rise   0.119   2.149   0.047  0.003  (115.010,44.125)    0.825      1    
CTS_cdb_buf_00029/A
-     CLKBUFX8   rise   0.000   2.150   0.047  -      (81.100,44.365)    34.150   -       
CTS_cdb_buf_00029/Y
-     CLKBUFX8   rise   0.123   2.273   0.080  0.023  (80.515,44.215)     0.735      7    
CTS_ccl_a_buf_00007/A
-     CLKBUFX16  rise   0.000   2.273   0.080  -      (90.100,42.655)    11.145   -       
CTS_ccl_a_buf_00007/Y
-     CLKBUFX16  rise   0.139   2.412   0.083  0.044  (89.625,42.880)     0.700     91    
ram_0_ram2_ram_array_reg[19][3]/CK
-     SDFFQX1    rise   0.001   2.413   0.084  -      (90.905,41.090)     3.070   -       
------------------------------------------------------------------------------------------------

Timing for timing corner DelayCorner_WC:both.late, max clock_path:
==================================================================

PathID    : 12
Path type : skew group 20MHz_CLK/ConstraintMode_WC (path 1 of 1)
Start     : sysclk
End       : i4004_tio_board_n0699_reg/CK
Delay     :  2.421

------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location          Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                     (um)              
-- Clockpath trace -----------------------------------------------------------------------------
sysclk
-     -          rise   -       1.250   0.004  0.009  (61.100,0.000)    -            1    
CTS_cdb_buf_00020/A
-     CLKBUFX4   rise   0.001   1.251   0.004  -      (115.230,95.670)  149.800   -       
CTS_cdb_buf_00020/Y
-     CLKBUFX4   rise   0.103   1.355   0.076  0.012  (114.960,95.290)    0.650      1    
CTS_cdb_buf_00030/A
-     CLKBUFX2   rise   0.001   1.356   0.076  -      (23.165,6.975)    180.110   -       
CTS_cdb_buf_00030/Y
-     CLKBUFX2   rise   0.143   1.499   0.084  0.007  (22.810,6.505)      0.825      1    
CTS_cdb_buf_00031/A
-     CLKBUFX2   rise   0.001   1.500   0.084  -      (95.365,37.755)   103.805   -       
CTS_cdb_buf_00031/Y
-     CLKBUFX2   rise   0.137   1.637   0.064  0.005  (95.010,37.285)     0.825      1    
CTS_cdb_buf_00032/A
-     CLKBUFX3   rise   0.000   1.637   0.064  -      (32.100,35.815)    64.380   -       
CTS_cdb_buf_00032/Y
-     CLKBUFX3   rise   0.115   1.752   0.062  0.007  (31.885,35.230)     0.800      1    
CTS_cdb_buf_00033/A
-     CLKBUFX2   rise   0.001   1.753   0.062  -      (115.365,13.815)  104.895   -       
CTS_cdb_buf_00033/Y
-     CLKBUFX2   rise   0.136   1.890   0.085  0.007  (115.010,13.345)    0.825      1    
CTS_cdb_buf_00034/A
-     CLKBUFX2   rise   0.001   1.890   0.085  -      (53.365,58.275)   106.575   -       
CTS_cdb_buf_00034/Y
-     CLKBUFX2   rise   0.139   2.030   0.068  0.005  (53.010,57.805)     0.825      1    
CTS_cdb_buf_00035/A
-     CLKBUFX2   rise   0.001   2.030   0.068  -      (115.365,44.595)   75.565   -       
CTS_cdb_buf_00035/Y
-     CLKBUFX2   rise   0.119   2.149   0.047  0.003  (115.010,44.125)    0.825      1    
CTS_cdb_buf_00029/A
-     CLKBUFX8   rise   0.000   2.150   0.047  -      (81.100,44.365)    34.150   -       
CTS_cdb_buf_00029/Y
-     CLKBUFX8   rise   0.123   2.273   0.080  0.023  (80.515,44.215)     0.735      7    
CTS_ccl_a_buf_00002/A
-     CLKBUFX16  rise   0.000   2.273   0.080  -      (72.300,44.365)     8.365   -       
CTS_ccl_a_buf_00002/Y
-     CLKBUFX16  rise   0.139   2.412   0.086  0.045  (71.825,44.140)     0.700     98    
i4004_tio_board_n0699_reg/CK
-     SDFFQX1    rise   0.009   2.421   0.087  -      (39.105,51.350)    39.930   -       
------------------------------------------------------------------------------------------------

Timing for timing corner DelayCorner_BC:both.early, min clock_path:
===================================================================

PathID    : 13
Path type : skew group 20MHz_CLK/ConstraintMode_WC (path 1 of 1)
Start     : sysclk
End       : ram_0_ram0_ram_array_reg[6][3]/CK
Delay     :  5.226

------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location          Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                     (um)              
-- Clockpath trace -----------------------------------------------------------------------------
sysclk
-     -          rise   -       5.000   0.004  0.010  (61.100,0.000)    -            1    
CTS_cdb_buf_00020/A
-     CLKBUFX4   rise   0.001   5.001   0.004  -      (115.230,95.670)  149.800   -       
CTS_cdb_buf_00020/Y
-     CLKBUFX4   rise   0.025   5.026   0.020  0.012  (114.960,95.290)    0.650      1    
CTS_cdb_buf_00030/A
-     CLKBUFX2   rise   0.001   5.027   0.020  -      (23.165,6.975)    180.110   -       
CTS_cdb_buf_00030/Y
-     CLKBUFX2   rise   0.026   5.053   0.021  0.007  (22.810,6.505)      0.825      1    
CTS_cdb_buf_00031/A
-     CLKBUFX2   rise   0.000   5.054   0.021  -      (95.365,37.755)   103.805   -       
CTS_cdb_buf_00031/Y
-     CLKBUFX2   rise   0.023   5.077   0.016  0.005  (95.010,37.285)     0.825      1    
CTS_cdb_buf_00032/A
-     CLKBUFX3   rise   0.000   5.077   0.016  -      (32.100,35.815)    64.380   -       
CTS_cdb_buf_00032/Y
-     CLKBUFX3   rise   0.022   5.099   0.016  0.007  (31.885,35.230)     0.800      1    
CTS_cdb_buf_00033/A
-     CLKBUFX2   rise   0.000   5.100   0.016  -      (115.365,13.815)  104.895   -       
CTS_cdb_buf_00033/Y
-     CLKBUFX2   rise   0.026   5.126   0.021  0.007  (115.010,13.345)    0.825      1    
CTS_cdb_buf_00034/A
-     CLKBUFX2   rise   0.000   5.126   0.021  -      (53.365,58.275)   106.575   -       
CTS_cdb_buf_00034/Y
-     CLKBUFX2   rise   0.024   5.150   0.017  0.005  (53.010,57.805)     0.825      1    
CTS_cdb_buf_00035/A
-     CLKBUFX2   rise   0.000   5.150   0.017  -      (115.365,44.595)   75.565   -       
CTS_cdb_buf_00035/Y
-     CLKBUFX2   rise   0.020   5.171   0.012  0.003  (115.010,44.125)    0.825      1    
CTS_cdb_buf_00029/A
-     CLKBUFX8   rise   0.000   5.171   0.012  -      (81.100,44.365)    34.150   -       
CTS_cdb_buf_00029/Y
-     CLKBUFX8   rise   0.027   5.198   0.022  0.026  (80.515,44.215)     0.735      7    
CTS_ccl_a_buf_00002/A
-     CLKBUFX16  rise   0.000   5.198   0.022  -      (72.300,44.365)     8.365   -       
CTS_ccl_a_buf_00002/Y
-     CLKBUFX16  rise   0.026   5.224   0.025  0.055  (71.825,44.140)     0.700     98    
ram_0_ram0_ram_array_reg[6][3]/CK
-     SDFFQX1    rise   0.002   5.226   0.027  -      (67.505,42.510)     5.950   -       
------------------------------------------------------------------------------------------------

Timing for timing corner DelayCorner_BC:both.early, max clock_path:
===================================================================

PathID    : 14
Path type : skew group 20MHz_CLK/ConstraintMode_WC (path 1 of 1)
Start     : sysclk
End       : ram_0_ram2_ram_array_reg[3][3]/CK
Delay     :  5.236

------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location          Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                     (um)              
-- Clockpath trace -----------------------------------------------------------------------------
sysclk
-     -          rise   -       5.000   0.004  0.010  (61.100,0.000)    -            1    
CTS_cdb_buf_00020/A
-     CLKBUFX4   rise   0.001   5.001   0.004  -      (115.230,95.670)  149.800   -       
CTS_cdb_buf_00020/Y
-     CLKBUFX4   rise   0.025   5.026   0.020  0.012  (114.960,95.290)    0.650      1    
CTS_cdb_buf_00030/A
-     CLKBUFX2   rise   0.001   5.027   0.020  -      (23.165,6.975)    180.110   -       
CTS_cdb_buf_00030/Y
-     CLKBUFX2   rise   0.026   5.053   0.021  0.007  (22.810,6.505)      0.825      1    
CTS_cdb_buf_00031/A
-     CLKBUFX2   rise   0.000   5.054   0.021  -      (95.365,37.755)   103.805   -       
CTS_cdb_buf_00031/Y
-     CLKBUFX2   rise   0.023   5.077   0.016  0.005  (95.010,37.285)     0.825      1    
CTS_cdb_buf_00032/A
-     CLKBUFX3   rise   0.000   5.077   0.016  -      (32.100,35.815)    64.380   -       
CTS_cdb_buf_00032/Y
-     CLKBUFX3   rise   0.022   5.099   0.016  0.007  (31.885,35.230)     0.800      1    
CTS_cdb_buf_00033/A
-     CLKBUFX2   rise   0.000   5.100   0.016  -      (115.365,13.815)  104.895   -       
CTS_cdb_buf_00033/Y
-     CLKBUFX2   rise   0.026   5.126   0.021  0.007  (115.010,13.345)    0.825      1    
CTS_cdb_buf_00034/A
-     CLKBUFX2   rise   0.000   5.126   0.021  -      (53.365,58.275)   106.575   -       
CTS_cdb_buf_00034/Y
-     CLKBUFX2   rise   0.024   5.150   0.017  0.005  (53.010,57.805)     0.825      1    
CTS_cdb_buf_00035/A
-     CLKBUFX2   rise   0.000   5.150   0.017  -      (115.365,44.595)   75.565   -       
CTS_cdb_buf_00035/Y
-     CLKBUFX2   rise   0.020   5.171   0.012  0.003  (115.010,44.125)    0.825      1    
CTS_cdb_buf_00029/A
-     CLKBUFX8   rise   0.000   5.171   0.012  -      (81.100,44.365)    34.150   -       
CTS_cdb_buf_00029/Y
-     CLKBUFX8   rise   0.027   5.198   0.022  0.026  (80.515,44.215)     0.735      7    
CTS_ccl_a_buf_00006/A
-     CLKBUFX16  rise   0.001   5.199   0.022  -      (77.900,25.555)    21.275   -       
CTS_ccl_a_buf_00006/Y
-     CLKBUFX16  rise   0.028   5.227   0.026  0.054  (77.425,25.780)     0.700     95    
ram_0_ram2_ram_array_reg[3][3]/CK
-     SDFFQX1    rise   0.009   5.236   0.030  -      (90.705,37.670)    25.170   -       
------------------------------------------------------------------------------------------------

Timing for timing corner DelayCorner_BC:both.late, min clock_path:
==================================================================

PathID    : 15
Path type : skew group 20MHz_CLK/ConstraintMode_WC (path 1 of 1)
Start     : sysclk
End       : ram_0_ram0_ram_array_reg[6][3]/CK
Delay     :  5.230

------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location          Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                     (um)              
-- Clockpath trace -----------------------------------------------------------------------------
sysclk
-     -          rise   -       5.000   0.004  0.010  (61.100,0.000)    -            1    
CTS_cdb_buf_00020/A
-     CLKBUFX4   rise   0.001   5.001   0.004  -      (115.230,95.670)  149.800   -       
CTS_cdb_buf_00020/Y
-     CLKBUFX4   rise   0.025   5.027   0.020  0.012  (114.960,95.290)    0.650      1    
CTS_cdb_buf_00030/A
-     CLKBUFX2   rise   0.001   5.028   0.020  -      (23.165,6.975)    180.110   -       
CTS_cdb_buf_00030/Y
-     CLKBUFX2   rise   0.026   5.054   0.021  0.007  (22.810,6.505)      0.825      1    
CTS_cdb_buf_00031/A
-     CLKBUFX2   rise   0.001   5.055   0.021  -      (95.365,37.755)   103.805   -       
CTS_cdb_buf_00031/Y
-     CLKBUFX2   rise   0.023   5.078   0.016  0.005  (95.010,37.285)     0.825      1    
CTS_cdb_buf_00032/A
-     CLKBUFX3   rise   0.001   5.079   0.016  -      (32.100,35.815)    64.380   -       
CTS_cdb_buf_00032/Y
-     CLKBUFX3   rise   0.022   5.101   0.016  0.007  (31.885,35.230)     0.800      1    
CTS_cdb_buf_00033/A
-     CLKBUFX2   rise   0.001   5.102   0.016  -      (115.365,13.815)  104.895   -       
CTS_cdb_buf_00033/Y
-     CLKBUFX2   rise   0.026   5.128   0.022  0.007  (115.010,13.345)    0.825      1    
CTS_cdb_buf_00034/A
-     CLKBUFX2   rise   0.001   5.128   0.022  -      (53.365,58.275)   106.575   -       
CTS_cdb_buf_00034/Y
-     CLKBUFX2   rise   0.024   5.152   0.017  0.005  (53.010,57.805)     0.825      1    
CTS_cdb_buf_00035/A
-     CLKBUFX2   rise   0.001   5.153   0.017  -      (115.365,44.595)   75.565   -       
CTS_cdb_buf_00035/Y
-     CLKBUFX2   rise   0.021   5.174   0.012  0.003  (115.010,44.125)    0.825      1    
CTS_cdb_buf_00029/A
-     CLKBUFX8   rise   0.000   5.174   0.012  -      (81.100,44.365)    34.150   -       
CTS_cdb_buf_00029/Y
-     CLKBUFX8   rise   0.028   5.202   0.024  0.026  (80.515,44.215)     0.735      7    
CTS_ccl_a_buf_00002/A
-     CLKBUFX16  rise   0.001   5.202   0.024  -      (72.300,44.365)     8.365   -       
CTS_ccl_a_buf_00002/Y
-     CLKBUFX16  rise   0.026   5.229   0.026  0.055  (71.825,44.140)     0.700     98    
ram_0_ram0_ram_array_reg[6][3]/CK
-     SDFFQX1    rise   0.002   5.230   0.029  -      (67.505,42.510)     5.950   -       
------------------------------------------------------------------------------------------------

Timing for timing corner DelayCorner_BC:both.late, max clock_path:
==================================================================

PathID    : 16
Path type : skew group 20MHz_CLK/ConstraintMode_WC (path 1 of 1)
Start     : sysclk
End       : i4004_tio_board_n0699_reg/CK
Delay     :  5.240

------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location          Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                     (um)              
-- Clockpath trace -----------------------------------------------------------------------------
sysclk
-     -          rise   -       5.000   0.004  0.010  (61.100,0.000)    -            1    
CTS_cdb_buf_00020/A
-     CLKBUFX4   rise   0.001   5.001   0.004  -      (115.230,95.670)  149.800   -       
CTS_cdb_buf_00020/Y
-     CLKBUFX4   rise   0.025   5.027   0.020  0.012  (114.960,95.290)    0.650      1    
CTS_cdb_buf_00030/A
-     CLKBUFX2   rise   0.001   5.028   0.020  -      (23.165,6.975)    180.110   -       
CTS_cdb_buf_00030/Y
-     CLKBUFX2   rise   0.026   5.054   0.021  0.007  (22.810,6.505)      0.825      1    
CTS_cdb_buf_00031/A
-     CLKBUFX2   rise   0.001   5.055   0.021  -      (95.365,37.755)   103.805   -       
CTS_cdb_buf_00031/Y
-     CLKBUFX2   rise   0.023   5.078   0.016  0.005  (95.010,37.285)     0.825      1    
CTS_cdb_buf_00032/A
-     CLKBUFX3   rise   0.001   5.079   0.016  -      (32.100,35.815)    64.380   -       
CTS_cdb_buf_00032/Y
-     CLKBUFX3   rise   0.022   5.101   0.016  0.007  (31.885,35.230)     0.800      1    
CTS_cdb_buf_00033/A
-     CLKBUFX2   rise   0.001   5.102   0.016  -      (115.365,13.815)  104.895   -       
CTS_cdb_buf_00033/Y
-     CLKBUFX2   rise   0.026   5.128   0.022  0.007  (115.010,13.345)    0.825      1    
CTS_cdb_buf_00034/A
-     CLKBUFX2   rise   0.001   5.128   0.022  -      (53.365,58.275)   106.575   -       
CTS_cdb_buf_00034/Y
-     CLKBUFX2   rise   0.024   5.152   0.017  0.005  (53.010,57.805)     0.825      1    
CTS_cdb_buf_00035/A
-     CLKBUFX2   rise   0.001   5.153   0.017  -      (115.365,44.595)   75.565   -       
CTS_cdb_buf_00035/Y
-     CLKBUFX2   rise   0.021   5.174   0.012  0.003  (115.010,44.125)    0.825      1    
CTS_cdb_buf_00029/A
-     CLKBUFX8   rise   0.000   5.174   0.012  -      (81.100,44.365)    34.150   -       
CTS_cdb_buf_00029/Y
-     CLKBUFX8   rise   0.028   5.202   0.024  0.026  (80.515,44.215)     0.735      7    
CTS_ccl_a_buf_00002/A
-     CLKBUFX16  rise   0.001   5.202   0.024  -      (72.300,44.365)     8.365   -       
CTS_ccl_a_buf_00002/Y
-     CLKBUFX16  rise   0.026   5.229   0.026  0.055  (71.825,44.140)     0.700     98    
i4004_tio_board_n0699_reg/CK
-     SDFFQX1    rise   0.012   5.240   0.034  -      (39.105,51.350)    39.930   -       
------------------------------------------------------------------------------------------------

