<html><body><samp><pre>
<!@TC:1589421221>
#Build: Synplify Pro (R) P-2019.09G-1, Build 284R, Feb 28 2020
#install: D:\Gowin\Gowin_V1.9.5.02Beta\SynplifyPro
#OS: Windows 8 6.2
#Hostname: DESKTOP-AP2159I

# Thu May 14 09:53:41 2020

#Implementation: rev_1


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.09G-1
Install: D:\Gowin\Gowin_V1.9.5.02Beta\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-AP2159I

Implementation : rev_1
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp2019q3p1, Build 317R, Built Apr  1 2020 10:50:36</a>

@N: : <!@TM:1589421233> | Running in 64-bit mode 
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.09G-1
Install: D:\Gowin\Gowin_V1.9.5.02Beta\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-AP2159I

Implementation : rev_1
<a name=compilerReport2></a>Synopsys Verilog Compiler, Version comp2019q3p1, Build 317R, Built Apr  1 2020 10:50:36</a>

@N: : <!@TM:1589421233> | Running in 64-bit mode 
@N:<a href="@N:CG1349:@XP_HELP">CG1349</a> : <!@TM:1589421233> | Running Verilog Compiler in System Verilog mode 

@N:<a href="@N:CG1350:@XP_HELP">CG1350</a> : <!@TM:1589421233> | Running Verilog Compiler in Multiple File Compilation Unit mode 

@I::"D:\Gowin\Gowin_V1.9.5.02Beta\SynplifyPro\lib\generic\gw2a.v" (library work)
@I::"D:\Gowin\Gowin_V1.9.5.02Beta\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Gowin\Gowin_V1.9.5.02Beta\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Gowin\Gowin_V1.9.5.02Beta\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Gowin\Gowin_V1.9.5.02Beta\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\Gowin\Gowin_V1.9.5.02Beta\IDE\ipcore\DVI_RX\data\dvi_rx_top.v" (library work)
@I:"D:\Gowin\Gowin_V1.9.5.02Beta\IDE\ipcore\DVI_RX\data\dvi_rx_top.v":"D:\proj\Gowin_DVI_RXTX_RefDesign\project\src\dvi_rx_top\temp\DviRx\top_define.v" (library work)
@I:"D:\Gowin\Gowin_V1.9.5.02Beta\IDE\ipcore\DVI_RX\data\dvi_rx_top.v":"D:\Gowin\Gowin_V1.9.5.02Beta\IDE\ipcore\DVI_RX\data\static_macro_define.v" (library work)
@I:"D:\Gowin\Gowin_V1.9.5.02Beta\IDE\ipcore\DVI_RX\data\dvi_rx_top.v":"D:\proj\Gowin_DVI_RXTX_RefDesign\project\src\dvi_rx_top\temp\DviRx\dvi_rx_defines.v" (library work)
@I::"D:\Gowin\Gowin_V1.9.5.02Beta\IDE\ipcore\DVI_RX\data\dvi2rgb.vp" (library work)
Verilog syntax check successful!
Selecting top level module DVI_RX_Top
Running optimization stage 1 on TLVDS_IBUF .......
Running optimization stage 1 on IODELAY .......
Running optimization stage 1 on PLL .......
Running optimization stage 1 on CLKDIV .......
Running optimization stage 1 on IDES10 .......
Running optimization stage 1 on \~Data_Aligning.DVI_RX_Top  .......
Running optimization stage 1 on \~TMDS_Decoder.DVI_RX_Top  .......
Running optimization stage 1 on \~dvi2rgb.DVI_RX_Top  .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Gowin\Gowin_V1.9.5.02Beta\IDE\ipcore\DVI_RX\data\dvi_rx_top.v:26:19:26:20:@N:CG364:@XP_MSG">dvi_rx_top.v(26)</a><!@TM:1589421233> | Synthesizing module DVI_RX_Top in library work.
Running optimization stage 1 on DVI_RX_Top .......
Running optimization stage 2 on DVI_RX_Top .......
Running optimization stage 2 on \~dvi2rgb.DVI_RX_Top  .......
Running optimization stage 2 on \~TMDS_Decoder.DVI_RX_Top  .......
Running optimization stage 2 on \~Data_Aligning.DVI_RX_Top  .......
Extracted state machine for register align_cnt
State machine has 10 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
Extracted state machine for register Align_sta
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Running optimization stage 2 on IDES10 .......
Running optimization stage 2 on CLKDIV .......
Running optimization stage 2 on PLL .......
Running optimization stage 2 on IODELAY .......
Running optimization stage 2 on TLVDS_IBUF .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
Linked File:  <a href="D:\proj\Gowin_DVI_RXTX_RefDesign\project\src\dvi_rx_top\temp\DviRx\rev_1\synwork\layer0.rt.csv:@XP_FILE">layer0.rt.csv</a>


At c_ver Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 93MB peak: 94MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 14 09:53:50 2020

###########################################################]
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.09G-1
Install: D:\Gowin\Gowin_V1.9.5.02Beta\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-AP2159I

Implementation : rev_1
<a name=compilerReport3></a>Synopsys Synopsys Netlist Linker, Version comp2019q3p1, Build 286R, Built Feb 28 2020 09:59:15</a>

@N: : <!@TM:1589421233> | Running in 64-bit mode 
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="d:\gowin\gowin_v1.9.5.02beta\ide\ipcore\dvi_rx\data\dvi_rx_top.v:26:19:26:20:@N:NF107:@XP_MSG">dvi_rx_top.v(26)</a><!@TM:1589421233> | Selected library: work cell: DVI_RX_Top view verilog as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="d:\gowin\gowin_v1.9.5.02beta\ide\ipcore\dvi_rx\data\dvi_rx_top.v:26:19:26:20:@N:NF107:@XP_MSG">dvi_rx_top.v(26)</a><!@TM:1589421233> | Selected library: work cell: DVI_RX_Top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 87MB peak: 88MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 14 09:53:53 2020

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
Linked File:  <a href="D:\proj\Gowin_DVI_RXTX_RefDesign\project\src\dvi_rx_top\temp\DviRx\rev_1\synwork\dvi_rx_top_comp.rt.csv:@XP_FILE">dvi_rx_top_comp.rt.csv</a>

@END

At c_hdl Exit (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:02s; Memory used current: 18MB peak: 19MB)

Process took 0h:00m:08s realtime, 0h:00m:02s cputime

Process completed successfully.
# Thu May 14 09:53:53 2020

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1589421221>
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.09G-1
Install: D:\Gowin\Gowin_V1.9.5.02Beta\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-AP2159I

Implementation : rev_1
<a name=compilerReport4></a>Synopsys Synopsys Netlist Linker, Version comp2019q3p1, Build 286R, Built Feb 28 2020 09:59:15</a>

@N: : <!@TM:1589421238> | Running in 64-bit mode 
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="d:\gowin\gowin_v1.9.5.02beta\ide\ipcore\dvi_rx\data\dvi_rx_top.v:26:19:26:20:@N:NF107:@XP_MSG">dvi_rx_top.v(26)</a><!@TM:1589421238> | Selected library: work cell: DVI_RX_Top view verilog as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="d:\gowin\gowin_v1.9.5.02beta\ide\ipcore\dvi_rx\data\dvi_rx_top.v:26:19:26:20:@N:NF107:@XP_MSG">dvi_rx_top.v(26)</a><!@TM:1589421238> | Selected library: work cell: DVI_RX_Top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 88MB peak: 88MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 14 09:53:58 2020

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1589421221>
Premap Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1589421221>
# Thu May 14 09:54:01 2020


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.09G-1
Install: D:\Gowin\Gowin_V1.9.5.02Beta\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-AP2159I

Implementation : rev_1
<a name=mapperReport5></a>Synopsys Generic Technology Pre-mapping, Version mapgw, Build 1564R, Built Mar  4 2020 10:56:38</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1589421245> | No constraint file specified. 
Linked File:  <a href="D:\proj\Gowin_DVI_RXTX_RefDesign\project\src\dvi_rx_top\temp\DviRx\rev_1\dvi_rx_top_scck.rpt:@XP_FILE">dvi_rx_top_scck.rpt</a>
See clock summary report "D:\proj\Gowin_DVI_RXTX_RefDesign\project\src\dvi_rx_top\temp\DviRx\rev_1\dvi_rx_top_scck.rpt"
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1589421245> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1589421245> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1589421245> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 128MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 128MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 128MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 140MB)

Encoding state machine Align_sta[2:0] (in view: work.\\\~Data_Aligning\.DVI_RX_Top\ (verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine align_cnt[9:0] (in view: work.\\\~Data_Aligning\.DVI_RX_Top\ (verilog))
original code -> new code
   0000 -> 0000000001
   0001 -> 0000000010
   0010 -> 0000000100
   0011 -> 0000001000
   0100 -> 0000010000
   0101 -> 0000100000
   0110 -> 0001000000
   0111 -> 0010000000
   1000 -> 0100000000
   1001 -> 1000000000

Starting clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 222MB peak: 222MB)


Finished clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 222MB peak: 223MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 223MB peak: 223MB)

<font color=#A52A2A>@W:<a href="@W:BN117:@XP_HELP">BN117</a> : <a href="d:\gowin\gowin_v1.9.5.02beta\ide\ipcore\dvi_rx\data\dvi_rx_top.v:42:31:42:43:@W:BN117:@XP_MSG">dvi_rx_top.v(42)</a><!@TM:1589421245> | Instance dvi2rgb_inst of partition view:work.\\\~dvi2rgb\.DVI_RX_Top\ (verilog) has no references to its outputs; instance not removed. </font>
<font color=#A52A2A>@W:<a href="@W:BN117:@XP_HELP">BN117</a> : <a href="d:\gowin\gowin_v1.9.5.02beta\ide\ipcore\dvi_rx\data\dvi_rx_top.v:42:31:42:43:@W:BN117:@XP_MSG">dvi_rx_top.v(42)</a><!@TM:1589421245> | Instance dvi2rgb_inst of partition view:work.\\\~dvi2rgb\.DVI_RX_Top\ (verilog) has no references to its outputs; instance not removed. </font>

Finished clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 223MB peak: 223MB)


Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 223MB peak: 223MB)



<a name=mapperReport6></a>Clock Summary</a>
******************

          Start                                              Requested      Requested     Clock        Clock                     Clock
Level     Clock                                              Frequency      Period        Type         Group                     Load 
--------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                             2979.7 MHz     0.336         system       system_clkgroup           0    
                                                                                                                                      
0 -       _~dvi2rgb_DVI_RX_Top_|O_rgb_clk_inferred_clock     247.4 MHz      4.041         inferred     Autoconstr_clkgroup_1     153  
                                                                                                                                      
0 -       _~dvi2rgb_DVI_RX_Top_|hdmi_dclk_inferred_clock     150.0 MHz      6.667         inferred     Autoconstr_clkgroup_0     3    
======================================================================================================================================



Clock Load Summary
***********************

                                                   Clock     Source                                        Clock Pin                           Non-clock Pin     Non-clock Pin
Clock                                              Load      Pin                                           Seq Example                         Seq Example       Comb Example 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                             0         -                                             -                                   -                 -            
                                                                                                                                                                              
_~dvi2rgb_DVI_RX_Top_|O_rgb_clk_inferred_clock     153       dvi2rgb_inst.u_clkdiv5.CLKOUT(CLKDIV)         dvi2rgb_inst.de_r.C                 -                 -            
                                                                                                                                                                              
_~dvi2rgb_DVI_RX_Top_|hdmi_dclk_inferred_clock     3         dvi2rgb_inst.TMDSRX_PLL_inst.CLKOUTP(PLL)     dvi2rgb_inst.u_HDMI_B_DATA.FCLK     -                 -            
==============================================================================================================================================================================


ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



<a name=clockReport7></a>#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[</a>

2 non-gated/non-generated clock tree(s) driving 156 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
<a href="@|L:D:\proj\Gowin_DVI_RXTX_RefDesign\project\src\dvi_rx_top\temp\DviRx\rev_1\synwork\dvi_rx_top_prem.srm@|S:ENCRYPTED@|E:ENCRYPTED@|F:@syn_dgcc_clockid0_0==1@|M:ClockId_0_0 @XP_NAMES_BY_PROP">ClockId_0_0</a>       ENCRYPTED           CLKDIV                 153        ENCRYPTED      
<a href="@|L:D:\proj\Gowin_DVI_RXTX_RefDesign\project\src\dvi_rx_top\temp\DviRx\rev_1\synwork\dvi_rx_top_prem.srm@|S:ENCRYPTED@|E:ENCRYPTED@|F:@syn_dgcc_clockid0_1==1@|M:ClockId_0_1 @XP_NAMES_BY_PROP">ClockId_0_1</a>       ENCRYPTED           PLL                    3          ENCRYPTED      
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N:<a href="@N:FX1143:@XP_HELP">FX1143</a> : <!@TM:1589421245> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1589421245> | Writing default property annotation file D:\proj\Gowin_DVI_RXTX_RefDesign\project\src\dvi_rx_top\temp\DviRx\rev_1\dvi_rx_top.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 224MB peak: 224MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 224MB peak: 224MB)


Finished constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 225MB peak: 225MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 145MB peak: 225MB)

Process took 0h:00m:03s realtime, 0h:00m:02s cputime
# Thu May 14 09:54:05 2020

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1589421221>
Map & Optimize Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1589421221>
# Thu May 14 09:54:08 2020


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.09G-1
Install: D:\Gowin\Gowin_V1.9.5.02Beta\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-AP2159I

Implementation : rev_1
<a name=mapperReport8></a>Synopsys Generic Technology Mapper, Version mapgw, Build 1564R, Built Mar  4 2020 10:56:38</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1589421259> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1589421259> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1589421259> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 128MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 128MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 122MB peak: 128MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 218MB peak: 218MB)


Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:MT206:@XP_HELP">MT206</a> : <!@TM:1589421259> | Auto Constrain mode is enabled 

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 221MB peak: 221MB)


Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 225MB peak: 225MB)


Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 237MB peak: 237MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 233MB peak: 244MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 234MB peak: 244MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:05s; Memory used current: 245MB peak: 245MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 245MB peak: 246MB)


Finished preparing to map (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 245MB peak: 246MB)


Finished technology mapping (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 258MB peak: 310MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:06s		    -2.77ns		 580 /       153
   2		0h:00m:06s		    -2.77ns		 561 /       153
   3		0h:00m:06s		    -2.89ns		 561 /       153
   4		0h:00m:06s		    -2.63ns		 561 /       153
   5		0h:00m:06s		    -2.76ns		 561 /       153
   6		0h:00m:06s		    -2.63ns		 561 /       153
   7		0h:00m:06s		    -2.89ns		 561 /       153
   8		0h:00m:06s		    -2.76ns		 561 /       153
Timing driven replication report
Added 32 Registers via timing driven replication
Added 5 LUTs via timing driven replication

   9		0h:00m:07s		    -2.32ns		 566 /       185
  10		0h:00m:07s		    -2.45ns		 567 /       185
  11		0h:00m:07s		    -2.32ns		 567 /       185
  12		0h:00m:07s		    -2.32ns		 567 /       185
  13		0h:00m:07s		    -2.59ns		 568 /       185


  14		0h:00m:07s		    -2.32ns		 572 /       185
  15		0h:00m:07s		    -2.05ns		 572 /       185
  16		0h:00m:07s		    -2.32ns		 572 /       185
  17		0h:00m:07s		    -2.05ns		 572 /       185
  18		0h:00m:07s		    -2.32ns		 572 /       185
  19		0h:00m:07s		    -2.05ns		 572 /       185

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 265MB peak: 310MB)

@N:<a href="@N:FX164:@XP_HELP">FX164</a> : <!@TM:1589421259> | The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.   
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1589421259> | clock period is too long for clock _~dvi2rgb_DVI_RX_Top_|O_rgb_clk_inferred_clock, changing period from 66667.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 33333.5 ns to 10000.0 ns. </font> 

Finished restoring hierarchy (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 266MB peak: 310MB)


Start Writing Netlists (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 190MB peak: 310MB)

Writing Analyst data base D:\proj\Gowin_DVI_RXTX_RefDesign\project\src\dvi_rx_top\temp\DviRx\rev_1\synwork\dvi_rx_top_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 263MB peak: 310MB)

Writing Verilog Simulation files

Writing scf file... (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 264MB peak: 310MB)

@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1589421259> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1589421259> | Synopsys Constraint File capacitance units using default value of 1pF  

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 264MB peak: 310MB)


Start final timing analysis (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 261MB peak: 310MB)

<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="d:\gowin\gowin_v1.9.5.02beta\ide\ipcore\dvi_rx\data\dvi2rgb.vp:195:7:195:16:@W:MT246:@XP_MSG">dvi2rgb.vp(195)</a><!@TM:1589421259> | Blackbox CLKDIV is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="d:\gowin\gowin_v1.9.5.02beta\ide\ipcore\dvi_rx\data\dvi2rgb.vp:149:4:149:19:@W:MT246:@XP_MSG">dvi2rgb.vp(149)</a><!@TM:1589421259> | Blackbox PLL is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1589421259> | Found inferred clock _~dvi2rgb_DVI_RX_Top_|hdmi_dclk_inferred_clock with period 6.67ns. Please declare a user-defined clock on net dvi2rgb_inst.hdmi_dclk.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1589421259> | Found inferred clock _~dvi2rgb_DVI_RX_Top_|O_rgb_clk_inferred_clock with period 6.48ns. Please declare a user-defined clock on net dvi2rgb_inst.O_rgb_clkz.</font> 


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing report written on Thu May 14 09:54:18 2020
#


Top view:               DVI_RX_Top
Requested Frequency:    150.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1589421259> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1589421259> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: -1.143

                                                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                                     Frequency     Frequency     Period        Period        Slack      Type         Group                
--------------------------------------------------------------------------------------------------------------------------------------------------------
_~dvi2rgb_DVI_RX_Top_|O_rgb_clk_inferred_clock     154.4 MHz     131.2 MHz     6.478         7.621         -1.143     inferred     Autoconstr_clkgroup_1
_~dvi2rgb_DVI_RX_Top_|hdmi_dclk_inferred_clock     150.0 MHz     NA            6.667         NA            NA         inferred     Autoconstr_clkgroup_0
System                                             717.4 MHz     609.8 MHz     1.394         1.640         -0.246     system       system_clkgroup      
========================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks                                                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                        Ending                                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                          System                                          |  1.394       -0.246  |  No paths    -      |  No paths    -      |  No paths    -    
System                                          _~dvi2rgb_DVI_RX_Top_|O_rgb_clk_inferred_clock  |  6.478       4.430   |  No paths    -      |  No paths    -      |  No paths    -    
_~dvi2rgb_DVI_RX_Top_|O_rgb_clk_inferred_clock  System                                          |  6.478       5.092   |  No paths    -      |  No paths    -      |  No paths    -    
_~dvi2rgb_DVI_RX_Top_|O_rgb_clk_inferred_clock  _~dvi2rgb_DVI_RX_Top_|O_rgb_clk_inferred_clock  |  6.478       -1.143  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: _~dvi2rgb_DVI_RX_Top_|O_rgb_clk_inferred_clock</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

                                               Starting                                                                                 Arrival           
Instance                                       Reference                                          Type     Pin     Net                  Time        Slack 
                                               Clock                                                                                                      
----------------------------------------------------------------------------------------------------------------------------------------------------------
dvi2rgb_inst.u_data_align.B_align_fast[12]     _~dvi2rgb_DVI_RX_Top_|O_rgb_clk_inferred_clock     DFFC     Q       B_align_fast[12]     0.243       -1.143
dvi2rgb_inst.u_data_align.B_align_fast[11]     _~dvi2rgb_DVI_RX_Top_|O_rgb_clk_inferred_clock     DFFC     Q       B_align_fast[11]     0.243       -1.122
dvi2rgb_inst.u_data_align.B_align_fast[16]     _~dvi2rgb_DVI_RX_Top_|O_rgb_clk_inferred_clock     DFFC     Q       B_align_fast[16]     0.243       -1.122
dvi2rgb_inst.u_data_align.B_align_15_rep1      _~dvi2rgb_DVI_RX_Top_|O_rgb_clk_inferred_clock     DFFC     Q       B_align_15_rep1      0.243       -1.101
dvi2rgb_inst.u_data_align.B_align[18]          _~dvi2rgb_DVI_RX_Top_|O_rgb_clk_inferred_clock     DFFC     Q       B_align[18]          0.243       -1.070
dvi2rgb_inst.u_data_align.B_align_fast[13]     _~dvi2rgb_DVI_RX_Top_|O_rgb_clk_inferred_clock     DFFC     Q       B_align_fast[13]     0.243       -1.035
dvi2rgb_inst.u_data_align.B_align_10_rep1      _~dvi2rgb_DVI_RX_Top_|O_rgb_clk_inferred_clock     DFFC     Q       B_align_10_rep1      0.243       -1.030
dvi2rgb_inst.u_data_align.B_align_fast[7]      _~dvi2rgb_DVI_RX_Top_|O_rgb_clk_inferred_clock     DFFC     Q       B_align_fast[7]      0.243       -0.998
dvi2rgb_inst.u_data_align.B_align_9_rep1       _~dvi2rgb_DVI_RX_Top_|O_rgb_clk_inferred_clock     DFFC     Q       B_align_9_rep1       0.243       -0.983
dvi2rgb_inst.u_data_align.B_align_fast[6]      _~dvi2rgb_DVI_RX_Top_|O_rgb_clk_inferred_clock     DFFC     Q       B_align_fast[6]      0.243       -0.977
==========================================================================================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

                                           Starting                                                                                 Required           
Instance                                   Reference                                          Type      Pin     Net                 Time         Slack 
                                           Clock                                                                                                       
-------------------------------------------------------------------------------------------------------------------------------------------------------
dvi2rgb_inst.u_data_align.Align_sta[0]     _~dvi2rgb_DVI_RX_Top_|O_rgb_clk_inferred_clock     DFFC      D       Align_sta_ns[0]     6.417        -1.143
dvi2rgb_inst.u_data_align.Align_sta[1]     _~dvi2rgb_DVI_RX_Top_|O_rgb_clk_inferred_clock     DFFC      D       Align_sta_ns[1]     6.417        -1.143
dvi2rgb_inst.u_data_align.tmds_b_d1[3]     _~dvi2rgb_DVI_RX_Top_|O_rgb_clk_inferred_clock     DFFCE     D       tmds_b_d1_34[3]     6.417        -1.087
dvi2rgb_inst.u_data_align.tmds_r_d1[3]     _~dvi2rgb_DVI_RX_Top_|O_rgb_clk_inferred_clock     DFFCE     D       tmds_r_d1_34[3]     6.417        -1.087
dvi2rgb_inst.u_data_align.tmds_b_d1[6]     _~dvi2rgb_DVI_RX_Top_|O_rgb_clk_inferred_clock     DFFCE     D       tmds_b_d1_34[6]     6.417        -1.066
dvi2rgb_inst.u_data_align.tmds_g_d1[9]     _~dvi2rgb_DVI_RX_Top_|O_rgb_clk_inferred_clock     DFFCE     D       tmds_g_d1_34[9]     6.417        -1.066
dvi2rgb_inst.u_data_align.tmds_r_d1[5]     _~dvi2rgb_DVI_RX_Top_|O_rgb_clk_inferred_clock     DFFCE     D       tmds_r_d1_34[5]     6.417        -1.014
dvi2rgb_inst.u_data_align.tmds_r_d1[8]     _~dvi2rgb_DVI_RX_Top_|O_rgb_clk_inferred_clock     DFFCE     D       tmds_r_d1_34[8]     6.417        -0.983
dvi2rgb_inst.u_data_align.tmds_b_d1[0]     _~dvi2rgb_DVI_RX_Top_|O_rgb_clk_inferred_clock     DFFCE     D       tmds_b_d1_34[0]     6.417        -0.979
dvi2rgb_inst.u_data_align.tmds_g_d1[1]     _~dvi2rgb_DVI_RX_Top_|O_rgb_clk_inferred_clock     DFFCE     D       tmds_g_d1_34[1]     6.417        -0.979
=======================================================================================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="D:\proj\Gowin_DVI_RXTX_RefDesign\project\src\dvi_rx_top\temp\DviRx\rev_1\dvi_rx_top.srr:srsfD:\proj\Gowin_DVI_RXTX_RefDesign\project\src\dvi_rx_top\temp\DviRx\rev_1\dvi_rx_top.srs:fp:33376:36184:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      6.478
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.417

    - Propagation time:                      7.560
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.143

    Number of logic level(s):                7
    Starting point:                          dvi2rgb_inst.u_data_align.B_align_fast[12] / Q
    Ending point:                            dvi2rgb_inst.u_data_align.Align_sta[0] / D
    The start point is clocked by            _~dvi2rgb_DVI_RX_Top_|O_rgb_clk_inferred_clock [rising] on pin CLK
    The end   point is clocked by            _~dvi2rgb_DVI_RX_Top_|O_rgb_clk_inferred_clock [rising] on pin CLK

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                     Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
dvi2rgb_inst.u_data_align.B_align_fast[12]               DFFC     Q        Out     0.243     0.243       -         
B_align_fast[12]                                         Net      -        -       0.535     -           4         
dvi2rgb_inst.u_data_align.Align_sta_ns_1_0_.m10          LUT4     I1       In      -         0.778       -         
dvi2rgb_inst.u_data_align.Align_sta_ns_1_0_.m10          LUT4     F        Out     0.570     1.348       -         
N_11_0                                                   Net      -        -       0.535     -           4         
dvi2rgb_inst.u_data_align.Align_sta_ns_1_0_.m14          LUT4     I0       In      -         1.883       -         
dvi2rgb_inst.u_data_align.Align_sta_ns_1_0_.m14          LUT4     F        Out     0.549     2.432       -         
N_208_mux                                                Net      -        -       0.535     -           2         
dvi2rgb_inst.d_m5_1_5_1                                  LUT4     I1       In      -         2.967       -         
dvi2rgb_inst.d_m5_1_5_1                                  LUT4     F        Out     0.570     3.537       -         
d_m5_1_5_1                                               Net      -        -       0.401     -           1         
dvi2rgb_inst.d_m5_1_5                                    LUT4     I2       In      -         3.938       -         
dvi2rgb_inst.d_m5_1_5                                    LUT4     F        Out     0.462     4.400       -         
d_m5_1_5                                                 Net      -        -       0.401     -           1         
dvi2rgb_inst.d_m5_1                                      LUT4     I1       In      -         4.801       -         
dvi2rgb_inst.d_m5_1                                      LUT4     F        Out     0.570     5.371       -         
d_N_8_mux                                                Net      -        -       0.535     -           1         
dvi2rgb_inst.u_data_align.Align_sta_ns_1_0_.m172_0_d     LUT4     I0       In      -         5.906       -         
dvi2rgb_inst.u_data_align.Align_sta_ns_1_0_.m172_0_d     LUT4     F        Out     0.549     6.455       -         
m172_0_d                                                 Net      -        -       0.535     -           2         
dvi2rgb_inst.u_data_align.Align_sta_ns_1_0_.m173         LUT4     I1       In      -         6.990       -         
dvi2rgb_inst.u_data_align.Align_sta_ns_1_0_.m173         LUT4     F        Out     0.570     7.560       -         
Align_sta_ns[0]                                          Net      -        -       0.000     -           1         
dvi2rgb_inst.u_data_align.Align_sta[0]                   DFFC     D        In      -         7.560       -         
===================================================================================================================
Total path delay (propagation time + setup) of 7.621 is 4.144(54.4%) logic and 3.477(45.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.478
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.417

    - Propagation time:                      7.560
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.143

    Number of logic level(s):                7
    Starting point:                          dvi2rgb_inst.u_data_align.B_align_fast[12] / Q
    Ending point:                            dvi2rgb_inst.u_data_align.Align_sta[1] / D
    The start point is clocked by            _~dvi2rgb_DVI_RX_Top_|O_rgb_clk_inferred_clock [rising] on pin CLK
    The end   point is clocked by            _~dvi2rgb_DVI_RX_Top_|O_rgb_clk_inferred_clock [rising] on pin CLK

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                     Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
dvi2rgb_inst.u_data_align.B_align_fast[12]               DFFC     Q        Out     0.243     0.243       -         
B_align_fast[12]                                         Net      -        -       0.535     -           4         
dvi2rgb_inst.u_data_align.Align_sta_ns_1_0_.m10          LUT4     I1       In      -         0.778       -         
dvi2rgb_inst.u_data_align.Align_sta_ns_1_0_.m10          LUT4     F        Out     0.570     1.348       -         
N_11_0                                                   Net      -        -       0.535     -           4         
dvi2rgb_inst.u_data_align.Align_sta_ns_1_0_.m14          LUT4     I0       In      -         1.883       -         
dvi2rgb_inst.u_data_align.Align_sta_ns_1_0_.m14          LUT4     F        Out     0.549     2.432       -         
N_208_mux                                                Net      -        -       0.535     -           2         
dvi2rgb_inst.d_m5_1_5_1                                  LUT4     I1       In      -         2.967       -         
dvi2rgb_inst.d_m5_1_5_1                                  LUT4     F        Out     0.570     3.537       -         
d_m5_1_5_1                                               Net      -        -       0.401     -           1         
dvi2rgb_inst.d_m5_1_5                                    LUT4     I2       In      -         3.938       -         
dvi2rgb_inst.d_m5_1_5                                    LUT4     F        Out     0.462     4.400       -         
d_m5_1_5                                                 Net      -        -       0.401     -           1         
dvi2rgb_inst.d_m5_1                                      LUT4     I1       In      -         4.801       -         
dvi2rgb_inst.d_m5_1                                      LUT4     F        Out     0.570     5.371       -         
d_N_8_mux                                                Net      -        -       0.535     -           1         
dvi2rgb_inst.u_data_align.Align_sta_ns_1_0_.m172_0_d     LUT4     I0       In      -         5.906       -         
dvi2rgb_inst.u_data_align.Align_sta_ns_1_0_.m172_0_d     LUT4     F        Out     0.549     6.455       -         
m172_0_d                                                 Net      -        -       0.535     -           2         
dvi2rgb_inst.u_data_align.Align_sta_ns_1_0_.m175         LUT4     I1       In      -         6.990       -         
dvi2rgb_inst.u_data_align.Align_sta_ns_1_0_.m175         LUT4     F        Out     0.570     7.560       -         
Align_sta_ns[1]                                          Net      -        -       0.000     -           1         
dvi2rgb_inst.u_data_align.Align_sta[1]                   DFFC     D        In      -         7.560       -         
===================================================================================================================
Total path delay (propagation time + setup) of 7.621 is 4.144(54.4%) logic and 3.477(45.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.478
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.417

    - Propagation time:                      7.539
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.122

    Number of logic level(s):                7
    Starting point:                          dvi2rgb_inst.u_data_align.B_align_fast[11] / Q
    Ending point:                            dvi2rgb_inst.u_data_align.Align_sta[0] / D
    The start point is clocked by            _~dvi2rgb_DVI_RX_Top_|O_rgb_clk_inferred_clock [rising] on pin CLK
    The end   point is clocked by            _~dvi2rgb_DVI_RX_Top_|O_rgb_clk_inferred_clock [rising] on pin CLK

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                     Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
dvi2rgb_inst.u_data_align.B_align_fast[11]               DFFC     Q        Out     0.243     0.243       -         
B_align_fast[11]                                         Net      -        -       0.535     -           7         
dvi2rgb_inst.u_data_align.Align_sta_ns_1_0_.m10          LUT4     I0       In      -         0.778       -         
dvi2rgb_inst.u_data_align.Align_sta_ns_1_0_.m10          LUT4     F        Out     0.549     1.327       -         
N_11_0                                                   Net      -        -       0.535     -           4         
dvi2rgb_inst.u_data_align.Align_sta_ns_1_0_.m14          LUT4     I0       In      -         1.862       -         
dvi2rgb_inst.u_data_align.Align_sta_ns_1_0_.m14          LUT4     F        Out     0.549     2.411       -         
N_208_mux                                                Net      -        -       0.535     -           2         
dvi2rgb_inst.d_m5_1_5_1                                  LUT4     I1       In      -         2.946       -         
dvi2rgb_inst.d_m5_1_5_1                                  LUT4     F        Out     0.570     3.516       -         
d_m5_1_5_1                                               Net      -        -       0.401     -           1         
dvi2rgb_inst.d_m5_1_5                                    LUT4     I2       In      -         3.917       -         
dvi2rgb_inst.d_m5_1_5                                    LUT4     F        Out     0.462     4.379       -         
d_m5_1_5                                                 Net      -        -       0.401     -           1         
dvi2rgb_inst.d_m5_1                                      LUT4     I1       In      -         4.780       -         
dvi2rgb_inst.d_m5_1                                      LUT4     F        Out     0.570     5.350       -         
d_N_8_mux                                                Net      -        -       0.535     -           1         
dvi2rgb_inst.u_data_align.Align_sta_ns_1_0_.m172_0_d     LUT4     I0       In      -         5.885       -         
dvi2rgb_inst.u_data_align.Align_sta_ns_1_0_.m172_0_d     LUT4     F        Out     0.549     6.434       -         
m172_0_d                                                 Net      -        -       0.535     -           2         
dvi2rgb_inst.u_data_align.Align_sta_ns_1_0_.m173         LUT4     I1       In      -         6.969       -         
dvi2rgb_inst.u_data_align.Align_sta_ns_1_0_.m173         LUT4     F        Out     0.570     7.539       -         
Align_sta_ns[0]                                          Net      -        -       0.000     -           1         
dvi2rgb_inst.u_data_align.Align_sta[0]                   DFFC     D        In      -         7.539       -         
===================================================================================================================
Total path delay (propagation time + setup) of 7.600 is 4.123(54.2%) logic and 3.477(45.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.478
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.417

    - Propagation time:                      7.539
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.122

    Number of logic level(s):                7
    Starting point:                          dvi2rgb_inst.u_data_align.B_align_fast[16] / Q
    Ending point:                            dvi2rgb_inst.u_data_align.Align_sta[0] / D
    The start point is clocked by            _~dvi2rgb_DVI_RX_Top_|O_rgb_clk_inferred_clock [rising] on pin CLK
    The end   point is clocked by            _~dvi2rgb_DVI_RX_Top_|O_rgb_clk_inferred_clock [rising] on pin CLK

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                     Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
dvi2rgb_inst.u_data_align.B_align_fast[16]               DFFC     Q        Out     0.243     0.243       -         
B_align_fast[16]                                         Net      -        -       0.535     -           1         
dvi2rgb_inst.u_data_align.Align_sta_ns_1_0_.m5_s         LUT2     I1       In      -         0.778       -         
dvi2rgb_inst.u_data_align.Align_sta_ns_1_0_.m5_s         LUT2     F        Out     0.570     1.348       -         
m5_out                                                   Net      -        -       0.535     -           4         
dvi2rgb_inst.u_data_align.Align_sta_ns_1_0_.m36_0        LUT4     I0       In      -         1.883       -         
dvi2rgb_inst.u_data_align.Align_sta_ns_1_0_.m36_0        LUT4     F        Out     0.549     2.432       -         
N_37                                                     Net      -        -       0.535     -           2         
dvi2rgb_inst.d_m5_1_5_1                                  LUT4     I0       In      -         2.967       -         
dvi2rgb_inst.d_m5_1_5_1                                  LUT4     F        Out     0.549     3.516       -         
d_m5_1_5_1                                               Net      -        -       0.401     -           1         
dvi2rgb_inst.d_m5_1_5                                    LUT4     I2       In      -         3.917       -         
dvi2rgb_inst.d_m5_1_5                                    LUT4     F        Out     0.462     4.379       -         
d_m5_1_5                                                 Net      -        -       0.401     -           1         
dvi2rgb_inst.d_m5_1                                      LUT4     I1       In      -         4.780       -         
dvi2rgb_inst.d_m5_1                                      LUT4     F        Out     0.570     5.350       -         
d_N_8_mux                                                Net      -        -       0.535     -           1         
dvi2rgb_inst.u_data_align.Align_sta_ns_1_0_.m172_0_d     LUT4     I0       In      -         5.885       -         
dvi2rgb_inst.u_data_align.Align_sta_ns_1_0_.m172_0_d     LUT4     F        Out     0.549     6.434       -         
m172_0_d                                                 Net      -        -       0.535     -           2         
dvi2rgb_inst.u_data_align.Align_sta_ns_1_0_.m173         LUT4     I1       In      -         6.969       -         
dvi2rgb_inst.u_data_align.Align_sta_ns_1_0_.m173         LUT4     F        Out     0.570     7.539       -         
Align_sta_ns[0]                                          Net      -        -       0.000     -           1         
dvi2rgb_inst.u_data_align.Align_sta[0]                   DFFC     D        In      -         7.539       -         
===================================================================================================================
Total path delay (propagation time + setup) of 7.600 is 4.123(54.2%) logic and 3.477(45.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.478
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.417

    - Propagation time:                      7.539
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.122

    Number of logic level(s):                7
    Starting point:                          dvi2rgb_inst.u_data_align.B_align_fast[11] / Q
    Ending point:                            dvi2rgb_inst.u_data_align.Align_sta[1] / D
    The start point is clocked by            _~dvi2rgb_DVI_RX_Top_|O_rgb_clk_inferred_clock [rising] on pin CLK
    The end   point is clocked by            _~dvi2rgb_DVI_RX_Top_|O_rgb_clk_inferred_clock [rising] on pin CLK

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                     Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
dvi2rgb_inst.u_data_align.B_align_fast[11]               DFFC     Q        Out     0.243     0.243       -         
B_align_fast[11]                                         Net      -        -       0.535     -           7         
dvi2rgb_inst.u_data_align.Align_sta_ns_1_0_.m10          LUT4     I0       In      -         0.778       -         
dvi2rgb_inst.u_data_align.Align_sta_ns_1_0_.m10          LUT4     F        Out     0.549     1.327       -         
N_11_0                                                   Net      -        -       0.535     -           4         
dvi2rgb_inst.u_data_align.Align_sta_ns_1_0_.m14          LUT4     I0       In      -         1.862       -         
dvi2rgb_inst.u_data_align.Align_sta_ns_1_0_.m14          LUT4     F        Out     0.549     2.411       -         
N_208_mux                                                Net      -        -       0.535     -           2         
dvi2rgb_inst.d_m5_1_5_1                                  LUT4     I1       In      -         2.946       -         
dvi2rgb_inst.d_m5_1_5_1                                  LUT4     F        Out     0.570     3.516       -         
d_m5_1_5_1                                               Net      -        -       0.401     -           1         
dvi2rgb_inst.d_m5_1_5                                    LUT4     I2       In      -         3.917       -         
dvi2rgb_inst.d_m5_1_5                                    LUT4     F        Out     0.462     4.379       -         
d_m5_1_5                                                 Net      -        -       0.401     -           1         
dvi2rgb_inst.d_m5_1                                      LUT4     I1       In      -         4.780       -         
dvi2rgb_inst.d_m5_1                                      LUT4     F        Out     0.570     5.350       -         
d_N_8_mux                                                Net      -        -       0.535     -           1         
dvi2rgb_inst.u_data_align.Align_sta_ns_1_0_.m172_0_d     LUT4     I0       In      -         5.885       -         
dvi2rgb_inst.u_data_align.Align_sta_ns_1_0_.m172_0_d     LUT4     F        Out     0.549     6.434       -         
m172_0_d                                                 Net      -        -       0.535     -           2         
dvi2rgb_inst.u_data_align.Align_sta_ns_1_0_.m175         LUT4     I1       In      -         6.969       -         
dvi2rgb_inst.u_data_align.Align_sta_ns_1_0_.m175         LUT4     F        Out     0.570     7.539       -         
Align_sta_ns[1]                                          Net      -        -       0.000     -           1         
dvi2rgb_inst.u_data_align.Align_sta[1]                   DFFC     D        In      -         7.539       -         
===================================================================================================================
Total path delay (propagation time + setup) of 7.600 is 4.123(54.2%) logic and 3.477(45.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport17></a>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack18></a>Starting Points with Worst Slack</a>
********************************

                                                   Starting                                                Arrival           
Instance                                           Reference     Type       Pin         Net                Time        Slack 
                                                   Clock                                                                     
-----------------------------------------------------------------------------------------------------------------------------
dvi2rgb_inst.TMDSRX_PLL_inst                       System        PLL        LOCK        pll1_lock          0.000       -0.246
dvi2rgb_inst.TMDSRX_PLL_inst                       System        PLL        CLKOUTP     hdmi_dclk_i        0.000       0.859 
dvi2rgb_inst.u_clkdiv5                             System        CLKDIV     CLKOUT      O_rgb_clk          0.000       4.430 
dvi2rgb_inst.u_data_align.Align_sta_i[1]           System        INV        O           Align_sta_i[1]     0.000       5.821 
dvi2rgb_inst.u_data_align.tmds_b_d1_RNI3D4C[8]     System        INV        O           tmds_b_d1_i[8]     0.000       5.882 
=============================================================================================================================


<a name=endingSlack19></a>Ending Points with Worst Slack</a>
******************************

                                          Starting                                             Required           
Instance                                  Reference     Type       Pin        Net              Time         Slack 
                                          Clock                                                                   
------------------------------------------------------------------------------------------------------------------
dvi2rgb_inst.rst_n_RNI6PSF                System        INV        I          rst_n            1.394        -0.246
dvi2rgb_inst.u_clkdiv5                    System        CLKDIV     RESETN     rst_n            1.394        -0.246
dvi2rgb_inst.u_clkdiv5                    System        CLKDIV     HCLKIN     hdmi_dclk_i      1.394        0.859 
dvi2rgb_inst.u_data_align.B_align[10]     System        DFFC       D          hdmi_blue[0]     6.417        4.430 
dvi2rgb_inst.u_data_align.B_align[11]     System        DFFC       D          hdmi_blue[1]     6.417        4.430 
dvi2rgb_inst.u_data_align.B_align[12]     System        DFFC       D          hdmi_blue[2]     6.417        4.430 
dvi2rgb_inst.u_data_align.B_align[13]     System        DFFC       D          hdmi_blue[3]     6.417        4.430 
dvi2rgb_inst.u_data_align.B_align[14]     System        DFFC       D          hdmi_blue[4]     6.417        4.430 
dvi2rgb_inst.u_data_align.B_align[15]     System        DFFC       D          hdmi_blue[5]     6.417        4.430 
dvi2rgb_inst.u_data_align.B_align[16]     System        DFFC       D          hdmi_blue[6]     6.417        4.430 
==================================================================================================================



<a name=worstPaths20></a>Worst Path Information</a>
<a href="D:\proj\Gowin_DVI_RXTX_RefDesign\project\src\dvi_rx_top\temp\DviRx\rev_1\dvi_rx_top.srr:srsfD:\proj\Gowin_DVI_RXTX_RefDesign\project\src\dvi_rx_top\temp\DviRx\rev_1\dvi_rx_top.srs:fp:58534:59092:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.394
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1.394

    - Propagation time:                      1.640
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.246

    Number of logic level(s):                1
    Starting point:                          dvi2rgb_inst.TMDSRX_PLL_inst / LOCK
    Ending point:                            dvi2rgb_inst.rst_n_RNI6PSF / I
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                             Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
dvi2rgb_inst.TMDSRX_PLL_inst     PLL      LOCK     Out     0.000     0.000       -         
pll1_lock                        Net      -        -       0.535     -           1         
dvi2rgb_inst.rst_n               LUT2     I1       In      -         0.535       -         
dvi2rgb_inst.rst_n               LUT2     F        Out     0.570     1.105       -         
rst_n                            Net      -        -       0.535     -           2         
dvi2rgb_inst.rst_n_RNI6PSF       INV      I        In      -         1.640       -         
===========================================================================================
Total path delay (propagation time + setup) of 1.640 is 0.570(34.8%) logic and 1.070(65.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.394
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1.394

    - Propagation time:                      1.640
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.246

    Number of logic level(s):                1
    Starting point:                          dvi2rgb_inst.TMDSRX_PLL_inst / LOCK
    Ending point:                            dvi2rgb_inst.u_clkdiv5 / RESETN
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                              Pin        Pin               Arrival     No. of    
Name                             Type       Name       Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
dvi2rgb_inst.TMDSRX_PLL_inst     PLL        LOCK       Out     0.000     0.000       -         
pll1_lock                        Net        -          -       0.535     -           1         
dvi2rgb_inst.rst_n               LUT2       I1         In      -         0.535       -         
dvi2rgb_inst.rst_n               LUT2       F          Out     0.570     1.105       -         
rst_n                            Net        -          -       0.535     -           2         
dvi2rgb_inst.u_clkdiv5           CLKDIV     RESETN     In      -         1.640       -         
===============================================================================================
Total path delay (propagation time + setup) of 1.640 is 0.570(34.8%) logic and 1.070(65.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.394
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1.394

    - Propagation time:                      0.535
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.859

    Number of logic level(s):                0
    Starting point:                          dvi2rgb_inst.TMDSRX_PLL_inst / CLKOUTP
    Ending point:                            dvi2rgb_inst.u_clkdiv5 / HCLKIN
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                              Pin         Pin               Arrival     No. of    
Name                             Type       Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
dvi2rgb_inst.TMDSRX_PLL_inst     PLL        CLKOUTP     Out     0.000     0.000       -         
hdmi_dclk_i                      Net        -           -       0.535     -           4         
dvi2rgb_inst.u_clkdiv5           CLKDIV     HCLKIN      In      -         0.535       -         
================================================================================================
Total path delay (propagation time + setup) of 0.535 is 0.000(0.0%) logic and 0.535(100.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.478
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.417

    - Propagation time:                      1.987
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 4.430

    Number of logic level(s):                1
    Starting point:                          dvi2rgb_inst.u_clkdiv5 / CLKOUT
    Ending point:                            dvi2rgb_inst.u_data_align.B_align[19] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            _~dvi2rgb_DVI_RX_Top_|O_rgb_clk_inferred_clock [rising] on pin CLK

Instance / Net                                       Pin        Pin               Arrival     No. of    
Name                                      Type       Name       Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
dvi2rgb_inst.u_clkdiv5                    CLKDIV     CLKOUT     Out     0.000     0.000       -         
O_rgb_clk                                 Net        -          -       1.287     -           189       
dvi2rgb_inst.u_HDMI_B_DATA                IDES10     PCLK       In      -         1.287       -         
dvi2rgb_inst.u_HDMI_B_DATA                IDES10     Q9         Out     0.165     1.452       -         
hdmi_blue[9]                              Net        -          -       0.535     -           1         
dvi2rgb_inst.u_data_align.B_align[19]     DFFC       D          In      -         1.987       -         
========================================================================================================
Total path delay (propagation time + setup) of 2.048 is 0.226(11.0%) logic and 1.822(89.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.478
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.417

    - Propagation time:                      1.987
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 4.430

    Number of logic level(s):                1
    Starting point:                          dvi2rgb_inst.u_clkdiv5 / CLKOUT
    Ending point:                            dvi2rgb_inst.u_data_align.G_align[19] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            _~dvi2rgb_DVI_RX_Top_|O_rgb_clk_inferred_clock [rising] on pin CLK

Instance / Net                                       Pin        Pin               Arrival     No. of    
Name                                      Type       Name       Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
dvi2rgb_inst.u_clkdiv5                    CLKDIV     CLKOUT     Out     0.000     0.000       -         
O_rgb_clk                                 Net        -          -       1.287     -           189       
dvi2rgb_inst.u_HDMI_G_DATA                IDES10     PCLK       In      -         1.287       -         
dvi2rgb_inst.u_HDMI_G_DATA                IDES10     Q9         Out     0.165     1.452       -         
hdmi_green[9]                             Net        -          -       0.535     -           1         
dvi2rgb_inst.u_data_align.G_align[19]     DFFC       D          In      -         1.987       -         
========================================================================================================
Total path delay (propagation time + setup) of 2.048 is 0.226(11.0%) logic and 1.822(89.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 262MB peak: 310MB)


Finished timing report (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 262MB peak: 310MB)

---------------------------------------
<a name=resourceUsage21></a>Resource Usage Report for DVI_RX_Top </a>

Mapping to part: gw2a_18pbga484-8
Cell usage:
CLKDIV          1 use
DFFC            114 uses
DFFCE           70 uses
DFFPE           1 use
GSR             1 use
IDES10          3 uses
INV             4 uses
IODELAY         3 uses
MUX2_LUT5       7 uses
MUX2_LUT6       3 uses
PLL             1 use
LUT2            61 uses
LUT3            67 uses
LUT4            446 uses

I/O ports: 37
I/O primitives: 4
TLVDS_IBUF     4 uses

I/O Register bits:                  0
Register bits not including I/Os:   185 of 15552 (1%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 574 (2%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 77MB peak: 310MB)

Process took 0h:00m:10s realtime, 0h:00m:10s cputime
# Thu May 14 09:54:19 2020

###########################################################]

</pre></samp></body></html>
