Info: *******************************************************************
Info: Running Quartus Prime Shell
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Tue Sep 14 10:49:43 2021
Info: Command: quartus_sh -t ..//DeMiSTify/Scripts/compile.tcl -project Amstrad -board uareloaded
Info: Quartus(args): -project Amstrad -board uareloaded
Project: Amstrad_uareloaded
Target: uareloaded
Warning (125092): Tcl Script File top.qip not found
    Info (125063): set_global_assignment -name QIP_FILE top.qip
Warning (125092): Tcl Script File ../#sys/sys.qip not found
    Info (125063): set_global_assignment -name QIP_FILE "../#sys/sys.qip"
Info (293032): Detected changes in source files.
    Info (293027): Source file: /home/user/Amstrad_MiST/uareloaded/build_id.v has changed.
Info (293032): Detected changes in source files.
    Info (293027): Source file: /home/user/Amstrad_MiST/uareloaded/build_id.v has changed.
Info (293032): Detected changes in source files.
    Info (293027): Source file: /home/user/Amstrad_MiST/uareloaded/build_id.v has changed.
Info: *******************************************************************
Info: Running Quartus Prime Shell
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Tue Sep 14 10:49:43 2021
Info: Command: quartus_sh -t .././build_id.tcl compile Amstrad_uareloaded Amstrad_uareloaded
Info: Quartus(args): compile Amstrad_uareloaded Amstrad_uareloaded
Info: Generated build identification Verilog module: /home/user/Amstrad_MiST/uareloaded/build_id.v
Info: Date:             210914
Info: Time:             104943
Info (23030): Evaluation of Tcl script .././build_id.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 756 megabytes
    Info: Processing ended: Tue Sep 14 10:49:43 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Tue Sep 14 10:49:45 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Amstrad_uareloaded -c Amstrad_uareloaded
Warning (125092): Tcl Script File top.qip not found
    Info (125063): set_global_assignment -name QIP_FILE top.qip
Warning (125092): Tcl Script File ../#sys/sys.qip not found
    Info (125063): set_global_assignment -name QIP_FILE "../#sys/sys.qip"
Info (20029): Only one processor detected - disabling parallel compilation
Info (12021): Found 2 design units, including 1 entities, in source file pll_vga.vhd
    Info (12022): Found design unit 1: pll_vga-SYN File: /home/user/Amstrad_MiST/uareloaded/pll_vga.vhd Line: 54
    Info (12023): Found entity 1: pll_vga File: /home/user/Amstrad_MiST/uareloaded/pll_vga.vhd Line: 43
Info (12021): Found 4 design units, including 2 entities, in source file audio/i2s_audio.vhd
    Info (12022): Found design unit 1: dac_if-Behavioral File: /home/user/Amstrad_MiST/uareloaded/audio/i2s_audio.vhd Line: 34
    Info (12022): Found design unit 2: audio_top-Behavioral File: /home/user/Amstrad_MiST/uareloaded/audio/i2s_audio.vhd Line: 97
    Info (12023): Found entity 1: dac_if File: /home/user/Amstrad_MiST/uareloaded/audio/i2s_audio.vhd Line: 24
    Info (12023): Found entity 2: audio_top File: /home/user/Amstrad_MiST/uareloaded/audio/i2s_audio.vhd Line: 85
Info (12021): Found 1 design units, including 0 entities, in source file /home/user/Amstrad_MiST/mist-modules/mist.vhd
    Info (12022): Found design unit 1: mist File: /home/user/Amstrad_MiST/mist-modules/mist.vhd Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file /home/user/Amstrad_MiST/mist-modules/user_io.v
    Info (12023): Found entity 1: user_io File: /home/user/Amstrad_MiST/mist-modules/user_io.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file /home/user/Amstrad_MiST/mist-modules/data_io.v
    Info (12023): Found entity 1: data_io File: /home/user/Amstrad_MiST/mist-modules/data_io.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file /home/user/Amstrad_MiST/mist-modules/mist_video.v
    Info (12023): Found entity 1: mist_video File: /home/user/Amstrad_MiST/mist-modules/mist_video.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /home/user/Amstrad_MiST/mist-modules/scandoubler.v
    Info (12023): Found entity 1: scandoubler File: /home/user/Amstrad_MiST/mist-modules/scandoubler.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /home/user/Amstrad_MiST/mist-modules/osd.v
    Info (12023): Found entity 1: osd File: /home/user/Amstrad_MiST/mist-modules/osd.v Line: 4
Info (12021): Found 3 design units, including 3 entities, in source file /home/user/Amstrad_MiST/mist-modules/arcade_inputs.v
    Info (12023): Found entity 1: arcade_inputs File: /home/user/Amstrad_MiST/mist-modules/arcade_inputs.v Line: 4
    Info (12023): Found entity 2: control_rotator File: /home/user/Amstrad_MiST/mist-modules/arcade_inputs.v Line: 152
    Info (12023): Found entity 3: input_toggle File: /home/user/Amstrad_MiST/mist-modules/arcade_inputs.v Line: 170
Info (12021): Found 1 design units, including 1 entities, in source file /home/user/Amstrad_MiST/mist-modules/rgb2ypbpr.sv
    Info (12023): Found entity 1: rgb2ypbpr File: /home/user/Amstrad_MiST/mist-modules/rgb2ypbpr.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/user/Amstrad_MiST/mist-modules/cofi.sv
    Info (12023): Found entity 1: cofi File: /home/user/Amstrad_MiST/mist-modules/cofi.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/Amstrad_MiST/mist-modules/dac.vhd
    Info (12022): Found design unit 1: dac-rtl File: /home/user/Amstrad_MiST/mist-modules/dac.vhd Line: 33
    Info (12023): Found entity 1: dac File: /home/user/Amstrad_MiST/mist-modules/dac.vhd Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /home/user/Amstrad_MiST/sigma_delta_dac.v
    Info (12023): Found entity 1: sigma_delta_dac File: /home/user/Amstrad_MiST/sigma_delta_dac.v Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/Amstrad_MiST/T80/T80pa.vhd
    Info (12022): Found design unit 1: T80pa-rtl File: /home/user/Amstrad_MiST/T80/T80pa.vhd Line: 92
    Info (12023): Found entity 1: T80pa File: /home/user/Amstrad_MiST/T80/T80pa.vhd Line: 61
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/Amstrad_MiST/T80/T80s.vhd
    Info (12022): Found design unit 1: T80s-rtl File: /home/user/Amstrad_MiST/T80/T80s.vhd Line: 103
    Info (12023): Found entity 1: T80s File: /home/user/Amstrad_MiST/T80/T80s.vhd Line: 74
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/Amstrad_MiST/T80/T80se.vhd
    Info (12022): Found design unit 1: T80se-rtl File: /home/user/Amstrad_MiST/T80/T80se.vhd Line: 103
    Info (12023): Found entity 1: T80se File: /home/user/Amstrad_MiST/T80/T80se.vhd Line: 75
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/Amstrad_MiST/T80/T80as.vhd
    Info (12022): Found design unit 1: T80as-rtl File: /home/user/Amstrad_MiST/T80/T80as.vhd Line: 112
    Info (12023): Found entity 1: T80as File: /home/user/Amstrad_MiST/T80/T80as.vhd Line: 83
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/Amstrad_MiST/T80/T80sed.vhd
    Info (12022): Found design unit 1: T80sed-rtl File: /home/user/Amstrad_MiST/T80/T80sed.vhd Line: 98
    Info (12023): Found entity 1: T80sed File: /home/user/Amstrad_MiST/T80/T80sed.vhd Line: 75
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/Amstrad_MiST/T80/T8080se.vhd
    Info (12022): Found design unit 1: T8080se-rtl File: /home/user/Amstrad_MiST/T80/T8080se.vhd Line: 97
    Info (12023): Found entity 1: T8080se File: /home/user/Amstrad_MiST/T80/T8080se.vhd Line: 73
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/Amstrad_MiST/T80/T80_Reg.vhd
    Info (12022): Found design unit 1: T80_Reg-rtl File: /home/user/Amstrad_MiST/T80/T80_Reg.vhd Line: 98
    Info (12023): Found entity 1: T80_Reg File: /home/user/Amstrad_MiST/T80/T80_Reg.vhd Line: 75
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/Amstrad_MiST/T80/T80_MCode.vhd
    Info (12022): Found design unit 1: T80_MCode-rtl File: /home/user/Amstrad_MiST/T80/T80_MCode.vhd Line: 151
    Info (12023): Found entity 1: T80_MCode File: /home/user/Amstrad_MiST/T80/T80_MCode.vhd Line: 79
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/Amstrad_MiST/T80/T80_ALU.vhd
    Info (12022): Found design unit 1: T80_ALU-rtl File: /home/user/Amstrad_MiST/T80/T80_ALU.vhd Line: 102
    Info (12023): Found entity 1: T80_ALU File: /home/user/Amstrad_MiST/T80/T80_ALU.vhd Line: 74
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/Amstrad_MiST/T80/T80.vhd
    Info (12022): Found design unit 1: T80-rtl File: /home/user/Amstrad_MiST/T80/T80.vhd Line: 129
    Info (12023): Found entity 1: T80 File: /home/user/Amstrad_MiST/T80/T80.vhd Line: 84
Info (12021): Found 1 design units, including 0 entities, in source file /home/user/Amstrad_MiST/T80/T80_Pack.vhd
    Info (12022): Found design unit 1: T80_Pack File: /home/user/Amstrad_MiST/T80/T80_Pack.vhd Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file /home/user/Amstrad_MiST/GA40010/ga40010.sv
    Info (12023): Found entity 1: ga40010 File: /home/user/Amstrad_MiST/GA40010/ga40010.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file /home/user/Amstrad_MiST/GA40010/syncgen_sync.v
    Info (12023): Found entity 1: syncgen_sync File: /home/user/Amstrad_MiST/GA40010/syncgen_sync.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file /home/user/Amstrad_MiST/GA40010/casgen_sync.v
    Info (12023): Found entity 1: casgen_sync File: /home/user/Amstrad_MiST/GA40010/casgen_sync.v Line: 25
Info (12021): Found 2 design units, including 2 entities, in source file /home/user/Amstrad_MiST/GA40010/video.sv
    Info (12023): Found entity 1: video File: /home/user/Amstrad_MiST/GA40010/video.sv Line: 25
    Info (12023): Found entity 2: color_bit_mux File: /home/user/Amstrad_MiST/GA40010/video.sv Line: 151
Info (12021): Found 1 design units, including 1 entities, in source file /home/user/Amstrad_MiST/GA40010/rslatch.v
    Info (12023): Found entity 1: rslatch File: /home/user/Amstrad_MiST/GA40010/rslatch.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /home/user/Amstrad_MiST/progressbar.v
    Info (12023): Found entity 1: progressbar File: /home/user/Amstrad_MiST/progressbar.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /home/user/Amstrad_MiST/crt_filter.v
    Info (12023): Found entity 1: crt_filter File: /home/user/Amstrad_MiST/crt_filter.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file /home/user/Amstrad_MiST/u765/u765.sv
    Info (12023): Found entity 1: u765 File: /home/user/Amstrad_MiST/u765/u765.sv Line: 32
    Info (12023): Found entity 2: u765_dpram File: /home/user/Amstrad_MiST/u765/u765.sv Line: 1352
Info (12021): Found 1 design units, including 1 entities, in source file /home/user/Amstrad_MiST/sdram.v
    Info (12023): Found entity 1: sdram File: /home/user/Amstrad_MiST/sdram.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /home/user/Amstrad_MiST/i8255.v
    Info (12023): Found entity 1: i8255 File: /home/user/Amstrad_MiST/i8255.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /home/user/Amstrad_MiST/color_mix.sv
    Info (12023): Found entity 1: color_mix File: /home/user/Amstrad_MiST/color_mix.sv Line: 10
Info (12021): Found 2 design units, including 2 entities, in source file /home/user/Amstrad_MiST/hid.sv
    Info (12023): Found entity 1: hid File: /home/user/Amstrad_MiST/hid.sv Line: 21
    Info (12023): Found entity 2: mouse_axis File: /home/user/Amstrad_MiST/hid.sv Line: 283
Info (12021): Found 1 design units, including 1 entities, in source file /home/user/Amstrad_MiST/multiplay_mouse.v
    Info (12023): Found entity 1: multiplay_mouse File: /home/user/Amstrad_MiST/multiplay_mouse.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file /home/user/Amstrad_MiST/symbiface_mouse.v
    Info (12023): Found entity 1: symbiface_mouse File: /home/user/Amstrad_MiST/symbiface_mouse.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file /home/user/Amstrad_MiST/kempston_mouse.v
    Info (12023): Found entity 1: kempston_mouse File: /home/user/Amstrad_MiST/kempston_mouse.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file /home/user/Amstrad_MiST/UM6845R.v
    Info (12023): Found entity 1: UM6845R File: /home/user/Amstrad_MiST/UM6845R.v Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/Amstrad_MiST/YM2149.vhd
    Info (12022): Found design unit 1: YM2149-RTL File: /home/user/Amstrad_MiST/YM2149.vhd Line: 105
    Info (12023): Found entity 1: YM2149 File: /home/user/Amstrad_MiST/YM2149.vhd Line: 63
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/Amstrad_MiST/vol_table_array.vhd
    Info (12022): Found design unit 1: vol_table-RTL File: /home/user/Amstrad_MiST/vol_table_array.vhd Line: 16
    Info (12023): Found entity 1: vol_table File: /home/user/Amstrad_MiST/vol_table_array.vhd Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /home/user/Amstrad_MiST/Amstrad_MMU.v
    Info (12023): Found entity 1: Amstrad_MMU File: /home/user/Amstrad_MiST/Amstrad_MMU.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file /home/user/Amstrad_MiST/Amstrad_motherboard.v
    Info (12023): Found entity 1: Amstrad_motherboard File: /home/user/Amstrad_MiST/Amstrad_motherboard.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /home/user/Amstrad_MiST/Amstrad.sv
    Info (12023): Found entity 1: Amstrad File: /home/user/Amstrad_MiST/Amstrad.sv Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/Amstrad_MiST/tzxplayer.vhd
    Info (12022): Found design unit 1: tzxplayer-struct File: /home/user/Amstrad_MiST/tzxplayer.vhd Line: 51
    Info (12023): Found entity 1: tzxplayer File: /home/user/Amstrad_MiST/tzxplayer.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/Amstrad_MiST/playcity/playcity.vhd
    Info (12022): Found design unit 1: playcity-struct File: /home/user/Amstrad_MiST/playcity/playcity.vhd Line: 36
    Info (12023): Found entity 1: playcity File: /home/user/Amstrad_MiST/playcity/playcity.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/Amstrad_MiST/playcity/Z80CTC/ctc_controler.vhd
    Info (12022): Found design unit 1: ctc_controler-struct File: /home/user/Amstrad_MiST/playcity/Z80CTC/ctc_controler.vhd Line: 31
    Info (12023): Found entity 1: ctc_controler File: /home/user/Amstrad_MiST/playcity/Z80CTC/ctc_controler.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/Amstrad_MiST/playcity/Z80CTC/ctc_counter.vhd
    Info (12022): Found design unit 1: ctc_counter-struct File: /home/user/Amstrad_MiST/playcity/Z80CTC/ctc_counter.vhd Line: 28
    Info (12023): Found entity 1: ctc_counter File: /home/user/Amstrad_MiST/playcity/Z80CTC/ctc_counter.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/Amstrad_MiST/playcity/Z80CTC/z80ctc_top.vhd
    Info (12022): Found design unit 1: z80ctc_top-struct File: /home/user/Amstrad_MiST/playcity/Z80CTC/z80ctc_top.vhd Line: 37
    Info (12023): Found entity 1: z80ctc_top File: /home/user/Amstrad_MiST/playcity/Z80CTC/z80ctc_top.vhd Line: 7
Info (12021): Found 1 design units, including 0 entities, in source file demistify_config_pkg.vhd
    Info (12022): Found design unit 1: demistify_config_pkg File: /home/user/Amstrad_MiST/uareloaded/demistify_config_pkg.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/Amstrad_MiST/DeMiSTify/controller/substitute_mcu.vhd
    Info (12022): Found design unit 1: substitute_mcu-rtl File: /home/user/Amstrad_MiST/DeMiSTify/controller/substitute_mcu.vhd Line: 79
    Info (12023): Found entity 1: substitute_mcu File: /home/user/Amstrad_MiST/DeMiSTify/controller/substitute_mcu.vhd Line: 24
Info (12021): Found 1 design units, including 0 entities, in source file /home/user/Amstrad_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_pkg.vhd
    Info (12022): Found design unit 1: eightthirtytwo_pkg File: /home/user/Amstrad_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_pkg.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/Amstrad_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_alu.vhd
    Info (12022): Found design unit 1: eightthirtytwo_alu-rtl File: /home/user/Amstrad_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_alu.vhd Line: 50
    Info (12023): Found entity 1: eightthirtytwo_alu File: /home/user/Amstrad_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_alu.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/Amstrad_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_shifter.vhd
    Info (12022): Found design unit 1: eightthirtytwo_shifter-rtl File: /home/user/Amstrad_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_shifter.vhd Line: 45
    Info (12023): Found entity 1: eightthirtytwo_shifter File: /home/user/Amstrad_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_shifter.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/Amstrad_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_aligner.vhd
    Info (12022): Found design unit 1: eightthirtytwo_aligner-rtl File: /home/user/Amstrad_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_aligner.vhd Line: 36
    Info (12023): Found entity 1: eightthirtytwo_aligner File: /home/user/Amstrad_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_aligner.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/Amstrad_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_aligner_le.vhd
    Info (12022): Found design unit 1: eightthirtytwo_aligner_le-rtl File: /home/user/Amstrad_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_aligner_le.vhd Line: 38
    Info (12023): Found entity 1: eightthirtytwo_aligner_le File: /home/user/Amstrad_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_aligner_le.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/Amstrad_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_decode.vhd
    Info (12022): Found design unit 1: eightthirtytwo_decode-behavoural File: /home/user/Amstrad_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_decode.vhd Line: 38
    Info (12023): Found entity 1: eightthirtytwo_decode File: /home/user/Amstrad_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_decode.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/Amstrad_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_fetchloadstore.vhd
    Info (12022): Found design unit 1: eightthirtytwo_fetchloadstore-behavioural File: /home/user/Amstrad_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_fetchloadstore.vhd Line: 79
    Info (12023): Found entity 1: eightthirtytwo_fetchloadstore File: /home/user/Amstrad_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_fetchloadstore.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/Amstrad_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_hazard.vhd
    Info (12022): Found design unit 1: eightthirtytwo_hazard-rtl File: /home/user/Amstrad_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_hazard.vhd Line: 60
    Info (12023): Found entity 1: eightthirtytwo_hazard File: /home/user/Amstrad_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_hazard.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/Amstrad_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_debug.vhd
    Info (12022): Found design unit 1: eightthirtytwo_debug-rtl File: /home/user/Amstrad_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_debug.vhd Line: 53
    Info (12023): Found entity 1: eightthirtytwo_debug File: /home/user/Amstrad_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_debug.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/Amstrad_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd
    Info (12022): Found design unit 1: eightthirtytwo_cpu-behavoural File: /home/user/Amstrad_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd Line: 59
    Info (12023): Found entity 1: eightthirtytwo_cpu File: /home/user/Amstrad_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/Amstrad_MiST/DeMiSTify/EightThirtyTwo/RTL/debug_bridge_jtag.vhd
    Info (12022): Found design unit 1: debug_bridge_jtag-rtl File: /home/user/Amstrad_MiST/DeMiSTify/EightThirtyTwo/RTL/debug_bridge_jtag.vhd Line: 36
    Info (12023): Found entity 1: debug_bridge_jtag File: /home/user/Amstrad_MiST/DeMiSTify/EightThirtyTwo/RTL/debug_bridge_jtag.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/Amstrad_MiST/DeMiSTify/EightThirtyTwo/RTL/debug_virtualjtag.vhd
    Info (12022): Found design unit 1: debug_virtualjtag-SYN File: /home/user/Amstrad_MiST/DeMiSTify/EightThirtyTwo/RTL/debug_virtualjtag.vhd Line: 62
    Info (12023): Found entity 1: debug_virtualjtag File: /home/user/Amstrad_MiST/DeMiSTify/EightThirtyTwo/RTL/debug_virtualjtag.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/Amstrad_MiST/DeMiSTify/EightThirtyTwo/RTL/debug_fifo_altera.vhd
    Info (12022): Found design unit 1: debug_fifo_altera-SYN File: /home/user/Amstrad_MiST/DeMiSTify/EightThirtyTwo/RTL/debug_fifo_altera.vhd Line: 58
    Info (12023): Found entity 1: debug_fifo_altera File: /home/user/Amstrad_MiST/DeMiSTify/EightThirtyTwo/RTL/debug_fifo_altera.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/Amstrad_MiST/DeMiSTify/firmware/controller_rom.vhd
    Info (12022): Found design unit 1: controller_rom-arch File: /home/user/Amstrad_MiST/DeMiSTify/firmware/controller_rom.vhd Line: 23
    Info (12023): Found entity 1: controller_rom File: /home/user/Amstrad_MiST/DeMiSTify/firmware/controller_rom.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/Amstrad_MiST/DeMiSTify/controller/simple_uart.vhd
    Info (12022): Found design unit 1: simple_uart-rtl File: /home/user/Amstrad_MiST/DeMiSTify/controller/simple_uart.vhd Line: 53
    Info (12023): Found entity 1: simple_uart File: /home/user/Amstrad_MiST/DeMiSTify/controller/simple_uart.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/Amstrad_MiST/DeMiSTify/controller/jtag_uart.vhd
    Info (12022): Found design unit 1: jtag_uart-rtl File: /home/user/Amstrad_MiST/DeMiSTify/controller/jtag_uart.vhd Line: 35
    Info (12023): Found entity 1: jtag_uart File: /home/user/Amstrad_MiST/DeMiSTify/controller/jtag_uart.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/Amstrad_MiST/DeMiSTify/controller/io_ps2_com.vhd
    Info (12022): Found design unit 1: io_ps2_com-rtl File: /home/user/Amstrad_MiST/DeMiSTify/controller/io_ps2_com.vhd Line: 80
    Info (12023): Found entity 1: io_ps2_com File: /home/user/Amstrad_MiST/DeMiSTify/controller/io_ps2_com.vhd Line: 54
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/Amstrad_MiST/DeMiSTify/controller/interrupt_controller.vhd
    Info (12022): Found design unit 1: interrupt_controller-rtl File: /home/user/Amstrad_MiST/DeMiSTify/controller/interrupt_controller.vhd Line: 35
    Info (12023): Found entity 1: interrupt_controller File: /home/user/Amstrad_MiST/DeMiSTify/controller/interrupt_controller.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/Amstrad_MiST/DeMiSTify/controller/timer_controller.vhd
    Info (12022): Found design unit 1: timer_controller-rtl File: /home/user/Amstrad_MiST/DeMiSTify/controller/timer_controller.vhd Line: 43
    Info (12023): Found entity 1: timer_controller File: /home/user/Amstrad_MiST/DeMiSTify/controller/timer_controller.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/Amstrad_MiST/DeMiSTify/controller/spi_controller.vhd
    Info (12022): Found design unit 1: spi_controller-rtl File: /home/user/Amstrad_MiST/DeMiSTify/controller/spi_controller.vhd Line: 43
    Info (12023): Found entity 1: spi_controller File: /home/user/Amstrad_MiST/DeMiSTify/controller/spi_controller.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/Amstrad_MiST/firmware/controller_rom1_byte.vhd
    Info (12022): Found design unit 1: controller_rom1-rtl File: /home/user/Amstrad_MiST/firmware/controller_rom1_byte.vhd Line: 23
    Info (12023): Found entity 1: controller_rom1 File: /home/user/Amstrad_MiST/firmware/controller_rom1_byte.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/Amstrad_MiST/firmware/controller_rom2_byte.vhd
    Info (12022): Found design unit 1: controller_rom2-rtl File: /home/user/Amstrad_MiST/firmware/controller_rom2_byte.vhd Line: 23
    Info (12023): Found entity 1: controller_rom2 File: /home/user/Amstrad_MiST/firmware/controller_rom2_byte.vhd Line: 6
Warning (12125): Using design file uareloaded_top.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: uareloaded_top-RTL File: /home/user/Amstrad_MiST/uareloaded/uareloaded_top.vhd Line: 60
    Info (12023): Found entity 1: uareloaded_top File: /home/user/Amstrad_MiST/uareloaded/uareloaded_top.vhd Line: 7
Info (12127): Elaborating entity "uareloaded_top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at uareloaded_top.vhd(66): object "reset_n" assigned a value but never read File: /home/user/Amstrad_MiST/uareloaded/uareloaded_top.vhd Line: 66
Warning (10036): Verilog HDL or VHDL warning at uareloaded_top.vhd(83): object "spi_ss4" assigned a value but never read File: /home/user/Amstrad_MiST/uareloaded/uareloaded_top.vhd Line: 83
Warning (10541): VHDL Signal Declaration warning at uareloaded_top.vhd(108): used implicit default value for signal "rs232_rxd" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/user/Amstrad_MiST/uareloaded/uareloaded_top.vhd Line: 108
Warning (10036): Verilog HDL or VHDL warning at uareloaded_top.vhd(109): object "rs232_txd" assigned a value but never read File: /home/user/Amstrad_MiST/uareloaded/uareloaded_top.vhd Line: 109
Warning (10036): Verilog HDL or VHDL warning at uareloaded_top.vhd(117): object "joyc" assigned a value but never read File: /home/user/Amstrad_MiST/uareloaded/uareloaded_top.vhd Line: 117
Warning (10036): Verilog HDL or VHDL warning at uareloaded_top.vhd(118): object "joyd" assigned a value but never read File: /home/user/Amstrad_MiST/uareloaded/uareloaded_top.vhd Line: 118
Warning (10873): Using initial value X (don't care) for net "vga_red[1..0]" at uareloaded_top.vhd(101) File: /home/user/Amstrad_MiST/uareloaded/uareloaded_top.vhd Line: 101
Warning (10873): Using initial value X (don't care) for net "vga_green[1..0]" at uareloaded_top.vhd(102) File: /home/user/Amstrad_MiST/uareloaded/uareloaded_top.vhd Line: 102
Warning (10873): Using initial value X (don't care) for net "vga_blue[1..0]" at uareloaded_top.vhd(103) File: /home/user/Amstrad_MiST/uareloaded/uareloaded_top.vhd Line: 103
Info (12128): Elaborating entity "pll_vga" for hierarchy "pll_vga:pll_vga" File: /home/user/Amstrad_MiST/uareloaded/uareloaded_top.vhd Line: 203
Info (12128): Elaborating entity "altpll" for hierarchy "pll_vga:pll_vga|altpll:altpll_component" File: /home/user/Amstrad_MiST/uareloaded/pll_vga.vhd Line: 141
Info (12130): Elaborated megafunction instantiation "pll_vga:pll_vga|altpll:altpll_component" File: /home/user/Amstrad_MiST/uareloaded/pll_vga.vhd Line: 141
Info (12133): Instantiated megafunction "pll_vga:pll_vga|altpll:altpll_component" with the following parameter: File: /home/user/Amstrad_MiST/uareloaded/pll_vga.vhd Line: 141
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "25"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "32"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_vga"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_vga_altpll.v
    Info (12023): Found entity 1: pll_vga_altpll File: /home/user/Amstrad_MiST/uareloaded/db/pll_vga_altpll.v Line: 30
Info (12128): Elaborating entity "pll_vga_altpll" for hierarchy "pll_vga:pll_vga|altpll:altpll_component|pll_vga_altpll:auto_generated" File: /opt/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "audio_top" for hierarchy "audio_top:i2s" File: /home/user/Amstrad_MiST/uareloaded/uareloaded_top.vhd Line: 225
Info (12128): Elaborating entity "dac_if" for hierarchy "audio_top:i2s|dac_if:dac" File: /home/user/Amstrad_MiST/uareloaded/audio/i2s_audio.vhd Line: 147
Info (12128): Elaborating entity "Amstrad" for hierarchy "Amstrad:guest" File: /home/user/Amstrad_MiST/uareloaded/uareloaded_top.vhd Line: 236
Warning (10230): Verilog HDL assignment warning at Amstrad.sv(834): truncated value with size 32 to match size of target (16) File: /home/user/Amstrad_MiST/Amstrad.sv Line: 834
Warning (10230): Verilog HDL assignment warning at Amstrad.sv(835): truncated value with size 32 to match size of target (16) File: /home/user/Amstrad_MiST/Amstrad.sv Line: 835
Warning (12125): Using design file pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: pll File: /home/user/Amstrad_MiST/uareloaded/pll.v Line: 39
Info (12128): Elaborating entity "pll" for hierarchy "Amstrad:guest|pll:pll" File: /home/user/Amstrad_MiST/Amstrad.sv Line: 119
Info (12128): Elaborating entity "altpll" for hierarchy "Amstrad:guest|pll:pll|altpll:altpll_component" File: /home/user/Amstrad_MiST/uareloaded/pll.v Line: 94
Info (12130): Elaborated megafunction instantiation "Amstrad:guest|pll:pll|altpll:altpll_component" File: /home/user/Amstrad_MiST/uareloaded/pll.v Line: 94
Info (12133): Instantiated megafunction "Amstrad:guest|pll:pll|altpll:altpll_component" with the following parameter: File: /home/user/Amstrad_MiST/uareloaded/pll.v Line: 94
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "25"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "32"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: /home/user/Amstrad_MiST/uareloaded/db/pll_altpll.v Line: 29
Info (12128): Elaborating entity "pll_altpll" for hierarchy "Amstrad:guest|pll:pll|altpll:altpll_component|pll_altpll:auto_generated" File: /opt/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "user_io" for hierarchy "Amstrad:guest|user_io:user_io" File: /home/user/Amstrad_MiST/Amstrad.sv Line: 222
Info (12128): Elaborating entity "data_io" for hierarchy "Amstrad:guest|data_io:data_io" File: /home/user/Amstrad_MiST/Amstrad.sv Line: 239
Info (12128): Elaborating entity "sdram" for hierarchy "Amstrad:guest|sdram:sdram" File: /home/user/Amstrad_MiST/Amstrad.sv Line: 364
Info (12128): Elaborating entity "tzxplayer" for hierarchy "Amstrad:guest|tzxplayer:tzxplayer" File: /home/user/Amstrad_MiST/Amstrad.sv Line: 443
Info (12128): Elaborating entity "progressbar" for hierarchy "Amstrad:guest|progressbar:progressbar" File: /home/user/Amstrad_MiST/Amstrad.sv Line: 456
Warning (10230): Verilog HDL assignment warning at progressbar.v(68): truncated value with size 11 to match size of target (4) File: /home/user/Amstrad_MiST/progressbar.v Line: 68
Info (12128): Elaborating entity "u765" for hierarchy "Amstrad:guest|u765:u765" File: /home/user/Amstrad_MiST/Amstrad.sv Line: 510
Warning (10230): Verilog HDL assignment warning at u765.sv(65): truncated value with size 32 to match size of target (20) File: /home/user/Amstrad_MiST/u765/u765.sv Line: 65
Warning (10036): Verilog HDL or VHDL warning at u765.sv(79): object "dbg_cmd" assigned a value but never read File: /home/user/Amstrad_MiST/u765/u765.sv Line: 79
Warning (10036): Verilog HDL or VHDL warning at u765.sv(81): object "dbg_chksum" assigned a value but never read File: /home/user/Amstrad_MiST/u765/u765.sv Line: 81
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "fdc.i_rpm_time" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "fdc.i_rpm_timer" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "fdc.i_current_track_sectors" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "fdc.i_current_sector_pos" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "fdc.i_next_sector_pos" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "fdc.sector_pos" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "fdc.sector_length" into its bus
Info (12128): Elaborating entity "u765_dpram" for hierarchy "Amstrad:guest|u765:u765|u765_dpram:tinfo_ram" File: /home/user/Amstrad_MiST/u765/u765.sv Line: 168
Info (12128): Elaborating entity "u765_dpram" for hierarchy "Amstrad:guest|u765:u765|u765_dpram:sector_ram" File: /home/user/Amstrad_MiST/u765/u765.sv Line: 183
Info (12128): Elaborating entity "playcity" for hierarchy "Amstrad:guest|playcity:playcity" File: /home/user/Amstrad_MiST/Amstrad.sv Line: 621
Info (12128): Elaborating entity "z80ctc_top" for hierarchy "Amstrad:guest|playcity:playcity|z80ctc_top:z80ctc" File: /home/user/Amstrad_MiST/playcity/playcity.vhd Line: 75
Info (12128): Elaborating entity "ctc_controler" for hierarchy "Amstrad:guest|playcity:playcity|z80ctc_top:z80ctc|ctc_controler:ctc_controler" File: /home/user/Amstrad_MiST/playcity/Z80CTC/z80ctc_top.vhd Line: 101
Info (12128): Elaborating entity "ctc_counter" for hierarchy "Amstrad:guest|playcity:playcity|z80ctc_top:z80ctc|ctc_counter:ctc_counter_0" File: /home/user/Amstrad_MiST/playcity/Z80CTC/z80ctc_top.vhd Line: 121
Info (12128): Elaborating entity "YM2149" for hierarchy "Amstrad:guest|playcity:playcity|YM2149:ay_3_8910_1" File: /home/user/Amstrad_MiST/playcity/playcity.vhd Line: 111
Info (12128): Elaborating entity "kempston_mouse" for hierarchy "Amstrad:guest|kempston_mouse:kmouse" File: /home/user/Amstrad_MiST/Amstrad.sv Line: 635
Info (12128): Elaborating entity "symbiface_mouse" for hierarchy "Amstrad:guest|symbiface_mouse:smouse" File: /home/user/Amstrad_MiST/Amstrad.sv Line: 645
Info (12128): Elaborating entity "multiplay_mouse" for hierarchy "Amstrad:guest|multiplay_mouse:mmouse" File: /home/user/Amstrad_MiST/Amstrad.sv Line: 656
Info (12128): Elaborating entity "Amstrad_motherboard" for hierarchy "Amstrad:guest|Amstrad_motherboard:motherboard" File: /home/user/Amstrad_MiST/Amstrad.sv Line: 744
Info (12128): Elaborating entity "T80pa" for hierarchy "Amstrad:guest|Amstrad_motherboard:motherboard|T80pa:CPU" File: /home/user/Amstrad_MiST/Amstrad_motherboard.v Line: 138
Info (12128): Elaborating entity "T80" for hierarchy "Amstrad:guest|Amstrad_motherboard:motherboard|T80pa:CPU|T80:u0" File: /home/user/Amstrad_MiST/T80/T80pa.vhd Line: 113
Info (12128): Elaborating entity "T80_MCode" for hierarchy "Amstrad:guest|Amstrad_motherboard:motherboard|T80pa:CPU|T80:u0|T80_MCode:mcode" File: /home/user/Amstrad_MiST/T80/T80.vhd Line: 258
Info (12128): Elaborating entity "T80_ALU" for hierarchy "Amstrad:guest|Amstrad_motherboard:motherboard|T80pa:CPU|T80:u0|T80_ALU:alu" File: /home/user/Amstrad_MiST/T80/T80.vhd Line: 326
Info (12128): Elaborating entity "T80_Reg" for hierarchy "Amstrad:guest|Amstrad_motherboard:motherboard|T80pa:CPU|T80:u0|T80_Reg:Regs" File: /home/user/Amstrad_MiST/T80/T80.vhd Line: 925
Info (12128): Elaborating entity "UM6845R" for hierarchy "Amstrad:guest|Amstrad_motherboard:motherboard|UM6845R:CRTC" File: /home/user/Amstrad_MiST/Amstrad_motherboard.v Line: 167
Info (12128): Elaborating entity "crt_filter" for hierarchy "Amstrad:guest|Amstrad_motherboard:motherboard|crt_filter:crt_filter" File: /home/user/Amstrad_MiST/Amstrad_motherboard.v Line: 215
Info (12128): Elaborating entity "ga40010" for hierarchy "Amstrad:guest|Amstrad_motherboard:motherboard|ga40010:GateArray" File: /home/user/Amstrad_MiST/Amstrad_motherboard.v Line: 257
Info (12128): Elaborating entity "rslatch" for hierarchy "Amstrad:guest|Amstrad_motherboard:motherboard|ga40010:GateArray|rslatch:ready_l" File: /home/user/Amstrad_MiST/GA40010/ga40010.sv Line: 139
Info (12128): Elaborating entity "casgen_sync" for hierarchy "Amstrad:guest|Amstrad_motherboard:motherboard|ga40010:GateArray|casgen_sync:casgen_sync" File: /home/user/Amstrad_MiST/GA40010/ga40010.sv Line: 154
Info (12128): Elaborating entity "rslatch" for hierarchy "Amstrad:guest|Amstrad_motherboard:motherboard|ga40010:GateArray|casgen_sync:casgen_sync|rslatch:u712_l" File: /home/user/Amstrad_MiST/GA40010/casgen_sync.v Line: 67
Info (12128): Elaborating entity "syncgen_sync" for hierarchy "Amstrad:guest|Amstrad_motherboard:motherboard|ga40010:GateArray|syncgen_sync:syncgen_sync" File: /home/user/Amstrad_MiST/GA40010/ga40010.sv Line: 164
Info (12128): Elaborating entity "video" for hierarchy "Amstrad:guest|Amstrad_motherboard:motherboard|ga40010:GateArray|video:video_sync" File: /home/user/Amstrad_MiST/GA40010/ga40010.sv Line: 272
Info (12128): Elaborating entity "color_bit_mux" for hierarchy "Amstrad:guest|Amstrad_motherboard:motherboard|ga40010:GateArray|video:video_sync|color_bit_mux:colour_mux[0].color_bit_mux" File: /home/user/Amstrad_MiST/GA40010/video.sv Line: 124
Info (12128): Elaborating entity "Amstrad_MMU" for hierarchy "Amstrad:guest|Amstrad_motherboard:motherboard|Amstrad_MMU:MMU" File: /home/user/Amstrad_MiST/Amstrad_motherboard.v Line: 270
Info (12128): Elaborating entity "i8255" for hierarchy "Amstrad:guest|Amstrad_motherboard:motherboard|i8255:PPI" File: /home/user/Amstrad_MiST/Amstrad_motherboard.v Line: 295
Info (12128): Elaborating entity "YM2149" for hierarchy "Amstrad:guest|Amstrad_motherboard:motherboard|YM2149:PSG" File: /home/user/Amstrad_MiST/Amstrad_motherboard.v Line: 323
Info (12128): Elaborating entity "hid" for hierarchy "Amstrad:guest|Amstrad_motherboard:motherboard|hid:HID" File: /home/user/Amstrad_MiST/Amstrad_motherboard.v Line: 349
Info (12128): Elaborating entity "mouse_axis" for hierarchy "Amstrad:guest|Amstrad_motherboard:motherboard|hid:HID|mouse_axis:mx" File: /home/user/Amstrad_MiST/hid.sv Line: 266
Info (12128): Elaborating entity "color_mix" for hierarchy "Amstrad:guest|color_mix:color_mix" File: /home/user/Amstrad_MiST/Amstrad.sv Line: 773
Info (12128): Elaborating entity "mist_video" for hierarchy "Amstrad:guest|mist_video:mist_video" File: /home/user/Amstrad_MiST/Amstrad.sv Line: 814
Info (12128): Elaborating entity "scandoubler" for hierarchy "Amstrad:guest|mist_video:mist_video|scandoubler:scandoubler" File: /home/user/Amstrad_MiST/mist-modules/mist_video.v Line: 125
Info (12128): Elaborating entity "osd" for hierarchy "Amstrad:guest|mist_video:mist_video|osd:osd" File: /home/user/Amstrad_MiST/mist-modules/mist_video.v Line: 147
Info (12128): Elaborating entity "cofi" for hierarchy "Amstrad:guest|mist_video:mist_video|cofi:cofi" File: /home/user/Amstrad_MiST/mist-modules/mist_video.v Line: 167
Info (12128): Elaborating entity "rgb2ypbpr" for hierarchy "Amstrad:guest|mist_video:mist_video|rgb2ypbpr:rgb2ypbpr" File: /home/user/Amstrad_MiST/mist-modules/mist_video.v Line: 179
Info (12128): Elaborating entity "sigma_delta_dac" for hierarchy "Amstrad:guest|sigma_delta_dac:dac_l" File: /home/user/Amstrad_MiST/Amstrad.sv Line: 824
Info (12128): Elaborating entity "substitute_mcu" for hierarchy "substitute_mcu:controller" File: /home/user/Amstrad_MiST/uareloaded/uareloaded_top.vhd Line: 282
Warning (10036): Verilog HDL or VHDL warning at substitute_mcu.vhd(188): object "flushcaches" assigned a value but never read File: /home/user/Amstrad_MiST/DeMiSTify/controller/substitute_mcu.vhd Line: 188
Warning (10036): Verilog HDL or VHDL warning at substitute_mcu.vhd(191): object "debug_req" assigned a value but never read File: /home/user/Amstrad_MiST/DeMiSTify/controller/substitute_mcu.vhd Line: 191
Warning (10541): VHDL Signal Declaration warning at substitute_mcu.vhd(192): used implicit default value for signal "debug_ack" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/user/Amstrad_MiST/DeMiSTify/controller/substitute_mcu.vhd Line: 192
Warning (10036): Verilog HDL or VHDL warning at substitute_mcu.vhd(193): object "debug_fromcpu" assigned a value but never read File: /home/user/Amstrad_MiST/DeMiSTify/controller/substitute_mcu.vhd Line: 193
Warning (10541): VHDL Signal Declaration warning at substitute_mcu.vhd(194): used implicit default value for signal "debug_tocpu" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/user/Amstrad_MiST/DeMiSTify/controller/substitute_mcu.vhd Line: 194
Warning (10036): Verilog HDL or VHDL warning at substitute_mcu.vhd(195): object "debug_wr" assigned a value but never read File: /home/user/Amstrad_MiST/DeMiSTify/controller/substitute_mcu.vhd Line: 195
Warning (10492): VHDL Process Statement warning at substitute_mcu.vhd(219): signal "reset_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/user/Amstrad_MiST/DeMiSTify/controller/substitute_mcu.vhd Line: 219
Warning (10492): VHDL Process Statement warning at substitute_mcu.vhd(524): signal "reset_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/user/Amstrad_MiST/DeMiSTify/controller/substitute_mcu.vhd Line: 524
Warning (10873): Using initial value X (don't care) for net "cpu_addr[1..0]" at substitute_mcu.vhd(174) File: /home/user/Amstrad_MiST/DeMiSTify/controller/substitute_mcu.vhd Line: 174
Info (12128): Elaborating entity "simple_uart" for hierarchy "substitute_mcu:controller|simple_uart:\genuart:myuart" File: /home/user/Amstrad_MiST/DeMiSTify/controller/substitute_mcu.vhd Line: 273
Info (12128): Elaborating entity "io_ps2_com" for hierarchy "substitute_mcu:controller|io_ps2_com:mykeyboard" File: /home/user/Amstrad_MiST/DeMiSTify/controller/substitute_mcu.vhd Line: 296
Info (12128): Elaborating entity "spi_controller" for hierarchy "substitute_mcu:controller|spi_controller:spi" File: /home/user/Amstrad_MiST/DeMiSTify/controller/substitute_mcu.vhd Line: 364
Info (12128): Elaborating entity "timer_controller" for hierarchy "substitute_mcu:controller|timer_controller:mytimer" File: /home/user/Amstrad_MiST/DeMiSTify/controller/substitute_mcu.vhd Line: 389
Warning (10492): VHDL Process Statement warning at timer_controller.vhd(57): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/user/Amstrad_MiST/DeMiSTify/controller/timer_controller.vhd Line: 57
Info (12128): Elaborating entity "interrupt_controller" for hierarchy "substitute_mcu:controller|interrupt_controller:intcontroller" File: /home/user/Amstrad_MiST/DeMiSTify/controller/substitute_mcu.vhd Line: 409
Info (12128): Elaborating entity "controller_rom" for hierarchy "substitute_mcu:controller|controller_rom:rom" File: /home/user/Amstrad_MiST/DeMiSTify/controller/substitute_mcu.vhd Line: 427
Info (12128): Elaborating entity "controller_rom1" for hierarchy "substitute_mcu:controller|controller_rom:rom|controller_rom1:rom1" File: /home/user/Amstrad_MiST/DeMiSTify/firmware/controller_rom.vhd Line: 41
Info (12128): Elaborating entity "controller_rom2" for hierarchy "substitute_mcu:controller|controller_rom:rom|controller_rom2:rom2" File: /home/user/Amstrad_MiST/DeMiSTify/firmware/controller_rom.vhd Line: 56
Info (12128): Elaborating entity "eightthirtytwo_cpu" for hierarchy "substitute_mcu:controller|eightthirtytwo_cpu:cpu" File: /home/user/Amstrad_MiST/DeMiSTify/controller/substitute_mcu.vhd Line: 470
Warning (10631): VHDL Process Statement warning at eightthirtytwo_cpu.vhd(536): inferring latch(es) for signal or variable "thread2", which holds its previous value in one or more paths through the process File: /home/user/Amstrad_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd Line: 536
Warning (10873): Using initial value X (don't care) for net "debug_q" at eightthirtytwo_cpu.vhd(52) File: /home/user/Amstrad_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd Line: 52
Warning (10873): Using initial value X (don't care) for net "regfile2.flag_cond" at eightthirtytwo_cpu.vhd(94) File: /home/user/Amstrad_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd Line: 94
Warning (10873): Using initial value X (don't care) for net "debug_req" at eightthirtytwo_cpu.vhd(53) File: /home/user/Amstrad_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd Line: 53
Warning (10873): Using initial value X (don't care) for net "debug_wr" at eightthirtytwo_cpu.vhd(54) File: /home/user/Amstrad_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd Line: 54
Info (10041): Inferred latch for "thread2.setpc" at eightthirtytwo_cpu.vhd(536) File: /home/user/Amstrad_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd Line: 536
Info (12128): Elaborating entity "eightthirtytwo_fetchloadstore" for hierarchy "substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore" File: /home/user/Amstrad_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd Line: 329
Warning (10036): Verilog HDL or VHDL warning at eightthirtytwo_fetchloadstore.vhd(94): object "opcodebuffer2_valid" assigned a value but never read File: /home/user/Amstrad_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_fetchloadstore.vhd Line: 94
Warning (10541): VHDL Signal Declaration warning at eightthirtytwo_fetchloadstore.vhd(98): used implicit default value for signal "fetch2_addr" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/user/Amstrad_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_fetchloadstore.vhd Line: 98
Warning (10036): Verilog HDL or VHDL warning at eightthirtytwo_fetchloadstore.vhd(101): object "fetch2_word" assigned a value but never read File: /home/user/Amstrad_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_fetchloadstore.vhd Line: 101
Warning (10873): Using initial value X (don't care) for net "opcode2" at eightthirtytwo_fetchloadstore.vhd(53) File: /home/user/Amstrad_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_fetchloadstore.vhd Line: 53
Warning (10873): Using initial value X (don't care) for net "opcode2_valid" at eightthirtytwo_fetchloadstore.vhd(54) File: /home/user/Amstrad_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_fetchloadstore.vhd Line: 54
Info (12128): Elaborating entity "eightthirtytwo_aligner_le" for hierarchy "substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|eightthirtytwo_aligner_le:\align_le:aligner" File: /home/user/Amstrad_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_fetchloadstore.vhd Line: 510
Info (12128): Elaborating entity "eightthirtytwo_decode" for hierarchy "substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_decode:decoder" File: /home/user/Amstrad_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd Line: 376
Info (12128): Elaborating entity "eightthirtytwo_alu" for hierarchy "substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu" File: /home/user/Amstrad_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd Line: 401
Info (12128): Elaborating entity "eightthirtytwo_shifter" for hierarchy "substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|eightthirtytwo_shifter:shifter" File: /home/user/Amstrad_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_alu.vhd Line: 229
Info (12128): Elaborating entity "eightthirtytwo_hazard" for hierarchy "substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_hazard:hazard1" File: /home/user/Amstrad_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd Line: 442
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "Amstrad:guest|user_io:user_io|SPI_MISO" feeding internal logic into a wire File: /home/user/Amstrad_MiST/mist-modules/user_io.v Line: 35
Warning (276027): Inferred dual-clock RAM node "Amstrad:guest|mist_video:mist_video|osd:osd|osd_buffer_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (276014): Found 14 instances of uninferred RAM logic
    Info (276004): RAM logic "Amstrad:guest|u765:u765|fdc.image_tracks" is uninferred due to inappropriate RAM size File: /home/user/Amstrad_MiST/u765/u765.sv Line: 269
    Info (276004): RAM logic "Amstrad:guest|u765:u765|fdc.sector_c" is uninferred due to inappropriate RAM size File: /home/user/Amstrad_MiST/u765/u765.sv Line: 296
    Info (276004): RAM logic "Amstrad:guest|u765:u765|fdc.sector_r" is uninferred due to inappropriate RAM size File: /home/user/Amstrad_MiST/u765/u765.sv Line: 298
    Info (276004): RAM logic "Amstrad:guest|u765:u765|fdc.sector_h" is uninferred due to inappropriate RAM size File: /home/user/Amstrad_MiST/u765/u765.sv Line: 297
    Info (276004): RAM logic "Amstrad:guest|u765:u765|fdc.sector_n" is uninferred due to inappropriate RAM size File: /home/user/Amstrad_MiST/u765/u765.sv Line: 299
    Info (276004): RAM logic "Amstrad:guest|u765:u765|fdc.sector_st2" is uninferred due to inappropriate RAM size File: /home/user/Amstrad_MiST/u765/u765.sv Line: 301
    Info (276004): RAM logic "Amstrad:guest|u765:u765|fdc.sector_offset" is uninferred due to inappropriate RAM size File: /home/user/Amstrad_MiST/u765/u765.sv Line: 295
    Info (276004): RAM logic "Amstrad:guest|u765:u765|fdc.sector_st1" is uninferred due to inappropriate RAM size File: /home/user/Amstrad_MiST/u765/u765.sv Line: 300
    Info (276004): RAM logic "Amstrad:guest|u765:u765|fdc.i_steptimer" is uninferred due to inappropriate RAM size File: /home/user/Amstrad_MiST/u765/u765.sv Line: 276
    Info (276004): RAM logic "Amstrad:guest|u765:u765|fdc.i_step_state" is uninferred due to inappropriate RAM size File: /home/user/Amstrad_MiST/u765/u765.sv Line: 277
    Info (276007): RAM logic "Amstrad:guest|u765:u765|u765_dpram:tinfo_ram|ram" is uninferred due to asynchronous read logic File: /home/user/Amstrad_MiST/u765/u765.sv Line: 1367
    Info (276004): RAM logic "Amstrad:guest|playcity:playcity|YM2149:ay_3_8910_2|Ram0" is uninferred due to inappropriate RAM size File: /home/user/Amstrad_MiST/YM2149.vhd Line: 509
    Info (276004): RAM logic "Amstrad:guest|Amstrad_motherboard:motherboard|YM2149:PSG|Ram0" is uninferred due to inappropriate RAM size File: /home/user/Amstrad_MiST/YM2149.vhd Line: 509
    Info (276004): RAM logic "Amstrad:guest|playcity:playcity|YM2149:ay_3_8910_1|Ram0" is uninferred due to inappropriate RAM size File: /home/user/Amstrad_MiST/YM2149.vhd Line: 509
Info (19000): Inferred 8 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Amstrad:guest|mist_video:mist_video|osd:osd|osd_buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Amstrad:guest|u765:u765|u765_dpram:sector_ram|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Amstrad:guest|mf2_ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Amstrad:guest|u765:u765|image_track_offsets_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Amstrad:guest|u765:u765|u765_dpram:tinfo_ram|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Amstrad:guest|mist_video:mist_video|scandoubler:scandoubler|sd_buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 18
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 18
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "substitute_mcu:controller|controller_rom:rom|controller_rom2:rom2|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_BYTEENA_A set to 4
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Amstrad_uareloaded.ram0_controller_rom2_f950eaf0.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "substitute_mcu:controller|controller_rom:rom|controller_rom1:rom1|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_BYTEENA_A set to 4
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Amstrad_uareloaded.ram0_controller_rom1_abf1d3d7.hdl.mif
Info (278001): Inferred 4 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Amstrad:guest|u765:u765|Div0" File: /home/user/Amstrad_MiST/u765/u765.sv Line: 533
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Amstrad:guest|color_mix:color_mix|Mult0" File: /home/user/Amstrad_MiST/color_mix.sv Line: 99
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Amstrad:guest|color_mix:color_mix|Mult1" File: /home/user/Amstrad_MiST/color_mix.sv Line: 99
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|Mult0" File: /home/user/Amstrad_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_alu.vhd Line: 124
Info (12130): Elaborated megafunction instantiation "Amstrad:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0"
Info (12133): Instantiated megafunction "Amstrad:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dle1.tdf
    Info (12023): Found entity 1: altsyncram_dle1 File: /home/user/Amstrad_MiST/uareloaded/db/altsyncram_dle1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "Amstrad:guest|u765:u765|u765_dpram:sector_ram|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "Amstrad:guest|u765:u765|u765_dpram:sector_ram|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "NUMWORDS_B" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k3r1.tdf
    Info (12023): Found entity 1: altsyncram_k3r1 File: /home/user/Amstrad_MiST/uareloaded/db/altsyncram_k3r1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "Amstrad:guest|altsyncram:mf2_ram_rtl_0"
Info (12133): Instantiated megafunction "Amstrad:guest|altsyncram:mf2_ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "8192"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2h41.tdf
    Info (12023): Found entity 1: altsyncram_2h41 File: /home/user/Amstrad_MiST/uareloaded/db/altsyncram_2h41.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "Amstrad:guest|u765:u765|altsyncram:image_track_offsets_rtl_0"
Info (12133): Instantiated megafunction "Amstrad:guest|u765:u765|altsyncram:image_track_offsets_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1i41.tdf
    Info (12023): Found entity 1: altsyncram_1i41 File: /home/user/Amstrad_MiST/uareloaded/db/altsyncram_1i41.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "Amstrad:guest|u765:u765|u765_dpram:tinfo_ram|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "Amstrad:guest|u765:u765|u765_dpram:tinfo_ram|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_03h1.tdf
    Info (12023): Found entity 1: altsyncram_03h1 File: /home/user/Amstrad_MiST/uareloaded/db/altsyncram_03h1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "Amstrad:guest|mist_video:mist_video|scandoubler:scandoubler|altsyncram:sd_buffer_rtl_0"
Info (12133): Instantiated megafunction "Amstrad:guest|mist_video:mist_video|scandoubler:scandoubler|altsyncram:sd_buffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "18"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "WIDTH_B" = "18"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o2e1.tdf
    Info (12023): Found entity 1: altsyncram_o2e1 File: /home/user/Amstrad_MiST/uareloaded/db/altsyncram_o2e1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "substitute_mcu:controller|controller_rom:rom|controller_rom2:rom2|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "substitute_mcu:controller|controller_rom:rom|controller_rom2:rom2|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "WIDTH_BYTEENA_A" = "4"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Amstrad_uareloaded.ram0_controller_rom2_f950eaf0.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0pd1.tdf
    Info (12023): Found entity 1: altsyncram_0pd1 File: /home/user/Amstrad_MiST/uareloaded/db/altsyncram_0pd1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "substitute_mcu:controller|controller_rom:rom|controller_rom1:rom1|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "substitute_mcu:controller|controller_rom:rom|controller_rom1:rom1|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "WIDTH_BYTEENA_A" = "4"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Amstrad_uareloaded.ram0_controller_rom1_abf1d3d7.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bqd1.tdf
    Info (12023): Found entity 1: altsyncram_bqd1 File: /home/user/Amstrad_MiST/uareloaded/db/altsyncram_bqd1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "Amstrad:guest|u765:u765|lpm_divide:Div0" File: /home/user/Amstrad_MiST/u765/u765.sv Line: 533
Info (12133): Instantiated megafunction "Amstrad:guest|u765:u765|lpm_divide:Div0" with the following parameter: File: /home/user/Amstrad_MiST/u765/u765.sv Line: 533
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_1jm.tdf
    Info (12023): Found entity 1: lpm_divide_1jm File: /home/user/Amstrad_MiST/uareloaded/db/lpm_divide_1jm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf
    Info (12023): Found entity 1: sign_div_unsign_plh File: /home/user/Amstrad_MiST/uareloaded/db/sign_div_unsign_plh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_67f.tdf
    Info (12023): Found entity 1: alt_u_div_67f File: /home/user/Amstrad_MiST/uareloaded/db/alt_u_div_67f.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: /home/user/Amstrad_MiST/uareloaded/db/add_sub_7pc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: /home/user/Amstrad_MiST/uareloaded/db/add_sub_8pc.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "Amstrad:guest|color_mix:color_mix|lpm_mult:Mult0" File: /home/user/Amstrad_MiST/color_mix.sv Line: 99
Info (12133): Instantiated megafunction "Amstrad:guest|color_mix:color_mix|lpm_mult:Mult0" with the following parameter: File: /home/user/Amstrad_MiST/color_mix.sv Line: 99
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "6"
    Info (12134): Parameter "LPM_WIDTHP" = "14"
    Info (12134): Parameter "LPM_WIDTHR" = "14"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "Amstrad:guest|color_mix:color_mix|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "Amstrad:guest|color_mix:color_mix|lpm_mult:Mult0" File: /opt/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "Amstrad:guest|color_mix:color_mix|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "Amstrad:guest|color_mix:color_mix|lpm_mult:Mult0" File: /opt/intelFPGA_lite/17.1/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "Amstrad:guest|color_mix:color_mix|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "Amstrad:guest|color_mix:color_mix|lpm_mult:Mult0" File: /opt/intelFPGA_lite/17.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_jgh.tdf
    Info (12023): Found entity 1: add_sub_jgh File: /home/user/Amstrad_MiST/uareloaded/db/add_sub_jgh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "Amstrad:guest|color_mix:color_mix|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "Amstrad:guest|color_mix:color_mix|lpm_mult:Mult0" File: /opt/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12130): Elaborated megafunction instantiation "Amstrad:guest|color_mix:color_mix|lpm_mult:Mult1" File: /home/user/Amstrad_MiST/color_mix.sv Line: 99
Info (12133): Instantiated megafunction "Amstrad:guest|color_mix:color_mix|lpm_mult:Mult1" with the following parameter: File: /home/user/Amstrad_MiST/color_mix.sv Line: 99
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "16"
    Info (12134): Parameter "LPM_WIDTHR" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "Amstrad:guest|color_mix:color_mix|lpm_mult:Mult1|multcore:mult_core", which is child of megafunction instantiation "Amstrad:guest|color_mix:color_mix|lpm_mult:Mult1" File: /opt/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "Amstrad:guest|color_mix:color_mix|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "Amstrad:guest|color_mix:color_mix|lpm_mult:Mult1" File: /opt/intelFPGA_lite/17.1/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "Amstrad:guest|color_mix:color_mix|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "Amstrad:guest|color_mix:color_mix|lpm_mult:Mult1" File: /opt/intelFPGA_lite/17.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lgh.tdf
    Info (12023): Found entity 1: add_sub_lgh File: /home/user/Amstrad_MiST/uareloaded/db/add_sub_lgh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "Amstrad:guest|color_mix:color_mix|lpm_mult:Mult1|altshift:external_latency_ffs", which is child of megafunction instantiation "Amstrad:guest|color_mix:color_mix|lpm_mult:Mult1" File: /opt/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12130): Elaborated megafunction instantiation "substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|lpm_mult:Mult0" File: /home/user/Amstrad_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_alu.vhd Line: 124
Info (12133): Instantiated megafunction "substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|lpm_mult:Mult0" with the following parameter: File: /home/user/Amstrad_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_alu.vhd Line: 124
    Info (12134): Parameter "LPM_WIDTHA" = "33"
    Info (12134): Parameter "LPM_WIDTHB" = "33"
    Info (12134): Parameter "LPM_WIDTHP" = "66"
    Info (12134): Parameter "LPM_WIDTHR" = "66"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_86t.tdf
    Info (12023): Found entity 1: mult_86t File: /home/user/Amstrad_MiST/uareloaded/db/mult_86t.tdf Line: 30
Warning (12241): 12 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 207 buffer(s)
    Info (13019): Ignored 207 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high File: /home/user/Amstrad_MiST/sigma_delta_dac.v Line: 8
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: /home/user/Amstrad_MiST/uareloaded/uareloaded_top.vhd Line: 19
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: /home/user/Amstrad_MiST/uareloaded/uareloaded_top.vhd Line: 25
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: /home/user/Amstrad_MiST/uareloaded/uareloaded_top.vhd Line: 25
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: /home/user/Amstrad_MiST/uareloaded/uareloaded_top.vhd Line: 26
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: /home/user/Amstrad_MiST/uareloaded/uareloaded_top.vhd Line: 26
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: /home/user/Amstrad_MiST/uareloaded/uareloaded_top.vhd Line: 27
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: /home/user/Amstrad_MiST/uareloaded/uareloaded_top.vhd Line: 27
    Warning (13410): Pin "VGA_BLANK" is stuck at VCC File: /home/user/Amstrad_MiST/uareloaded/uareloaded_top.vhd Line: 28
    Warning (13410): Pin "STM_RST" is stuck at GND File: /home/user/Amstrad_MiST/uareloaded/uareloaded_top.vhd Line: 41
    Warning (13410): Pin "JOY_SELECT" is stuck at VCC File: /home/user/Amstrad_MiST/uareloaded/uareloaded_top.vhd Line: 50
Info (286030): Timing-Driven Synthesis is running
Info (17049): 136 registers lost all their fanouts during netlist optimizations.
Info (17017): Removed the following redundant logic cells
    Info (17048): Logic cell "Amstrad:guest|u765:u765|lpm_divide:Div0|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_6_result_int[0]~14"
    Info (17048): Logic cell "Amstrad:guest|u765:u765|lpm_divide:Div0|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_7_result_int[0]~16"
    Info (17048): Logic cell "Amstrad:guest|u765:u765|lpm_divide:Div0|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_9_result_int[0]~18"
    Info (17048): Logic cell "Amstrad:guest|u765:u765|lpm_divide:Div0|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_11_result_int[0]~18"
    Info (17048): Logic cell "Amstrad:guest|mist_video:mist_video|osd:osd|v_osd_start[5]~18"
    Info (17048): Logic cell "Amstrad:guest|mist_video:mist_video|osd:osd|v_osd_start[4]~20"
    Info (17048): Logic cell "Amstrad:guest|mist_video:mist_video|osd:osd|v_osd_start[3]~22"
    Info (17048): Logic cell "Amstrad:guest|mist_video:mist_video|osd:osd|v_osd_start[2]~24"
    Info (17048): Logic cell "Amstrad:guest|mist_video:mist_video|osd:osd|v_osd_start[1]~26"
    Info (17048): Logic cell "Amstrad:guest|mist_video:mist_video|osd:osd|v_osd_start[0]~28"
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "Amstrad:guest|user_io:user_io|serial_out_byte[2]" File: /home/user/Amstrad_MiST/mist-modules/user_io.v Line: 279
    Info (17048): Logic cell "Amstrad:guest|user_io:user_io|serial_out_byte[1]" File: /home/user/Amstrad_MiST/mist-modules/user_io.v Line: 279
    Info (17048): Logic cell "Amstrad:guest|user_io:user_io|serial_out_byte[3]" File: /home/user/Amstrad_MiST/mist-modules/user_io.v Line: 279
    Info (17048): Logic cell "Amstrad:guest|user_io:user_io|serial_out_byte[0]" File: /home/user/Amstrad_MiST/mist-modules/user_io.v Line: 279
    Info (17048): Logic cell "Amstrad:guest|user_io:user_io|serial_out_byte[5]" File: /home/user/Amstrad_MiST/mist-modules/user_io.v Line: 279
    Info (17048): Logic cell "Amstrad:guest|user_io:user_io|serial_out_byte[6]" File: /home/user/Amstrad_MiST/mist-modules/user_io.v Line: 279
    Info (17048): Logic cell "Amstrad:guest|user_io:user_io|serial_out_byte[7]" File: /home/user/Amstrad_MiST/mist-modules/user_io.v Line: 279
    Info (17048): Logic cell "Amstrad:guest|user_io:user_io|serial_out_byte[4]" File: /home/user/Amstrad_MiST/mist-modules/user_io.v Line: 279
Info (144001): Generated suppressed messages file /home/user/Amstrad_MiST/uareloaded/output_files/Amstrad_uareloaded.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 17862 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 63 output pins
    Info (21060): Implemented 20 bidirectional pins
    Info (21061): Implemented 17624 logic cells
    Info (21064): Implemented 130 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21062): Implemented 8 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 54 warnings
    Info: Peak virtual memory: 1161 megabytes
    Info: Processing ended: Tue Sep 14 10:51:06 2021
    Info: Elapsed time: 00:01:21
    Info: Total CPU time (on all processors): 00:01:20
Warning (125092): Tcl Script File top.qip not found
    Info (125063): set_global_assignment -name QIP_FILE top.qip
Warning (125092): Tcl Script File ../#sys/sys.qip not found
    Info (125063): set_global_assignment -name QIP_FILE "../#sys/sys.qip"
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Tue Sep 14 10:51:07 2021
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Amstrad_uareloaded -c Amstrad_uareloaded
Info: qfit2_default_script.tcl version: #3
Info: Project  = Amstrad_uareloaded
Info: Revision = Amstrad_uareloaded
Info (20029): Only one processor detected - disabling parallel compilation
Info (119006): Selected device EP4CE55F23C8 for design "Amstrad_uareloaded"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "Amstrad:guest|pll:pll|altpll:altpll_component|pll_altpll:auto_generated|pll1" as Cyclone IV E PLL type File: /home/user/Amstrad_MiST/uareloaded/db/pll_altpll.v Line: 45
    Info (15099): Implementing clock multiplication of 32, clock division of 25, and phase shift of 0 degrees (0 ps) for Amstrad:guest|pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] port File: /home/user/Amstrad_MiST/uareloaded/db/pll_altpll.v Line: 45
Info (15535): Implemented PLL "pll_vga:pll_vga|altpll:altpll_component|pll_vga_altpll:auto_generated|pll1" as Cyclone IV E PLL type File: /home/user/Amstrad_MiST/uareloaded/db/pll_vga_altpll.v Line: 50
    Info (15099): Implementing clock multiplication of 32, clock division of 25, and phase shift of 0 degrees (0 ps) for pll_vga:pll_vga|altpll:altpll_component|pll_vga_altpll:auto_generated|wire_pll1_clk[0] port File: /home/user/Amstrad_MiST/uareloaded/db/pll_vga_altpll.v Line: 50
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE15F23C8 is compatible
    Info (176445): Device EP4CE40F23C8 is compatible
    Info (176445): Device EP4CE30F23C8 is compatible
    Info (176445): Device EP4CE75F23C8 is compatible
    Info (176445): Device EP4CE115F23C8 is compatible
Info (169124): Fitter converted 1 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location K2
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 2 pins of 98 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Critical Warning (176598): PLL "pll_vga:pll_vga|altpll:altpll_component|pll_vga_altpll:auto_generated|pll1" input clock inclk[0] is not fully compensated because it is fed by a remote clock pin "Pin_T2" File: /home/user/Amstrad_MiST/uareloaded/uareloaded_top.vhd Line: 203
Info (332104): Reading SDC File: '../DeMiSTify/Board/uareloaded/constraints.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {guest|pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 32 -duty_cycle 50.00 -name {guest|pll|altpll_component|auto_generated|pll1|clk[0]} {guest|pll|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll_vga|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 32 -duty_cycle 50.00 -name {pll_vga|altpll_component|auto_generated|pll1|clk[0]} {pll_vga|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Amstrad.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332104): Reading SDC File: '../DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc'
Warning (332060): Node: audio_top:i2s|tcount[4] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register audio_top:i2s|dac_if:dac|sreg[15] is being clocked by audio_top:i2s|tcount[4]
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 4 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000       clk_50
    Info (332111):   15.625 guest|pll|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):   15.625 pll_vga|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):   80.000       spiclk
Info (176353): Automatically promoted node Amstrad:guest|pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1) File: /home/user/Amstrad_MiST/uareloaded/db/pll_altpll.v Line: 80
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node CLOCK_50~input (placed in PIN T2 (CLK2, DIFFCLK_1p)) File: /home/user/Amstrad_MiST/uareloaded/uareloaded_top.vhd Line: 10
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node audio_top:i2s|tcount[4] File: /home/user/Amstrad_MiST/uareloaded/audio/i2s_audio.vhd Line: 127
Info (176353): Automatically promoted node pll_vga:pll_vga|altpll:altpll_component|pll_vga_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_3) File: /home/user/Amstrad_MiST/uareloaded/db/pll_vga_altpll.v Line: 92
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13
Info (176353): Automatically promoted node substitute_mcu:controller|spi_controller:spi|sck  File: /home/user/Amstrad_MiST/DeMiSTify/controller/spi_controller.vhd Line: 60
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node substitute_mcu:controller|spi_controller:spi|sck~0 File: /home/user/Amstrad_MiST/DeMiSTify/controller/spi_controller.vhd Line: 60
        Info (176357): Destination node substitute_mcu:controller|spi_controller:spi|mosi~1 File: /home/user/Amstrad_MiST/DeMiSTify/controller/spi_controller.vhd Line: 38
        Info (176357): Destination node substitute_mcu:controller|spi_controller:spi|sd_shift~0 File: /home/user/Amstrad_MiST/DeMiSTify/controller/spi_controller.vhd Line: 46
        Info (176357): Destination node substitute_mcu:controller|spi_controller:spi|sd_shift[7]~2 File: /home/user/Amstrad_MiST/DeMiSTify/controller/spi_controller.vhd Line: 60
        Info (176357): Destination node substitute_mcu:controller|spi_controller:spi|sd_shift~6 File: /home/user/Amstrad_MiST/DeMiSTify/controller/spi_controller.vhd Line: 46
        Info (176357): Destination node SD_SCK~output File: /home/user/Amstrad_MiST/uareloaded/uareloaded_top.vhd Line: 53
Info (176353): Automatically promoted node audio_top:i2s|tcount[4]  File: /home/user/Amstrad_MiST/uareloaded/audio/i2s_audio.vhd Line: 127
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node audio_top:i2s|tcount[4]~15 File: /home/user/Amstrad_MiST/uareloaded/audio/i2s_audio.vhd Line: 127
        Info (176357): Destination node audio_top:i2s|tim_pr~0
        Info (176357): Destination node SCLK~output File: /home/user/Amstrad_MiST/uareloaded/uareloaded_top.vhd Line: 43
Info (176353): Automatically promoted node Amstrad:guest|reset  File: /home/user/Amstrad_MiST/Amstrad.sv Line: 367
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node Amstrad:guest|Amstrad_motherboard:motherboard|T80pa:CPU|IORQ_n File: /home/user/Amstrad_MiST/T80/T80pa.vhd Line: 76
        Info (176357): Destination node Amstrad:guest|Amstrad_motherboard:motherboard|T80pa:CPU|RD_n File: /home/user/Amstrad_MiST/T80/T80pa.vhd Line: 77
        Info (176357): Destination node Amstrad:guest|Amstrad_motherboard:motherboard|T80pa:CPU|WR_n File: /home/user/Amstrad_MiST/T80/T80pa.vhd Line: 78
        Info (176357): Destination node Amstrad:guest|tape_end File: /home/user/Amstrad_MiST/Amstrad.sv Line: 384
        Info (176357): Destination node Amstrad:guest|Amstrad_motherboard:motherboard|i8255:PPI|opc_r[4] File: /home/user/Amstrad_MiST/i8255.v Line: 77
        Info (176357): Destination node Amstrad:guest|Amstrad_motherboard:motherboard|T80pa:CPU|MREQ_n File: /home/user/Amstrad_MiST/T80/T80pa.vhd Line: 75
        Info (176357): Destination node Amstrad:guest|tape_rd File: /home/user/Amstrad_MiST/Amstrad.sv Line: 381
        Info (176357): Destination node Amstrad:guest|Amstrad_motherboard:motherboard|UM6845R:CRTC|field File: /home/user/Amstrad_MiST/UM6845R.v Line: 144
        Info (176357): Destination node Amstrad:guest|Amstrad_motherboard:motherboard|UM6845R:CRTC|line[0] File: /home/user/Amstrad_MiST/UM6845R.v Line: 145
        Info (176357): Destination node Amstrad:guest|Amstrad_motherboard:motherboard|i8255:PPI|opc_r[5] File: /home/user/Amstrad_MiST/i8255.v Line: 77
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node Amstrad:guest|playcity:playcity|reset_n~1  File: /home/user/Amstrad_MiST/playcity/playcity.vhd Line: 38
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node Amstrad:guest|playcity:playcity|z80ctc_top:z80ctc|ctc_counter:ctc_counter_2|trigger File: /home/user/Amstrad_MiST/playcity/Z80CTC/ctc_counter.vhd Line: 43
        Info (176357): Destination node Amstrad:guest|playcity:playcity|z80ctc_top:z80ctc|ctc_counter:ctc_counter_1|trigger File: /home/user/Amstrad_MiST/playcity/Z80CTC/ctc_counter.vhd Line: 43
        Info (176357): Destination node Amstrad:guest|playcity:playcity|z80ctc_top:z80ctc|ctc_counter:ctc_counter_0|trigger File: /home/user/Amstrad_MiST/playcity/Z80CTC/ctc_counter.vhd Line: 43
        Info (176357): Destination node Amstrad:guest|playcity:playcity|z80ctc_top:z80ctc|ctc_counter:ctc_counter_3|trigger File: /home/user/Amstrad_MiST/playcity/Z80CTC/ctc_counter.vhd Line: 43
Info (176353): Automatically promoted node substitute_mcu:controller|reset_n  File: /home/user/Amstrad_MiST/DeMiSTify/controller/substitute_mcu.vhd Line: 88
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node substitute_mcu:controller|spi_trigger File: /home/user/Amstrad_MiST/DeMiSTify/controller/substitute_mcu.vhd Line: 108
        Info (176357): Destination node substitute_mcu:controller|spi_controller:spi|sd_shift[0] File: /home/user/Amstrad_MiST/DeMiSTify/controller/spi_controller.vhd Line: 60
        Info (176357): Destination node substitute_mcu:controller|interrupt_controller:intcontroller|int File: /home/user/Amstrad_MiST/DeMiSTify/controller/interrupt_controller.vhd Line: 30
        Info (176357): Destination node substitute_mcu:controller|interrupt_controller:intcontroller|pending[0] File: /home/user/Amstrad_MiST/DeMiSTify/controller/interrupt_controller.vhd Line: 42
        Info (176357): Destination node substitute_mcu:controller|interrupt_controller:intcontroller|pending[1] File: /home/user/Amstrad_MiST/DeMiSTify/controller/interrupt_controller.vhd Line: 42
        Info (176357): Destination node substitute_mcu:controller|interrupt_controller:intcontroller|pending[3] File: /home/user/Amstrad_MiST/DeMiSTify/controller/interrupt_controller.vhd Line: 42
        Info (176357): Destination node substitute_mcu:controller|io_ps2_com:mykeyboard|comState.stateWait100 File: /home/user/Amstrad_MiST/DeMiSTify/controller/io_ps2_com.vhd Line: 85
        Info (176357): Destination node substitute_mcu:controller|io_ps2_com:mykeyboard|comState.stateClockAndDataLow File: /home/user/Amstrad_MiST/DeMiSTify/controller/io_ps2_com.vhd Line: 85
        Info (176357): Destination node substitute_mcu:controller|io_ps2_com:mykeyboard|comState.stateWaitClockLow File: /home/user/Amstrad_MiST/DeMiSTify/controller/io_ps2_com.vhd Line: 85
        Info (176357): Destination node substitute_mcu:controller|io_ps2_com:mykeyboard|comState.stateWaitClockHigh File: /home/user/Amstrad_MiST/DeMiSTify/controller/io_ps2_com.vhd Line: 85
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 36 registers into blocks of type Embedded multiplier block
    Extra Info (176220): Created 36 register duplicates
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 2 (unused VREF, 3.3V VCCIO, 0 input, 2 output, 0 bidirectional)
        Info (176212): I/O standards used: 3.3-V LVTTL.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 13 total pin(s) used --  20 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 19 total pin(s) used --  22 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 28 total pin(s) used --  14 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  31 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  29 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  36 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  33 pins available
Warning (15064): PLL "Amstrad:guest|pll:pll|altpll:altpll_component|pll_altpll:auto_generated|pll1" output port clk[0] feeds output pin "DRAM_CLK~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: /home/user/Amstrad_MiST/uareloaded/db/pll_altpll.v Line: 45
Warning (15058): PLL "pll_vga:pll_vga|altpll:altpll_component|pll_vga_altpll:auto_generated|pll1" is in normal or source synchronous mode with output clock "compensate_clock" set to clk[0] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins File: /home/user/Amstrad_MiST/uareloaded/db/pll_vga_altpll.v Line: 50
Warning (15064): PLL "pll_vga:pll_vga|altpll:altpll_component|pll_vga_altpll:auto_generated|pll1" output port clk[0] feeds output pin "VGA_CLOCK~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: /home/user/Amstrad_MiST/uareloaded/db/pll_vga_altpll.v Line: 50
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "I2C_SCL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SDA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_Q[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_Q[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_Q[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_Q[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_Q[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_Q[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_Q[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_Q[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_WE" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:13
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:10
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:01:45
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 7% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X44_Y10 to location X54_Y20
Info (170194): Fitter routing operations ending: elapsed time is 00:00:55
Info (11888): Total time spent on timing analysis during the Fitter is 19.13 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:08
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 35 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin DRAM_DQ[0] uses I/O standard 3.3-V LVTTL at AA10 File: /home/user/Amstrad_MiST/uareloaded/uareloaded_top.vhd Line: 16
    Info (169178): Pin DRAM_DQ[1] uses I/O standard 3.3-V LVTTL at AB9 File: /home/user/Amstrad_MiST/uareloaded/uareloaded_top.vhd Line: 16
    Info (169178): Pin DRAM_DQ[2] uses I/O standard 3.3-V LVTTL at AA9 File: /home/user/Amstrad_MiST/uareloaded/uareloaded_top.vhd Line: 16
    Info (169178): Pin DRAM_DQ[3] uses I/O standard 3.3-V LVTTL at AB8 File: /home/user/Amstrad_MiST/uareloaded/uareloaded_top.vhd Line: 16
    Info (169178): Pin DRAM_DQ[4] uses I/O standard 3.3-V LVTTL at AA8 File: /home/user/Amstrad_MiST/uareloaded/uareloaded_top.vhd Line: 16
    Info (169178): Pin DRAM_DQ[5] uses I/O standard 3.3-V LVTTL at AB7 File: /home/user/Amstrad_MiST/uareloaded/uareloaded_top.vhd Line: 16
    Info (169178): Pin DRAM_DQ[6] uses I/O standard 3.3-V LVTTL at AA7 File: /home/user/Amstrad_MiST/uareloaded/uareloaded_top.vhd Line: 16
    Info (169178): Pin DRAM_DQ[7] uses I/O standard 3.3-V LVTTL at AB5 File: /home/user/Amstrad_MiST/uareloaded/uareloaded_top.vhd Line: 16
    Info (169178): Pin DRAM_DQ[8] uses I/O standard 3.3-V LVTTL at Y7 File: /home/user/Amstrad_MiST/uareloaded/uareloaded_top.vhd Line: 16
    Info (169178): Pin DRAM_DQ[9] uses I/O standard 3.3-V LVTTL at W8 File: /home/user/Amstrad_MiST/uareloaded/uareloaded_top.vhd Line: 16
    Info (169178): Pin DRAM_DQ[10] uses I/O standard 3.3-V LVTTL at Y8 File: /home/user/Amstrad_MiST/uareloaded/uareloaded_top.vhd Line: 16
    Info (169178): Pin DRAM_DQ[11] uses I/O standard 3.3-V LVTTL at V9 File: /home/user/Amstrad_MiST/uareloaded/uareloaded_top.vhd Line: 16
    Info (169178): Pin DRAM_DQ[12] uses I/O standard 3.3-V LVTTL at V10 File: /home/user/Amstrad_MiST/uareloaded/uareloaded_top.vhd Line: 16
    Info (169178): Pin DRAM_DQ[13] uses I/O standard 3.3-V LVTTL at Y10 File: /home/user/Amstrad_MiST/uareloaded/uareloaded_top.vhd Line: 16
    Info (169178): Pin DRAM_DQ[14] uses I/O standard 3.3-V LVTTL at W10 File: /home/user/Amstrad_MiST/uareloaded/uareloaded_top.vhd Line: 16
    Info (169178): Pin DRAM_DQ[15] uses I/O standard 3.3-V LVTTL at V11 File: /home/user/Amstrad_MiST/uareloaded/uareloaded_top.vhd Line: 16
    Info (169178): Pin PS2_KEYBOARD_CLK uses I/O standard 3.3-V LVTTL at M19 File: /home/user/Amstrad_MiST/uareloaded/uareloaded_top.vhd Line: 34
    Info (169178): Pin PS2_KEYBOARD_DAT uses I/O standard 3.3-V LVTTL at M20 File: /home/user/Amstrad_MiST/uareloaded/uareloaded_top.vhd Line: 35
    Info (169178): Pin PS2_MOUSE_CLK uses I/O standard 3.3-V LVTTL at N19 File: /home/user/Amstrad_MiST/uareloaded/uareloaded_top.vhd Line: 36
    Info (169178): Pin PS2_MOUSE_DAT uses I/O standard 3.3-V LVTTL at N20 File: /home/user/Amstrad_MiST/uareloaded/uareloaded_top.vhd Line: 37
    Info (169178): Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at T2 File: /home/user/Amstrad_MiST/uareloaded/uareloaded_top.vhd Line: 10
    Info (169178): Pin JOYSTICK2[1] uses I/O standard 3.3-V LVTTL at B8 File: /home/user/Amstrad_MiST/uareloaded/uareloaded_top.vhd Line: 49
    Info (169178): Pin JOYSTICK1[1] uses I/O standard 3.3-V LVTTL at B17 File: /home/user/Amstrad_MiST/uareloaded/uareloaded_top.vhd Line: 48
    Info (169178): Pin JOYSTICK2[0] uses I/O standard 3.3-V LVTTL at B7 File: /home/user/Amstrad_MiST/uareloaded/uareloaded_top.vhd Line: 49
    Info (169178): Pin JOYSTICK1[0] uses I/O standard 3.3-V LVTTL at B16 File: /home/user/Amstrad_MiST/uareloaded/uareloaded_top.vhd Line: 48
    Info (169178): Pin SD_MISO uses I/O standard 3.3-V LVTTL at C21 File: /home/user/Amstrad_MiST/uareloaded/uareloaded_top.vhd Line: 55
    Info (169178): Pin JOYSTICK2[2] uses I/O standard 3.3-V LVTTL at B9 File: /home/user/Amstrad_MiST/uareloaded/uareloaded_top.vhd Line: 49
    Info (169178): Pin JOYSTICK1[2] uses I/O standard 3.3-V LVTTL at B18 File: /home/user/Amstrad_MiST/uareloaded/uareloaded_top.vhd Line: 48
    Info (169178): Pin JOYSTICK2[5] uses I/O standard 3.3-V LVTTL at B4 File: /home/user/Amstrad_MiST/uareloaded/uareloaded_top.vhd Line: 49
    Info (169178): Pin JOYSTICK1[5] uses I/O standard 3.3-V LVTTL at B13 File: /home/user/Amstrad_MiST/uareloaded/uareloaded_top.vhd Line: 48
    Info (169178): Pin AUDIO_IN uses I/O standard 3.3-V LVTTL at A8 File: /home/user/Amstrad_MiST/uareloaded/uareloaded_top.vhd Line: 39
    Info (169178): Pin JOYSTICK2[3] uses I/O standard 3.3-V LVTTL at B10 File: /home/user/Amstrad_MiST/uareloaded/uareloaded_top.vhd Line: 49
    Info (169178): Pin JOYSTICK1[3] uses I/O standard 3.3-V LVTTL at B19 File: /home/user/Amstrad_MiST/uareloaded/uareloaded_top.vhd Line: 48
    Info (169178): Pin JOYSTICK2[4] uses I/O standard 3.3-V LVTTL at B5 File: /home/user/Amstrad_MiST/uareloaded/uareloaded_top.vhd Line: 49
    Info (169178): Pin JOYSTICK1[4] uses I/O standard 3.3-V LVTTL at B14 File: /home/user/Amstrad_MiST/uareloaded/uareloaded_top.vhd Line: 48
Info (144001): Generated suppressed messages file /home/user/Amstrad_MiST/uareloaded/output_files/Amstrad_uareloaded.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 46 warnings
    Info: Peak virtual memory: 1404 megabytes
    Info: Processing ended: Tue Sep 14 10:54:33 2021
    Info: Elapsed time: 00:03:26
    Info: Total CPU time (on all processors): 00:03:25
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Tue Sep 14 10:54:34 2021
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Amstrad_uareloaded -c Amstrad_uareloaded
Warning (125092): Tcl Script File top.qip not found
    Info (125063): set_global_assignment -name QIP_FILE top.qip
Warning (125092): Tcl Script File ../#sys/sys.qip not found
    Info (125063): set_global_assignment -name QIP_FILE "../#sys/sys.qip"
Info (115031): Writing out detailed assembly data for power analysis
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 865 megabytes
    Info: Processing ended: Tue Sep 14 10:54:37 2021
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03
Info (293026): Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER
Warning (125092): Tcl Script File top.qip not found
    Info (125063): set_global_assignment -name QIP_FILE top.qip
Warning (125092): Tcl Script File ../#sys/sys.qip not found
    Info (125063): set_global_assignment -name QIP_FILE "../#sys/sys.qip"
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Tue Sep 14 10:54:38 2021
Info: Command: quartus_sta Amstrad_uareloaded -c Amstrad_uareloaded
Info: qsta_default_script.tcl version: #3
Info (20029): Only one processor detected - disabling parallel compilation
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: '../DeMiSTify/Board/uareloaded/constraints.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {guest|pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 32 -duty_cycle 50.00 -name {guest|pll|altpll_component|auto_generated|pll1|clk[0]} {guest|pll|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll_vga|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 32 -duty_cycle 50.00 -name {pll_vga|altpll_component|auto_generated|pll1|clk[0]} {pll_vga|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Amstrad.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332104): Reading SDC File: '../DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc'
Warning (332060): Node: audio_top:i2s|tcount[4] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register audio_top:i2s|dac_if:dac|sreg[15] is being clocked by audio_top:i2s|tcount[4]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -43.360
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -43.360           -9796.633 guest|pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -6.233            -185.738 spiclk 
    Info (332119):     9.388               0.000 clk_50 
Info (332146): Worst-case hold slack is 0.419
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.419               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.428               0.000 spiclk 
    Info (332119):     0.429               0.000 clk_50 
Info (332146): Worst-case recovery slack is -6.062
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.062             -36.372 spiclk 
    Info (332119):     2.575               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    15.807               0.000 clk_50 
Info (332146): Worst-case removal slack is 1.618
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.618               0.000 spiclk 
    Info (332119):     2.631               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.471               0.000 clk_50 
Info (332146): Worst-case minimum pulse width slack is 7.468
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.468               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.438               0.000 clk_50 
    Info (332119):    39.600               0.000 spiclk 
Info (332114): Report Metastability: Found 11 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: audio_top:i2s|tcount[4] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register audio_top:i2s|dac_if:dac|sreg[15] is being clocked by audio_top:i2s|tcount[4]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -38.184
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -38.184           -8377.763 guest|pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -6.192            -191.513 spiclk 
    Info (332119):    10.071               0.000 clk_50 
Info (332146): Worst-case hold slack is 0.377
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.377               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.378               0.000 clk_50 
    Info (332119):     0.396               0.000 spiclk 
Info (332146): Worst-case recovery slack is -6.238
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.238             -37.428 spiclk 
    Info (332119):     3.420               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    16.156               0.000 clk_50 
Info (332146): Worst-case removal slack is 1.313
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.313               0.000 spiclk 
    Info (332119):     2.428               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.107               0.000 clk_50 
Info (332146): Worst-case minimum pulse width slack is 7.452
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.452               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.455               0.000 clk_50 
    Info (332119):    39.485               0.000 spiclk 
Info (332114): Report Metastability: Found 11 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: audio_top:i2s|tcount[4] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register audio_top:i2s|dac_if:dac|sreg[15] is being clocked by audio_top:i2s|tcount[4]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -9.162
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -9.162           -2883.440 guest|pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.695             -72.476 spiclk 
    Info (332119):    14.918               0.000 clk_50 
Info (332146): Worst-case hold slack is 0.143
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.143               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.149               0.000 spiclk 
    Info (332119):     0.164               0.000 clk_50 
Info (332146): Worst-case recovery slack is -2.606
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.606             -15.636 spiclk 
    Info (332119):     9.531               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    18.026               0.000 clk_50 
Info (332146): Worst-case removal slack is 0.702
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.702               0.000 spiclk 
    Info (332119):     1.121               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.597               0.000 clk_50 
Info (332146): Worst-case minimum pulse width slack is 7.562
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.562               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.203               0.000 clk_50 
    Info (332119):    39.648               0.000 spiclk 
Info (332114): Report Metastability: Found 11 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 979 megabytes
    Info: Processing ended: Tue Sep 14 10:54:48 2021
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:10
Info (293000): Quartus Prime Full Compilation was successful. 0 errors, 111 warnings
Info (23030): Evaluation of Tcl script ..//DeMiSTify/Scripts/compile.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 113 warnings
    Info: Peak virtual memory: 803 megabytes
    Info: Processing ended: Tue Sep 14 10:54:49 2021
    Info: Elapsed time: 00:05:06
    Info: Total CPU time (on all processors): 00:05:01
