{
    "DESIGN_NAME": "toplevel",
    "VERILOG_FILES": [
        "/home/asic/workspace/lab3-stofuri/macros/hdl/rtl/toplevel.sv", 
        "/home/asic/workspace/lab3-stofuri/macros/hdl/rtl/flip_flop.sv",
        "/home/asic/workspace/lab3-stofuri/macros/hdl/rtl/hazard_driver.sv",
        "/home/asic/workspace/lab3-stofuri/macros/hdl/rtl/reg_file.sv",
        "/home/asic/workspace/lab3-stofuri/macros/hdl/rtl/DFFRAM256x32.v"
    ],
    "CLOCK_PERIOD": 25,
    "CLOCK_PORT": "clk",
    "RUN_POST_GRT_RESIZER_TIMING": true,
    "RUN_POST_GRT_DESIGN_REPAIR": true,
    "FP_SIZING": "absolute",
    "DIE_AREA": [0, 0, 1400, 1400],
    "VDD_NETS": ["VPWR"],
    "GND_NETS": ["VGND"],
    "MACROS": {
    "DFFRAM256x32": {
        "instances": {
            "RAM_A": {
                "location": [100, 100],
                "orientation": "N"
            },
            "RAM_B": {
                "location": [100, 800],
                "orientation": "N"
            }
        },
        "gds": [
            "dir::macros/layout/gds/DFFRAM256x32.gds.gz"
        ],
        "lef": [
            "dir::macros/layout/lef/DFFRAM256x32.lef"
        ],
        "spef": {
            "max*": [
            "dir::macros/timing/spef/DFFRAM256x32.max.spef"
            ],
            "min*": [
            "dir::macros/timing/spef/DFFRAM256x32.min.spef"
            ],
            "nom*": [
            "dir::macros/timing/spef/DFFRAM256x32.nom.spef"
            ]
        },
        "lib": {
            "*": "dir::macros/timing/lib/nom/DFFRAM256x32.Typical.lib"
        },
        "nl": [
        "dir::macros/hdl/gl/DFFRAM256x32.v"
        ],
        "pnl": [
        "dir::macros/hdl/gl/DFFRAM256x32.v"
        ]
        }
    },
    "PDN_MACRO_CONNECTIONS": [
        "RAM_A VPWR VGND VPWR VGND",
        "RAM_B VPWR VGND VPWR VGND"
    ],
    "FP_PDN_VOFFSET": 5,
    "FP_PDN_HOFFSET": 5,
    "FP_PDN_VWIDTH": 3.1,
    "FP_PDN_HWIDTH": 3.1,
    "FP_PDN_VSPACING": 15.5,
    "FP_PDN_HSPACING": 15.5,
    "FP_PDN_VPITCH": 100,
    "FP_PDN_HPITCH": 100,

    "FP_PDN_CORE_RING": true,
    "FP_PDN_CORE_RING_VWIDTH": 3.1,
    "FP_PDN_CORE_RING_HWIDTH": 3.1,
    "FP_PDN_CORE_RING_VOFFSET": 12.45,
    "FP_PDN_CORE_RING_HOFFSET": 12.45,
    "FP_PDN_CORE_RING_VSPACING": 1.7,
    "FP_PDN_CORE_RING_HSPACING": 1.7,

    "PL_RESIZER_ALLOW_SETUP_VIOS": true,
    "GRT_RESIZER_ALLOW_SETUP_VIOS": true,
    "GRT_ANTENNA_ITERS": 15,
    "GRT_ANTENNA_MARGIN": 15,
    "RUN_HEURISTIC_DIODE_INSERTION": true,
    "DESIGN_REPAIR_MAX_WIRE_LENGTH": 800,
    "PL_WIRE_LENGTH_COEF": 0.05,
    "RUN_POST_GRT_DESIGN_REPAIR": true,
    "DESIGN_REPAIR_MAX_SLEW_PCT": 30,
    "DESIGN_REPAIR_MAX_CAP_PCT": 30,
    "MAX_TRANSITION_CONSTRAINT": 1.5,
    "PNR_SDC_FILE": "dir::constraints/my_constraints.sdc",
    "SIGNOFF_SDC_FILE": "dir::constraints/my_constraints.sdc"
}
