<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="cpu_testbench_behav.wdb" id="1">
         <top_modules>
            <top_module name="cpu_testbench" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="549.264 ns"></ZoomStartTime>
      <ZoomEndTime time="1,549.265 ns"></ZoomEndTime>
      <Cursor1Time time="1,250.000 ns"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="138"></NameColumnWidth>
      <ValueColumnWidth column_width="72"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="40" />
   <wvobject fp_name="/cpu_testbench/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_testbench/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_testbench/N" type="other">
      <obj_property name="ElementShortName">N</obj_property>
      <obj_property name="ObjectShortName">N</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_testbench/clk_period" type="other">
      <obj_property name="ElementShortName">clk_period</obj_property>
      <obj_property name="ObjectShortName">clk_period</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_testbench/DUT/ROM_addr" type="array">
      <obj_property name="ElementShortName">ROM_addr[15:0]</obj_property>
      <obj_property name="ObjectShortName">ROM_addr[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_testbench/DUT/ROM_dout" type="array">
      <obj_property name="ElementShortName">ROM_dout[15:0]</obj_property>
      <obj_property name="ObjectShortName">ROM_dout[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_testbench/DUT/ROM_en" type="logic">
      <obj_property name="ElementShortName">ROM_en</obj_property>
      <obj_property name="ObjectShortName">ROM_en</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_testbench/DUT/RAM_din" type="array">
      <obj_property name="ElementShortName">RAM_din[15:0]</obj_property>
      <obj_property name="ObjectShortName">RAM_din[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_testbench/DUT/RAM_dout" type="array">
      <obj_property name="ElementShortName">RAM_dout[15:0]</obj_property>
      <obj_property name="ObjectShortName">RAM_dout[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_testbench/DUT/RAM_addr" type="array">
      <obj_property name="ElementShortName">RAM_addr[15:0]</obj_property>
      <obj_property name="ObjectShortName">RAM_addr[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_testbench/DUT/RAM_we" type="logic">
      <obj_property name="ElementShortName">RAM_we</obj_property>
      <obj_property name="ObjectShortName">RAM_we</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_testbench/DUT/Immed" type="array">
      <obj_property name="ElementShortName">Immed[15:0]</obj_property>
      <obj_property name="ObjectShortName">Immed[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_testbench/DUT/RAM_sel" type="logic">
      <obj_property name="ElementShortName">RAM_sel</obj_property>
      <obj_property name="ObjectShortName">RAM_sel</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_testbench/DUT/RF_sel" type="array">
      <obj_property name="ElementShortName">RF_sel[1:0]</obj_property>
      <obj_property name="ObjectShortName">RF_sel[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_testbench/DUT/Rd_sel" type="array">
      <obj_property name="ElementShortName">Rd_sel[2:0]</obj_property>
      <obj_property name="ObjectShortName">Rd_sel[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_testbench/DUT/Rd_wr" type="logic">
      <obj_property name="ElementShortName">Rd_wr</obj_property>
      <obj_property name="ObjectShortName">Rd_wr</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_testbench/DUT/Rm_sel" type="array">
      <obj_property name="ElementShortName">Rm_sel[2:0]</obj_property>
      <obj_property name="ObjectShortName">Rm_sel[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_testbench/DUT/Rn_sel" type="array">
      <obj_property name="ElementShortName">Rn_sel[2:0]</obj_property>
      <obj_property name="ObjectShortName">Rn_sel[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_testbench/DUT/ula_op" type="array">
      <obj_property name="ElementShortName">ula_op[3:0]</obj_property>
      <obj_property name="ObjectShortName">ula_op[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_testbench/DUT/Z" type="logic">
      <obj_property name="ElementShortName">Z</obj_property>
      <obj_property name="ObjectShortName">Z</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_testbench/DUT/C" type="logic">
      <obj_property name="ElementShortName">C</obj_property>
      <obj_property name="ObjectShortName">C</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_testbench/DUT/stack_en" type="logic">
      <obj_property name="ElementShortName">stack_en</obj_property>
      <obj_property name="ObjectShortName">stack_en</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_testbench/DUT/stack_op" type="array">
      <obj_property name="ElementShortName">stack_op[1:0]</obj_property>
      <obj_property name="ObjectShortName">stack_op[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_testbench/DUT/immed_en" type="logic">
      <obj_property name="ElementShortName">immed_en</obj_property>
      <obj_property name="ObjectShortName">immed_en</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_testbench/DUT/IO_en" type="logic">
      <obj_property name="ElementShortName">IO_en</obj_property>
      <obj_property name="ObjectShortName">IO_en</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_testbench/DUT/IO_sel" type="logic">
      <obj_property name="ElementShortName">IO_sel</obj_property>
      <obj_property name="ObjectShortName">IO_sel</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_testbench/DUT/IO_dout" type="array">
      <obj_property name="ElementShortName">IO_dout[15:0]</obj_property>
      <obj_property name="ObjectShortName">IO_dout[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_testbench/DUT/datapath/Register_file/Rd" type="array">
      <obj_property name="ElementShortName">Rd[15:0]</obj_property>
      <obj_property name="ObjectShortName">Rd[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_testbench/DUT/datapath/Register_file/Rm" type="array">
      <obj_property name="ElementShortName">Rm[15:0]</obj_property>
      <obj_property name="ObjectShortName">Rm[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_testbench/DUT/datapath/Register_file/Rn" type="array">
      <obj_property name="ElementShortName">Rn[15:0]</obj_property>
      <obj_property name="ObjectShortName">Rn[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_testbench/DUT/datapath/Register_file/Rd_sel" type="array">
      <obj_property name="ElementShortName">Rd_sel[2:0]</obj_property>
      <obj_property name="ObjectShortName">Rd_sel[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_testbench/DUT/datapath/Register_file/Rm_sel" type="array">
      <obj_property name="ElementShortName">Rm_sel[2:0]</obj_property>
      <obj_property name="ObjectShortName">Rm_sel[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_testbench/DUT/datapath/Register_file/Rn_sel" type="array">
      <obj_property name="ElementShortName">Rn_sel[2:0]</obj_property>
      <obj_property name="ObjectShortName">Rn_sel[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_testbench/DUT/datapath/Register_file/Rd_wr" type="logic">
      <obj_property name="ElementShortName">Rd_wr</obj_property>
      <obj_property name="ObjectShortName">Rd_wr</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_testbench/DUT/datapath/Register_file/register_result" type="array">
      <obj_property name="ElementShortName">register_result[0:7][15:0]</obj_property>
      <obj_property name="ObjectShortName">register_result[0:7][15:0]</obj_property>
      <obj_property name="isExpanded"></obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_testbench/DUT/datapath/Register_file/register_active" type="array">
      <obj_property name="ElementShortName">register_active[7:0]</obj_property>
      <obj_property name="ObjectShortName">register_active[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_testbench/DUT/ram/din" type="array">
      <obj_property name="ElementShortName">din[15:0]</obj_property>
      <obj_property name="ObjectShortName">din[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_testbench/DUT/ram/addr" type="array">
      <obj_property name="ElementShortName">addr[15:0]</obj_property>
      <obj_property name="ObjectShortName">addr[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_testbench/DUT/ram/dout" type="array">
      <obj_property name="ElementShortName">dout[15:0]</obj_property>
      <obj_property name="ObjectShortName">dout[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_testbench/DUT/ram/we" type="logic">
      <obj_property name="ElementShortName">we</obj_property>
      <obj_property name="ObjectShortName">we</obj_property>
   </wvobject>
</wave_config>
