module adder_tb()

	reg [4:0] A_STIM, B_STIM; // 1 bit wider than the actual signals to allow for exhaustive loop testing
	reg [1:0] cin_STIM 
	adder iDUT(



endmodule
