# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab_intro.srcs/sources_1/imports/lab_intro/lab_intro.vhd" \
"../../../../lab_intro.srcs/sim_1/imports/lab_intro/lab_intro_tb.vhd" \

# Do not sort compile order
nosort
