#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* ADC_Bypass */
ADC_Bypass__0__DM__MASK EQU 0xE00000
ADC_Bypass__0__DM__SHIFT EQU 21
ADC_Bypass__0__DR EQU CYREG_PRT1_DR
ADC_Bypass__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
ADC_Bypass__0__HSIOM_MASK EQU 0xF0000000
ADC_Bypass__0__HSIOM_SHIFT EQU 28
ADC_Bypass__0__INTCFG EQU CYREG_PRT1_INTCFG
ADC_Bypass__0__INTSTAT EQU CYREG_PRT1_INTSTAT
ADC_Bypass__0__MASK EQU 0x80
ADC_Bypass__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
ADC_Bypass__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
ADC_Bypass__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
ADC_Bypass__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
ADC_Bypass__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
ADC_Bypass__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
ADC_Bypass__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
ADC_Bypass__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
ADC_Bypass__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
ADC_Bypass__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
ADC_Bypass__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
ADC_Bypass__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
ADC_Bypass__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
ADC_Bypass__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
ADC_Bypass__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
ADC_Bypass__0__PC EQU CYREG_PRT1_PC
ADC_Bypass__0__PC2 EQU CYREG_PRT1_PC2
ADC_Bypass__0__PORT EQU 1
ADC_Bypass__0__PS EQU CYREG_PRT1_PS
ADC_Bypass__0__SHIFT EQU 7
ADC_Bypass__DR EQU CYREG_PRT1_DR
ADC_Bypass__INTCFG EQU CYREG_PRT1_INTCFG
ADC_Bypass__INTSTAT EQU CYREG_PRT1_INTSTAT
ADC_Bypass__MASK EQU 0x80
ADC_Bypass__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
ADC_Bypass__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
ADC_Bypass__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
ADC_Bypass__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
ADC_Bypass__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
ADC_Bypass__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
ADC_Bypass__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
ADC_Bypass__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
ADC_Bypass__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
ADC_Bypass__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
ADC_Bypass__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
ADC_Bypass__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
ADC_Bypass__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
ADC_Bypass__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
ADC_Bypass__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
ADC_Bypass__PC EQU CYREG_PRT1_PC
ADC_Bypass__PC2 EQU CYREG_PRT1_PC2
ADC_Bypass__PORT EQU 1
ADC_Bypass__PS EQU CYREG_PRT1_PS
ADC_Bypass__SHIFT EQU 7

/* ADC_cy_psoc4_sar */
ADC_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
ADC_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS

/* ADC_cy_psoc4_sarmux_8 */
ADC_cy_psoc4_sarmux_8__CH_0_PIN EQU 0
ADC_cy_psoc4_sarmux_8__CH_0_PORT EQU 0
ADC_cy_psoc4_sarmux_8__CH_1_PIN EQU 1
ADC_cy_psoc4_sarmux_8__CH_1_PORT EQU 0
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG00
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG01
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG02
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG03
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG04
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG05
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG06
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG07
ADC_cy_psoc4_sarmux_8__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT00
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT01
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT02
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT03
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT04
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT05
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT06
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT07
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK00
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK01
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK02
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK03
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK04
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK05
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK06
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK07
ADC_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG EQU CYREG_SAR_INJ_CHAN_CONFIG
ADC_cy_psoc4_sarmux_8__SAR_INJ_RESULT EQU CYREG_SAR_INJ_RESULT
ADC_cy_psoc4_sarmux_8__SAR_START_CTRL EQU CYREG_SAR_START_CTRL

/* ADC_intClock */
ADC_intClock__DIVIDER_MASK EQU 0x0000FFFF
ADC_intClock__ENABLE EQU CYREG_CLK_DIVIDER_A00
ADC_intClock__ENABLE_MASK EQU 0x80000000
ADC_intClock__MASK EQU 0x80000000
ADC_intClock__REGISTER EQU CYREG_CLK_DIVIDER_A00

/* ADC_IRQ */
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_IRQ__INTC_MASK EQU 0x4000
ADC_IRQ__INTC_NUMBER EQU 14
ADC_IRQ__INTC_PRIOR_MASK EQU 0xC00000
ADC_IRQ__INTC_PRIOR_NUM EQU 3
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* LED */
LED__0__DM__MASK EQU 0x1C0000
LED__0__DM__SHIFT EQU 18
LED__0__DR EQU CYREG_PRT1_DR
LED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LED__0__HSIOM_MASK EQU 0x0F000000
LED__0__HSIOM_SHIFT EQU 24
LED__0__INTCFG EQU CYREG_PRT1_INTCFG
LED__0__INTSTAT EQU CYREG_PRT1_INTSTAT
LED__0__MASK EQU 0x40
LED__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LED__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LED__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LED__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LED__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LED__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LED__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LED__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LED__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LED__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LED__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LED__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LED__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LED__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LED__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LED__0__PC EQU CYREG_PRT1_PC
LED__0__PC2 EQU CYREG_PRT1_PC2
LED__0__PORT EQU 1
LED__0__PS EQU CYREG_PRT1_PS
LED__0__SHIFT EQU 6
LED__DR EQU CYREG_PRT1_DR
LED__INTCFG EQU CYREG_PRT1_INTCFG
LED__INTSTAT EQU CYREG_PRT1_INTSTAT
LED__MASK EQU 0x40
LED__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LED__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LED__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LED__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LED__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LED__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LED__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LED__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LED__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LED__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LED__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LED__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LED__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LED__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LED__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LED__PC EQU CYREG_PRT1_PC
LED__PC2 EQU CYREG_PRT1_PC2
LED__PORT EQU 1
LED__PS EQU CYREG_PRT1_PS
LED__SHIFT EQU 6

/* UART_rx */
UART_rx__0__DM__MASK EQU 0x7000
UART_rx__0__DM__SHIFT EQU 12
UART_rx__0__DR EQU CYREG_PRT0_DR
UART_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
UART_rx__0__HSIOM_MASK EQU 0x000F0000
UART_rx__0__HSIOM_SHIFT EQU 16
UART_rx__0__INTCFG EQU CYREG_PRT0_INTCFG
UART_rx__0__INTSTAT EQU CYREG_PRT0_INTSTAT
UART_rx__0__MASK EQU 0x10
UART_rx__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
UART_rx__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
UART_rx__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
UART_rx__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
UART_rx__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
UART_rx__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
UART_rx__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
UART_rx__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
UART_rx__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
UART_rx__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
UART_rx__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
UART_rx__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
UART_rx__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
UART_rx__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
UART_rx__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
UART_rx__0__PC EQU CYREG_PRT0_PC
UART_rx__0__PC2 EQU CYREG_PRT0_PC2
UART_rx__0__PORT EQU 0
UART_rx__0__PS EQU CYREG_PRT0_PS
UART_rx__0__SHIFT EQU 4
UART_rx__DR EQU CYREG_PRT0_DR
UART_rx__INTCFG EQU CYREG_PRT0_INTCFG
UART_rx__INTSTAT EQU CYREG_PRT0_INTSTAT
UART_rx__MASK EQU 0x10
UART_rx__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
UART_rx__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
UART_rx__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
UART_rx__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
UART_rx__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
UART_rx__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
UART_rx__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
UART_rx__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
UART_rx__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
UART_rx__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
UART_rx__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
UART_rx__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
UART_rx__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
UART_rx__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
UART_rx__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
UART_rx__PC EQU CYREG_PRT0_PC
UART_rx__PC2 EQU CYREG_PRT0_PC2
UART_rx__PORT EQU 0
UART_rx__PS EQU CYREG_PRT0_PS
UART_rx__SHIFT EQU 4

/* UART_SCB */
UART_SCB__BIST_CONTROL EQU CYREG_SCB1_BIST_CONTROL
UART_SCB__BIST_DATA EQU CYREG_SCB1_BIST_DATA
UART_SCB__CTRL EQU CYREG_SCB1_CTRL
UART_SCB__EZ_DATA00 EQU CYREG_SCB1_EZ_DATA00
UART_SCB__EZ_DATA01 EQU CYREG_SCB1_EZ_DATA01
UART_SCB__EZ_DATA02 EQU CYREG_SCB1_EZ_DATA02
UART_SCB__EZ_DATA03 EQU CYREG_SCB1_EZ_DATA03
UART_SCB__EZ_DATA04 EQU CYREG_SCB1_EZ_DATA04
UART_SCB__EZ_DATA05 EQU CYREG_SCB1_EZ_DATA05
UART_SCB__EZ_DATA06 EQU CYREG_SCB1_EZ_DATA06
UART_SCB__EZ_DATA07 EQU CYREG_SCB1_EZ_DATA07
UART_SCB__EZ_DATA08 EQU CYREG_SCB1_EZ_DATA08
UART_SCB__EZ_DATA09 EQU CYREG_SCB1_EZ_DATA09
UART_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
UART_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
UART_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
UART_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
UART_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
UART_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
UART_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
UART_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
UART_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
UART_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
UART_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
UART_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
UART_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
UART_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
UART_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
UART_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
UART_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
UART_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
UART_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
UART_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
UART_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
UART_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
UART_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
UART_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
UART_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
UART_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
UART_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
UART_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
UART_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
UART_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
UART_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
UART_SCB__INTR_M EQU CYREG_SCB1_INTR_M
UART_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
UART_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
UART_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
UART_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
UART_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
UART_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
UART_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
UART_SCB__INTR_S EQU CYREG_SCB1_INTR_S
UART_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
UART_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
UART_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
UART_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
UART_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
UART_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
UART_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
UART_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
UART_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
UART_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
UART_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
UART_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
UART_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
UART_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
UART_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
UART_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
UART_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
UART_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
UART_SCB__SS0_POSISTION EQU 0
UART_SCB__SS1_POSISTION EQU 1
UART_SCB__SS2_POSISTION EQU 2
UART_SCB__SS3_POSISTION EQU 3
UART_SCB__STATUS EQU CYREG_SCB1_STATUS
UART_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
UART_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
UART_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
UART_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
UART_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
UART_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
UART_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
UART_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL

/* UART_SCBCLK */
UART_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
UART_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_C00
UART_SCBCLK__ENABLE_MASK EQU 0x80000000
UART_SCBCLK__MASK EQU 0x80000000
UART_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_C00

/* UART_tx */
UART_tx__0__DM__MASK EQU 0x38000
UART_tx__0__DM__SHIFT EQU 15
UART_tx__0__DR EQU CYREG_PRT0_DR
UART_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
UART_tx__0__HSIOM_MASK EQU 0x00F00000
UART_tx__0__HSIOM_SHIFT EQU 20
UART_tx__0__INTCFG EQU CYREG_PRT0_INTCFG
UART_tx__0__INTSTAT EQU CYREG_PRT0_INTSTAT
UART_tx__0__MASK EQU 0x20
UART_tx__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
UART_tx__0__OUT_SEL_SHIFT EQU 10
UART_tx__0__OUT_SEL_VAL EQU -1
UART_tx__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
UART_tx__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
UART_tx__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
UART_tx__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
UART_tx__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
UART_tx__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
UART_tx__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
UART_tx__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
UART_tx__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
UART_tx__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
UART_tx__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
UART_tx__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
UART_tx__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
UART_tx__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
UART_tx__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
UART_tx__0__PC EQU CYREG_PRT0_PC
UART_tx__0__PC2 EQU CYREG_PRT0_PC2
UART_tx__0__PORT EQU 0
UART_tx__0__PS EQU CYREG_PRT0_PS
UART_tx__0__SHIFT EQU 5
UART_tx__DR EQU CYREG_PRT0_DR
UART_tx__INTCFG EQU CYREG_PRT0_INTCFG
UART_tx__INTSTAT EQU CYREG_PRT0_INTSTAT
UART_tx__MASK EQU 0x20
UART_tx__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
UART_tx__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
UART_tx__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
UART_tx__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
UART_tx__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
UART_tx__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
UART_tx__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
UART_tx__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
UART_tx__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
UART_tx__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
UART_tx__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
UART_tx__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
UART_tx__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
UART_tx__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
UART_tx__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
UART_tx__PC EQU CYREG_PRT0_PC
UART_tx__PC2 EQU CYREG_PRT0_PC2
UART_tx__PORT EQU 0
UART_tx__PS EQU CYREG_PRT0_PS
UART_tx__SHIFT EQU 5

/* comm_RS485_clock_Timeout */
comm_RS485_clock_Timeout__DIVIDER_MASK EQU 0x0000FFFF
comm_RS485_clock_Timeout__ENABLE EQU CYREG_CLK_DIVIDER_B01
comm_RS485_clock_Timeout__ENABLE_MASK EQU 0x80000000
comm_RS485_clock_Timeout__MASK EQU 0x80000000
comm_RS485_clock_Timeout__REGISTER EQU CYREG_CLK_DIVIDER_B01

/* comm_RS485_DE */
comm_RS485_DE__0__DM__MASK EQU 0x07
comm_RS485_DE__0__DM__SHIFT EQU 0
comm_RS485_DE__0__DR EQU CYREG_PRT0_DR
comm_RS485_DE__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
comm_RS485_DE__0__HSIOM_MASK EQU 0x0000000F
comm_RS485_DE__0__HSIOM_SHIFT EQU 0
comm_RS485_DE__0__INTCFG EQU CYREG_PRT0_INTCFG
comm_RS485_DE__0__INTSTAT EQU CYREG_PRT0_INTSTAT
comm_RS485_DE__0__MASK EQU 0x01
comm_RS485_DE__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
comm_RS485_DE__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
comm_RS485_DE__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
comm_RS485_DE__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
comm_RS485_DE__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
comm_RS485_DE__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
comm_RS485_DE__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
comm_RS485_DE__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
comm_RS485_DE__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
comm_RS485_DE__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
comm_RS485_DE__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
comm_RS485_DE__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
comm_RS485_DE__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
comm_RS485_DE__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
comm_RS485_DE__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
comm_RS485_DE__0__PC EQU CYREG_PRT0_PC
comm_RS485_DE__0__PC2 EQU CYREG_PRT0_PC2
comm_RS485_DE__0__PORT EQU 0
comm_RS485_DE__0__PS EQU CYREG_PRT0_PS
comm_RS485_DE__0__SHIFT EQU 0
comm_RS485_DE__DR EQU CYREG_PRT0_DR
comm_RS485_DE__INTCFG EQU CYREG_PRT0_INTCFG
comm_RS485_DE__INTSTAT EQU CYREG_PRT0_INTSTAT
comm_RS485_DE__MASK EQU 0x01
comm_RS485_DE__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
comm_RS485_DE__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
comm_RS485_DE__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
comm_RS485_DE__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
comm_RS485_DE__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
comm_RS485_DE__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
comm_RS485_DE__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
comm_RS485_DE__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
comm_RS485_DE__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
comm_RS485_DE__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
comm_RS485_DE__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
comm_RS485_DE__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
comm_RS485_DE__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
comm_RS485_DE__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
comm_RS485_DE__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
comm_RS485_DE__PC EQU CYREG_PRT0_PC
comm_RS485_DE__PC2 EQU CYREG_PRT0_PC2
comm_RS485_DE__PORT EQU 0
comm_RS485_DE__PS EQU CYREG_PRT0_PS
comm_RS485_DE__SHIFT EQU 0

/* comm_RS485_isr_Timeout */
comm_RS485_isr_Timeout__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
comm_RS485_isr_Timeout__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
comm_RS485_isr_Timeout__INTC_MASK EQU 0x02
comm_RS485_isr_Timeout__INTC_NUMBER EQU 1
comm_RS485_isr_Timeout__INTC_PRIOR_MASK EQU 0xC000
comm_RS485_isr_Timeout__INTC_PRIOR_NUM EQU 3
comm_RS485_isr_Timeout__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
comm_RS485_isr_Timeout__INTC_SET_EN_REG EQU CYREG_CM0_ISER
comm_RS485_isr_Timeout__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* comm_RS485_isr_WAKE */
comm_RS485_isr_WAKE__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
comm_RS485_isr_WAKE__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
comm_RS485_isr_WAKE__INTC_MASK EQU 0x01
comm_RS485_isr_WAKE__INTC_NUMBER EQU 0
comm_RS485_isr_WAKE__INTC_PRIOR_MASK EQU 0xC0
comm_RS485_isr_WAKE__INTC_PRIOR_NUM EQU 3
comm_RS485_isr_WAKE__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
comm_RS485_isr_WAKE__INTC_SET_EN_REG EQU CYREG_CM0_ISER
comm_RS485_isr_WAKE__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* comm_RS485_nRE */
comm_RS485_nRE__0__DM__MASK EQU 0x38
comm_RS485_nRE__0__DM__SHIFT EQU 3
comm_RS485_nRE__0__DR EQU CYREG_PRT0_DR
comm_RS485_nRE__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
comm_RS485_nRE__0__HSIOM_MASK EQU 0x000000F0
comm_RS485_nRE__0__HSIOM_SHIFT EQU 4
comm_RS485_nRE__0__INTCFG EQU CYREG_PRT0_INTCFG
comm_RS485_nRE__0__INTSTAT EQU CYREG_PRT0_INTSTAT
comm_RS485_nRE__0__MASK EQU 0x02
comm_RS485_nRE__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
comm_RS485_nRE__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
comm_RS485_nRE__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
comm_RS485_nRE__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
comm_RS485_nRE__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
comm_RS485_nRE__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
comm_RS485_nRE__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
comm_RS485_nRE__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
comm_RS485_nRE__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
comm_RS485_nRE__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
comm_RS485_nRE__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
comm_RS485_nRE__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
comm_RS485_nRE__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
comm_RS485_nRE__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
comm_RS485_nRE__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
comm_RS485_nRE__0__PC EQU CYREG_PRT0_PC
comm_RS485_nRE__0__PC2 EQU CYREG_PRT0_PC2
comm_RS485_nRE__0__PORT EQU 0
comm_RS485_nRE__0__PS EQU CYREG_PRT0_PS
comm_RS485_nRE__0__SHIFT EQU 1
comm_RS485_nRE__DR EQU CYREG_PRT0_DR
comm_RS485_nRE__INTCFG EQU CYREG_PRT0_INTCFG
comm_RS485_nRE__INTSTAT EQU CYREG_PRT0_INTSTAT
comm_RS485_nRE__MASK EQU 0x02
comm_RS485_nRE__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
comm_RS485_nRE__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
comm_RS485_nRE__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
comm_RS485_nRE__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
comm_RS485_nRE__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
comm_RS485_nRE__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
comm_RS485_nRE__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
comm_RS485_nRE__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
comm_RS485_nRE__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
comm_RS485_nRE__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
comm_RS485_nRE__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
comm_RS485_nRE__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
comm_RS485_nRE__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
comm_RS485_nRE__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
comm_RS485_nRE__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
comm_RS485_nRE__PC EQU CYREG_PRT0_PC
comm_RS485_nRE__PC2 EQU CYREG_PRT0_PC2
comm_RS485_nRE__PORT EQU 0
comm_RS485_nRE__PS EQU CYREG_PRT0_PS
comm_RS485_nRE__SHIFT EQU 1

/* comm_RS485_Timeout */
comm_RS485_Timeout_Counter7__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
comm_RS485_Timeout_Counter7__CONTROL_REG EQU CYREG_UDB_W8_CTL_03
comm_RS485_Timeout_Counter7__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_03
comm_RS485_Timeout_Counter7__COUNT_REG EQU CYREG_UDB_W8_CTL_03
comm_RS485_Timeout_Counter7__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_03
comm_RS485_Timeout_Counter7__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
comm_RS485_Timeout_Counter7__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
comm_RS485_Timeout_Counter7__PERIOD_REG EQU CYREG_UDB_W8_MSK_03

/* comm_RS485_UART_rx */
comm_RS485_UART_rx__0__DM__MASK EQU 0x07
comm_RS485_UART_rx__0__DM__SHIFT EQU 0
comm_RS485_UART_rx__0__DR EQU CYREG_PRT4_DR
comm_RS485_UART_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
comm_RS485_UART_rx__0__HSIOM_MASK EQU 0x0000000F
comm_RS485_UART_rx__0__HSIOM_SHIFT EQU 0
comm_RS485_UART_rx__0__INTCFG EQU CYREG_PRT4_INTCFG
comm_RS485_UART_rx__0__INTSTAT EQU CYREG_PRT4_INTSTAT
comm_RS485_UART_rx__0__MASK EQU 0x01
comm_RS485_UART_rx__0__PC EQU CYREG_PRT4_PC
comm_RS485_UART_rx__0__PC2 EQU CYREG_PRT4_PC2
comm_RS485_UART_rx__0__PORT EQU 4
comm_RS485_UART_rx__0__PS EQU CYREG_PRT4_PS
comm_RS485_UART_rx__0__SHIFT EQU 0
comm_RS485_UART_rx__DR EQU CYREG_PRT4_DR
comm_RS485_UART_rx__INTCFG EQU CYREG_PRT4_INTCFG
comm_RS485_UART_rx__INTSTAT EQU CYREG_PRT4_INTSTAT
comm_RS485_UART_rx__MASK EQU 0x01
comm_RS485_UART_rx__PC EQU CYREG_PRT4_PC
comm_RS485_UART_rx__PC2 EQU CYREG_PRT4_PC2
comm_RS485_UART_rx__PORT EQU 4
comm_RS485_UART_rx__PS EQU CYREG_PRT4_PS
comm_RS485_UART_rx__SHIFT EQU 0

/* comm_RS485_UART_SCB */
comm_RS485_UART_SCB__BIST_CONTROL EQU CYREG_SCB0_BIST_CONTROL
comm_RS485_UART_SCB__BIST_DATA EQU CYREG_SCB0_BIST_DATA
comm_RS485_UART_SCB__CTRL EQU CYREG_SCB0_CTRL
comm_RS485_UART_SCB__EZ_DATA00 EQU CYREG_SCB0_EZ_DATA00
comm_RS485_UART_SCB__EZ_DATA01 EQU CYREG_SCB0_EZ_DATA01
comm_RS485_UART_SCB__EZ_DATA02 EQU CYREG_SCB0_EZ_DATA02
comm_RS485_UART_SCB__EZ_DATA03 EQU CYREG_SCB0_EZ_DATA03
comm_RS485_UART_SCB__EZ_DATA04 EQU CYREG_SCB0_EZ_DATA04
comm_RS485_UART_SCB__EZ_DATA05 EQU CYREG_SCB0_EZ_DATA05
comm_RS485_UART_SCB__EZ_DATA06 EQU CYREG_SCB0_EZ_DATA06
comm_RS485_UART_SCB__EZ_DATA07 EQU CYREG_SCB0_EZ_DATA07
comm_RS485_UART_SCB__EZ_DATA08 EQU CYREG_SCB0_EZ_DATA08
comm_RS485_UART_SCB__EZ_DATA09 EQU CYREG_SCB0_EZ_DATA09
comm_RS485_UART_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
comm_RS485_UART_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
comm_RS485_UART_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
comm_RS485_UART_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
comm_RS485_UART_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
comm_RS485_UART_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
comm_RS485_UART_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
comm_RS485_UART_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
comm_RS485_UART_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
comm_RS485_UART_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
comm_RS485_UART_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
comm_RS485_UART_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
comm_RS485_UART_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
comm_RS485_UART_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
comm_RS485_UART_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
comm_RS485_UART_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
comm_RS485_UART_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
comm_RS485_UART_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
comm_RS485_UART_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
comm_RS485_UART_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
comm_RS485_UART_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
comm_RS485_UART_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
comm_RS485_UART_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
comm_RS485_UART_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
comm_RS485_UART_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
comm_RS485_UART_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
comm_RS485_UART_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
comm_RS485_UART_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
comm_RS485_UART_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
comm_RS485_UART_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
comm_RS485_UART_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
comm_RS485_UART_SCB__INTR_M EQU CYREG_SCB0_INTR_M
comm_RS485_UART_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
comm_RS485_UART_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
comm_RS485_UART_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
comm_RS485_UART_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
comm_RS485_UART_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
comm_RS485_UART_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
comm_RS485_UART_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
comm_RS485_UART_SCB__INTR_S EQU CYREG_SCB0_INTR_S
comm_RS485_UART_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
comm_RS485_UART_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
comm_RS485_UART_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
comm_RS485_UART_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
comm_RS485_UART_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
comm_RS485_UART_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
comm_RS485_UART_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
comm_RS485_UART_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
comm_RS485_UART_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
comm_RS485_UART_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
comm_RS485_UART_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
comm_RS485_UART_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
comm_RS485_UART_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
comm_RS485_UART_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
comm_RS485_UART_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
comm_RS485_UART_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
comm_RS485_UART_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
comm_RS485_UART_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
comm_RS485_UART_SCB__SS0_POSISTION EQU 0
comm_RS485_UART_SCB__SS1_POSISTION EQU 1
comm_RS485_UART_SCB__SS2_POSISTION EQU 2
comm_RS485_UART_SCB__SS3_POSISTION EQU 3
comm_RS485_UART_SCB__STATUS EQU CYREG_SCB0_STATUS
comm_RS485_UART_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
comm_RS485_UART_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
comm_RS485_UART_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
comm_RS485_UART_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
comm_RS485_UART_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
comm_RS485_UART_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
comm_RS485_UART_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
comm_RS485_UART_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL

/* comm_RS485_UART_SCB_IRQ */
comm_RS485_UART_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
comm_RS485_UART_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
comm_RS485_UART_SCB_IRQ__INTC_MASK EQU 0x400
comm_RS485_UART_SCB_IRQ__INTC_NUMBER EQU 10
comm_RS485_UART_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC00000
comm_RS485_UART_SCB_IRQ__INTC_PRIOR_NUM EQU 3
comm_RS485_UART_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
comm_RS485_UART_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
comm_RS485_UART_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* comm_RS485_UART_SCBCLK */
comm_RS485_UART_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
comm_RS485_UART_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_B00
comm_RS485_UART_SCBCLK__ENABLE_MASK EQU 0x80000000
comm_RS485_UART_SCBCLK__MASK EQU 0x80000000
comm_RS485_UART_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_B00

/* comm_RS485_UART_tx */
comm_RS485_UART_tx__0__DM__MASK EQU 0x38
comm_RS485_UART_tx__0__DM__SHIFT EQU 3
comm_RS485_UART_tx__0__DR EQU CYREG_PRT4_DR
comm_RS485_UART_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
comm_RS485_UART_tx__0__HSIOM_MASK EQU 0x000000F0
comm_RS485_UART_tx__0__HSIOM_SHIFT EQU 4
comm_RS485_UART_tx__0__INTCFG EQU CYREG_PRT4_INTCFG
comm_RS485_UART_tx__0__INTSTAT EQU CYREG_PRT4_INTSTAT
comm_RS485_UART_tx__0__MASK EQU 0x02
comm_RS485_UART_tx__0__PC EQU CYREG_PRT4_PC
comm_RS485_UART_tx__0__PC2 EQU CYREG_PRT4_PC2
comm_RS485_UART_tx__0__PORT EQU 4
comm_RS485_UART_tx__0__PS EQU CYREG_PRT4_PS
comm_RS485_UART_tx__0__SHIFT EQU 1
comm_RS485_UART_tx__DR EQU CYREG_PRT4_DR
comm_RS485_UART_tx__INTCFG EQU CYREG_PRT4_INTCFG
comm_RS485_UART_tx__INTSTAT EQU CYREG_PRT4_INTSTAT
comm_RS485_UART_tx__MASK EQU 0x02
comm_RS485_UART_tx__PC EQU CYREG_PRT4_PC
comm_RS485_UART_tx__PC2 EQU CYREG_PRT4_PC2
comm_RS485_UART_tx__PORT EQU 4
comm_RS485_UART_tx__PS EQU CYREG_PRT4_PS
comm_RS485_UART_tx__SHIFT EQU 1

/* comm_RS485_WAKE */
comm_RS485_WAKE__0__DM__MASK EQU 0xE00
comm_RS485_WAKE__0__DM__SHIFT EQU 9
comm_RS485_WAKE__0__DR EQU CYREG_PRT0_DR
comm_RS485_WAKE__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
comm_RS485_WAKE__0__HSIOM_MASK EQU 0x0000F000
comm_RS485_WAKE__0__HSIOM_SHIFT EQU 12
comm_RS485_WAKE__0__INTCFG EQU CYREG_PRT0_INTCFG
comm_RS485_WAKE__0__INTSTAT EQU CYREG_PRT0_INTSTAT
comm_RS485_WAKE__0__MASK EQU 0x08
comm_RS485_WAKE__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
comm_RS485_WAKE__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
comm_RS485_WAKE__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
comm_RS485_WAKE__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
comm_RS485_WAKE__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
comm_RS485_WAKE__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
comm_RS485_WAKE__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
comm_RS485_WAKE__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
comm_RS485_WAKE__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
comm_RS485_WAKE__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
comm_RS485_WAKE__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
comm_RS485_WAKE__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
comm_RS485_WAKE__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
comm_RS485_WAKE__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
comm_RS485_WAKE__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
comm_RS485_WAKE__0__PC EQU CYREG_PRT0_PC
comm_RS485_WAKE__0__PC2 EQU CYREG_PRT0_PC2
comm_RS485_WAKE__0__PORT EQU 0
comm_RS485_WAKE__0__PS EQU CYREG_PRT0_PS
comm_RS485_WAKE__0__SHIFT EQU 3
comm_RS485_WAKE__DR EQU CYREG_PRT0_DR
comm_RS485_WAKE__INTCFG EQU CYREG_PRT0_INTCFG
comm_RS485_WAKE__INTSTAT EQU CYREG_PRT0_INTSTAT
comm_RS485_WAKE__MASK EQU 0x08
comm_RS485_WAKE__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
comm_RS485_WAKE__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
comm_RS485_WAKE__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
comm_RS485_WAKE__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
comm_RS485_WAKE__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
comm_RS485_WAKE__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
comm_RS485_WAKE__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
comm_RS485_WAKE__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
comm_RS485_WAKE__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
comm_RS485_WAKE__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
comm_RS485_WAKE__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
comm_RS485_WAKE__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
comm_RS485_WAKE__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
comm_RS485_WAKE__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
comm_RS485_WAKE__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
comm_RS485_WAKE__PC EQU CYREG_PRT0_PC
comm_RS485_WAKE__PC2 EQU CYREG_PRT0_PC2
comm_RS485_WAKE__PORT EQU 0
comm_RS485_WAKE__PS EQU CYREG_PRT0_PS
comm_RS485_WAKE__SHIFT EQU 3
comm_RS485_WAKE__SNAP EQU CYREG_PRT0_INTSTAT

/* Clock_1 */
Clock_1__DIVIDER_MASK EQU 0x0000FFFF
Clock_1__ENABLE EQU CYREG_CLK_DIVIDER_A01
Clock_1__ENABLE_MASK EQU 0x80000000
Clock_1__MASK EQU 0x80000000
Clock_1__REGISTER EQU CYREG_CLK_DIVIDER_A01

/* Counter_CounterUDB */
Counter_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_02
Counter_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_02
Counter_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_02
Counter_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_02
Counter_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
Counter_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_02
Counter_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_02
Counter_CounterUDB_sC8_counterdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_02
Counter_CounterUDB_sC8_counterdp_u0__A0_REG EQU CYREG_UDB_W8_A0_02
Counter_CounterUDB_sC8_counterdp_u0__A1_REG EQU CYREG_UDB_W8_A1_02
Counter_CounterUDB_sC8_counterdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_02
Counter_CounterUDB_sC8_counterdp_u0__D0_REG EQU CYREG_UDB_W8_D0_02
Counter_CounterUDB_sC8_counterdp_u0__D1_REG EQU CYREG_UDB_W8_D1_02
Counter_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
Counter_CounterUDB_sC8_counterdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_02
Counter_CounterUDB_sC8_counterdp_u0__F0_REG EQU CYREG_UDB_W8_F0_02
Counter_CounterUDB_sC8_counterdp_u0__F1_REG EQU CYREG_UDB_W8_F1_02
Counter_CounterUDB_sC8_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
Counter_CounterUDB_sC8_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_02
Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_02
Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_02
Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_02
Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_02
Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_02
Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_02
Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_02
Counter_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
Counter_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL_02
Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_02
Counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL_02
Counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_02
Counter_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
Counter_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
Counter_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
Counter_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK_02
Counter_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
Counter_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
Counter_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
Counter_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
Counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
Counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_02
Counter_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
Counter_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
Counter_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
Counter_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
Counter_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
Counter_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
Counter_CounterUDB_sSTSReg_stsreg__MASK EQU 0x67
Counter_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK_02
Counter_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
Counter_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
Counter_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
Counter_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_02
Counter_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_02
Counter_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST_02

/* Ctrl_5V */
Ctrl_5V__0__DM__MASK EQU 0x1C0
Ctrl_5V__0__DM__SHIFT EQU 6
Ctrl_5V__0__DR EQU CYREG_PRT0_DR
Ctrl_5V__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Ctrl_5V__0__HSIOM_MASK EQU 0x00000F00
Ctrl_5V__0__HSIOM_SHIFT EQU 8
Ctrl_5V__0__INTCFG EQU CYREG_PRT0_INTCFG
Ctrl_5V__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Ctrl_5V__0__MASK EQU 0x04
Ctrl_5V__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Ctrl_5V__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Ctrl_5V__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Ctrl_5V__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Ctrl_5V__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Ctrl_5V__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Ctrl_5V__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Ctrl_5V__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Ctrl_5V__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Ctrl_5V__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Ctrl_5V__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Ctrl_5V__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Ctrl_5V__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Ctrl_5V__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Ctrl_5V__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Ctrl_5V__0__PC EQU CYREG_PRT0_PC
Ctrl_5V__0__PC2 EQU CYREG_PRT0_PC2
Ctrl_5V__0__PORT EQU 0
Ctrl_5V__0__PS EQU CYREG_PRT0_PS
Ctrl_5V__0__SHIFT EQU 2
Ctrl_5V__DR EQU CYREG_PRT0_DR
Ctrl_5V__INTCFG EQU CYREG_PRT0_INTCFG
Ctrl_5V__INTSTAT EQU CYREG_PRT0_INTSTAT
Ctrl_5V__MASK EQU 0x04
Ctrl_5V__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Ctrl_5V__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Ctrl_5V__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Ctrl_5V__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Ctrl_5V__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Ctrl_5V__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Ctrl_5V__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Ctrl_5V__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Ctrl_5V__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Ctrl_5V__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Ctrl_5V__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Ctrl_5V__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Ctrl_5V__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Ctrl_5V__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Ctrl_5V__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Ctrl_5V__PC EQU CYREG_PRT0_PC
Ctrl_5V__PC2 EQU CYREG_PRT0_PC2
Ctrl_5V__PORT EQU 0
Ctrl_5V__PS EQU CYREG_PRT0_PS
Ctrl_5V__SHIFT EQU 2

/* isr_WDT */
isr_WDT__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_WDT__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_WDT__INTC_MASK EQU 0x200
isr_WDT__INTC_NUMBER EQU 9
isr_WDT__INTC_PRIOR_MASK EQU 0xC000
isr_WDT__INTC_PRIOR_NUM EQU 3
isr_WDT__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
isr_WDT__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_WDT__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Ctrl_12V */
Ctrl_12V__0__DM__MASK EQU 0xE00
Ctrl_12V__0__DM__SHIFT EQU 9
Ctrl_12V__0__DR EQU CYREG_PRT1_DR
Ctrl_12V__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Ctrl_12V__0__HSIOM_MASK EQU 0x0000F000
Ctrl_12V__0__HSIOM_SHIFT EQU 12
Ctrl_12V__0__INTCFG EQU CYREG_PRT1_INTCFG
Ctrl_12V__0__INTSTAT EQU CYREG_PRT1_INTSTAT
Ctrl_12V__0__MASK EQU 0x08
Ctrl_12V__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Ctrl_12V__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Ctrl_12V__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Ctrl_12V__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Ctrl_12V__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Ctrl_12V__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Ctrl_12V__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Ctrl_12V__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Ctrl_12V__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Ctrl_12V__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Ctrl_12V__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Ctrl_12V__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Ctrl_12V__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Ctrl_12V__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Ctrl_12V__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Ctrl_12V__0__PC EQU CYREG_PRT1_PC
Ctrl_12V__0__PC2 EQU CYREG_PRT1_PC2
Ctrl_12V__0__PORT EQU 1
Ctrl_12V__0__PS EQU CYREG_PRT1_PS
Ctrl_12V__0__SHIFT EQU 3
Ctrl_12V__DR EQU CYREG_PRT1_DR
Ctrl_12V__INTCFG EQU CYREG_PRT1_INTCFG
Ctrl_12V__INTSTAT EQU CYREG_PRT1_INTSTAT
Ctrl_12V__MASK EQU 0x08
Ctrl_12V__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Ctrl_12V__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Ctrl_12V__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Ctrl_12V__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Ctrl_12V__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Ctrl_12V__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Ctrl_12V__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Ctrl_12V__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Ctrl_12V__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Ctrl_12V__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Ctrl_12V__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Ctrl_12V__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Ctrl_12V__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Ctrl_12V__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Ctrl_12V__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Ctrl_12V__PC EQU CYREG_PRT1_PC
Ctrl_12V__PC2 EQU CYREG_PRT1_PC2
Ctrl_12V__PORT EQU 1
Ctrl_12V__PS EQU CYREG_PRT1_PS
Ctrl_12V__SHIFT EQU 3

/* ON1_DIR1 */
ON1_DIR1__0__DM__MASK EQU 0x1C0
ON1_DIR1__0__DM__SHIFT EQU 6
ON1_DIR1__0__DR EQU CYREG_PRT2_DR
ON1_DIR1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
ON1_DIR1__0__HSIOM_MASK EQU 0x00000F00
ON1_DIR1__0__HSIOM_SHIFT EQU 8
ON1_DIR1__0__INTCFG EQU CYREG_PRT2_INTCFG
ON1_DIR1__0__INTSTAT EQU CYREG_PRT2_INTSTAT
ON1_DIR1__0__MASK EQU 0x04
ON1_DIR1__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
ON1_DIR1__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
ON1_DIR1__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
ON1_DIR1__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
ON1_DIR1__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
ON1_DIR1__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
ON1_DIR1__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
ON1_DIR1__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
ON1_DIR1__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
ON1_DIR1__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
ON1_DIR1__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
ON1_DIR1__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
ON1_DIR1__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
ON1_DIR1__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
ON1_DIR1__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
ON1_DIR1__0__PC EQU CYREG_PRT2_PC
ON1_DIR1__0__PC2 EQU CYREG_PRT2_PC2
ON1_DIR1__0__PORT EQU 2
ON1_DIR1__0__PS EQU CYREG_PRT2_PS
ON1_DIR1__0__SHIFT EQU 2
ON1_DIR1__DR EQU CYREG_PRT2_DR
ON1_DIR1__INTCFG EQU CYREG_PRT2_INTCFG
ON1_DIR1__INTSTAT EQU CYREG_PRT2_INTSTAT
ON1_DIR1__MASK EQU 0x04
ON1_DIR1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
ON1_DIR1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
ON1_DIR1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
ON1_DIR1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
ON1_DIR1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
ON1_DIR1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
ON1_DIR1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
ON1_DIR1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
ON1_DIR1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
ON1_DIR1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
ON1_DIR1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
ON1_DIR1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
ON1_DIR1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
ON1_DIR1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
ON1_DIR1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
ON1_DIR1__PC EQU CYREG_PRT2_PC
ON1_DIR1__PC2 EQU CYREG_PRT2_PC2
ON1_DIR1__PORT EQU 2
ON1_DIR1__PS EQU CYREG_PRT2_PS
ON1_DIR1__SHIFT EQU 2

/* ON1_DIR2 */
ON1_DIR2__0__DM__MASK EQU 0xE00
ON1_DIR2__0__DM__SHIFT EQU 9
ON1_DIR2__0__DR EQU CYREG_PRT2_DR
ON1_DIR2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
ON1_DIR2__0__HSIOM_MASK EQU 0x0000F000
ON1_DIR2__0__HSIOM_SHIFT EQU 12
ON1_DIR2__0__INTCFG EQU CYREG_PRT2_INTCFG
ON1_DIR2__0__INTSTAT EQU CYREG_PRT2_INTSTAT
ON1_DIR2__0__MASK EQU 0x08
ON1_DIR2__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
ON1_DIR2__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
ON1_DIR2__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
ON1_DIR2__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
ON1_DIR2__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
ON1_DIR2__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
ON1_DIR2__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
ON1_DIR2__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
ON1_DIR2__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
ON1_DIR2__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
ON1_DIR2__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
ON1_DIR2__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
ON1_DIR2__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
ON1_DIR2__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
ON1_DIR2__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
ON1_DIR2__0__PC EQU CYREG_PRT2_PC
ON1_DIR2__0__PC2 EQU CYREG_PRT2_PC2
ON1_DIR2__0__PORT EQU 2
ON1_DIR2__0__PS EQU CYREG_PRT2_PS
ON1_DIR2__0__SHIFT EQU 3
ON1_DIR2__DR EQU CYREG_PRT2_DR
ON1_DIR2__INTCFG EQU CYREG_PRT2_INTCFG
ON1_DIR2__INTSTAT EQU CYREG_PRT2_INTSTAT
ON1_DIR2__MASK EQU 0x08
ON1_DIR2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
ON1_DIR2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
ON1_DIR2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
ON1_DIR2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
ON1_DIR2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
ON1_DIR2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
ON1_DIR2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
ON1_DIR2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
ON1_DIR2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
ON1_DIR2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
ON1_DIR2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
ON1_DIR2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
ON1_DIR2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
ON1_DIR2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
ON1_DIR2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
ON1_DIR2__PC EQU CYREG_PRT2_PC
ON1_DIR2__PC2 EQU CYREG_PRT2_PC2
ON1_DIR2__PORT EQU 2
ON1_DIR2__PS EQU CYREG_PRT2_PS
ON1_DIR2__SHIFT EQU 3

/* ON2_DIR1 */
ON2_DIR1__0__DM__MASK EQU 0x1C0000
ON2_DIR1__0__DM__SHIFT EQU 18
ON2_DIR1__0__DR EQU CYREG_PRT2_DR
ON2_DIR1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
ON2_DIR1__0__HSIOM_MASK EQU 0x0F000000
ON2_DIR1__0__HSIOM_SHIFT EQU 24
ON2_DIR1__0__INTCFG EQU CYREG_PRT2_INTCFG
ON2_DIR1__0__INTSTAT EQU CYREG_PRT2_INTSTAT
ON2_DIR1__0__MASK EQU 0x40
ON2_DIR1__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
ON2_DIR1__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
ON2_DIR1__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
ON2_DIR1__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
ON2_DIR1__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
ON2_DIR1__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
ON2_DIR1__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
ON2_DIR1__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
ON2_DIR1__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
ON2_DIR1__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
ON2_DIR1__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
ON2_DIR1__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
ON2_DIR1__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
ON2_DIR1__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
ON2_DIR1__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
ON2_DIR1__0__PC EQU CYREG_PRT2_PC
ON2_DIR1__0__PC2 EQU CYREG_PRT2_PC2
ON2_DIR1__0__PORT EQU 2
ON2_DIR1__0__PS EQU CYREG_PRT2_PS
ON2_DIR1__0__SHIFT EQU 6
ON2_DIR1__DR EQU CYREG_PRT2_DR
ON2_DIR1__INTCFG EQU CYREG_PRT2_INTCFG
ON2_DIR1__INTSTAT EQU CYREG_PRT2_INTSTAT
ON2_DIR1__MASK EQU 0x40
ON2_DIR1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
ON2_DIR1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
ON2_DIR1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
ON2_DIR1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
ON2_DIR1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
ON2_DIR1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
ON2_DIR1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
ON2_DIR1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
ON2_DIR1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
ON2_DIR1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
ON2_DIR1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
ON2_DIR1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
ON2_DIR1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
ON2_DIR1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
ON2_DIR1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
ON2_DIR1__PC EQU CYREG_PRT2_PC
ON2_DIR1__PC2 EQU CYREG_PRT2_PC2
ON2_DIR1__PORT EQU 2
ON2_DIR1__PS EQU CYREG_PRT2_PS
ON2_DIR1__SHIFT EQU 6

/* ON2_DIR2 */
ON2_DIR2__0__DM__MASK EQU 0xE00000
ON2_DIR2__0__DM__SHIFT EQU 21
ON2_DIR2__0__DR EQU CYREG_PRT2_DR
ON2_DIR2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
ON2_DIR2__0__HSIOM_MASK EQU 0xF0000000
ON2_DIR2__0__HSIOM_SHIFT EQU 28
ON2_DIR2__0__INTCFG EQU CYREG_PRT2_INTCFG
ON2_DIR2__0__INTSTAT EQU CYREG_PRT2_INTSTAT
ON2_DIR2__0__MASK EQU 0x80
ON2_DIR2__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
ON2_DIR2__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
ON2_DIR2__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
ON2_DIR2__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
ON2_DIR2__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
ON2_DIR2__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
ON2_DIR2__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
ON2_DIR2__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
ON2_DIR2__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
ON2_DIR2__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
ON2_DIR2__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
ON2_DIR2__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
ON2_DIR2__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
ON2_DIR2__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
ON2_DIR2__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
ON2_DIR2__0__PC EQU CYREG_PRT2_PC
ON2_DIR2__0__PC2 EQU CYREG_PRT2_PC2
ON2_DIR2__0__PORT EQU 2
ON2_DIR2__0__PS EQU CYREG_PRT2_PS
ON2_DIR2__0__SHIFT EQU 7
ON2_DIR2__DR EQU CYREG_PRT2_DR
ON2_DIR2__INTCFG EQU CYREG_PRT2_INTCFG
ON2_DIR2__INTSTAT EQU CYREG_PRT2_INTSTAT
ON2_DIR2__MASK EQU 0x80
ON2_DIR2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
ON2_DIR2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
ON2_DIR2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
ON2_DIR2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
ON2_DIR2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
ON2_DIR2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
ON2_DIR2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
ON2_DIR2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
ON2_DIR2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
ON2_DIR2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
ON2_DIR2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
ON2_DIR2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
ON2_DIR2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
ON2_DIR2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
ON2_DIR2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
ON2_DIR2__PC EQU CYREG_PRT2_PC
ON2_DIR2__PC2 EQU CYREG_PRT2_PC2
ON2_DIR2__PORT EQU 2
ON2_DIR2__PS EQU CYREG_PRT2_PS
ON2_DIR2__SHIFT EQU 7

/* ON3_DIR1 */
ON3_DIR1__0__DM__MASK EQU 0xE00000
ON3_DIR1__0__DM__SHIFT EQU 21
ON3_DIR1__0__DR EQU CYREG_PRT3_DR
ON3_DIR1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
ON3_DIR1__0__HSIOM_MASK EQU 0xF0000000
ON3_DIR1__0__HSIOM_SHIFT EQU 28
ON3_DIR1__0__INTCFG EQU CYREG_PRT3_INTCFG
ON3_DIR1__0__INTSTAT EQU CYREG_PRT3_INTSTAT
ON3_DIR1__0__MASK EQU 0x80
ON3_DIR1__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
ON3_DIR1__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
ON3_DIR1__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
ON3_DIR1__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
ON3_DIR1__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
ON3_DIR1__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
ON3_DIR1__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
ON3_DIR1__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
ON3_DIR1__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
ON3_DIR1__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
ON3_DIR1__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
ON3_DIR1__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
ON3_DIR1__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
ON3_DIR1__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
ON3_DIR1__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
ON3_DIR1__0__PC EQU CYREG_PRT3_PC
ON3_DIR1__0__PC2 EQU CYREG_PRT3_PC2
ON3_DIR1__0__PORT EQU 3
ON3_DIR1__0__PS EQU CYREG_PRT3_PS
ON3_DIR1__0__SHIFT EQU 7
ON3_DIR1__DR EQU CYREG_PRT3_DR
ON3_DIR1__INTCFG EQU CYREG_PRT3_INTCFG
ON3_DIR1__INTSTAT EQU CYREG_PRT3_INTSTAT
ON3_DIR1__MASK EQU 0x80
ON3_DIR1__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
ON3_DIR1__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
ON3_DIR1__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
ON3_DIR1__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
ON3_DIR1__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
ON3_DIR1__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
ON3_DIR1__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
ON3_DIR1__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
ON3_DIR1__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
ON3_DIR1__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
ON3_DIR1__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
ON3_DIR1__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
ON3_DIR1__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
ON3_DIR1__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
ON3_DIR1__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
ON3_DIR1__PC EQU CYREG_PRT3_PC
ON3_DIR1__PC2 EQU CYREG_PRT3_PC2
ON3_DIR1__PORT EQU 3
ON3_DIR1__PS EQU CYREG_PRT3_PS
ON3_DIR1__SHIFT EQU 7

/* ON3_DIR2 */
ON3_DIR2__0__DM__MASK EQU 0x38
ON3_DIR2__0__DM__SHIFT EQU 3
ON3_DIR2__0__DR EQU CYREG_PRT1_DR
ON3_DIR2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
ON3_DIR2__0__HSIOM_MASK EQU 0x000000F0
ON3_DIR2__0__HSIOM_SHIFT EQU 4
ON3_DIR2__0__INTCFG EQU CYREG_PRT1_INTCFG
ON3_DIR2__0__INTSTAT EQU CYREG_PRT1_INTSTAT
ON3_DIR2__0__MASK EQU 0x02
ON3_DIR2__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
ON3_DIR2__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
ON3_DIR2__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
ON3_DIR2__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
ON3_DIR2__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
ON3_DIR2__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
ON3_DIR2__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
ON3_DIR2__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
ON3_DIR2__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
ON3_DIR2__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
ON3_DIR2__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
ON3_DIR2__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
ON3_DIR2__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
ON3_DIR2__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
ON3_DIR2__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
ON3_DIR2__0__PC EQU CYREG_PRT1_PC
ON3_DIR2__0__PC2 EQU CYREG_PRT1_PC2
ON3_DIR2__0__PORT EQU 1
ON3_DIR2__0__PS EQU CYREG_PRT1_PS
ON3_DIR2__0__SHIFT EQU 1
ON3_DIR2__DR EQU CYREG_PRT1_DR
ON3_DIR2__INTCFG EQU CYREG_PRT1_INTCFG
ON3_DIR2__INTSTAT EQU CYREG_PRT1_INTSTAT
ON3_DIR2__MASK EQU 0x02
ON3_DIR2__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
ON3_DIR2__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
ON3_DIR2__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
ON3_DIR2__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
ON3_DIR2__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
ON3_DIR2__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
ON3_DIR2__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
ON3_DIR2__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
ON3_DIR2__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
ON3_DIR2__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
ON3_DIR2__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
ON3_DIR2__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
ON3_DIR2__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
ON3_DIR2__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
ON3_DIR2__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
ON3_DIR2__PC EQU CYREG_PRT1_PC
ON3_DIR2__PC2 EQU CYREG_PRT1_PC2
ON3_DIR2__PORT EQU 1
ON3_DIR2__PS EQU CYREG_PRT1_PS
ON3_DIR2__SHIFT EQU 1

/* ON4_DIR1 */
ON4_DIR1__0__DM__MASK EQU 0x07
ON4_DIR1__0__DM__SHIFT EQU 0
ON4_DIR1__0__DR EQU CYREG_PRT1_DR
ON4_DIR1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
ON4_DIR1__0__HSIOM_MASK EQU 0x0000000F
ON4_DIR1__0__HSIOM_SHIFT EQU 0
ON4_DIR1__0__INTCFG EQU CYREG_PRT1_INTCFG
ON4_DIR1__0__INTSTAT EQU CYREG_PRT1_INTSTAT
ON4_DIR1__0__MASK EQU 0x01
ON4_DIR1__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
ON4_DIR1__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
ON4_DIR1__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
ON4_DIR1__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
ON4_DIR1__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
ON4_DIR1__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
ON4_DIR1__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
ON4_DIR1__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
ON4_DIR1__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
ON4_DIR1__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
ON4_DIR1__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
ON4_DIR1__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
ON4_DIR1__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
ON4_DIR1__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
ON4_DIR1__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
ON4_DIR1__0__PC EQU CYREG_PRT1_PC
ON4_DIR1__0__PC2 EQU CYREG_PRT1_PC2
ON4_DIR1__0__PORT EQU 1
ON4_DIR1__0__PS EQU CYREG_PRT1_PS
ON4_DIR1__0__SHIFT EQU 0
ON4_DIR1__DR EQU CYREG_PRT1_DR
ON4_DIR1__INTCFG EQU CYREG_PRT1_INTCFG
ON4_DIR1__INTSTAT EQU CYREG_PRT1_INTSTAT
ON4_DIR1__MASK EQU 0x01
ON4_DIR1__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
ON4_DIR1__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
ON4_DIR1__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
ON4_DIR1__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
ON4_DIR1__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
ON4_DIR1__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
ON4_DIR1__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
ON4_DIR1__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
ON4_DIR1__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
ON4_DIR1__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
ON4_DIR1__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
ON4_DIR1__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
ON4_DIR1__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
ON4_DIR1__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
ON4_DIR1__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
ON4_DIR1__PC EQU CYREG_PRT1_PC
ON4_DIR1__PC2 EQU CYREG_PRT1_PC2
ON4_DIR1__PORT EQU 1
ON4_DIR1__PS EQU CYREG_PRT1_PS
ON4_DIR1__SHIFT EQU 0

/* ON4_DIR2 */
ON4_DIR2__0__DM__MASK EQU 0x1C0
ON4_DIR2__0__DM__SHIFT EQU 6
ON4_DIR2__0__DR EQU CYREG_PRT1_DR
ON4_DIR2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
ON4_DIR2__0__HSIOM_MASK EQU 0x00000F00
ON4_DIR2__0__HSIOM_SHIFT EQU 8
ON4_DIR2__0__INTCFG EQU CYREG_PRT1_INTCFG
ON4_DIR2__0__INTSTAT EQU CYREG_PRT1_INTSTAT
ON4_DIR2__0__MASK EQU 0x04
ON4_DIR2__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
ON4_DIR2__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
ON4_DIR2__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
ON4_DIR2__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
ON4_DIR2__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
ON4_DIR2__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
ON4_DIR2__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
ON4_DIR2__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
ON4_DIR2__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
ON4_DIR2__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
ON4_DIR2__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
ON4_DIR2__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
ON4_DIR2__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
ON4_DIR2__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
ON4_DIR2__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
ON4_DIR2__0__PC EQU CYREG_PRT1_PC
ON4_DIR2__0__PC2 EQU CYREG_PRT1_PC2
ON4_DIR2__0__PORT EQU 1
ON4_DIR2__0__PS EQU CYREG_PRT1_PS
ON4_DIR2__0__SHIFT EQU 2
ON4_DIR2__DR EQU CYREG_PRT1_DR
ON4_DIR2__INTCFG EQU CYREG_PRT1_INTCFG
ON4_DIR2__INTSTAT EQU CYREG_PRT1_INTSTAT
ON4_DIR2__MASK EQU 0x04
ON4_DIR2__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
ON4_DIR2__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
ON4_DIR2__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
ON4_DIR2__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
ON4_DIR2__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
ON4_DIR2__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
ON4_DIR2__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
ON4_DIR2__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
ON4_DIR2__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
ON4_DIR2__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
ON4_DIR2__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
ON4_DIR2__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
ON4_DIR2__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
ON4_DIR2__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
ON4_DIR2__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
ON4_DIR2__PC EQU CYREG_PRT1_PC
ON4_DIR2__PC2 EQU CYREG_PRT1_PC2
ON4_DIR2__PORT EQU 1
ON4_DIR2__PS EQU CYREG_PRT1_PS
ON4_DIR2__SHIFT EQU 2

/* Flow_IN_1 */
Flow_IN_1__0__DM__MASK EQU 0x7000
Flow_IN_1__0__DM__SHIFT EQU 12
Flow_IN_1__0__DR EQU CYREG_PRT2_DR
Flow_IN_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Flow_IN_1__0__HSIOM_MASK EQU 0x000F0000
Flow_IN_1__0__HSIOM_SHIFT EQU 16
Flow_IN_1__0__INTCFG EQU CYREG_PRT2_INTCFG
Flow_IN_1__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Flow_IN_1__0__MASK EQU 0x10
Flow_IN_1__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Flow_IN_1__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Flow_IN_1__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Flow_IN_1__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Flow_IN_1__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Flow_IN_1__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Flow_IN_1__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Flow_IN_1__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Flow_IN_1__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Flow_IN_1__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Flow_IN_1__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Flow_IN_1__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Flow_IN_1__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Flow_IN_1__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Flow_IN_1__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Flow_IN_1__0__PC EQU CYREG_PRT2_PC
Flow_IN_1__0__PC2 EQU CYREG_PRT2_PC2
Flow_IN_1__0__PORT EQU 2
Flow_IN_1__0__PS EQU CYREG_PRT2_PS
Flow_IN_1__0__SHIFT EQU 4
Flow_IN_1__DR EQU CYREG_PRT2_DR
Flow_IN_1__INTCFG EQU CYREG_PRT2_INTCFG
Flow_IN_1__INTSTAT EQU CYREG_PRT2_INTSTAT
Flow_IN_1__MASK EQU 0x10
Flow_IN_1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Flow_IN_1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Flow_IN_1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Flow_IN_1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Flow_IN_1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Flow_IN_1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Flow_IN_1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Flow_IN_1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Flow_IN_1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Flow_IN_1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Flow_IN_1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Flow_IN_1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Flow_IN_1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Flow_IN_1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Flow_IN_1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Flow_IN_1__PC EQU CYREG_PRT2_PC
Flow_IN_1__PC2 EQU CYREG_PRT2_PC2
Flow_IN_1__PORT EQU 2
Flow_IN_1__PS EQU CYREG_PRT2_PS
Flow_IN_1__SHIFT EQU 4

/* Pressure1 */
Pressure1__0__DM__MASK EQU 0x07
Pressure1__0__DM__SHIFT EQU 0
Pressure1__0__DR EQU CYREG_PRT2_DR
Pressure1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pressure1__0__HSIOM_MASK EQU 0x0000000F
Pressure1__0__HSIOM_SHIFT EQU 0
Pressure1__0__INTCFG EQU CYREG_PRT2_INTCFG
Pressure1__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Pressure1__0__MASK EQU 0x01
Pressure1__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pressure1__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pressure1__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pressure1__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pressure1__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pressure1__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pressure1__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pressure1__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pressure1__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pressure1__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pressure1__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pressure1__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pressure1__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pressure1__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pressure1__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pressure1__0__PC EQU CYREG_PRT2_PC
Pressure1__0__PC2 EQU CYREG_PRT2_PC2
Pressure1__0__PORT EQU 2
Pressure1__0__PS EQU CYREG_PRT2_PS
Pressure1__0__SHIFT EQU 0
Pressure1__DR EQU CYREG_PRT2_DR
Pressure1__INTCFG EQU CYREG_PRT2_INTCFG
Pressure1__INTSTAT EQU CYREG_PRT2_INTSTAT
Pressure1__MASK EQU 0x01
Pressure1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pressure1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pressure1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pressure1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pressure1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pressure1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pressure1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pressure1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pressure1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pressure1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pressure1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pressure1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pressure1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pressure1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pressure1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pressure1__PC EQU CYREG_PRT2_PC
Pressure1__PC2 EQU CYREG_PRT2_PC2
Pressure1__PORT EQU 2
Pressure1__PS EQU CYREG_PRT2_PS
Pressure1__SHIFT EQU 0

/* Pressure2 */
Pressure2__0__DM__MASK EQU 0x38
Pressure2__0__DM__SHIFT EQU 3
Pressure2__0__DR EQU CYREG_PRT2_DR
Pressure2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pressure2__0__HSIOM_MASK EQU 0x000000F0
Pressure2__0__HSIOM_SHIFT EQU 4
Pressure2__0__INTCFG EQU CYREG_PRT2_INTCFG
Pressure2__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Pressure2__0__MASK EQU 0x02
Pressure2__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pressure2__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pressure2__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pressure2__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pressure2__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pressure2__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pressure2__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pressure2__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pressure2__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pressure2__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pressure2__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pressure2__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pressure2__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pressure2__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pressure2__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pressure2__0__PC EQU CYREG_PRT2_PC
Pressure2__0__PC2 EQU CYREG_PRT2_PC2
Pressure2__0__PORT EQU 2
Pressure2__0__PS EQU CYREG_PRT2_PS
Pressure2__0__SHIFT EQU 1
Pressure2__DR EQU CYREG_PRT2_DR
Pressure2__INTCFG EQU CYREG_PRT2_INTCFG
Pressure2__INTSTAT EQU CYREG_PRT2_INTSTAT
Pressure2__MASK EQU 0x02
Pressure2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pressure2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pressure2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pressure2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pressure2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pressure2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pressure2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pressure2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pressure2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pressure2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pressure2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pressure2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pressure2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pressure2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pressure2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pressure2__PC EQU CYREG_PRT2_PC
Pressure2__PC2 EQU CYREG_PRT2_PC2
Pressure2__PORT EQU 2
Pressure2__PS EQU CYREG_PRT2_PS
Pressure2__SHIFT EQU 1

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_GEN4 EQU 2
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 12
CYDEV_CHIP_DIE_PSOC4A EQU 5
CYDEV_CHIP_DIE_PSOC5LP EQU 11
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 5
CYDEV_CHIP_MEMBER_4C EQU 9
CYDEV_CHIP_MEMBER_4D EQU 3
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 6
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4L EQU 8
CYDEV_CHIP_MEMBER_4M EQU 7
CYDEV_CHIP_MEMBER_5A EQU 11
CYDEV_CHIP_MEMBER_5B EQU 10
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_GEN4_ES EQU 17
CYDEV_CHIP_REV_GEN4_ES2 EQU 33
CYDEV_CHIP_REV_GEN4_PRODUCTION EQU 17
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 0
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
