

================================================================
== Vitis HLS Report for 'ctr_encrypt_Pipeline_loop_ctr_xor_block13'
================================================================
* Date:           Fri Dec  9 00:45:42 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        pynqrypt-vitis-hls
* Solution:       pynqrypt (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020i-clg400-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.634 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_ctr_xor_block  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     58|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      12|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      12|     94|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |i_20_fu_88_p2                      |         +|   0|  0|  13|           5|           1|
    |ap_block_pp0                       |       and|   0|  0|   2|           1|           1|
    |ap_enable_state1_pp0_iter0_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state2_pp0_iter1_stage0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln50_fu_82_p2                 |      icmp|   0|  0|  29|          64|          64|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |block_r_d0                         |       xor|   0|  0|   8|           8|           8|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|  58|          81|          78|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_19    |   9|          2|    5|         10|
    |i_fu_28                  |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   12|         24|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |block_addr_reg_121       |  4|   0|    4|          0|
    |i_fu_28                  |  5|   0|    5|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 12|   0|   12|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+----------------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  ctr_encrypt_Pipeline_loop_ctr_xor_block13|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  ctr_encrypt_Pipeline_loop_ctr_xor_block13|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  ctr_encrypt_Pipeline_loop_ctr_xor_block13|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  ctr_encrypt_Pipeline_loop_ctr_xor_block13|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  ctr_encrypt_Pipeline_loop_ctr_xor_block13|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  ctr_encrypt_Pipeline_loop_ctr_xor_block13|  return value|
|select_ln23_13        |   in|   64|     ap_none|                             select_ln23_13|        scalar|
|block_nonce_address0  |  out|    4|   ap_memory|                                block_nonce|         array|
|block_nonce_ce0       |  out|    1|   ap_memory|                                block_nonce|         array|
|block_nonce_q0        |   in|    8|   ap_memory|                                block_nonce|         array|
|block_r_address0      |  out|    4|   ap_memory|                                    block_r|         array|
|block_r_ce0           |  out|    1|   ap_memory|                                    block_r|         array|
|block_r_we0           |  out|    1|   ap_memory|                                    block_r|         array|
|block_r_d0            |  out|    8|   ap_memory|                                    block_r|         array|
|block_r_address1      |  out|    4|   ap_memory|                                    block_r|         array|
|block_r_ce1           |  out|    1|   ap_memory|                                    block_r|         array|
|block_r_q1            |   in|    8|   ap_memory|                                    block_r|         array|
+----------------------+-----+-----+------------+-------------------------------------------+--------------+

