===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 13.8679 seconds

  ----User Time----  ----Wall Time----  ----Name----
    3.8725 ( 22.1%)    3.8725 ( 27.9%)  FIR Parser
    7.8835 ( 45.0%)    5.4818 ( 39.5%)  'firrtl.circuit' Pipeline
    1.6088 (  9.2%)    0.8053 (  5.8%)    'firrtl.module' Pipeline
    1.6062 (  9.2%)    0.8040 (  5.8%)      CSE
    0.0010 (  0.0%)    0.0005 (  0.0%)        (A) DominanceInfo
    0.0941 (  0.5%)    0.0941 (  0.7%)    InferWidths
    0.5194 (  3.0%)    0.5194 (  3.7%)    LowerFIRRTLTypes
    3.1864 ( 18.2%)    1.5964 ( 11.5%)    'firrtl.module' Pipeline
    1.6246 (  9.3%)    0.8430 (  6.1%)      ExpandWhens
    1.5571 (  8.9%)    0.8125 (  5.9%)      Canonicalizer
    0.4930 (  2.8%)    0.4930 (  3.6%)    Inliner
    1.9691 ( 11.2%)    1.9691 ( 14.2%)    IMConstProp
    0.0358 (  0.2%)    0.0358 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0003 (  0.0%)    0.0003 (  0.0%)    BlackBoxReader
    0.9715 (  5.5%)    0.9715 (  7.0%)  LowerFIRRTLToHW
    0.2119 (  1.2%)    0.2119 (  1.5%)  HWMemSimImpl
    2.1651 ( 12.3%)    1.0829 (  7.8%)  'hw.module' Pipeline
    0.0568 (  0.3%)    0.0316 (  0.2%)    HWCleanup
    0.8148 (  4.6%)    0.4093 (  3.0%)    CSE
    0.0015 (  0.0%)    0.0008 (  0.0%)      (A) DominanceInfo
    1.2859 (  7.3%)    0.6477 (  4.7%)    Canonicalizer
    0.3996 (  2.3%)    0.3996 (  2.9%)  HWLegalizeNames
    0.3738 (  2.1%)    0.1881 (  1.4%)  'hw.module' Pipeline
    0.3702 (  2.1%)    0.1864 (  1.3%)    PrettifyVerilog
    1.6493 (  9.4%)    1.6493 ( 11.9%)  Output
    0.0058 (  0.0%)    0.0058 (  0.0%)  Rest
   17.5381 (100.0%)   13.8679 (100.0%)  Total

{
  totalTime: 13.907,
  maxMemory: 778514432
}
