$date
	Sat Mar 16 12:15:20 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module counterTestBench $end
$scope module dut $end
$var wire 1 ! clock $end
$var wire 1 " direction $end
$var wire 1 # enable $end
$var wire 1 $ reset $end
$var reg 8 % counterValue [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
0$
0#
1"
0!
$end
#5
1!
#10
0!
#15
b0 %
1!
1$
#20
0!
#25
1!
0$
#30
0!
#35
b1 %
1!
1#
#40
0!
#45
b10 %
1!
#50
0!
#55
b11 %
1!
#60
0!
#65
b100 %
1!
