# Info: [9566]: Logging project transcript to file /tp/xph2sei/xph2sei413/ARM-Processor/test/decode_synth_test_impl_1/precision.log
# Info: [9566]: Logging suppressed messages transcript to file /tp/xph2sei/xph2sei413/ARM-Processor/test/decode_synth_test_impl_1/precision.log.suppressed
# Info: [9550]: Activated implementation decode_synth_test_impl_1 in project /tp/xph2sei/xph2sei413/ARM-Processor/test/decode_synth_test.psp.
new_project -name decode_synth_test -folder /tp/xph2sei/xph2sei413/ARM-Processor/test -createimpl_name decode_synth_test_impl_1
# COMMAND: add_input_file {../vhd/decode.vhd}
add_input_file {../vhd/decode.vhd}
# COMMAND: setup_design -manufacturer Altera -family "Cyclone II" -part EP2C70F896I -speed 8
# Info: [15297]: Setting up the design to use synthesis library "cycloneii.syn"
# Info: [573]: The global max fanout is currently set to 1000 for Altera - Cyclone II.
# Info: [15323]: Setting Part to: "EP2C70F896I".
# Info: [15324]: Setting Process to: "8".
setup_design -manufacturer Altera -family "Cyclone II" -part EP2C70F896I -speed 8
# COMMAND: setup_design -frequency 100 -max_fanout=1000
# Info: [573]: The global max fanout is currently set to 1000 for Altera - Cyclone II.
setup_design -frequency 100 -max_fanout=1000
# COMMAND: compile
# Info: [3022]: Reading file: /softslin/precision2014a_64b/Mgc_home/pkgs/psr/techlibs/cycloneii.syn.
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/yeager_rename.tcl
# Info: [40000]: vhdlorder, Release 2014a.1
# Warning: [40000]: "/tp/xph2sei/xph2sei413/ARM-Processor/test/../vhd/decode.vhd", line 5: No such Package instruction_field is visible
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei413/ARM-Processor/test/../vhd/decode.vhd" ...
# Warning: [43092]: "/tp/xph2sei/xph2sei413/ARM-Processor/test/../vhd/decode.vhd", line 5: instruction_field does not denote a library or package.
# Info: [656]: Top module of the design is set to: decode.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei413/ARM-Processor/test/decode_synth_test_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 20:01:23
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 08:49:08
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.decode(behavioral): Pre-processing...
# Warning: [45729]: "/tp/xph2sei/xph2sei413/ARM-Processor/test/../vhd/decode.vhd", line 13: Input port instruction_in[31:26] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei413/ARM-Processor/test/../vhd/decode.vhd", line 13: Input port instruction_in[20] has never been used.
# Info: [44523]: Root Module work.decode(behavioral): Compiling...
# Info: [44812]: "/tp/xph2sei/xph2sei413/ARM-Processor/test/../vhd/decode.vhd", line 30: Sharing register exe_enable with rd_registers
# Info: [45193]: "/tp/xph2sei/xph2sei413/ARM-Processor/test/../vhd/decode.vhd", line 13: Net instruction_in[25] is unused after optimization
# Warning: [45581]: "/tp/xph2sei/xph2sei413/ARM-Processor/test/../vhd/decode.vhd", line 30: No Set/Reset assignment to signal alu_op[3:0]. Please check if this was not intended.
# Warning: [45581]: "/tp/xph2sei/xph2sei413/ARM-Processor/test/../vhd/decode.vhd", line 30: No Set/Reset assignment to signal rA_select[3:0]. Please check if this was not intended.
# Warning: [45581]: "/tp/xph2sei/xph2sei413/ARM-Processor/test/../vhd/decode.vhd", line 30: No Set/Reset assignment to signal rC_select[3:0]. Please check if this was not intended.
# Warning: [45581]: "/tp/xph2sei/xph2sei413/ARM-Processor/test/../vhd/decode.vhd", line 30: No Set/Reset assignment to signal operand2[11:0]. Please check if this was not intended.
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 39.
# Info: [44835]: Total CPU time for compilation: 0.0 secs.
# Info: [44513]: Overall running time for compilation: 3.0 secs.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei413/ARM-Processor/test/decode_synth_test_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei413/ARM-Processor/test/decode_synth_test_impl_1.
# Info: [15002]: Optimizing design view:.work.decode.behavioral
# Info: [12045]: Starting timing reports generation...
# Info: [12046]: Timing reports generation done.
# Info: [12047]: POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: [3027]: Writing file: /tp/xph2sei/xph2sei413/ARM-Processor/test/decode_synth_test_impl_1/decode.vqm.
# Info: Info, Writing xrf file '/tp/xph2sei/xph2sei413/ARM-Processor/test/decode_synth_test_impl_1/decode.xrf'
# Info: [3027]: Writing file: /tp/xph2sei/xph2sei413/ARM-Processor/test/decode_synth_test_impl_1/decode.xrf.
# Info: -- Writing file /tp/xph2sei/xph2sei413/ARM-Processor/test/decode_synth_test_impl_1/decode.tcl
# Info: exq_pr_compile_project gen_vcf decode 1
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.4 s secs.
# Info: [11020]: Overall running time for synthesis: 0.7 s secs.
synthesize
# COMMAND: compile
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/yeager_rename.tcl
# Info: [40000]: vhdlorder, Release 2014a.1
# Warning: [40000]: "/tp/xph2sei/xph2sei413/ARM-Processor/test/../vhd/decode.vhd", line 5: No such Package instruction_field is visible
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei413/ARM-Processor/test/../vhd/decode.vhd" ...
# Warning: [43092]: "/tp/xph2sei/xph2sei413/ARM-Processor/test/../vhd/decode.vhd", line 5: instruction_field does not denote a library or package.
# Info: [656]: Top module of the design is set to: decode.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei413/ARM-Processor/test/decode_synth_test_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 20:01:23
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 08:49:08
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.decode(behavioral): Pre-processing...
# Warning: [45729]: "/tp/xph2sei/xph2sei413/ARM-Processor/test/../vhd/decode.vhd", line 13: Input port instruction_in[31:26] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei413/ARM-Processor/test/../vhd/decode.vhd", line 13: Input port instruction_in[20] has never been used.
# Info: [44523]: Root Module work.decode(behavioral): Compiling...
# Info: [44812]: "/tp/xph2sei/xph2sei413/ARM-Processor/test/../vhd/decode.vhd", line 30: Sharing register exe_enable with rd_registers
# Info: [45193]: "/tp/xph2sei/xph2sei413/ARM-Processor/test/../vhd/decode.vhd", line 13: Net instruction_in[25] is unused after optimization
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 43.
# Info: [44835]: Total CPU time for compilation: 0.0 secs.
# Info: [44513]: Overall running time for compilation: 0.0 secs.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei413/ARM-Processor/test/decode_synth_test_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei413/ARM-Processor/test/decode_synth_test_impl_1.
# Info: [15002]: Optimizing design view:.work.decode.behavioral
# Info: -- Quick flow done
# Info: [12045]: Starting timing reports generation...
# Info: [12046]: Timing reports generation done.
# Info: [12047]: POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: [3027]: Writing file: /tp/xph2sei/xph2sei413/ARM-Processor/test/decode_synth_test_impl_1/decode.vqm.
# Info: [3027]: Writing file: /tp/xph2sei/xph2sei413/ARM-Processor/test/decode_synth_test_impl_1/decode.xrf.
# Info: -- Writing file /tp/xph2sei/xph2sei413/ARM-Processor/test/decode_synth_test_impl_1/decode.tcl
# Info: exq_pr_compile_project gen_vcf decode 1
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.4 s secs.
# Info: [11020]: Overall running time for synthesis: 0.5 s secs.
synthesize
