-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             yl7897@newnano.poly.edu                             
-- Generated date:           Thu Sep 16 12:53:42 EDT 2021                        

Solution Settings: inPlaceNTT_DIT_precomp.v6
  Current state: extract
  Project: Catapult_1
  
  Design Input Files Specified
    $PROJECT_HOME/src/main.cpp
    $PROJECT_HOME/src/ntt.cpp
      $PROJECT_HOME/include/ntt.h
        $PROJECT_HOME/include/config.h
          $MGC_HOME/shared/include/ac_int.h
        $MGC_HOME/shared/include/ac_sync.h
          $MGC_HOME/shared/include/ac_channel.h
    $PROJECT_HOME/src/utils.cpp
  
  Processes/Blocks in Design
    Process                      Real Operation(s) count Latency Throughput Reset Length II Comments 
    ---------------------------- ----------------------- ------- ---------- ------------ -- --------
    /inPlaceNTT_DIT_precomp/core                     343  499629     499635            0  0        ? 
    Design Total:                                    343  499629     499635            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                                       Area Score Area(DSP) Area(LUTs) Area(MUX_CARRYs) Delay Post Alloc Post Assign 
    ---------------------------------------------------- ---------- --------- ---------- ---------------- ----- ---------- -----------
    [Lib: Xilinx_RAMS]                                                                                                                 
    BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1)      0.000     0.000      0.000            0.000 2.400          2           0 
    BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1)      0.000     0.000      0.000            0.000 2.400          2           0 
    BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1)      0.000     0.000      0.000            0.000 2.400          2           0 
    [Lib: ccs_ioport]                                                                                                                  
    ccs_in(14,32)                                             0.000     0.000      0.000            0.000 0.000          1           1 
    ccs_in(15,32)                                             0.000     0.000      0.000            0.000 0.000          1           0 
    ccs_sync_in_wait(12)                                      0.000     0.000      0.000            0.000 0.000          1           1 
    ccs_sync_out_wait(18)                                     0.000     0.000      0.000            0.000 0.000          1           1 
    [Lib: cluster]                                                                                                                     
    modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028()        97.000     0.000      0.000            0.000 0.320          1           1 
    modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350()        64.000     0.000      0.000            0.000 0.320          1           1 
    mult_211a0e259bca55d0a7d87e37cf4e500170bb()            6293.000     0.000      0.000            0.000 0.320          1           1 
    [Lib: mgc_Xilinx-VIRTEX-7-2_beh]                                                                                                   
    mgc_add(10,0,10,0,10)                                    10.000     0.000     10.000            9.000 1.035          1           1 
    mgc_add(11,0,11,0,11)                                    11.000     0.000     11.000           10.000 1.050          2           1 
    mgc_add(12,0,12,0,12)                                    12.000     0.000     12.000           11.000 1.065          3          10 
    mgc_add(13,0,12,0,13)                                    13.000     0.000     13.000           12.000 1.080         11           2 
    mgc_add(13,0,13,0,13)                                    13.000     0.000     13.000           12.000 1.080          1           0 
    mgc_add(20,0,1,1,21)                                     20.000     0.000     20.000           19.000 1.185          1           0 
    mgc_add(20,0,13,1,21)                                    20.000     0.000     20.000           19.000 1.185          0           1 
    mgc_add(32,0,32,0,32)                                    32.000     0.000     32.000           31.000 1.365          3           2 
    mgc_add(4,0,3,1,4)                                        4.000     0.000      4.000            3.000 0.945          1           2 
    mgc_add(5,0,5,0,5)                                        5.000     0.000      5.000            4.000 0.960          1           1 
    mgc_add(8,0,2,1,9)                                        8.000     0.000      8.000            7.000 1.005          1           0 
    mgc_add(8,0,8,0,8)                                        8.000     0.000      8.000            7.000 1.005          1           0 
    mgc_add(8,0,8,0,9)                                        8.000     0.000      8.000            7.000 1.005          0           1 
    mgc_add(9,0,9,0,9)                                        9.000     0.000      9.000            8.000 1.020          1           1 
    mgc_and(1,2)                                              1.000     0.000      1.000            0.000 0.550          0         199 
    mgc_and(1,3)                                              1.000     0.000      1.000            0.000 0.550          0          51 
    mgc_and(1,4)                                              1.000     0.000      1.000            0.000 0.550          0          16 
    mgc_and(1,5)                                              1.000     0.000      1.000            0.000 0.550          0           5 
    mgc_and(1,7)                                              2.000     0.000      2.000            0.000 1.500          0           3 
    mgc_and(1,8)                                              2.000     0.000      2.000            0.000 1.500          0           3 
    mgc_and(12,2)                                            12.000     0.000     12.000            0.000 0.550          0           1 
    mgc_and(2,2)                                              2.000     0.000      2.000            0.000 0.550          0           6 
    mgc_and(32,2)                                            32.000     0.000     32.000            0.000 0.550          0           1 
    mgc_and(8,2)                                              8.000     0.000      8.000            0.000 0.550          0           1 
    mgc_mul(12,0,12,0,12)                                   608.000     1.000      0.000            0.000 3.792          1           2 
    mgc_mul(9,0,9,0,9)                                      608.000     1.000      0.000            0.000 3.673          1           1 
    mgc_mux(1,1,2)                                            1.000     0.000      1.000            0.000 0.080          0         340 
    mgc_mux(10,1,2)                                          10.000     0.000     10.000            0.000 0.080          0           1 
    mgc_mux(11,1,2)                                          11.000     0.000     11.000            0.000 0.080          0           1 
    mgc_mux(12,1,2)                                          12.000     0.000     12.000            0.000 0.080          0           5 
    mgc_mux(2,1,2)                                            2.000     0.000      2.000            0.000 0.080          0           1 
    mgc_mux(20,1,2)                                          20.000     0.000     20.000            0.000 0.080          0           1 
    mgc_mux(32,1,2)                                          32.000     0.000     32.000            0.000 0.080          0          13 
    mgc_mux(4,1,2)                                            4.000     0.000      4.000            0.000 0.080          0           2 
    mgc_mux(7,1,2)                                            7.000     0.000      7.000            0.000 0.080          0           1 
    mgc_mux(8,1,2)                                            8.000     0.000      8.000            0.000 0.080          0           2 
    mgc_mux(9,1,2)                                            9.000     0.000      9.000            0.000 0.080          0           1 
    mgc_mux1hot(1,12)                                         4.903     0.000      4.903            0.000 1.500          0           1 
    mgc_mux1hot(1,13)                                         5.287     0.000      5.287            0.000 1.500          0           1 
    mgc_mux1hot(1,14)                                         5.671     0.000      5.671            0.000 1.500          0           1 
    mgc_mux1hot(1,15)                                         6.055     0.000      6.055            0.000 1.500          0           1 
    mgc_mux1hot(1,4)                                          1.830     0.000      1.830            0.000 1.500          0           2 
    mgc_mux1hot(1,5)                                          2.214     0.000      2.214            0.000 1.500          0           2 
    mgc_mux1hot(1,6)                                          2.598     0.000      2.598            0.000 1.500          0           2 
    mgc_mux1hot(10,5)                                        22.144     0.000     22.144            0.000 1.500          0           1 
    mgc_mux1hot(11,3)                                        15.910     0.000     15.910            0.000 0.550          0           1 
    mgc_mux1hot(12,4)                                        21.964     0.000     21.964            0.000 1.500          0           1 
    mgc_mux1hot(12,8)                                        40.397     0.000     40.397            0.000 1.500          0           1 
    mgc_mux1hot(3,6)                                          7.795     0.000      7.795            0.000 1.500          0           1 
    mgc_mux1hot(32,3)                                        46.282     0.000     46.282            0.000 0.550          0           3 
    mgc_mux1hot(32,4)                                        58.571     0.000     58.571            0.000 1.500          0           1 
    mgc_mux1hot(4,13)                                        21.146     0.000     21.146            0.000 1.500          0           1 
    mgc_mux1hot(6,3)                                          8.678     0.000      8.678            0.000 0.550          0           2 
    mgc_mux1hot(7,3)                                         10.124     0.000     10.124            0.000 0.550          0           1 
    mgc_mux1hot(8,16)                                        51.509     0.000     51.509            0.000 1.500          0           1 
    mgc_mux1hot(8,7)                                         23.859     0.000     23.859            0.000 1.500          0           1 
    mgc_mux1hot(9,6)                                         23.386     0.000     23.386            0.000 1.500          0           1 
    mgc_nand(1,2)                                             1.000     0.000      1.000            0.000 0.550          0          17 
    mgc_nand(1,3)                                             1.000     0.000      1.000            0.000 0.550          0           4 
    mgc_nand(1,4)                                             1.000     0.000      1.000            0.000 0.550          0           4 
    mgc_nand(1,5)                                             1.000     0.000      1.000            0.000 0.550          0           2 
    mgc_nand(12,2)                                           12.000     0.000     12.000            0.000 0.550          0           1 
    mgc_nor(1,2)                                              1.000     0.000      1.000            0.000 0.550          0          65 
    mgc_nor(1,3)                                              1.000     0.000      1.000            0.000 0.550          0          12 
    mgc_nor(1,4)                                              1.000     0.000      1.000            0.000 0.550          0          13 
    mgc_nor(1,5)                                              1.000     0.000      1.000            0.000 0.550          0           6 
    mgc_nor(1,6)                                              1.000     0.000      1.000            0.000 0.550          0           2 
    mgc_nor(1,7)                                              2.000     0.000      2.000            0.000 1.500          0           1 
    mgc_nor(3,2)                                              3.000     0.000      3.000            0.000 0.550          0           1 
    mgc_not(1)                                                0.000     0.000      0.000            0.000 0.000          0         331 
    mgc_not(10)                                               0.000     0.000      0.000            0.000 0.000          0           1 
    mgc_not(12)                                               0.000     0.000      0.000            0.000 0.000          0           2 
    mgc_not(32)                                               0.000     0.000      0.000            0.000 0.000          0           1 
    mgc_not(4)                                                0.000     0.000      0.000            0.000 0.000          0           2 
    mgc_not(8)                                                0.000     0.000      0.000            0.000 0.000          0           1 
    mgc_not(9)                                                0.000     0.000      0.000            0.000 0.000          0           1 
    mgc_or(1,10)                                              2.000     0.000      2.000            0.000 1.500          0           3 
    mgc_or(1,11)                                              2.000     0.000      2.000            0.000 1.500          0           1 
    mgc_or(1,12)                                              3.000     0.000      3.000            0.000 1.500          0           1 
    mgc_or(1,16)                                              3.000     0.000      3.000            0.000 1.500          0           1 
    mgc_or(1,2)                                               1.000     0.000      1.000            0.000 0.550          0          96 
    mgc_or(1,3)                                               1.000     0.000      1.000            0.000 0.550          0          57 
    mgc_or(1,4)                                               1.000     0.000      1.000            0.000 0.550          0          32 
    mgc_or(1,5)                                               1.000     0.000      1.000            0.000 0.550          0          14 
    mgc_or(1,6)                                               1.000     0.000      1.000            0.000 0.550          0           3 
    mgc_or(1,7)                                               2.000     0.000      2.000            0.000 1.500          0           2 
    mgc_or(3,2)                                               3.000     0.000      3.000            0.000 0.550          0           1 
    mgc_or(4,2)                                               4.000     0.000      4.000            0.000 0.550          0           1 
    mgc_reg_pos(1,0,0,0,0,1,1)                                0.000     0.000      0.000            0.000 0.320          0           2 
    mgc_reg_pos(1,0,0,1,1,0,0)                                0.000     0.000      0.000            0.000 0.320          0           9 
    mgc_reg_pos(1,0,0,1,1,1,1)                                0.000     0.000      0.000            0.000 0.320          0          10 
    mgc_reg_pos(10,0,0,0,0,1,1)                               0.000     0.000      0.000            0.000 0.320          0           2 
    mgc_reg_pos(11,0,0,0,0,1,1)                               0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(12,0,0,0,0,1,1)                               0.000     0.000      0.000            0.000 0.320          0           3 
    mgc_reg_pos(13,0,0,0,0,1,1)                               0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(13,0,0,1,1,1,1)                               0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(32,0,0,0,0,1,1)                               0.000     0.000      0.000            0.000 0.320          0          13 
    mgc_reg_pos(4,0,0,0,0,1,1)                                0.000     0.000      0.000            0.000 0.320          0           2 
    mgc_reg_pos(8,0,0,0,0,1,1)                                0.000     0.000      0.000            0.000 0.320          0           2 
    mgc_reg_pos(9,0,0,0,0,1,1)                                0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_shift_l(1,0,4,10)                                     8.738     0.000      8.738            0.000 0.550          0           1 
    mgc_shift_l(1,0,4,11)                                     9.595     0.000      9.595            0.000 0.550          0           1 
    mgc_shift_l(1,0,4,12)                                    10.442     0.000     10.442            0.000 0.550          1           1 
    mgc_shift_l(1,0,4,13)                                    11.280     0.000     11.280            0.000 0.550          1           1 
    mgc_shift_l(1,0,4,9)                                      7.870     0.000      7.870            0.000 0.550          0           1 
    mgc_xnor(1,2)                                             1.000     0.000      1.000            0.000 0.550          0           2 
    [Lib: mgc_ioport]                                                                                                                  
    mgc_io_sync(0)                                            0.000     0.000      0.000            0.000 0.000          5           5 
                                                                                                                                       
    TOTAL AREA (After Assignment):                        10712.135     3.000   2434.000          259.000                              
    
  Area Scores
                      Post-Scheduling    Post-DP & FSM Post-Assignment 
    ----------------- --------------- ---------------- ---------------
    Total Area Score:   8065.7          19472.4         10735.1        
    Total Reg:             0.0              0.0             0.0        
                                                                       
    DataPath:           8065.7 (100%)   19449.4 (100%)  10712.1 (100%) 
      MUX:                 0.0           1844.1   (9%)   1387.2  (13%) 
      FUNC:             8065.7 (100%)   17083.3  (88%)   8606.9  (80%) 
      LOGIC:               0.0            522.0   (3%)    718.0   (7%) 
      BUFFER:              0.0              0.0             0.0        
      MEM:                 0.0              0.0             0.0        
      ROM:                 0.0              0.0             0.0        
      REG:                 0.0              0.0             0.0        
                                                                       
    
    FSM:                   0.0             23.0   (0%)     23.0   (0%) 
      FSM-REG:             0.0              0.0             0.0        
      FSM-COMB:            0.0             23.0 (100%)     23.0 (100%) 
                                                                       
    
  Register-to-Variable Mappings
    Register                                       Size(bits) Gated Register CG Opt Done Variables                                             
    ---------------------------------------------- ---------- -------------- ----------- -----------------------------------------------------
    COMP_LOOP:twiddle_f#1.sva                              32         Y           Y      COMP_LOOP:twiddle_f#1.sva                             
                                                                                         COMP_LOOP:twiddle_f#10.sva                            
                                                                                         COMP_LOOP:twiddle_f#11.sva                            
                                                                                         COMP_LOOP:twiddle_f#12.sva                            
                                                                                         COMP_LOOP:twiddle_f#13.sva                            
                                                                                         COMP_LOOP:twiddle_f#14.sva                            
                                                                                         COMP_LOOP:twiddle_f#15.sva                            
                                                                                         COMP_LOOP:twiddle_f#2.sva                             
                                                                                         COMP_LOOP:twiddle_f#3.sva                             
                                                                                         COMP_LOOP:twiddle_f#4.sva                             
                                                                                         COMP_LOOP:twiddle_f#5.sva                             
                                                                                         COMP_LOOP:twiddle_f#6.sva                             
                                                                                         COMP_LOOP:twiddle_f#7.sva                             
                                                                                         COMP_LOOP:twiddle_f#8.sva                             
                                                                                         COMP_LOOP:twiddle_f.sva                               
                                                                                         VEC_LOOP:modulo_sub(return)#9.sva                     
    COMP_LOOP:twiddle_f#9.sva                              32         Y           Y      COMP_LOOP:twiddle_f#9.sva                             
                                                                                         VEC_LOOP:j#1.sva                                      
                                                                                         VEC_LOOP:modulo_sub(return)#1.sva                     
                                                                                         VEC_LOOP:modulo_sub(return)#10.sva                    
                                                                                         VEC_LOOP:modulo_sub(return)#11.sva                    
                                                                                         VEC_LOOP:modulo_sub(return)#12.sva                    
                                                                                         VEC_LOOP:modulo_sub(return)#13.sva                    
                                                                                         VEC_LOOP:modulo_sub(return)#14.sva                    
                                                                                         VEC_LOOP:modulo_sub(return)#15.sva                    
                                                                                         VEC_LOOP:modulo_sub(return)#2.sva                     
                                                                                         VEC_LOOP:modulo_sub(return)#3.sva                     
                                                                                         VEC_LOOP:modulo_sub(return)#4.sva                     
                                                                                         VEC_LOOP:modulo_sub(return)#5.sva                     
                                                                                         VEC_LOOP:modulo_sub(return).sva                       
    COMP_LOOP:twiddle_help#1.sva                           32         Y           Y      COMP_LOOP:twiddle_help#1.sva                          
                                                                                         COMP_LOOP:twiddle_help#10.sva                         
                                                                                         COMP_LOOP:twiddle_help#11.sva                         
                                                                                         COMP_LOOP:twiddle_help#12.sva                         
                                                                                         COMP_LOOP:twiddle_help#13.sva                         
                                                                                         COMP_LOOP:twiddle_help#14.sva                         
                                                                                         COMP_LOOP:twiddle_help#15.sva                         
                                                                                         COMP_LOOP:twiddle_help#2.sva                          
                                                                                         COMP_LOOP:twiddle_help#3.sva                          
                                                                                         COMP_LOOP:twiddle_help#4.sva                          
                                                                                         COMP_LOOP:twiddle_help#5.sva                          
                                                                                         COMP_LOOP:twiddle_help#6.sva                          
                                                                                         COMP_LOOP:twiddle_help#7.sva                          
                                                                                         COMP_LOOP:twiddle_help#8.sva                          
                                                                                         COMP_LOOP:twiddle_help.sva                            
    COMP_LOOP:twiddle_help#9.sva                           32         Y           Y      COMP_LOOP:twiddle_help#9.sva                          
                                                                                         VEC_LOOP:j#1.sva#1                                    
    VEC_LOOP:mult(vec)#1.sva                               32         Y                  VEC_LOOP:mult(vec)#1.sva                              
                                                                                         VEC_LOOP:mult(vec)#10.sva                             
                                                                                         VEC_LOOP:mult(vec)#11.sva                             
                                                                                         VEC_LOOP:mult(vec)#12.sva                             
                                                                                         VEC_LOOP:mult(vec)#13.sva                             
                                                                                         VEC_LOOP:mult(vec)#14.sva                             
                                                                                         VEC_LOOP:mult(vec)#15.sva                             
                                                                                         VEC_LOOP:mult(vec)#2.sva                              
                                                                                         VEC_LOOP:mult(vec)#3.sva                              
                                                                                         VEC_LOOP:mult(vec)#4.sva                              
                                                                                         VEC_LOOP:mult(vec)#5.sva                              
                                                                                         VEC_LOOP:mult(vec)#6.sva                              
                                                                                         VEC_LOOP:mult(vec)#7.sva                              
                                                                                         VEC_LOOP:mult(vec)#8.sva                              
                                                                                         VEC_LOOP:mult(vec)#9.sva                              
                                                                                         VEC_LOOP:mult(vec).sva                                
                                                                                         VEC_LOOP:modulo_sub(return)#6.sva                     
                                                                                         VEC_LOOP:modulo_sub(return)#7.sva                     
                                                                                         VEC_LOOP:modulo_sub(return)#8.sva                     
    factor1#1.sva                                          32         Y           Y      factor1#1.sva                                         
                                                                                         factor1#10.sva                                        
                                                                                         factor1#11.sva                                        
                                                                                         factor1#12.sva                                        
                                                                                         factor1#13.sva                                        
                                                                                         factor1#14.sva                                        
                                                                                         factor1#15.sva                                        
                                                                                         factor1#2.sva                                         
                                                                                         factor1#3.sva                                         
                                                                                         factor1#4.sva                                         
                                                                                         factor1#5.sva                                         
                                                                                         factor1#6.sva                                         
                                                                                         factor1#7.sva                                         
                                                                                         factor1#8.sva                                         
                                                                                         factor1#9.sva                                         
                                                                                         factor1.sva                                           
    p.sva                                                  32         Y           Y      p.sva                                                 
    twiddle:rsci.qa_d.bfwt(31:0)                           32         Y           Y      twiddle:rsci.qa_d.bfwt(31:0)                          
    twiddle:rsci.qa_d.bfwt(63:32)                          32         Y           Y      twiddle:rsci.qa_d.bfwt(63:32)                         
    twiddle_h:rsci.qa_d.bfwt(31:0)                         32         Y           Y      twiddle_h:rsci.qa_d.bfwt(31:0)                        
    twiddle_h:rsci.qa_d.bfwt(63:32)                        32         Y           Y      twiddle_h:rsci.qa_d.bfwt(63:32)                       
    vec:rsci.qa_d.bfwt(31:0)                               32         Y           Y      vec:rsci.qa_d.bfwt(31:0)                              
    vec:rsci.qa_d.bfwt(63:32)                              32         Y           Y      vec:rsci.qa_d.bfwt(63:32)                             
    STAGE_LOOP:lshift.psp.sva                              13         Y           Y      STAGE_LOOP:lshift.psp.sva                             
    VEC_LOOP:j#10(12:0).sva#1                              13         Y           Y      VEC_LOOP:j#10(12:0).sva#1                             
                                                                                         VEC_LOOP:j#11(12:0).sva#1                             
                                                                                         VEC_LOOP:j#12(12:0).sva#1                             
                                                                                         VEC_LOOP:j#13(12:0).sva#1                             
                                                                                         VEC_LOOP:j#14(12:0).sva#1                             
                                                                                         VEC_LOOP:j#15(12:0).sva#1                             
                                                                                         VEC_LOOP:j#2(12:0).sva#1                              
                                                                                         VEC_LOOP:j#3(12:0).sva#1                              
                                                                                         VEC_LOOP:j#4(12:0).sva#1                              
                                                                                         VEC_LOOP:j#5(12:0).sva#1                              
                                                                                         VEC_LOOP:j#6(12:0).sva#1                              
                                                                                         VEC_LOOP:j#7(12:0).sva#1                              
                                                                                         VEC_LOOP:j#8(12:0).sva#1                              
                                                                                         VEC_LOOP:j#9(12:0).sva#1                              
                                                                                         VEC_LOOP:j(12:0).sva#1                                
    COMP_LOOP-2:twiddle_f:lshift.ncse.sva                  12         Y           Y      COMP_LOOP-2:twiddle_f:lshift.ncse.sva                 
    VEC_LOOP:acc#1.cse#10.sva                              12         Y           Y      VEC_LOOP:acc#1.cse#10.sva                             
                                                                                         VEC_LOOP:acc#1.cse#12.sva                             
                                                                                         VEC_LOOP:acc#1.cse#14.sva                             
                                                                                         VEC_LOOP:acc#1.cse#2.sva                              
                                                                                         VEC_LOOP:acc#1.cse#4.sva                              
                                                                                         VEC_LOOP:acc#1.cse#6.sva                              
                                                                                         VEC_LOOP:acc#1.cse#8.sva                              
                                                                                         VEC_LOOP:acc#1.cse.sva                                
                                                                                         VEC_LOOP:j#10(12:0).sva(11:0)                         
                                                                                         VEC_LOOP:j#12(12:0).sva(11:0)                         
                                                                                         VEC_LOOP:j#14(12:0).sva(11:0)                         
                                                                                         VEC_LOOP:j#2(12:0).sva(11:0)                          
                                                                                         VEC_LOOP:j#4(12:0).sva(11:0)                          
                                                                                         VEC_LOOP:j#6(12:0).sva(11:0)                          
                                                                                         VEC_LOOP:j#8(12:0).sva(11:0)                          
                                                                                         VEC_LOOP:j(12:0).sva(11:0)                            
                                                                                         VEC_LOOP:j#11(12:0).sva(11:0)                         
                                                                                         VEC_LOOP:j#13(12:0).sva(11:0)                         
                                                                                         VEC_LOOP:j#15(12:0).sva(11:0)                         
                                                                                         VEC_LOOP:j#3(12:0).sva(11:0)                          
                                                                                         VEC_LOOP:j#5(12:0).sva(11:0)                          
                                                                                         VEC_LOOP:j#7(12:0).sva(11:0)                          
                                                                                         VEC_LOOP:j#9(12:0).sva(11:0)                          
    VEC_LOOP:acc#10.cse#1.sva                              12         Y           Y      VEC_LOOP:acc#10.cse#1.sva                             
                                                                                         VEC_LOOP:acc#10.cse#10.sva                            
                                                                                         VEC_LOOP:acc#10.cse#11.sva                            
                                                                                         VEC_LOOP:acc#10.cse#12.sva                            
                                                                                         VEC_LOOP:acc#10.cse#13.sva                            
                                                                                         VEC_LOOP:acc#10.cse#14.sva                            
                                                                                         VEC_LOOP:acc#10.cse#15.sva                            
                                                                                         VEC_LOOP:acc#10.cse#2.sva                             
                                                                                         VEC_LOOP:acc#10.cse#3.sva                             
                                                                                         VEC_LOOP:acc#10.cse#4.sva                             
                                                                                         VEC_LOOP:acc#10.cse#5.sva                             
                                                                                         VEC_LOOP:acc#10.cse#6.sva                             
                                                                                         VEC_LOOP:acc#10.cse#7.sva                             
                                                                                         VEC_LOOP:acc#10.cse#8.sva                             
                                                                                         VEC_LOOP:acc#10.cse#9.sva                             
                                                                                         VEC_LOOP:acc#10.cse.sva                               
    COMP_LOOP-3:twiddle_f:lshift.ncse.sva                  11         Y           Y      COMP_LOOP-3:twiddle_f:lshift.ncse.sva                 
    COMP_LOOP-5:twiddle_f:lshift.ncse.sva                  10         Y           Y      COMP_LOOP-5:twiddle_f:lshift.ncse.sva                 
    VEC_LOOP:acc#11.psp.sva(9:0)                           10         Y           Y      VEC_LOOP:acc#11.psp.sva                               
                                                                                         VEC_LOOP:acc#13.psp.sva                               
                                                                                         VEC_LOOP:acc#15.psp.sva                               
                                                                                         VEC_LOOP:acc#17.psp.sva                               
                                                                                         VEC_LOOP:acc#12.psp.sva                               
                                                                                         VEC_LOOP:acc#16.psp.sva                               
    COMP_LOOP-9:twiddle_f:mul.psp.sva                       9         Y           Y      COMP_LOOP-9:twiddle_f:mul.psp.sva                     
                                                                                         VEC_LOOP:acc#14.psp.sva                               
    COMP_LOOP:k(12:4).sva(7:0)                              8         Y           Y      COMP_LOOP:k(12:4).sva(7:0)                            
    VEC_LOOP:acc.psp.sva                                    8         Y           Y      VEC_LOOP:acc.psp.sva                                  
    COMP_LOOP-1:twiddle_f:acc.cse.sva                       4         Y           Y      COMP_LOOP-1:twiddle_f:acc.cse.sva                     
    STAGE_LOOP:i(3:0).sva                                   4         Y           Y      STAGE_LOOP:i(3:0).sva                                 
    COMP_LOOP-1:VEC_LOOP:slc(VEC_LOOP:acc)(20).itm          1         Y           Y      COMP_LOOP-1:VEC_LOOP:slc(VEC_LOOP:acc)(20).itm        
                                                                                         run_ac_sync_tmp_dobj.sva                              
    VEC_LOOP:acc#11.psp.sva(10)                             1         Y           Y      VEC_LOOP:acc#11.psp.sva                               
                                                                                         VEC_LOOP:acc#13.psp.sva                               
                                                                                         VEC_LOOP:acc#15.psp.sva                               
                                                                                         VEC_LOOP:acc#17.psp.sva                               
                                                                                         VEC_LOOP:acc#12.psp.sva                               
                                                                                         VEC_LOOP:acc#16.psp.sva                               
    complete:rsci.bcwt                                      1                            complete:rsci.bcwt                                    
    core.wten.reg                                           1                            core.wten.reg                                         
    reg(complete:rsci.oswt).cse                             1         Y                  reg(complete:rsci.oswt).cse                           
    reg(ensig.cgo#2).cse                                    1         Y                  reg(ensig.cgo#2).cse                                  
    reg(ensig.cgo).cse                                      1         Y                  reg(ensig.cgo).cse                                    
    reg(run:rsci.oswt).cse                                  1         Y                  reg(run:rsci.oswt).cse                                
    reg(twiddle:rsci.oswt#1).cse                            1         Y                  reg(twiddle:rsci.oswt#1).cse                          
    reg(twiddle:rsci.oswt).cse                              1         Y                  reg(twiddle:rsci.oswt).cse                            
    reg(vec:rsc.triosy:obj.iswt0).cse                       1         Y                  reg(vec:rsc.triosy:obj.iswt0).cse                     
    reg(vec:rsci.oswt#1).cse                                1         Y                  reg(vec:rsci.oswt#1).cse                              
    reg(vec:rsci.oswt).cse                                  1         Y                  reg(vec:rsci.oswt).cse                                
    run:rsci.bcwt                                           1                            run:rsci.bcwt                                         
    run:rsci.ivld.bfwt                                      1         Y           Y      run:rsci.ivld.bfwt                                    
    twiddle:rsci.bcwt                                       1                            twiddle:rsci.bcwt                                     
    twiddle:rsci.bcwt#1                                     1                            twiddle:rsci.bcwt#1                                   
    twiddle_h:rsci.bcwt                                     1                            twiddle_h:rsci.bcwt                                   
    twiddle_h:rsci.bcwt#1                                   1                            twiddle_h:rsci.bcwt#1                                 
    vec:rsci.bcwt                                           1                            vec:rsci.bcwt                                         
    vec:rsci.bcwt#1                                         1                            vec:rsci.bcwt#1                                       
                                                                                                                                               
    Total:                                                563            554         513 (Total Gating Ratio: 0.98, CG Opt Gating Ratio: 0.91) 
    
  Timing Report
    Critical Path
      Max Delay:  10.041632
      Slack:      -0.04163199999999989
      
      Path                                                                                                                                Startpoint                                                            Endpoint                                Delay   Slack   
      ----------------------------------------------------------------------------------------------------------------------------------- --------------------------------------------------------------------- --------------------------------------- ------- -------
      1                                                                                                                                   inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp/twiddle:rsc.adra 10.0416 -0.0416 
                                                                                                                                                                                                                                                                        
        Instance                                                                                                                          Component                                                                                                     Delta   Delay   
        --------                                                                                                                          ---------                                                                                                     -----   -----   
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst                                                             inPlaceNTT_DIT_precomp:core_core:fsm                                                                          0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                                                                          0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(6)#266                                                                                                                                                                                              0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(6)#266.itm                                                                                                                                                                                          0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/not#814                                                                                               mgc_not_1                                                                                                     0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/not#814.itm                                                                                                                                                                                                         0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/and#225                                                                                               mgc_and_1_2                                                                                                   0.5500  0.5500  
        inPlaceNTT_DIT_precomp:core/and.dcpl#173                                                                                                                                                                                                        0.0000  0.5500  
        inPlaceNTT_DIT_precomp:core/and#226                                                                                               mgc_and_1_2                                                                                                   0.5500  1.1000  
        inPlaceNTT_DIT_precomp:core/and.dcpl#174                                                                                                                                                                                                        0.0000  1.1000  
        inPlaceNTT_DIT_precomp:core/and#227                                                                                               mgc_and_1_2                                                                                                   0.5500  1.6500  
        inPlaceNTT_DIT_precomp:core/and.dcpl#175                                                                                                                                                                                                        0.0000  1.6500  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:or#18                                                                             mgc_or_1_2                                                                                                    0.5500  2.2000  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:or#18.itm                                                                                                                                                                                       0.0000  2.2000  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#161                                                                         mgc_mux1hot_12_4                                                                                              1.5000  3.7000  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#161.itm                                                                                                                                                                                   0.0000  3.7000  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-13:twiddle_f:mul:rg                                                                         mgc_mul_12_0_12_0_12                                                                                          3.7916  7.4916  
        inPlaceNTT_DIT_precomp:core/z.out#1                                                                                                                                                                                                             0.0000  7.4916  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(3)                                                                                                                                                     0.0000  7.4916  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(3).itm                                                                                                                                                 0.0000  7.4916  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#14                                                                          mgc_mux1hot_1_6                                                                                               1.5000  8.9916  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#14.itm                                                                                                                                                                                    0.0000  8.9916  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:and                                                                               mgc_and_1_2                                                                                                   0.5500  9.5416  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:and.rmff                                                                                                                                                                                        0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:conc#219                                                                                                                                                                                        0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:conc#219.itm                                                                                                                                                                                    0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.core.pff                                                                                                                                                                         0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(23-14)#1                                                                                                                                           0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(23-14)#1.itm                                                                                                                                       0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#3                                                                                                                                                                           0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#3.itm                                                                                                                                                                       0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d.core.pff                                                                                                                                                   0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(23-14)                                                                                                                       0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(23-14).itm                                                                                                                   0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:conc#10                                                                                                                                                    0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d                                                                                                                                                            0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.reg                                                                                                                                                                              0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:asn(twiddle:rsci.adra_d)                                                                                                                                                         0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d                                                                                                                                                                                  0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core/twiddle:rsci.adra_d.reg                                                                                                                                                                                             0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:asn(twiddle:rsci.adra_d)                                                                                                                                                                        0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core/twiddle:rsci.adra_d                                                                                                                                                                                                 0.0000  9.5416  
        inPlaceNTT_DIT_precomp/twiddle:rsci.adra_d                                                                                                                                                                                                      0.0000  9.5416  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1)gen/adra_d                                                                                                                                               0.0000  9.5416  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1)gen/COMP_LOOP:twiddle_f:slc(adra_d)(11-0)                                                                                                                0.0000  9.5416  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1)gen/COMP_LOOP:twiddle_f:asn(adra)                                                                                                                        0.0000  9.5416  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1)gen/adra                                                                                                                                                 0.0000  9.5416  
        inPlaceNTT_DIT_precomp/twiddle:rsc.adra                                                                                                                                                                                                         0.5000  10.0416 
                                                                                                                                                                                                                                                                        
      2                                                                                                                                   inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp/twiddle:rsc.adra 10.0416 -0.0416 
                                                                                                                                                                                                                                                                        
        Instance                                                                                                                          Component                                                                                                     Delta   Delay   
        --------                                                                                                                          ---------                                                                                                     -----   -----   
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst                                                             inPlaceNTT_DIT_precomp:core_core:fsm                                                                          0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                                                                          0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(6)#266                                                                                                                                                                                              0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(6)#266.itm                                                                                                                                                                                          0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/not#814                                                                                               mgc_not_1                                                                                                     0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/not#814.itm                                                                                                                                                                                                         0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/and#225                                                                                               mgc_and_1_2                                                                                                   0.5500  0.5500  
        inPlaceNTT_DIT_precomp:core/and.dcpl#173                                                                                                                                                                                                        0.0000  0.5500  
        inPlaceNTT_DIT_precomp:core/and#226                                                                                               mgc_and_1_2                                                                                                   0.5500  1.1000  
        inPlaceNTT_DIT_precomp:core/and.dcpl#174                                                                                                                                                                                                        0.0000  1.1000  
        inPlaceNTT_DIT_precomp:core/and#241                                                                                               mgc_and_1_2                                                                                                   0.5500  1.6500  
        inPlaceNTT_DIT_precomp:core/and.dcpl#189                                                                                                                                                                                                        0.0000  1.6500  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:or                                                                                mgc_or_1_4                                                                                                    0.5500  2.2000  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:or.itm                                                                                                                                                                                          0.0000  2.2000  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#161                                                                         mgc_mux1hot_12_4                                                                                              1.5000  3.7000  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#161.itm                                                                                                                                                                                   0.0000  3.7000  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-13:twiddle_f:mul:rg                                                                         mgc_mul_12_0_12_0_12                                                                                          3.7916  7.4916  
        inPlaceNTT_DIT_precomp:core/z.out#1                                                                                                                                                                                                             0.0000  7.4916  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(3)                                                                                                                                                     0.0000  7.4916  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(3).itm                                                                                                                                                 0.0000  7.4916  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#14                                                                          mgc_mux1hot_1_6                                                                                               1.5000  8.9916  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#14.itm                                                                                                                                                                                    0.0000  8.9916  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:and                                                                               mgc_and_1_2                                                                                                   0.5500  9.5416  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:and.rmff                                                                                                                                                                                        0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:conc#219                                                                                                                                                                                        0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:conc#219.itm                                                                                                                                                                                    0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.core.pff                                                                                                                                                                         0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(23-14)#1                                                                                                                                           0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(23-14)#1.itm                                                                                                                                       0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#3                                                                                                                                                                           0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#3.itm                                                                                                                                                                       0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d.core.pff                                                                                                                                                   0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(23-14)                                                                                                                       0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(23-14).itm                                                                                                                   0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:conc#10                                                                                                                                                    0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d                                                                                                                                                            0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.reg                                                                                                                                                                              0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:asn(twiddle:rsci.adra_d)                                                                                                                                                         0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d                                                                                                                                                                                  0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core/twiddle:rsci.adra_d.reg                                                                                                                                                                                             0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:asn(twiddle:rsci.adra_d)                                                                                                                                                                        0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core/twiddle:rsci.adra_d                                                                                                                                                                                                 0.0000  9.5416  
        inPlaceNTT_DIT_precomp/twiddle:rsci.adra_d                                                                                                                                                                                                      0.0000  9.5416  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1)gen/adra_d                                                                                                                                               0.0000  9.5416  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1)gen/COMP_LOOP:twiddle_f:slc(adra_d)(11-0)                                                                                                                0.0000  9.5416  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1)gen/COMP_LOOP:twiddle_f:asn(adra)                                                                                                                        0.0000  9.5416  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1)gen/adra                                                                                                                                                 0.0000  9.5416  
        inPlaceNTT_DIT_precomp/twiddle:rsc.adra                                                                                                                                                                                                         0.5000  10.0416 
                                                                                                                                                                                                                                                                        
      3                                                                                                                                   inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp/twiddle:rsc.adra 10.0416 -0.0416 
                                                                                                                                                                                                                                                                        
        Instance                                                                                                                          Component                                                                                                     Delta   Delay   
        --------                                                                                                                          ---------                                                                                                     -----   -----   
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst                                                             inPlaceNTT_DIT_precomp:core_core:fsm                                                                          0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                                                                          0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(6)#266                                                                                                                                                                                              0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(6)#266.itm                                                                                                                                                                                          0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/not#814                                                                                               mgc_not_1                                                                                                     0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/not#814.itm                                                                                                                                                                                                         0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/and#225                                                                                               mgc_and_1_2                                                                                                   0.5500  0.5500  
        inPlaceNTT_DIT_precomp:core/and.dcpl#173                                                                                                                                                                                                        0.0000  0.5500  
        inPlaceNTT_DIT_precomp:core/and#226                                                                                               mgc_and_1_2                                                                                                   0.5500  1.1000  
        inPlaceNTT_DIT_precomp:core/and.dcpl#174                                                                                                                                                                                                        0.0000  1.1000  
        inPlaceNTT_DIT_precomp:core/and#227                                                                                               mgc_and_1_2                                                                                                   0.5500  1.6500  
        inPlaceNTT_DIT_precomp:core/and.dcpl#175                                                                                                                                                                                                        0.0000  1.6500  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:or#18                                                                             mgc_or_1_2                                                                                                    0.5500  2.2000  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:or#18.itm                                                                                                                                                                                       0.0000  2.2000  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#161                                                                         mgc_mux1hot_12_4                                                                                              1.5000  3.7000  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#161.itm                                                                                                                                                                                   0.0000  3.7000  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-13:twiddle_f:mul:rg                                                                         mgc_mul_12_0_12_0_12                                                                                          3.7916  7.4916  
        inPlaceNTT_DIT_precomp:core/z.out#1                                                                                                                                                                                                             0.0000  7.4916  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(2)                                                                                                                                                     0.0000  7.4916  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(2).itm                                                                                                                                                 0.0000  7.4916  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#29                                                                          mgc_mux1hot_1_5                                                                                               1.5000  8.9916  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#29.itm                                                                                                                                                                                    0.0000  8.9916  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:and#3                                                                             mgc_and_1_2                                                                                                   0.5500  9.5416  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#29.rmff                                                                                                                                                                                   0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:conc#219                                                                                                                                                                                        0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:conc#219.itm                                                                                                                                                                                    0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.core.pff                                                                                                                                                                         0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(23-14)#1                                                                                                                                           0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(23-14)#1.itm                                                                                                                                       0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#3                                                                                                                                                                           0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#3.itm                                                                                                                                                                       0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d.core.pff                                                                                                                                                   0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(23-14)                                                                                                                       0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(23-14).itm                                                                                                                   0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:conc#10                                                                                                                                                    0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d                                                                                                                                                            0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.reg                                                                                                                                                                              0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:asn(twiddle:rsci.adra_d)                                                                                                                                                         0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d                                                                                                                                                                                  0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core/twiddle:rsci.adra_d.reg                                                                                                                                                                                             0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:asn(twiddle:rsci.adra_d)                                                                                                                                                                        0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core/twiddle:rsci.adra_d                                                                                                                                                                                                 0.0000  9.5416  
        inPlaceNTT_DIT_precomp/twiddle:rsci.adra_d                                                                                                                                                                                                      0.0000  9.5416  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1)gen/adra_d                                                                                                                                               0.0000  9.5416  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1)gen/COMP_LOOP:twiddle_f:slc(adra_d)(11-0)                                                                                                                0.0000  9.5416  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1)gen/COMP_LOOP:twiddle_f:asn(adra)                                                                                                                        0.0000  9.5416  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1)gen/adra                                                                                                                                                 0.0000  9.5416  
        inPlaceNTT_DIT_precomp/twiddle:rsc.adra                                                                                                                                                                                                         0.5000  10.0416 
                                                                                                                                                                                                                                                                        
      4                                                                                                                                   inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp/twiddle:rsc.adra 10.0416 -0.0416 
                                                                                                                                                                                                                                                                        
        Instance                                                                                                                          Component                                                                                                     Delta   Delay   
        --------                                                                                                                          ---------                                                                                                     -----   -----   
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst                                                             inPlaceNTT_DIT_precomp:core_core:fsm                                                                          0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                                                                          0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(6)#266                                                                                                                                                                                              0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(6)#266.itm                                                                                                                                                                                          0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/not#814                                                                                               mgc_not_1                                                                                                     0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/not#814.itm                                                                                                                                                                                                         0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/and#225                                                                                               mgc_and_1_2                                                                                                   0.5500  0.5500  
        inPlaceNTT_DIT_precomp:core/and.dcpl#173                                                                                                                                                                                                        0.0000  0.5500  
        inPlaceNTT_DIT_precomp:core/and#226                                                                                               mgc_and_1_2                                                                                                   0.5500  1.1000  
        inPlaceNTT_DIT_precomp:core/and.dcpl#174                                                                                                                                                                                                        0.0000  1.1000  
        inPlaceNTT_DIT_precomp:core/and#227                                                                                               mgc_and_1_2                                                                                                   0.5500  1.6500  
        inPlaceNTT_DIT_precomp:core/and.dcpl#175                                                                                                                                                                                                        0.0000  1.6500  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:or#18                                                                             mgc_or_1_2                                                                                                    0.5500  2.2000  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:or#18.itm                                                                                                                                                                                       0.0000  2.2000  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#161                                                                         mgc_mux1hot_12_4                                                                                              1.5000  3.7000  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#161.itm                                                                                                                                                                                   0.0000  3.7000  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-13:twiddle_f:mul:rg                                                                         mgc_mul_12_0_12_0_12                                                                                          3.7916  7.4916  
        inPlaceNTT_DIT_precomp:core/z.out#1                                                                                                                                                                                                             0.0000  7.4916  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#1)(9-0)#3                                                                                                                                                                             0.0000  7.4916  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#1)(9-0)#3.itm                                                                                                                                                                         0.0000  7.4916  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#14                                                                          mgc_mux1hot_1_6                                                                                               1.5000  8.9916  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#14.itm                                                                                                                                                                                    0.0000  8.9916  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:and                                                                               mgc_and_1_2                                                                                                   0.5500  9.5416  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:and.rmff                                                                                                                                                                                        0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:conc#219                                                                                                                                                                                        0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:conc#219.itm                                                                                                                                                                                    0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.core.pff                                                                                                                                                                         0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(23-14)#1                                                                                                                                           0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(23-14)#1.itm                                                                                                                                       0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#3                                                                                                                                                                           0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#3.itm                                                                                                                                                                       0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d.core.pff                                                                                                                                                   0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(23-14)                                                                                                                       0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(23-14).itm                                                                                                                   0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:conc#10                                                                                                                                                    0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d                                                                                                                                                            0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.reg                                                                                                                                                                              0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:asn(twiddle:rsci.adra_d)                                                                                                                                                         0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d                                                                                                                                                                                  0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core/twiddle:rsci.adra_d.reg                                                                                                                                                                                             0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:asn(twiddle:rsci.adra_d)                                                                                                                                                                        0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core/twiddle:rsci.adra_d                                                                                                                                                                                                 0.0000  9.5416  
        inPlaceNTT_DIT_precomp/twiddle:rsci.adra_d                                                                                                                                                                                                      0.0000  9.5416  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1)gen/adra_d                                                                                                                                               0.0000  9.5416  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1)gen/COMP_LOOP:twiddle_f:slc(adra_d)(11-0)                                                                                                                0.0000  9.5416  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1)gen/COMP_LOOP:twiddle_f:asn(adra)                                                                                                                        0.0000  9.5416  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1)gen/adra                                                                                                                                                 0.0000  9.5416  
        inPlaceNTT_DIT_precomp/twiddle:rsc.adra                                                                                                                                                                                                         0.5000  10.0416 
                                                                                                                                                                                                                                                                        
      5                                                                                                                                   inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp/twiddle:rsc.adra 10.0416 -0.0416 
                                                                                                                                                                                                                                                                        
        Instance                                                                                                                          Component                                                                                                     Delta   Delay   
        --------                                                                                                                          ---------                                                                                                     -----   -----   
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst                                                             inPlaceNTT_DIT_precomp:core_core:fsm                                                                          0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                                                                          0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(6)#266                                                                                                                                                                                              0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(6)#266.itm                                                                                                                                                                                          0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/not#814                                                                                               mgc_not_1                                                                                                     0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/not#814.itm                                                                                                                                                                                                         0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/and#225                                                                                               mgc_and_1_2                                                                                                   0.5500  0.5500  
        inPlaceNTT_DIT_precomp:core/and.dcpl#173                                                                                                                                                                                                        0.0000  0.5500  
        inPlaceNTT_DIT_precomp:core/and#226                                                                                               mgc_and_1_2                                                                                                   0.5500  1.1000  
        inPlaceNTT_DIT_precomp:core/and.dcpl#174                                                                                                                                                                                                        0.0000  1.1000  
        inPlaceNTT_DIT_precomp:core/and#241                                                                                               mgc_and_1_2                                                                                                   0.5500  1.6500  
        inPlaceNTT_DIT_precomp:core/and.dcpl#189                                                                                                                                                                                                        0.0000  1.6500  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:or                                                                                mgc_or_1_4                                                                                                    0.5500  2.2000  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:or.itm                                                                                                                                                                                          0.0000  2.2000  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#161                                                                         mgc_mux1hot_12_4                                                                                              1.5000  3.7000  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#161.itm                                                                                                                                                                                   0.0000  3.7000  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-13:twiddle_f:mul:rg                                                                         mgc_mul_12_0_12_0_12                                                                                          3.7916  7.4916  
        inPlaceNTT_DIT_precomp:core/z.out#1                                                                                                                                                                                                             0.0000  7.4916  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#1)(9-0)#3                                                                                                                                                                             0.0000  7.4916  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#1)(9-0)#3.itm                                                                                                                                                                         0.0000  7.4916  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#14                                                                          mgc_mux1hot_1_6                                                                                               1.5000  8.9916  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#14.itm                                                                                                                                                                                    0.0000  8.9916  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:and                                                                               mgc_and_1_2                                                                                                   0.5500  9.5416  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:and.rmff                                                                                                                                                                                        0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:conc#219                                                                                                                                                                                        0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:conc#219.itm                                                                                                                                                                                    0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.core.pff                                                                                                                                                                         0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(23-14)#1                                                                                                                                           0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(23-14)#1.itm                                                                                                                                       0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#3                                                                                                                                                                           0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#3.itm                                                                                                                                                                       0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d.core.pff                                                                                                                                                   0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(23-14)                                                                                                                       0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(23-14).itm                                                                                                                   0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:conc#10                                                                                                                                                    0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d                                                                                                                                                            0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.reg                                                                                                                                                                              0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:asn(twiddle:rsci.adra_d)                                                                                                                                                         0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d                                                                                                                                                                                  0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core/twiddle:rsci.adra_d.reg                                                                                                                                                                                             0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:asn(twiddle:rsci.adra_d)                                                                                                                                                                        0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core/twiddle:rsci.adra_d                                                                                                                                                                                                 0.0000  9.5416  
        inPlaceNTT_DIT_precomp/twiddle:rsci.adra_d                                                                                                                                                                                                      0.0000  9.5416  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1)gen/adra_d                                                                                                                                               0.0000  9.5416  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1)gen/COMP_LOOP:twiddle_f:slc(adra_d)(11-0)                                                                                                                0.0000  9.5416  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1)gen/COMP_LOOP:twiddle_f:asn(adra)                                                                                                                        0.0000  9.5416  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1)gen/adra                                                                                                                                                 0.0000  9.5416  
        inPlaceNTT_DIT_precomp/twiddle:rsc.adra                                                                                                                                                                                                         0.5000  10.0416 
                                                                                                                                                                                                                                                                        
      6                                                                                                                                   inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp/twiddle:rsc.adrb 10.0416 -0.0416 
                                                                                                                                                                                                                                                                        
        Instance                                                                                                                          Component                                                                                                     Delta   Delay   
        --------                                                                                                                          ---------                                                                                                     -----   -----   
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst                                                             inPlaceNTT_DIT_precomp:core_core:fsm                                                                          0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                                                                          0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(6)#266                                                                                                                                                                                              0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(6)#266.itm                                                                                                                                                                                          0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/not#814                                                                                               mgc_not_1                                                                                                     0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/not#814.itm                                                                                                                                                                                                         0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/and#225                                                                                               mgc_and_1_2                                                                                                   0.5500  0.5500  
        inPlaceNTT_DIT_precomp:core/and.dcpl#173                                                                                                                                                                                                        0.0000  0.5500  
        inPlaceNTT_DIT_precomp:core/and#226                                                                                               mgc_and_1_2                                                                                                   0.5500  1.1000  
        inPlaceNTT_DIT_precomp:core/and.dcpl#174                                                                                                                                                                                                        0.0000  1.1000  
        inPlaceNTT_DIT_precomp:core/and#227                                                                                               mgc_and_1_2                                                                                                   0.5500  1.6500  
        inPlaceNTT_DIT_precomp:core/and.dcpl#175                                                                                                                                                                                                        0.0000  1.6500  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:or#18                                                                             mgc_or_1_2                                                                                                    0.5500  2.2000  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:or#18.itm                                                                                                                                                                                       0.0000  2.2000  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#161                                                                         mgc_mux1hot_12_4                                                                                              1.5000  3.7000  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#161.itm                                                                                                                                                                                   0.0000  3.7000  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-13:twiddle_f:mul:rg                                                                         mgc_mul_12_0_12_0_12                                                                                          3.7916  7.4916  
        inPlaceNTT_DIT_precomp:core/z.out#1                                                                                                                                                                                                             0.0000  7.4916  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(3)                                                                                                                                                     0.0000  7.4916  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(3).itm                                                                                                                                                 0.0000  7.4916  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#14                                                                          mgc_mux1hot_1_6                                                                                               1.5000  8.9916  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#14.itm                                                                                                                                                                                    0.0000  8.9916  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:and                                                                               mgc_and_1_2                                                                                                   0.5500  9.5416  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:and.rmff                                                                                                                                                                                        0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:conc#219                                                                                                                                                                                        0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:conc#219.itm                                                                                                                                                                                    0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.core.pff                                                                                                                                                                         0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(23-14)#1                                                                                                                                           0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(23-14)#1.itm                                                                                                                                       0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#3                                                                                                                                                                           0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#3.itm                                                                                                                                                                       0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d.core.pff                                                                                                                                                   0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(23-14)                                                                                                                       0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(23-14).itm                                                                                                                   0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:conc#10                                                                                                                                                    0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d                                                                                                                                                            0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.reg                                                                                                                                                                              0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:asn(twiddle:rsci.adra_d)                                                                                                                                                         0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d                                                                                                                                                                                  0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core/twiddle:rsci.adra_d.reg                                                                                                                                                                                             0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:asn(twiddle:rsci.adra_d)                                                                                                                                                                        0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core/twiddle:rsci.adra_d                                                                                                                                                                                                 0.0000  9.5416  
        inPlaceNTT_DIT_precomp/twiddle:rsci.adra_d                                                                                                                                                                                                      0.0000  9.5416  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1)gen/adra_d                                                                                                                                               0.0000  9.5416  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1)gen/COMP_LOOP:twiddle_f:slc(adra_d)(23-12)                                                                                                               0.0000  9.5416  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1)gen/COMP_LOOP:twiddle_f:asn(adrb)                                                                                                                        0.0000  9.5416  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1)gen/adrb                                                                                                                                                 0.0000  9.5416  
        inPlaceNTT_DIT_precomp/twiddle:rsc.adrb                                                                                                                                                                                                         0.5000  10.0416 
                                                                                                                                                                                                                                                                        
      7                                                                                                                                   inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp/twiddle:rsc.adrb 10.0416 -0.0416 
                                                                                                                                                                                                                                                                        
        Instance                                                                                                                          Component                                                                                                     Delta   Delay   
        --------                                                                                                                          ---------                                                                                                     -----   -----   
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst                                                             inPlaceNTT_DIT_precomp:core_core:fsm                                                                          0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                                                                          0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(6)#266                                                                                                                                                                                              0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(6)#266.itm                                                                                                                                                                                          0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/not#814                                                                                               mgc_not_1                                                                                                     0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/not#814.itm                                                                                                                                                                                                         0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/and#225                                                                                               mgc_and_1_2                                                                                                   0.5500  0.5500  
        inPlaceNTT_DIT_precomp:core/and.dcpl#173                                                                                                                                                                                                        0.0000  0.5500  
        inPlaceNTT_DIT_precomp:core/and#226                                                                                               mgc_and_1_2                                                                                                   0.5500  1.1000  
        inPlaceNTT_DIT_precomp:core/and.dcpl#174                                                                                                                                                                                                        0.0000  1.1000  
        inPlaceNTT_DIT_precomp:core/and#227                                                                                               mgc_and_1_2                                                                                                   0.5500  1.6500  
        inPlaceNTT_DIT_precomp:core/and.dcpl#175                                                                                                                                                                                                        0.0000  1.6500  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:or#18                                                                             mgc_or_1_2                                                                                                    0.5500  2.2000  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:or#18.itm                                                                                                                                                                                       0.0000  2.2000  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#161                                                                         mgc_mux1hot_12_4                                                                                              1.5000  3.7000  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#161.itm                                                                                                                                                                                   0.0000  3.7000  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-13:twiddle_f:mul:rg                                                                         mgc_mul_12_0_12_0_12                                                                                          3.7916  7.4916  
        inPlaceNTT_DIT_precomp:core/z.out#1                                                                                                                                                                                                             0.0000  7.4916  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#1)(10-0)#1                                                                                                                                                                            0.0000  7.4916  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#1)(10-0)#1.itm                                                                                                                                                                        0.0000  7.4916  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#14                                                                          mgc_mux1hot_1_6                                                                                               1.5000  8.9916  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#14.itm                                                                                                                                                                                    0.0000  8.9916  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:and                                                                               mgc_and_1_2                                                                                                   0.5500  9.5416  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:and.rmff                                                                                                                                                                                        0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:conc#219                                                                                                                                                                                        0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:conc#219.itm                                                                                                                                                                                    0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.core.pff                                                                                                                                                                         0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(23-14)#1                                                                                                                                           0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(23-14)#1.itm                                                                                                                                       0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#3                                                                                                                                                                           0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#3.itm                                                                                                                                                                       0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d.core.pff                                                                                                                                                   0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(23-14)                                                                                                                       0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(23-14).itm                                                                                                                   0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:conc#10                                                                                                                                                    0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d                                                                                                                                                            0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.reg                                                                                                                                                                              0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:asn(twiddle:rsci.adra_d)                                                                                                                                                         0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d                                                                                                                                                                                  0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core/twiddle:rsci.adra_d.reg                                                                                                                                                                                             0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:asn(twiddle:rsci.adra_d)                                                                                                                                                                        0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core/twiddle:rsci.adra_d                                                                                                                                                                                                 0.0000  9.5416  
        inPlaceNTT_DIT_precomp/twiddle:rsci.adra_d                                                                                                                                                                                                      0.0000  9.5416  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1)gen/adra_d                                                                                                                                               0.0000  9.5416  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1)gen/COMP_LOOP:twiddle_f:slc(adra_d)(23-12)                                                                                                               0.0000  9.5416  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1)gen/COMP_LOOP:twiddle_f:asn(adrb)                                                                                                                        0.0000  9.5416  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1)gen/adrb                                                                                                                                                 0.0000  9.5416  
        inPlaceNTT_DIT_precomp/twiddle:rsc.adrb                                                                                                                                                                                                         0.5000  10.0416 
                                                                                                                                                                                                                                                                        
      8                                                                                                                                   inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp/twiddle:rsc.adrb 10.0416 -0.0416 
                                                                                                                                                                                                                                                                        
        Instance                                                                                                                          Component                                                                                                     Delta   Delay   
        --------                                                                                                                          ---------                                                                                                     -----   -----   
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst                                                             inPlaceNTT_DIT_precomp:core_core:fsm                                                                          0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                                                                          0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(6)#266                                                                                                                                                                                              0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(6)#266.itm                                                                                                                                                                                          0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/not#814                                                                                               mgc_not_1                                                                                                     0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/not#814.itm                                                                                                                                                                                                         0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/and#225                                                                                               mgc_and_1_2                                                                                                   0.5500  0.5500  
        inPlaceNTT_DIT_precomp:core/and.dcpl#173                                                                                                                                                                                                        0.0000  0.5500  
        inPlaceNTT_DIT_precomp:core/and#226                                                                                               mgc_and_1_2                                                                                                   0.5500  1.1000  
        inPlaceNTT_DIT_precomp:core/and.dcpl#174                                                                                                                                                                                                        0.0000  1.1000  
        inPlaceNTT_DIT_precomp:core/and#227                                                                                               mgc_and_1_2                                                                                                   0.5500  1.6500  
        inPlaceNTT_DIT_precomp:core/and.dcpl#175                                                                                                                                                                                                        0.0000  1.6500  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:or#18                                                                             mgc_or_1_2                                                                                                    0.5500  2.2000  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:or#18.itm                                                                                                                                                                                       0.0000  2.2000  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#161                                                                         mgc_mux1hot_12_4                                                                                              1.5000  3.7000  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#161.itm                                                                                                                                                                                   0.0000  3.7000  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-13:twiddle_f:mul:rg                                                                         mgc_mul_12_0_12_0_12                                                                                          3.7916  7.4916  
        inPlaceNTT_DIT_precomp:core/z.out#1                                                                                                                                                                                                             0.0000  7.4916  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(3)                                                                                                                                                     0.0000  7.4916  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(3).itm                                                                                                                                                 0.0000  7.4916  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#14                                                                          mgc_mux1hot_1_6                                                                                               1.5000  8.9916  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#14.itm                                                                                                                                                                                    0.0000  8.9916  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:and                                                                               mgc_and_1_2                                                                                                   0.5500  9.5416  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:and.rmff                                                                                                                                                                                        0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:conc#219                                                                                                                                                                                        0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:conc#219.itm                                                                                                                                                                                    0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.core.pff                                                                                                                                                                         0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(11-0)#1                                                                                                                                            0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(11-0)#1.itm                                                                                                                                        0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#3                                                                                                                                                                           0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#3.itm                                                                                                                                                                       0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d.core.pff                                                                                                                                                   0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(23-14)                                                                                                                       0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(23-14).itm                                                                                                                   0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:conc#10                                                                                                                                                    0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d                                                                                                                                                            0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.reg                                                                                                                                                                              0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:asn(twiddle:rsci.adra_d)                                                                                                                                                         0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d                                                                                                                                                                                  0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core/twiddle:rsci.adra_d.reg                                                                                                                                                                                             0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:asn(twiddle:rsci.adra_d)                                                                                                                                                                        0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core/twiddle:rsci.adra_d                                                                                                                                                                                                 0.0000  9.5416  
        inPlaceNTT_DIT_precomp/twiddle:rsci.adra_d                                                                                                                                                                                                      0.0000  9.5416  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1)gen/adra_d                                                                                                                                               0.0000  9.5416  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1)gen/COMP_LOOP:twiddle_f:slc(adra_d)(23-12)                                                                                                               0.0000  9.5416  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1)gen/COMP_LOOP:twiddle_f:asn(adrb)                                                                                                                        0.0000  9.5416  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1)gen/adrb                                                                                                                                                 0.0000  9.5416  
        inPlaceNTT_DIT_precomp/twiddle:rsc.adrb                                                                                                                                                                                                         0.5000  10.0416 
                                                                                                                                                                                                                                                                        
      9                                                                                                                                   inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp/twiddle:rsc.adrb 10.0416 -0.0416 
                                                                                                                                                                                                                                                                        
        Instance                                                                                                                          Component                                                                                                     Delta   Delay   
        --------                                                                                                                          ---------                                                                                                     -----   -----   
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst                                                             inPlaceNTT_DIT_precomp:core_core:fsm                                                                          0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                                                                          0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(6)#266                                                                                                                                                                                              0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(6)#266.itm                                                                                                                                                                                          0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/not#814                                                                                               mgc_not_1                                                                                                     0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/not#814.itm                                                                                                                                                                                                         0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/and#225                                                                                               mgc_and_1_2                                                                                                   0.5500  0.5500  
        inPlaceNTT_DIT_precomp:core/and.dcpl#173                                                                                                                                                                                                        0.0000  0.5500  
        inPlaceNTT_DIT_precomp:core/and#226                                                                                               mgc_and_1_2                                                                                                   0.5500  1.1000  
        inPlaceNTT_DIT_precomp:core/and.dcpl#174                                                                                                                                                                                                        0.0000  1.1000  
        inPlaceNTT_DIT_precomp:core/and#241                                                                                               mgc_and_1_2                                                                                                   0.5500  1.6500  
        inPlaceNTT_DIT_precomp:core/and.dcpl#189                                                                                                                                                                                                        0.0000  1.6500  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:or                                                                                mgc_or_1_4                                                                                                    0.5500  2.2000  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:or.itm                                                                                                                                                                                          0.0000  2.2000  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#161                                                                         mgc_mux1hot_12_4                                                                                              1.5000  3.7000  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#161.itm                                                                                                                                                                                   0.0000  3.7000  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-13:twiddle_f:mul:rg                                                                         mgc_mul_12_0_12_0_12                                                                                          3.7916  7.4916  
        inPlaceNTT_DIT_precomp:core/z.out#1                                                                                                                                                                                                             0.0000  7.4916  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(3)                                                                                                                                                     0.0000  7.4916  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(3).itm                                                                                                                                                 0.0000  7.4916  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#14                                                                          mgc_mux1hot_1_6                                                                                               1.5000  8.9916  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#14.itm                                                                                                                                                                                    0.0000  8.9916  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:and                                                                               mgc_and_1_2                                                                                                   0.5500  9.5416  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:and.rmff                                                                                                                                                                                        0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:conc#219                                                                                                                                                                                        0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:conc#219.itm                                                                                                                                                                                    0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.core.pff                                                                                                                                                                         0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(11-0)#1                                                                                                                                            0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(11-0)#1.itm                                                                                                                                        0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#3                                                                                                                                                                           0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#3.itm                                                                                                                                                                       0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d.core.pff                                                                                                                                                   0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(23-14)                                                                                                                       0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(23-14).itm                                                                                                                   0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:conc#10                                                                                                                                                    0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d                                                                                                                                                            0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.reg                                                                                                                                                                              0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:asn(twiddle:rsci.adra_d)                                                                                                                                                         0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d                                                                                                                                                                                  0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core/twiddle:rsci.adra_d.reg                                                                                                                                                                                             0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:asn(twiddle:rsci.adra_d)                                                                                                                                                                        0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core/twiddle:rsci.adra_d                                                                                                                                                                                                 0.0000  9.5416  
        inPlaceNTT_DIT_precomp/twiddle:rsci.adra_d                                                                                                                                                                                                      0.0000  9.5416  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1)gen/adra_d                                                                                                                                               0.0000  9.5416  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1)gen/COMP_LOOP:twiddle_f:slc(adra_d)(23-12)                                                                                                               0.0000  9.5416  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1)gen/COMP_LOOP:twiddle_f:asn(adrb)                                                                                                                        0.0000  9.5416  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1)gen/adrb                                                                                                                                                 0.0000  9.5416  
        inPlaceNTT_DIT_precomp/twiddle:rsc.adrb                                                                                                                                                                                                         0.5000  10.0416 
                                                                                                                                                                                                                                                                        
      10                                                                                                                                  inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp/twiddle:rsc.adra 10.0416 -0.0416 
                                                                                                                                                                                                                                                                        
        Instance                                                                                                                          Component                                                                                                     Delta   Delay   
        --------                                                                                                                          ---------                                                                                                     -----   -----   
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst                                                             inPlaceNTT_DIT_precomp:core_core:fsm                                                                          0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                                                                          0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(6)#266                                                                                                                                                                                              0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(6)#266.itm                                                                                                                                                                                          0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/not#814                                                                                               mgc_not_1                                                                                                     0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/not#814.itm                                                                                                                                                                                                         0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/and#225                                                                                               mgc_and_1_2                                                                                                   0.5500  0.5500  
        inPlaceNTT_DIT_precomp:core/and.dcpl#173                                                                                                                                                                                                        0.0000  0.5500  
        inPlaceNTT_DIT_precomp:core/and#226                                                                                               mgc_and_1_2                                                                                                   0.5500  1.1000  
        inPlaceNTT_DIT_precomp:core/and.dcpl#174                                                                                                                                                                                                        0.0000  1.1000  
        inPlaceNTT_DIT_precomp:core/and#227                                                                                               mgc_and_1_2                                                                                                   0.5500  1.6500  
        inPlaceNTT_DIT_precomp:core/and.dcpl#175                                                                                                                                                                                                        0.0000  1.6500  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:or#18                                                                             mgc_or_1_2                                                                                                    0.5500  2.2000  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:or#18.itm                                                                                                                                                                                       0.0000  2.2000  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#161                                                                         mgc_mux1hot_12_4                                                                                              1.5000  3.7000  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#161.itm                                                                                                                                                                                   0.0000  3.7000  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-13:twiddle_f:mul:rg                                                                         mgc_mul_12_0_12_0_12                                                                                          3.7916  7.4916  
        inPlaceNTT_DIT_precomp:core/z.out#1                                                                                                                                                                                                             0.0000  7.4916  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#1)(10-0)#2                                                                                                                                                                            0.0000  7.4916  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#1)(10-0)#2.itm                                                                                                                                                                        0.0000  7.4916  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#29                                                                          mgc_mux1hot_1_5                                                                                               1.5000  8.9916  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#29.itm                                                                                                                                                                                    0.0000  8.9916  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:and#3                                                                             mgc_and_1_2                                                                                                   0.5500  9.5416  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:mux1h#29.rmff                                                                                                                                                                                   0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:conc#219                                                                                                                                                                                        0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:conc#219.itm                                                                                                                                                                                    0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.core.pff                                                                                                                                                                         0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(23-14)#1                                                                                                                                           0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(23-14)#1.itm                                                                                                                                       0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#3                                                                                                                                                                           0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#3.itm                                                                                                                                                                       0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d.core.pff                                                                                                                                                   0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(23-14)                                                                                                                       0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(23-14).itm                                                                                                                   0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:conc#10                                                                                                                                                    0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d                                                                                                                                                            0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.reg                                                                                                                                                                              0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:asn(twiddle:rsci.adra_d)                                                                                                                                                         0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d                                                                                                                                                                                  0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core/twiddle:rsci.adra_d.reg                                                                                                                                                                                             0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:twiddle_f:asn(twiddle:rsci.adra_d)                                                                                                                                                                        0.0000  9.5416  
        inPlaceNTT_DIT_precomp:core/twiddle:rsci.adra_d                                                                                                                                                                                                 0.0000  9.5416  
        inPlaceNTT_DIT_precomp/twiddle:rsci.adra_d                                                                                                                                                                                                      0.0000  9.5416  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1)gen/adra_d                                                                                                                                               0.0000  9.5416  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1)gen/COMP_LOOP:twiddle_f:slc(adra_d)(11-0)                                                                                                                0.0000  9.5416  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1)gen/COMP_LOOP:twiddle_f:asn(adra)                                                                                                                        0.0000  9.5416  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1)gen/adra                                                                                                                                                 0.0000  9.5416  
        inPlaceNTT_DIT_precomp/twiddle:rsc.adra                                                                                                                                                                                                         0.5000  10.0416 
                                                                                                                                                                                                                                                                        
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 10.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                                                                             Port                                                         Slack (Delay) Messages                
      ---------------------------------------------------------------------------------------------------- ---------------------------------------------------------- ------- ------- -----------------------
      inPlaceNTT_DIT_precomp:core/reg(run:rsci.oswt)                                                       COMP_LOOP:if:nor.itm                                        8.3500  1.6500                         
      inPlaceNTT_DIT_precomp:core/reg(vec:rsci.oswt)                                                       not#809.itm                                                 8.5800  1.4200                         
      inPlaceNTT_DIT_precomp:core/reg(vec:rsci.oswt#1)                                                     nor#118.cse                                                 8.0300  1.9700                         
      inPlaceNTT_DIT_precomp:core/reg(twiddle:rsci.oswt)                                                   nor#114.rmff                                                6.0600  3.9400                         
      inPlaceNTT_DIT_precomp:core/reg(twiddle:rsci.oswt#1)                                                 and#101.rmff                                                7.2500  2.7500                         
      inPlaceNTT_DIT_precomp:core/reg(complete:rsci.oswt)                                                  and#133.itm                                                 6.6750  3.3250                         
      inPlaceNTT_DIT_precomp:core/reg(vec:rsc.triosy:obj.iswt0)                                            and.dcpl#134                                                7.8000  2.2000                         
      inPlaceNTT_DIT_precomp:core/reg(ensig.cgo)                                                           not#810.itm                                                 8.5000  1.5000                         
      inPlaceNTT_DIT_precomp:core/reg(ensig.cgo#2)                                                         not#811.itm                                                 8.9700  1.0300                         
      inPlaceNTT_DIT_precomp:core/reg(STAGE_LOOP:i(3:0))                                                   STAGE_LOOP:i:STAGE_LOOP:i:mux.itm                           8.2700  1.7300                         
      inPlaceNTT_DIT_precomp:core/reg(p)                                                                   p:rsci.idat                                                10.0000  0.0000                         
      inPlaceNTT_DIT_precomp:core/reg(STAGE_LOOP:lshift.psp)                                               STAGE_LOOP:lshift.itm                                       9.1300  0.8700                         
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP:k(12:4).sva(7:0))                                          COMP_LOOP:k:COMP_LOOP:k:and.itm                             7.2650  2.7350                         
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-1:twiddle_f:acc)                                           COMP_LOOP-1:twiddle_f:acc.cse.sva:mx0w0                     2.9320  7.0680                         
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-9:twiddle_f:mul.psp)                                       COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm           3.2984  6.7016                         
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP:twiddle_help#1)                                            COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux.itm       7.4400  2.5600                         
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP:twiddle_f#1)                                               COMP_LOOP:twiddle_f:mux1h#74.itm                            6.9700  3.0300                         
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP:twiddle_f#9)                                               VEC_LOOP:and#5.itm                                          6.4200  3.5800                         
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-1:VEC_LOOP:slc(VEC_LOOP:acc)(20))                          VEC_LOOP:VEC_LOOP:mux.itm                                   4.7700  5.2300                         
      inPlaceNTT_DIT_precomp:core/reg(VEC_LOOP:acc#10)                                                     VEC_LOOP:mux1h#12.itm                                       2.9900  7.0100                         
      inPlaceNTT_DIT_precomp:core/reg(VEC_LOOP:acc.psp)                                                    VEC_LOOP:slc(z.out#16)(7-0).itm                             5.8150  4.1850                         
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP:twiddle_help#9)                                            VEC_LOOP:j:VEC_LOOP:j:mux.itm                               6.0350  3.9650                         
      inPlaceNTT_DIT_precomp:core/reg(factor1#1)                                                           factor1:factor1:mux.itm                                     7.4400  2.5600                         
      inPlaceNTT_DIT_precomp:core/reg(VEC_LOOP:mult(vec)#1)                                                factor1:mux1h#1.itm                                         6.9700  3.0300                         
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-2:twiddle_f:lshift.ncse)                                   COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1                     1.7884  8.2116                         
      inPlaceNTT_DIT_precomp:core/reg(VEC_LOOP:acc#1)                                                      VEC_LOOP:and#6.itm                                          6.1050  3.8950                         
      inPlaceNTT_DIT_precomp:core/reg(VEC_LOOP:j#10(12:0))                                                 z.out#3                                                     5.6200  4.3800                         
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-3:twiddle_f:lshift.ncse)                                   COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1                     9.1300  0.8700                         
      inPlaceNTT_DIT_precomp:core/reg(VEC_LOOP:acc#11.psp)                                                 slc(VEC_LOOP:VEC_LOOP:mux#2.rgt)(10).itm                    5.7350  4.2650                         
      inPlaceNTT_DIT_precomp:core/reg(VEC_LOOP:acc#11.psp)#1                                               slc(VEC_LOOP:VEC_LOOP:mux#2.rgt)(9-0).itm                   5.7350  4.2650                         
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-5:twiddle_f:lshift.ncse)                                   z.out                                                       2.9320  7.0680                         
      inPlaceNTT_DIT_precomp:core:run:rsci:run:wait_dp/reg(run:rsci.bcwt)                                  if:nor.itm                                                  6.9300  3.0700                         
      inPlaceNTT_DIT_precomp:core:run:rsci:run:wait_dp/reg(run:rsci.ivld.bfwt)                             run:rsci.ivld                                               9.9200  0.0800                         
      inPlaceNTT_DIT_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.bcwt)                          VEC_LOOP:nor.itm                                            6.9300  3.0700                         
      inPlaceNTT_DIT_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.bcwt#1)                        VEC_LOOP:nor#2.itm                                          6.9300  3.0700                         
      inPlaceNTT_DIT_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.qa_d.bfwt)                     VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm                      7.6000  2.4000                         
      inPlaceNTT_DIT_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.qa_d.bfwt)#1                   VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm                       7.6000  2.4000                         
      inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.bcwt)              COMP_LOOP:twiddle_f:nor.itm                                 6.9300  3.0700                         
      inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.bcwt#1)            COMP_LOOP:twiddle_f:nor#2.itm                               6.9300  3.0700                         
      inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.qa_d.bfwt)         COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(63-32).itm       7.6000  2.4000                         
      inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.qa_d.bfwt)#1       COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm        7.6000  2.4000                         
      inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.bcwt)        COMP_LOOP:twiddle_help:nor.itm                              6.9300  3.0700                         
      inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.bcwt#1)      COMP_LOOP:twiddle_help:nor#2.itm                            6.9300  3.0700                         
      inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.qa_d.bfwt)   COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(63-32).itm  7.6000  2.4000                         
      inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.qa_d.bfwt)#1 COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm   7.6000  2.4000                         
      inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_dp/reg(complete:rsci.bcwt)                   if:nor#3.itm                                                6.9300  3.0700                         
      inPlaceNTT_DIT_precomp:core:staller/reg(core.wten)                                                   not#1.itm                                                   8.0300  1.9700                         
      inPlaceNTT_DIT_precomp                                                                               run:rsc.rdy                                                 9.1300  0.8700                         
      inPlaceNTT_DIT_precomp                                                                               vec:rsc.adra                                                2.4900  7.5100                         
      inPlaceNTT_DIT_precomp                                                                               vec:rsc.da                                                  6.0300  3.9700                         
      inPlaceNTT_DIT_precomp                                                                               vec:rsc.wea                                                 6.4300  3.5700                         
      inPlaceNTT_DIT_precomp                                                                               vec:rsc.adrb                                                2.4900  7.5100                         
      inPlaceNTT_DIT_precomp                                                                               vec:rsc.db                                                  6.0300  3.9700                         
      inPlaceNTT_DIT_precomp                                                                               vec:rsc.web                                                 6.4300  3.5700                         
      inPlaceNTT_DIT_precomp                                                                               vec:rsc.triosy.lz                                           9.1300  0.8700                         
      inPlaceNTT_DIT_precomp                                                                               p:rsc.triosy.lz                                             9.1300  0.8700                         
      inPlaceNTT_DIT_precomp                                                                               r:rsc.triosy.lz                                             9.1300  0.8700                         
      inPlaceNTT_DIT_precomp                                                                               twiddle:rsc.adra                                           -0.0416 10.0416 (clock period exceeded) 
      inPlaceNTT_DIT_precomp                                                                               twiddle:rsc.da                                              9.5000  0.5000                         
      inPlaceNTT_DIT_precomp                                                                               twiddle:rsc.wea                                             9.5000  0.5000                         
      inPlaceNTT_DIT_precomp                                                                               twiddle:rsc.adrb                                           -0.0416 10.0416 (clock period exceeded) 
      inPlaceNTT_DIT_precomp                                                                               twiddle:rsc.db                                              9.5000  0.5000                         
      inPlaceNTT_DIT_precomp                                                                               twiddle:rsc.web                                             9.5000  0.5000                         
      inPlaceNTT_DIT_precomp                                                                               twiddle:rsc.triosy.lz                                       9.1300  0.8700                         
      inPlaceNTT_DIT_precomp                                                                               twiddle_h:rsc.adra                                         -0.0416 10.0416 (clock period exceeded) 
      inPlaceNTT_DIT_precomp                                                                               twiddle_h:rsc.da                                            9.5000  0.5000                         
      inPlaceNTT_DIT_precomp                                                                               twiddle_h:rsc.wea                                           9.5000  0.5000                         
      inPlaceNTT_DIT_precomp                                                                               twiddle_h:rsc.adrb                                         -0.0416 10.0416 (clock period exceeded) 
      inPlaceNTT_DIT_precomp                                                                               twiddle_h:rsc.db                                            9.5000  0.5000                         
      inPlaceNTT_DIT_precomp                                                                               twiddle_h:rsc.web                                           9.5000  0.5000                         
      inPlaceNTT_DIT_precomp                                                                               twiddle_h:rsc.triosy.lz                                     9.1300  0.8700                         
      inPlaceNTT_DIT_precomp                                                                               complete:rsc.vld                                            9.1300  0.8700                         
      
  Operator Bitwidth Summary
    Operation                                       Size (bits) Count 
    ----------------------------------------------- ----------- -----
    add                                                               
    -                                                         9     2 
    -                                                         5     1 
    -                                                         4     2 
    -                                                        32     2 
    -                                                        21     1 
    -                                                        13     2 
    -                                                        12    10 
    -                                                        11     1 
    -                                                        10     1 
    and                                                               
    -                                                         8     1 
    -                                                        32     1 
    -                                                         2     6 
    -                                                        12     1 
    -                                                         1   277 
    chread_sync                                                       
    -                                                         0     1 
    chwrite_sync                                                      
    -                                                         0     1 
    lshift                                                            
    -                                                         9     1 
    -                                                        13     1 
    -                                                        12     1 
    -                                                        11     1 
    -                                                        10     1 
    modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028                   
    -                                                        32     1 
    modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350                   
    -                                                        32     1 
    mul                                                               
    -                                                         9     1 
    -                                                        12     2 
    mult_211a0e259bca55d0a7d87e37cf4e500170bb                         
    -                                                        32     1 
    mux                                                               
    -                                                         9     1 
    -                                                         8     2 
    -                                                         7     1 
    -                                                         4     2 
    -                                                        32    13 
    -                                                        20     1 
    -                                                         2     1 
    -                                                        12     5 
    -                                                        11     1 
    -                                                        10     1 
    -                                                         1   340 
    mux1h                                                             
    -                                                         9     1 
    -                                                         8     2 
    -                                                         7     1 
    -                                                         6     2 
    -                                                         4     1 
    -                                                        32     4 
    -                                                         3     1 
    -                                                        12     2 
    -                                                        11     1 
    -                                                        10     1 
    -                                                         1    10 
    nand                                                              
    -                                                        12     1 
    -                                                         1    27 
    nor                                                               
    -                                                         3     1 
    -                                                         1    99 
    not                                                               
    -                                                         9     1 
    -                                                         8     1 
    -                                                         4     2 
    -                                                        32     1 
    -                                                        12     2 
    -                                                        10     1 
    -                                                         1   331 
    or                                                                
    -                                                         4     1 
    -                                                         3     1 
    -                                                         1   210 
    read_port                                                         
    -                                                        32     1 
    read_sync                                                         
    -                                                         0     5 
    reg                                                               
    -                                                         9     1 
    -                                                         8     2 
    -                                                         4     2 
    -                                                        32    13 
    -                                                        13     2 
    -                                                        12     3 
    -                                                        11     1 
    -                                                        10     2 
    -                                                         1    21 
    xnor                                                              
    -                                                         1     2 
    
  End of Report
