```verilog
  always @(a or b or c or d) begin
    if (a == 1) begin
      if (b == 0) begin
        if (c == 0) begin
          if (d == 0) begin
            q = 0;
          end else begin
            q = 1;
          end
        end else begin
          if (d == 0) begin
            q = 1;
          end else begin
            q = 1;
          end
        end
      end else begin
        if (c == 0) begin
          if (d == 0) begin
            q = 0;
          end else begin
            q = 1;
          end
        end else begin
          if (d == 0) begin
            q = 1;
          end else begin
            q = 1;
          end
        end
      end
    end else begin
      q = 0;
    end
  end

endmodule
```