$version Generated by VerilatedVcd $end
$date Tue Mar 29 14:46:17 2022 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 # clock $end
  $var wire  1 $ reset $end
  $scope module WrapTester $end
   $var wire  1 # clock $end
   $var wire  2 % cnt [1:0] $end
   $var wire  1 $ reset $end
   $var wire  1 & wrap_wrap $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
1$
b00 %
0&
#1
1#
#2
#3
#4
#5
#6
0#
#7
#8
#9
#10
0$
#11
1#
b01 %
#12
#13
#14
#15
#16
0#
#17
#18
#19
#20
#21
1#
b10 %
1&
#22
#23
#24
#25
#26
0#
#27
#28
#29
#30
