<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.3"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>M480 BSP: CLK_T Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="m4.jpg"/></td>
  <td id="projectalign">
   <div id="projectname">M480 BSP<span id="projectnumber">&#160;V3.0.7000</span>
   </div>
   <div id="projectbrief">The Board Support Package for M480 Series</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.3 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">CLK_T Struct Reference<div class="ingroups"><a class="el" href="group___r_e_g_i_s_t_e_r.html">Control Register</a></div></div></div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="clk__reg_8h_source.html">clk_reg.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a043e27c91826440621f653efb2a0b4ca"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k___t.html#a043e27c91826440621f653efb2a0b4ca">PWRCTL</a></td></tr>
<tr class="separator:a043e27c91826440621f653efb2a0b4ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91278c785d081e72e090c63624d05184"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k___t.html#a91278c785d081e72e090c63624d05184">AHBCLK</a></td></tr>
<tr class="separator:a91278c785d081e72e090c63624d05184"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c529088e0925ec89f67f42b9b061035"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k___t.html#a0c529088e0925ec89f67f42b9b061035">APBCLK0</a></td></tr>
<tr class="separator:a0c529088e0925ec89f67f42b9b061035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22d0f838a3bb31f42f4051aa7fd3e097"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k___t.html#a22d0f838a3bb31f42f4051aa7fd3e097">APBCLK1</a></td></tr>
<tr class="separator:a22d0f838a3bb31f42f4051aa7fd3e097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56cc9cc573d39acc7229c0a304e2fbde"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k___t.html#a56cc9cc573d39acc7229c0a304e2fbde">CLKSEL0</a></td></tr>
<tr class="separator:a56cc9cc573d39acc7229c0a304e2fbde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a7a11873705bdb81268ad8ac2d6087f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k___t.html#a3a7a11873705bdb81268ad8ac2d6087f">CLKSEL1</a></td></tr>
<tr class="separator:a3a7a11873705bdb81268ad8ac2d6087f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac38ba89e15ce9e37866aff665694b613"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k___t.html#ac38ba89e15ce9e37866aff665694b613">CLKSEL2</a></td></tr>
<tr class="separator:ac38ba89e15ce9e37866aff665694b613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af279d15c32f97345c4b45fa98689c281"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k___t.html#af279d15c32f97345c4b45fa98689c281">CLKSEL3</a></td></tr>
<tr class="separator:af279d15c32f97345c4b45fa98689c281"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a555bc6f1735813a86a2f33a16cfd3671"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k___t.html#a555bc6f1735813a86a2f33a16cfd3671">CLKDIV0</a></td></tr>
<tr class="separator:a555bc6f1735813a86a2f33a16cfd3671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d6374d45ced73454be2859fed994e22"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k___t.html#a2d6374d45ced73454be2859fed994e22">CLKDIV1</a></td></tr>
<tr class="separator:a2d6374d45ced73454be2859fed994e22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abaa35211c3b71bf78a99cd8739bb77a7"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k___t.html#abaa35211c3b71bf78a99cd8739bb77a7">CLKDIV2</a></td></tr>
<tr class="separator:abaa35211c3b71bf78a99cd8739bb77a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaae6f5c20bbf585e01d5f36e8c2df7e0"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k___t.html#aaae6f5c20bbf585e01d5f36e8c2df7e0">CLKDIV3</a></td></tr>
<tr class="separator:aaae6f5c20bbf585e01d5f36e8c2df7e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f552b6d7f8cd5b98e83c412a6582920"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k___t.html#a1f552b6d7f8cd5b98e83c412a6582920">CLKDIV4</a></td></tr>
<tr class="separator:a1f552b6d7f8cd5b98e83c412a6582920"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2475dc9456f579f5d49fa705c7cf724b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k___t.html#a2475dc9456f579f5d49fa705c7cf724b">PCLKDIV</a></td></tr>
<tr class="separator:a2475dc9456f579f5d49fa705c7cf724b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af38233aaa7c69463ab8e69a96e0f2c00"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k___t.html#af38233aaa7c69463ab8e69a96e0f2c00">PLLCTL</a></td></tr>
<tr class="separator:af38233aaa7c69463ab8e69a96e0f2c00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71522f2190f0f02496f2f898a1d47fd7"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k___t.html#a71522f2190f0f02496f2f898a1d47fd7">STATUS</a></td></tr>
<tr class="separator:a71522f2190f0f02496f2f898a1d47fd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27653b0bd33df5ceedb72452e673e884"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k___t.html#a27653b0bd33df5ceedb72452e673e884">CLKOCTL</a></td></tr>
<tr class="separator:a27653b0bd33df5ceedb72452e673e884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaaf941e224cf881d201562a40749c260"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k___t.html#aaaf941e224cf881d201562a40749c260">CLKDCTL</a></td></tr>
<tr class="separator:aaaf941e224cf881d201562a40749c260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab26636be88874f58e2f098d4e7f705ab"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k___t.html#ab26636be88874f58e2f098d4e7f705ab">CLKDSTS</a></td></tr>
<tr class="separator:ab26636be88874f58e2f098d4e7f705ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e792316aff2fca8e52e69bddb1447f5"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k___t.html#a9e792316aff2fca8e52e69bddb1447f5">CDUPB</a></td></tr>
<tr class="separator:a9e792316aff2fca8e52e69bddb1447f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7122e91679880ad8aa45e5781cbcda8"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k___t.html#ad7122e91679880ad8aa45e5781cbcda8">CDLOWB</a></td></tr>
<tr class="separator:ad7122e91679880ad8aa45e5781cbcda8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d11f5bf0a9d98fbd18ff046d2c24ab4"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k___t.html#a6d11f5bf0a9d98fbd18ff046d2c24ab4">PMUCTL</a></td></tr>
<tr class="separator:a6d11f5bf0a9d98fbd18ff046d2c24ab4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3966f16509a390c3692c0797a4c50f28"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k___t.html#a3966f16509a390c3692c0797a4c50f28">PMUSTS</a></td></tr>
<tr class="separator:a3966f16509a390c3692c0797a4c50f28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55e49afa76ba64b74e2cdbae504223dc"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k___t.html#a55e49afa76ba64b74e2cdbae504223dc">LDOCTL</a></td></tr>
<tr class="separator:a55e49afa76ba64b74e2cdbae504223dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca5277649bf5c8eb0503d299a4916be2"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k___t.html#aca5277649bf5c8eb0503d299a4916be2">SWKDBCTL</a></td></tr>
<tr class="separator:aca5277649bf5c8eb0503d299a4916be2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a189c02a8f5e8c63aab13f18eb09f9480"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k___t.html#a189c02a8f5e8c63aab13f18eb09f9480">PASWKCTL</a></td></tr>
<tr class="separator:a189c02a8f5e8c63aab13f18eb09f9480"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a655038259295a51cc912a3433c0ebdc7"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k___t.html#a655038259295a51cc912a3433c0ebdc7">PBSWKCTL</a></td></tr>
<tr class="separator:a655038259295a51cc912a3433c0ebdc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a947456b2789ee16e6ca39f1f6dc35403"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k___t.html#a947456b2789ee16e6ca39f1f6dc35403">PCSWKCTL</a></td></tr>
<tr class="separator:a947456b2789ee16e6ca39f1f6dc35403"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a8add648268cc975a412744e70b1532"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k___t.html#a3a8add648268cc975a412744e70b1532">PDSWKCTL</a></td></tr>
<tr class="separator:a3a8add648268cc975a412744e70b1532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0ed60dfc2d8137fc5e72c9036919936"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k___t.html#ae0ed60dfc2d8137fc5e72c9036919936">IOPDCTL</a></td></tr>
<tr class="separator:ae0ed60dfc2d8137fc5e72c9036919936"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><pre class="fragment">@addtogroup CLK System Clock Controller(CLK)
Memory Mapped Structure for CLK Controller
</pre> 
<p class="definition">Definition at line <a class="el" href="clk__reg_8h_source.html#l00026">26</a> of file <a class="el" href="clk__reg_8h_source.html">clk_reg.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a91278c785d081e72e090c63624d05184" name="a91278c785d081e72e090c63624d05184"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91278c785d081e72e090c63624d05184">&#9670;&nbsp;</a></span>AHBCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::AHBCLK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0004] AHB Devices Clock Enable Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">AHBCLK
</font><br><p> <font size="2">
Offset: 0x04  AHB Devices Clock Enable Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[1]</td><td>PDMACKEN</td><td><div style="word-wrap: break-word;"><b>PDMA Controller Clock Enable Bit
</b><br>
0 = PDMA peripheral clock Disabled.
<br>
1 = PDMA peripheral clock Enabled.
<br>
</div></td></tr><tr><td>
[2]</td><td>ISPCKEN</td><td><div style="word-wrap: break-word;"><b>Flash ISP Controller Clock Enable Bit
</b><br>
0 = Flash ISP peripheral clock Disabled.
<br>
1 = Flash ISP peripheral clock Enabled.
<br>
</div></td></tr><tr><td>
[3]</td><td>EBICKEN</td><td><div style="word-wrap: break-word;"><b>EBI Controller Clock Enable Bit
</b><br>
0 = EBI peripheral clock Disabled.
<br>
1 = EBI peripheral clock Enabled.
<br>
</div></td></tr><tr><td>
[5]</td><td>EMACCKEN</td><td><div style="word-wrap: break-word;"><b>Ethernet Controller Clock Enable Bit
</b><br>
0 = Ethernet Controller engine clock Disabled.
<br>
1 = Ethernet Controller engine clock Enabled.
<br>
</div></td></tr><tr><td>
[6]</td><td>SDH0CKEN</td><td><div style="word-wrap: break-word;"><b>SD0 Controller Clock Enable Bit
</b><br>
0 = SD0 engine clock Disabled.
<br>
1 = SD0 engine clock Enabled.
<br>
</div></td></tr><tr><td>
[7]</td><td>CRCCKEN</td><td><div style="word-wrap: break-word;"><b>CRC Generator Controller Clock Enable Bit
</b><br>
0 = CRC peripheral clock Disabled.
<br>
1 = CRC peripheral clock Enabled.
<br>
</div></td></tr><tr><td>
[10]</td><td>HSUSBDCKEN</td><td><div style="word-wrap: break-word;"><b>HSUSB Device Clock Enable Bit
</b><br>
0 = HSUSB device controller's clock Disabled.
<br>
1 = HSUSB device controller's clock Enabled.
<br>
</div></td></tr><tr><td>
[12]</td><td>CRPTCKEN</td><td><div style="word-wrap: break-word;"><b>Cryptographic Accelerator Clock Enable Bit
</b><br>
0 = Cryptographic Accelerator clock Disabled.
<br>
1 = Cryptographic Accelerator clock Enabled.
<br>
</div></td></tr><tr><td>
[14]</td><td>SPIMCKEN</td><td><div style="word-wrap: break-word;"><b>SPIM Controller Clock Enable Bit
</b><br>
0 = SPIM controller clock Disabled.
<br>
1 = SPIM controller clock Enabled.
<br>
</div></td></tr><tr><td>
[15]</td><td>FMCIDLE</td><td><div style="word-wrap: break-word;"><b>Flash Memory Controller Clock Enable Bit in IDLE Mode
</b><br>
0 = FMC clock Disabled when chip is under IDLE mode.
<br>
1 = FMC clock Enabled when chip is under IDLE mode.
<br>
</div></td></tr><tr><td>
[16]</td><td>USBHCKEN</td><td><div style="word-wrap: break-word;"><b>USB HOST Controller Clock Enable Bit
</b><br>
0 = USB HOST peripheral clock Disabled.
<br>
1 = USB HOST peripheral clock Enabled.
<br>
</div></td></tr><tr><td>
[17]</td><td>SDH1CKEN</td><td><div style="word-wrap: break-word;"><b>SD1 Controller Clock Enable Bit
</b><br>
0 = SD1 engine clock Disabled.
<br>
1 = SD1 engine clock Enabled.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="clk__reg_8h_source.html#l02224">2224</a> of file <a class="el" href="clk__reg_8h_source.html">clk_reg.h</a>.</p>

</div>
</div>
<a id="a0c529088e0925ec89f67f42b9b061035" name="a0c529088e0925ec89f67f42b9b061035"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c529088e0925ec89f67f42b9b061035">&#9670;&nbsp;</a></span>APBCLK0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::APBCLK0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0008] APB Devices Clock Enable Control Register 0 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">APBCLK0
</font><br><p> <font size="2">
Offset: 0x08  APB Devices Clock Enable Control Register 0
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>WDTCKEN</td><td><div style="word-wrap: break-word;"><b>Watchdog Timer Clock Enable Bit (Write Protect)
</b><br>
0 = Watchdog timer clock Disabled.
<br>
1 = Watchdog timer clock Enabled.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[1]</td><td>RTCCKEN</td><td><div style="word-wrap: break-word;"><b>Real-time-clock APB Interface Clock Enable Bit
</b><br>
This bit is used to control the RTC APB clock only
<br>
The RTC peripheral clock source is selected from RTCSEL(CLK_CLKSEL3[8])
<br>
It can be selected to 32.768 kHz external low speed crystal or 10 kHz internal low speed RC oscillator (LIRC).
<br>
0 = RTC clock Disabled.
<br>
1 = RTC clock Enabled.
<br>
</div></td></tr><tr><td>
[2]</td><td>TMR0CKEN</td><td><div style="word-wrap: break-word;"><b>Timer0 Clock Enable Bit
</b><br>
0 = Timer0 clock Disabled.
<br>
1 = Timer0 clock Enabled.
<br>
</div></td></tr><tr><td>
[3]</td><td>TMR1CKEN</td><td><div style="word-wrap: break-word;"><b>Timer1 Clock Enable Bit
</b><br>
0 = Timer1 clock Disabled.
<br>
1 = Timer1 clock Enabled.
<br>
</div></td></tr><tr><td>
[4]</td><td>TMR2CKEN</td><td><div style="word-wrap: break-word;"><b>Timer2 Clock Enable Bit
</b><br>
0 = Timer2 clock Disabled.
<br>
1 = Timer2 clock Enabled.
<br>
</div></td></tr><tr><td>
[5]</td><td>TMR3CKEN</td><td><div style="word-wrap: break-word;"><b>Timer3 Clock Enable Bit
</b><br>
0 = Timer3 clock Disabled.
<br>
1 = Timer3 clock Enabled.
<br>
</div></td></tr><tr><td>
[6]</td><td>CLKOCKEN</td><td><div style="word-wrap: break-word;"><b>CLKO Clock Enable Bit
</b><br>
0 = CLKO clock Disabled.
<br>
1 = CLKO clock Enabled.
<br>
</div></td></tr><tr><td>
[7]</td><td>ACMP01CKEN</td><td><div style="word-wrap: break-word;"><b>Analog Comparator 0/1 Clock Enable Bit
</b><br>
0 = Analog comparator 0/1 clock Disabled.
<br>
1 = Analog comparator 0/1 clock Enabled.
<br>
</div></td></tr><tr><td>
[8]</td><td>I2C0CKEN</td><td><div style="word-wrap: break-word;"><b>I2C0 Clock Enable Bit
</b><br>
0 = I2C0 clock Disabled.
<br>
1 = I2C0 clock Enabled.
<br>
</div></td></tr><tr><td>
[9]</td><td>I2C1CKEN</td><td><div style="word-wrap: break-word;"><b>I2C1 Clock Enable Bit
</b><br>
0 = I2C1 clock Disabled.
<br>
1 = I2C1 clock Enabled.
<br>
</div></td></tr><tr><td>
[10]</td><td>I2C2CKEN</td><td><div style="word-wrap: break-word;"><b>I2C2 Clock Enable Bit
</b><br>
0 = I2C2 clock Disabled.
<br>
1 = I2C2 clock Enabled.
<br>
</div></td></tr><tr><td>
[12]</td><td>QSPI0CKEN</td><td><div style="word-wrap: break-word;"><b>QSPI0 Clock Enable Bit
</b><br>
0 = QSPI0 clock Disabled.
<br>
1 = QSPI0 clock Enabled.
<br>
</div></td></tr><tr><td>
[13]</td><td>SPI0CKEN</td><td><div style="word-wrap: break-word;"><b>SPI0 Clock Enable Bit
</b><br>
0 = SPI0 clock Disabled.
<br>
1 = SPI0 clock Enabled.
<br>
</div></td></tr><tr><td>
[14]</td><td>SPI1CKEN</td><td><div style="word-wrap: break-word;"><b>SPI1 Clock Enable Bit
</b><br>
0 = SPI1 clock Disabled.
<br>
1 = SPI1 clock Enabled.
<br>
</div></td></tr><tr><td>
[15]</td><td>SPI2CKEN</td><td><div style="word-wrap: break-word;"><b>SPI2 Clock Enable Bit
</b><br>
0 = SPI2 clock Disabled.
<br>
1 = SPI2 clock Enabled.
<br>
</div></td></tr><tr><td>
[16]</td><td>UART0CKEN</td><td><div style="word-wrap: break-word;"><b>UART0 Clock Enable Bit
</b><br>
0 = UART0 clock Disabled.
<br>
1 = UART0 clock Enabled.
<br>
</div></td></tr><tr><td>
[17]</td><td>UART1CKEN</td><td><div style="word-wrap: break-word;"><b>UART1 Clock Enable Bit
</b><br>
0 = UART1 clock Disabled.
<br>
1 = UART1 clock Enabled.
<br>
</div></td></tr><tr><td>
[18]</td><td>UART2CKEN</td><td><div style="word-wrap: break-word;"><b>UART2 Clock Enable Bit
</b><br>
0 = UART2 clock Disabled.
<br>
1 = UART2 clock Enabled.
<br>
</div></td></tr><tr><td>
[19]</td><td>UART3CKEN</td><td><div style="word-wrap: break-word;"><b>UART3 Clock Enable Bit
</b><br>
0 = UART3 clock Disabled.
<br>
1 = UART3 clock Enabled.
<br>
</div></td></tr><tr><td>
[20]</td><td>UART4CKEN</td><td><div style="word-wrap: break-word;"><b>UART4 Clock Enable Bit
</b><br>
0 = UART4 clock Disabled.
<br>
1 = UART4 clock Enabled.
<br>
</div></td></tr><tr><td>
[21]</td><td>UART5CKEN</td><td><div style="word-wrap: break-word;"><b>UART5 Clock Enable Bit
</b><br>
0 = UART5 clock Disabled.
<br>
1 = UART5 clock Enabled.
<br>
</div></td></tr><tr><td>
[24]</td><td>CAN0CKEN</td><td><div style="word-wrap: break-word;"><b>CAN0 Clock Enable Bit
</b><br>
0 = CAN0 clock Disabled.
<br>
1 = CAN0 clock Enabled.
<br>
</div></td></tr><tr><td>
[25]</td><td>CAN1CKEN</td><td><div style="word-wrap: break-word;"><b>CAN1 Clock Enable Bit
</b><br>
0 = CAN1 clock Disabled.
<br>
1 = CAN1 clock Enabled.
<br>
</div></td></tr><tr><td>
[26]</td><td>OTGCKEN</td><td><div style="word-wrap: break-word;"><b>USB OTG Clock Enable Bit
</b><br>
0 = USB OTG clock Disabled.
<br>
1 = USB OTG clock Enabled.
<br>
</div></td></tr><tr><td>
[27]</td><td>USBDCKEN</td><td><div style="word-wrap: break-word;"><b>USB Device Clock Enable Bit
</b><br>
0 = USB Device clock Disabled.
<br>
1 = USB Device clock Enabled.
<br>
</div></td></tr><tr><td>
[28]</td><td>EADCCKEN</td><td><div style="word-wrap: break-word;"><b>Enhanced Analog-digital-converter (EADC) Clock Enable Bit
</b><br>
0 = EADC clock Disabled.
<br>
1 = EADC clock Enabled.
<br>
</div></td></tr><tr><td>
[29]</td><td>I2S0CKEN</td><td><div style="word-wrap: break-word;"><b>I2S0 Clock Enable Bit
</b><br>
0 = I2S0 Clock Disabled.
<br>
1 = I2S0 Clock Enabled.
<br>
</div></td></tr><tr><td>
[30]</td><td>HSOTGCKEN</td><td><div style="word-wrap: break-word;"><b>HSUSB OTG Clock Enable Bit
</b><br>
0 = HSUSB OTG clock Disabled.
<br>
1 = HSUSB OTG clock Enabled.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="clk__reg_8h_source.html#l02225">2225</a> of file <a class="el" href="clk__reg_8h_source.html">clk_reg.h</a>.</p>

</div>
</div>
<a id="a22d0f838a3bb31f42f4051aa7fd3e097" name="a22d0f838a3bb31f42f4051aa7fd3e097"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22d0f838a3bb31f42f4051aa7fd3e097">&#9670;&nbsp;</a></span>APBCLK1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::APBCLK1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x000c] APB Devices Clock Enable Control Register 1 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">APBCLK1
</font><br><p> <font size="2">
Offset: 0x0C  APB Devices Clock Enable Control Register 1
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>SC0CKEN</td><td><div style="word-wrap: break-word;"><b>SC0 Clock Enable Bit
</b><br>
0 = SC0 clock Disabled.
<br>
1 = SC0 clock Enabled.
<br>
</div></td></tr><tr><td>
[1]</td><td>SC1CKEN</td><td><div style="word-wrap: break-word;"><b>SC1 Clock Enable Bit
</b><br>
0 = SC1 clock Disabled.
<br>
1 = SC1 clock Enabled.
<br>
</div></td></tr><tr><td>
[2]</td><td>SC2CKEN</td><td><div style="word-wrap: break-word;"><b>SC2 Clock Enable Bit
</b><br>
0 = SC2 clock Disabled.
<br>
1 = SC2 clock Enabled.
<br>
</div></td></tr><tr><td>
[6]</td><td>SPI3CKEN</td><td><div style="word-wrap: break-word;"><b>SPI3 Clock Enable Bit
</b><br>
0 = SPI3 clock Disabled.
<br>
1 = SPI3 clock Enabled.
<br>
</div></td></tr><tr><td>
[8]</td><td>USCI0CKEN</td><td><div style="word-wrap: break-word;"><b>USCI0 Clock Enable Bit
</b><br>
0 = USCI0 clock Disabled.
<br>
1 = USCI0 clock Enabled.
<br>
</div></td></tr><tr><td>
[9]</td><td>USCI1CKEN</td><td><div style="word-wrap: break-word;"><b>USCI1 Clock Enable Bit
</b><br>
0 = USCI1 clock Disabled.
<br>
1 = USCI1 clock Enabled.
<br>
</div></td></tr><tr><td>
[12]</td><td>DACCKEN</td><td><div style="word-wrap: break-word;"><b>DAC Clock Enable Bit
</b><br>
0 = DAC clock Disabled.
<br>
1 = DAC clock Enabled.
<br>
</div></td></tr><tr><td>
[16]</td><td>EPWM0CKEN</td><td><div style="word-wrap: break-word;"><b>EPWM0 Clock Enable Bit
</b><br>
0 = EPWM0 clock Disabled.
<br>
1 = EPWM0 clock Enabled.
<br>
</div></td></tr><tr><td>
[17]</td><td>EPWM1CKEN</td><td><div style="word-wrap: break-word;"><b>EPWM1 Clock Enable Bit
</b><br>
0 = EPWM1 clock Disabled.
<br>
1 = EPWM1 clock Enabled.
<br>
</div></td></tr><tr><td>
[18]</td><td>BPWM0CKEN</td><td><div style="word-wrap: break-word;"><b>BPWM0 Clock Enable Bit
</b><br>
0 = BPWM0 clock Disabled.
<br>
1 = BPWM0 clock Enabled.
<br>
</div></td></tr><tr><td>
[19]</td><td>BPWM1CKEN</td><td><div style="word-wrap: break-word;"><b>BPWM1 Clock Enable Bit
</b><br>
0 = BPWM1 clock Disabled.
<br>
1 = BPWM1 clock Enabled.
<br>
</div></td></tr><tr><td>
[22]</td><td>QEI0CKEN</td><td><div style="word-wrap: break-word;"><b>QEI0 Clock Enable Bit
</b><br>
0 = QEI0 clock Disabled.
<br>
1 = QEI0 clock Enabled.
<br>
</div></td></tr><tr><td>
[23]</td><td>QEI1CKEN</td><td><div style="word-wrap: break-word;"><b>QEI1 Clock Enable Bit
</b><br>
0 = QEI1 clock Disabled.
<br>
1 = QEI1 clock Enabled.
<br>
</div></td></tr><tr><td>
[26]</td><td>ECAP0CKEN</td><td><div style="word-wrap: break-word;"><b>ECAP0 Clock Enable Bit
</b><br>
0 = ECAP0 clock Disabled.
<br>
1 = ECAP0 clock Enabled.
<br>
</div></td></tr><tr><td>
[27]</td><td>ECAP1CKEN</td><td><div style="word-wrap: break-word;"><b>ECAP1 Clock Enable Bit
</b><br>
0 = ECAP1 clock Disabled.
<br>
1 = ECAP1 clock Enabled.
<br>
</div></td></tr><tr><td>
[30]</td><td>OPACKEN</td><td><div style="word-wrap: break-word;"><b>OP Amplifier (OPA) Clock Enable Bit
</b><br>
0 = OPA clock Disabled.
<br>
1 = OPA clock Enabled.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="clk__reg_8h_source.html#l02226">2226</a> of file <a class="el" href="clk__reg_8h_source.html">clk_reg.h</a>.</p>

</div>
</div>
<a id="ad7122e91679880ad8aa45e5781cbcda8" name="ad7122e91679880ad8aa45e5781cbcda8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7122e91679880ad8aa45e5781cbcda8">&#9670;&nbsp;</a></span>CDLOWB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::CDLOWB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x007c] Clock Frequency Range Detector Lower Boundary Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CDLOWB
</font><br><p> <font size="2">
Offset: 0x7C  Clock Frequency Range Detector Lower Boundary Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[9:0]</td><td>LOWERBD</td><td><div style="word-wrap: break-word;"><b>HXT Clock Frequency Range Detector Lower Boundary Value
</b><br>
The bits define the minimum value of frequency range detector window.
<br>
When HXT frequency lower than this minimum frequency value, the HXT Clock Frequency Range Detector Interrupt Flag will set to 1.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="clk__reg_8h_source.html#l02255">2255</a> of file <a class="el" href="clk__reg_8h_source.html">clk_reg.h</a>.</p>

</div>
</div>
<a id="a9e792316aff2fca8e52e69bddb1447f5" name="a9e792316aff2fca8e52e69bddb1447f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e792316aff2fca8e52e69bddb1447f5">&#9670;&nbsp;</a></span>CDUPB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::CDUPB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0078] Clock Frequency Range Detector Upper Boundary Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CDUPB
</font><br><p> <font size="2">
Offset: 0x78  Clock Frequency Range Detector Upper Boundary Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[9:0]</td><td>UPERBD</td><td><div style="word-wrap: break-word;"><b>HXT Clock Frequency Range Detector Upper Boundary Value
</b><br>
The bits define the maximum value of frequency range detector window.
<br>
When HXT frequency higher than this maximum frequency value, the HXT Clock Frequency Range Detector Interrupt Flag will set to 1.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="clk__reg_8h_source.html#l02254">2254</a> of file <a class="el" href="clk__reg_8h_source.html">clk_reg.h</a>.</p>

</div>
</div>
<a id="aaaf941e224cf881d201562a40749c260" name="aaaf941e224cf881d201562a40749c260"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaaf941e224cf881d201562a40749c260">&#9670;&nbsp;</a></span>CLKDCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::CLKDCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0070] Clock Fail Detector Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CLKDCTL
</font><br><p> <font size="2">
Offset: 0x70  Clock Fail Detector Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[4]</td><td>HXTFDEN</td><td><div style="word-wrap: break-word;"><b>HXT Clock Fail Detector Enable Bit
</b><br>
0 = 4~24 MHz external high speed crystal oscillator (HXT) clock fail detector Disabled.
<br>
1 = 4~24 MHz external high speed crystal oscillator (HXT) clock fail detector Enabled.
<br>
</div></td></tr><tr><td>
[5]</td><td>HXTFIEN</td><td><div style="word-wrap: break-word;"><b>HXT Clock Fail Interrupt Enable Bit
</b><br>
0 = 4~24 MHz external high speed crystal oscillator (HXT) clock fail interrupt Disabled.
<br>
1 = 4~24 MHz external high speed crystal oscillator (HXT) clock fail interrupt Enabled.
<br>
</div></td></tr><tr><td>
[12]</td><td>LXTFDEN</td><td><div style="word-wrap: break-word;"><b>LXT Clock Fail Detector Enable Bit
</b><br>
0 = 32.768 kHz external low speed crystal oscillator (LXT) clock fail detector Disabled.
<br>
1 = 32.768 kHz external low speed crystal oscillator (LXT) clock fail detector Enabled.
<br>
</div></td></tr><tr><td>
[13]</td><td>LXTFIEN</td><td><div style="word-wrap: break-word;"><b>LXT Clock Fail Interrupt Enable Bit
</b><br>
0 = 32.768 kHz external low speed crystal oscillator (LXT) clock fail interrupt Disabled.
<br>
1 = 32.768 kHz external low speed crystal oscillator (LXT) clock fail interrupt Enabled.
<br>
</div></td></tr><tr><td>
[16]</td><td>HXTFQDEN</td><td><div style="word-wrap: break-word;"><b>HXT Clock Frequency Range Detector Enable Bit
</b><br>
0 = 4~24 MHz external high speed crystal oscillator (HXT) clock frequency range detector Disabled.
<br>
1 = 4~24 MHz external high speed crystal oscillator (HXT) clock frequency range detector Enabled.
<br>
</div></td></tr><tr><td>
[17]</td><td>HXTFQIEN</td><td><div style="word-wrap: break-word;"><b>HXT Clock Frequency Range Detector Interrupt Enable Bit
</b><br>
0 = 4~24 MHz external high speed crystal oscillator (HXT) clock frequency range detector fail interrupt Disabled.
<br>
1 = 4~24 MHz external high speed crystal oscillator (HXT) clock frequency range detector fail interrupt Enabled.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="clk__reg_8h_source.html#l02252">2252</a> of file <a class="el" href="clk__reg_8h_source.html">clk_reg.h</a>.</p>

</div>
</div>
<a id="a555bc6f1735813a86a2f33a16cfd3671" name="a555bc6f1735813a86a2f33a16cfd3671"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a555bc6f1735813a86a2f33a16cfd3671">&#9670;&nbsp;</a></span>CLKDIV0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::CLKDIV0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0020] Clock Divider Number Register 0 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CLKDIV0
</font><br><p> <font size="2">
Offset: 0x20  Clock Divider Number Register 0
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[3:0]</td><td>HCLKDIV</td><td><div style="word-wrap: break-word;"><b>HCLK Clock Divide Number From HCLK Clock Source
</b><br>
HCLK clock frequency = (HCLK clock source frequency) / (HCLKDIV + 1).
<br>
</div></td></tr><tr><td>
[7:4]</td><td>USBDIV</td><td><div style="word-wrap: break-word;"><b>USB Clock Divide Number From PLL Clock
</b><br>
USB clock frequency = (PLL frequency) / (USBDIV + 1).
<br>
</div></td></tr><tr><td>
[11:8]</td><td>UART0DIV</td><td><div style="word-wrap: break-word;"><b>UART0 Clock Divide Number From UART0 Clock Source
</b><br>
UART0 clock frequency = (UART0 clock source frequency) / (UART0DIV + 1).
<br>
</div></td></tr><tr><td>
[15:12]</td><td>UART1DIV</td><td><div style="word-wrap: break-word;"><b>UART1 Clock Divide Number From UART1 Clock Source
</b><br>
UART1 clock frequency = (UART1 clock source frequency) / (UART1DIV + 1).
<br>
</div></td></tr><tr><td>
[23:16]</td><td>EADCDIV</td><td><div style="word-wrap: break-word;"><b>EADC Clock Divide Number From EADC Clock Source
</b><br>
EADC clock frequency = (EADC clock source frequency) / (EADCDIV + 1).
<br>
</div></td></tr><tr><td>
[31:24]</td><td>SDH0DIV</td><td><div style="word-wrap: break-word;"><b>SD0 Clock Divide Number From SD0 Clock Source
</b><br>
SD0 clock frequency = (SD0 clock source frequency) / (SDH0DIV + 1).
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="clk__reg_8h_source.html#l02231">2231</a> of file <a class="el" href="clk__reg_8h_source.html">clk_reg.h</a>.</p>

</div>
</div>
<a id="a2d6374d45ced73454be2859fed994e22" name="a2d6374d45ced73454be2859fed994e22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d6374d45ced73454be2859fed994e22">&#9670;&nbsp;</a></span>CLKDIV1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::CLKDIV1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0024] Clock Divider Number Register 1 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CLKDIV1
</font><br><p> <font size="2">
Offset: 0x24  Clock Divider Number Register 1
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[7:0]</td><td>SC0DIV</td><td><div style="word-wrap: break-word;"><b>SC0 Clock Divide Number From SC0 Clock Source
</b><br>
SC0 clock frequency = (SC0 clock source frequency ) / (SC0DIV + 1).
<br>
</div></td></tr><tr><td>
[15:8]</td><td>SC1DIV</td><td><div style="word-wrap: break-word;"><b>SC1 Clock Divide Number From SC1 Clock Source
</b><br>
SC1 clock frequency = (SC1 clock source frequency ) / (SC1DIV + 1).
<br>
</div></td></tr><tr><td>
[23:16]</td><td>SC2DIV</td><td><div style="word-wrap: break-word;"><b>SC2 Clock Divide Number From SC2 Clock Source
</b><br>
SC2 clock frequency = (SC2 clock source frequency ) / (SC2DIV + 1).
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="clk__reg_8h_source.html#l02232">2232</a> of file <a class="el" href="clk__reg_8h_source.html">clk_reg.h</a>.</p>

</div>
</div>
<a id="abaa35211c3b71bf78a99cd8739bb77a7" name="abaa35211c3b71bf78a99cd8739bb77a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abaa35211c3b71bf78a99cd8739bb77a7">&#9670;&nbsp;</a></span>CLKDIV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t CLK_T::CLKDIV2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0028] Clock Divider Number Register 2 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="clk__reg_8h_source.html#l02233">2233</a> of file <a class="el" href="clk__reg_8h_source.html">clk_reg.h</a>.</p>

</div>
</div>
<a id="aaae6f5c20bbf585e01d5f36e8c2df7e0" name="aaae6f5c20bbf585e01d5f36e8c2df7e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaae6f5c20bbf585e01d5f36e8c2df7e0">&#9670;&nbsp;</a></span>CLKDIV3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::CLKDIV3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x002c] Clock Divider Number Register 3 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CLKDIV3
</font><br><p> <font size="2">
Offset: 0x2C  Clock Divider Number Register 3
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[23:16]</td><td>EMACDIV</td><td><div style="word-wrap: break-word;"><b>Ethernet Clock Divide Number Form HCLK
</b><br>
EMAC MDCLK clock frequency = (HCLK) / (EMACDIV + 1).
<br>
</div></td></tr><tr><td>
[31:24]</td><td>SDH1DIV</td><td><div style="word-wrap: break-word;"><b>SD1 Clock Divide Number From SD1 Clock Source
</b><br>
SD1 clock frequency = (SD1 clock source frequency) / (SDH1DIV + 1).
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="clk__reg_8h_source.html#l02234">2234</a> of file <a class="el" href="clk__reg_8h_source.html">clk_reg.h</a>.</p>

</div>
</div>
<a id="a1f552b6d7f8cd5b98e83c412a6582920" name="a1f552b6d7f8cd5b98e83c412a6582920"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f552b6d7f8cd5b98e83c412a6582920">&#9670;&nbsp;</a></span>CLKDIV4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::CLKDIV4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0030] Clock Divider Number Register 4 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CLKDIV4
</font><br><p> <font size="2">
Offset: 0x30  Clock Divider Number Register 4
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[3:0]</td><td>UART2DIV</td><td><div style="word-wrap: break-word;"><b>UART2 Clock Divide Number From UART2 Clock Source
</b><br>
UART2 clock frequency = (UART2 clock source frequency) / (UART2DIV + 1).
<br>
</div></td></tr><tr><td>
[7:4]</td><td>UART3DIV</td><td><div style="word-wrap: break-word;"><b>UART3 Clock Divide Number From UART3 Clock Source
</b><br>
UART3 clock frequency = (UART3 clock source frequency) / (UART3DIV + 1).
<br>
</div></td></tr><tr><td>
[11:8]</td><td>UART4DIV</td><td><div style="word-wrap: break-word;"><b>UART4 Clock Divide Number From UART4 Clock Source
</b><br>
UART4 clock frequency = (UART4 clock source frequency) / (UART4DIV + 1).
<br>
</div></td></tr><tr><td>
[15:12]</td><td>UART5DIV</td><td><div style="word-wrap: break-word;"><b>UART5 Clock Divide Number From UART5 Clock Source
</b><br>
UART5 clock frequency = (UART5 clock source frequency) / (UART5DIV + 1).
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="clk__reg_8h_source.html#l02235">2235</a> of file <a class="el" href="clk__reg_8h_source.html">clk_reg.h</a>.</p>

</div>
</div>
<a id="ab26636be88874f58e2f098d4e7f705ab" name="ab26636be88874f58e2f098d4e7f705ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab26636be88874f58e2f098d4e7f705ab">&#9670;&nbsp;</a></span>CLKDSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::CLKDSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0074] Clock Fail Detector Status Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CLKDSTS
</font><br><p> <font size="2">
Offset: 0x74  Clock Fail Detector Status Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>HXTFIF</td><td><div style="word-wrap: break-word;"><b>HXT Clock Fail Interrupt Flag
</b><br>
0 = 4~24 MHz external high speed crystal oscillator (HXT) clock is normal.
<br>
1 = 4~24 MHz external high speed crystal oscillator (HXT) clock stops.
<br>
Note: Write 1 to clear the bit to 0.
<br>
</div></td></tr><tr><td>
[1]</td><td>LXTFIF</td><td><div style="word-wrap: break-word;"><b>LXT Clock Fail Interrupt Flag
</b><br>
0 = 32.768 kHz external low speed crystal oscillator (LXT) clock is normal.
<br>
1 = 32.768 kHz external low speed crystal oscillator (LXT) stops.
<br>
Note: Write 1 to clear the bit to 0.
<br>
</div></td></tr><tr><td>
[8]</td><td>HXTFQIF</td><td><div style="word-wrap: break-word;"><b>HXT Clock Frequency Range Detector Interrupt Flag
</b><br>
0 = 4~24 MHz external high speed crystal oscillator (HXT) clock frequency is normal.
<br>
1 = 4~24 MHz external high speed crystal oscillator (HXT) clock frequency is abnormal.
<br>
Note: Write 1 to clear the bit to 0.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="clk__reg_8h_source.html#l02253">2253</a> of file <a class="el" href="clk__reg_8h_source.html">clk_reg.h</a>.</p>

</div>
</div>
<a id="a27653b0bd33df5ceedb72452e673e884" name="a27653b0bd33df5ceedb72452e673e884"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27653b0bd33df5ceedb72452e673e884">&#9670;&nbsp;</a></span>CLKOCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::CLKOCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0060] Clock Output Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CLKOCTL
</font><br><p> <font size="2">
Offset: 0x60  Clock Output Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[3:0]</td><td>FREQSEL</td><td><div style="word-wrap: break-word;"><b>Clock Output Frequency Selection
</b><br>
The formula of output frequency is
<br>
Fout = Fin/2(N+1).
<br>
Fin is the input clock frequency.
<br>
Fout is the frequency of divider output clock.
<br>
N is the 4-bit value of FREQSEL[3:0].
<br>
</div></td></tr><tr><td>
[4]</td><td>CLKOEN</td><td><div style="word-wrap: break-word;"><b>Clock Output Enable Bit
</b><br>
0 = Clock Output function Disabled.
<br>
1 = Clock Output function Enabled.
<br>
</div></td></tr><tr><td>
[5]</td><td>DIV1EN</td><td><div style="word-wrap: break-word;"><b>Clock Output Divide One Enable Bit
</b><br>
0 = Clock Output will output clock with source frequency divided by FREQSEL.
<br>
1 = Clock Output will output clock with source frequency.
<br>
</div></td></tr><tr><td>
[6]</td><td>CLK1HZEN</td><td><div style="word-wrap: break-word;"><b>Clock Output 1Hz Enable Bit
</b><br>
0 = 1 Hz clock output for 32.768 kHz frequency compensation Disabled.
<br>
1 = 1 Hz clock output for 32.768 kHz frequency compensation Enabled.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="clk__reg_8h_source.html#l02248">2248</a> of file <a class="el" href="clk__reg_8h_source.html">clk_reg.h</a>.</p>

</div>
</div>
<a id="a56cc9cc573d39acc7229c0a304e2fbde" name="a56cc9cc573d39acc7229c0a304e2fbde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56cc9cc573d39acc7229c0a304e2fbde">&#9670;&nbsp;</a></span>CLKSEL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::CLKSEL0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0010] Clock Source Select Control Register 0 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CLKSEL0
</font><br><p> <font size="2">
Offset: 0x10  Clock Source Select Control Register 0
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[2:0]</td><td>HCLKSEL</td><td><div style="word-wrap: break-word;"><b>HCLK Clock Source Selection (Write Protect)
</b><br>
Before clock switching, the related clock sources (both pre-select and new-select) must be turned on.
<br>
The default value is reloaded from the value of CFOSC (CONFIG0[26]) in user configuration register of Flash controller by any reset
<br>
Therefore the default value is either 000b or 111b.
<br>
000 = Clock source from HXT.
<br>
001 = Clock source from LXT.
<br>
010 = Clock source from PLL.
<br>
011 = Clock source from LIRC.
<br>
111 = Clock source from HIRC.
<br>
Other = Reserved.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[5:3]</td><td>STCLKSEL</td><td><div style="word-wrap: break-word;"><b>Cortex-M4 SysTick Clock Source Selection (Write Protect)
</b><br>
If SYST_CTRL[2]=0, SysTick uses listed clock source below.
<br>
000 = Clock source from HXT.
<br>
001 = Clock source from LXT.
<br>
010 = Clock source from HXT/2.
<br>
011 = Clock source from HCLK/2.
<br>
111 = Clock source from HIRC/2.
<br>
Note: if SysTick clock source is not from HCLK (i.e
<br>
SYST_CTRL[2] = 0), SysTick clock source must less than or equal to HCLK/2.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[8]</td><td>USBSEL</td><td><div style="word-wrap: break-word;"><b>USB Clock Source Selection (Write Protect)
</b><br>
0 = Clock source from RC48M.
<br>
1 = Clock source from PLL.
<br>
</div></td></tr><tr><td>
[21:20]</td><td>SDH0SEL</td><td><div style="word-wrap: break-word;"><b>SD0 Engine Clock Source Selection (Write Protect)
</b><br>
00 = Clock source from HXT clock.
<br>
01 = Clock source from PLL clock.
<br>
10 = Clock source from HCLK.
<br>
11 = Clock source from HIRC clock.
<br>
</div></td></tr><tr><td>
[23:22]</td><td>SDH1SEL</td><td><div style="word-wrap: break-word;"><b>SD1 Engine Clock Source Selection (Write Protect)
</b><br>
00 = Clock source from HXT clock.
<br>
01 = Clock source from PLL clock.
<br>
10 = Clock source from HCLK.
<br>
11 = Clock source from HIRC clock.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="clk__reg_8h_source.html#l02227">2227</a> of file <a class="el" href="clk__reg_8h_source.html">clk_reg.h</a>.</p>

</div>
</div>
<a id="a3a7a11873705bdb81268ad8ac2d6087f" name="a3a7a11873705bdb81268ad8ac2d6087f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a7a11873705bdb81268ad8ac2d6087f">&#9670;&nbsp;</a></span>CLKSEL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::CLKSEL1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0014] Clock Source Select Control Register 1 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CLKSEL1
</font><br><p> <font size="2">
Offset: 0x14  Clock Source Select Control Register 1
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[1:0]</td><td>WDTSEL</td><td><div style="word-wrap: break-word;"><b>Watchdog Timer Clock Source Selection (Write Protect)
</b><br>
00 = Reserved.
<br>
01 = Clock source from 32.768 kHz external low speed crystal oscillator (LXT).
<br>
10 = Clock source from HCLK/2048.
<br>
11 = Clock source from 10 kHz internal low speed RC oscillator (LIRC).
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[10:8]</td><td>TMR0SEL</td><td><div style="word-wrap: break-word;"><b>TIMER0 Clock Source Selection
</b><br>
000 = Clock source from 4~24 MHz external high speed crystal oscillator (HXT).
<br>
001 = Clock source from 32.768 kHz external low speed crystal oscillator (LXT).
<br>
010 = Clock source from PCLK0.
<br>
011 = Clock source from external clock TM0 pin.
<br>
101 = Clock source from 10 kHz internal low speed RC oscillator (LIRC).
<br>
111 = Clock source from 12 MHz internal high speed RC oscillator (HIRC).
<br>
Others = Reserved.
<br>
</div></td></tr><tr><td>
[14:12]</td><td>TMR1SEL</td><td><div style="word-wrap: break-word;"><b>TIMER1 Clock Source Selection
</b><br>
000 = Clock source from 4~24 MHz external high speed crystal oscillator (HXT).
<br>
001 = Clock source from 32.768 kHz external low speed crystal oscillator (LXT).
<br>
010 = Clock source from PCLK0.
<br>
011 = Clock source from external clock TM1 pin.
<br>
101 = Clock source from 10 kHz internal low speed RC oscillator (LIRC).
<br>
111 = Clock source from 12 MHz internal high speed RC oscillator (HIRC).
<br>
Others = Reserved.
<br>
</div></td></tr><tr><td>
[18:16]</td><td>TMR2SEL</td><td><div style="word-wrap: break-word;"><b>TIMER2 Clock Source Selection
</b><br>
000 = Clock source from 4~24 MHz external high speed crystal oscillator (HXT).
<br>
001 = Clock source from 32.768 kHz external low speed crystal oscillator (LXT).
<br>
010 = Clock source from PCLK1.
<br>
011 = Clock source from external clock TM2 pin.
<br>
101 = Clock source from 10 kHz internal low speed RC oscillator (LIRC).
<br>
111 = Clock source from 12 MHz internal high speed RC oscillator (HIRC).
<br>
Others = Reserved.
<br>
</div></td></tr><tr><td>
[22:20]</td><td>TMR3SEL</td><td><div style="word-wrap: break-word;"><b>TIMER3 Clock Source Selection
</b><br>
000 = Clock source from 4~24 MHz external high speed crystal oscillator (HXT).
<br>
001 = Clock source from 32.768 kHz external low speed crystal oscillator (LXT).
<br>
010 = Clock source from PCLK1.
<br>
011 = Clock source from external clock TM3 pin.
<br>
101 = Clock source from 10 kHz internal low speed RC oscillator (LIRC).
<br>
111 = Clock source from 12 MHz internal high speed RC oscillator (HIRC).
<br>
Others = Reserved.
<br>
</div></td></tr><tr><td>
[25:24]</td><td>UART0SEL</td><td><div style="word-wrap: break-word;"><b>UART0 Clock Source Selection
</b><br>
00 = Clock source from 4~24 MHz external high speed crystal oscillator (HXT).
<br>
01 = Clock source from PLL.
<br>
10 = Clock source from 32.768 kHz external low speed crystal oscillator (LXT).
<br>
11 = Clock source from 12 MHz internal high speed RC oscillator (HIRC).
<br>
</div></td></tr><tr><td>
[27:26]</td><td>UART1SEL</td><td><div style="word-wrap: break-word;"><b>UART1 Clock Source Selection
</b><br>
00 = Clock source from 4~24 MHz external high speed crystal oscillator (HXT).
<br>
01 = Clock source from PLL.
<br>
10 = Clock source from 32.768 kHz external low speed crystal oscillator (LXT).
<br>
11 = Clock source from 12 MHz internal high speed RC oscillator (HIRC).
<br>
</div></td></tr><tr><td>
[29:28]</td><td>CLKOSEL</td><td><div style="word-wrap: break-word;"><b>Clock Divider Clock Source Selection
</b><br>
00 = Clock source from 4~24 MHz external high speed crystal oscillator (HXT).
<br>
01 = Clock source from 32.768 kHz external low speed crystal oscillator (LXT).
<br>
10 = Clock source from HCLK.
<br>
11 = Clock source from 12 MHz internal high speed RC oscillator (HIRC).
<br>
</div></td></tr><tr><td>
[31:30]</td><td>WWDTSEL</td><td><div style="word-wrap: break-word;"><b>Window Watchdog Timer Clock Source Selection
</b><br>
10 = Clock source from HCLK/2048.
<br>
11 = Clock source from 10 kHz internal low speed RC oscillator (LIRC).
<br>
Others = Reserved.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="clk__reg_8h_source.html#l02228">2228</a> of file <a class="el" href="clk__reg_8h_source.html">clk_reg.h</a>.</p>

</div>
</div>
<a id="ac38ba89e15ce9e37866aff665694b613" name="ac38ba89e15ce9e37866aff665694b613"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac38ba89e15ce9e37866aff665694b613">&#9670;&nbsp;</a></span>CLKSEL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::CLKSEL2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0018] Clock Source Select Control Register 2 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CLKSEL2
</font><br><p> <font size="2">
Offset: 0x18  Clock Source Select Control Register 2
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>EPWM0SEL</td><td><div style="word-wrap: break-word;"><b>EPWM0 Clock Source Selection
</b><br>
The peripheral clock source of EPWM0 is defined by EPWM0SEL.
<br>
0 = Clock source from PLL.
<br>
1 = Clock source from PCLK0.
<br>
</div></td></tr><tr><td>
[1]</td><td>EPWM1SEL</td><td><div style="word-wrap: break-word;"><b>EPWM1 Clock Source Selection
</b><br>
The peripheral clock source of EPWM1 is defined by EPWM1SEL.
<br>
0 = Clock source from PLL.
<br>
1 = Clock source from PCLK1.
<br>
</div></td></tr><tr><td>
[3:2]</td><td>QSPI0SEL</td><td><div style="word-wrap: break-word;"><b>QSPI0 Clock Source Selection
</b><br>
00 = Clock source from 4~24 MHz external high speed crystal oscillator (HXT).
<br>
01 = Clock source from PLL.
<br>
10 = Clock source from PCLK0.
<br>
11 = Clock source from 12 MHz internal high speed RC oscillator (HIRC).
<br>
</div></td></tr><tr><td>
[5:4]</td><td>SPI0SEL</td><td><div style="word-wrap: break-word;"><b>SPI0 Clock Source Selection
</b><br>
00 = Clock source from 4~24 MHz external high speed crystal oscillator (HXT).
<br>
01 = Clock source from PLL.
<br>
10 = Clock source from PCLK1.
<br>
11 = Clock source from 12 MHz internal high speed RC oscillator (HIRC).
<br>
</div></td></tr><tr><td>
[7:6]</td><td>SPI1SEL</td><td><div style="word-wrap: break-word;"><b>SPI1 Clock Source Selection
</b><br>
00 = Clock source from 4~24 MHz external high speed crystal oscillator (HXT).
<br>
01 = Clock source from PLL.
<br>
10 = Clock source from PCLK0.
<br>
11 = Clock source from 12 MHz internal high speed RC oscillator (HIRC).
<br>
</div></td></tr><tr><td>
[8]</td><td>BPWM0SEL</td><td><div style="word-wrap: break-word;"><b>BPWM0 Clock Source Selection
</b><br>
The peripheral clock source of BPWM0 is defined by BPWM0SEL.
<br>
0 = Clock source from PLL.
<br>
1 = Clock source from PCLK0.
<br>
</div></td></tr><tr><td>
[9]</td><td>BPWM1SEL</td><td><div style="word-wrap: break-word;"><b>BPWM1 Clock Source Selection
</b><br>
The peripheral clock source of BPWM1 is defined by BPWM1SEL.
<br>
0 = Clock source from PLL.
<br>
1 = Clock source from PCLK1.
<br>
</div></td></tr><tr><td>
[11:10]</td><td>SPI2SEL</td><td><div style="word-wrap: break-word;"><b>SPI2 Clock Source Selection
</b><br>
00 = Clock source from 4~24 MHz external high speed crystal oscillator (HXT).
<br>
01 = Clock source from PLL.
<br>
10 = Clock source from PCLK1.
<br>
11 = Clock source from 12 MHz internal high speed RC oscillator (HIRC).
<br>
</div></td></tr><tr><td>
[13:12]</td><td>SPI3SEL</td><td><div style="word-wrap: break-word;"><b>SPI3 Clock Source Selection
</b><br>
00 = Clock source from 4~24 MHz external high speed crystal oscillator (HXT).
<br>
01 = Clock source from PLL.
<br>
10 = Clock source from PCLK0.
<br>
11 = Clock source from 12 MHz internal high speed RC oscillator (HIRC).
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="clk__reg_8h_source.html#l02229">2229</a> of file <a class="el" href="clk__reg_8h_source.html">clk_reg.h</a>.</p>

</div>
</div>
<a id="af279d15c32f97345c4b45fa98689c281" name="af279d15c32f97345c4b45fa98689c281"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af279d15c32f97345c4b45fa98689c281">&#9670;&nbsp;</a></span>CLKSEL3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::CLKSEL3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x001c] Clock Source Select Control Register 3 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CLKSEL3
</font><br><p> <font size="2">
Offset: 0x1C  Clock Source Select Control Register 3
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[1:0]</td><td>SC0SEL</td><td><div style="word-wrap: break-word;"><b>SC0 Clock Source Selection
</b><br>
00 = Clock source from 4~24 MHz external high speed crystal oscillator (HXT).
<br>
01 = Clock source from PLL.
<br>
10 = Clock source from PCLK0.
<br>
11 = Clock source from 12 MHz internal high speed RC oscillator (HIRC).
<br>
</div></td></tr><tr><td>
[3:2]</td><td>SC1SEL</td><td><div style="word-wrap: break-word;"><b>SC0 Clock Source Selection
</b><br>
00 = Clock source from 4~24 MHz external high speed crystal oscillator (HXT).
<br>
01 = Clock source from PLL.
<br>
10 = Clock source from PCLK1.
<br>
11 = Clock source from 12 MHz internal high speed RC oscillator (HIRC).
<br>
</div></td></tr><tr><td>
[5:4]</td><td>SC2SEL</td><td><div style="word-wrap: break-word;"><b>SC2 Clock Source Selection
</b><br>
00 = Clock source from 4~24 MHz external high speed crystal oscillator (HXT).
<br>
01 = Clock source from PLL.
<br>
10 = Clock source from PCLK0.
<br>
11 = Clock source from 12 MHz internal high speed RC oscillator (HIRC).
<br>
</div></td></tr><tr><td>
[8]</td><td>RTCSEL</td><td><div style="word-wrap: break-word;"><b>RTC Clock Source Selection
</b><br>
0 = Clock source from 32.768 kHz external low speed crystal oscillator (LXT).
<br>
1 = Clock source from 10 kHz internal low speed RC oscillator (LIRC).
<br>
</div></td></tr><tr><td>
[17:16]</td><td>I2S0SEL</td><td><div style="word-wrap: break-word;"><b>I2S0 Clock Source Selection
</b><br>
00 = Clock source from HXT clock.
<br>
01 = Clock source from PLL clock.
<br>
10 = Clock source from PCLK.
<br>
11 = Clock source from HIRC clock.
<br>
</div></td></tr><tr><td>
[25:24]</td><td>UART2SEL</td><td><div style="word-wrap: break-word;"><b>UART2 Clock Source Selection
</b><br>
00 = Clock source from 4~24 MHz external high speed crystal oscillator (HXT).
<br>
01 = Clock source from PLL.
<br>
10 = Clock source from 32.768 kHz external low speed crystal oscillator (LXT).
<br>
11 = Clock source from 12 MHz internal high speed RC oscillator (HIRC).
<br>
</div></td></tr><tr><td>
[27:26]</td><td>UART3SEL</td><td><div style="word-wrap: break-word;"><b>UART3 Clock Source Selection
</b><br>
00 = Clock source from 4~24 MHz external high speed crystal oscillator (HXT).
<br>
01 = Clock source from PLL.
<br>
10 = Clock source from 32.768 kHz external low speed crystal oscillator (LXT).
<br>
11 = Clock source from 12 MHz internal high speed RC oscillator (HIRC).
<br>
</div></td></tr><tr><td>
[29:28]</td><td>UART4SEL</td><td><div style="word-wrap: break-word;"><b>UART4 Clock Source Selection
</b><br>
00 = Clock source from 4~24 MHz external high speed crystal oscillator (HXT).
<br>
01 = Clock source from PLL.
<br>
10 = Clock source from 32.768 kHz external low speed crystal oscillator (LXT).
<br>
11 = Clock source from 12 MHz internal high speed RC oscillator (HIRC).
<br>
</div></td></tr><tr><td>
[31:30]</td><td>UART5SEL</td><td><div style="word-wrap: break-word;"><b>UART5 Clock Source Selection
</b><br>
00 = Clock source from 4~24 MHz external high speed crystal oscillator (HXT).
<br>
01 = Clock source from PLL.
<br>
10 = Clock source from 32.768 kHz external low speed crystal oscillator (LXT).
<br>
11 = Clock source from 12 MHz internal high speed RC oscillator (HIRC).
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="clk__reg_8h_source.html#l02230">2230</a> of file <a class="el" href="clk__reg_8h_source.html">clk_reg.h</a>.</p>

</div>
</div>
<a id="ae0ed60dfc2d8137fc5e72c9036919936" name="ae0ed60dfc2d8137fc5e72c9036919936"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0ed60dfc2d8137fc5e72c9036919936">&#9670;&nbsp;</a></span>IOPDCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::IOPDCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00b0] GPIO Standby Power-down Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">IOPDCTL
</font><br><p> <font size="2">
Offset: 0xB0  GPIO Standby Power-down Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>IOHR</td><td><div style="word-wrap: break-word;"><b>GPIO Hold Release
</b><br>
When GPIO enter standby power-down mode, all I/O status are hold to keep normal operating status
<br>
After chip was waked up from standby power-down mode, the I/O are still keep hold status until user set this bit to release I/O hold status.
<br>
This bit is auto cleared by hardware.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="clk__reg_8h_source.html#l02267">2267</a> of file <a class="el" href="clk__reg_8h_source.html">clk_reg.h</a>.</p>

</div>
</div>
<a id="a55e49afa76ba64b74e2cdbae504223dc" name="a55e49afa76ba64b74e2cdbae504223dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55e49afa76ba64b74e2cdbae504223dc">&#9670;&nbsp;</a></span>LDOCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::LDOCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0098] LDO Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">LDOCTL
</font><br><p> <font size="2">
Offset: 0x98  LDO Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[18]</td><td>PDBIASEN</td><td><div style="word-wrap: break-word;"><b>Power-down Bias Enable Bit
</b><br>
0 = Reserved.
<br>
1 = Power-down bias enabled.
<br>
Note: This bit should set to 1 before chip enter power-down mode.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="clk__reg_8h_source.html#l02261">2261</a> of file <a class="el" href="clk__reg_8h_source.html">clk_reg.h</a>.</p>

</div>
</div>
<a id="a189c02a8f5e8c63aab13f18eb09f9480" name="a189c02a8f5e8c63aab13f18eb09f9480"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a189c02a8f5e8c63aab13f18eb09f9480">&#9670;&nbsp;</a></span>PASWKCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::PASWKCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00a0] GPA Standby Power-down Wake-up Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">PASWKCTL
</font><br><p> <font size="2">
Offset: 0xA0  GPA Standby Power-down Wake-up Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>WKEN</td><td><div style="word-wrap: break-word;"><b>Standby Power-down Pin Wake-up Enable Bit
</b><br>
0 = GPA group pin wake-up function disabled.
<br>
1 = GPA group pin wake-up function enabled.
<br>
</div></td></tr><tr><td>
[1]</td><td>PRWKEN</td><td><div style="word-wrap: break-word;"><b>Pin Rising Edge Wake-up Enable Bit
</b><br>
0 = GPA group pin rising edge wake-up function disabled.
<br>
1 = GPA group pin rising edge wake-up function enabled.
<br>
</div></td></tr><tr><td>
[2]</td><td>PFWKEN</td><td><div style="word-wrap: break-word;"><b>Pin Falling Edge Wake-up Enable Bit
</b><br>
0 = GPA group pin falling edge wake-up function disabled.
<br>
1 = GPA group pin falling edge wake-up function enabled.
<br>
</div></td></tr><tr><td>
[7:4]</td><td>WKPSEL</td><td><div style="word-wrap: break-word;"><b>GPA Standby Power-down Wake-up Pin Select
</b><br>
0000 = GPA.0 wake-up function enabled.
<br>
0001 = GPA.1 wake-up function enabled.
<br>
0010 = GPA.2 wake-up function enabled.
<br>
0011 = GPA.3 wake-up function enabled.
<br>
0100 = GPA.4 wake-up function enabled.
<br>
0101 = GPA.5 wake-up function enabled.
<br>
0110 = GPA.6 wake-up function enabled.
<br>
0111 = GPA.7 wake-up function enabled.
<br>
1000 = GPA.8 wake-up function enabled.
<br>
1001 = GPA.9 wake-up function enabled.
<br>
1010 = GPA.10 wake-up function enabled.
<br>
1011 = GPA.11 wake-up function enabled.
<br>
1100 = GPA.12 wake-up function enabled.
<br>
1101 = GPA.13 wake-up function enabled.
<br>
1110 = GPA.14 wake-up function enabled.
<br>
1111 = GPA.15 wake-up function enabled.
<br>
</div></td></tr><tr><td>
[8]</td><td>DBEN</td><td><div style="word-wrap: break-word;"><b>GPA Input Signal De-bounce Enable Bit
</b><br>
The DBEN bit is used to enable the de-bounce function for each corresponding IO
<br>
If the input signal pulse width cannot be sampled by continuous two de-bounce sample cycle, the input signal transition is seen as the signal bounce and will not trigger the wake-up
<br>
The de-bounce clock source is the 10 kHz internal low speed RC oscillator.
<br>
0 = Standby power-down wake-up pin De-bounce function disable.
<br>
1 = Standby power-down wake-up pin De-bounce function enable.
<br>
The de-bounce function is valid only for edge triggered.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="clk__reg_8h_source.html#l02263">2263</a> of file <a class="el" href="clk__reg_8h_source.html">clk_reg.h</a>.</p>

</div>
</div>
<a id="a655038259295a51cc912a3433c0ebdc7" name="a655038259295a51cc912a3433c0ebdc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a655038259295a51cc912a3433c0ebdc7">&#9670;&nbsp;</a></span>PBSWKCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::PBSWKCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00a4] GPB Standby Power-down Wake-up Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">PBSWKCTL
</font><br><p> <font size="2">
Offset: 0xA4  GPB Standby Power-down Wake-up Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>WKEN</td><td><div style="word-wrap: break-word;"><b>Standby Power-down Pin Wake-up Enable Bit
</b><br>
0 = GPB group pin wake-up function disabled.
<br>
1 = GPB group pin wake-up function enabled.
<br>
</div></td></tr><tr><td>
[1]</td><td>PRWKEN</td><td><div style="word-wrap: break-word;"><b>Pin Rising Edge Wake-up Enable Bit
</b><br>
0 = GPB group pin rising edge wake-up function disabled.
<br>
1 = GPB group pin rising edge wake-up function enabled.
<br>
</div></td></tr><tr><td>
[2]</td><td>PFWKEN</td><td><div style="word-wrap: break-word;"><b>Pin Falling Edge Wake-up Enable Bit
</b><br>
0 = GPB group pin falling edge wake-up function disabled.
<br>
1 = GPB group pin falling edge wake-up function enabled.
<br>
</div></td></tr><tr><td>
[7:4]</td><td>WKPSEL</td><td><div style="word-wrap: break-word;"><b>GPB Standby Power-down Wake-up Pin Select
</b><br>
0000 = GPB.0 wake-up function enabled.
<br>
0001 = GPB.1 wake-up function enabled.
<br>
0010 = GPB.2 wake-up function enabled.
<br>
0011 = GPB.3 wake-up function enabled.
<br>
0100 = GPB.4 wake-up function enabled.
<br>
0101 = GPB.5 wake-up function enabled.
<br>
0110 = GPB.6 wake-up function enabled.
<br>
0111 = GPB.7 wake-up function enabled.
<br>
1000 = GPB.8 wake-up function enabled.
<br>
1001 = GPB.9 wake-up function enabled.
<br>
1010 = GPB.10 wake-up function enabled.
<br>
1011 = GPB.11 wake-up function enabled.
<br>
1100 = GPB.12 wake-up function enabled.
<br>
1101 = GPB.13 wake-up function enabled.
<br>
1110 = GPB.14 wake-up function enabled.
<br>
1111 = GPB.15 wake-up function enabled.
<br>
</div></td></tr><tr><td>
[8]</td><td>DBEN</td><td><div style="word-wrap: break-word;"><b>GPB Input Signal De-bounce Enable Bit
</b><br>
The DBEN bit is used to enable the de-bounce function for each corresponding IO
<br>
If the input signal pulse width cannot be sampled by continuous two de-bounce sample cycle, the input signal transition is seen as the signal bounce and will not trigger the wake-up
<br>
The de-bounce clock source is the 10 kHz internal low speed RC oscillator.
<br>
0 = Standby power-down wake-up pin De-bounce function disable.
<br>
1 = Standby power-down wake-up pin De-bounce function enable.
<br>
The de-bounce function is valid only for edge triggered.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="clk__reg_8h_source.html#l02264">2264</a> of file <a class="el" href="clk__reg_8h_source.html">clk_reg.h</a>.</p>

</div>
</div>
<a id="a2475dc9456f579f5d49fa705c7cf724b" name="a2475dc9456f579f5d49fa705c7cf724b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2475dc9456f579f5d49fa705c7cf724b">&#9670;&nbsp;</a></span>PCLKDIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::PCLKDIV</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0034] APB Clock Divider Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">PCLKDIV
</font><br><p> <font size="2">
Offset: 0x34  APB Clock Divider Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[2:0]</td><td>APB0DIV</td><td><div style="word-wrap: break-word;"><b>APB0 Clock Divider
</b><br>
APB0 clock can be divided from HCLK
<br>
000: PCLK0 = HCLK.
<br>
001: PCLK0 = 1/2 HCLK.
<br>
010: PCLK0 = 1/4 HCLK.
<br>
011: PCLK0 = 1/8 HCLK.
<br>
100: PCLK0 = 1/16 HCLK.
<br>
Others: Reserved.
<br>
</div></td></tr><tr><td>
[6:4]</td><td>APB1DIV</td><td><div style="word-wrap: break-word;"><b>APB1 Clock Divider
</b><br>
APB1 clock can be divided from HCLK
<br>
000: PCLK1 = HCLK.
<br>
001: PCLK1 = 1/2 HCLK.
<br>
010: PCLK1 = 1/4 HCLK.
<br>
011: PCLK1 = 1/8 HCLK.
<br>
100: PCLK1 = 1/16 HCLK.
<br>
Others: Reserved.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="clk__reg_8h_source.html#l02236">2236</a> of file <a class="el" href="clk__reg_8h_source.html">clk_reg.h</a>.</p>

</div>
</div>
<a id="a947456b2789ee16e6ca39f1f6dc35403" name="a947456b2789ee16e6ca39f1f6dc35403"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a947456b2789ee16e6ca39f1f6dc35403">&#9670;&nbsp;</a></span>PCSWKCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::PCSWKCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00a8] GPC Standby Power-down Wake-up Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">PCSWKCTL
</font><br><p> <font size="2">
Offset: 0xA8  GPC Standby Power-down Wake-up Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>WKEN</td><td><div style="word-wrap: break-word;"><b>Standby Power-down Pin Wake-up Enable Bit
</b><br>
0 = GPC group pin wake-up function disabled.
<br>
1 = GPC group pin wake-up function enabled.
<br>
</div></td></tr><tr><td>
[1]</td><td>PRWKEN</td><td><div style="word-wrap: break-word;"><b>Pin Rising Edge Wake-up Enable Bit
</b><br>
0 = GPC group pin rising edge wake-up function disabled.
<br>
1 = GPC group pin rising edge wake-up function enabled.
<br>
</div></td></tr><tr><td>
[2]</td><td>PFWKEN</td><td><div style="word-wrap: break-word;"><b>Pin Falling Edge Wake-up Enable Bit
</b><br>
0 = GPC group pin falling edge wake-up function disabled.
<br>
1 = GPC group pin falling edge wake-up function enabled.
<br>
</div></td></tr><tr><td>
[7:4]</td><td>WKPSEL</td><td><div style="word-wrap: break-word;"><b>GPC Standby Power-down Wake-up Pin Select
</b><br>
0000 = GPC.0 wake-up function enabled.
<br>
0001 = GPC.1 wake-up function enabled.
<br>
0010 = GPC.2 wake-up function enabled.
<br>
0011 = GPC.3 wake-up function enabled.
<br>
0100 = GPC.4 wake-up function enabled.
<br>
0101 = GPC.5 wake-up function enabled.
<br>
0110 = GPC.6 wake-up function enabled.
<br>
0111 = GPC.7 wake-up function enabled.
<br>
1000 = GPC.8 wake-up function enabled.
<br>
1001 = GPC.9 wake-up function enabled.
<br>
1010 = GPC.10 wake-up function enabled.
<br>
1011 = GPC.11 wake-up function enabled.
<br>
1100 = GPC.12 wake-up function enabled.
<br>
1101 = GPC.13 wake-up function enabled.
<br>
1110 = GPC.14 wake-up function enabled.
<br>
1111 = GPC.15 wake-up function enabled.
<br>
</div></td></tr><tr><td>
[8]</td><td>DBEN</td><td><div style="word-wrap: break-word;"><b>GPC Input Signal De-bounce Enable Bit
</b><br>
The DBEN bit is used to enable the de-bounce function for each corresponding IO
<br>
If the input signal pulse width cannot be sampled by continuous two de-bounce sample cycle, the input signal transition is seen as the signal bounce and will not trigger the wake-up
<br>
The de-bounce clock source is the 10 kHz internal low speed RC oscillator.
<br>
0 = Standby power-down wake-up pin De-bounce function disable.
<br>
1 = Standby power-down wake-up pin De-bounce function enable.
<br>
The de-bounce function is valid only for edge triggered.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="clk__reg_8h_source.html#l02265">2265</a> of file <a class="el" href="clk__reg_8h_source.html">clk_reg.h</a>.</p>

</div>
</div>
<a id="a3a8add648268cc975a412744e70b1532" name="a3a8add648268cc975a412744e70b1532"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a8add648268cc975a412744e70b1532">&#9670;&nbsp;</a></span>PDSWKCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::PDSWKCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00ac] GPD Standby Power-down Wake-up Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">PDSWKCTL
</font><br><p> <font size="2">
Offset: 0xAC  GPD Standby Power-down Wake-up Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>WKEN</td><td><div style="word-wrap: break-word;"><b>Standby Power-down Pin Wake-up Enable Bit
</b><br>
0 = GPD group pin wake-up function disabled.
<br>
1 = GPD group pin wake-up function enabled.
<br>
</div></td></tr><tr><td>
[1]</td><td>PRWKEN</td><td><div style="word-wrap: break-word;"><b>Pin Rising Edge Wake-up Enable Bit
</b><br>
0 = GPD group pin rising edge wake-up function disabled.
<br>
1 = GPD group pin rising edge wake-up function enabled.
<br>
</div></td></tr><tr><td>
[2]</td><td>PFWKEN</td><td><div style="word-wrap: break-word;"><b>Pin Falling Edge Wake-up Enable Bit
</b><br>
0 = GPD group pin falling edge wake-up function disabled.
<br>
1 = GPD group pin falling edge wake-up function enabled.
<br>
</div></td></tr><tr><td>
[7:4]</td><td>WKPSEL</td><td><div style="word-wrap: break-word;"><b>GPD Standby Power-down Wake-up Pin Select
</b><br>
0000 = GPD.0 wake-up function enabled.
<br>
0001 = GPD.1 wake-up function enabled.
<br>
0010 = GPD.2 wake-up function enabled.
<br>
0011 = GPD.3 wake-up function enabled.
<br>
0100 = GPD.4 wake-up function enabled.
<br>
0101 = GPD.5 wake-up function enabled.
<br>
0110 = GPD.6 wake-up function enabled.
<br>
0111 = GPD.7 wake-up function enabled.
<br>
1000 = GPD.8 wake-up function enabled.
<br>
1001 = GPD.9 wake-up function enabled.
<br>
1010 = GPD.10 wake-up function enabled.
<br>
1011 = GPD.11 wake-up function enabled.
<br>
1100 = GPD.12 wake-up function enabled.
<br>
1101 = GPD.13 wake-up function enabled.
<br>
1110 = GPD.14 wake-up function enabled.
<br>
1111 = GPD.15 wake-up function enabled.
<br>
</div></td></tr><tr><td>
[8]</td><td>DBEN</td><td><div style="word-wrap: break-word;"><b>GPD Input Signal De-bounce Enable Bit
</b><br>
The DBEN bit is used to enable the de-bounce function for each corresponding IO
<br>
If the input signal pulse width cannot be sampled by continuous two de-bounce sample cycle, the input signal transition is seen as the signal bounce and will not trigger the wake-up
<br>
The de-bounce clock source is the 10 kHz internal low speed RC oscillator.
<br>
0 = Standby power-down wake-up pin De-bounce function disable.
<br>
1 = Standby power-down wake-up pin De-bounce function enable.
<br>
The de-bounce function is valid only for edge triggered.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="clk__reg_8h_source.html#l02266">2266</a> of file <a class="el" href="clk__reg_8h_source.html">clk_reg.h</a>.</p>

</div>
</div>
<a id="af38233aaa7c69463ab8e69a96e0f2c00" name="af38233aaa7c69463ab8e69a96e0f2c00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af38233aaa7c69463ab8e69a96e0f2c00">&#9670;&nbsp;</a></span>PLLCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::PLLCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0040] PLL Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">PLLCTL
</font><br><p> <font size="2">
Offset: 0x40  PLL Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[8:0]</td><td>FBDIV</td><td><div style="word-wrap: break-word;"><b>PLL Feedback Divider Control (Write Protect)
</b><br>
Refer to the formulas below the table.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[13:9]</td><td>INDIV</td><td><div style="word-wrap: break-word;"><b>PLL Input Divider Control (Write Protect)
</b><br>
Refer to the formulas below the table.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[15:14]</td><td>OUTDIV</td><td><div style="word-wrap: break-word;"><b>PLL Output Divider Control (Write Protect)
</b><br>
Refer to the formulas below the table.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[16]</td><td>PD</td><td><div style="word-wrap: break-word;"><b>Power-down Mode (Write Protect)
</b><br>
If set the PDEN bit to 1 in CLK_PWRCTL register, the PLL will enter Power-down mode, too.
<br>
0 = PLL is in normal mode.
<br>
1 = PLL is in Power-down mode (default).
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[17]</td><td>BP</td><td><div style="word-wrap: break-word;"><b>PLL Bypass Control (Write Protect)
</b><br>
0 = PLL is in normal mode (default).
<br>
1 = PLL clock output is same as PLL input clock FIN.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[18]</td><td>OE</td><td><div style="word-wrap: break-word;"><b>PLL OE (FOUT Enable) Pin Control (Write Protect)
</b><br>
0 = PLL FOUT Enabled.
<br>
1 = PLL FOUT is fixed low.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[19]</td><td>PLLSRC</td><td><div style="word-wrap: break-word;"><b>PLL Source Clock Selection (Write Protect)
</b><br>
0 = PLL source clock from 4~24 MHz external high-speed crystal oscillator (HXT).
<br>
1 = PLL source clock from 12 MHz internal high-speed oscillator (HIRC).
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[23]</td><td>STBSEL</td><td><div style="word-wrap: break-word;"><b>PLL Stable Counter Selection (Write Protect)
</b><br>
0 = PLL stable time is 6144 PLL source clock (suitable for source clock is equal to or less than 12 MHz).
<br>
1 = PLL stable time is 12288 PLL source clock (suitable for source clock is larger than 12 MHz).
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="clk__reg_8h_source.html#l02240">2240</a> of file <a class="el" href="clk__reg_8h_source.html">clk_reg.h</a>.</p>

</div>
</div>
<a id="a6d11f5bf0a9d98fbd18ff046d2c24ab4" name="a6d11f5bf0a9d98fbd18ff046d2c24ab4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d11f5bf0a9d98fbd18ff046d2c24ab4">&#9670;&nbsp;</a></span>PMUCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::PMUCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0090] Power Manager Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">PMUCTL
</font><br><p> <font size="2">
Offset: 0x90  Power Manager Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[2:0]</td><td>PDMSEL</td><td><div style="word-wrap: break-word;"><b>Power-down Mode Selection (Write Protect)
</b><br>
This is a protected register. Please refer to open lock sequence to program it.
<br>
These bits control chip power-down mode grade selection when CPU execute WFI/WFE instruction.
<br>
000 = Power-down mode is selected. (PD)
<br>
001 = Low leakage Power-down mode is selected (LLPD).
<br>
010 =Fast wake-up Power-down mode is selected (FWPD).
<br>
011 = Reserved.
<br>
100 = Standby Power-down mode 0 is selected (SPD0) (SRAM retention).
<br>
101 = Standby Power-down mode 1 is selected (SPD1).
<br>
110 = Deep Power-down mode is selected (DPD).
<br>
111 = Reserved.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[3]</td><td>DPDHOLDEN</td><td><div style="word-wrap: break-word;"><b>Deep-Power-Down Mode GPIO Hold Enable
</b><br>
0 = When GPIO enters deep power-down mode, all I/O status are tri-state.
<br>
1 = When GPIO enters deep power-down mode, all I/O status are hold to keep normal operating status.
<br>
    After chip was waked up from deep power-down mode, the I/O are still keep hold status until user set CLK_IOPDCTL[0]
<br>
    to release I/O hold status.
<br>
</div></td></tr><tr><td>
[8]</td><td>WKTMREN</td><td><div style="word-wrap: break-word;"><b>Wake-up Timer Enable (Write Protect)
</b><br>
This is a protected register. Please refer to open lock sequence to program it.
<br>
0 = Wake-up timer disable at DPD/SPD mode.
<br>
1 = Wake-up timer enabled at DPD/SPD mode.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[11:9]</td><td>WKTMRIS</td><td><div style="word-wrap: break-word;"><b>Wake-up Timer Time-out Interval Select (Write Protect)
</b><br>
This is a protected register. Please refer to open lock sequence to program it.
<br>
These bits control wake-up timer time-out interval when chip at DPD/SPD mode.
<br>
000 = Time-out interval is 128 OSC10K clocks (12.8 ms).
<br>
001 = Time-out interval is 256 OSC10K clocks (25.6 ms).
<br>
010 = Time-out interval is 512 OSC10K clocks (51.2 ms).
<br>
011 = Time-out interval is 1024 OSC10K clocks (102.4ms).
<br>
100 = Time-out interval is 4096 OSC10K clocks (409.6ms).
<br>
101 = Time-out interval is 8192 OSC10K clocks (819.2ms).
<br>
110 = Time-out interval is 16384 OSC10K clocks (1638.4ms).
<br>
111 = Time-out interval is 65536 OSC10K clocks (6553.6ms).
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[17:16]</td><td>WKPINEN</td><td><div style="word-wrap: break-word;"><b>Wake-up Pin Enable (Write Protect)
</b><br>
This is a protected register. Please refer to open lock sequence to program it.
<br>
00 = Wake-up pin disable at Deep Power-down mode.
<br>
01 = Wake-up pin rising edge enabled at Deep Power-down mode.
<br>
10 = Wake-up pin falling edge enabled at Deep Power-down mode.
<br>
11 = Wake-up pin both edge enabled at Deep Power-down mode.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[18]</td><td>ACMPSPWK</td><td><div style="word-wrap: break-word;"><b>ACMP Standby Power-down Mode Wake-up Enable (Write Protect)
</b><br>
This is a protected register. Please refer to open lock sequence to program it.
<br>
0 = ACMP wake-up disable at Standby Power-down mode.
<br>
1 = ACMP wake-up enabled at Standby Power-down mode.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[23]</td><td>RTCWKEN</td><td><div style="word-wrap: break-word;"><b>RTC Wake-up Enable (Write Protect)
</b><br>
This is a protected register. Please refer to open lock sequence to program it.
<br>
0 = RTC wake-up disable at Deep Power-down mode or Standby Power-down mode.
<br>
1 = RTC wake-up enabled at Deep Power-down mode or Standby Power-down mode.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="clk__reg_8h_source.html#l02259">2259</a> of file <a class="el" href="clk__reg_8h_source.html">clk_reg.h</a>.</p>

</div>
</div>
<a id="a3966f16509a390c3692c0797a4c50f28" name="a3966f16509a390c3692c0797a4c50f28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3966f16509a390c3692c0797a4c50f28">&#9670;&nbsp;</a></span>PMUSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::PMUSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0094] Power Manager Status Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">PMUSTS
</font><br><p> <font size="2">
Offset: 0x94  Power Manager Status Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>PINWK</td><td><div style="word-wrap: break-word;"><b>Pin Wake-up Flag (Read Only)
</b><br>
This flag indicates that wake-up of chip from Deep Power-down mode was requested by a transition of the WAKEUP pin (GPC.0)
<br>
This flag is cleared when DPD mode is entered.
<br>
</div></td></tr><tr><td>
[1]</td><td>TMRWK</td><td><div style="word-wrap: break-word;"><b>Timer Wake-up Flag (Read Only)
</b><br>
This flag indicates that wake-up of chip from Deep Power-down mode (DPD) or Standby Power-down (SPD) mode was requested by wakeup timer time-out
<br>
This flag is cleared when DPD or SPD mode is entered.
<br>
</div></td></tr><tr><td>
[2]</td><td>RTCWK</td><td><div style="word-wrap: break-word;"><b>RTC Wake-up Flag (Read Only)
</b><br>
This flag indicates that wakeup of device from Deep Power-down mode (DPD) or Standby Power-down (SPD) mode was requested with a RTC alarm, tick time or tamper happened
<br>
This flag is cleared when DPD or SPD mode is entered.
<br>
</div></td></tr><tr><td>
[8]</td><td>GPAWK</td><td><div style="word-wrap: break-word;"><b>GPA Wake-up Flag (Read Only)
</b><br>
This flag indicates that wake-up of chip from Standby Power-down mode was requested by a transition of selected one GPA group pins
<br>
This flag is cleared when SPD mode is entered.
<br>
</div></td></tr><tr><td>
[9]</td><td>GPBWK</td><td><div style="word-wrap: break-word;"><b>GPB Wake-up Flag (Read Only)
</b><br>
This flag indicates that wake-up of chip from Standby Power-down mode was requested by a transition of selected one GPB group pins
<br>
This flag is cleared when SPD mode is entered.
<br>
</div></td></tr><tr><td>
[10]</td><td>GPCWK</td><td><div style="word-wrap: break-word;"><b>GPC Wake-up Flag (Read Only)
</b><br>
This flag indicates that wake-up of chip from Standby Power-down mode was requested by a transition of selected one GPC group pins
<br>
This flag is cleared when SPD mode is entered.
<br>
</div></td></tr><tr><td>
[11]</td><td>GPDWK</td><td><div style="word-wrap: break-word;"><b>GPD Wake-up Flag (Read Only)
</b><br>
This flag indicates that wake-up of chip from Standby Power-down mode was requested by a transition of selected one GPD group pins
<br>
This flag is cleared when SPD mode is entered.
<br>
</div></td></tr><tr><td>
[12]</td><td>LVRWK</td><td><div style="word-wrap: break-word;"><b>LVR Wake-up Flag (Read Only)
</b><br>
This flag indicates that wakeup of device from Standby Power-down mode was requested with a LVR happened
<br>
This flag is cleared when SPD mode is entered.
<br>
</div></td></tr><tr><td>
[13]</td><td>BODWK</td><td><div style="word-wrap: break-word;"><b>BOD Wake-up Flag (Read Only)
</b><br>
This flag indicates that wakeup of device from Standby Power-down mode (SPD) was requested with a BOD happened
<br>
This flag is cleared when SPD mode is entered.
<br>
</div></td></tr><tr><td>
[14]</td><td>ACMPWK</td><td><div style="word-wrap: break-word;"><b>ACMP Wake-up Flag (Read Only)
</b><br>
This flag indicates that wakeup of device from Standby Power-down mode (SPD) was requested with a ACMP transition
<br>
This flag is cleared when SPD mode is entered.
<br>
</div></td></tr><tr><td>
[31]</td><td>CLRWK</td><td><div style="word-wrap: break-word;"><b>Clear Wake-up Flag
</b><br>
0 = No clear.
<br>
1 = Clear all wake-up flag.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="clk__reg_8h_source.html#l02260">2260</a> of file <a class="el" href="clk__reg_8h_source.html">clk_reg.h</a>.</p>

</div>
</div>
<a id="a043e27c91826440621f653efb2a0b4ca" name="a043e27c91826440621f653efb2a0b4ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a043e27c91826440621f653efb2a0b4ca">&#9670;&nbsp;</a></span>PWRCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::PWRCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0000] System Power-down Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">PWRCTL
</font><br><p> <font size="2">
Offset: 0x00  System Power-down Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>HXTEN</td><td><div style="word-wrap: break-word;"><b>HXT Enable Bit (Write Protect)
</b><br>
The bit default value is set by flash controller user configuration register CONFIG0 [26]
<br>
When the default clock source is from HXT, this bit is set to 1 automatically.
<br>
0 = 4~24 MHz external high speed crystal (HXT) Disabled.
<br>
1 = 4~24 MHz external high speed crystal (HXT) Enabled.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[1]</td><td>LXTEN</td><td><div style="word-wrap: break-word;"><b>LXT Enable Bit (Write Protect)
</b><br>
0 = 32.768 kHz external low speed crystal (LXT) Disabled.
<br>
1 = 32.768 kHz external low speed crystal (LXT) Enabled.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[2]</td><td>HIRCEN</td><td><div style="word-wrap: break-word;"><b>HIRC Enable Bit (Write Protect)
</b><br>
0 = 12 MHz internal high speed RC oscillator (HIRC) Disabled.
<br>
1 = 12 MHz internal high speed RC oscillator (HIRC) Enabled.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[3]</td><td>LIRCEN</td><td><div style="word-wrap: break-word;"><b>LIRC Enable Bit (Write Protect)
</b><br>
0 = 10 kHz internal low speed RC oscillator (LIRC) Disabled.
<br>
1 = 10 kHz internal low speed RC oscillator (LIRC) Enabled.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[4]</td><td>PDWKDLY</td><td><div style="word-wrap: break-word;"><b>Enable the Wake-up Delay Counter (Write Protect)
</b><br>
When the chip wakes up from Power-down mode, the clock control will delay certain clock cycles to wait system clock stable.
<br>
The delayed clock cycle is 4096 clock cycles when chip works at 4~24 MHz external high speed crystal oscillator (HXT), and 256 clock cycles when chip works at 12 MHz internal high speed RC oscillator (HIRC).
<br>
0 = Clock cycles delay Disabled.
<br>
1 = Clock cycles delay Enabled.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[5]</td><td>PDWKIEN</td><td><div style="word-wrap: break-word;"><b>Power-down Mode Wake-up Interrupt Enable Bit (Write Protect)
</b><br>
0 = Power-down mode wake-up interrupt Disabled.
<br>
1 = Power-down mode wake-up interrupt Enabled.
<br>
Note1: The interrupt will occur when both PDWKIF and PDWKIEN are high.
<br>
Note2: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[6]</td><td>PDWKIF</td><td><div style="word-wrap: break-word;"><b>Power-down Mode Wake-up Interrupt Status
</b><br>
Set by "Power-down wake-up event", it indicates that resume from Power-down mode.
<br>
The flag is set if any wake-up source is occurred. Refer Power Modes and Wake-up Sources chapter.
<br>
Note1: Write 1 to clear the bit to 0.
<br>
Note2: This bit works only if PDWKIEN (CLK_PWRCTL[5]) set to 1.
<br>
</div></td></tr><tr><td>
[7]</td><td>PDEN</td><td><div style="word-wrap: break-word;"><b>System Power-down Enable (Write Protect)
</b><br>
When this bit is set to 1, Power-down mode is enabled and chip keeps active till the CPU sleep mode is also active and then the chip enters Power-down mode.
<br>
When chip wakes up from Power-down mode, this bit is auto cleared
<br>
Users need to set this bit again for next Power-down.
<br>
In Power-down mode, HXT and the HIRC will be disabled in this mode, but LXT and LIRC are not controlled by Power-down mode.
<br>
In Power-down mode, the PLL and system clock are disabled, and ignored the clock source selection
<br>
The clocks of peripheral are not controlled by Power-down mode, if the peripheral clock source is from LXT or LIRC.
<br>
0 = Chip will not enter Power-down mode after CPU sleep command WFI.
<br>
1 = Chip enters Power-down mode after CPU sleep command WFI.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[11:10]</td><td>HXTGAIN</td><td><div style="word-wrap: break-word;"><b>HXT Gain Control Bit (Write Protect)
</b><br>
This is a protected register. Please refer to open lock sequence to program it.
<br>
Gain control is used to enlarge the gain of crystal to make sure crystal work normally
<br>
If gain control is enabled, crystal will consume more power than gain control off.
<br>
00 = HXT frequency is lower than from 8 MHz.
<br>
01 = HXT frequency is from 8 MHz to 12 MHz.
<br>
10 = HXT frequency is from 12 MHz to 16 MHz.
<br>
11 = HXT frequency is higher than 16 MHz.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[12]</td><td>HXTSELTYP</td><td><div style="word-wrap: break-word;"><b>HXT Crystal Type Select Bit (Write Protect)
</b><br>
This is a protected register. Please refer to open lock sequence to program it.
<br>
0 = Select INV type.
<br>
1 = Select GM type.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[13]</td><td>HXTTBEN</td><td><div style="word-wrap: break-word;"><b>HXT Crystal TURBO Mode (Write Protect)
</b><br>
This is a protected register. Please refer to open lock sequence to program it.
<br>
0 = HXT Crystal TURBO mode disabled.
<br>
1 = HXT Crystal TURBO mode enabled.
<br>
</div></td></tr><tr><td>
[17:16]</td><td>HIRCSTBS</td><td><div style="word-wrap: break-word;"><b>HIRC Stable Count Select (Write Protect)
</b><br>
00 = HIRC stable count is 64 clocks.
<br>
01 = HIRC stable count is 24 clocks.
<br>
others = Reserved.
<br>
</div></td></tr><tr><td>
[18]</td><td>HIRCEN</td><td><div style="word-wrap: break-word;"><b>HIRC48M Enable Bit (Write Protect)
</b><br>
0 = 48 MHz internal high speed RC oscillator (HIRC) Disabled.
<br>
1 = 48 MHz internal high speed RC oscillator (HIRC) Enabled.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="clk__reg_8h_source.html#l02223">2223</a> of file <a class="el" href="clk__reg_8h_source.html">clk_reg.h</a>.</p>

</div>
</div>
<a id="a71522f2190f0f02496f2f898a1d47fd7" name="a71522f2190f0f02496f2f898a1d47fd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71522f2190f0f02496f2f898a1d47fd7">&#9670;&nbsp;</a></span>STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::STATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0050] Clock Status Monitor Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">STATUS
</font><br><p> <font size="2">
Offset: 0x50  Clock Status Monitor Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>HXTSTB</td><td><div style="word-wrap: break-word;"><b>HXT Clock Source Stable Flag (Read Only)
</b><br>
0 = 4~24 MHz external high speed crystal oscillator (HXT) clock is not stable or disabled.
<br>
1 = 4~24 MHz external high speed crystal oscillator (HXT) clock is stable and enabled.
<br>
</div></td></tr><tr><td>
[1]</td><td>LXTSTB</td><td><div style="word-wrap: break-word;"><b>LXT Clock Source Stable Flag (Read Only)
</b><br>
0 = 32.768 kHz external low speed crystal oscillator (LXT) clock is not stable or disabled.
<br>
1 = 32.768 kHz external low speed crystal oscillator (LXT) clock is stabled and enabled.
<br>
</div></td></tr><tr><td>
[2]</td><td>PLLSTB</td><td><div style="word-wrap: break-word;"><b>Internal PLL Clock Source Stable Flag (Read Only)
</b><br>
0 = Internal PLL clock is not stable or disabled.
<br>
1 = Internal PLL clock is stable and enabled.
<br>
</div></td></tr><tr><td>
[3]</td><td>LIRCSTB</td><td><div style="word-wrap: break-word;"><b>LIRC Clock Source Stable Flag (Read Only)
</b><br>
0 = 10 kHz internal low speed RC oscillator (LIRC) clock is not stable or disabled.
<br>
1 = 10 kHz internal low speed RC oscillator (LIRC) clock is stable and enabled.
<br>
</div></td></tr><tr><td>
[4]</td><td>HIRCSTB</td><td><div style="word-wrap: break-word;"><b>HIRC Clock Source Stable Flag (Read Only)
</b><br>
0 = 12 MHz internal high speed RC oscillator (HIRC) clock is not stable or disabled.
<br>
1 = 12 MHz internal high speed RC oscillator (HIRC) clock is stable and enabled.
<br>
Note: This bit is read only.
<br>
</div></td></tr><tr><td>
[6]</td><td>HIRC48MSTB</td><td><div style="word-wrap: break-word;"><b>HIRC 48MHz Clock Source Stable Flag (Read Only)
</b><br>
0 = 48 MHz internal high speed RC oscillator (HIRC) clock is not stable or disabled.
<br>
1 = 48 MHz internal high speed RC oscillator (HIRC) clock is stable and enabled.
<br>
Note: This bit is read only.
<br>
</div></td></tr><tr><td>
[7]</td><td>CLKSFAIL</td><td><div style="word-wrap: break-word;"><b>Clock Switching Fail Flag (Read Only)
</b><br>
This bit is updated when software switches system clock source
<br>
If switch target clock is stable, this bit will be set to 0
<br>
If switch target clock is not stable, this bit will be set to 1.
<br>
0 = Clock switching success.
<br>
1 = Clock switching failure.
<br>
Note: Write 1 to clear the bit to 0.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="clk__reg_8h_source.html#l02244">2244</a> of file <a class="el" href="clk__reg_8h_source.html">clk_reg.h</a>.</p>

</div>
</div>
<a id="aca5277649bf5c8eb0503d299a4916be2" name="aca5277649bf5c8eb0503d299a4916be2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca5277649bf5c8eb0503d299a4916be2">&#9670;&nbsp;</a></span>SWKDBCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::SWKDBCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x009c] Standby Power-down Wake-up De-bounce Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">SWKDBCTL
</font><br><p> <font size="2">
Offset: 0x9C  Standby Power-down Wake-up De-bounce Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[3:0]</td><td>SWKDBCLKSEL</td><td><div style="word-wrap: break-word;"><b>Standby Power-down Wake-up De-bounce Sampling Cycle Selection
</b><br>
0000 = Sample wake-up input once per 1 clocks.
<br>
0001 = Sample wake-up input once per 2 clocks.
<br>
0010 = Sample wake-up input once per 4 clocks.
<br>
0011 = Sample wake-up input once per 8 clocks.
<br>
0100 = Sample wake-up input once per 16 clocks.
<br>
0101 = Sample wake-up input once per 32 clocks.
<br>
0110 = Sample wake-up input once per 64 clocks.
<br>
0111 = Sample wake-up input once per 128 clocks.
<br>
1000 = Sample wake-up input once per 256 clocks.
<br>
1001 = Sample wake-up input once per 2*256 clocks.
<br>
1010 = Sample wake-up input once per 4*256 clocks.
<br>
1011 = Sample wake-up input once per 8*256 clocks.
<br>
1100 = Sample wake-up input once per 16*256 clocks.
<br>
1101 = Sample wake-up input once per 32*256 clocks.
<br>
1110 = Sample wake-up input once per 64*256 clocks.
<br>
1111 = Sample wake-up input once per 128*256 clocks.
<br>
Note: De-bounce counter clock source is the 10 kHz internal low speed RC oscillator (LIRC).
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="clk__reg_8h_source.html#l02262">2262</a> of file <a class="el" href="clk__reg_8h_source.html">clk_reg.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Library/Device/Nuvoton/M480/Include/<a class="el" href="clk__reg_8h_source.html">clk_reg.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu Sep 18 2025 10:07:26 for M480 BSP by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.3
</small></address>
</body>
</html>
