<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.18"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>PROJECT_NAME: PPB_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">PROJECT_NAME
   &#160;<span id="projectnumber">PROJECT_NUMBER</span>
   </div>
   <div id="projectbrief">PROJECT_BRIEF</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.18 -->
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">PPB_Type Struct Reference<div class="ingroups"><a class="el" href="group___infineon.html">Infineon</a> &raquo; <a class="el" href="group___x_m_c1100.html">XMC1100</a> &raquo; <a class="el" href="group___device___peripheral___registers.html">Device_Peripheral_Registers</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Cortex-M0 Private Peripheral Block (PPB)  
 <a href="struct_p_p_b___type.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_x_m_c1100_8h_source.html">XMC1100.h</a>&gt;</code></p>
<div class="dynheader">
Collaboration diagram for PPB_Type:</div>
<div class="dyncontent">
<div class="center"><img src="struct_p_p_b___type__coll__graph.png" border="0" usemap="#_p_p_b___type_coll__map" alt="Collaboration graph"/></div>
<map name="_p_p_b___type_coll__map" id="_p_p_b___type_coll__map">
<area shape="rect" title="Cortex&#45;M0 Private Peripheral Block (PPB)" alt="" coords="5,5,119,376"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a240da756ff31f24ce53eea63c09ae3d1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_p_b___type.html#a240da756ff31f24ce53eea63c09ae3d1">RESERVED</a> [4]</td></tr>
<tr class="separator:a240da756ff31f24ce53eea63c09ae3d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec080f82335017710eba55c28d1a7245"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_p_b___type.html#aec080f82335017710eba55c28d1a7245">SYST_CSR</a></td></tr>
<tr class="separator:aec080f82335017710eba55c28d1a7245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa63ed02091b0d64a998b334f7567fbcf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_p_b___type.html#aa63ed02091b0d64a998b334f7567fbcf">SYST_RVR</a></td></tr>
<tr class="separator:aa63ed02091b0d64a998b334f7567fbcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae79e1380067c7b64cdd8745c86573323"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_p_b___type.html#ae79e1380067c7b64cdd8745c86573323">SYST_CVR</a></td></tr>
<tr class="separator:ae79e1380067c7b64cdd8745c86573323"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48e322c02b795550da50e9f2b6a41389"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_p_b___type.html#a48e322c02b795550da50e9f2b6a41389">SYST_CALIB</a></td></tr>
<tr class="separator:a48e322c02b795550da50e9f2b6a41389"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada6bb36769f94e1b5bd0679649d18053"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_p_b___type.html#ada6bb36769f94e1b5bd0679649d18053">RESERVED1</a> [56]</td></tr>
<tr class="separator:ada6bb36769f94e1b5bd0679649d18053"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23c5e5c46faae10d19938224d1375609"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_p_b___type.html#a23c5e5c46faae10d19938224d1375609">NVIC_ISER</a></td></tr>
<tr class="separator:a23c5e5c46faae10d19938224d1375609"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ed1f14b703cea61e01a858c41ee3c83"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_p_b___type.html#a8ed1f14b703cea61e01a858c41ee3c83">RESERVED2</a> [31]</td></tr>
<tr class="separator:a8ed1f14b703cea61e01a858c41ee3c83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0f5f836c06bb1a37ec9d72de9ca0a3c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_p_b___type.html#af0f5f836c06bb1a37ec9d72de9ca0a3c">NVIC_ICER</a></td></tr>
<tr class="separator:af0f5f836c06bb1a37ec9d72de9ca0a3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0164f739472b3eef6e3f64fed626ed11"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_p_b___type.html#a0164f739472b3eef6e3f64fed626ed11">RESERVED3</a> [31]</td></tr>
<tr class="separator:a0164f739472b3eef6e3f64fed626ed11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a197ac1402e3226444c167ce4bf6c61f4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_p_b___type.html#a197ac1402e3226444c167ce4bf6c61f4">NVIC_ISPR</a></td></tr>
<tr class="separator:a197ac1402e3226444c167ce4bf6c61f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac823e357e85c085ed728f746490d89d6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_p_b___type.html#ac823e357e85c085ed728f746490d89d6">RESERVED4</a> [31]</td></tr>
<tr class="separator:ac823e357e85c085ed728f746490d89d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5951d0aa75e3c50b5b36e17d160b62c0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_p_b___type.html#a5951d0aa75e3c50b5b36e17d160b62c0">NVIC_ICPR</a></td></tr>
<tr class="separator:a5951d0aa75e3c50b5b36e17d160b62c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5653607724de6455b020cd4aa0ce08b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_p_b___type.html#af5653607724de6455b020cd4aa0ce08b">RESERVED5</a> [95]</td></tr>
<tr class="separator:af5653607724de6455b020cd4aa0ce08b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a829a1f0a8257c30c1f7d1257a6c9cc17"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_p_b___type.html#a829a1f0a8257c30c1f7d1257a6c9cc17">NVIC_IPR0</a></td></tr>
<tr class="separator:a829a1f0a8257c30c1f7d1257a6c9cc17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e3bf741cb3748ce192e8c60c28116bb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_p_b___type.html#a6e3bf741cb3748ce192e8c60c28116bb">NVIC_IPR1</a></td></tr>
<tr class="separator:a6e3bf741cb3748ce192e8c60c28116bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb7927cb94807459b16ffef699fc29eb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_p_b___type.html#aeb7927cb94807459b16ffef699fc29eb">NVIC_IPR2</a></td></tr>
<tr class="separator:aeb7927cb94807459b16ffef699fc29eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accdb4ff918f5d7372211621f6eebcc68"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_p_b___type.html#accdb4ff918f5d7372211621f6eebcc68">NVIC_IPR3</a></td></tr>
<tr class="separator:accdb4ff918f5d7372211621f6eebcc68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7ad2fd01d07af95588dc749b73d8f6c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_p_b___type.html#aa7ad2fd01d07af95588dc749b73d8f6c">NVIC_IPR4</a></td></tr>
<tr class="separator:aa7ad2fd01d07af95588dc749b73d8f6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6471826f2ecf83564f243a8559aec23d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_p_b___type.html#a6471826f2ecf83564f243a8559aec23d">NVIC_IPR5</a></td></tr>
<tr class="separator:a6471826f2ecf83564f243a8559aec23d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8c569d747c012b79c9b7ebfae646f5c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_p_b___type.html#ac8c569d747c012b79c9b7ebfae646f5c">NVIC_IPR6</a></td></tr>
<tr class="separator:ac8c569d747c012b79c9b7ebfae646f5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f4741ed2cd9c57044a233294529f296"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_p_b___type.html#a5f4741ed2cd9c57044a233294529f296">NVIC_IPR7</a></td></tr>
<tr class="separator:a5f4741ed2cd9c57044a233294529f296"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89772ebc0f1e84bbbd9458fd0955f952"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_p_b___type.html#a89772ebc0f1e84bbbd9458fd0955f952">RESERVED6</a> [568]</td></tr>
<tr class="separator:a89772ebc0f1e84bbbd9458fd0955f952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ece4f017403183b782ad544202aa7c1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_p_b___type.html#a0ece4f017403183b782ad544202aa7c1">CPUID</a></td></tr>
<tr class="separator:a0ece4f017403183b782ad544202aa7c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab36f9d8d0a725702ee8e69a0918ac78a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_p_b___type.html#ab36f9d8d0a725702ee8e69a0918ac78a">ICSR</a></td></tr>
<tr class="separator:ab36f9d8d0a725702ee8e69a0918ac78a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1613188fc6f28c0c2c0e4a19658d9172"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_p_b___type.html#a1613188fc6f28c0c2c0e4a19658d9172">RESERVED7</a></td></tr>
<tr class="separator:a1613188fc6f28c0c2c0e4a19658d9172"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6fe366a15636b11008d43789c809deb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_p_b___type.html#ae6fe366a15636b11008d43789c809deb">AIRCR</a></td></tr>
<tr class="separator:ae6fe366a15636b11008d43789c809deb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeaaba14051aa421817d5e10a7a84f05c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_p_b___type.html#aeaaba14051aa421817d5e10a7a84f05c">SCR</a></td></tr>
<tr class="separator:aeaaba14051aa421817d5e10a7a84f05c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fd40076ace78f5f082e0a3f066add6e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_p_b___type.html#a3fd40076ace78f5f082e0a3f066add6e">CCR</a></td></tr>
<tr class="separator:a3fd40076ace78f5f082e0a3f066add6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9610290ebcb4dd857f3fe296512b80b9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_p_b___type.html#a9610290ebcb4dd857f3fe296512b80b9">RESERVED8</a></td></tr>
<tr class="separator:a9610290ebcb4dd857f3fe296512b80b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac349df5655814d229f4292b40931481e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_p_b___type.html#ac349df5655814d229f4292b40931481e">SHPR2</a></td></tr>
<tr class="separator:ac349df5655814d229f4292b40931481e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6fdcea2da863a59a52328b5b7a92094"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_p_b___type.html#aa6fdcea2da863a59a52328b5b7a92094">SHPR3</a></td></tr>
<tr class="separator:aa6fdcea2da863a59a52328b5b7a92094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bbc51258e1fbda70ca0416ada31ad9d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_p_b___type.html#a4bbc51258e1fbda70ca0416ada31ad9d">SHCSR</a></td></tr>
<tr class="separator:a4bbc51258e1fbda70ca0416ada31ad9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Cortex-M0 Private Peripheral Block (PPB) </p>

<p class="definition">Definition at line <a class="el" href="_x_m_c1100_8h_source.html#l00218">218</a> of file <a class="el" href="_x_m_c1100_8h_source.html">XMC1100.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="ae6fe366a15636b11008d43789c809deb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6fe366a15636b11008d43789c809deb">&#9670;&nbsp;</a></span>AIRCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::AIRCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000ED0C) Application Interrupt and Reset Control Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="_x_m_c1100_8h_source.html#l00245">245</a> of file <a class="el" href="_x_m_c1100_8h_source.html">XMC1100.h</a>.</p>

</div>
</div>
<a id="a3fd40076ace78f5f082e0a3f066add6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fd40076ace78f5f082e0a3f066add6e">&#9670;&nbsp;</a></span>CCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PPB_Type::CCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000ED14) Configuration and Control Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="_x_m_c1100_8h_source.html#l00247">247</a> of file <a class="el" href="_x_m_c1100_8h_source.html">XMC1100.h</a>.</p>

</div>
</div>
<a id="a0ece4f017403183b782ad544202aa7c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ece4f017403183b782ad544202aa7c1">&#9670;&nbsp;</a></span>CPUID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PPB_Type::CPUID</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000ED00) CPUID Base Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="_x_m_c1100_8h_source.html#l00242">242</a> of file <a class="el" href="_x_m_c1100_8h_source.html">XMC1100.h</a>.</p>

</div>
</div>
<a id="ab36f9d8d0a725702ee8e69a0918ac78a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab36f9d8d0a725702ee8e69a0918ac78a">&#9670;&nbsp;</a></span>ICSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::ICSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000ED04) Interrupt Control and State Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="_x_m_c1100_8h_source.html#l00243">243</a> of file <a class="el" href="_x_m_c1100_8h_source.html">XMC1100.h</a>.</p>

</div>
</div>
<a id="af0f5f836c06bb1a37ec9d72de9ca0a3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0f5f836c06bb1a37ec9d72de9ca0a3c">&#9670;&nbsp;</a></span>NVIC_ICER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::NVIC_ICER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000E180) IInterrupt Clear-enable Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="_x_m_c1100_8h_source.html#l00227">227</a> of file <a class="el" href="_x_m_c1100_8h_source.html">XMC1100.h</a>.</p>

</div>
</div>
<a id="a5951d0aa75e3c50b5b36e17d160b62c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5951d0aa75e3c50b5b36e17d160b62c0">&#9670;&nbsp;</a></span>NVIC_ICPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::NVIC_ICPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000E280) Interrupt Clear-pending Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="_x_m_c1100_8h_source.html#l00231">231</a> of file <a class="el" href="_x_m_c1100_8h_source.html">XMC1100.h</a>.</p>

</div>
</div>
<a id="a829a1f0a8257c30c1f7d1257a6c9cc17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a829a1f0a8257c30c1f7d1257a6c9cc17">&#9670;&nbsp;</a></span>NVIC_IPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::NVIC_IPR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000E400) Interrupt Priority Register 0 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="_x_m_c1100_8h_source.html#l00233">233</a> of file <a class="el" href="_x_m_c1100_8h_source.html">XMC1100.h</a>.</p>

</div>
</div>
<a id="a6e3bf741cb3748ce192e8c60c28116bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e3bf741cb3748ce192e8c60c28116bb">&#9670;&nbsp;</a></span>NVIC_IPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::NVIC_IPR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000E404) Interrupt Priority Register 1 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="_x_m_c1100_8h_source.html#l00234">234</a> of file <a class="el" href="_x_m_c1100_8h_source.html">XMC1100.h</a>.</p>

</div>
</div>
<a id="aeb7927cb94807459b16ffef699fc29eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb7927cb94807459b16ffef699fc29eb">&#9670;&nbsp;</a></span>NVIC_IPR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::NVIC_IPR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000E408) Interrupt Priority Register 2 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="_x_m_c1100_8h_source.html#l00235">235</a> of file <a class="el" href="_x_m_c1100_8h_source.html">XMC1100.h</a>.</p>

</div>
</div>
<a id="accdb4ff918f5d7372211621f6eebcc68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accdb4ff918f5d7372211621f6eebcc68">&#9670;&nbsp;</a></span>NVIC_IPR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::NVIC_IPR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000E40C) Interrupt Priority Register 3 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="_x_m_c1100_8h_source.html#l00236">236</a> of file <a class="el" href="_x_m_c1100_8h_source.html">XMC1100.h</a>.</p>

</div>
</div>
<a id="aa7ad2fd01d07af95588dc749b73d8f6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7ad2fd01d07af95588dc749b73d8f6c">&#9670;&nbsp;</a></span>NVIC_IPR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::NVIC_IPR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000E410) Interrupt Priority Register 4 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="_x_m_c1100_8h_source.html#l00237">237</a> of file <a class="el" href="_x_m_c1100_8h_source.html">XMC1100.h</a>.</p>

</div>
</div>
<a id="a6471826f2ecf83564f243a8559aec23d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6471826f2ecf83564f243a8559aec23d">&#9670;&nbsp;</a></span>NVIC_IPR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::NVIC_IPR5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000E414) Interrupt Priority Register 5 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="_x_m_c1100_8h_source.html#l00238">238</a> of file <a class="el" href="_x_m_c1100_8h_source.html">XMC1100.h</a>.</p>

</div>
</div>
<a id="ac8c569d747c012b79c9b7ebfae646f5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8c569d747c012b79c9b7ebfae646f5c">&#9670;&nbsp;</a></span>NVIC_IPR6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::NVIC_IPR6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000E418) Interrupt Priority Register 6 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="_x_m_c1100_8h_source.html#l00239">239</a> of file <a class="el" href="_x_m_c1100_8h_source.html">XMC1100.h</a>.</p>

</div>
</div>
<a id="a5f4741ed2cd9c57044a233294529f296"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f4741ed2cd9c57044a233294529f296">&#9670;&nbsp;</a></span>NVIC_IPR7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::NVIC_IPR7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000E41C) Interrupt Priority Register 7 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="_x_m_c1100_8h_source.html#l00240">240</a> of file <a class="el" href="_x_m_c1100_8h_source.html">XMC1100.h</a>.</p>

</div>
</div>
<a id="a23c5e5c46faae10d19938224d1375609"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23c5e5c46faae10d19938224d1375609">&#9670;&nbsp;</a></span>NVIC_ISER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::NVIC_ISER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000E100) Interrupt Set-enable Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="_x_m_c1100_8h_source.html#l00225">225</a> of file <a class="el" href="_x_m_c1100_8h_source.html">XMC1100.h</a>.</p>

</div>
</div>
<a id="a197ac1402e3226444c167ce4bf6c61f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a197ac1402e3226444c167ce4bf6c61f4">&#9670;&nbsp;</a></span>NVIC_ISPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::NVIC_ISPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000E200) Interrupt Set-pending Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="_x_m_c1100_8h_source.html#l00229">229</a> of file <a class="el" href="_x_m_c1100_8h_source.html">XMC1100.h</a>.</p>

</div>
</div>
<a id="a240da756ff31f24ce53eea63c09ae3d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a240da756ff31f24ce53eea63c09ae3d1">&#9670;&nbsp;</a></span>RESERVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PPB_Type::RESERVED[4]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; (@ 0xE000E000) PPB Structure <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="_x_m_c1100_8h_source.html#l00219">219</a> of file <a class="el" href="_x_m_c1100_8h_source.html">XMC1100.h</a>.</p>

</div>
</div>
<a id="ada6bb36769f94e1b5bd0679649d18053"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada6bb36769f94e1b5bd0679649d18053">&#9670;&nbsp;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PPB_Type::RESERVED1[56]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_x_m_c1100_8h_source.html#l00224">224</a> of file <a class="el" href="_x_m_c1100_8h_source.html">XMC1100.h</a>.</p>

</div>
</div>
<a id="a8ed1f14b703cea61e01a858c41ee3c83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ed1f14b703cea61e01a858c41ee3c83">&#9670;&nbsp;</a></span>RESERVED2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PPB_Type::RESERVED2[31]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_x_m_c1100_8h_source.html#l00226">226</a> of file <a class="el" href="_x_m_c1100_8h_source.html">XMC1100.h</a>.</p>

</div>
</div>
<a id="a0164f739472b3eef6e3f64fed626ed11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0164f739472b3eef6e3f64fed626ed11">&#9670;&nbsp;</a></span>RESERVED3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PPB_Type::RESERVED3[31]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_x_m_c1100_8h_source.html#l00228">228</a> of file <a class="el" href="_x_m_c1100_8h_source.html">XMC1100.h</a>.</p>

</div>
</div>
<a id="ac823e357e85c085ed728f746490d89d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac823e357e85c085ed728f746490d89d6">&#9670;&nbsp;</a></span>RESERVED4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PPB_Type::RESERVED4[31]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_x_m_c1100_8h_source.html#l00230">230</a> of file <a class="el" href="_x_m_c1100_8h_source.html">XMC1100.h</a>.</p>

</div>
</div>
<a id="af5653607724de6455b020cd4aa0ce08b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5653607724de6455b020cd4aa0ce08b">&#9670;&nbsp;</a></span>RESERVED5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PPB_Type::RESERVED5[95]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_x_m_c1100_8h_source.html#l00232">232</a> of file <a class="el" href="_x_m_c1100_8h_source.html">XMC1100.h</a>.</p>

</div>
</div>
<a id="a89772ebc0f1e84bbbd9458fd0955f952"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89772ebc0f1e84bbbd9458fd0955f952">&#9670;&nbsp;</a></span>RESERVED6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PPB_Type::RESERVED6[568]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_x_m_c1100_8h_source.html#l00241">241</a> of file <a class="el" href="_x_m_c1100_8h_source.html">XMC1100.h</a>.</p>

</div>
</div>
<a id="a1613188fc6f28c0c2c0e4a19658d9172"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1613188fc6f28c0c2c0e4a19658d9172">&#9670;&nbsp;</a></span>RESERVED7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PPB_Type::RESERVED7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_x_m_c1100_8h_source.html#l00244">244</a> of file <a class="el" href="_x_m_c1100_8h_source.html">XMC1100.h</a>.</p>

</div>
</div>
<a id="a9610290ebcb4dd857f3fe296512b80b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9610290ebcb4dd857f3fe296512b80b9">&#9670;&nbsp;</a></span>RESERVED8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PPB_Type::RESERVED8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_x_m_c1100_8h_source.html#l00248">248</a> of file <a class="el" href="_x_m_c1100_8h_source.html">XMC1100.h</a>.</p>

</div>
</div>
<a id="aeaaba14051aa421817d5e10a7a84f05c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeaaba14051aa421817d5e10a7a84f05c">&#9670;&nbsp;</a></span>SCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::SCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000ED10) System Control Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="_x_m_c1100_8h_source.html#l00246">246</a> of file <a class="el" href="_x_m_c1100_8h_source.html">XMC1100.h</a>.</p>

</div>
</div>
<a id="a4bbc51258e1fbda70ca0416ada31ad9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4bbc51258e1fbda70ca0416ada31ad9d">&#9670;&nbsp;</a></span>SHCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::SHCSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000ED24) System Handler Control and State Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="_x_m_c1100_8h_source.html#l00251">251</a> of file <a class="el" href="_x_m_c1100_8h_source.html">XMC1100.h</a>.</p>

</div>
</div>
<a id="ac349df5655814d229f4292b40931481e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac349df5655814d229f4292b40931481e">&#9670;&nbsp;</a></span>SHPR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::SHPR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000ED1C) System Handler Priority Register 2 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="_x_m_c1100_8h_source.html#l00249">249</a> of file <a class="el" href="_x_m_c1100_8h_source.html">XMC1100.h</a>.</p>

</div>
</div>
<a id="aa6fdcea2da863a59a52328b5b7a92094"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6fdcea2da863a59a52328b5b7a92094">&#9670;&nbsp;</a></span>SHPR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::SHPR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000ED20) System Handler Priority Register 3 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="_x_m_c1100_8h_source.html#l00250">250</a> of file <a class="el" href="_x_m_c1100_8h_source.html">XMC1100.h</a>.</p>

</div>
</div>
<a id="a48e322c02b795550da50e9f2b6a41389"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48e322c02b795550da50e9f2b6a41389">&#9670;&nbsp;</a></span>SYST_CALIB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PPB_Type::SYST_CALIB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000E01C) SysTick Calibration Value Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="_x_m_c1100_8h_source.html#l00223">223</a> of file <a class="el" href="_x_m_c1100_8h_source.html">XMC1100.h</a>.</p>

</div>
</div>
<a id="aec080f82335017710eba55c28d1a7245"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec080f82335017710eba55c28d1a7245">&#9670;&nbsp;</a></span>SYST_CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::SYST_CSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000E010) SysTick Control and Status Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="_x_m_c1100_8h_source.html#l00220">220</a> of file <a class="el" href="_x_m_c1100_8h_source.html">XMC1100.h</a>.</p>

</div>
</div>
<a id="ae79e1380067c7b64cdd8745c86573323"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae79e1380067c7b64cdd8745c86573323">&#9670;&nbsp;</a></span>SYST_CVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::SYST_CVR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000E018) SysTick Current Value Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="_x_m_c1100_8h_source.html#l00222">222</a> of file <a class="el" href="_x_m_c1100_8h_source.html">XMC1100.h</a>.</p>

</div>
</div>
<a id="aa63ed02091b0d64a998b334f7567fbcf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa63ed02091b0d64a998b334f7567fbcf">&#9670;&nbsp;</a></span>SYST_RVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PPB_Type::SYST_RVR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0xE000E014) SysTick Reload Value Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="_x_m_c1100_8h_source.html#l00221">221</a> of file <a class="el" href="_x_m_c1100_8h_source.html">XMC1100.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Libraries/CMSIS/Infineon/XMC1100_series/Include/<a class="el" href="_x_m_c1100_8h_source.html">XMC1100.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.18
</small></address>
</body>
</html>
