git clone --depth 1 --no-tags https://github.com/hungx92/UART-SoC-chipspec.git f:/verilog_sva_gh_scraper/data/full_repos/191256939
git clone --depth 1 --no-tags https://github.com/lucassgomes/TP2OCI.git f:/verilog_sva_gh_scraper/data/full_repos/190210255
git clone --depth 1 --no-tags https://github.com/dl1211/duanlei.git f:/verilog_sva_gh_scraper/data/full_repos/190158525
git clone --depth 1 --no-tags https://github.com/chozhankothandan/Displaying-the-contents-of-Data-and-Instruction-memory-on-Xilinx-FPGA-board.git f:/verilog_sva_gh_scraper/data/full_repos/190617356
git clone --depth 1 --no-tags https://github.com/tasnime0/sequence-detector.git f:/verilog_sva_gh_scraper/data/full_repos/188703376
git clone --depth 1 --no-tags https://github.com/surya2191997/Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/188775284
git clone --depth 1 --no-tags https://github.com/hanjjm/Logic-Design.git f:/verilog_sva_gh_scraper/data/full_repos/186433670
git clone --depth 1 --no-tags https://github.com/MitchellEK/LEGv8-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/185887308
git clone --depth 1 --no-tags https://github.com/RainMoon00/CSCB58-Project.git f:/verilog_sva_gh_scraper/data/full_repos/185975665
git clone --depth 1 --no-tags https://github.com/nobotro/my-created-fpga-verilog-samples.git f:/verilog_sva_gh_scraper/data/full_repos/188729502
git clone --depth 1 --no-tags https://github.com/sparkersdigital/AES_SMALL.git f:/verilog_sva_gh_scraper/data/full_repos/188710662
git clone --depth 1 --no-tags https://github.com/leonardorodriguesds/uniciclo_legv8.git f:/verilog_sva_gh_scraper/data/full_repos/188491904
git clone --depth 1 --no-tags https://github.com/pawankachhap/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/188800367
git clone --depth 1 --no-tags https://github.com/MarcinGrzeszczak/czajnik.git f:/verilog_sva_gh_scraper/data/full_repos/189090716
git clone --depth 1 --no-tags https://github.com/Smawllie/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/189079106
git clone --depth 1 --no-tags https://github.com/james2cheng/testwork.git f:/verilog_sva_gh_scraper/data/full_repos/189416354
git clone --depth 1 --no-tags https://github.com/cisspbru/fpga.git f:/verilog_sva_gh_scraper/data/full_repos/189863404
git clone --depth 1 --no-tags https://github.com/jose9706/ProyectoMicros.git f:/verilog_sva_gh_scraper/data/full_repos/190095821
git clone --depth 1 --no-tags https://github.com/cs15xqo/Lab4.git f:/verilog_sva_gh_scraper/data/full_repos/190121578
git clone --depth 1 --no-tags https://github.com/grantmorfitt/Schooley-Morfitt-Computer-Architecture-Summer-2019.git f:/verilog_sva_gh_scraper/data/full_repos/190437269
git clone --depth 1 --no-tags https://github.com/qinyusheng/CPU.git f:/verilog_sva_gh_scraper/data/full_repos/190326361
git clone --depth 1 --no-tags https://github.com/zcjsz/StudyVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/190212364
git clone --depth 1 --no-tags https://github.com/iamdotasb/sd_loop.git f:/verilog_sva_gh_scraper/data/full_repos/190760846
git clone --depth 1 --no-tags https://github.com/ViniciusTei/caminho-de-dados-mips.git f:/verilog_sva_gh_scraper/data/full_repos/190611344
git clone --depth 1 --no-tags https://github.com/gabuvns/processadorarm.git f:/verilog_sva_gh_scraper/data/full_repos/191181572
git clone --depth 1 --no-tags https://github.com/vigneshrad/MESI_ISC_VERIFICATION.git f:/verilog_sva_gh_scraper/data/full_repos/185551370
git clone --depth 1 --no-tags https://github.com/harrynguyen905/test_verilog_project.git f:/verilog_sva_gh_scraper/data/full_repos/186562721
git clone --depth 1 --no-tags https://github.com/AmyLin0210/2019_computer-organization.git f:/verilog_sva_gh_scraper/data/full_repos/187139810
git clone --depth 1 --no-tags https://github.com/vrajashkr/Matrix-Multiplier-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/187801259
git clone --depth 1 --no-tags https://github.com/Adon6/CPU54_multicycle_nonpipelined.git f:/verilog_sva_gh_scraper/data/full_repos/190185098
git clone --depth 1 --no-tags https://github.com/wwxn/FFT-Test.git f:/verilog_sva_gh_scraper/data/full_repos/190834456
git clone --depth 1 --no-tags https://github.com/wwxn/Usart-Receive.git f:/verilog_sva_gh_scraper/data/full_repos/190828648
git clone --depth 1 --no-tags https://github.com/leehmaciel/ihs.git f:/verilog_sva_gh_scraper/data/full_repos/186034063
git clone --depth 1 --no-tags https://github.com/alexpro1987/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/189783119
git clone --depth 1 --no-tags https://github.com/ChandrikaPattnaik/Vending-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/185288809
git clone --depth 1 --no-tags https://github.com/Cherish-forever/FPGAs.git f:/verilog_sva_gh_scraper/data/full_repos/185451826
git clone --depth 1 --no-tags https://github.com/rhoadsc2/CompArch-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/185926275
git clone --depth 1 --no-tags https://github.com/Sardiogo/washing-machine.git f:/verilog_sva_gh_scraper/data/full_repos/185914332
git clone --depth 1 --no-tags https://github.com/pradeepOprime/32-Bits-RISC-Processor-Using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/185900379
git clone --depth 1 --no-tags https://github.com/xuesongjun/SPI_CORE.git f:/verilog_sva_gh_scraper/data/full_repos/186406672
git clone --depth 1 --no-tags https://github.com/ciroy13/Rv_SC.git f:/verilog_sva_gh_scraper/data/full_repos/185627333
git clone --depth 1 --no-tags https://github.com/jiataoxiang/CrossinhgStreetVerilogGame.git f:/verilog_sva_gh_scraper/data/full_repos/186963230
git clone --depth 1 --no-tags https://github.com/ImjustWritingCode/Lab03-Path-Sum.git f:/verilog_sva_gh_scraper/data/full_repos/186390861
git clone --depth 1 --no-tags https://github.com/AZarenejad/Single-Cycle-Implementation-of-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/186421220
git clone --depth 1 --no-tags https://github.com/Manoj-97/Taffic-Light-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/186676986
git clone --depth 1 --no-tags https://github.com/XMXhere/verilog-learning.git f:/verilog_sva_gh_scraper/data/full_repos/188941152
git clone --depth 1 --no-tags https://github.com/veenanitk/COA-assignments.git f:/verilog_sva_gh_scraper/data/full_repos/187182584
git clone --depth 1 --no-tags https://github.com/mnakul/eclub_fpga_assignment.git f:/verilog_sva_gh_scraper/data/full_repos/189253942
git clone --depth 1 --no-tags https://github.com/tasnime0/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/188703681
git clone --depth 1 --no-tags https://github.com/Leo0502/oiak-projekt.git f:/verilog_sva_gh_scraper/data/full_repos/190515586
git clone --depth 1 --no-tags https://github.com/morganagalamba/ProjetoSD2.git f:/verilog_sva_gh_scraper/data/full_repos/190598717
git clone --depth 1 --no-tags https://github.com/Mkishore7/CS225-CS226-4th-semester.git f:/verilog_sva_gh_scraper/data/full_repos/191050850
git clone --depth 1 --no-tags https://github.com/Null3rror/Verilog-Linear-Mips-Pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/188363118
git clone --depth 1 --no-tags https://github.com/pawel-antoniuk/sw.git f:/verilog_sva_gh_scraper/data/full_repos/188110804
git clone --depth 1 --no-tags https://github.com/clarencewu94/CMPE140_LargeGroup.git f:/verilog_sva_gh_scraper/data/full_repos/185288901
git clone --depth 1 --no-tags https://github.com/boyang21/hw.git f:/verilog_sva_gh_scraper/data/full_repos/185495593
git clone --depth 1 --no-tags https://github.com/zachdirk/Verilog-implementation-of-MIPS-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/185697676
git clone --depth 1 --no-tags https://github.com/rsatox/ML-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/190089217
git clone --depth 1 --no-tags https://github.com/jonghakim35/DoubleDigitBCDAdder.git f:/verilog_sva_gh_scraper/data/full_repos/189965695
git clone --depth 1 --no-tags https://github.com/Rhasan0192/functional-hardware-verification-project1.git f:/verilog_sva_gh_scraper/data/full_repos/189899457
git clone --depth 1 --no-tags https://github.com/Rhasan0192/functional-hardware-verification-project2.git f:/verilog_sva_gh_scraper/data/full_repos/189899998
git clone --depth 1 --no-tags https://github.com/lampros18/FIFO_queue_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/189742640
git clone --depth 1 --no-tags https://github.com/mmottaghi/bzfad.git f:/verilog_sva_gh_scraper/data/full_repos/190963400
git clone --depth 1 --no-tags https://github.com/SolemnState/shift_register74194.git f:/verilog_sva_gh_scraper/data/full_repos/191147623
git clone --depth 1 --no-tags https://github.com/lukasztyburski/digital_clock.git f:/verilog_sva_gh_scraper/data/full_repos/191204842
git clone --depth 1 --no-tags https://github.com/andreluisv/ProjetoII-SD.git f:/verilog_sva_gh_scraper/data/full_repos/191229406
git clone --depth 1 --no-tags https://github.com/babloogpb1/Scoreboarding-Computer-Architecture-in-python.git f:/verilog_sva_gh_scraper/data/full_repos/185735592
git clone --depth 1 --no-tags https://github.com/mincheerleader/riscv32i.git f:/verilog_sva_gh_scraper/data/full_repos/185739614
git clone --depth 1 --no-tags https://github.com/yi-yuZheng/Logical_Design_final_project.git f:/verilog_sva_gh_scraper/data/full_repos/186153975
git clone --depth 1 --no-tags https://github.com/SunLibo33/TS38211Record.git f:/verilog_sva_gh_scraper/data/full_repos/188127470
git clone --depth 1 --no-tags https://github.com/JThr3e/TwoCounterMachine.git f:/verilog_sva_gh_scraper/data/full_repos/188125324
git clone --depth 1 --no-tags https://github.com/whoami90506/Image_Convolutional_Circuit_Design.git f:/verilog_sva_gh_scraper/data/full_repos/188051205
git clone --depth 1 --no-tags https://github.com/qaztronic/riffa.git f:/verilog_sva_gh_scraper/data/full_repos/187396328
git clone --depth 1 --no-tags https://github.com/xy-shen/Multiple_Cycle_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/188220436
git clone --depth 1 --no-tags https://github.com/hellobbn/mips-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/188377352
git clone --depth 1 --no-tags https://github.com/JoseLuisDavid19/prueba2.git f:/verilog_sva_gh_scraper/data/full_repos/188325941
git clone --depth 1 --no-tags https://github.com/supbruh732/add_shift_multiplier_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/189431540
git clone --depth 1 --no-tags https://github.com/erukku/CLD.git f:/verilog_sva_gh_scraper/data/full_repos/189506605
git clone --depth 1 --no-tags https://github.com/asubramanian1219/ARMv8-Single-Cycle-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/187099546
git clone --depth 1 --no-tags https://github.com/johnzchgrd/shudian-labs.git f:/verilog_sva_gh_scraper/data/full_repos/185941793
git clone --depth 1 --no-tags https://github.com/mahdiElliot/mips-32bits.git f:/verilog_sva_gh_scraper/data/full_repos/187650280
git clone --depth 1 --no-tags https://github.com/Abrahamlga/MIPS_pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/187923439
git clone --depth 1 --no-tags https://github.com/HJEom/axi_dma_test.git f:/verilog_sva_gh_scraper/data/full_repos/186290659
git clone --depth 1 --no-tags https://github.com/kai0707077/little_clock-hh-mm-ss-.git f:/verilog_sva_gh_scraper/data/full_repos/186455881
git clone --depth 1 --no-tags https://github.com/JP-Cheng/Resume.git f:/verilog_sva_gh_scraper/data/full_repos/186656937
git clone --depth 1 --no-tags https://github.com/DarkC343/morse-tx-ch-rx.git f:/verilog_sva_gh_scraper/data/full_repos/186703286
git clone --depth 1 --no-tags https://github.com/Manoj-97/Real-Time-Counter.git f:/verilog_sva_gh_scraper/data/full_repos/186528222
git clone --depth 1 --no-tags https://github.com/DarkWayC0de/EdC_Pr1.git f:/verilog_sva_gh_scraper/data/full_repos/185431965
git clone --depth 1 --no-tags https://github.com/cshuphys/CMODA7_AD9959_EVAL.git f:/verilog_sva_gh_scraper/data/full_repos/189886457
git clone --depth 1 --no-tags https://github.com/rocktownlx/git_test.git f:/verilog_sva_gh_scraper/data/full_repos/190854268
git clone --depth 1 --no-tags https://github.com/jonghakim35/VerilogQueueCounter.git f:/verilog_sva_gh_scraper/data/full_repos/189966902
git clone --depth 1 --no-tags https://github.com/Robertorosmaninho/MIPS-Calculator-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/190040549
git clone --depth 1 --no-tags https://github.com/Sowee0/imageadoresFPGA.git f:/verilog_sva_gh_scraper/data/full_repos/190088806
git clone --depth 1 --no-tags https://github.com/Globson/MIPS_32bit_Without_Pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/190595283
git clone --depth 1 --no-tags https://github.com/emirkaragoz/Single-Cycle-MIPS-with-Structural-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/191230251
git clone --depth 1 --no-tags https://github.com/d86518/Computer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/191030301
git clone --depth 1 --no-tags https://github.com/ChaudharyAstitva/eclub_fpga_assignment.git f:/verilog_sva_gh_scraper/data/full_repos/188703919
git clone --depth 1 --no-tags https://github.com/kai0707077/8bit_adder_with_sign.git f:/verilog_sva_gh_scraper/data/full_repos/188863888
git clone --depth 1 --no-tags https://github.com/chateval/scale-based-human-eval.git f:/verilog_sva_gh_scraper/data/full_repos/187894972
git clone --depth 1 --no-tags https://github.com/DoyyaO/Z380.git f:/verilog_sva_gh_scraper/data/full_repos/187625672
