============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Mar 04 2025  04:10:05 pm
  Module:                 fifo_top
  Operating conditions:   tsl18cio150_min (best_case_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (5270 ps) Setup Check with Pin m/mem_reg[15][7]/clk->d
          Group: I2R
     Startpoint: (F) wr_data_pad[7]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) m/mem_reg[15][7]/d
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     184                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13941                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-     921                  
             Slack:=    5270                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            fifo_constraints.sdc_line_108 

#------------------------------------------------------------------------------------------------------
#   Timing Point     Flags     Arc    Edge      Cell        Fanout  Load  Trans Delay Arrival Instance 
#                                                                   (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  wr_data_pad[7]     -       -        F     (arrival)            1 2828.0  2500     0    7750    (-,-) 
  pc3d01_7/CIN       (u)     PAD->CIN F     pc3d01              16   81.6   266   921    8671    (-,-) 
  m/mem_reg[15][7]/d -       -        F     unmapped_d_flop     16      -     -     0    8671    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 2: MET (5270 ps) Setup Check with Pin m/mem_reg[15][6]/clk->d
          Group: I2R
     Startpoint: (F) wr_data_pad[6]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) m/mem_reg[15][6]/d
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     184                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13941                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-     921                  
             Slack:=    5270                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            fifo_constraints.sdc_line_109 

#------------------------------------------------------------------------------------------------------
#   Timing Point     Flags     Arc    Edge      Cell        Fanout  Load  Trans Delay Arrival Instance 
#                                                                   (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  wr_data_pad[6]     -       -        F     (arrival)            1 2828.0  2500     0    7750    (-,-) 
  pc3d01_8/CIN       (u)     PAD->CIN F     pc3d01              16   81.6   266   921    8671    (-,-) 
  m/mem_reg[15][6]/d -       -        F     unmapped_d_flop     16      -     -     0    8671    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 3: MET (5270 ps) Setup Check with Pin m/mem_reg[15][5]/clk->d
          Group: I2R
     Startpoint: (F) wr_data_pad[5]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) m/mem_reg[15][5]/d
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     184                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13941                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-     921                  
             Slack:=    5270                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            fifo_constraints.sdc_line_110 

#------------------------------------------------------------------------------------------------------
#   Timing Point     Flags     Arc    Edge      Cell        Fanout  Load  Trans Delay Arrival Instance 
#                                                                   (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  wr_data_pad[5]     -       -        F     (arrival)            1 2828.0  2500     0    7750    (-,-) 
  pc3d01_9/CIN       (u)     PAD->CIN F     pc3d01              16   81.6   266   921    8671    (-,-) 
  m/mem_reg[15][5]/d -       -        F     unmapped_d_flop     16      -     -     0    8671    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 4: MET (5270 ps) Setup Check with Pin m/mem_reg[15][4]/clk->d
          Group: I2R
     Startpoint: (F) wr_data_pad[4]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) m/mem_reg[15][4]/d
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     184                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13941                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-     921                  
             Slack:=    5270                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            fifo_constraints.sdc_line_111 

#------------------------------------------------------------------------------------------------------
#   Timing Point     Flags     Arc    Edge      Cell        Fanout  Load  Trans Delay Arrival Instance 
#                                                                   (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  wr_data_pad[4]     -       -        F     (arrival)            1 2828.0  2500     0    7750    (-,-) 
  pc3d01_10/CIN      (u)     PAD->CIN F     pc3d01              16   81.6   266   921    8671    (-,-) 
  m/mem_reg[15][4]/d -       -        F     unmapped_d_flop     16      -     -     0    8671    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 5: MET (5270 ps) Setup Check with Pin m/mem_reg[15][3]/clk->d
          Group: I2R
     Startpoint: (F) wr_data_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) m/mem_reg[15][3]/d
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     184                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13941                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-     921                  
             Slack:=    5270                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            fifo_constraints.sdc_line_112 

#------------------------------------------------------------------------------------------------------
#   Timing Point     Flags     Arc    Edge      Cell        Fanout  Load  Trans Delay Arrival Instance 
#                                                                   (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  wr_data_pad[3]     -       -        F     (arrival)            1 2828.0  2500     0    7750    (-,-) 
  pc3d01_11/CIN      (u)     PAD->CIN F     pc3d01              16   81.6   266   921    8671    (-,-) 
  m/mem_reg[15][3]/d -       -        F     unmapped_d_flop     16      -     -     0    8671    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 6: MET (5270 ps) Setup Check with Pin m/mem_reg[15][2]/clk->d
          Group: I2R
     Startpoint: (F) wr_data_pad[2]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) m/mem_reg[15][2]/d
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     184                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13941                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-     921                  
             Slack:=    5270                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            fifo_constraints.sdc_line_113 

#------------------------------------------------------------------------------------------------------
#   Timing Point     Flags     Arc    Edge      Cell        Fanout  Load  Trans Delay Arrival Instance 
#                                                                   (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  wr_data_pad[2]     -       -        F     (arrival)            1 2828.0  2500     0    7750    (-,-) 
  pc3d01_12/CIN      (u)     PAD->CIN F     pc3d01              16   81.6   266   921    8671    (-,-) 
  m/mem_reg[15][2]/d -       -        F     unmapped_d_flop     16      -     -     0    8671    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 7: MET (5270 ps) Setup Check with Pin m/mem_reg[15][1]/clk->d
          Group: I2R
     Startpoint: (F) wr_data_pad[1]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) m/mem_reg[15][1]/d
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     184                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13941                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-     921                  
             Slack:=    5270                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            fifo_constraints.sdc_line_114 

#------------------------------------------------------------------------------------------------------
#   Timing Point     Flags     Arc    Edge      Cell        Fanout  Load  Trans Delay Arrival Instance 
#                                                                   (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  wr_data_pad[1]     -       -        F     (arrival)            1 2828.0  2500     0    7750    (-,-) 
  pc3d01_13/CIN      (u)     PAD->CIN F     pc3d01              16   81.6   266   921    8671    (-,-) 
  m/mem_reg[15][1]/d -       -        F     unmapped_d_flop     16      -     -     0    8671    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 8: MET (5270 ps) Setup Check with Pin m/mem_reg[15][0]/clk->d
          Group: I2R
     Startpoint: (F) wr_data_pad[0]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) m/mem_reg[15][0]/d
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     184                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13941                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-     921                  
             Slack:=    5270                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            fifo_constraints.sdc_line_115 

#------------------------------------------------------------------------------------------------------
#   Timing Point     Flags     Arc    Edge      Cell        Fanout  Load  Trans Delay Arrival Instance 
#                                                                   (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  wr_data_pad[0]     -       -        F     (arrival)            1 2828.0  2500     0    7750    (-,-) 
  pc3d01_14/CIN      (u)     PAD->CIN F     pc3d01              16   81.6   266   921    8671    (-,-) 
  m/mem_reg[15][0]/d -       -        F     unmapped_d_flop     16      -     -     0    8671    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 9: MET (5270 ps) Setup Check with Pin m/mem_reg[14][7]/clk->d
          Group: I2R
     Startpoint: (F) wr_data_pad[7]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) m/mem_reg[14][7]/d
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     184                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13941                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-     921                  
             Slack:=    5270                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            fifo_constraints.sdc_line_108 

#------------------------------------------------------------------------------------------------------
#   Timing Point     Flags     Arc    Edge      Cell        Fanout  Load  Trans Delay Arrival Instance 
#                                                                   (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  wr_data_pad[7]     -       -        F     (arrival)            1 2828.0  2500     0    7750    (-,-) 
  pc3d01_7/CIN       (u)     PAD->CIN F     pc3d01              16   81.6   266   921    8671    (-,-) 
  m/mem_reg[14][7]/d -       -        F     unmapped_d_flop     16      -     -     0    8671    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 10: MET (5270 ps) Setup Check with Pin m/mem_reg[14][6]/clk->d
          Group: I2R
     Startpoint: (F) wr_data_pad[6]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) m/mem_reg[14][6]/d
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     184                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13941                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-     921                  
             Slack:=    5270                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            fifo_constraints.sdc_line_109 

#------------------------------------------------------------------------------------------------------
#   Timing Point     Flags     Arc    Edge      Cell        Fanout  Load  Trans Delay Arrival Instance 
#                                                                   (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  wr_data_pad[6]     -       -        F     (arrival)            1 2828.0  2500     0    7750    (-,-) 
  pc3d01_8/CIN       (u)     PAD->CIN F     pc3d01              16   81.6   266   921    8671    (-,-) 
  m/mem_reg[14][6]/d -       -        F     unmapped_d_flop     16      -     -     0    8671    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 11: MET (5270 ps) Setup Check with Pin m/mem_reg[14][5]/clk->d
          Group: I2R
     Startpoint: (F) wr_data_pad[5]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) m/mem_reg[14][5]/d
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     184                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13941                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-     921                  
             Slack:=    5270                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            fifo_constraints.sdc_line_110 

#------------------------------------------------------------------------------------------------------
#   Timing Point     Flags     Arc    Edge      Cell        Fanout  Load  Trans Delay Arrival Instance 
#                                                                   (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  wr_data_pad[5]     -       -        F     (arrival)            1 2828.0  2500     0    7750    (-,-) 
  pc3d01_9/CIN       (u)     PAD->CIN F     pc3d01              16   81.6   266   921    8671    (-,-) 
  m/mem_reg[14][5]/d -       -        F     unmapped_d_flop     16      -     -     0    8671    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 12: MET (5270 ps) Setup Check with Pin m/mem_reg[14][4]/clk->d
          Group: I2R
     Startpoint: (F) wr_data_pad[4]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) m/mem_reg[14][4]/d
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     184                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13941                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-     921                  
             Slack:=    5270                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            fifo_constraints.sdc_line_111 

#------------------------------------------------------------------------------------------------------
#   Timing Point     Flags     Arc    Edge      Cell        Fanout  Load  Trans Delay Arrival Instance 
#                                                                   (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  wr_data_pad[4]     -       -        F     (arrival)            1 2828.0  2500     0    7750    (-,-) 
  pc3d01_10/CIN      (u)     PAD->CIN F     pc3d01              16   81.6   266   921    8671    (-,-) 
  m/mem_reg[14][4]/d -       -        F     unmapped_d_flop     16      -     -     0    8671    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 13: MET (5270 ps) Setup Check with Pin m/mem_reg[14][3]/clk->d
          Group: I2R
     Startpoint: (F) wr_data_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) m/mem_reg[14][3]/d
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     184                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13941                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-     921                  
             Slack:=    5270                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            fifo_constraints.sdc_line_112 

#------------------------------------------------------------------------------------------------------
#   Timing Point     Flags     Arc    Edge      Cell        Fanout  Load  Trans Delay Arrival Instance 
#                                                                   (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  wr_data_pad[3]     -       -        F     (arrival)            1 2828.0  2500     0    7750    (-,-) 
  pc3d01_11/CIN      (u)     PAD->CIN F     pc3d01              16   81.6   266   921    8671    (-,-) 
  m/mem_reg[14][3]/d -       -        F     unmapped_d_flop     16      -     -     0    8671    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 14: MET (5270 ps) Setup Check with Pin m/mem_reg[14][2]/clk->d
          Group: I2R
     Startpoint: (F) wr_data_pad[2]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) m/mem_reg[14][2]/d
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     184                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13941                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-     921                  
             Slack:=    5270                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            fifo_constraints.sdc_line_113 

#------------------------------------------------------------------------------------------------------
#   Timing Point     Flags     Arc    Edge      Cell        Fanout  Load  Trans Delay Arrival Instance 
#                                                                   (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  wr_data_pad[2]     -       -        F     (arrival)            1 2828.0  2500     0    7750    (-,-) 
  pc3d01_12/CIN      (u)     PAD->CIN F     pc3d01              16   81.6   266   921    8671    (-,-) 
  m/mem_reg[14][2]/d -       -        F     unmapped_d_flop     16      -     -     0    8671    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 15: MET (5270 ps) Setup Check with Pin m/mem_reg[14][1]/clk->d
          Group: I2R
     Startpoint: (F) wr_data_pad[1]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) m/mem_reg[14][1]/d
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     184                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13941                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-     921                  
             Slack:=    5270                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            fifo_constraints.sdc_line_114 

#------------------------------------------------------------------------------------------------------
#   Timing Point     Flags     Arc    Edge      Cell        Fanout  Load  Trans Delay Arrival Instance 
#                                                                   (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  wr_data_pad[1]     -       -        F     (arrival)            1 2828.0  2500     0    7750    (-,-) 
  pc3d01_13/CIN      (u)     PAD->CIN F     pc3d01              16   81.6   266   921    8671    (-,-) 
  m/mem_reg[14][1]/d -       -        F     unmapped_d_flop     16      -     -     0    8671    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 16: MET (5270 ps) Setup Check with Pin m/mem_reg[14][0]/clk->d
          Group: I2R
     Startpoint: (F) wr_data_pad[0]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) m/mem_reg[14][0]/d
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     184                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13941                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-     921                  
             Slack:=    5270                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            fifo_constraints.sdc_line_115 

#------------------------------------------------------------------------------------------------------
#   Timing Point     Flags     Arc    Edge      Cell        Fanout  Load  Trans Delay Arrival Instance 
#                                                                   (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  wr_data_pad[0]     -       -        F     (arrival)            1 2828.0  2500     0    7750    (-,-) 
  pc3d01_14/CIN      (u)     PAD->CIN F     pc3d01              16   81.6   266   921    8671    (-,-) 
  m/mem_reg[14][0]/d -       -        F     unmapped_d_flop     16      -     -     0    8671    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 17: MET (5270 ps) Setup Check with Pin m/mem_reg[13][7]/clk->d
          Group: I2R
     Startpoint: (F) wr_data_pad[7]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) m/mem_reg[13][7]/d
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     184                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13941                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-     921                  
             Slack:=    5270                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            fifo_constraints.sdc_line_108 

#------------------------------------------------------------------------------------------------------
#   Timing Point     Flags     Arc    Edge      Cell        Fanout  Load  Trans Delay Arrival Instance 
#                                                                   (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  wr_data_pad[7]     -       -        F     (arrival)            1 2828.0  2500     0    7750    (-,-) 
  pc3d01_7/CIN       (u)     PAD->CIN F     pc3d01              16   81.6   266   921    8671    (-,-) 
  m/mem_reg[13][7]/d -       -        F     unmapped_d_flop     16      -     -     0    8671    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 18: MET (5270 ps) Setup Check with Pin m/mem_reg[13][6]/clk->d
          Group: I2R
     Startpoint: (F) wr_data_pad[6]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) m/mem_reg[13][6]/d
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     184                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13941                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-     921                  
             Slack:=    5270                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            fifo_constraints.sdc_line_109 

#------------------------------------------------------------------------------------------------------
#   Timing Point     Flags     Arc    Edge      Cell        Fanout  Load  Trans Delay Arrival Instance 
#                                                                   (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  wr_data_pad[6]     -       -        F     (arrival)            1 2828.0  2500     0    7750    (-,-) 
  pc3d01_8/CIN       (u)     PAD->CIN F     pc3d01              16   81.6   266   921    8671    (-,-) 
  m/mem_reg[13][6]/d -       -        F     unmapped_d_flop     16      -     -     0    8671    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 19: MET (5270 ps) Setup Check with Pin m/mem_reg[13][5]/clk->d
          Group: I2R
     Startpoint: (F) wr_data_pad[5]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) m/mem_reg[13][5]/d
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     184                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13941                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-     921                  
             Slack:=    5270                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            fifo_constraints.sdc_line_110 

#------------------------------------------------------------------------------------------------------
#   Timing Point     Flags     Arc    Edge      Cell        Fanout  Load  Trans Delay Arrival Instance 
#                                                                   (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  wr_data_pad[5]     -       -        F     (arrival)            1 2828.0  2500     0    7750    (-,-) 
  pc3d01_9/CIN       (u)     PAD->CIN F     pc3d01              16   81.6   266   921    8671    (-,-) 
  m/mem_reg[13][5]/d -       -        F     unmapped_d_flop     16      -     -     0    8671    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 20: MET (5270 ps) Setup Check with Pin m/mem_reg[13][4]/clk->d
          Group: I2R
     Startpoint: (F) wr_data_pad[4]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) m/mem_reg[13][4]/d
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     184                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13941                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-     921                  
             Slack:=    5270                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            fifo_constraints.sdc_line_111 

#------------------------------------------------------------------------------------------------------
#   Timing Point     Flags     Arc    Edge      Cell        Fanout  Load  Trans Delay Arrival Instance 
#                                                                   (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  wr_data_pad[4]     -       -        F     (arrival)            1 2828.0  2500     0    7750    (-,-) 
  pc3d01_10/CIN      (u)     PAD->CIN F     pc3d01              16   81.6   266   921    8671    (-,-) 
  m/mem_reg[13][4]/d -       -        F     unmapped_d_flop     16      -     -     0    8671    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 21: MET (5270 ps) Setup Check with Pin m/mem_reg[13][3]/clk->d
          Group: I2R
     Startpoint: (F) wr_data_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) m/mem_reg[13][3]/d
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     184                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13941                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-     921                  
             Slack:=    5270                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            fifo_constraints.sdc_line_112 

#------------------------------------------------------------------------------------------------------
#   Timing Point     Flags     Arc    Edge      Cell        Fanout  Load  Trans Delay Arrival Instance 
#                                                                   (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  wr_data_pad[3]     -       -        F     (arrival)            1 2828.0  2500     0    7750    (-,-) 
  pc3d01_11/CIN      (u)     PAD->CIN F     pc3d01              16   81.6   266   921    8671    (-,-) 
  m/mem_reg[13][3]/d -       -        F     unmapped_d_flop     16      -     -     0    8671    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 22: MET (5270 ps) Setup Check with Pin m/mem_reg[13][2]/clk->d
          Group: I2R
     Startpoint: (F) wr_data_pad[2]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) m/mem_reg[13][2]/d
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     184                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13941                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-     921                  
             Slack:=    5270                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            fifo_constraints.sdc_line_113 

#------------------------------------------------------------------------------------------------------
#   Timing Point     Flags     Arc    Edge      Cell        Fanout  Load  Trans Delay Arrival Instance 
#                                                                   (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  wr_data_pad[2]     -       -        F     (arrival)            1 2828.0  2500     0    7750    (-,-) 
  pc3d01_12/CIN      (u)     PAD->CIN F     pc3d01              16   81.6   266   921    8671    (-,-) 
  m/mem_reg[13][2]/d -       -        F     unmapped_d_flop     16      -     -     0    8671    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 23: MET (5270 ps) Setup Check with Pin m/mem_reg[13][1]/clk->d
          Group: I2R
     Startpoint: (F) wr_data_pad[1]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) m/mem_reg[13][1]/d
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     184                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13941                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-     921                  
             Slack:=    5270                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            fifo_constraints.sdc_line_114 

#------------------------------------------------------------------------------------------------------
#   Timing Point     Flags     Arc    Edge      Cell        Fanout  Load  Trans Delay Arrival Instance 
#                                                                   (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  wr_data_pad[1]     -       -        F     (arrival)            1 2828.0  2500     0    7750    (-,-) 
  pc3d01_13/CIN      (u)     PAD->CIN F     pc3d01              16   81.6   266   921    8671    (-,-) 
  m/mem_reg[13][1]/d -       -        F     unmapped_d_flop     16      -     -     0    8671    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 24: MET (5270 ps) Setup Check with Pin m/mem_reg[13][0]/clk->d
          Group: I2R
     Startpoint: (F) wr_data_pad[0]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) m/mem_reg[13][0]/d
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     184                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13941                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-     921                  
             Slack:=    5270                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            fifo_constraints.sdc_line_115 

#------------------------------------------------------------------------------------------------------
#   Timing Point     Flags     Arc    Edge      Cell        Fanout  Load  Trans Delay Arrival Instance 
#                                                                   (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  wr_data_pad[0]     -       -        F     (arrival)            1 2828.0  2500     0    7750    (-,-) 
  pc3d01_14/CIN      (u)     PAD->CIN F     pc3d01              16   81.6   266   921    8671    (-,-) 
  m/mem_reg[13][0]/d -       -        F     unmapped_d_flop     16      -     -     0    8671    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 25: MET (5270 ps) Setup Check with Pin m/mem_reg[12][7]/clk->d
          Group: I2R
     Startpoint: (F) wr_data_pad[7]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) m/mem_reg[12][7]/d
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     184                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13941                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-     921                  
             Slack:=    5270                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            fifo_constraints.sdc_line_108 

#------------------------------------------------------------------------------------------------------
#   Timing Point     Flags     Arc    Edge      Cell        Fanout  Load  Trans Delay Arrival Instance 
#                                                                   (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  wr_data_pad[7]     -       -        F     (arrival)            1 2828.0  2500     0    7750    (-,-) 
  pc3d01_7/CIN       (u)     PAD->CIN F     pc3d01              16   81.6   266   921    8671    (-,-) 
  m/mem_reg[12][7]/d -       -        F     unmapped_d_flop     16      -     -     0    8671    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 26: MET (5270 ps) Setup Check with Pin m/mem_reg[12][6]/clk->d
          Group: I2R
     Startpoint: (F) wr_data_pad[6]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) m/mem_reg[12][6]/d
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     184                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13941                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-     921                  
             Slack:=    5270                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            fifo_constraints.sdc_line_109 

#------------------------------------------------------------------------------------------------------
#   Timing Point     Flags     Arc    Edge      Cell        Fanout  Load  Trans Delay Arrival Instance 
#                                                                   (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  wr_data_pad[6]     -       -        F     (arrival)            1 2828.0  2500     0    7750    (-,-) 
  pc3d01_8/CIN       (u)     PAD->CIN F     pc3d01              16   81.6   266   921    8671    (-,-) 
  m/mem_reg[12][6]/d -       -        F     unmapped_d_flop     16      -     -     0    8671    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 27: MET (5270 ps) Setup Check with Pin m/mem_reg[12][5]/clk->d
          Group: I2R
     Startpoint: (F) wr_data_pad[5]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) m/mem_reg[12][5]/d
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     184                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13941                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-     921                  
             Slack:=    5270                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            fifo_constraints.sdc_line_110 

#------------------------------------------------------------------------------------------------------
#   Timing Point     Flags     Arc    Edge      Cell        Fanout  Load  Trans Delay Arrival Instance 
#                                                                   (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  wr_data_pad[5]     -       -        F     (arrival)            1 2828.0  2500     0    7750    (-,-) 
  pc3d01_9/CIN       (u)     PAD->CIN F     pc3d01              16   81.6   266   921    8671    (-,-) 
  m/mem_reg[12][5]/d -       -        F     unmapped_d_flop     16      -     -     0    8671    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 28: MET (5270 ps) Setup Check with Pin m/mem_reg[12][4]/clk->d
          Group: I2R
     Startpoint: (F) wr_data_pad[4]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) m/mem_reg[12][4]/d
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     184                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13941                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-     921                  
             Slack:=    5270                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            fifo_constraints.sdc_line_111 

#------------------------------------------------------------------------------------------------------
#   Timing Point     Flags     Arc    Edge      Cell        Fanout  Load  Trans Delay Arrival Instance 
#                                                                   (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  wr_data_pad[4]     -       -        F     (arrival)            1 2828.0  2500     0    7750    (-,-) 
  pc3d01_10/CIN      (u)     PAD->CIN F     pc3d01              16   81.6   266   921    8671    (-,-) 
  m/mem_reg[12][4]/d -       -        F     unmapped_d_flop     16      -     -     0    8671    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 29: MET (5270 ps) Setup Check with Pin m/mem_reg[12][3]/clk->d
          Group: I2R
     Startpoint: (F) wr_data_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) m/mem_reg[12][3]/d
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     184                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13941                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-     921                  
             Slack:=    5270                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            fifo_constraints.sdc_line_112 

#------------------------------------------------------------------------------------------------------
#   Timing Point     Flags     Arc    Edge      Cell        Fanout  Load  Trans Delay Arrival Instance 
#                                                                   (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  wr_data_pad[3]     -       -        F     (arrival)            1 2828.0  2500     0    7750    (-,-) 
  pc3d01_11/CIN      (u)     PAD->CIN F     pc3d01              16   81.6   266   921    8671    (-,-) 
  m/mem_reg[12][3]/d -       -        F     unmapped_d_flop     16      -     -     0    8671    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 30: MET (5270 ps) Setup Check with Pin m/mem_reg[12][2]/clk->d
          Group: I2R
     Startpoint: (F) wr_data_pad[2]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) m/mem_reg[12][2]/d
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     184                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13941                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-     921                  
             Slack:=    5270                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            fifo_constraints.sdc_line_113 

#------------------------------------------------------------------------------------------------------
#   Timing Point     Flags     Arc    Edge      Cell        Fanout  Load  Trans Delay Arrival Instance 
#                                                                   (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  wr_data_pad[2]     -       -        F     (arrival)            1 2828.0  2500     0    7750    (-,-) 
  pc3d01_12/CIN      (u)     PAD->CIN F     pc3d01              16   81.6   266   921    8671    (-,-) 
  m/mem_reg[12][2]/d -       -        F     unmapped_d_flop     16      -     -     0    8671    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 31: MET (5270 ps) Setup Check with Pin m/mem_reg[12][1]/clk->d
          Group: I2R
     Startpoint: (F) wr_data_pad[1]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) m/mem_reg[12][1]/d
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     184                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13941                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-     921                  
             Slack:=    5270                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            fifo_constraints.sdc_line_114 

#------------------------------------------------------------------------------------------------------
#   Timing Point     Flags     Arc    Edge      Cell        Fanout  Load  Trans Delay Arrival Instance 
#                                                                   (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  wr_data_pad[1]     -       -        F     (arrival)            1 2828.0  2500     0    7750    (-,-) 
  pc3d01_13/CIN      (u)     PAD->CIN F     pc3d01              16   81.6   266   921    8671    (-,-) 
  m/mem_reg[12][1]/d -       -        F     unmapped_d_flop     16      -     -     0    8671    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 32: MET (5270 ps) Setup Check with Pin m/mem_reg[12][0]/clk->d
          Group: I2R
     Startpoint: (F) wr_data_pad[0]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) m/mem_reg[12][0]/d
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     184                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13941                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-     921                  
             Slack:=    5270                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            fifo_constraints.sdc_line_115 

#------------------------------------------------------------------------------------------------------
#   Timing Point     Flags     Arc    Edge      Cell        Fanout  Load  Trans Delay Arrival Instance 
#                                                                   (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  wr_data_pad[0]     -       -        F     (arrival)            1 2828.0  2500     0    7750    (-,-) 
  pc3d01_14/CIN      (u)     PAD->CIN F     pc3d01              16   81.6   266   921    8671    (-,-) 
  m/mem_reg[12][0]/d -       -        F     unmapped_d_flop     16      -     -     0    8671    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 33: MET (5270 ps) Setup Check with Pin m/mem_reg[11][7]/clk->d
          Group: I2R
     Startpoint: (F) wr_data_pad[7]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) m/mem_reg[11][7]/d
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     184                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13941                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-     921                  
             Slack:=    5270                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            fifo_constraints.sdc_line_108 

#------------------------------------------------------------------------------------------------------
#   Timing Point     Flags     Arc    Edge      Cell        Fanout  Load  Trans Delay Arrival Instance 
#                                                                   (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  wr_data_pad[7]     -       -        F     (arrival)            1 2828.0  2500     0    7750    (-,-) 
  pc3d01_7/CIN       (u)     PAD->CIN F     pc3d01              16   81.6   266   921    8671    (-,-) 
  m/mem_reg[11][7]/d -       -        F     unmapped_d_flop     16      -     -     0    8671    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 34: MET (5270 ps) Setup Check with Pin m/mem_reg[11][6]/clk->d
          Group: I2R
     Startpoint: (F) wr_data_pad[6]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) m/mem_reg[11][6]/d
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     184                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13941                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-     921                  
             Slack:=    5270                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            fifo_constraints.sdc_line_109 

#------------------------------------------------------------------------------------------------------
#   Timing Point     Flags     Arc    Edge      Cell        Fanout  Load  Trans Delay Arrival Instance 
#                                                                   (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  wr_data_pad[6]     -       -        F     (arrival)            1 2828.0  2500     0    7750    (-,-) 
  pc3d01_8/CIN       (u)     PAD->CIN F     pc3d01              16   81.6   266   921    8671    (-,-) 
  m/mem_reg[11][6]/d -       -        F     unmapped_d_flop     16      -     -     0    8671    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 35: MET (5270 ps) Setup Check with Pin m/mem_reg[11][5]/clk->d
          Group: I2R
     Startpoint: (F) wr_data_pad[5]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) m/mem_reg[11][5]/d
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     184                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13941                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-     921                  
             Slack:=    5270                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            fifo_constraints.sdc_line_110 

#------------------------------------------------------------------------------------------------------
#   Timing Point     Flags     Arc    Edge      Cell        Fanout  Load  Trans Delay Arrival Instance 
#                                                                   (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  wr_data_pad[5]     -       -        F     (arrival)            1 2828.0  2500     0    7750    (-,-) 
  pc3d01_9/CIN       (u)     PAD->CIN F     pc3d01              16   81.6   266   921    8671    (-,-) 
  m/mem_reg[11][5]/d -       -        F     unmapped_d_flop     16      -     -     0    8671    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 36: MET (5270 ps) Setup Check with Pin m/mem_reg[11][4]/clk->d
          Group: I2R
     Startpoint: (F) wr_data_pad[4]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) m/mem_reg[11][4]/d
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     184                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13941                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-     921                  
             Slack:=    5270                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            fifo_constraints.sdc_line_111 

#------------------------------------------------------------------------------------------------------
#   Timing Point     Flags     Arc    Edge      Cell        Fanout  Load  Trans Delay Arrival Instance 
#                                                                   (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  wr_data_pad[4]     -       -        F     (arrival)            1 2828.0  2500     0    7750    (-,-) 
  pc3d01_10/CIN      (u)     PAD->CIN F     pc3d01              16   81.6   266   921    8671    (-,-) 
  m/mem_reg[11][4]/d -       -        F     unmapped_d_flop     16      -     -     0    8671    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 37: MET (5270 ps) Setup Check with Pin m/mem_reg[11][3]/clk->d
          Group: I2R
     Startpoint: (F) wr_data_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) m/mem_reg[11][3]/d
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     184                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13941                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-     921                  
             Slack:=    5270                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            fifo_constraints.sdc_line_112 

#------------------------------------------------------------------------------------------------------
#   Timing Point     Flags     Arc    Edge      Cell        Fanout  Load  Trans Delay Arrival Instance 
#                                                                   (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  wr_data_pad[3]     -       -        F     (arrival)            1 2828.0  2500     0    7750    (-,-) 
  pc3d01_11/CIN      (u)     PAD->CIN F     pc3d01              16   81.6   266   921    8671    (-,-) 
  m/mem_reg[11][3]/d -       -        F     unmapped_d_flop     16      -     -     0    8671    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 38: MET (5270 ps) Setup Check with Pin m/mem_reg[11][2]/clk->d
          Group: I2R
     Startpoint: (F) wr_data_pad[2]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) m/mem_reg[11][2]/d
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     184                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13941                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-     921                  
             Slack:=    5270                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            fifo_constraints.sdc_line_113 

#------------------------------------------------------------------------------------------------------
#   Timing Point     Flags     Arc    Edge      Cell        Fanout  Load  Trans Delay Arrival Instance 
#                                                                   (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  wr_data_pad[2]     -       -        F     (arrival)            1 2828.0  2500     0    7750    (-,-) 
  pc3d01_12/CIN      (u)     PAD->CIN F     pc3d01              16   81.6   266   921    8671    (-,-) 
  m/mem_reg[11][2]/d -       -        F     unmapped_d_flop     16      -     -     0    8671    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 39: MET (5270 ps) Setup Check with Pin m/mem_reg[11][1]/clk->d
          Group: I2R
     Startpoint: (F) wr_data_pad[1]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) m/mem_reg[11][1]/d
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     184                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13941                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-     921                  
             Slack:=    5270                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            fifo_constraints.sdc_line_114 

#------------------------------------------------------------------------------------------------------
#   Timing Point     Flags     Arc    Edge      Cell        Fanout  Load  Trans Delay Arrival Instance 
#                                                                   (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  wr_data_pad[1]     -       -        F     (arrival)            1 2828.0  2500     0    7750    (-,-) 
  pc3d01_13/CIN      (u)     PAD->CIN F     pc3d01              16   81.6   266   921    8671    (-,-) 
  m/mem_reg[11][1]/d -       -        F     unmapped_d_flop     16      -     -     0    8671    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 40: MET (5270 ps) Setup Check with Pin m/mem_reg[11][0]/clk->d
          Group: I2R
     Startpoint: (F) wr_data_pad[0]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) m/mem_reg[11][0]/d
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     184                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13941                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-     921                  
             Slack:=    5270                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            fifo_constraints.sdc_line_115 

#------------------------------------------------------------------------------------------------------
#   Timing Point     Flags     Arc    Edge      Cell        Fanout  Load  Trans Delay Arrival Instance 
#                                                                   (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  wr_data_pad[0]     -       -        F     (arrival)            1 2828.0  2500     0    7750    (-,-) 
  pc3d01_14/CIN      (u)     PAD->CIN F     pc3d01              16   81.6   266   921    8671    (-,-) 
  m/mem_reg[11][0]/d -       -        F     unmapped_d_flop     16      -     -     0    8671    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 41: MET (5270 ps) Setup Check with Pin m/mem_reg[10][7]/clk->d
          Group: I2R
     Startpoint: (F) wr_data_pad[7]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) m/mem_reg[10][7]/d
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     184                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13941                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-     921                  
             Slack:=    5270                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            fifo_constraints.sdc_line_108 

#------------------------------------------------------------------------------------------------------
#   Timing Point     Flags     Arc    Edge      Cell        Fanout  Load  Trans Delay Arrival Instance 
#                                                                   (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  wr_data_pad[7]     -       -        F     (arrival)            1 2828.0  2500     0    7750    (-,-) 
  pc3d01_7/CIN       (u)     PAD->CIN F     pc3d01              16   81.6   266   921    8671    (-,-) 
  m/mem_reg[10][7]/d -       -        F     unmapped_d_flop     16      -     -     0    8671    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 42: MET (5270 ps) Setup Check with Pin m/mem_reg[10][6]/clk->d
          Group: I2R
     Startpoint: (F) wr_data_pad[6]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) m/mem_reg[10][6]/d
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     184                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13941                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-     921                  
             Slack:=    5270                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            fifo_constraints.sdc_line_109 

#------------------------------------------------------------------------------------------------------
#   Timing Point     Flags     Arc    Edge      Cell        Fanout  Load  Trans Delay Arrival Instance 
#                                                                   (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  wr_data_pad[6]     -       -        F     (arrival)            1 2828.0  2500     0    7750    (-,-) 
  pc3d01_8/CIN       (u)     PAD->CIN F     pc3d01              16   81.6   266   921    8671    (-,-) 
  m/mem_reg[10][6]/d -       -        F     unmapped_d_flop     16      -     -     0    8671    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 43: MET (5270 ps) Setup Check with Pin m/mem_reg[10][5]/clk->d
          Group: I2R
     Startpoint: (F) wr_data_pad[5]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) m/mem_reg[10][5]/d
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     184                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13941                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-     921                  
             Slack:=    5270                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            fifo_constraints.sdc_line_110 

#------------------------------------------------------------------------------------------------------
#   Timing Point     Flags     Arc    Edge      Cell        Fanout  Load  Trans Delay Arrival Instance 
#                                                                   (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  wr_data_pad[5]     -       -        F     (arrival)            1 2828.0  2500     0    7750    (-,-) 
  pc3d01_9/CIN       (u)     PAD->CIN F     pc3d01              16   81.6   266   921    8671    (-,-) 
  m/mem_reg[10][5]/d -       -        F     unmapped_d_flop     16      -     -     0    8671    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 44: MET (5270 ps) Setup Check with Pin m/mem_reg[10][4]/clk->d
          Group: I2R
     Startpoint: (F) wr_data_pad[4]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) m/mem_reg[10][4]/d
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     184                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13941                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-     921                  
             Slack:=    5270                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            fifo_constraints.sdc_line_111 

#------------------------------------------------------------------------------------------------------
#   Timing Point     Flags     Arc    Edge      Cell        Fanout  Load  Trans Delay Arrival Instance 
#                                                                   (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  wr_data_pad[4]     -       -        F     (arrival)            1 2828.0  2500     0    7750    (-,-) 
  pc3d01_10/CIN      (u)     PAD->CIN F     pc3d01              16   81.6   266   921    8671    (-,-) 
  m/mem_reg[10][4]/d -       -        F     unmapped_d_flop     16      -     -     0    8671    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 45: MET (5270 ps) Setup Check with Pin m/mem_reg[10][3]/clk->d
          Group: I2R
     Startpoint: (F) wr_data_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) m/mem_reg[10][3]/d
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     184                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13941                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-     921                  
             Slack:=    5270                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            fifo_constraints.sdc_line_112 

#------------------------------------------------------------------------------------------------------
#   Timing Point     Flags     Arc    Edge      Cell        Fanout  Load  Trans Delay Arrival Instance 
#                                                                   (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  wr_data_pad[3]     -       -        F     (arrival)            1 2828.0  2500     0    7750    (-,-) 
  pc3d01_11/CIN      (u)     PAD->CIN F     pc3d01              16   81.6   266   921    8671    (-,-) 
  m/mem_reg[10][3]/d -       -        F     unmapped_d_flop     16      -     -     0    8671    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 46: MET (5270 ps) Setup Check with Pin m/mem_reg[10][2]/clk->d
          Group: I2R
     Startpoint: (F) wr_data_pad[2]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) m/mem_reg[10][2]/d
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     184                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13941                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-     921                  
             Slack:=    5270                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            fifo_constraints.sdc_line_113 

#------------------------------------------------------------------------------------------------------
#   Timing Point     Flags     Arc    Edge      Cell        Fanout  Load  Trans Delay Arrival Instance 
#                                                                   (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  wr_data_pad[2]     -       -        F     (arrival)            1 2828.0  2500     0    7750    (-,-) 
  pc3d01_12/CIN      (u)     PAD->CIN F     pc3d01              16   81.6   266   921    8671    (-,-) 
  m/mem_reg[10][2]/d -       -        F     unmapped_d_flop     16      -     -     0    8671    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 47: MET (5270 ps) Setup Check with Pin m/mem_reg[10][1]/clk->d
          Group: I2R
     Startpoint: (F) wr_data_pad[1]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) m/mem_reg[10][1]/d
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     184                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13941                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-     921                  
             Slack:=    5270                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            fifo_constraints.sdc_line_114 

#------------------------------------------------------------------------------------------------------
#   Timing Point     Flags     Arc    Edge      Cell        Fanout  Load  Trans Delay Arrival Instance 
#                                                                   (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  wr_data_pad[1]     -       -        F     (arrival)            1 2828.0  2500     0    7750    (-,-) 
  pc3d01_13/CIN      (u)     PAD->CIN F     pc3d01              16   81.6   266   921    8671    (-,-) 
  m/mem_reg[10][1]/d -       -        F     unmapped_d_flop     16      -     -     0    8671    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 48: MET (5270 ps) Setup Check with Pin m/mem_reg[10][0]/clk->d
          Group: I2R
     Startpoint: (F) wr_data_pad[0]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) m/mem_reg[10][0]/d
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     184                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13941                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-     921                  
             Slack:=    5270                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            fifo_constraints.sdc_line_115 

#------------------------------------------------------------------------------------------------------
#   Timing Point     Flags     Arc    Edge      Cell        Fanout  Load  Trans Delay Arrival Instance 
#                                                                   (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  wr_data_pad[0]     -       -        F     (arrival)            1 2828.0  2500     0    7750    (-,-) 
  pc3d01_14/CIN      (u)     PAD->CIN F     pc3d01              16   81.6   266   921    8671    (-,-) 
  m/mem_reg[10][0]/d -       -        F     unmapped_d_flop     16      -     -     0    8671    (-,-) 
#------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 49: MET (5270 ps) Setup Check with Pin m/mem_reg[9][7]/clk->d
          Group: I2R
     Startpoint: (F) wr_data_pad[7]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) m/mem_reg[9][7]/d
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     184                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13941                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-     921                  
             Slack:=    5270                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            fifo_constraints.sdc_line_108 

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags     Arc    Edge      Cell        Fanout  Load  Trans Delay Arrival Instance 
#                                                                  (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  wr_data_pad[7]    -       -        F     (arrival)            1 2828.0  2500     0    7750    (-,-) 
  pc3d01_7/CIN      (u)     PAD->CIN F     pc3d01              16   81.6   266   921    8671    (-,-) 
  m/mem_reg[9][7]/d -       -        F     unmapped_d_flop     16      -     -     0    8671    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 50: MET (5270 ps) Setup Check with Pin m/mem_reg[9][6]/clk->d
          Group: I2R
     Startpoint: (F) wr_data_pad[6]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) m/mem_reg[9][6]/d
          Clock: (R) write_clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     184                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13941                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-     921                  
             Slack:=    5270                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                        
  input_delay             7750            fifo_constraints.sdc_line_109 

#-----------------------------------------------------------------------------------------------------
#   Timing Point    Flags     Arc    Edge      Cell        Fanout  Load  Trans Delay Arrival Instance 
#                                                                  (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  wr_data_pad[6]    -       -        F     (arrival)            1 2828.0  2500     0    7750    (-,-) 
  pc3d01_8/CIN      (u)     PAD->CIN F     pc3d01              16   81.6   266   921    8671    (-,-) 
  m/mem_reg[9][6]/d -       -        F     unmapped_d_flop     16      -     -     0    8671    (-,-) 
#-----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

