<?xml version="1.0"?>
<!-- Release file -->

<sip_release>
  <version>8.4 November 13, 2013</version>
  <date>Thu Aug 25 13:27:23 PDT 2016</date>
  <user>vnandaku</user>
  <sip_name>47</sip_name>
  <sip_variation>528</sip_variation>
  <sip_variation_id>528</sip_variation_id>
  <sip_reldate>2016WW35</sip_reldate>
  <sip_milestone>1p0</sip_milestone>
  <sip_relver>PICr15</sip_relver>
  <sip_relname>ALL_2016WW35_R1p0_PICr15</sip_relname>
  <sip_owner>vnandaku</sip_owner>
  <sip_dist></sip_dist>
  <sip_fixed></sip_fixed>
  <sip_open></sip_open>
  <sip_attachment>
  </sip_attachment>
  <sip_customers>
  </sip_customers>
  <sip_base>0</sip_base>
  <sip_features>
    <sip_feature>
<![CDATA[
HTML
<h2>RTL Updates:</h2>
   <dl>
      <dt>HSDs: <dt>
<dd>1. <a href="https://hsdes.intel.com/appstore/article/#/1304514334/main">1304514334 "SB router may violate ISMPM_061 compliance rule (agent must enter idle_req)"</a>
Changed the RTL code to ungate the ISM_IDLEREQ transition in the agent ISM, from the idle indication on the async fifo. 
      </dd>
<dd>2. <a href="https://hsdes.intel.com/appstore/article/#/1207326148/main">1207326148 "FWD (PCR) Sideband SBR input flop feature improvement"</a>
All the inputs to SBR now has an optional "flop" that can be enabled by setting the PIPEINPS parameter.  
      </dd>
<dd>3. <a href="https://hsdes.intel.com/appstore/article/#/1405302120/main">1405302120 "PCR: IOSF SB LTE (transparent bridge) : Router"</a>
Alpha version fabric release for the hierarchical header/transparent bridge PCR, enabling the routers to support additional payload headers, depending on the router configuration. The alpha version supports fabrics with global and semiglobal EPs only (i.e., local agents are not currently supported). The hierarchical destination cannot assume un-used portID values, and pok functionality is not yet available. This version is targeted to 10nm server customers only. The feature is enabled by setting GlobalRouter=1 for all routers that should be configured as global. When GlobalRouter is set to 0, which is also the default value when the parameter is not defined, the router is configured as local. Crossings between local and global routers should instantiate a transparent bridge on the local side of the link, by setting P<port>TransBridge to 1.
      </dd>
<dd>4. <a href="https://hsdes.intel.com/appstore/article/#/1304549311/main">1304549311 "FWD FEV NEQ due to unconnected pin within 'iosfsbr_icl_sbcxbarbiter.sv' "</a>
Connected the debug bus on the crossbar arbiter to meaningful irdy/trdy signals  
      </dd>
<dd>5. <a href="https://hsdes.intel.com/appstore/article/#/1504316713/main">1504316713 "[ICPLP] [SBR] Lintra error cause by deliberately unconnected port in instance"</a>
Added waiver for rule 60024a, on input psmi_block_arbiter_req to sbcarbiter  
      </dd>

    </dl> 

   <h2>Backend Updates:</h2>
   <dl>
      <dt>General Updates: </dt>
   </dl>

   <h2>Validation Updates:</h2>
   <dl>
      <dt>General Updates: </dt>
   </dl>    ]]>    </sip_feature>
  </sip_features>
  <sip_knissues>
    <sip_knissue>
<![CDATA[
HTML
<dd> <a href="https://hsdes.intel.com/home/default.html#article?id=1404756803">"SVC does not scale for fabrics with more than 100 nodes" </a>
   </dd>    ]]>    </sip_knissue>
  </sip_knissues>
  <sip_speccons>
    <sip_speccon>
<![CDATA[
HTML
<h2>Integration Notes:</h2>
   <p><b>NOTE:</b> CTECH_LIB_NAME must point to a valid synthesisable CTECH library when synthesising the IP.</p>
   <p><b>NOTE:</b> CTECH_LIB_NAME must point to a valid synthesisable/behavior CTECH library when simulating the IP.</p>    ]]>    </sip_speccon>
  </sip_speccons>
  <sip_specins>
    <sip_specin>
<![CDATA[
HTML
<p>This SBR release uses the "IOSF_SVC_2016WW34" version of SVC in IRR with constraints on hierarchical headers insertion.</p>
   <p>For support file an <b>HSD</b> at <a href="https://hsdes.intel.com/home/default.html#magazine?id=101846185&contentId=1012194360">https://hsdes.intel.com/home/default.html#magazine?id=101846185&contentId=1012194360</a></p>
   <p>The first endpoint release with support for parity pins is IOSF_Sideband_Endpoint_ALL_2014WW31_R1p0_v5.</p>
   <p>The Zircon scores are uploaded to the IPDS dashboard for the SBR IP at <a href="https://zircon.fm.intel.com/zircon/zircon/zirconReleaseDashboardTable.php?top_filter_checkbox=0&Proj_id=all&IP_id=17319&milestone_filter=4&Ver_id=all&App_id=all&showlatest=0">https://zircon.fm.intel.com/zircon/zircon/zirconReleaseDashboardTable.php?top_filter_checkbox=0&Proj_id=all&IP_id=17319&milestone_filter=4&Ver_id=all&App_id=all&showlatest=0</a></p>      ]]>    </sip_specin>
  </sip_specins>
  <sip_models>
  </sip_models>
</sip_release>
