Analysis & Synthesis report for AES1
Wed Oct 29 19:21:26 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |aes_uart_top|state
 10. State Machine - |aes_uart_top|uart_rx_top:u_uart_rx|uart_rx:u_rx|state
 11. State Machine - |aes_uart_top|aes_to_tx_top:u_uart_tx|uart_tx:uart_tx_inst|state
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Registers Packed Into Inferred Megafunctions
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for AES_CTR_pipelined:u_aes_ctr|altshift_taps:valid_pipe_rtl_0|shift_taps_5gv:auto_generated|altsyncram_vlc1:altsyncram5
 19. Source assignments for AES_CTR_pipelined:u_aes_ctr|altshift_taps:valid_pipe_rtl_0|shift_taps_5gv:auto_generated|cntr_u2h:cntr6
 20. Parameter Settings for User Entity Instance: aes_to_tx_top:u_uart_tx
 21. Parameter Settings for User Entity Instance: aes_to_tx_top:u_uart_tx|uart_tx:uart_tx_inst
 22. Parameter Settings for User Entity Instance: uart_rx_top:u_uart_rx
 23. Parameter Settings for User Entity Instance: uart_rx_top:u_uart_rx|uart_rx:u_rx
 24. Parameter Settings for Inferred Entity Instance: AES_CTR_pipelined:u_aes_ctr|altshift_taps:valid_pipe_rtl_0
 25. altshift_taps Parameter Settings by Entity Instance
 26. Port Connectivity Checks: "AES_CTR_pipelined:u_aes_ctr"
 27. Port Connectivity Checks: "uart_rx_top:u_uart_rx"
 28. Post-Synthesis Netlist Statistics for Top Partition
 29. Elapsed Time Per Partition
 30. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Oct 29 19:21:24 2025           ;
; Quartus Prime Version           ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Revision Name                   ; AES1                                            ;
; Top-level Entity Name           ; aes_uart_top                                    ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 26378                                           ;
; Total pins                      ; 134                                             ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 1,548                                           ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; aes_uart_top       ; AES1               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Verilog Show LMF Mapping Messages                                               ; Off                ;                    ;
; Verilog Version                                                                 ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.31        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  30.6%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                            ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                        ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------+---------+
; AES1.sv                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/lamco/Downloads/TC/TC/AES1.sv                              ;         ;
; sbox.sv                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/lamco/Downloads/TC/TC/sbox.sv                              ;         ;
; shiftrow.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/lamco/Downloads/TC/TC/shiftrow.sv                          ;         ;
; KeyExp.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/lamco/Downloads/TC/TC/KeyExp.sv                            ;         ;
; AES_lastround.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/lamco/Downloads/TC/TC/AES_lastround.sv                     ;         ;
; MixColumns_function.sv           ; yes             ; User SystemVerilog HDL File  ; C:/Users/lamco/Downloads/TC/TC/MixColumns_function.sv               ;         ;
; AES_pipeline_Encryption.sv       ; yes             ; User SystemVerilog HDL File  ; C:/Users/lamco/Downloads/TC/TC/AES_pipeline_Encryption.sv           ;         ;
; AES_CTR_pipelined.sv             ; yes             ; User SystemVerilog HDL File  ; C:/Users/lamco/Downloads/TC/TC/AES_CTR_pipelined.sv                 ;         ;
; AES0.sv                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/lamco/Downloads/TC/TC/AES0.sv                              ;         ;
; uart_tx.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/lamco/Downloads/TC/TC/uart_tx.sv                           ;         ;
; uart_rx.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/lamco/Downloads/TC/TC/uart_rx.sv                           ;         ;
; aes_to_tx_top.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/lamco/Downloads/TC/TC/aes_to_tx_top.sv                     ;         ;
; uart_rx_top.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/lamco/Downloads/TC/TC/uart_rx_top.sv                       ;         ;
; aes_uart_top.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/lamco/Downloads/TC/TC/aes_uart_top.sv                      ;         ;
; altshift_taps.tdf                ; yes             ; Megafunction                 ; c:/intelfpga_lite/quartus/libraries/megafunctions/altshift_taps.tdf ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/quartus/libraries/megafunctions/altdpram.inc      ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/quartus/libraries/megafunctions/lpm_counter.inc   ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/quartus/libraries/megafunctions/lpm_compare.inc   ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/quartus/libraries/megafunctions/lpm_constant.inc  ;         ;
; db/shift_taps_5gv.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/lamco/Downloads/TC/TC/db/shift_taps_5gv.tdf                ;         ;
; db/altsyncram_vlc1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/lamco/Downloads/TC/TC/db/altsyncram_vlc1.tdf               ;         ;
; db/cntr_ajf.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/lamco/Downloads/TC/TC/db/cntr_ajf.tdf                      ;         ;
; db/cmpr_c9c.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/lamco/Downloads/TC/TC/db/cmpr_c9c.tdf                      ;         ;
; db/cntr_u2h.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/lamco/Downloads/TC/TC/db/cntr_u2h.tdf                      ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 24726     ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 29009     ;
;     -- 7 input functions                    ; 1         ;
;     -- 6 input functions                    ; 16596     ;
;     -- 5 input functions                    ; 9229      ;
;     -- 4 input functions                    ; 675       ;
;     -- <=3 input functions                  ; 2508      ;
;                                             ;           ;
; Dedicated logic registers                   ; 26378     ;
;                                             ;           ;
; I/O pins                                    ; 134       ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 1548      ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 26507     ;
; Total fan-out                               ; 226590    ;
; Average fan-out                             ; 4.06      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                              ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                ; Entity Name             ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
; |aes_uart_top                             ; 29009 (3)           ; 26378 (1)                 ; 1548              ; 0          ; 134  ; 0            ; |aes_uart_top                                                                                                                      ; aes_uart_top            ; work         ;
;    |AES_CTR_pipelined:u_aes_ctr|          ; 8150 (360)          ; 1549 (128)                ; 1548              ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr                                                                                          ; AES_CTR_pipelined       ; work         ;
;       |AES_pipeline_Encryption:u_aes|     ; 7768 (0)            ; 1408 (0)                  ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes                                                            ; AES_pipeline_Encryption ; work         ;
;          |AES0:r0|                        ; 0 (0)               ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES0:r0                                                    ; AES0                    ; work         ;
;          |AES1:r1|                        ; 792 (0)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r1                                                    ; AES1                    ; work         ;
;             |MixColumns_function:u_mix|   ; 152 (152)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r1|MixColumns_function:u_mix                          ; MixColumns_function     ; work         ;
;             |sbox:sbox_loop[0].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r1|sbox:sbox_loop[0].u_sbox                           ; sbox                    ; work         ;
;             |sbox:sbox_loop[10].u_sbox|   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r1|sbox:sbox_loop[10].u_sbox                          ; sbox                    ; work         ;
;             |sbox:sbox_loop[11].u_sbox|   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r1|sbox:sbox_loop[11].u_sbox                          ; sbox                    ; work         ;
;             |sbox:sbox_loop[12].u_sbox|   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r1|sbox:sbox_loop[12].u_sbox                          ; sbox                    ; work         ;
;             |sbox:sbox_loop[13].u_sbox|   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r1|sbox:sbox_loop[13].u_sbox                          ; sbox                    ; work         ;
;             |sbox:sbox_loop[14].u_sbox|   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r1|sbox:sbox_loop[14].u_sbox                          ; sbox                    ; work         ;
;             |sbox:sbox_loop[15].u_sbox|   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r1|sbox:sbox_loop[15].u_sbox                          ; sbox                    ; work         ;
;             |sbox:sbox_loop[1].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r1|sbox:sbox_loop[1].u_sbox                           ; sbox                    ; work         ;
;             |sbox:sbox_loop[2].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r1|sbox:sbox_loop[2].u_sbox                           ; sbox                    ; work         ;
;             |sbox:sbox_loop[3].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r1|sbox:sbox_loop[3].u_sbox                           ; sbox                    ; work         ;
;             |sbox:sbox_loop[4].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r1|sbox:sbox_loop[4].u_sbox                           ; sbox                    ; work         ;
;             |sbox:sbox_loop[5].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r1|sbox:sbox_loop[5].u_sbox                           ; sbox                    ; work         ;
;             |sbox:sbox_loop[6].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r1|sbox:sbox_loop[6].u_sbox                           ; sbox                    ; work         ;
;             |sbox:sbox_loop[7].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r1|sbox:sbox_loop[7].u_sbox                           ; sbox                    ; work         ;
;             |sbox:sbox_loop[8].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r1|sbox:sbox_loop[8].u_sbox                           ; sbox                    ; work         ;
;             |sbox:sbox_loop[9].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r1|sbox:sbox_loop[9].u_sbox                           ; sbox                    ; work         ;
;          |AES1:r2|                        ; 792 (0)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r2                                                    ; AES1                    ; work         ;
;             |MixColumns_function:u_mix|   ; 152 (152)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r2|MixColumns_function:u_mix                          ; MixColumns_function     ; work         ;
;             |sbox:sbox_loop[0].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r2|sbox:sbox_loop[0].u_sbox                           ; sbox                    ; work         ;
;             |sbox:sbox_loop[10].u_sbox|   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r2|sbox:sbox_loop[10].u_sbox                          ; sbox                    ; work         ;
;             |sbox:sbox_loop[11].u_sbox|   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r2|sbox:sbox_loop[11].u_sbox                          ; sbox                    ; work         ;
;             |sbox:sbox_loop[12].u_sbox|   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r2|sbox:sbox_loop[12].u_sbox                          ; sbox                    ; work         ;
;             |sbox:sbox_loop[13].u_sbox|   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r2|sbox:sbox_loop[13].u_sbox                          ; sbox                    ; work         ;
;             |sbox:sbox_loop[14].u_sbox|   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r2|sbox:sbox_loop[14].u_sbox                          ; sbox                    ; work         ;
;             |sbox:sbox_loop[15].u_sbox|   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r2|sbox:sbox_loop[15].u_sbox                          ; sbox                    ; work         ;
;             |sbox:sbox_loop[1].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r2|sbox:sbox_loop[1].u_sbox                           ; sbox                    ; work         ;
;             |sbox:sbox_loop[2].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r2|sbox:sbox_loop[2].u_sbox                           ; sbox                    ; work         ;
;             |sbox:sbox_loop[3].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r2|sbox:sbox_loop[3].u_sbox                           ; sbox                    ; work         ;
;             |sbox:sbox_loop[4].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r2|sbox:sbox_loop[4].u_sbox                           ; sbox                    ; work         ;
;             |sbox:sbox_loop[5].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r2|sbox:sbox_loop[5].u_sbox                           ; sbox                    ; work         ;
;             |sbox:sbox_loop[6].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r2|sbox:sbox_loop[6].u_sbox                           ; sbox                    ; work         ;
;             |sbox:sbox_loop[7].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r2|sbox:sbox_loop[7].u_sbox                           ; sbox                    ; work         ;
;             |sbox:sbox_loop[8].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r2|sbox:sbox_loop[8].u_sbox                           ; sbox                    ; work         ;
;             |sbox:sbox_loop[9].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r2|sbox:sbox_loop[9].u_sbox                           ; sbox                    ; work         ;
;          |AES1:r3|                        ; 792 (0)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r3                                                    ; AES1                    ; work         ;
;             |MixColumns_function:u_mix|   ; 152 (152)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r3|MixColumns_function:u_mix                          ; MixColumns_function     ; work         ;
;             |sbox:sbox_loop[0].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r3|sbox:sbox_loop[0].u_sbox                           ; sbox                    ; work         ;
;             |sbox:sbox_loop[10].u_sbox|   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r3|sbox:sbox_loop[10].u_sbox                          ; sbox                    ; work         ;
;             |sbox:sbox_loop[11].u_sbox|   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r3|sbox:sbox_loop[11].u_sbox                          ; sbox                    ; work         ;
;             |sbox:sbox_loop[12].u_sbox|   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r3|sbox:sbox_loop[12].u_sbox                          ; sbox                    ; work         ;
;             |sbox:sbox_loop[13].u_sbox|   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r3|sbox:sbox_loop[13].u_sbox                          ; sbox                    ; work         ;
;             |sbox:sbox_loop[14].u_sbox|   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r3|sbox:sbox_loop[14].u_sbox                          ; sbox                    ; work         ;
;             |sbox:sbox_loop[15].u_sbox|   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r3|sbox:sbox_loop[15].u_sbox                          ; sbox                    ; work         ;
;             |sbox:sbox_loop[1].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r3|sbox:sbox_loop[1].u_sbox                           ; sbox                    ; work         ;
;             |sbox:sbox_loop[2].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r3|sbox:sbox_loop[2].u_sbox                           ; sbox                    ; work         ;
;             |sbox:sbox_loop[3].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r3|sbox:sbox_loop[3].u_sbox                           ; sbox                    ; work         ;
;             |sbox:sbox_loop[4].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r3|sbox:sbox_loop[4].u_sbox                           ; sbox                    ; work         ;
;             |sbox:sbox_loop[5].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r3|sbox:sbox_loop[5].u_sbox                           ; sbox                    ; work         ;
;             |sbox:sbox_loop[6].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r3|sbox:sbox_loop[6].u_sbox                           ; sbox                    ; work         ;
;             |sbox:sbox_loop[7].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r3|sbox:sbox_loop[7].u_sbox                           ; sbox                    ; work         ;
;             |sbox:sbox_loop[8].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r3|sbox:sbox_loop[8].u_sbox                           ; sbox                    ; work         ;
;             |sbox:sbox_loop[9].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r3|sbox:sbox_loop[9].u_sbox                           ; sbox                    ; work         ;
;          |AES1:r4|                        ; 792 (0)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r4                                                    ; AES1                    ; work         ;
;             |MixColumns_function:u_mix|   ; 152 (152)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r4|MixColumns_function:u_mix                          ; MixColumns_function     ; work         ;
;             |sbox:sbox_loop[0].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r4|sbox:sbox_loop[0].u_sbox                           ; sbox                    ; work         ;
;             |sbox:sbox_loop[10].u_sbox|   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r4|sbox:sbox_loop[10].u_sbox                          ; sbox                    ; work         ;
;             |sbox:sbox_loop[11].u_sbox|   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r4|sbox:sbox_loop[11].u_sbox                          ; sbox                    ; work         ;
;             |sbox:sbox_loop[12].u_sbox|   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r4|sbox:sbox_loop[12].u_sbox                          ; sbox                    ; work         ;
;             |sbox:sbox_loop[13].u_sbox|   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r4|sbox:sbox_loop[13].u_sbox                          ; sbox                    ; work         ;
;             |sbox:sbox_loop[14].u_sbox|   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r4|sbox:sbox_loop[14].u_sbox                          ; sbox                    ; work         ;
;             |sbox:sbox_loop[15].u_sbox|   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r4|sbox:sbox_loop[15].u_sbox                          ; sbox                    ; work         ;
;             |sbox:sbox_loop[1].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r4|sbox:sbox_loop[1].u_sbox                           ; sbox                    ; work         ;
;             |sbox:sbox_loop[2].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r4|sbox:sbox_loop[2].u_sbox                           ; sbox                    ; work         ;
;             |sbox:sbox_loop[3].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r4|sbox:sbox_loop[3].u_sbox                           ; sbox                    ; work         ;
;             |sbox:sbox_loop[4].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r4|sbox:sbox_loop[4].u_sbox                           ; sbox                    ; work         ;
;             |sbox:sbox_loop[5].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r4|sbox:sbox_loop[5].u_sbox                           ; sbox                    ; work         ;
;             |sbox:sbox_loop[6].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r4|sbox:sbox_loop[6].u_sbox                           ; sbox                    ; work         ;
;             |sbox:sbox_loop[7].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r4|sbox:sbox_loop[7].u_sbox                           ; sbox                    ; work         ;
;             |sbox:sbox_loop[8].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r4|sbox:sbox_loop[8].u_sbox                           ; sbox                    ; work         ;
;             |sbox:sbox_loop[9].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r4|sbox:sbox_loop[9].u_sbox                           ; sbox                    ; work         ;
;          |AES1:r5|                        ; 792 (0)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r5                                                    ; AES1                    ; work         ;
;             |MixColumns_function:u_mix|   ; 152 (152)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r5|MixColumns_function:u_mix                          ; MixColumns_function     ; work         ;
;             |sbox:sbox_loop[0].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r5|sbox:sbox_loop[0].u_sbox                           ; sbox                    ; work         ;
;             |sbox:sbox_loop[10].u_sbox|   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r5|sbox:sbox_loop[10].u_sbox                          ; sbox                    ; work         ;
;             |sbox:sbox_loop[11].u_sbox|   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r5|sbox:sbox_loop[11].u_sbox                          ; sbox                    ; work         ;
;             |sbox:sbox_loop[12].u_sbox|   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r5|sbox:sbox_loop[12].u_sbox                          ; sbox                    ; work         ;
;             |sbox:sbox_loop[13].u_sbox|   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r5|sbox:sbox_loop[13].u_sbox                          ; sbox                    ; work         ;
;             |sbox:sbox_loop[14].u_sbox|   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r5|sbox:sbox_loop[14].u_sbox                          ; sbox                    ; work         ;
;             |sbox:sbox_loop[15].u_sbox|   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r5|sbox:sbox_loop[15].u_sbox                          ; sbox                    ; work         ;
;             |sbox:sbox_loop[1].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r5|sbox:sbox_loop[1].u_sbox                           ; sbox                    ; work         ;
;             |sbox:sbox_loop[2].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r5|sbox:sbox_loop[2].u_sbox                           ; sbox                    ; work         ;
;             |sbox:sbox_loop[3].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r5|sbox:sbox_loop[3].u_sbox                           ; sbox                    ; work         ;
;             |sbox:sbox_loop[4].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r5|sbox:sbox_loop[4].u_sbox                           ; sbox                    ; work         ;
;             |sbox:sbox_loop[5].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r5|sbox:sbox_loop[5].u_sbox                           ; sbox                    ; work         ;
;             |sbox:sbox_loop[6].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r5|sbox:sbox_loop[6].u_sbox                           ; sbox                    ; work         ;
;             |sbox:sbox_loop[7].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r5|sbox:sbox_loop[7].u_sbox                           ; sbox                    ; work         ;
;             |sbox:sbox_loop[8].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r5|sbox:sbox_loop[8].u_sbox                           ; sbox                    ; work         ;
;             |sbox:sbox_loop[9].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r5|sbox:sbox_loop[9].u_sbox                           ; sbox                    ; work         ;
;          |AES1:r6|                        ; 792 (0)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r6                                                    ; AES1                    ; work         ;
;             |MixColumns_function:u_mix|   ; 152 (152)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r6|MixColumns_function:u_mix                          ; MixColumns_function     ; work         ;
;             |sbox:sbox_loop[0].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r6|sbox:sbox_loop[0].u_sbox                           ; sbox                    ; work         ;
;             |sbox:sbox_loop[10].u_sbox|   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r6|sbox:sbox_loop[10].u_sbox                          ; sbox                    ; work         ;
;             |sbox:sbox_loop[11].u_sbox|   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r6|sbox:sbox_loop[11].u_sbox                          ; sbox                    ; work         ;
;             |sbox:sbox_loop[12].u_sbox|   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r6|sbox:sbox_loop[12].u_sbox                          ; sbox                    ; work         ;
;             |sbox:sbox_loop[13].u_sbox|   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r6|sbox:sbox_loop[13].u_sbox                          ; sbox                    ; work         ;
;             |sbox:sbox_loop[14].u_sbox|   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r6|sbox:sbox_loop[14].u_sbox                          ; sbox                    ; work         ;
;             |sbox:sbox_loop[15].u_sbox|   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r6|sbox:sbox_loop[15].u_sbox                          ; sbox                    ; work         ;
;             |sbox:sbox_loop[1].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r6|sbox:sbox_loop[1].u_sbox                           ; sbox                    ; work         ;
;             |sbox:sbox_loop[2].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r6|sbox:sbox_loop[2].u_sbox                           ; sbox                    ; work         ;
;             |sbox:sbox_loop[3].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r6|sbox:sbox_loop[3].u_sbox                           ; sbox                    ; work         ;
;             |sbox:sbox_loop[4].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r6|sbox:sbox_loop[4].u_sbox                           ; sbox                    ; work         ;
;             |sbox:sbox_loop[5].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r6|sbox:sbox_loop[5].u_sbox                           ; sbox                    ; work         ;
;             |sbox:sbox_loop[6].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r6|sbox:sbox_loop[6].u_sbox                           ; sbox                    ; work         ;
;             |sbox:sbox_loop[7].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r6|sbox:sbox_loop[7].u_sbox                           ; sbox                    ; work         ;
;             |sbox:sbox_loop[8].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r6|sbox:sbox_loop[8].u_sbox                           ; sbox                    ; work         ;
;             |sbox:sbox_loop[9].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r6|sbox:sbox_loop[9].u_sbox                           ; sbox                    ; work         ;
;          |AES1:r7|                        ; 792 (0)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r7                                                    ; AES1                    ; work         ;
;             |MixColumns_function:u_mix|   ; 152 (152)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r7|MixColumns_function:u_mix                          ; MixColumns_function     ; work         ;
;             |sbox:sbox_loop[0].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r7|sbox:sbox_loop[0].u_sbox                           ; sbox                    ; work         ;
;             |sbox:sbox_loop[10].u_sbox|   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r7|sbox:sbox_loop[10].u_sbox                          ; sbox                    ; work         ;
;             |sbox:sbox_loop[11].u_sbox|   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r7|sbox:sbox_loop[11].u_sbox                          ; sbox                    ; work         ;
;             |sbox:sbox_loop[12].u_sbox|   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r7|sbox:sbox_loop[12].u_sbox                          ; sbox                    ; work         ;
;             |sbox:sbox_loop[13].u_sbox|   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r7|sbox:sbox_loop[13].u_sbox                          ; sbox                    ; work         ;
;             |sbox:sbox_loop[14].u_sbox|   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r7|sbox:sbox_loop[14].u_sbox                          ; sbox                    ; work         ;
;             |sbox:sbox_loop[15].u_sbox|   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r7|sbox:sbox_loop[15].u_sbox                          ; sbox                    ; work         ;
;             |sbox:sbox_loop[1].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r7|sbox:sbox_loop[1].u_sbox                           ; sbox                    ; work         ;
;             |sbox:sbox_loop[2].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r7|sbox:sbox_loop[2].u_sbox                           ; sbox                    ; work         ;
;             |sbox:sbox_loop[3].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r7|sbox:sbox_loop[3].u_sbox                           ; sbox                    ; work         ;
;             |sbox:sbox_loop[4].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r7|sbox:sbox_loop[4].u_sbox                           ; sbox                    ; work         ;
;             |sbox:sbox_loop[5].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r7|sbox:sbox_loop[5].u_sbox                           ; sbox                    ; work         ;
;             |sbox:sbox_loop[6].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r7|sbox:sbox_loop[6].u_sbox                           ; sbox                    ; work         ;
;             |sbox:sbox_loop[7].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r7|sbox:sbox_loop[7].u_sbox                           ; sbox                    ; work         ;
;             |sbox:sbox_loop[8].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r7|sbox:sbox_loop[8].u_sbox                           ; sbox                    ; work         ;
;             |sbox:sbox_loop[9].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r7|sbox:sbox_loop[9].u_sbox                           ; sbox                    ; work         ;
;          |AES1:r8|                        ; 792 (0)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r8                                                    ; AES1                    ; work         ;
;             |MixColumns_function:u_mix|   ; 152 (152)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r8|MixColumns_function:u_mix                          ; MixColumns_function     ; work         ;
;             |sbox:sbox_loop[0].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r8|sbox:sbox_loop[0].u_sbox                           ; sbox                    ; work         ;
;             |sbox:sbox_loop[10].u_sbox|   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r8|sbox:sbox_loop[10].u_sbox                          ; sbox                    ; work         ;
;             |sbox:sbox_loop[11].u_sbox|   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r8|sbox:sbox_loop[11].u_sbox                          ; sbox                    ; work         ;
;             |sbox:sbox_loop[12].u_sbox|   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r8|sbox:sbox_loop[12].u_sbox                          ; sbox                    ; work         ;
;             |sbox:sbox_loop[13].u_sbox|   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r8|sbox:sbox_loop[13].u_sbox                          ; sbox                    ; work         ;
;             |sbox:sbox_loop[14].u_sbox|   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r8|sbox:sbox_loop[14].u_sbox                          ; sbox                    ; work         ;
;             |sbox:sbox_loop[15].u_sbox|   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r8|sbox:sbox_loop[15].u_sbox                          ; sbox                    ; work         ;
;             |sbox:sbox_loop[1].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r8|sbox:sbox_loop[1].u_sbox                           ; sbox                    ; work         ;
;             |sbox:sbox_loop[2].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r8|sbox:sbox_loop[2].u_sbox                           ; sbox                    ; work         ;
;             |sbox:sbox_loop[3].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r8|sbox:sbox_loop[3].u_sbox                           ; sbox                    ; work         ;
;             |sbox:sbox_loop[4].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r8|sbox:sbox_loop[4].u_sbox                           ; sbox                    ; work         ;
;             |sbox:sbox_loop[5].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r8|sbox:sbox_loop[5].u_sbox                           ; sbox                    ; work         ;
;             |sbox:sbox_loop[6].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r8|sbox:sbox_loop[6].u_sbox                           ; sbox                    ; work         ;
;             |sbox:sbox_loop[7].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r8|sbox:sbox_loop[7].u_sbox                           ; sbox                    ; work         ;
;             |sbox:sbox_loop[8].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r8|sbox:sbox_loop[8].u_sbox                           ; sbox                    ; work         ;
;             |sbox:sbox_loop[9].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r8|sbox:sbox_loop[9].u_sbox                           ; sbox                    ; work         ;
;          |AES1:r9|                        ; 792 (0)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r9                                                    ; AES1                    ; work         ;
;             |MixColumns_function:u_mix|   ; 152 (152)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r9|MixColumns_function:u_mix                          ; MixColumns_function     ; work         ;
;             |sbox:sbox_loop[0].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r9|sbox:sbox_loop[0].u_sbox                           ; sbox                    ; work         ;
;             |sbox:sbox_loop[10].u_sbox|   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r9|sbox:sbox_loop[10].u_sbox                          ; sbox                    ; work         ;
;             |sbox:sbox_loop[11].u_sbox|   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r9|sbox:sbox_loop[11].u_sbox                          ; sbox                    ; work         ;
;             |sbox:sbox_loop[12].u_sbox|   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r9|sbox:sbox_loop[12].u_sbox                          ; sbox                    ; work         ;
;             |sbox:sbox_loop[13].u_sbox|   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r9|sbox:sbox_loop[13].u_sbox                          ; sbox                    ; work         ;
;             |sbox:sbox_loop[14].u_sbox|   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r9|sbox:sbox_loop[14].u_sbox                          ; sbox                    ; work         ;
;             |sbox:sbox_loop[15].u_sbox|   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r9|sbox:sbox_loop[15].u_sbox                          ; sbox                    ; work         ;
;             |sbox:sbox_loop[1].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r9|sbox:sbox_loop[1].u_sbox                           ; sbox                    ; work         ;
;             |sbox:sbox_loop[2].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r9|sbox:sbox_loop[2].u_sbox                           ; sbox                    ; work         ;
;             |sbox:sbox_loop[3].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r9|sbox:sbox_loop[3].u_sbox                           ; sbox                    ; work         ;
;             |sbox:sbox_loop[4].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r9|sbox:sbox_loop[4].u_sbox                           ; sbox                    ; work         ;
;             |sbox:sbox_loop[5].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r9|sbox:sbox_loop[5].u_sbox                           ; sbox                    ; work         ;
;             |sbox:sbox_loop[6].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r9|sbox:sbox_loop[6].u_sbox                           ; sbox                    ; work         ;
;             |sbox:sbox_loop[7].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r9|sbox:sbox_loop[7].u_sbox                           ; sbox                    ; work         ;
;             |sbox:sbox_loop[8].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r9|sbox:sbox_loop[8].u_sbox                           ; sbox                    ; work         ;
;             |sbox:sbox_loop[9].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r9|sbox:sbox_loop[9].u_sbox                           ; sbox                    ; work         ;
;          |AES_lastround:rlast|            ; 640 (0)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES_lastround:rlast                                        ; AES_lastround           ; work         ;
;             |sbox:sbox_loop[0].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES_lastround:rlast|sbox:sbox_loop[0].u_sbox               ; sbox                    ; work         ;
;             |sbox:sbox_loop[10].u_sbox|   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES_lastround:rlast|sbox:sbox_loop[10].u_sbox              ; sbox                    ; work         ;
;             |sbox:sbox_loop[11].u_sbox|   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES_lastround:rlast|sbox:sbox_loop[11].u_sbox              ; sbox                    ; work         ;
;             |sbox:sbox_loop[12].u_sbox|   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES_lastround:rlast|sbox:sbox_loop[12].u_sbox              ; sbox                    ; work         ;
;             |sbox:sbox_loop[13].u_sbox|   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES_lastround:rlast|sbox:sbox_loop[13].u_sbox              ; sbox                    ; work         ;
;             |sbox:sbox_loop[14].u_sbox|   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES_lastround:rlast|sbox:sbox_loop[14].u_sbox              ; sbox                    ; work         ;
;             |sbox:sbox_loop[15].u_sbox|   ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES_lastround:rlast|sbox:sbox_loop[15].u_sbox              ; sbox                    ; work         ;
;             |sbox:sbox_loop[1].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES_lastround:rlast|sbox:sbox_loop[1].u_sbox               ; sbox                    ; work         ;
;             |sbox:sbox_loop[2].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES_lastround:rlast|sbox:sbox_loop[2].u_sbox               ; sbox                    ; work         ;
;             |sbox:sbox_loop[3].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES_lastround:rlast|sbox:sbox_loop[3].u_sbox               ; sbox                    ; work         ;
;             |sbox:sbox_loop[4].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES_lastround:rlast|sbox:sbox_loop[4].u_sbox               ; sbox                    ; work         ;
;             |sbox:sbox_loop[5].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES_lastround:rlast|sbox:sbox_loop[5].u_sbox               ; sbox                    ; work         ;
;             |sbox:sbox_loop[6].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES_lastround:rlast|sbox:sbox_loop[6].u_sbox               ; sbox                    ; work         ;
;             |sbox:sbox_loop[7].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES_lastround:rlast|sbox:sbox_loop[7].u_sbox               ; sbox                    ; work         ;
;             |sbox:sbox_loop[8].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES_lastround:rlast|sbox:sbox_loop[8].u_sbox               ; sbox                    ; work         ;
;             |sbox:sbox_loop[9].u_sbox|    ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES_lastround:rlast|sbox:sbox_loop[9].u_sbox               ; sbox                    ; work         ;
;       |altshift_taps:valid_pipe_rtl_0|    ; 22 (0)              ; 13 (0)                    ; 1548              ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|altshift_taps:valid_pipe_rtl_0                                                           ; altshift_taps           ; work         ;
;          |shift_taps_5gv:auto_generated|  ; 22 (9)              ; 13 (5)                    ; 1548              ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|altshift_taps:valid_pipe_rtl_0|shift_taps_5gv:auto_generated                             ; shift_taps_5gv          ; work         ;
;             |altsyncram_vlc1:altsyncram5| ; 0 (0)               ; 0 (0)                     ; 1548              ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|altshift_taps:valid_pipe_rtl_0|shift_taps_5gv:auto_generated|altsyncram_vlc1:altsyncram5 ; altsyncram_vlc1         ; work         ;
;             |cntr_ajf:cntr1|              ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|altshift_taps:valid_pipe_rtl_0|shift_taps_5gv:auto_generated|cntr_ajf:cntr1              ; cntr_ajf                ; work         ;
;             |cntr_u2h:cntr6|              ; 7 (7)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|AES_CTR_pipelined:u_aes_ctr|altshift_taps:valid_pipe_rtl_0|shift_taps_5gv:auto_generated|cntr_u2h:cntr6              ; cntr_u2h                ; work         ;
;    |aes_to_tx_top:u_uart_tx|              ; 11058 (11011)       ; 8253 (8218)               ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|aes_to_tx_top:u_uart_tx                                                                                              ; aes_to_tx_top           ; work         ;
;       |uart_tx:uart_tx_inst|              ; 47 (47)             ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|aes_to_tx_top:u_uart_tx|uart_tx:uart_tx_inst                                                                         ; uart_tx                 ; work         ;
;    |uart_rx_top:u_uart_rx|                ; 9798 (9746)         ; 16575 (16531)             ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|uart_rx_top:u_uart_rx                                                                                                ; uart_rx_top             ; work         ;
;       |uart_rx:u_rx|                      ; 52 (52)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |aes_uart_top|uart_rx_top:u_uart_rx|uart_rx:u_rx                                                                                   ; uart_rx                 ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+---------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; AES_CTR_pipelined:u_aes_ctr|altshift_taps:valid_pipe_rtl_0|shift_taps_5gv:auto_generated|altsyncram_vlc1:altsyncram5|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 12           ; 129          ; 12           ; 129          ; 1548 ; None ;
+---------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


Encoding Type:  One-Hot
+-------------------------------------+
; State Machine - |aes_uart_top|state ;
+----------------+--------------------+
; Name           ; state.AES_BUSY     ;
+----------------+--------------------+
; state.IDLE     ; 0                  ;
; state.AES_BUSY ; 1                  ;
+----------------+--------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------+
; State Machine - |aes_uart_top|uart_rx_top:u_uart_rx|uart_rx:u_rx|state                         ;
+-------------------+------------------+------------------+-------------------+------------------+
; Name              ; state.STATE_STOP ; state.STATE_DATA ; state.STATE_START ; state.STATE_IDLE ;
+-------------------+------------------+------------------+-------------------+------------------+
; state.STATE_IDLE  ; 0                ; 0                ; 0                 ; 0                ;
; state.STATE_START ; 0                ; 0                ; 1                 ; 1                ;
; state.STATE_DATA  ; 0                ; 1                ; 0                 ; 1                ;
; state.STATE_STOP  ; 1                ; 0                ; 0                 ; 1                ;
+-------------------+------------------+------------------+-------------------+------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------+
; State Machine - |aes_uart_top|aes_to_tx_top:u_uart_tx|uart_tx:uart_tx_inst|state               ;
+-------------------+------------------+------------------+-------------------+------------------+
; Name              ; state.STATE_STOP ; state.STATE_DATA ; state.STATE_START ; state.STATE_IDLE ;
+-------------------+------------------+------------------+-------------------+------------------+
; state.STATE_IDLE  ; 0                ; 0                ; 0                 ; 0                ;
; state.STATE_START ; 0                ; 0                ; 1                 ; 1                ;
; state.STATE_DATA  ; 0                ; 1                ; 0                 ; 1                ;
; state.STATE_STOP  ; 1                ; 0                ; 0                 ; 1                ;
+-------------------+------------------+------------------+-------------------+------------------+


+-----------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                            ;
+------------------------------------------------------+----------------------------------------+
; Register name                                        ; Reason for Removal                     ;
+------------------------------------------------------+----------------------------------------+
; uart_rx_top:u_uart_rx|write_ptr[11]                  ; Stuck at GND due to stuck port data_in ;
; uart_rx_top:u_uart_rx|read_ptr[11]                   ; Stuck at GND due to stuck port data_in ;
; state~5                                              ; Lost fanout                            ;
; uart_rx_top:u_uart_rx|uart_rx:u_rx|state~8           ; Lost fanout                            ;
; uart_rx_top:u_uart_rx|uart_rx:u_rx|state~9           ; Lost fanout                            ;
; aes_to_tx_top:u_uart_tx|uart_tx:uart_tx_inst|state~8 ; Lost fanout                            ;
; aes_to_tx_top:u_uart_tx|uart_tx:uart_tx_inst|state~9 ; Lost fanout                            ;
; Total Number of Removed Registers = 7                ;                                        ;
+------------------------------------------------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                              ;
+-------------------------------------+---------------------------+----------------------------------------+
; Register name                       ; Reason for Removal        ; Registers Removed due to This Register ;
+-------------------------------------+---------------------------+----------------------------------------+
; uart_rx_top:u_uart_rx|write_ptr[11] ; Stuck at GND              ; uart_rx_top:u_uart_rx|read_ptr[11]     ;
;                                     ; due to stuck port data_in ;                                        ;
+-------------------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 26378 ;
; Number of registers using Synchronous Clear  ; 1504  ;
; Number of registers using Synchronous Load   ; 26    ;
; Number of registers using Asynchronous Clear ; 378   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 16698 ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                        ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------+---------+
; aes_to_tx_top:u_uart_tx|uart_tx:uart_tx_inst|tx                                                                          ; 1       ;
; AES_CTR_pipelined:u_aes_ctr|altshift_taps:valid_pipe_rtl_0|shift_taps_5gv:auto_generated|dffe7                           ; 129     ;
; AES_CTR_pipelined:u_aes_ctr|altshift_taps:valid_pipe_rtl_0|shift_taps_5gv:auto_generated|cntr_u2h:cntr6|counter_reg_bit3 ; 1       ;
; uart_rx_top:u_uart_rx|uart_rx:u_rx|rx_sync2                                                                              ; 13      ;
; uart_rx_top:u_uart_rx|uart_rx:u_rx|rx_sync1                                                                              ; 1       ;
; AES_CTR_pipelined:u_aes_ctr|altshift_taps:valid_pipe_rtl_0|shift_taps_5gv:auto_generated|cntr_u2h:cntr6|counter_reg_bit1 ; 1       ;
; Total number of inverted registers = 6                                                                                   ;         ;
+--------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                           ;
+------------------------------------------------------------+----------------------------------------------+------------+
; Register Name                                              ; Megafunction                                 ; Type       ;
+------------------------------------------------------------+----------------------------------------------+------------+
; AES_CTR_pipelined:u_aes_ctr|valid_pipe[0..11]              ; AES_CTR_pipelined:u_aes_ctr|valid_pipe_rtl_0 ; SHIFT_TAPS ;
; AES_CTR_pipelined:u_aes_ctr|plaintext_delay[0..11][0..127] ; AES_CTR_pipelined:u_aes_ctr|valid_pipe_rtl_0 ; SHIFT_TAPS ;
+------------------------------------------------------------+----------------------------------------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+
; 128:1              ; 128 bits  ; 10880 LEs     ; 10880 LEs            ; 0 LEs                  ; Yes        ; |aes_uart_top|uart_rx_top:u_uart_rx|data_out_128[119]                   ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |aes_uart_top|aes_to_tx_top:u_uart_tx|uart_tx:uart_tx_inst|tx_shift[1]  ;
; 1024:1             ; 8 bits    ; 5456 LEs      ; 5456 LEs             ; 0 LEs                  ; Yes        ; |aes_uart_top|aes_to_tx_top:u_uart_tx|uart_data_in[1]                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |aes_uart_top|uart_rx_top:u_uart_rx|uart_rx:u_rx|bit_index              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |aes_uart_top|aes_to_tx_top:u_uart_tx|uart_tx:uart_tx_inst|tick_counter ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |aes_uart_top|aes_to_tx_top:u_uart_tx|uart_tx:uart_tx_inst|bit_index    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |aes_uart_top|uart_rx_top:u_uart_rx|uart_rx:u_rx|Selector25             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |aes_uart_top|aes_to_tx_top:u_uart_tx|uart_tx:uart_tx_inst|Selector31   ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |aes_uart_top|uart_rx_top:u_uart_rx|uart_rx:u_rx|Selector24             ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |aes_uart_top|aes_to_tx_top:u_uart_tx|uart_tx:uart_tx_inst|Selector30   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for AES_CTR_pipelined:u_aes_ctr|altshift_taps:valid_pipe_rtl_0|shift_taps_5gv:auto_generated|altsyncram_vlc1:altsyncram5 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for AES_CTR_pipelined:u_aes_ctr|altshift_taps:valid_pipe_rtl_0|shift_taps_5gv:auto_generated|cntr_u2h:cntr6 ;
+----------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                             ;
+----------------+-------+------+------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit1                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit3                                                                               ;
+----------------+-------+------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aes_to_tx_top:u_uart_tx ;
+----------------+----------+------------------------------------------+
; Parameter Name ; Value    ; Type                                     ;
+----------------+----------+------------------------------------------+
; CLK_FREQ       ; 50000000 ; Signed Integer                           ;
; BAUD_RATE      ; 115200   ; Signed Integer                           ;
; BUFFER_SIZE    ; 1024     ; Signed Integer                           ;
+----------------+----------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aes_to_tx_top:u_uart_tx|uart_tx:uart_tx_inst ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; BAUD_DIV       ; 434   ; Signed Integer                                                   ;
; TICK_DIV       ; 27    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_rx_top:u_uart_rx ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; BAUD_DIV       ; 434   ; Signed Integer                            ;
; TICK_DIV       ; 27    ; Signed Integer                            ;
; BUFFER_SIZE    ; 2048  ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_rx_top:u_uart_rx|uart_rx:u_rx ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; BAUD_DIV       ; 434   ; Signed Integer                                         ;
; TICK_DIV       ; 27    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: AES_CTR_pipelined:u_aes_ctr|altshift_taps:valid_pipe_rtl_0 ;
+----------------+----------------+---------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                      ;
+----------------+----------------+---------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                   ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                   ;
; TAP_DISTANCE   ; 12             ; Untyped                                                                   ;
; WIDTH          ; 129            ; Untyped                                                                   ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                                   ;
; CBXI_PARAMETER ; shift_taps_5gv ; Untyped                                                                   ;
+----------------+----------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                     ;
+----------------------------+------------------------------------------------------------+
; Name                       ; Value                                                      ;
+----------------------------+------------------------------------------------------------+
; Number of entity instances ; 1                                                          ;
; Entity Instance            ; AES_CTR_pipelined:u_aes_ctr|altshift_taps:valid_pipe_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                          ;
;     -- TAP_DISTANCE        ; 12                                                         ;
;     -- WIDTH               ; 129                                                        ;
+----------------------------+------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "AES_CTR_pipelined:u_aes_ctr" ;
+---------------+-------+----------+----------------------+
; Port          ; Type  ; Severity ; Details              ;
+---------------+-------+----------+----------------------+
; key[123..120] ; Input ; Info     ; Stuck at VCC         ;
; key[110..108] ; Input ; Info     ; Stuck at VCC         ;
; key[104..102] ; Input ; Info     ; Stuck at VCC         ;
; key[90..86]   ; Input ; Info     ; Stuck at VCC         ;
; key[84..83]   ; Input ; Info     ; Stuck at VCC         ;
; key[80..77]   ; Input ; Info     ; Stuck at VCC         ;
; key[68..67]   ; Input ; Info     ; Stuck at VCC         ;
; key[59..58]   ; Input ; Info     ; Stuck at VCC         ;
; key[53..52]   ; Input ; Info     ; Stuck at VCC         ;
; key[50..47]   ; Input ; Info     ; Stuck at VCC         ;
; key[43..42]   ; Input ; Info     ; Stuck at VCC         ;
; key[40..38]   ; Input ; Info     ; Stuck at VCC         ;
; key[34..33]   ; Input ; Info     ; Stuck at VCC         ;
; key[27..24]   ; Input ; Info     ; Stuck at VCC         ;
; key[22..16]   ; Input ; Info     ; Stuck at VCC         ;
; key[14..13]   ; Input ; Info     ; Stuck at VCC         ;
; key[10..7]    ; Input ; Info     ; Stuck at VCC         ;
; key[4..3]     ; Input ; Info     ; Stuck at VCC         ;
; key[127..124] ; Input ; Info     ; Stuck at GND         ;
; key[119..117] ; Input ; Info     ; Stuck at GND         ;
; key[107..105] ; Input ; Info     ; Stuck at GND         ;
; key[101..100] ; Input ; Info     ; Stuck at GND         ;
; key[98..97]   ; Input ; Info     ; Stuck at GND         ;
; key[93..91]   ; Input ; Info     ; Stuck at GND         ;
; key[82..81]   ; Input ; Info     ; Stuck at GND         ;
; key[74..71]   ; Input ; Info     ; Stuck at GND         ;
; key[66..65]   ; Input ; Info     ; Stuck at GND         ;
; key[63..60]   ; Input ; Info     ; Stuck at GND         ;
; key[57..56]   ; Input ; Info     ; Stuck at GND         ;
; key[12..11]   ; Input ; Info     ; Stuck at GND         ;
; key[6..5]     ; Input ; Info     ; Stuck at GND         ;
; key[2..0]     ; Input ; Info     ; Stuck at GND         ;
; key[116]      ; Input ; Info     ; Stuck at VCC         ;
; key[115]      ; Input ; Info     ; Stuck at GND         ;
; key[114]      ; Input ; Info     ; Stuck at VCC         ;
; key[113]      ; Input ; Info     ; Stuck at GND         ;
; key[112]      ; Input ; Info     ; Stuck at VCC         ;
; key[111]      ; Input ; Info     ; Stuck at GND         ;
; key[99]       ; Input ; Info     ; Stuck at VCC         ;
; key[96]       ; Input ; Info     ; Stuck at VCC         ;
; key[95]       ; Input ; Info     ; Stuck at GND         ;
; key[94]       ; Input ; Info     ; Stuck at VCC         ;
; key[85]       ; Input ; Info     ; Stuck at GND         ;
; key[76]       ; Input ; Info     ; Stuck at GND         ;
; key[75]       ; Input ; Info     ; Stuck at VCC         ;
; key[70]       ; Input ; Info     ; Stuck at VCC         ;
; key[69]       ; Input ; Info     ; Stuck at GND         ;
; key[64]       ; Input ; Info     ; Stuck at VCC         ;
; key[55]       ; Input ; Info     ; Stuck at VCC         ;
; key[54]       ; Input ; Info     ; Stuck at GND         ;
; key[51]       ; Input ; Info     ; Stuck at GND         ;
; key[46]       ; Input ; Info     ; Stuck at GND         ;
; key[45]       ; Input ; Info     ; Stuck at VCC         ;
; key[44]       ; Input ; Info     ; Stuck at GND         ;
; key[41]       ; Input ; Info     ; Stuck at GND         ;
; key[37]       ; Input ; Info     ; Stuck at GND         ;
; key[36]       ; Input ; Info     ; Stuck at VCC         ;
; key[35]       ; Input ; Info     ; Stuck at GND         ;
; key[32]       ; Input ; Info     ; Stuck at GND         ;
; key[31]       ; Input ; Info     ; Stuck at VCC         ;
; key[30]       ; Input ; Info     ; Stuck at GND         ;
; key[29]       ; Input ; Info     ; Stuck at VCC         ;
; key[28]       ; Input ; Info     ; Stuck at GND         ;
; key[23]       ; Input ; Info     ; Stuck at GND         ;
; key[15]       ; Input ; Info     ; Stuck at GND         ;
; nonce[127..1] ; Input ; Info     ; Stuck at GND         ;
; nonce[0]      ; Input ; Info     ; Stuck at VCC         ;
+---------------+-------+----------+----------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "uart_rx_top:u_uart_rx"         ;
+--------------+--------+----------+------------------------+
; Port         ; Type   ; Severity ; Details                ;
+--------------+--------+----------+------------------------+
; buffer_full  ; Output ; Info     ; Explicitly unconnected ;
; buffer_empty ; Output ; Info     ; Explicitly unconnected ;
+--------------+--------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 26378                       ;
;     CLR               ; 41                          ;
;     CLR SCLR          ; 5                           ;
;     CLR SCLR SLD      ; 26                          ;
;     ENA               ; 16392                       ;
;     ENA CLR           ; 245                         ;
;     ENA CLR SCLR      ; 61                          ;
;     SCLR              ; 1412                        ;
;     plain             ; 8196                        ;
; arriav_lcell_comb     ; 29010                       ;
;     arith             ; 194                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 189                         ;
;         2 data inputs ; 2                           ;
;         3 data inputs ; 1                           ;
;     extend            ; 1                           ;
;         7 data inputs ; 1                           ;
;     normal            ; 28792                       ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 79                          ;
;         2 data inputs ; 2061                        ;
;         3 data inputs ; 151                         ;
;         4 data inputs ; 675                         ;
;         5 data inputs ; 9229                        ;
;         6 data inputs ; 16596                       ;
;     shared            ; 23                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 14                          ;
; boundary_port         ; 134                         ;
; stratixv_ram_block    ; 129                         ;
;                       ;                             ;
; Max LUT depth         ; 13.70                       ;
; Average LUT depth     ; 4.02                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:58     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Wed Oct 29 19:19:58 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off AES1 -c AES1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file aes1.sv
    Info (12023): Found entity 1: AES1 File: C:/Users/lamco/Downloads/TC/TC/AES1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file initial_transform.sv
    Info (12023): Found entity 1: initial_transform File: C:/Users/lamco/Downloads/TC/TC/initial_transform.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file aes1_tb.sv
    Info (12023): Found entity 1: AES1_tb File: C:/Users/lamco/Downloads/TC/TC/AES1_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file sbox.sv
    Info (12023): Found entity 1: sbox File: C:/Users/lamco/Downloads/TC/TC/sbox.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sbox_tb.sv
    Info (12023): Found entity 1: sbox_tb File: C:/Users/lamco/Downloads/TC/TC/sbox_tb.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file inputstate.sv
    Info (12023): Found entity 1: inputstate File: C:/Users/lamco/Downloads/TC/TC/inputstate.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file inputstate_tb.sv
    Info (12023): Found entity 1: inputstate_tb File: C:/Users/lamco/Downloads/TC/TC/inputstate_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file shiftrow.sv
    Info (12023): Found entity 1: shiftrow File: C:/Users/lamco/Downloads/TC/TC/shiftrow.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shiftrow_tb.sv
    Info (12023): Found entity 1: shiftrow_tb File: C:/Users/lamco/Downloads/TC/TC/shiftrow_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file keyexp.sv
    Info (12023): Found entity 1: KeyExp File: C:/Users/lamco/Downloads/TC/TC/KeyExp.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file aes_encryption.sv
    Info (12023): Found entity 1: AES_Encryption File: C:/Users/lamco/Downloads/TC/TC/AES_Encryption.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file aes_encryption_tb.sv
    Info (12023): Found entity 1: AES_Encryption_tb File: C:/Users/lamco/Downloads/TC/TC/AES_Encryption_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file initial_transform_tb.sv
    Info (12023): Found entity 1: initial_transform_tb File: C:/Users/lamco/Downloads/TC/TC/initial_transform_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file aes_lastround.sv
    Info (12023): Found entity 1: AES_lastround File: C:/Users/lamco/Downloads/TC/TC/AES_lastround.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file initial_transform_last.sv
    Info (12023): Found entity 1: initial_transform_last File: C:/Users/lamco/Downloads/TC/TC/initial_transform_last.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file keyexp_tb.sv
    Info (12023): Found entity 1: KeyExp_tb File: C:/Users/lamco/Downloads/TC/TC/KeyExp_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file mixcolumns_function.sv
    Info (12023): Found entity 1: MixColumns_function File: C:/Users/lamco/Downloads/TC/TC/MixColumns_function.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mixcolumns_function_tb.sv
    Info (12023): Found entity 1: MixColumns_function_tb File: C:/Users/lamco/Downloads/TC/TC/MixColumns_function_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file top_aes.sv
    Info (12023): Found entity 1: top_aes File: C:/Users/lamco/Downloads/TC/TC/top_aes.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file led.sv
    Info (12023): Found entity 1: led File: C:/Users/lamco/Downloads/TC/TC/led.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file aes_pipeline.sv
    Info (12023): Found entity 1: AES_pipeline File: C:/Users/lamco/Downloads/TC/TC/AES_pipeline.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb_aes_pipeline.sv
    Info (12023): Found entity 1: tb_AES_pipeline File: C:/Users/lamco/Downloads/TC/TC/tb_AES_pipeline.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file aes_pipeline_encryption.sv
    Info (12023): Found entity 1: AES_pipeline_Encryption File: C:/Users/lamco/Downloads/TC/TC/AES_pipeline_Encryption.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file aes_pipeline_encryption_tb.sv
    Info (12023): Found entity 1: AES_pipeline_Encryption_tb File: C:/Users/lamco/Downloads/TC/TC/AES_pipeline_Encryption_tb.sv Line: 3
Warning (10090): Verilog HDL syntax warning at AES_CTR_Pipelined_tb.sv(95): extra block comment delimiter characters /* within block comment File: C:/Users/lamco/Downloads/TC/TC/AES_CTR_Pipelined_tb.sv Line: 95
Info (12021): Found 1 design units, including 1 entities, in source file aes_ctr_pipelined_tb.sv
    Info (12023): Found entity 1: AES_CTR_Pipelined_tb File: C:/Users/lamco/Downloads/TC/TC/AES_CTR_Pipelined_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file aes_ctr_pipelined.sv
    Info (12023): Found entity 1: AES_CTR_pipelined File: C:/Users/lamco/Downloads/TC/TC/AES_CTR_pipelined.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file aes0.sv
    Info (12023): Found entity 1: AES0 File: C:/Users/lamco/Downloads/TC/TC/AES0.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file aes_ctr_pipeline_handshake.sv
    Info (12023): Found entity 1: AES_CTR_pipeline_Handshake File: C:/Users/lamco/Downloads/TC/TC/AES_CTR_pipeline_Handshake.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb_aes_ctr_pipeline_handshake.sv
    Info (12023): Found entity 1: tb_AES_CTR_pipeline_Handshake File: C:/Users/lamco/Downloads/TC/TC/tb_AES_CTR_pipeline_Handshake.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file uart_tx.sv
    Info (12023): Found entity 1: uart_tx File: C:/Users/lamco/Downloads/TC/TC/uart_tx.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart_string_loopback.sv
    Info (12023): Found entity 1: uart_string_loopback File: C:/Users/lamco/Downloads/TC/TC/uart_string_loopback.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart_rx.sv
    Info (12023): Found entity 1: uart_rx File: C:/Users/lamco/Downloads/TC/TC/uart_rx.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file aes_uart_top_tb.sv
    Info (12023): Found entity 1: aes_uart_top_tb File: C:/Users/lamco/Downloads/TC/TC/aes_uart_top_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file aes_uart_rx_top.sv
    Info (12023): Found entity 1: aes_uart_rx_top File: C:/Users/lamco/Downloads/TC/TC/aes_uart_rx_top.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file tb_aes_uart_rx.sv
    Info (12023): Found entity 1: tb_aes_uart_rx File: C:/Users/lamco/Downloads/TC/TC/tb_aes_uart_rx.sv Line: 3
Warning (10229): Verilog HDL Expression warning at aes_uart_tx_top.sv(41): truncated literal to match 4 bits File: C:/Users/lamco/Downloads/TC/TC/aes_uart_tx_top.sv Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file aes_uart_tx_top.sv
    Info (12023): Found entity 1: aes_uart_tx_top File: C:/Users/lamco/Downloads/TC/TC/aes_uart_tx_top.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file tb_aes_uart_tx.sv
    Info (12023): Found entity 1: tb_aes_uart_tx File: C:/Users/lamco/Downloads/TC/TC/tb_aes_uart_tx.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file aes_to_tx_top.sv
    Info (12023): Found entity 1: aes_to_tx_top File: C:/Users/lamco/Downloads/TC/TC/aes_to_tx_top.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file tb_aes_to_tx.sv
    Info (12023): Found entity 1: tb_aes_to_tx File: C:/Users/lamco/Downloads/TC/TC/tb_aes_to_tx.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file uart_rx_tb.sv
    Info (12023): Found entity 1: uart_rx_tb File: C:/Users/lamco/Downloads/TC/TC/uart_rx_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file uart_tx_sim.sv
    Info (12023): Found entity 1: uart_tx_sim File: C:/Users/lamco/Downloads/TC/TC/uart_tx_sim.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart_aes_loopback.sv
    Info (12023): Found entity 1: uart_aes_loopback File: C:/Users/lamco/Downloads/TC/TC/uart_aes_loopback.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file tb_uart_aes_loopback.sv
    Info (12023): Found entity 1: tb_uart_aes_loopback File: C:/Users/lamco/Downloads/TC/TC/tb_uart_aes_loopback.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file uart_rx_top.sv
    Info (12023): Found entity 1: uart_rx_top File: C:/Users/lamco/Downloads/TC/TC/uart_rx_top.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file tb_uart_rx_top.sv
    Info (12023): Found entity 1: tb_uart_rx_top File: C:/Users/lamco/Downloads/TC/TC/tb_uart_rx_top.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file aes_uart_top.sv
    Info (12023): Found entity 1: aes_uart_top File: C:/Users/lamco/Downloads/TC/TC/aes_uart_top.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb_aes_uart_top.sv
    Info (12023): Found entity 1: tb_aes_uart_top File: C:/Users/lamco/Downloads/TC/TC/tb_aes_uart_top.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file uart_tx_tb.sv
    Info (12023): Found entity 1: uart_tx_tb File: C:/Users/lamco/Downloads/TC/TC/uart_tx_tb.sv Line: 3
Info (12127): Elaborating entity "aes_uart_top" for the top level hierarchy
Info (12128): Elaborating entity "aes_to_tx_top" for hierarchy "aes_to_tx_top:u_uart_tx" File: C:/Users/lamco/Downloads/TC/TC/aes_uart_top.sv Line: 45
Warning (10230): Verilog HDL assignment warning at aes_to_tx_top.sv(80): truncated value with size 32 to match size of target (10) File: C:/Users/lamco/Downloads/TC/TC/aes_to_tx_top.sv Line: 80
Warning (10240): Verilog HDL Always Construct warning at aes_to_tx_top.sv(73): inferring latch(es) for variable "wr_ptr", which holds its previous value in one or more paths through the always construct File: C:/Users/lamco/Downloads/TC/TC/aes_to_tx_top.sv Line: 73
Warning (10230): Verilog HDL assignment warning at aes_to_tx_top.sv(95): truncated value with size 32 to match size of target (10) File: C:/Users/lamco/Downloads/TC/TC/aes_to_tx_top.sv Line: 95
Info (10041): Inferred latch for "wr_ptr[0]" at aes_to_tx_top.sv(73) File: C:/Users/lamco/Downloads/TC/TC/aes_to_tx_top.sv Line: 73
Info (10041): Inferred latch for "wr_ptr[1]" at aes_to_tx_top.sv(73) File: C:/Users/lamco/Downloads/TC/TC/aes_to_tx_top.sv Line: 73
Info (10041): Inferred latch for "wr_ptr[2]" at aes_to_tx_top.sv(73) File: C:/Users/lamco/Downloads/TC/TC/aes_to_tx_top.sv Line: 73
Info (10041): Inferred latch for "wr_ptr[3]" at aes_to_tx_top.sv(73) File: C:/Users/lamco/Downloads/TC/TC/aes_to_tx_top.sv Line: 73
Info (12128): Elaborating entity "uart_tx" for hierarchy "aes_to_tx_top:u_uart_tx|uart_tx:uart_tx_inst" File: C:/Users/lamco/Downloads/TC/TC/aes_to_tx_top.sv Line: 71
Warning (10230): Verilog HDL assignment warning at uart_tx.sv(74): truncated value with size 32 to match size of target (4) File: C:/Users/lamco/Downloads/TC/TC/uart_tx.sv Line: 74
Info (12128): Elaborating entity "uart_rx_top" for hierarchy "uart_rx_top:u_uart_rx" File: C:/Users/lamco/Downloads/TC/TC/aes_uart_top.sv Line: 61
Warning (10036): Verilog HDL or VHDL warning at uart_rx_top.sv(39): object "block_byte_count" assigned a value but never read File: C:/Users/lamco/Downloads/TC/TC/uart_rx_top.sv Line: 39
Warning (10230): Verilog HDL assignment warning at uart_rx_top.sv(61): truncated value with size 32 to match size of target (12) File: C:/Users/lamco/Downloads/TC/TC/uart_rx_top.sv Line: 61
Warning (10230): Verilog HDL assignment warning at uart_rx_top.sv(48): truncated value with size 32 to match size of target (12) File: C:/Users/lamco/Downloads/TC/TC/uart_rx_top.sv Line: 48
Warning (10230): Verilog HDL assignment warning at uart_rx_top.sv(86): truncated value with size 32 to match size of target (12) File: C:/Users/lamco/Downloads/TC/TC/uart_rx_top.sv Line: 86
Warning (10240): Verilog HDL Always Construct warning at uart_rx_top.sv(74): inferring latch(es) for variable "read_ptr", which holds its previous value in one or more paths through the always construct File: C:/Users/lamco/Downloads/TC/TC/uart_rx_top.sv Line: 74
Info (10041): Inferred latch for "read_ptr[0]" at uart_rx_top.sv(74) File: C:/Users/lamco/Downloads/TC/TC/uart_rx_top.sv Line: 74
Info (10041): Inferred latch for "read_ptr[1]" at uart_rx_top.sv(74) File: C:/Users/lamco/Downloads/TC/TC/uart_rx_top.sv Line: 74
Info (10041): Inferred latch for "read_ptr[2]" at uart_rx_top.sv(74) File: C:/Users/lamco/Downloads/TC/TC/uart_rx_top.sv Line: 74
Info (10041): Inferred latch for "read_ptr[3]" at uart_rx_top.sv(74) File: C:/Users/lamco/Downloads/TC/TC/uart_rx_top.sv Line: 74
Info (12128): Elaborating entity "uart_rx" for hierarchy "uart_rx_top:u_uart_rx|uart_rx:u_rx" File: C:/Users/lamco/Downloads/TC/TC/uart_rx_top.sv Line: 31
Info (12128): Elaborating entity "AES_CTR_pipelined" for hierarchy "AES_CTR_pipelined:u_aes_ctr" File: C:/Users/lamco/Downloads/TC/TC/aes_uart_top.sv Line: 75
Info (12128): Elaborating entity "AES_pipeline_Encryption" for hierarchy "AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes" File: C:/Users/lamco/Downloads/TC/TC/AES_CTR_pipelined.sv Line: 37
Info (12128): Elaborating entity "KeyExp" for hierarchy "AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|KeyExp:u_keyexp" File: C:/Users/lamco/Downloads/TC/TC/AES_pipeline_Encryption.sv Line: 18
Info (12128): Elaborating entity "AES0" for hierarchy "AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES0:r0" File: C:/Users/lamco/Downloads/TC/TC/AES_pipeline_Encryption.sv Line: 24
Info (12128): Elaborating entity "AES1" for hierarchy "AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r1" File: C:/Users/lamco/Downloads/TC/TC/AES_pipeline_Encryption.sv Line: 33
Info (12128): Elaborating entity "sbox" for hierarchy "AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r1|sbox:sbox_loop[0].u_sbox" File: C:/Users/lamco/Downloads/TC/TC/AES1.sv Line: 21
Warning (10030): Net "sbox_table.data_a" at sbox.sv(22) has no driver or initial value, using a default initial value '0' File: C:/Users/lamco/Downloads/TC/TC/sbox.sv Line: 22
Warning (10030): Net "sbox_table.waddr_a" at sbox.sv(22) has no driver or initial value, using a default initial value '0' File: C:/Users/lamco/Downloads/TC/TC/sbox.sv Line: 22
Warning (10030): Net "sbox_table.we_a" at sbox.sv(22) has no driver or initial value, using a default initial value '0' File: C:/Users/lamco/Downloads/TC/TC/sbox.sv Line: 22
Info (12128): Elaborating entity "shiftrow" for hierarchy "AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r1|shiftrow:u_shift" File: C:/Users/lamco/Downloads/TC/TC/AES1.sv Line: 29
Info (12128): Elaborating entity "MixColumns_function" for hierarchy "AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES1:r1|MixColumns_function:u_mix" File: C:/Users/lamco/Downloads/TC/TC/AES1.sv Line: 35
Info (12128): Elaborating entity "AES_lastround" for hierarchy "AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|AES_lastround:rlast" File: C:/Users/lamco/Downloads/TC/TC/AES_pipeline_Encryption.sv Line: 50
Info (286030): Timing-Driven Synthesis is running
Info (276014): Found 40 instances of uninferred RAM logic
    Info (276007): RAM logic "AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|KeyExp:u_keyexp|Ram0" is uninferred due to asynchronous read logic File: C:/Users/lamco/Downloads/TC/TC/KeyExp.sv Line: 9
    Info (276007): RAM logic "AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|KeyExp:u_keyexp|Ram1" is uninferred due to asynchronous read logic File: C:/Users/lamco/Downloads/TC/TC/KeyExp.sv Line: 9
    Info (276007): RAM logic "AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|KeyExp:u_keyexp|Ram2" is uninferred due to asynchronous read logic File: C:/Users/lamco/Downloads/TC/TC/KeyExp.sv Line: 9
    Info (276007): RAM logic "AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|KeyExp:u_keyexp|Ram3" is uninferred due to asynchronous read logic File: C:/Users/lamco/Downloads/TC/TC/KeyExp.sv Line: 9
    Info (276007): RAM logic "AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|KeyExp:u_keyexp|Ram4" is uninferred due to asynchronous read logic File: C:/Users/lamco/Downloads/TC/TC/KeyExp.sv Line: 9
    Info (276007): RAM logic "AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|KeyExp:u_keyexp|Ram5" is uninferred due to asynchronous read logic File: C:/Users/lamco/Downloads/TC/TC/KeyExp.sv Line: 9
    Info (276007): RAM logic "AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|KeyExp:u_keyexp|Ram6" is uninferred due to asynchronous read logic File: C:/Users/lamco/Downloads/TC/TC/KeyExp.sv Line: 9
    Info (276007): RAM logic "AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|KeyExp:u_keyexp|Ram7" is uninferred due to asynchronous read logic File: C:/Users/lamco/Downloads/TC/TC/KeyExp.sv Line: 9
    Info (276007): RAM logic "AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|KeyExp:u_keyexp|Ram8" is uninferred due to asynchronous read logic File: C:/Users/lamco/Downloads/TC/TC/KeyExp.sv Line: 9
    Info (276007): RAM logic "AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|KeyExp:u_keyexp|Ram9" is uninferred due to asynchronous read logic File: C:/Users/lamco/Downloads/TC/TC/KeyExp.sv Line: 9
    Info (276007): RAM logic "AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|KeyExp:u_keyexp|Ram10" is uninferred due to asynchronous read logic File: C:/Users/lamco/Downloads/TC/TC/KeyExp.sv Line: 9
    Info (276007): RAM logic "AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|KeyExp:u_keyexp|Ram11" is uninferred due to asynchronous read logic File: C:/Users/lamco/Downloads/TC/TC/KeyExp.sv Line: 9
    Info (276007): RAM logic "AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|KeyExp:u_keyexp|Ram12" is uninferred due to asynchronous read logic File: C:/Users/lamco/Downloads/TC/TC/KeyExp.sv Line: 9
    Info (276007): RAM logic "AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|KeyExp:u_keyexp|Ram13" is uninferred due to asynchronous read logic File: C:/Users/lamco/Downloads/TC/TC/KeyExp.sv Line: 9
    Info (276007): RAM logic "AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|KeyExp:u_keyexp|Ram14" is uninferred due to asynchronous read logic File: C:/Users/lamco/Downloads/TC/TC/KeyExp.sv Line: 9
    Info (276007): RAM logic "AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|KeyExp:u_keyexp|Ram15" is uninferred due to asynchronous read logic File: C:/Users/lamco/Downloads/TC/TC/KeyExp.sv Line: 9
    Info (276007): RAM logic "AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|KeyExp:u_keyexp|Ram16" is uninferred due to asynchronous read logic File: C:/Users/lamco/Downloads/TC/TC/KeyExp.sv Line: 9
    Info (276007): RAM logic "AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|KeyExp:u_keyexp|Ram17" is uninferred due to asynchronous read logic File: C:/Users/lamco/Downloads/TC/TC/KeyExp.sv Line: 9
    Info (276007): RAM logic "AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|KeyExp:u_keyexp|Ram18" is uninferred due to asynchronous read logic File: C:/Users/lamco/Downloads/TC/TC/KeyExp.sv Line: 9
    Info (276007): RAM logic "AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|KeyExp:u_keyexp|Ram19" is uninferred due to asynchronous read logic File: C:/Users/lamco/Downloads/TC/TC/KeyExp.sv Line: 9
    Info (276007): RAM logic "AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|KeyExp:u_keyexp|Ram20" is uninferred due to asynchronous read logic File: C:/Users/lamco/Downloads/TC/TC/KeyExp.sv Line: 9
    Info (276007): RAM logic "AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|KeyExp:u_keyexp|Ram21" is uninferred due to asynchronous read logic File: C:/Users/lamco/Downloads/TC/TC/KeyExp.sv Line: 9
    Info (276007): RAM logic "AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|KeyExp:u_keyexp|Ram22" is uninferred due to asynchronous read logic File: C:/Users/lamco/Downloads/TC/TC/KeyExp.sv Line: 9
    Info (276007): RAM logic "AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|KeyExp:u_keyexp|Ram23" is uninferred due to asynchronous read logic File: C:/Users/lamco/Downloads/TC/TC/KeyExp.sv Line: 9
    Info (276007): RAM logic "AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|KeyExp:u_keyexp|Ram24" is uninferred due to asynchronous read logic File: C:/Users/lamco/Downloads/TC/TC/KeyExp.sv Line: 9
    Info (276007): RAM logic "AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|KeyExp:u_keyexp|Ram25" is uninferred due to asynchronous read logic File: C:/Users/lamco/Downloads/TC/TC/KeyExp.sv Line: 9
    Info (276007): RAM logic "AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|KeyExp:u_keyexp|Ram26" is uninferred due to asynchronous read logic File: C:/Users/lamco/Downloads/TC/TC/KeyExp.sv Line: 9
    Info (276007): RAM logic "AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|KeyExp:u_keyexp|Ram27" is uninferred due to asynchronous read logic File: C:/Users/lamco/Downloads/TC/TC/KeyExp.sv Line: 9
    Info (276007): RAM logic "AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|KeyExp:u_keyexp|Ram28" is uninferred due to asynchronous read logic File: C:/Users/lamco/Downloads/TC/TC/KeyExp.sv Line: 9
    Info (276007): RAM logic "AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|KeyExp:u_keyexp|Ram29" is uninferred due to asynchronous read logic File: C:/Users/lamco/Downloads/TC/TC/KeyExp.sv Line: 9
    Info (276007): RAM logic "AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|KeyExp:u_keyexp|Ram30" is uninferred due to asynchronous read logic File: C:/Users/lamco/Downloads/TC/TC/KeyExp.sv Line: 9
    Info (276007): RAM logic "AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|KeyExp:u_keyexp|Ram31" is uninferred due to asynchronous read logic File: C:/Users/lamco/Downloads/TC/TC/KeyExp.sv Line: 9
    Info (276007): RAM logic "AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|KeyExp:u_keyexp|Ram32" is uninferred due to asynchronous read logic File: C:/Users/lamco/Downloads/TC/TC/KeyExp.sv Line: 9
    Info (276007): RAM logic "AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|KeyExp:u_keyexp|Ram33" is uninferred due to asynchronous read logic File: C:/Users/lamco/Downloads/TC/TC/KeyExp.sv Line: 9
    Info (276007): RAM logic "AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|KeyExp:u_keyexp|Ram34" is uninferred due to asynchronous read logic File: C:/Users/lamco/Downloads/TC/TC/KeyExp.sv Line: 9
    Info (276007): RAM logic "AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|KeyExp:u_keyexp|Ram35" is uninferred due to asynchronous read logic File: C:/Users/lamco/Downloads/TC/TC/KeyExp.sv Line: 9
    Info (276007): RAM logic "AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|KeyExp:u_keyexp|Ram36" is uninferred due to asynchronous read logic File: C:/Users/lamco/Downloads/TC/TC/KeyExp.sv Line: 9
    Info (276007): RAM logic "AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|KeyExp:u_keyexp|Ram37" is uninferred due to asynchronous read logic File: C:/Users/lamco/Downloads/TC/TC/KeyExp.sv Line: 9
    Info (276007): RAM logic "AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|KeyExp:u_keyexp|Ram38" is uninferred due to asynchronous read logic File: C:/Users/lamco/Downloads/TC/TC/KeyExp.sv Line: 9
    Info (276007): RAM logic "AES_CTR_pipelined:u_aes_ctr|AES_pipeline_Encryption:u_aes|KeyExp:u_keyexp|Ram39" is uninferred due to asynchronous read logic File: C:/Users/lamco/Downloads/TC/TC/KeyExp.sv Line: 9
Info (19000): Inferred 1 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "AES_CTR_pipelined:u_aes_ctr|valid_pipe_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 12
        Info (286033): Parameter WIDTH set to 129
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
Info (12130): Elaborated megafunction instantiation "AES_CTR_pipelined:u_aes_ctr|altshift_taps:valid_pipe_rtl_0"
Info (12133): Instantiated megafunction "AES_CTR_pipelined:u_aes_ctr|altshift_taps:valid_pipe_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "12"
    Info (12134): Parameter "WIDTH" = "129"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_5gv.tdf
    Info (12023): Found entity 1: shift_taps_5gv File: C:/Users/lamco/Downloads/TC/TC/db/shift_taps_5gv.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vlc1.tdf
    Info (12023): Found entity 1: altsyncram_vlc1 File: C:/Users/lamco/Downloads/TC/TC/db/altsyncram_vlc1.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ajf.tdf
    Info (12023): Found entity 1: cntr_ajf File: C:/Users/lamco/Downloads/TC/TC/db/cntr_ajf.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c File: C:/Users/lamco/Downloads/TC/TC/db/cmpr_c9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u2h.tdf
    Info (12023): Found entity 1: cntr_u2h File: C:/Users/lamco/Downloads/TC/TC/db/cntr_u2h.tdf Line: 28
Info (17049): 5 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 45736 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 131 output pins
    Info (21061): Implemented 45473 logic cells
    Info (21064): Implemented 129 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 5172 megabytes
    Info: Processing ended: Wed Oct 29 19:21:26 2025
    Info: Elapsed time: 00:01:28
    Info: Total CPU time (on all processors): 00:02:01


