--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml TOP.twx TOP.ncd -o TOP.twr TOP.pcf -ucf top.ucf

Design file:              TOP.ncd
Physical constraint file: TOP.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 121192 paths analyzed, 4218 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.923ns.
--------------------------------------------------------------------------------

Paths for end point ALU1/div32/QuotientD_26 (SLICE_X49Y67.A2), 121 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ALU1/div32/dsr_20 (FF)
  Destination:          ALU1/div32/QuotientD_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.775ns (Levels of Logic = 11)
  Clock Path Skew:      -0.113ns (1.364 - 1.477)
  Source Clock:         CLOCK_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ALU1/div32/dsr_20 to ALU1/div32/QuotientD_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y66.BMUX    Tshcko                0.591   ALU1/div32/dsr<5>
                                                       ALU1/div32/dsr_20
    SLICE_X67Y72.A2      net (fanout=2)        1.490   ALU1/div32/dsr<20>
    SLICE_X67Y72.COUT    Topcya                0.656   ALU1/div32/Msub_n0081_cy<23>
                                                       ALU1/div32/Msub_n0081_lut<20>
                                                       ALU1/div32/Msub_n0081_cy<23>
    SLICE_X67Y73.CIN     net (fanout=1)        0.000   ALU1/div32/Msub_n0081_cy<23>
    SLICE_X67Y73.COUT    Tbyp                  0.114   ALU1/div32/Msub_n0081_cy<27>
                                                       ALU1/div32/Msub_n0081_cy<27>
    SLICE_X67Y74.CIN     net (fanout=1)        0.000   ALU1/div32/Msub_n0081_cy<27>
    SLICE_X67Y74.DMUX    Tcind                 0.495   ALU1/div32/n0081<31>
                                                       ALU1/div32/Msub_n0081_xor<31>
    SLICE_X47Y61.A2      net (fanout=34)       1.897   ALU1/div32/n0081<31>
    SLICE_X47Y61.COUT    Topcya                0.656   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<3>
                                                       ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_lut<0>_INV_0
                                                       ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<3>
    SLICE_X47Y62.CIN     net (fanout=1)        0.000   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<3>
    SLICE_X47Y62.COUT    Tbyp                  0.114   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<7>
                                                       ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<7>
    SLICE_X47Y63.CIN     net (fanout=1)        0.000   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<7>
    SLICE_X47Y63.COUT    Tbyp                  0.114   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<11>
                                                       ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<11>
    SLICE_X47Y64.CIN     net (fanout=1)        0.000   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<11>
    SLICE_X47Y64.COUT    Tbyp                  0.114   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<15>
                                                       ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<15>
    SLICE_X47Y65.CIN     net (fanout=1)        0.000   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<15>
    SLICE_X47Y65.COUT    Tbyp                  0.114   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<19>
                                                       ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<19>
    SLICE_X47Y66.CIN     net (fanout=1)        0.000   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<19>
    SLICE_X47Y66.COUT    Tbyp                  0.114   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<23>
                                                       ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<23>
    SLICE_X47Y67.CIN     net (fanout=1)        0.000   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<23>
    SLICE_X47Y67.CMUX    Tcinc                 0.417   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<27>
                                                       ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<27>
    SLICE_X49Y67.A2      net (fanout=1)        0.794   ALU1/div32/GND_22_o_GND_22_o_add_3_OUT<26>
    SLICE_X49Y67.CLK     Tas                   0.095   ALU1/div32/rem_div<27>
                                                       ALU1/div32/Mmux_GND_22_o_GND_22_o_mux_11_OUT128
                                                       ALU1/div32/QuotientD_26
    -------------------------------------------------  ---------------------------
    Total                                      7.775ns (3.594ns logic, 4.181ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ALU1/div32/dsr_4 (FF)
  Destination:          ALU1/div32/QuotientD_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.709ns (Levels of Logic = 15)
  Clock Path Skew:      -0.113ns (1.364 - 1.477)
  Source Clock:         CLOCK_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ALU1/div32/dsr_4 to ALU1/div32/QuotientD_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y66.CMUX    Tshcko                0.592   ALU1/div32/dsr<5>
                                                       ALU1/div32/dsr_4
    SLICE_X67Y68.A2      net (fanout=2)        0.967   ALU1/div32/dsr<4>
    SLICE_X67Y68.COUT    Topcya                0.656   ALU1/multb32/A_42
                                                       ALU1/div32/Msub_n0081_lut<4>
                                                       ALU1/div32/Msub_n0081_cy<7>
    SLICE_X67Y69.CIN     net (fanout=1)        0.000   ALU1/div32/Msub_n0081_cy<7>
    SLICE_X67Y69.COUT    Tbyp                  0.114   ALU1/multb32/A_47
                                                       ALU1/div32/Msub_n0081_cy<11>
    SLICE_X67Y70.CIN     net (fanout=1)        0.000   ALU1/div32/Msub_n0081_cy<11>
    SLICE_X67Y70.COUT    Tbyp                  0.114   ALU1/div32/Msub_n0081_cy<15>
                                                       ALU1/div32/Msub_n0081_cy<15>
    SLICE_X67Y71.CIN     net (fanout=1)        0.000   ALU1/div32/Msub_n0081_cy<15>
    SLICE_X67Y71.COUT    Tbyp                  0.114   ALU1/multb32/A_54
                                                       ALU1/div32/Msub_n0081_cy<19>
    SLICE_X67Y72.CIN     net (fanout=1)        0.000   ALU1/div32/Msub_n0081_cy<19>
    SLICE_X67Y72.COUT    Tbyp                  0.114   ALU1/div32/Msub_n0081_cy<23>
                                                       ALU1/div32/Msub_n0081_cy<23>
    SLICE_X67Y73.CIN     net (fanout=1)        0.000   ALU1/div32/Msub_n0081_cy<23>
    SLICE_X67Y73.COUT    Tbyp                  0.114   ALU1/div32/Msub_n0081_cy<27>
                                                       ALU1/div32/Msub_n0081_cy<27>
    SLICE_X67Y74.CIN     net (fanout=1)        0.000   ALU1/div32/Msub_n0081_cy<27>
    SLICE_X67Y74.DMUX    Tcind                 0.495   ALU1/div32/n0081<31>
                                                       ALU1/div32/Msub_n0081_xor<31>
    SLICE_X47Y61.A2      net (fanout=34)       1.897   ALU1/div32/n0081<31>
    SLICE_X47Y61.COUT    Topcya                0.656   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<3>
                                                       ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_lut<0>_INV_0
                                                       ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<3>
    SLICE_X47Y62.CIN     net (fanout=1)        0.000   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<3>
    SLICE_X47Y62.COUT    Tbyp                  0.114   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<7>
                                                       ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<7>
    SLICE_X47Y63.CIN     net (fanout=1)        0.000   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<7>
    SLICE_X47Y63.COUT    Tbyp                  0.114   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<11>
                                                       ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<11>
    SLICE_X47Y64.CIN     net (fanout=1)        0.000   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<11>
    SLICE_X47Y64.COUT    Tbyp                  0.114   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<15>
                                                       ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<15>
    SLICE_X47Y65.CIN     net (fanout=1)        0.000   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<15>
    SLICE_X47Y65.COUT    Tbyp                  0.114   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<19>
                                                       ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<19>
    SLICE_X47Y66.CIN     net (fanout=1)        0.000   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<19>
    SLICE_X47Y66.COUT    Tbyp                  0.114   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<23>
                                                       ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<23>
    SLICE_X47Y67.CIN     net (fanout=1)        0.000   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<23>
    SLICE_X47Y67.CMUX    Tcinc                 0.417   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<27>
                                                       ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<27>
    SLICE_X49Y67.A2      net (fanout=1)        0.794   ALU1/div32/GND_22_o_GND_22_o_add_3_OUT<26>
    SLICE_X49Y67.CLK     Tas                   0.095   ALU1/div32/rem_div<27>
                                                       ALU1/div32/Mmux_GND_22_o_GND_22_o_mux_11_OUT128
                                                       ALU1/div32/QuotientD_26
    -------------------------------------------------  ---------------------------
    Total                                      7.709ns (4.051ns logic, 3.658ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ALU1/div32/dsr_5 (FF)
  Destination:          ALU1/div32/QuotientD_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.601ns (Levels of Logic = 15)
  Clock Path Skew:      -0.113ns (1.364 - 1.477)
  Source Clock:         CLOCK_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ALU1/div32/dsr_5 to ALU1/div32/QuotientD_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y66.DQ      Tcko                  0.456   ALU1/div32/dsr<5>
                                                       ALU1/div32/dsr_5
    SLICE_X67Y68.B2      net (fanout=2)        0.977   ALU1/div32/dsr<5>
    SLICE_X67Y68.COUT    Topcyb                0.674   ALU1/multb32/A_42
                                                       ALU1/div32/Msub_n0081_lut<5>
                                                       ALU1/div32/Msub_n0081_cy<7>
    SLICE_X67Y69.CIN     net (fanout=1)        0.000   ALU1/div32/Msub_n0081_cy<7>
    SLICE_X67Y69.COUT    Tbyp                  0.114   ALU1/multb32/A_47
                                                       ALU1/div32/Msub_n0081_cy<11>
    SLICE_X67Y70.CIN     net (fanout=1)        0.000   ALU1/div32/Msub_n0081_cy<11>
    SLICE_X67Y70.COUT    Tbyp                  0.114   ALU1/div32/Msub_n0081_cy<15>
                                                       ALU1/div32/Msub_n0081_cy<15>
    SLICE_X67Y71.CIN     net (fanout=1)        0.000   ALU1/div32/Msub_n0081_cy<15>
    SLICE_X67Y71.COUT    Tbyp                  0.114   ALU1/multb32/A_54
                                                       ALU1/div32/Msub_n0081_cy<19>
    SLICE_X67Y72.CIN     net (fanout=1)        0.000   ALU1/div32/Msub_n0081_cy<19>
    SLICE_X67Y72.COUT    Tbyp                  0.114   ALU1/div32/Msub_n0081_cy<23>
                                                       ALU1/div32/Msub_n0081_cy<23>
    SLICE_X67Y73.CIN     net (fanout=1)        0.000   ALU1/div32/Msub_n0081_cy<23>
    SLICE_X67Y73.COUT    Tbyp                  0.114   ALU1/div32/Msub_n0081_cy<27>
                                                       ALU1/div32/Msub_n0081_cy<27>
    SLICE_X67Y74.CIN     net (fanout=1)        0.000   ALU1/div32/Msub_n0081_cy<27>
    SLICE_X67Y74.DMUX    Tcind                 0.495   ALU1/div32/n0081<31>
                                                       ALU1/div32/Msub_n0081_xor<31>
    SLICE_X47Y61.A2      net (fanout=34)       1.897   ALU1/div32/n0081<31>
    SLICE_X47Y61.COUT    Topcya                0.656   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<3>
                                                       ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_lut<0>_INV_0
                                                       ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<3>
    SLICE_X47Y62.CIN     net (fanout=1)        0.000   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<3>
    SLICE_X47Y62.COUT    Tbyp                  0.114   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<7>
                                                       ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<7>
    SLICE_X47Y63.CIN     net (fanout=1)        0.000   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<7>
    SLICE_X47Y63.COUT    Tbyp                  0.114   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<11>
                                                       ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<11>
    SLICE_X47Y64.CIN     net (fanout=1)        0.000   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<11>
    SLICE_X47Y64.COUT    Tbyp                  0.114   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<15>
                                                       ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<15>
    SLICE_X47Y65.CIN     net (fanout=1)        0.000   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<15>
    SLICE_X47Y65.COUT    Tbyp                  0.114   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<19>
                                                       ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<19>
    SLICE_X47Y66.CIN     net (fanout=1)        0.000   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<19>
    SLICE_X47Y66.COUT    Tbyp                  0.114   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<23>
                                                       ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<23>
    SLICE_X47Y67.CIN     net (fanout=1)        0.000   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<23>
    SLICE_X47Y67.CMUX    Tcinc                 0.417   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<27>
                                                       ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<27>
    SLICE_X49Y67.A2      net (fanout=1)        0.794   ALU1/div32/GND_22_o_GND_22_o_add_3_OUT<26>
    SLICE_X49Y67.CLK     Tas                   0.095   ALU1/div32/rem_div<27>
                                                       ALU1/div32/Mmux_GND_22_o_GND_22_o_mux_11_OUT128
                                                       ALU1/div32/QuotientD_26
    -------------------------------------------------  ---------------------------
    Total                                      7.601ns (3.933ns logic, 3.668ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------

Paths for end point ALU1/div32/QuotientD_24 (SLICE_X48Y67.A1), 119 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ALU1/div32/dsr_20 (FF)
  Destination:          ALU1/div32/QuotientD_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.771ns (Levels of Logic = 11)
  Clock Path Skew:      -0.113ns (1.364 - 1.477)
  Source Clock:         CLOCK_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ALU1/div32/dsr_20 to ALU1/div32/QuotientD_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y66.BMUX    Tshcko                0.591   ALU1/div32/dsr<5>
                                                       ALU1/div32/dsr_20
    SLICE_X67Y72.A2      net (fanout=2)        1.490   ALU1/div32/dsr<20>
    SLICE_X67Y72.COUT    Topcya                0.656   ALU1/div32/Msub_n0081_cy<23>
                                                       ALU1/div32/Msub_n0081_lut<20>
                                                       ALU1/div32/Msub_n0081_cy<23>
    SLICE_X67Y73.CIN     net (fanout=1)        0.000   ALU1/div32/Msub_n0081_cy<23>
    SLICE_X67Y73.COUT    Tbyp                  0.114   ALU1/div32/Msub_n0081_cy<27>
                                                       ALU1/div32/Msub_n0081_cy<27>
    SLICE_X67Y74.CIN     net (fanout=1)        0.000   ALU1/div32/Msub_n0081_cy<27>
    SLICE_X67Y74.DMUX    Tcind                 0.495   ALU1/div32/n0081<31>
                                                       ALU1/div32/Msub_n0081_xor<31>
    SLICE_X47Y61.A2      net (fanout=34)       1.897   ALU1/div32/n0081<31>
    SLICE_X47Y61.COUT    Topcya                0.656   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<3>
                                                       ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_lut<0>_INV_0
                                                       ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<3>
    SLICE_X47Y62.CIN     net (fanout=1)        0.000   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<3>
    SLICE_X47Y62.COUT    Tbyp                  0.114   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<7>
                                                       ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<7>
    SLICE_X47Y63.CIN     net (fanout=1)        0.000   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<7>
    SLICE_X47Y63.COUT    Tbyp                  0.114   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<11>
                                                       ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<11>
    SLICE_X47Y64.CIN     net (fanout=1)        0.000   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<11>
    SLICE_X47Y64.COUT    Tbyp                  0.114   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<15>
                                                       ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<15>
    SLICE_X47Y65.CIN     net (fanout=1)        0.000   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<15>
    SLICE_X47Y65.COUT    Tbyp                  0.114   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<19>
                                                       ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<19>
    SLICE_X47Y66.CIN     net (fanout=1)        0.000   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<19>
    SLICE_X47Y66.COUT    Tbyp                  0.114   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<23>
                                                       ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<23>
    SLICE_X47Y67.CIN     net (fanout=1)        0.000   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<23>
    SLICE_X47Y67.AMUX    Tcina                 0.397   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<27>
                                                       ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<27>
    SLICE_X48Y67.A1      net (fanout=1)        0.810   ALU1/div32/GND_22_o_GND_22_o_add_3_OUT<24>
    SLICE_X48Y67.CLK     Tas                   0.095   ALU1/div32/rem_div<25>
                                                       ALU1/div32/Mmux_GND_22_o_GND_22_o_mux_11_OUT126
                                                       ALU1/div32/QuotientD_24
    -------------------------------------------------  ---------------------------
    Total                                      7.771ns (3.574ns logic, 4.197ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ALU1/div32/dsr_4 (FF)
  Destination:          ALU1/div32/QuotientD_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.705ns (Levels of Logic = 15)
  Clock Path Skew:      -0.113ns (1.364 - 1.477)
  Source Clock:         CLOCK_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ALU1/div32/dsr_4 to ALU1/div32/QuotientD_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y66.CMUX    Tshcko                0.592   ALU1/div32/dsr<5>
                                                       ALU1/div32/dsr_4
    SLICE_X67Y68.A2      net (fanout=2)        0.967   ALU1/div32/dsr<4>
    SLICE_X67Y68.COUT    Topcya                0.656   ALU1/multb32/A_42
                                                       ALU1/div32/Msub_n0081_lut<4>
                                                       ALU1/div32/Msub_n0081_cy<7>
    SLICE_X67Y69.CIN     net (fanout=1)        0.000   ALU1/div32/Msub_n0081_cy<7>
    SLICE_X67Y69.COUT    Tbyp                  0.114   ALU1/multb32/A_47
                                                       ALU1/div32/Msub_n0081_cy<11>
    SLICE_X67Y70.CIN     net (fanout=1)        0.000   ALU1/div32/Msub_n0081_cy<11>
    SLICE_X67Y70.COUT    Tbyp                  0.114   ALU1/div32/Msub_n0081_cy<15>
                                                       ALU1/div32/Msub_n0081_cy<15>
    SLICE_X67Y71.CIN     net (fanout=1)        0.000   ALU1/div32/Msub_n0081_cy<15>
    SLICE_X67Y71.COUT    Tbyp                  0.114   ALU1/multb32/A_54
                                                       ALU1/div32/Msub_n0081_cy<19>
    SLICE_X67Y72.CIN     net (fanout=1)        0.000   ALU1/div32/Msub_n0081_cy<19>
    SLICE_X67Y72.COUT    Tbyp                  0.114   ALU1/div32/Msub_n0081_cy<23>
                                                       ALU1/div32/Msub_n0081_cy<23>
    SLICE_X67Y73.CIN     net (fanout=1)        0.000   ALU1/div32/Msub_n0081_cy<23>
    SLICE_X67Y73.COUT    Tbyp                  0.114   ALU1/div32/Msub_n0081_cy<27>
                                                       ALU1/div32/Msub_n0081_cy<27>
    SLICE_X67Y74.CIN     net (fanout=1)        0.000   ALU1/div32/Msub_n0081_cy<27>
    SLICE_X67Y74.DMUX    Tcind                 0.495   ALU1/div32/n0081<31>
                                                       ALU1/div32/Msub_n0081_xor<31>
    SLICE_X47Y61.A2      net (fanout=34)       1.897   ALU1/div32/n0081<31>
    SLICE_X47Y61.COUT    Topcya                0.656   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<3>
                                                       ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_lut<0>_INV_0
                                                       ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<3>
    SLICE_X47Y62.CIN     net (fanout=1)        0.000   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<3>
    SLICE_X47Y62.COUT    Tbyp                  0.114   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<7>
                                                       ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<7>
    SLICE_X47Y63.CIN     net (fanout=1)        0.000   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<7>
    SLICE_X47Y63.COUT    Tbyp                  0.114   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<11>
                                                       ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<11>
    SLICE_X47Y64.CIN     net (fanout=1)        0.000   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<11>
    SLICE_X47Y64.COUT    Tbyp                  0.114   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<15>
                                                       ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<15>
    SLICE_X47Y65.CIN     net (fanout=1)        0.000   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<15>
    SLICE_X47Y65.COUT    Tbyp                  0.114   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<19>
                                                       ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<19>
    SLICE_X47Y66.CIN     net (fanout=1)        0.000   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<19>
    SLICE_X47Y66.COUT    Tbyp                  0.114   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<23>
                                                       ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<23>
    SLICE_X47Y67.CIN     net (fanout=1)        0.000   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<23>
    SLICE_X47Y67.AMUX    Tcina                 0.397   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<27>
                                                       ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<27>
    SLICE_X48Y67.A1      net (fanout=1)        0.810   ALU1/div32/GND_22_o_GND_22_o_add_3_OUT<24>
    SLICE_X48Y67.CLK     Tas                   0.095   ALU1/div32/rem_div<25>
                                                       ALU1/div32/Mmux_GND_22_o_GND_22_o_mux_11_OUT126
                                                       ALU1/div32/QuotientD_24
    -------------------------------------------------  ---------------------------
    Total                                      7.705ns (4.031ns logic, 3.674ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ALU1/div32/dsr_5 (FF)
  Destination:          ALU1/div32/QuotientD_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.597ns (Levels of Logic = 15)
  Clock Path Skew:      -0.113ns (1.364 - 1.477)
  Source Clock:         CLOCK_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ALU1/div32/dsr_5 to ALU1/div32/QuotientD_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y66.DQ      Tcko                  0.456   ALU1/div32/dsr<5>
                                                       ALU1/div32/dsr_5
    SLICE_X67Y68.B2      net (fanout=2)        0.977   ALU1/div32/dsr<5>
    SLICE_X67Y68.COUT    Topcyb                0.674   ALU1/multb32/A_42
                                                       ALU1/div32/Msub_n0081_lut<5>
                                                       ALU1/div32/Msub_n0081_cy<7>
    SLICE_X67Y69.CIN     net (fanout=1)        0.000   ALU1/div32/Msub_n0081_cy<7>
    SLICE_X67Y69.COUT    Tbyp                  0.114   ALU1/multb32/A_47
                                                       ALU1/div32/Msub_n0081_cy<11>
    SLICE_X67Y70.CIN     net (fanout=1)        0.000   ALU1/div32/Msub_n0081_cy<11>
    SLICE_X67Y70.COUT    Tbyp                  0.114   ALU1/div32/Msub_n0081_cy<15>
                                                       ALU1/div32/Msub_n0081_cy<15>
    SLICE_X67Y71.CIN     net (fanout=1)        0.000   ALU1/div32/Msub_n0081_cy<15>
    SLICE_X67Y71.COUT    Tbyp                  0.114   ALU1/multb32/A_54
                                                       ALU1/div32/Msub_n0081_cy<19>
    SLICE_X67Y72.CIN     net (fanout=1)        0.000   ALU1/div32/Msub_n0081_cy<19>
    SLICE_X67Y72.COUT    Tbyp                  0.114   ALU1/div32/Msub_n0081_cy<23>
                                                       ALU1/div32/Msub_n0081_cy<23>
    SLICE_X67Y73.CIN     net (fanout=1)        0.000   ALU1/div32/Msub_n0081_cy<23>
    SLICE_X67Y73.COUT    Tbyp                  0.114   ALU1/div32/Msub_n0081_cy<27>
                                                       ALU1/div32/Msub_n0081_cy<27>
    SLICE_X67Y74.CIN     net (fanout=1)        0.000   ALU1/div32/Msub_n0081_cy<27>
    SLICE_X67Y74.DMUX    Tcind                 0.495   ALU1/div32/n0081<31>
                                                       ALU1/div32/Msub_n0081_xor<31>
    SLICE_X47Y61.A2      net (fanout=34)       1.897   ALU1/div32/n0081<31>
    SLICE_X47Y61.COUT    Topcya                0.656   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<3>
                                                       ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_lut<0>_INV_0
                                                       ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<3>
    SLICE_X47Y62.CIN     net (fanout=1)        0.000   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<3>
    SLICE_X47Y62.COUT    Tbyp                  0.114   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<7>
                                                       ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<7>
    SLICE_X47Y63.CIN     net (fanout=1)        0.000   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<7>
    SLICE_X47Y63.COUT    Tbyp                  0.114   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<11>
                                                       ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<11>
    SLICE_X47Y64.CIN     net (fanout=1)        0.000   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<11>
    SLICE_X47Y64.COUT    Tbyp                  0.114   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<15>
                                                       ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<15>
    SLICE_X47Y65.CIN     net (fanout=1)        0.000   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<15>
    SLICE_X47Y65.COUT    Tbyp                  0.114   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<19>
                                                       ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<19>
    SLICE_X47Y66.CIN     net (fanout=1)        0.000   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<19>
    SLICE_X47Y66.COUT    Tbyp                  0.114   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<23>
                                                       ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<23>
    SLICE_X47Y67.CIN     net (fanout=1)        0.000   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<23>
    SLICE_X47Y67.AMUX    Tcina                 0.397   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<27>
                                                       ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<27>
    SLICE_X48Y67.A1      net (fanout=1)        0.810   ALU1/div32/GND_22_o_GND_22_o_add_3_OUT<24>
    SLICE_X48Y67.CLK     Tas                   0.095   ALU1/div32/rem_div<25>
                                                       ALU1/div32/Mmux_GND_22_o_GND_22_o_mux_11_OUT126
                                                       ALU1/div32/QuotientD_24
    -------------------------------------------------  ---------------------------
    Total                                      7.597ns (3.913ns logic, 3.684ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------

Paths for end point ALU1/div32/QuotientD_31 (SLICE_X51Y67.C5), 126 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ALU1/div32/dsr_20 (FF)
  Destination:          ALU1/div32/QuotientD_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.718ns (Levels of Logic = 12)
  Clock Path Skew:      -0.115ns (1.362 - 1.477)
  Source Clock:         CLOCK_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ALU1/div32/dsr_20 to ALU1/div32/QuotientD_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y66.BMUX    Tshcko                0.591   ALU1/div32/dsr<5>
                                                       ALU1/div32/dsr_20
    SLICE_X67Y72.A2      net (fanout=2)        1.490   ALU1/div32/dsr<20>
    SLICE_X67Y72.COUT    Topcya                0.656   ALU1/div32/Msub_n0081_cy<23>
                                                       ALU1/div32/Msub_n0081_lut<20>
                                                       ALU1/div32/Msub_n0081_cy<23>
    SLICE_X67Y73.CIN     net (fanout=1)        0.000   ALU1/div32/Msub_n0081_cy<23>
    SLICE_X67Y73.COUT    Tbyp                  0.114   ALU1/div32/Msub_n0081_cy<27>
                                                       ALU1/div32/Msub_n0081_cy<27>
    SLICE_X67Y74.CIN     net (fanout=1)        0.000   ALU1/div32/Msub_n0081_cy<27>
    SLICE_X67Y74.DMUX    Tcind                 0.495   ALU1/div32/n0081<31>
                                                       ALU1/div32/Msub_n0081_xor<31>
    SLICE_X47Y61.A2      net (fanout=34)       1.897   ALU1/div32/n0081<31>
    SLICE_X47Y61.COUT    Topcya                0.656   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<3>
                                                       ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_lut<0>_INV_0
                                                       ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<3>
    SLICE_X47Y62.CIN     net (fanout=1)        0.000   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<3>
    SLICE_X47Y62.COUT    Tbyp                  0.114   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<7>
                                                       ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<7>
    SLICE_X47Y63.CIN     net (fanout=1)        0.000   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<7>
    SLICE_X47Y63.COUT    Tbyp                  0.114   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<11>
                                                       ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<11>
    SLICE_X47Y64.CIN     net (fanout=1)        0.000   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<11>
    SLICE_X47Y64.COUT    Tbyp                  0.114   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<15>
                                                       ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<15>
    SLICE_X47Y65.CIN     net (fanout=1)        0.000   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<15>
    SLICE_X47Y65.COUT    Tbyp                  0.114   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<19>
                                                       ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<19>
    SLICE_X47Y66.CIN     net (fanout=1)        0.000   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<19>
    SLICE_X47Y66.COUT    Tbyp                  0.114   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<23>
                                                       ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<23>
    SLICE_X47Y67.CIN     net (fanout=1)        0.000   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<23>
    SLICE_X47Y67.COUT    Tbyp                  0.114   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<27>
                                                       ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<27>
    SLICE_X47Y68.CIN     net (fanout=1)        0.000   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<27>
    SLICE_X47Y68.DMUX    Tcind                 0.495   ALU1/div32/GND_22_o_GND_22_o_add_3_OUT<31>
                                                       ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_xor<31>
    SLICE_X51Y67.C5      net (fanout=1)        0.547   ALU1/div32/GND_22_o_GND_22_o_add_3_OUT<31>
    SLICE_X51Y67.CLK     Tas                   0.093   ALU1/div32/rem_div<31>
                                                       ALU1/div32/Mmux_GND_22_o_GND_22_o_mux_11_OUT134
                                                       ALU1/div32/QuotientD_31
    -------------------------------------------------  ---------------------------
    Total                                      7.718ns (3.784ns logic, 3.934ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ALU1/div32/dsr_4 (FF)
  Destination:          ALU1/div32/QuotientD_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.652ns (Levels of Logic = 16)
  Clock Path Skew:      -0.115ns (1.362 - 1.477)
  Source Clock:         CLOCK_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ALU1/div32/dsr_4 to ALU1/div32/QuotientD_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y66.CMUX    Tshcko                0.592   ALU1/div32/dsr<5>
                                                       ALU1/div32/dsr_4
    SLICE_X67Y68.A2      net (fanout=2)        0.967   ALU1/div32/dsr<4>
    SLICE_X67Y68.COUT    Topcya                0.656   ALU1/multb32/A_42
                                                       ALU1/div32/Msub_n0081_lut<4>
                                                       ALU1/div32/Msub_n0081_cy<7>
    SLICE_X67Y69.CIN     net (fanout=1)        0.000   ALU1/div32/Msub_n0081_cy<7>
    SLICE_X67Y69.COUT    Tbyp                  0.114   ALU1/multb32/A_47
                                                       ALU1/div32/Msub_n0081_cy<11>
    SLICE_X67Y70.CIN     net (fanout=1)        0.000   ALU1/div32/Msub_n0081_cy<11>
    SLICE_X67Y70.COUT    Tbyp                  0.114   ALU1/div32/Msub_n0081_cy<15>
                                                       ALU1/div32/Msub_n0081_cy<15>
    SLICE_X67Y71.CIN     net (fanout=1)        0.000   ALU1/div32/Msub_n0081_cy<15>
    SLICE_X67Y71.COUT    Tbyp                  0.114   ALU1/multb32/A_54
                                                       ALU1/div32/Msub_n0081_cy<19>
    SLICE_X67Y72.CIN     net (fanout=1)        0.000   ALU1/div32/Msub_n0081_cy<19>
    SLICE_X67Y72.COUT    Tbyp                  0.114   ALU1/div32/Msub_n0081_cy<23>
                                                       ALU1/div32/Msub_n0081_cy<23>
    SLICE_X67Y73.CIN     net (fanout=1)        0.000   ALU1/div32/Msub_n0081_cy<23>
    SLICE_X67Y73.COUT    Tbyp                  0.114   ALU1/div32/Msub_n0081_cy<27>
                                                       ALU1/div32/Msub_n0081_cy<27>
    SLICE_X67Y74.CIN     net (fanout=1)        0.000   ALU1/div32/Msub_n0081_cy<27>
    SLICE_X67Y74.DMUX    Tcind                 0.495   ALU1/div32/n0081<31>
                                                       ALU1/div32/Msub_n0081_xor<31>
    SLICE_X47Y61.A2      net (fanout=34)       1.897   ALU1/div32/n0081<31>
    SLICE_X47Y61.COUT    Topcya                0.656   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<3>
                                                       ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_lut<0>_INV_0
                                                       ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<3>
    SLICE_X47Y62.CIN     net (fanout=1)        0.000   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<3>
    SLICE_X47Y62.COUT    Tbyp                  0.114   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<7>
                                                       ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<7>
    SLICE_X47Y63.CIN     net (fanout=1)        0.000   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<7>
    SLICE_X47Y63.COUT    Tbyp                  0.114   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<11>
                                                       ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<11>
    SLICE_X47Y64.CIN     net (fanout=1)        0.000   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<11>
    SLICE_X47Y64.COUT    Tbyp                  0.114   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<15>
                                                       ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<15>
    SLICE_X47Y65.CIN     net (fanout=1)        0.000   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<15>
    SLICE_X47Y65.COUT    Tbyp                  0.114   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<19>
                                                       ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<19>
    SLICE_X47Y66.CIN     net (fanout=1)        0.000   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<19>
    SLICE_X47Y66.COUT    Tbyp                  0.114   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<23>
                                                       ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<23>
    SLICE_X47Y67.CIN     net (fanout=1)        0.000   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<23>
    SLICE_X47Y67.COUT    Tbyp                  0.114   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<27>
                                                       ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<27>
    SLICE_X47Y68.CIN     net (fanout=1)        0.000   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<27>
    SLICE_X47Y68.DMUX    Tcind                 0.495   ALU1/div32/GND_22_o_GND_22_o_add_3_OUT<31>
                                                       ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_xor<31>
    SLICE_X51Y67.C5      net (fanout=1)        0.547   ALU1/div32/GND_22_o_GND_22_o_add_3_OUT<31>
    SLICE_X51Y67.CLK     Tas                   0.093   ALU1/div32/rem_div<31>
                                                       ALU1/div32/Mmux_GND_22_o_GND_22_o_mux_11_OUT134
                                                       ALU1/div32/QuotientD_31
    -------------------------------------------------  ---------------------------
    Total                                      7.652ns (4.241ns logic, 3.411ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ALU1/div32/dsr_5 (FF)
  Destination:          ALU1/div32/QuotientD_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.544ns (Levels of Logic = 16)
  Clock Path Skew:      -0.115ns (1.362 - 1.477)
  Source Clock:         CLOCK_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ALU1/div32/dsr_5 to ALU1/div32/QuotientD_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y66.DQ      Tcko                  0.456   ALU1/div32/dsr<5>
                                                       ALU1/div32/dsr_5
    SLICE_X67Y68.B2      net (fanout=2)        0.977   ALU1/div32/dsr<5>
    SLICE_X67Y68.COUT    Topcyb                0.674   ALU1/multb32/A_42
                                                       ALU1/div32/Msub_n0081_lut<5>
                                                       ALU1/div32/Msub_n0081_cy<7>
    SLICE_X67Y69.CIN     net (fanout=1)        0.000   ALU1/div32/Msub_n0081_cy<7>
    SLICE_X67Y69.COUT    Tbyp                  0.114   ALU1/multb32/A_47
                                                       ALU1/div32/Msub_n0081_cy<11>
    SLICE_X67Y70.CIN     net (fanout=1)        0.000   ALU1/div32/Msub_n0081_cy<11>
    SLICE_X67Y70.COUT    Tbyp                  0.114   ALU1/div32/Msub_n0081_cy<15>
                                                       ALU1/div32/Msub_n0081_cy<15>
    SLICE_X67Y71.CIN     net (fanout=1)        0.000   ALU1/div32/Msub_n0081_cy<15>
    SLICE_X67Y71.COUT    Tbyp                  0.114   ALU1/multb32/A_54
                                                       ALU1/div32/Msub_n0081_cy<19>
    SLICE_X67Y72.CIN     net (fanout=1)        0.000   ALU1/div32/Msub_n0081_cy<19>
    SLICE_X67Y72.COUT    Tbyp                  0.114   ALU1/div32/Msub_n0081_cy<23>
                                                       ALU1/div32/Msub_n0081_cy<23>
    SLICE_X67Y73.CIN     net (fanout=1)        0.000   ALU1/div32/Msub_n0081_cy<23>
    SLICE_X67Y73.COUT    Tbyp                  0.114   ALU1/div32/Msub_n0081_cy<27>
                                                       ALU1/div32/Msub_n0081_cy<27>
    SLICE_X67Y74.CIN     net (fanout=1)        0.000   ALU1/div32/Msub_n0081_cy<27>
    SLICE_X67Y74.DMUX    Tcind                 0.495   ALU1/div32/n0081<31>
                                                       ALU1/div32/Msub_n0081_xor<31>
    SLICE_X47Y61.A2      net (fanout=34)       1.897   ALU1/div32/n0081<31>
    SLICE_X47Y61.COUT    Topcya                0.656   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<3>
                                                       ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_lut<0>_INV_0
                                                       ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<3>
    SLICE_X47Y62.CIN     net (fanout=1)        0.000   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<3>
    SLICE_X47Y62.COUT    Tbyp                  0.114   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<7>
                                                       ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<7>
    SLICE_X47Y63.CIN     net (fanout=1)        0.000   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<7>
    SLICE_X47Y63.COUT    Tbyp                  0.114   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<11>
                                                       ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<11>
    SLICE_X47Y64.CIN     net (fanout=1)        0.000   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<11>
    SLICE_X47Y64.COUT    Tbyp                  0.114   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<15>
                                                       ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<15>
    SLICE_X47Y65.CIN     net (fanout=1)        0.000   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<15>
    SLICE_X47Y65.COUT    Tbyp                  0.114   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<19>
                                                       ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<19>
    SLICE_X47Y66.CIN     net (fanout=1)        0.000   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<19>
    SLICE_X47Y66.COUT    Tbyp                  0.114   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<23>
                                                       ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<23>
    SLICE_X47Y67.CIN     net (fanout=1)        0.000   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<23>
    SLICE_X47Y67.COUT    Tbyp                  0.114   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<27>
                                                       ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<27>
    SLICE_X47Y68.CIN     net (fanout=1)        0.000   ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_cy<27>
    SLICE_X47Y68.DMUX    Tcind                 0.495   ALU1/div32/GND_22_o_GND_22_o_add_3_OUT<31>
                                                       ALU1/div32/Madd_GND_22_o_GND_22_o_add_3_OUT_xor<31>
    SLICE_X51Y67.C5      net (fanout=1)        0.547   ALU1/div32/GND_22_o_GND_22_o_add_3_OUT<31>
    SLICE_X51Y67.CLK     Tas                   0.093   ALU1/div32/rem_div<31>
                                                       ALU1/div32/Mmux_GND_22_o_GND_22_o_mux_11_OUT134
                                                       ALU1/div32/QuotientD_31
    -------------------------------------------------  ---------------------------
    Total                                      7.544ns (4.123ns logic, 3.421ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ALU1/Result1_multi_29 (SLICE_X54Y64.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ALU1/sll32/X_29 (FF)
  Destination:          ALU1/Result1_multi_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.281ns (Levels of Logic = 1)
  Clock Path Skew:      0.262ns (0.772 - 0.510)
  Source Clock:         CLOCK_BUFGP rising at 10.000ns
  Destination Clock:    CLOCK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ALU1/sll32/X_29 to ALU1/Result1_multi_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y64.BQ      Tcko                  0.141   ALU1/sll32/X<30>
                                                       ALU1/sll32/X_29
    SLICE_X54Y64.C6      net (fanout=4)        0.216   ALU1/sll32/X<29>
    SLICE_X54Y64.CLK     Tah         (-Th)     0.076   ALU1/Result1_multi<29>
                                                       ALU1/Mmux_Control[4]_Result1_multi[31]_wide_mux_66_OUT443
                                                       ALU1/Result1_multi_29
    -------------------------------------------------  ---------------------------
    Total                                      0.281ns (0.065ns logic, 0.216ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------

Paths for end point ALU1/Result1_multi_8 (SLICE_X53Y60.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.022ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ALU1/sll32/X_8 (FF)
  Destination:          ALU1/Result1_multi_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.285ns (Levels of Logic = 1)
  Clock Path Skew:      0.263ns (0.775 - 0.512)
  Source Clock:         CLOCK_BUFGP rising at 10.000ns
  Destination Clock:    CLOCK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ALU1/sll32/X_8 to ALU1/Result1_multi_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y59.BQ      Tcko                  0.141   ALU1/sll32/X<9>
                                                       ALU1/sll32/X_8
    SLICE_X53Y60.A5      net (fanout=2)        0.190   ALU1/sll32/X<8>
    SLICE_X53Y60.CLK     Tah         (-Th)     0.046   ALU1/Result1_multi<9>
                                                       ALU1/Mmux_Control[4]_Result1_multi[31]_wide_mux_66_OUT623
                                                       ALU1/Result1_multi_8
    -------------------------------------------------  ---------------------------
    Total                                      0.285ns (0.095ns logic, 0.190ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------

Paths for end point storage_89 (SLICE_X52Y78.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.031ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ALU1/Debug_multi_25 (FF)
  Destination:          storage_89 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.293ns (Levels of Logic = 1)
  Clock Path Skew:      0.262ns (0.765 - 0.503)
  Source Clock:         CLOCK_BUFGP rising at 10.000ns
  Destination Clock:    CLOCK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ALU1/Debug_multi_25 to storage_89
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y78.BQ      Tcko                  0.141   ALU1/Debug_multi<27>
                                                       ALU1/Debug_multi_25
    SLICE_X52Y78.B4      net (fanout=1)        0.199   ALU1/Debug_multi<25>
    SLICE_X52Y78.CLK     Tah         (-Th)     0.047   storage<91>
                                                       Mmux_state[1]_storage[114]_wide_mux_117_OUT1731
                                                       storage_89
    -------------------------------------------------  ---------------------------
    Total                                      0.293ns (0.094ns logic, 0.199ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.845ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: CLOCK_BUFGP/BUFG/I0
  Logical resource: CLOCK_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: CLOCK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: ALU1/multb32/S_61/CLK
  Logical resource: ALU1/multb32/S_64/CK
  Location pin: SLICE_X72Y66.CLK
  Clock network: CLOCK_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: ALU1/multb32/S_61/CLK
  Logical resource: ALU1/multb32/S_64/CK
  Location pin: SLICE_X72Y66.CLK
  Clock network: CLOCK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |    7.923|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 121192 paths, 0 nets, and 8757 connections

Design statistics:
   Minimum period:   7.923ns{1}   (Maximum frequency: 126.215MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Oct 01 12:52:08 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 623 MB



