/*
 * 项目：Smartkernel.Framework
 * 作者：曹艳白
 * 邮箱：caoyanbai@139.com
 */
namespace Smartkernel.Framework.Computer
{
	/// <summary>
	/// 内存的类型
	/// </summary>
	public enum SmartMemoryType
	{
		/// <summary>
		/// Unknown
		/// </summary>
		Unknown = 0,

		/// <summary>
		/// Other
		/// </summary>
		Other = 1,

		/// <summary>
		/// DRAM
		/// </summary>
		Dram = 2,

		/// <summary>
		/// Synchronous_DRAM
		/// </summary>
		SynchronousDram = 3,

		/// <summary>
		/// Cache_DRAM
		/// </summary>
		CacheDram = 4,

		/// <summary>
		/// EDO
		/// </summary>
		Edo = 5,

		/// <summary>
		/// EDRAM
		/// </summary>
		Edram = 6,

		/// <summary>
		/// VRAM
		/// </summary>
		Vram = 7,

		/// <summary>
		/// SRAM
		/// </summary>
		Sram = 8,

		/// <summary>
		/// RAM
		/// </summary>
		Ram = 9,

		/// <summary>
		/// ROM
		/// </summary>
		Rom = 10,

		/// <summary>
		/// Flash
		/// </summary>
		Flash = 11,

		/// <summary>
		/// EEPROM
		/// </summary>
		Eeprom = 12,

		/// <summary>
		/// FEPROM
		/// </summary>
		Feprom = 13,

		/// <summary>
		/// EPROM
		/// </summary>
		Eprom = 14,

		/// <summary>
		/// CDRAM
		/// </summary>
		Cdram = 15,

		/// <summary>
		/// Val_3DRAM
		/// </summary>
		Val3Dram = 16,

		/// <summary>
		/// SDRAM
		/// </summary>
		Sdram = 17,

		/// <summary>
		/// SGRAM
		/// </summary>
		Sgram = 18,

		/// <summary>
		/// RDRAM
		/// </summary>
		Rdram = 19,

		/// <summary>
		/// DDR
		/// </summary>
		Ddr = 20,

		/// <summary>
		/// NULL
		/// </summary>
		Null = 21
	}
}