Warning (10268): Verilog HDL information at test_VGA.v(261): always construct contains both blocking and non-blocking assignments File: C:/Users/HP/Documents/GitHub/lab06-2022-1-grupo09-22-1-jopaju/hdl/proyecto/test_VGA.v Line: 261
