{"vcs1":{"timestamp_begin":1769489807.298726991, "rt":6.88, "ut":6.41, "st":0.19}}
{"vcselab":{"timestamp_begin":1769489814.226594745, "rt":0.30, "ut":0.21, "st":0.06}}
{"link":{"timestamp_begin":1769489814.567114601, "rt":0.22, "ut":0.14, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769489807.042914290}
{"VCS_COMP_START_TIME": 1769489807.042914290}
{"VCS_COMP_END_TIME": 1769489814.837081069}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 351796}}
{"vcselab": {"peak_mem": 173708}}
