{
  "design": {
    "design_info": {
      "boundary_crc": "0xF5D247A6BE1FCF1E",
      "device": "xc7a35tcsg324-2",
      "name": "design_1",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.1",
      "validated": "true"
    },
    "design_tree": {
      "UART_TX_0": "",
      "UART_RX_0": "",
      "clk_wiz_1": "",
      "util_vector_logic_0": "",
      "MPairStorageControll_0": "",
      "Data_generator_0": ""
    },
    "ports": {
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_sys_clock",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000"
          }
        }
      },
      "usb2_uart_rxd": {
        "direction": "I"
      },
      "usb2_uart_txd": {
        "direction": "O"
      },
      "AUX4": {
        "direction": "O"
      }
    },
    "components": {
      "UART_TX_0": {
        "vlnv": "xilinx.com:module_ref:UART_TX:1.0",
        "xci_name": "design_1_UART_TX_0_0",
        "parameters": {
          "g_CLKS_PER_BIT": {
            "value": "25"
          },
          "width": {
            "value": "12"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "UART_TX",
          "boundary_crc": "0x0"
        },
        "ports": {
          "i_Clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "/clk_wiz_1_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "200000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "i_TX_DV": {
            "direction": "I"
          },
          "i_TX_Byte": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "enable_n": {
            "direction": "I"
          },
          "o_TX_Active": {
            "direction": "O"
          },
          "o_TX_Serial": {
            "direction": "O"
          },
          "o_TX_Done": {
            "direction": "O"
          }
        }
      },
      "UART_RX_0": {
        "vlnv": "xilinx.com:module_ref:UART_RX:1.0",
        "xci_name": "design_1_UART_RX_0_0",
        "parameters": {
          "Bytes_num": {
            "value": "2"
          },
          "g_CLKS_PER_BIT": {
            "value": "25"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "UART_RX",
          "boundary_crc": "0x0"
        },
        "ports": {
          "i_Clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "/clk_wiz_1_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "200000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "i_RX_Serial": {
            "direction": "I"
          },
          "o_RX_DV": {
            "direction": "O"
          },
          "o_Send_command": {
            "direction": "O"
          },
          "o_RX_Byte": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "test_led": {
            "direction": "O"
          }
        }
      },
      "clk_wiz_1": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_1_0",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "114.829"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "200.000"
          },
          "CLKOUT2_JITTER": {
            "value": "159.371"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "98.575"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "40.000"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_JITTER": {
            "value": "159.371"
          },
          "CLKOUT3_PHASE_ERROR": {
            "value": "98.575"
          },
          "CLKOUT3_REQUESTED_OUT_FREQ": {
            "value": "40.000"
          },
          "CLKOUT3_REQUESTED_PHASE": {
            "value": "90"
          },
          "CLKOUT3_USED": {
            "value": "true"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "5.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "25"
          },
          "MMCM_CLKOUT2_DIVIDE": {
            "value": "25"
          },
          "MMCM_CLKOUT2_PHASE": {
            "value": "90.000"
          },
          "NUM_OUT_CLKS": {
            "value": "3"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "RESET_PORT": {
            "value": "reset"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_HIGH"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_0_0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "MPairStorageControll_0": {
        "vlnv": "xilinx.com:module_ref:MPairStorageController:1.0",
        "xci_name": "design_1_MPairStorageControll_0_0",
        "parameters": {
          "record_delay": {
            "value": "10"
          },
          "rep_delay": {
            "value": "6000"
          },
          "width": {
            "value": "12"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "MPairStorageController",
          "boundary_crc": "0x0"
        },
        "ports": {
          "P_Rst": {
            "type": "rst",
            "direction": "I"
          },
          "ClkIn": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "/clk_wiz_1_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "40000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "Ena": {
            "direction": "I"
          },
          "DatIn": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "ClkOut": {
            "direction": "I"
          },
          "DatOut": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "Full": {
            "direction": "O"
          },
          "Done": {
            "direction": "O"
          },
          "wea": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "pulser": {
            "direction": "O"
          }
        }
      },
      "Data_generator_0": {
        "vlnv": "xilinx.com:module_ref:Data_generator:1.0",
        "xci_name": "design_1_Data_generator_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Data_generator",
          "boundary_crc": "0x0"
        },
        "ports": {
          "CLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "/clk_wiz_1_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "40000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "90.0",
                "value_src": "ip_prop"
              }
            }
          },
          "DataOut": {
            "direction": "O",
            "left": "11",
            "right": "0"
          }
        }
      }
    },
    "nets": {
      "clk_wiz_1_clk_out1": {
        "ports": [
          "clk_wiz_1/clk_out1",
          "UART_RX_0/i_Clk",
          "UART_TX_0/i_Clk"
        ]
      },
      "sys_clock_1": {
        "ports": [
          "sys_clock",
          "clk_wiz_1/clk_in1"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "util_vector_logic_0/Op1"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "util_vector_logic_0/Res",
          "clk_wiz_1/reset"
        ]
      },
      "usb2_uart_rxd_1": {
        "ports": [
          "usb2_uart_rxd",
          "UART_RX_0/i_RX_Serial"
        ]
      },
      "UART_RX_0_o_Send_command": {
        "ports": [
          "UART_RX_0/o_Send_command",
          "MPairStorageControll_0/P_Rst",
          "AUX4"
        ]
      },
      "UART_TX_0_o_TX_Done": {
        "ports": [
          "UART_TX_0/o_TX_Done",
          "MPairStorageControll_0/ClkOut"
        ]
      },
      "UART_TX_0_o_TX_Serial": {
        "ports": [
          "UART_TX_0/o_TX_Serial",
          "usb2_uart_txd"
        ]
      },
      "clk_wiz_1_clk_out2": {
        "ports": [
          "clk_wiz_1/clk_out2",
          "MPairStorageControll_0/ClkIn"
        ]
      },
      "clk_wiz_1_locked": {
        "ports": [
          "clk_wiz_1/locked",
          "MPairStorageControll_0/Ena"
        ]
      },
      "MPairStorageControll_0_Done": {
        "ports": [
          "MPairStorageControll_0/Done",
          "UART_TX_0/enable_n"
        ]
      },
      "MPairStorageControll_0_Full": {
        "ports": [
          "MPairStorageControll_0/Full",
          "UART_TX_0/i_TX_DV"
        ]
      },
      "MPairStorageControll_0_DatOut": {
        "ports": [
          "MPairStorageControll_0/DatOut",
          "UART_TX_0/i_TX_Byte"
        ]
      },
      "clk_wiz_1_clk_out3": {
        "ports": [
          "clk_wiz_1/clk_out3",
          "Data_generator_0/CLK"
        ]
      },
      "Data_generator_0_DataOut": {
        "ports": [
          "Data_generator_0/DataOut",
          "MPairStorageControll_0/DatIn"
        ]
      }
    }
  }
}