// Seed: 450728758
module module_0 ();
  wire id_1;
  assign module_1.id_7 = 0;
endmodule
module module_0 (
    output tri id_0,
    output wand id_1,
    output wire id_2,
    input uwire id_3,
    input wor id_4,
    input wor id_5,
    input uwire id_6,
    output uwire id_7,
    input uwire id_8,
    output wor module_1,
    output supply0 id_10
);
  wire [1 : 1] id_12;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_0 = 32'd13,
    parameter id_1 = 32'd79,
    parameter id_3 = 32'd77
) (
    input  uwire _id_0,
    output wire  _id_1
);
  wire [-1 : id_0] _id_3;
  logic [7:0] id_4[id_3 : id_1];
  assign id_4[id_0] = 1;
  module_0 modCall_1 ();
endmodule
