{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670360521125 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670360521141 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 06 15:02:01 2022 " "Processing started: Tue Dec 06 15:02:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670360521141 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670360521141 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off term_project -c term_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off term_project -c term_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670360521141 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670360522000 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670360522000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/term project extra/nbitregister.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/term project extra/nbitregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nbitregister " "Found entity 1: Nbitregister" {  } { { "../term project extra/Nbitregister.v" "" { Text "Z:/MyCSE2441Labs/term project extra/Nbitregister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670360528368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670360528368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/term project extra/nbitou.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/term project extra/nbitou.v" { { "Info" "ISGN_ENTITY_NAME" "1 NbitOU " "Found entity 1: NbitOU" {  } { { "../term project extra/NbitOU.v" "" { Text "Z:/MyCSE2441Labs/term project extra/NbitOU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670360528415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670360528415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab 11/clock_div.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab 11/clock_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_div " "Found entity 1: clock_div" {  } { { "../Lab 11/clock_div.v" "" { Text "Z:/MyCSE2441Labs/Lab 11/clock_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670360528478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670360528478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab5/binary2seven.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab5/binary2seven.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary2seven " "Found entity 1: binary2seven" {  } { { "../Lab5/binary2seven.v" "" { Text "Z:/MyCSE2441Labs/Lab5/binary2seven.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670360528540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670360528540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab 10/calc_out_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab 10/calc_out_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 calc_out_unit " "Found entity 1: calc_out_unit" {  } { { "../Lab 10/calc_out_unit.v" "" { Text "Z:/MyCSE2441Labs/Lab 10/calc_out_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670360528618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670360528618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab9/mux_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab9/mux_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_reg " "Found entity 1: MUX_reg" {  } { { "../Lab9/MUX_reg.v" "" { Text "Z:/MyCSE2441Labs/Lab9/MUX_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670360528681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670360528681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab 6/fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab 6/fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "../Lab 6/fulladder.v" "" { Text "Z:/MyCSE2441Labs/Lab 6/fulladder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670360528743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670360528743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetect.v 1 1 " "Found 1 design units, including 1 entities, in source file edgedetect.v" { { "Info" "ISGN_ENTITY_NAME" "1 EdgeDetect " "Found entity 1: EdgeDetect" {  } { { "EdgeDetect.v" "" { Text "Z:/MyCSE2441Labs/Term Project/EdgeDetect.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670360528806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670360528806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab 11/shift_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab 11/shift_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "../Lab 11/shift_reg.v" "" { Text "Z:/MyCSE2441Labs/Lab 11/shift_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670360528853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670360528853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab 11/keypad_input.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab 11/keypad_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_input " "Found entity 1: keypad_input" {  } { { "../Lab 11/keypad_input.v" "" { Text "Z:/MyCSE2441Labs/Lab 11/keypad_input.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670360528915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670360528915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab 11/keypad_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab 11/keypad_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_fsm " "Found entity 1: keypad_fsm" {  } { { "../Lab 11/keypad_fsm.v" "" { Text "Z:/MyCSE2441Labs/Lab 11/keypad_fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670360528977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670360528977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab 11/keypad_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab 11/keypad_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_decoder " "Found entity 1: keypad_decoder" {  } { { "../Lab 11/keypad_decoder.v" "" { Text "Z:/MyCSE2441Labs/Lab 11/keypad_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670360529040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670360529040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab 11/keypad_base.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab 11/keypad_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_base " "Found entity 1: keypad_base" {  } { { "../Lab 11/keypad_base.v" "" { Text "Z:/MyCSE2441Labs/Lab 11/keypad_base.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670360529102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670360529102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab 11/calc_in_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab 11/calc_in_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 calc_in_unit " "Found entity 1: calc_in_unit" {  } { { "../Lab 11/calc_in_unit.v" "" { Text "Z:/MyCSE2441Labs/Lab 11/calc_in_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670360529149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670360529149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab 11/bcd2binarysm.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab 11/bcd2binarysm.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD2BinarySM " "Found entity 1: BCD2BinarySM" {  } { { "../Lab 11/BCD2BinarySM.v" "" { Text "Z:/MyCSE2441Labs/Lab 11/BCD2BinarySM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670360529212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670360529212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab 10/half_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab 10/half_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "../Lab 10/half_adder.v" "" { Text "Z:/MyCSE2441Labs/Lab 10/half_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670360529274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670360529274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab 10/binary2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab 10/binary2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary2bcd " "Found entity 1: binary2bcd" {  } { { "../Lab 10/binary2bcd.v" "" { Text "Z:/MyCSE2441Labs/Lab 10/binary2bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670360529337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670360529337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab 10/add3.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab 10/add3.v" { { "Info" "ISGN_ENTITY_NAME" "1 add3 " "Found entity 1: add3" {  } { { "../Lab 10/add3.v" "" { Text "Z:/MyCSE2441Labs/Lab 10/add3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670360529399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670360529399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab9/eightbit_ripplecarryadder.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab9/eightbit_ripplecarryadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 eightbit_ripplecarryadder " "Found entity 1: eightbit_ripplecarryadder" {  } { { "../Lab9/eightbit_ripplecarryadder.v" "" { Text "Z:/MyCSE2441Labs/Lab9/eightbit_ripplecarryadder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670360529462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670360529462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/term project extra/calc_out.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/term project extra/calc_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 calc_out " "Found entity 1: calc_out" {  } { { "../term project extra/calc_out.v" "" { Text "Z:/MyCSE2441Labs/term project extra/calc_out.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670360529524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670360529524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/term project extra/two_funct_au.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/term project extra/two_funct_au.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_funct_au " "Found entity 1: two_funct_au" {  } { { "../term project extra/two_funct_au.v" "" { Text "Z:/MyCSE2441Labs/term project extra/two_funct_au.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670360529571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670360529571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/term project extra/two2onemux.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/term project extra/two2onemux.v" { { "Info" "ISGN_ENTITY_NAME" "1 two2onemux " "Found entity 1: two2onemux" {  } { { "../term project extra/two2onemux.v" "" { Text "Z:/MyCSE2441Labs/term project extra/two2onemux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670360529634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670360529634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "Z:/MyCSE2441Labs/Term Project/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670360529696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670360529696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "term_project.v 1 1 " "Found 1 design units, including 1 entities, in source file term_project.v" { { "Info" "ISGN_ENTITY_NAME" "1 term_project " "Found entity 1: term_project" {  } { { "term_project.v" "" { Text "Z:/MyCSE2441Labs/Term Project/term_project.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670360529759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670360529759 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "calc_out.v(56) " "Verilog HDL Instantiation warning at calc_out.v(56): instance has no name" {  } { { "../term project extra/calc_out.v" "" { Text "Z:/MyCSE2441Labs/term project extra/calc_out.v" 56 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670360529759 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "calc_out.v(71) " "Verilog HDL Instantiation warning at calc_out.v(71): instance has no name" {  } { { "../term project extra/calc_out.v" "" { Text "Z:/MyCSE2441Labs/term project extra/calc_out.v" 71 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670360529759 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "calc_out.v(86) " "Verilog HDL Instantiation warning at calc_out.v(86): instance has no name" {  } { { "../term project extra/calc_out.v" "" { Text "Z:/MyCSE2441Labs/term project extra/calc_out.v" 86 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670360529759 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "calc_out.v(100) " "Verilog HDL Instantiation warning at calc_out.v(100): instance has no name" {  } { { "../term project extra/calc_out.v" "" { Text "Z:/MyCSE2441Labs/term project extra/calc_out.v" 100 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670360529759 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "calc_out.v(129) " "Verilog HDL Instantiation warning at calc_out.v(129): instance has no name" {  } { { "../term project extra/calc_out.v" "" { Text "Z:/MyCSE2441Labs/term project extra/calc_out.v" 129 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670360529759 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "two_funct_au.v(46) " "Verilog HDL Instantiation warning at two_funct_au.v(46): instance has no name" {  } { { "../term project extra/two_funct_au.v" "" { Text "Z:/MyCSE2441Labs/term project extra/two_funct_au.v" 46 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670360529759 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "term_project " "Elaborating entity \"term_project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670360530243 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "X term_project.v(6) " "Output port \"X\" at term_project.v(6) has no driver" {  } { { "term_project.v" "" { Text "Z:/MyCSE2441Labs/Term Project/term_project.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1670360530243 "|term_project"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:CU " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:CU\"" {  } { { "term_project.v" "CU" { Text "Z:/MyCSE2441Labs/Term Project/term_project.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670360530368 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clear control_unit.v(20) " "Verilog HDL Always Construct warning at control_unit.v(20): inferring latch(es) for variable \"clear\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "Z:/MyCSE2441Labs/Term Project/control_unit.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1670360530368 "|term_project|control_unit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LoadA control_unit.v(20) " "Verilog HDL Always Construct warning at control_unit.v(20): inferring latch(es) for variable \"LoadA\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "Z:/MyCSE2441Labs/Term Project/control_unit.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1670360530368 "|term_project|control_unit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LoadB control_unit.v(20) " "Verilog HDL Always Construct warning at control_unit.v(20): inferring latch(es) for variable \"LoadB\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "Z:/MyCSE2441Labs/Term Project/control_unit.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1670360530368 "|term_project|control_unit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LoadR control_unit.v(20) " "Verilog HDL Always Construct warning at control_unit.v(20): inferring latch(es) for variable \"LoadR\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "Z:/MyCSE2441Labs/Term Project/control_unit.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1670360530368 "|term_project|control_unit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LoadOU control_unit.v(20) " "Verilog HDL Always Construct warning at control_unit.v(20): inferring latch(es) for variable \"LoadOU\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "Z:/MyCSE2441Labs/Term Project/control_unit.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1670360530368 "|term_project|control_unit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Iuau control_unit.v(20) " "Verilog HDL Always Construct warning at control_unit.v(20): inferring latch(es) for variable \"Iuau\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "Z:/MyCSE2441Labs/Term Project/control_unit.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1670360530368 "|term_project|control_unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Iuau control_unit.v(20) " "Inferred latch for \"Iuau\" at control_unit.v(20)" {  } { { "control_unit.v" "" { Text "Z:/MyCSE2441Labs/Term Project/control_unit.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670360530368 "|term_project|control_unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LoadOU control_unit.v(20) " "Inferred latch for \"LoadOU\" at control_unit.v(20)" {  } { { "control_unit.v" "" { Text "Z:/MyCSE2441Labs/Term Project/control_unit.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670360530368 "|term_project|control_unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LoadR control_unit.v(20) " "Inferred latch for \"LoadR\" at control_unit.v(20)" {  } { { "control_unit.v" "" { Text "Z:/MyCSE2441Labs/Term Project/control_unit.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670360530368 "|term_project|control_unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LoadB control_unit.v(20) " "Inferred latch for \"LoadB\" at control_unit.v(20)" {  } { { "control_unit.v" "" { Text "Z:/MyCSE2441Labs/Term Project/control_unit.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670360530368 "|term_project|control_unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LoadA control_unit.v(20) " "Inferred latch for \"LoadA\" at control_unit.v(20)" {  } { { "control_unit.v" "" { Text "Z:/MyCSE2441Labs/Term Project/control_unit.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670360530368 "|term_project|control_unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clear control_unit.v(20) " "Inferred latch for \"clear\" at control_unit.v(20)" {  } { { "control_unit.v" "" { Text "Z:/MyCSE2441Labs/Term Project/control_unit.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670360530368 "|term_project|control_unit:CU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EdgeDetect control_unit:CU\|EdgeDetect:INST " "Elaborating entity \"EdgeDetect\" for hierarchy \"control_unit:CU\|EdgeDetect:INST\"" {  } { { "control_unit.v" "INST" { Text "Z:/MyCSE2441Labs/Term Project/control_unit.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670360530540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calc_in_unit calc_in_unit:INPUT " "Elaborating entity \"calc_in_unit\" for hierarchy \"calc_in_unit:INPUT\"" {  } { { "term_project.v" "INPUT" { Text "Z:/MyCSE2441Labs/Term Project/term_project.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670360530571 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "out calc_in_unit.v(37) " "Verilog HDL Always Construct warning at calc_in_unit.v(37): variable \"out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Lab 11/calc_in_unit.v" "" { Text "Z:/MyCSE2441Labs/Lab 11/calc_in_unit.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670360530571 "|term_project|calc_in_unit:INPUT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_input calc_in_unit:INPUT\|keypad_input:ki " "Elaborating entity \"keypad_input\" for hierarchy \"calc_in_unit:INPUT\|keypad_input:ki\"" {  } { { "../Lab 11/calc_in_unit.v" "ki" { Text "Z:/MyCSE2441Labs/Lab 11/calc_in_unit.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670360530586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_base calc_in_unit:INPUT\|keypad_input:ki\|keypad_base:keypad_base " "Elaborating entity \"keypad_base\" for hierarchy \"calc_in_unit:INPUT\|keypad_input:ki\|keypad_base:keypad_base\"" {  } { { "../Lab 11/keypad_input.v" "keypad_base" { Text "Z:/MyCSE2441Labs/Lab 11/keypad_input.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670360530618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_div calc_in_unit:INPUT\|keypad_input:ki\|keypad_base:keypad_base\|clock_div:keypad_clock_divider " "Elaborating entity \"clock_div\" for hierarchy \"calc_in_unit:INPUT\|keypad_input:ki\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\"" {  } { { "../Lab 11/keypad_base.v" "keypad_clock_divider" { Text "Z:/MyCSE2441Labs/Lab 11/keypad_base.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670360530665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_fsm calc_in_unit:INPUT\|keypad_input:ki\|keypad_base:keypad_base\|keypad_fsm:keypad_fsm " "Elaborating entity \"keypad_fsm\" for hierarchy \"calc_in_unit:INPUT\|keypad_input:ki\|keypad_base:keypad_base\|keypad_fsm:keypad_fsm\"" {  } { { "../Lab 11/keypad_base.v" "keypad_fsm" { Text "Z:/MyCSE2441Labs/Lab 11/keypad_base.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670360530696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_decoder calc_in_unit:INPUT\|keypad_input:ki\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder " "Elaborating entity \"keypad_decoder\" for hierarchy \"calc_in_unit:INPUT\|keypad_input:ki\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder\"" {  } { { "../Lab 11/keypad_base.v" "keypad_key_decoder" { Text "Z:/MyCSE2441Labs/Lab 11/keypad_base.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670360530727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg calc_in_unit:INPUT\|keypad_input:ki\|shift_reg:shift_reg " "Elaborating entity \"shift_reg\" for hierarchy \"calc_in_unit:INPUT\|keypad_input:ki\|shift_reg:shift_reg\"" {  } { { "../Lab 11/keypad_input.v" "shift_reg" { Text "Z:/MyCSE2441Labs/Lab 11/keypad_input.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670360530774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD2BinarySM calc_in_unit:INPUT\|BCD2BinarySM:b2b " "Elaborating entity \"BCD2BinarySM\" for hierarchy \"calc_in_unit:INPUT\|BCD2BinarySM:b2b\"" {  } { { "../Lab 11/calc_in_unit.v" "b2b" { Text "Z:/MyCSE2441Labs/Lab 11/calc_in_unit.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670360530805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calc_out_unit calc_in_unit:INPUT\|calc_out_unit:b2sm " "Elaborating entity \"calc_out_unit\" for hierarchy \"calc_in_unit:INPUT\|calc_out_unit:b2sm\"" {  } { { "../Lab 11/calc_in_unit.v" "b2sm" { Text "Z:/MyCSE2441Labs/Lab 11/calc_in_unit.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670360530836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder calc_in_unit:INPUT\|calc_out_unit:b2sm\|half_adder:s7 " "Elaborating entity \"half_adder\" for hierarchy \"calc_in_unit:INPUT\|calc_out_unit:b2sm\|half_adder:s7\"" {  } { { "../Lab 10/calc_out_unit.v" "s7" { Text "Z:/MyCSE2441Labs/Lab 10/calc_out_unit.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670360530852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_funct_au two_funct_au:au " "Elaborating entity \"two_funct_au\" for hierarchy \"two_funct_au:au\"" {  } { { "term_project.v" "au" { Text "Z:/MyCSE2441Labs/Term Project/term_project.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670360530883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nbitregister two_funct_au:au\|Nbitregister:Nbitregister_inst1 " "Elaborating entity \"Nbitregister\" for hierarchy \"two_funct_au:au\|Nbitregister:Nbitregister_inst1\"" {  } { { "../term project extra/two_funct_au.v" "Nbitregister_inst1" { Text "Z:/MyCSE2441Labs/term project extra/two_funct_au.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670360530915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightbit_ripplecarryadder two_funct_au:au\|eightbit_ripplecarryadder:comb_3 " "Elaborating entity \"eightbit_ripplecarryadder\" for hierarchy \"two_funct_au:au\|eightbit_ripplecarryadder:comb_3\"" {  } { { "../term project extra/two_funct_au.v" "comb_3" { Text "Z:/MyCSE2441Labs/term project extra/two_funct_au.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670360530946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder two_funct_au:au\|eightbit_ripplecarryadder:comb_3\|fulladder:s0 " "Elaborating entity \"fulladder\" for hierarchy \"two_funct_au:au\|eightbit_ripplecarryadder:comb_3\|fulladder:s0\"" {  } { { "../Lab9/eightbit_ripplecarryadder.v" "s0" { Text "Z:/MyCSE2441Labs/Lab9/eightbit_ripplecarryadder.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670360530977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two2onemux two2onemux:two2onemux_inst " "Elaborating entity \"two2onemux\" for hierarchy \"two2onemux:two2onemux_inst\"" {  } { { "term_project.v" "two2onemux_inst" { Text "Z:/MyCSE2441Labs/Term Project/term_project.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670360531008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calc_out calc_out:calc_output " "Elaborating entity \"calc_out\" for hierarchy \"calc_out:calc_output\"" {  } { { "term_project.v" "calc_output" { Text "Z:/MyCSE2441Labs/Term Project/term_project.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670360531039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary2bcd calc_out:calc_output\|binary2bcd:comb_3 " "Elaborating entity \"binary2bcd\" for hierarchy \"calc_out:calc_output\|binary2bcd:comb_3\"" {  } { { "../term project extra/calc_out.v" "comb_3" { Text "Z:/MyCSE2441Labs/term project extra/calc_out.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670360531086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add3 calc_out:calc_output\|binary2bcd:comb_3\|add3:m1 " "Elaborating entity \"add3\" for hierarchy \"calc_out:calc_output\|binary2bcd:comb_3\|add3:m1\"" {  } { { "../Lab 10/binary2bcd.v" "m1" { Text "Z:/MyCSE2441Labs/Lab 10/binary2bcd.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670360531118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary2seven calc_out:calc_output\|binary2seven:comb_4 " "Elaborating entity \"binary2seven\" for hierarchy \"calc_out:calc_output\|binary2seven:comb_4\"" {  } { { "../term project extra/calc_out.v" "comb_4" { Text "Z:/MyCSE2441Labs/term project extra/calc_out.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670360531149 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "calc_in_unit:INPUT\|keypad_input:ki\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder\|WideOr4~0 " "Found clock multiplexer calc_in_unit:INPUT\|keypad_input:ki\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder\|WideOr4~0" {  } { { "../Lab 11/keypad_decoder.v" "" { Text "Z:/MyCSE2441Labs/Lab 11/keypad_decoder.v" 19 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1670360532008 "|term_project|calc_in_unit:INPUT|keypad_input:ki|keypad_base:keypad_base|keypad_decoder:keypad_key_decoder|WideOr4~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1670360532008 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "calc_in_unit:INPUT\|BCD2BinarySM:b2b\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"calc_in_unit:INPUT\|BCD2BinarySM:b2b\|Mult0\"" {  } { { "../Lab 11/BCD2BinarySM.v" "Mult0" { Text "Z:/MyCSE2441Labs/Lab 11/BCD2BinarySM.v" 6 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670360532039 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1670360532039 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "calc_in_unit:INPUT\|BCD2BinarySM:b2b\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"calc_in_unit:INPUT\|BCD2BinarySM:b2b\|lpm_mult:Mult0\"" {  } { { "../Lab 11/BCD2BinarySM.v" "" { Text "Z:/MyCSE2441Labs/Lab 11/BCD2BinarySM.v" 6 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670360532117 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "calc_in_unit:INPUT\|BCD2BinarySM:b2b\|lpm_mult:Mult0 " "Instantiated megafunction \"calc_in_unit:INPUT\|BCD2BinarySM:b2b\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670360532117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670360532117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670360532117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670360532117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670360532117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670360532117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670360532117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670360532117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670360532117 ""}  } { { "../Lab 11/BCD2BinarySM.v" "" { Text "Z:/MyCSE2441Labs/Lab 11/BCD2BinarySM.v" 6 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670360532117 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "calc_in_unit:INPUT\|BCD2BinarySM:b2b\|lpm_mult:Mult0\|multcore:mult_core calc_in_unit:INPUT\|BCD2BinarySM:b2b\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"calc_in_unit:INPUT\|BCD2BinarySM:b2b\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"calc_in_unit:INPUT\|BCD2BinarySM:b2b\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "../Lab 11/BCD2BinarySM.v" "" { Text "Z:/MyCSE2441Labs/Lab 11/BCD2BinarySM.v" 6 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670360532164 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "calc_in_unit:INPUT\|BCD2BinarySM:b2b\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder calc_in_unit:INPUT\|BCD2BinarySM:b2b\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"calc_in_unit:INPUT\|BCD2BinarySM:b2b\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"calc_in_unit:INPUT\|BCD2BinarySM:b2b\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../Lab 11/BCD2BinarySM.v" "" { Text "Z:/MyCSE2441Labs/Lab 11/BCD2BinarySM.v" 6 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670360532180 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "calc_in_unit:INPUT\|BCD2BinarySM:b2b\|lpm_mult:Mult0\|altshift:external_latency_ffs calc_in_unit:INPUT\|BCD2BinarySM:b2b\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"calc_in_unit:INPUT\|BCD2BinarySM:b2b\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"calc_in_unit:INPUT\|BCD2BinarySM:b2b\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "../Lab 11/BCD2BinarySM.v" "" { Text "Z:/MyCSE2441Labs/Lab 11/BCD2BinarySM.v" 6 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670360532211 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1670360532477 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "X\[0\] GND " "Pin \"X\[0\]\" is stuck at GND" {  } { { "term_project.v" "" { Text "Z:/MyCSE2441Labs/Term Project/term_project.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670360532586 "|term_project|X[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X\[1\] GND " "Pin \"X\[1\]\" is stuck at GND" {  } { { "term_project.v" "" { Text "Z:/MyCSE2441Labs/Term Project/term_project.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670360532586 "|term_project|X[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X\[2\] GND " "Pin \"X\[2\]\" is stuck at GND" {  } { { "term_project.v" "" { Text "Z:/MyCSE2441Labs/Term Project/term_project.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670360532586 "|term_project|X[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X\[3\] GND " "Pin \"X\[3\]\" is stuck at GND" {  } { { "term_project.v" "" { Text "Z:/MyCSE2441Labs/Term Project/term_project.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670360532586 "|term_project|X[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X\[4\] GND " "Pin \"X\[4\]\" is stuck at GND" {  } { { "term_project.v" "" { Text "Z:/MyCSE2441Labs/Term Project/term_project.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670360532586 "|term_project|X[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X\[5\] GND " "Pin \"X\[5\]\" is stuck at GND" {  } { { "term_project.v" "" { Text "Z:/MyCSE2441Labs/Term Project/term_project.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670360532586 "|term_project|X[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X\[6\] GND " "Pin \"X\[6\]\" is stuck at GND" {  } { { "term_project.v" "" { Text "Z:/MyCSE2441Labs/Term Project/term_project.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670360532586 "|term_project|X[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X\[7\] GND " "Pin \"X\[7\]\" is stuck at GND" {  } { { "term_project.v" "" { Text "Z:/MyCSE2441Labs/Term Project/term_project.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670360532586 "|term_project|X[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b3 GND " "Pin \"b3\" is stuck at GND" {  } { { "term_project.v" "" { Text "Z:/MyCSE2441Labs/Term Project/term_project.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670360532586 "|term_project|b3"} { "Warning" "WMLS_MLS_STUCK_PIN" "c3 GND " "Pin \"c3\" is stuck at GND" {  } { { "term_project.v" "" { Text "Z:/MyCSE2441Labs/Term Project/term_project.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670360532586 "|term_project|c3"} { "Warning" "WMLS_MLS_STUCK_PIN" "g3 VCC " "Pin \"g3\" is stuck at VCC" {  } { { "term_project.v" "" { Text "Z:/MyCSE2441Labs/Term Project/term_project.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670360532586 "|term_project|g3"} { "Warning" "WMLS_MLS_STUCK_PIN" "a4 VCC " "Pin \"a4\" is stuck at VCC" {  } { { "term_project.v" "" { Text "Z:/MyCSE2441Labs/Term Project/term_project.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670360532586 "|term_project|a4"} { "Warning" "WMLS_MLS_STUCK_PIN" "b4 VCC " "Pin \"b4\" is stuck at VCC" {  } { { "term_project.v" "" { Text "Z:/MyCSE2441Labs/Term Project/term_project.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670360532586 "|term_project|b4"} { "Warning" "WMLS_MLS_STUCK_PIN" "c4 VCC " "Pin \"c4\" is stuck at VCC" {  } { { "term_project.v" "" { Text "Z:/MyCSE2441Labs/Term Project/term_project.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670360532586 "|term_project|c4"} { "Warning" "WMLS_MLS_STUCK_PIN" "d4 VCC " "Pin \"d4\" is stuck at VCC" {  } { { "term_project.v" "" { Text "Z:/MyCSE2441Labs/Term Project/term_project.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670360532586 "|term_project|d4"} { "Warning" "WMLS_MLS_STUCK_PIN" "e4 VCC " "Pin \"e4\" is stuck at VCC" {  } { { "term_project.v" "" { Text "Z:/MyCSE2441Labs/Term Project/term_project.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670360532586 "|term_project|e4"} { "Warning" "WMLS_MLS_STUCK_PIN" "f4 VCC " "Pin \"f4\" is stuck at VCC" {  } { { "term_project.v" "" { Text "Z:/MyCSE2441Labs/Term Project/term_project.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670360532586 "|term_project|f4"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1670360532586 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1670360532648 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670360533133 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670360533805 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670360533805 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "337 " "Implemented 337 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670360534461 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670360534461 ""} { "Info" "ICUT_CUT_TM_LCELLS" "279 " "Implemented 279 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670360534461 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670360534461 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4801 " "Peak virtual memory: 4801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670360534617 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 06 15:02:14 2022 " "Processing ended: Tue Dec 06 15:02:14 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670360534617 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670360534617 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670360534617 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670360534617 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1670360536851 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670360536866 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 06 15:02:16 2022 " "Processing started: Tue Dec 06 15:02:16 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670360536866 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1670360536866 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off term_project -c term_project " "Command: quartus_fit --read_settings_files=off --write_settings_files=off term_project -c term_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1670360536866 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1670360536944 ""}
{ "Info" "0" "" "Project  = term_project" {  } {  } 0 0 "Project  = term_project" 0 0 "Fitter" 0 0 1670360536944 ""}
{ "Info" "0" "" "Revision = term_project" {  } {  } 0 0 "Revision = term_project" 0 0 "Fitter" 0 0 1670360536944 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1670360537272 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1670360537272 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "term_project 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"term_project\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1670360537288 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1670360537335 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1670360537335 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1670360537538 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1670360537554 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670360537663 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670360537663 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670360537663 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670360537663 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670360537663 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670360537663 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670360537663 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670360537663 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670360537663 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670360537663 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670360537663 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670360537663 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670360537663 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1670360537663 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "Z:/MyCSE2441Labs/Term Project/" { { 0 { 0 ""} 0 665 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670360537663 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "Z:/MyCSE2441Labs/Term Project/" { { 0 { 0 ""} 0 667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670360537663 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "Z:/MyCSE2441Labs/Term Project/" { { 0 { 0 ""} 0 669 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670360537663 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "Z:/MyCSE2441Labs/Term Project/" { { 0 { 0 ""} 0 671 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670360537663 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "Z:/MyCSE2441Labs/Term Project/" { { 0 { 0 ""} 0 673 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670360537663 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "Z:/MyCSE2441Labs/Term Project/" { { 0 { 0 ""} 0 675 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670360537663 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "Z:/MyCSE2441Labs/Term Project/" { { 0 { 0 ""} 0 677 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670360537663 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "Z:/MyCSE2441Labs/Term Project/" { { 0 { 0 ""} 0 679 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670360537663 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1670360537663 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1670360537663 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1670360537663 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1670360537663 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1670360537663 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1670360537679 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "8 58 " "No exact pin location assignment(s) for 8 pins of 58 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1670360537897 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "The Timing Analyzer is analyzing 5 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1670360538350 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "term_project.sdc " "Synopsys Design Constraints File file not found: 'term_project.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1670360538350 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1670360538350 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1670360538350 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1670360538366 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1670360538366 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clock~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670360538382 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit:CU\|EdgeDetect:INST\|in_delay " "Destination node control_unit:CU\|EdgeDetect:INST\|in_delay" {  } { { "EdgeDetect.v" "" { Text "Z:/MyCSE2441Labs/Term Project/EdgeDetect.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "Z:/MyCSE2441Labs/Term Project/" { { 0 { 0 ""} 0 262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670360538382 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1670360538382 ""}  } { { "term_project.v" "" { Text "Z:/MyCSE2441Labs/Term Project/term_project.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "Z:/MyCSE2441Labs/Term Project/" { { 0 { 0 ""} 0 658 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670360538382 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "calc_in_unit:INPUT\|keypad_input:ki\|keypad_base:keypad_base\|valid  " "Automatically promoted node calc_in_unit:INPUT\|keypad_input:ki\|keypad_base:keypad_base\|valid " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670360538382 ""}  } { { "../Lab 11/keypad_base.v" "" { Text "Z:/MyCSE2441Labs/Lab 11/keypad_base.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "Z:/MyCSE2441Labs/Term Project/" { { 0 { 0 ""} 0 260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670360538382 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "control_unit:CU\|LoadA  " "Automatically promoted node control_unit:CU\|LoadA " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670360538382 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit:CU\|LoadA " "Destination node control_unit:CU\|LoadA" {  } { { "control_unit.v" "" { Text "Z:/MyCSE2441Labs/Term Project/control_unit.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "Z:/MyCSE2441Labs/Term Project/" { { 0 { 0 ""} 0 269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670360538382 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1670360538382 ""}  } { { "control_unit.v" "" { Text "Z:/MyCSE2441Labs/Term Project/control_unit.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "Z:/MyCSE2441Labs/Term Project/" { { 0 { 0 ""} 0 269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670360538382 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "control_unit:CU\|LoadB  " "Automatically promoted node control_unit:CU\|LoadB " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670360538382 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit:CU\|LoadB " "Destination node control_unit:CU\|LoadB" {  } { { "control_unit.v" "" { Text "Z:/MyCSE2441Labs/Term Project/control_unit.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "Z:/MyCSE2441Labs/Term Project/" { { 0 { 0 ""} 0 270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670360538382 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1670360538382 ""}  } { { "control_unit.v" "" { Text "Z:/MyCSE2441Labs/Term Project/control_unit.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "Z:/MyCSE2441Labs/Term Project/" { { 0 { 0 ""} 0 270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670360538382 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "control_unit:CU\|LoadR  " "Automatically promoted node control_unit:CU\|LoadR " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670360538382 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit:CU\|LoadR " "Destination node control_unit:CU\|LoadR" {  } { { "control_unit.v" "" { Text "Z:/MyCSE2441Labs/Term Project/control_unit.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "Z:/MyCSE2441Labs/Term Project/" { { 0 { 0 ""} 0 271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670360538382 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1670360538382 ""}  } { { "control_unit.v" "" { Text "Z:/MyCSE2441Labs/Term Project/control_unit.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "Z:/MyCSE2441Labs/Term Project/" { { 0 { 0 ""} 0 271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670360538382 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "control_unit:CU\|EdgeDetect:INST\|out  " "Automatically promoted node control_unit:CU\|EdgeDetect:INST\|out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670360538382 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit:CU\|state.s1 " "Destination node control_unit:CU\|state.s1" {  } { { "control_unit.v" "" { Text "Z:/MyCSE2441Labs/Term Project/control_unit.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "Z:/MyCSE2441Labs/Term Project/" { { 0 { 0 ""} 0 265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670360538382 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit:CU\|state.s0 " "Destination node control_unit:CU\|state.s0" {  } { { "control_unit.v" "" { Text "Z:/MyCSE2441Labs/Term Project/control_unit.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "Z:/MyCSE2441Labs/Term Project/" { { 0 { 0 ""} 0 264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670360538382 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit:CU\|state.s2 " "Destination node control_unit:CU\|state.s2" {  } { { "control_unit.v" "" { Text "Z:/MyCSE2441Labs/Term Project/control_unit.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "Z:/MyCSE2441Labs/Term Project/" { { 0 { 0 ""} 0 266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670360538382 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1670360538382 ""}  } { { "EdgeDetect.v" "" { Text "Z:/MyCSE2441Labs/Term Project/EdgeDetect.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "Z:/MyCSE2441Labs/Term Project/" { { 0 { 0 ""} 0 263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670360538382 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1670360538991 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1670360538991 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1670360538991 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1670360538991 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1670360538991 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1670360538991 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1670360538991 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1670360538991 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1670360539022 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1670360539022 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1670360539022 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 2.5V 0 8 0 " "Number of I/O pins in group: 8 (unused VREF, 2.5V VCCIO, 0 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1670360539038 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1670360539038 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1670360539038 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1670360539038 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1670360539038 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 36 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1670360539038 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 7 41 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1670360539038 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 2 46 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1670360539038 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1670360539038 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 13 47 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 13 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1670360539038 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 28 24 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 28 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1670360539038 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1670360539038 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1670360539038 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1670360539038 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670360539116 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1670360539178 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1670360540397 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670360540490 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1670360540506 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1670360542724 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670360542724 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1670360545224 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X45_Y22 X55_Y32 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32" {  } { { "loc" "" { Generic "Z:/MyCSE2441Labs/Term Project/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32"} { { 12 { 0 ""} 45 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1670360546427 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1670360546427 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1670360547520 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1670360547520 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670360547520 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.32 " "Total time spent on timing analysis during the Fitter is 0.32 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1670360547911 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1670360547926 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1670360548254 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1670360548254 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1670360548738 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670360549566 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Z:/MyCSE2441Labs/Term Project/output_files/term_project.fit.smsg " "Generated suppressed messages file Z:/MyCSE2441Labs/Term Project/output_files/term_project.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1670360549941 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5672 " "Peak virtual memory: 5672 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670360552331 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 06 15:02:32 2022 " "Processing ended: Tue Dec 06 15:02:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670360552331 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670360552331 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670360552331 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1670360552331 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1670360555518 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670360555534 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 06 15:02:35 2022 " "Processing started: Tue Dec 06 15:02:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670360555534 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1670360555534 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off term_project -c term_project " "Command: quartus_asm --read_settings_files=off --write_settings_files=off term_project -c term_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1670360555534 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1670360556143 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1670360557533 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1670360557674 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4712 " "Peak virtual memory: 4712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670360560064 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 06 15:02:40 2022 " "Processing ended: Tue Dec 06 15:02:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670360560064 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670360560064 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670360560064 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1670360560064 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1670360560923 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1670360561485 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670360561485 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 06 15:02:41 2022 " "Processing started: Tue Dec 06 15:02:41 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670360561485 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1670360561485 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta term_project -c term_project " "Command: quartus_sta term_project -c term_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1670360561485 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1670360561564 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1670360562095 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1670360562095 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670360562126 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670360562126 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "The Timing Analyzer is analyzing 5 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1670360562345 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "term_project.sdc " "Synopsys Design Constraints File file not found: 'term_project.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1670360562579 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1670360562579 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name row\[0\] row\[0\] " "create_clock -period 1.000 -name row\[0\] row\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670360562579 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name calc_in_unit:INPUT\|keypad_input:ki\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track calc_in_unit:INPUT\|keypad_input:ki\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " "create_clock -period 1.000 -name calc_in_unit:INPUT\|keypad_input:ki\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track calc_in_unit:INPUT\|keypad_input:ki\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670360562579 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670360562579 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name in in " "create_clock -period 1.000 -name in in" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670360562579 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name control_unit:CU\|LoadA control_unit:CU\|LoadA " "create_clock -period 1.000 -name control_unit:CU\|LoadA control_unit:CU\|LoadA" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670360562579 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name control_unit:CU\|LoadB control_unit:CU\|LoadB " "create_clock -period 1.000 -name control_unit:CU\|LoadB control_unit:CU\|LoadB" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670360562579 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name control_unit:CU\|LoadR control_unit:CU\|LoadR " "create_clock -period 1.000 -name control_unit:CU\|LoadR control_unit:CU\|LoadR" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670360562579 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670360562579 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1670360562579 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670360562579 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1670360562579 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1670360562720 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1670360562782 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1670360562782 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.419 " "Worst-case setup slack is -11.419" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360562829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360562829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.419             -82.552 control_unit:CU\|LoadB  " "  -11.419             -82.552 control_unit:CU\|LoadB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360562829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.284             -80.908 control_unit:CU\|LoadA  " "  -11.284             -80.908 control_unit:CU\|LoadA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360562829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.802             -95.548 clock  " "   -6.802             -95.548 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360562829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.613             -40.991 row\[0\]  " "   -3.613             -40.991 row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360562829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.663             -14.565 control_unit:CU\|LoadR  " "   -2.663             -14.565 control_unit:CU\|LoadR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360562829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.399             -10.590 in  " "   -2.399             -10.590 in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360562829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.615             -10.014 calc_in_unit:INPUT\|keypad_input:ki\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "   -1.615             -10.014 calc_in_unit:INPUT\|keypad_input:ki\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360562829 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670360562829 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.378 " "Worst-case hold slack is 0.378" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360562891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360562891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 calc_in_unit:INPUT\|keypad_input:ki\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "    0.378               0.000 calc_in_unit:INPUT\|keypad_input:ki\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360562891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.422               0.000 row\[0\]  " "    0.422               0.000 row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360562891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.426               0.000 clock  " "    0.426               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360562891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.577               0.000 control_unit:CU\|LoadR  " "    0.577               0.000 control_unit:CU\|LoadR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360562891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.143               0.000 in  " "    1.143               0.000 in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360562891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.439               0.000 control_unit:CU\|LoadA  " "    5.439               0.000 control_unit:CU\|LoadA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360562891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.472               0.000 control_unit:CU\|LoadB  " "    5.472               0.000 control_unit:CU\|LoadB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360562891 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670360562891 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.634 " "Worst-case recovery slack is -3.634" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360562938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360562938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.634             -29.027 control_unit:CU\|LoadB  " "   -3.634             -29.027 control_unit:CU\|LoadB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360562938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.593             -26.832 control_unit:CU\|LoadA  " "   -3.593             -26.832 control_unit:CU\|LoadA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360562938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.505             -28.040 control_unit:CU\|LoadR  " "   -3.505             -28.040 control_unit:CU\|LoadR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360562938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.743             -27.025 row\[0\]  " "   -1.743             -27.025 row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360562938 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670360562938 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.279 " "Worst-case removal slack is 0.279" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360563001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360563001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.279               0.000 row\[0\]  " "    0.279               0.000 row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360563001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.317               0.000 control_unit:CU\|LoadA  " "    3.317               0.000 control_unit:CU\|LoadA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360563001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.858               0.000 control_unit:CU\|LoadR  " "    3.858               0.000 control_unit:CU\|LoadR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360563001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.947               0.000 control_unit:CU\|LoadB  " "    3.947               0.000 control_unit:CU\|LoadB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360563001 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670360563001 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360563048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360563048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -99.664 row\[0\]  " "   -3.000             -99.664 row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360563048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -56.314 clock  " "   -3.000             -56.314 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360563048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 in  " "   -3.000              -3.000 in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360563048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 calc_in_unit:INPUT\|keypad_input:ki\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "   -1.403             -11.224 calc_in_unit:INPUT\|keypad_input:ki\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360563048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 control_unit:CU\|LoadA  " "   -1.403             -11.224 control_unit:CU\|LoadA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360563048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 control_unit:CU\|LoadB  " "   -1.403             -11.224 control_unit:CU\|LoadB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360563048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 control_unit:CU\|LoadR  " "   -1.403             -11.224 control_unit:CU\|LoadR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360563048 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670360563048 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1670360563110 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1670360563126 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1670360564625 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670360564969 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1670360565016 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.565 " "Worst-case setup slack is -10.565" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360565078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360565078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.565             -76.330 control_unit:CU\|LoadB  " "  -10.565             -76.330 control_unit:CU\|LoadB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360565078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.445             -74.950 control_unit:CU\|LoadA  " "  -10.445             -74.950 control_unit:CU\|LoadA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360565078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.140             -83.189 clock  " "   -6.140             -83.189 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360565078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.194             -36.482 row\[0\]  " "   -3.194             -36.482 row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360565078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.320             -12.571 control_unit:CU\|LoadR  " "   -2.320             -12.571 control_unit:CU\|LoadR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360565078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.243              -9.823 in  " "   -2.243              -9.823 in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360565078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.438              -8.718 calc_in_unit:INPUT\|keypad_input:ki\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "   -1.438              -8.718 calc_in_unit:INPUT\|keypad_input:ki\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360565078 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670360565078 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.339 " "Worst-case hold slack is 0.339" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360565125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360565125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 calc_in_unit:INPUT\|keypad_input:ki\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "    0.339               0.000 calc_in_unit:INPUT\|keypad_input:ki\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360565125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392               0.000 clock  " "    0.392               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360565125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.462               0.000 row\[0\]  " "    0.462               0.000 row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360565125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.538               0.000 control_unit:CU\|LoadR  " "    0.538               0.000 control_unit:CU\|LoadR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360565125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.161               0.000 in  " "    1.161               0.000 in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360565125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.180               0.000 control_unit:CU\|LoadA  " "    5.180               0.000 control_unit:CU\|LoadA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360565125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.204               0.000 control_unit:CU\|LoadB  " "    5.204               0.000 control_unit:CU\|LoadB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360565125 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670360565125 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.286 " "Worst-case recovery slack is -3.286" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360565188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360565188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.286             -26.253 control_unit:CU\|LoadB  " "   -3.286             -26.253 control_unit:CU\|LoadB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360565188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.256             -24.349 control_unit:CU\|LoadA  " "   -3.256             -24.349 control_unit:CU\|LoadA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360565188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.152             -25.216 control_unit:CU\|LoadR  " "   -3.152             -25.216 control_unit:CU\|LoadR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360565188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.471             -22.841 row\[0\]  " "   -1.471             -22.841 row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360565188 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670360565188 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.119 " "Worst-case removal slack is 0.119" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360565235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360565235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.119               0.000 row\[0\]  " "    0.119               0.000 row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360565235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.070               0.000 control_unit:CU\|LoadA  " "    3.070               0.000 control_unit:CU\|LoadA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360565235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.538               0.000 control_unit:CU\|LoadR  " "    3.538               0.000 control_unit:CU\|LoadR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360565235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.612               0.000 control_unit:CU\|LoadB  " "    3.612               0.000 control_unit:CU\|LoadB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360565235 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670360565235 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360565282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360565282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -92.816 row\[0\]  " "   -3.000             -92.816 row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360565282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -56.314 clock  " "   -3.000             -56.314 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360565282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 in  " "   -3.000              -3.000 in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360565282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 calc_in_unit:INPUT\|keypad_input:ki\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "   -1.403             -11.224 calc_in_unit:INPUT\|keypad_input:ki\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360565282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 control_unit:CU\|LoadA  " "   -1.403             -11.224 control_unit:CU\|LoadA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360565282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 control_unit:CU\|LoadB  " "   -1.403             -11.224 control_unit:CU\|LoadB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360565282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 control_unit:CU\|LoadR  " "   -1.403             -11.224 control_unit:CU\|LoadR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360565282 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670360565282 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1670360565344 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670360565719 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1670360565734 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.254 " "Worst-case setup slack is -4.254" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360565781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360565781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.254             -30.597 control_unit:CU\|LoadB  " "   -4.254             -30.597 control_unit:CU\|LoadB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360565781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.200             -29.734 control_unit:CU\|LoadA  " "   -4.200             -29.734 control_unit:CU\|LoadA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360565781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.230             -18.666 clock  " "   -2.230             -18.666 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360565781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.120             -18.735 row\[0\]  " "   -2.120             -18.735 row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360565781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.661              -2.859 in  " "   -0.661              -2.859 in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360565781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.653              -2.281 calc_in_unit:INPUT\|keypad_input:ki\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "   -0.653              -2.281 calc_in_unit:INPUT\|keypad_input:ki\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360565781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.548              -2.193 control_unit:CU\|LoadR  " "   -0.548              -2.193 control_unit:CU\|LoadR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360565781 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670360565781 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.121 " "Worst-case hold slack is 0.121" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360565844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360565844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.121               0.000 clock  " "    0.121               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360565844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153               0.000 row\[0\]  " "    0.153               0.000 row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360565844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 calc_in_unit:INPUT\|keypad_input:ki\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "    0.166               0.000 calc_in_unit:INPUT\|keypad_input:ki\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360565844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.204               0.000 control_unit:CU\|LoadR  " "    0.204               0.000 control_unit:CU\|LoadR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360565844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.561               0.000 in  " "    0.561               0.000 in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360565844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.366               0.000 control_unit:CU\|LoadA  " "    2.366               0.000 control_unit:CU\|LoadA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360565844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.392               0.000 control_unit:CU\|LoadB  " "    2.392               0.000 control_unit:CU\|LoadB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360565844 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670360565844 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.291 " "Worst-case recovery slack is -1.291" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360565906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360565906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.291             -10.288 control_unit:CU\|LoadB  " "   -1.291             -10.288 control_unit:CU\|LoadB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360565906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.260              -9.198 control_unit:CU\|LoadA  " "   -1.260              -9.198 control_unit:CU\|LoadA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360565906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.238              -9.904 control_unit:CU\|LoadR  " "   -1.238              -9.904 control_unit:CU\|LoadR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360565906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.061             -16.700 row\[0\]  " "   -1.061             -16.700 row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360565906 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670360565906 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.265 " "Worst-case removal slack is 0.265" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360565953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360565953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.265               0.000 row\[0\]  " "    0.265               0.000 row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360565953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.609               0.000 control_unit:CU\|LoadA  " "    1.609               0.000 control_unit:CU\|LoadA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360565953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.874               0.000 control_unit:CU\|LoadR  " "    1.874               0.000 control_unit:CU\|LoadR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360565953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.911               0.000 control_unit:CU\|LoadB  " "    1.911               0.000 control_unit:CU\|LoadB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360565953 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670360565953 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360566016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360566016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -53.513 row\[0\]  " "   -3.000             -53.513 row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360566016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -42.217 clock  " "   -3.000             -42.217 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360566016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 in  " "   -3.000              -3.000 in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360566016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 calc_in_unit:INPUT\|keypad_input:ki\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "   -1.000              -8.000 calc_in_unit:INPUT\|keypad_input:ki\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360566016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 control_unit:CU\|LoadA  " "   -1.000              -8.000 control_unit:CU\|LoadA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360566016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 control_unit:CU\|LoadB  " "   -1.000              -8.000 control_unit:CU\|LoadB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360566016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 control_unit:CU\|LoadR  " "   -1.000              -8.000 control_unit:CU\|LoadR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670360566016 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670360566016 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1670360567422 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1670360567422 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4856 " "Peak virtual memory: 4856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670360567906 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 06 15:02:47 2022 " "Processing ended: Tue Dec 06 15:02:47 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670360567906 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670360567906 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670360567906 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1670360567906 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 49 s " "Quartus Prime Full Compilation was successful. 0 errors, 49 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1670360569905 ""}
