#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x14fe06f80 .scope module, "tb_async_fifo" "tb_async_fifo" 2 3;
 .timescale -9 -10;
P_0x14fe06720 .param/l "ADDR_WIDTH" 0 2 6, +C4<00000000000000000000000000000100>;
P_0x14fe06760 .param/l "DATA_WIDTH" 0 2 5, +C4<00000000000000000000000000001100>;
L_0x14fe1b900 .functor NOT 1, v0x14fe197a0_0, C4<0>, C4<0>, C4<0>;
v0x14fe197a0_0 .var "clear", 0 0;
v0x14fe19840_0 .var "clk", 0 0;
v0x14fe198e0_0 .var "clk_count", 3 0;
v0x14fe19980_0 .net "empty", 0 0, L_0x14fe1b290;  1 drivers
v0x14fe19a30_0 .net "full", 0 0, L_0x14fe1b740;  1 drivers
v0x14fe19b00_0 .var "rd_clk", 0 0;
v0x14fe19b90_0 .net "rd_data", 11 0, v0x14fe18da0_0;  1 drivers
v0x14fe19c40_0 .var "rd_en", 0 0;
v0x14fe19cd0_0 .var "rst_n", 0 0;
v0x14fe19e00_0 .var "wr_clk", 0 0;
v0x14fe19e90_0 .var "wr_data", 11 0;
v0x14fe19f20_0 .var "wr_en", 0 0;
E_0x14fe070f0 .event posedge, v0x14fe19840_0;
S_0x14fe071e0 .scope module, "uut" "async_fifo_copy" 2 16, 3 3 0, S_0x14fe06f80;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "rd_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 12 "wr_data";
    .port_info 4 /INPUT 1 "rd_en";
    .port_info 5 /OUTPUT 12 "rd_data";
    .port_info 6 /OUTPUT 1 "empty";
    .port_info 7 /OUTPUT 1 "full";
P_0x14fe073a0 .param/l "ADDR_WIDTH" 0 3 3, +C4<00000000000000000000000000000100>;
P_0x14fe073e0 .param/l "DATA_WIDTH" 0 3 3, +C4<00000000000000000000000000001100>;
L_0x14fe1a770 .functor XOR 32, L_0x14fe1a160, L_0x14fe1a650, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14fe1b100 .functor XOR 32, L_0x14fe1aa60, L_0x14fe1af70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14fe1b090 .functor NOT 2, L_0x14fe1b3f0, C4<00>, C4<00>, C4<00>;
v0x14fe076e0_0 .net *"_ivl_0", 31 0, L_0x14fe19fb0;  1 drivers
L_0x1400500a0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14fe177a0_0 .net *"_ivl_11", 26 0, L_0x1400500a0;  1 drivers
L_0x1400500e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x14fe17840_0 .net/2u *"_ivl_12", 31 0, L_0x1400500e8;  1 drivers
v0x14fe178d0_0 .net *"_ivl_14", 31 0, L_0x14fe1a3e0;  1 drivers
v0x14fe17960_0 .net *"_ivl_16", 31 0, L_0x14fe1a650;  1 drivers
v0x14fe17a30_0 .net *"_ivl_18", 30 0, L_0x14fe1a540;  1 drivers
L_0x140050130 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14fe17ae0_0 .net *"_ivl_20", 0 0, L_0x140050130;  1 drivers
v0x14fe17b90_0 .net *"_ivl_22", 31 0, L_0x14fe1a770;  1 drivers
v0x14fe17c40_0 .net *"_ivl_26", 31 0, L_0x14fe1a980;  1 drivers
L_0x140050178 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14fe17d50_0 .net *"_ivl_29", 26 0, L_0x140050178;  1 drivers
L_0x140050010 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14fe17e00_0 .net *"_ivl_3", 26 0, L_0x140050010;  1 drivers
L_0x1400501c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x14fe17eb0_0 .net/2u *"_ivl_30", 31 0, L_0x1400501c0;  1 drivers
v0x14fe17f60_0 .net *"_ivl_32", 31 0, L_0x14fe1aa60;  1 drivers
v0x14fe18010_0 .net *"_ivl_34", 31 0, L_0x14fe1ac10;  1 drivers
L_0x140050208 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14fe180c0_0 .net *"_ivl_37", 26 0, L_0x140050208;  1 drivers
L_0x140050250 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x14fe18170_0 .net/2u *"_ivl_38", 31 0, L_0x140050250;  1 drivers
L_0x140050058 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x14fe18220_0 .net/2u *"_ivl_4", 31 0, L_0x140050058;  1 drivers
v0x14fe183b0_0 .net *"_ivl_40", 31 0, L_0x14fe1ad70;  1 drivers
v0x14fe18440_0 .net *"_ivl_42", 31 0, L_0x14fe1af70;  1 drivers
v0x14fe184f0_0 .net *"_ivl_44", 30 0, L_0x14fe1aed0;  1 drivers
L_0x140050298 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14fe185a0_0 .net *"_ivl_46", 0 0, L_0x140050298;  1 drivers
v0x14fe18650_0 .net *"_ivl_48", 31 0, L_0x14fe1b100;  1 drivers
v0x14fe18700_0 .net *"_ivl_55", 1 0, L_0x14fe1b3f0;  1 drivers
v0x14fe187b0_0 .net *"_ivl_56", 1 0, L_0x14fe1b090;  1 drivers
v0x14fe18860_0 .net *"_ivl_59", 2 0, L_0x14fe1b4f0;  1 drivers
v0x14fe18910_0 .net *"_ivl_6", 31 0, L_0x14fe1a160;  1 drivers
v0x14fe189c0_0 .net *"_ivl_60", 4 0, L_0x14fe1b680;  1 drivers
v0x14fe18a70_0 .net *"_ivl_8", 31 0, L_0x14fe1a2a0;  1 drivers
v0x14fe18b20_0 .net "empty", 0 0, L_0x14fe1b290;  alias, 1 drivers
v0x14fe18bc0 .array "fifo_mem", 0 15, 11 0;
v0x14fe18c60_0 .net "full", 0 0, L_0x14fe1b740;  alias, 1 drivers
v0x14fe18d00_0 .net "rd_clk", 0 0, v0x14fe197a0_0;  1 drivers
v0x14fe18da0_0 .var "rd_data", 11 0;
v0x14fe182d0_0 .net "rd_en", 0 0, v0x14fe197a0_0;  alias, 1 drivers
v0x14fe19030_0 .var "rd_ptr", 4 0;
v0x14fe190c0_0 .var "rd_ptr_gray", 4 0;
v0x14fe19150_0 .net "rd_ptr_gray_next", 4 0, L_0x14fe1b1b0;  1 drivers
v0x14fe191e0_0 .var "rd_ptr_gray_wr_clk", 4 0;
v0x14fe19270_0 .net "rst_n", 0 0, v0x14fe19cd0_0;  1 drivers
v0x14fe19300_0 .net "wr_data", 11 0, v0x14fe19e90_0;  1 drivers
v0x14fe19390_0 .net "wr_en", 0 0, L_0x14fe1b900;  1 drivers
v0x14fe19420_0 .var "wr_ptr", 4 0;
v0x14fe194d0_0 .var "wr_ptr_gray", 4 0;
v0x14fe19580_0 .net "wr_ptr_gray_next", 4 0, L_0x14fe1a860;  1 drivers
v0x14fe19630_0 .var "wr_ptr_gray_rd_clk", 4 0;
E_0x14fe07640/0 .event negedge, v0x14fe19270_0;
E_0x14fe07640/1 .event posedge, v0x14fe18d00_0;
E_0x14fe07640 .event/or E_0x14fe07640/0, E_0x14fe07640/1;
E_0x14fe07690/0 .event anyedge, v0x14fe19300_0;
E_0x14fe07690/1 .event negedge, v0x14fe19270_0;
E_0x14fe07690 .event/or E_0x14fe07690/0, E_0x14fe07690/1;
L_0x14fe19fb0 .concat [ 5 27 0 0], v0x14fe19420_0, L_0x140050010;
L_0x14fe1a160 .arith/sum 32, L_0x14fe19fb0, L_0x140050058;
L_0x14fe1a2a0 .concat [ 5 27 0 0], v0x14fe19420_0, L_0x1400500a0;
L_0x14fe1a3e0 .arith/sum 32, L_0x14fe1a2a0, L_0x1400500e8;
L_0x14fe1a540 .part L_0x14fe1a3e0, 1, 31;
L_0x14fe1a650 .concat [ 31 1 0 0], L_0x14fe1a540, L_0x140050130;
L_0x14fe1a860 .part L_0x14fe1a770, 0, 5;
L_0x14fe1a980 .concat [ 5 27 0 0], v0x14fe19030_0, L_0x140050178;
L_0x14fe1aa60 .arith/sum 32, L_0x14fe1a980, L_0x1400501c0;
L_0x14fe1ac10 .concat [ 5 27 0 0], v0x14fe19030_0, L_0x140050208;
L_0x14fe1ad70 .arith/sum 32, L_0x14fe1ac10, L_0x140050250;
L_0x14fe1aed0 .part L_0x14fe1ad70, 1, 31;
L_0x14fe1af70 .concat [ 31 1 0 0], L_0x14fe1aed0, L_0x140050298;
L_0x14fe1b1b0 .part L_0x14fe1b100, 0, 5;
L_0x14fe1b290 .cmp/eq 5, v0x14fe190c0_0, v0x14fe19630_0;
L_0x14fe1b3f0 .part v0x14fe191e0_0, 3, 2;
L_0x14fe1b4f0 .part v0x14fe191e0_0, 0, 3;
L_0x14fe1b680 .concat [ 3 2 0 0], L_0x14fe1b4f0, L_0x14fe1b090;
L_0x14fe1b740 .cmp/eq 5, v0x14fe194d0_0, L_0x14fe1b680;
    .scope S_0x14fe071e0;
T_0 ;
    %wait E_0x14fe07690;
    %load/vec4 v0x14fe19270_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x14fe19420_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x14fe194d0_0, 0, 5;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x14fe18c60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x14fe19300_0;
    %load/vec4 v0x14fe19420_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x14fe18bc0, 4, 0;
    %load/vec4 v0x14fe19420_0;
    %addi 1, 0, 5;
    %store/vec4 v0x14fe19420_0, 0, 5;
    %load/vec4 v0x14fe19580_0;
    %store/vec4 v0x14fe194d0_0, 0, 5;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x14fe071e0;
T_1 ;
    %wait E_0x14fe07640;
    %load/vec4 v0x14fe19270_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x14fe19030_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x14fe190c0_0, 0, 5;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x14fe18b20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
T_1.4 ;
    %load/vec4 v0x14fe19030_0;
    %load/vec4 v0x14fe19420_0;
    %cmp/ne;
    %jmp/0xz T_1.5, 4;
    %delay 5, 0;
    %load/vec4 v0x14fe19030_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x14fe18bc0, 4;
    %store/vec4 v0x14fe18da0_0, 0, 12;
    %load/vec4 v0x14fe19030_0;
    %addi 1, 0, 5;
    %store/vec4 v0x14fe19030_0, 0, 5;
    %load/vec4 v0x14fe19150_0;
    %store/vec4 v0x14fe190c0_0, 0, 5;
    %jmp T_1.4;
T_1.5 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x14fe071e0;
T_2 ;
    %wait E_0x14fe07690;
    %load/vec4 v0x14fe19270_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x14fe191e0_0, 0, 5;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x14fe190c0_0;
    %store/vec4 v0x14fe191e0_0, 0, 5;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x14fe071e0;
T_3 ;
    %wait E_0x14fe07640;
    %load/vec4 v0x14fe19270_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x14fe19630_0, 0, 5;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x14fe194d0_0;
    %store/vec4 v0x14fe19630_0, 0, 5;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x14fe06f80;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14fe19e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14fe19840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14fe19b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14fe19cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14fe19f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14fe19c40_0, 0, 1;
    %pushi/vec4 4095, 4095, 12;
    %store/vec4 v0x14fe19e90_0, 0, 12;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x14fe198e0_0, 0, 4;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14fe19cd0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14fe19f20_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x14fe19e90_0, 0, 12;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14fe19f20_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14fe19c40_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14fe19c40_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14fe19f20_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 178, 0, 12;
    %store/vec4 v0x14fe19e90_0, 0, 12;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14fe19f20_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14fe19c40_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14fe19c40_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14fe19f20_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x14fe19e90_0, 0, 12;
    %delay 300, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14fe19f20_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14fe19c40_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14fe19c40_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14fe19f20_0, 0, 1;
    %pushi/vec4 196, 0, 12;
    %store/vec4 v0x14fe19e90_0, 0, 12;
    %delay 200, 0;
    %pushi/vec4 50, 0, 12;
    %store/vec4 v0x14fe19e90_0, 0, 12;
    %delay 350, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14fe19f20_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14fe19c40_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14fe19c40_0, 0, 1;
    %delay 2000, 0;
    %vpi_call 2 77 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x14fe06f80;
T_5 ;
    %delay 40, 0;
    %load/vec4 v0x14fe19840_0;
    %inv;
    %store/vec4 v0x14fe19840_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x14fe06f80;
T_6 ;
    %wait E_0x14fe070f0;
    %load/vec4 v0x14fe198e0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x14fe198e0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14fe197a0_0, 0, 1;
    %load/vec4 v0x14fe197a0_0;
    %store/vec4 v0x14fe19b00_0, 0, 1;
    %load/vec4 v0x14fe197a0_0;
    %inv;
    %store/vec4 v0x14fe19e00_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x14fe198e0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x14fe198e0_0, 0, 4;
T_6.1 ;
    %load/vec4 v0x14fe198e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14fe197a0_0, 0, 1;
    %load/vec4 v0x14fe197a0_0;
    %store/vec4 v0x14fe19b00_0, 0, 1;
    %load/vec4 v0x14fe197a0_0;
    %inv;
    %store/vec4 v0x14fe19e00_0, 0, 1;
T_6.2 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x14fe06f80;
T_7 ;
    %vpi_call 2 111 "$dumpfile", "async_fifo.vcd" {0 0 0};
    %vpi_call 2 112 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x14fe06f80 {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "async_fifo_tb.v";
    "async_fifo_copy.v";
