\hypertarget{union_g_c_l_k___g_e_n_c_t_r_l___type}{}\section{G\+C\+L\+K\+\_\+\+G\+E\+N\+C\+T\+R\+L\+\_\+\+Type Union Reference}
\label{union_g_c_l_k___g_e_n_c_t_r_l___type}\index{GCLK\_GENCTRL\_Type@{GCLK\_GENCTRL\_Type}}


{\ttfamily \#include $<$gclk.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{union_g_c_l_k___g_e_n_c_t_r_l___type_a505f98fde467109a9b37b3c7e008df91}{ID}}:4\\
\>uint32\_t \mbox{\hyperlink{union_g_c_l_k___g_e_n_c_t_r_l___type_a3e57c2ef1c3ffb36722f000cc1156824}{\_\_pad0\_\_}}:4\\
\>uint32\_t \mbox{\hyperlink{union_g_c_l_k___g_e_n_c_t_r_l___type_a306a1d33a25b1f2253b4b855b6e8c0d5}{SRC}}:5\\
\>uint32\_t \mbox{\hyperlink{union_g_c_l_k___g_e_n_c_t_r_l___type_a6712ba6dd1d5b43d2d56ff8ac4e275a7}{\_\_pad1\_\_}}:3\\
\>uint32\_t \mbox{\hyperlink{union_g_c_l_k___g_e_n_c_t_r_l___type_a626ef4f7972b8dfa0bb03ccbe0a5323e}{GENEN}}:1\\
\>uint32\_t \mbox{\hyperlink{union_g_c_l_k___g_e_n_c_t_r_l___type_a188040d2a2711210a32760006fecbd35}{IDC}}:1\\
\>uint32\_t \mbox{\hyperlink{union_g_c_l_k___g_e_n_c_t_r_l___type_aa77cb6d1b8627551266e155a3bf4d204}{OOV}}:1\\
\>uint32\_t \mbox{\hyperlink{union_g_c_l_k___g_e_n_c_t_r_l___type_aaabd28e260b7ff38bd76dedf0f195aba}{OE}}:1\\
\>uint32\_t \mbox{\hyperlink{union_g_c_l_k___g_e_n_c_t_r_l___type_a11c9c2929014abdf2c78a95faf49f77a}{DIVSEL}}:1\\
\>uint32\_t \mbox{\hyperlink{union_g_c_l_k___g_e_n_c_t_r_l___type_a5656560aef3eaf5aac89b68b9fe39c3a}{RUNSTDBY}}:1\\
\>uint32\_t \mbox{\hyperlink{union_g_c_l_k___g_e_n_c_t_r_l___type_a9ce12a63de64ef64ae2d59d128251cae}{\_\_pad2\_\_}}:10\\
\} \mbox{\hyperlink{union_g_c_l_k___g_e_n_c_t_r_l___type_a03ed6f66be089e517d7bba4599512149}{bit}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{union_g_c_l_k___g_e_n_c_t_r_l___type_a6b91636401516a477989a336376d7b40}{reg}}
\end{DoxyCompactItemize}


\subsection{Field Documentation}
\mbox{\Hypertarget{union_g_c_l_k___g_e_n_c_t_r_l___type_a3e57c2ef1c3ffb36722f000cc1156824}\label{union_g_c_l_k___g_e_n_c_t_r_l___type_a3e57c2ef1c3ffb36722f000cc1156824}} 
\index{GCLK\_GENCTRL\_Type@{GCLK\_GENCTRL\_Type}!\_\_pad0\_\_@{\_\_pad0\_\_}}
\index{\_\_pad0\_\_@{\_\_pad0\_\_}!GCLK\_GENCTRL\_Type@{GCLK\_GENCTRL\_Type}}
\subsubsection{\texorpdfstring{\_\_pad0\_\_}{\_\_pad0\_\_}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+\+\_\+pad0\+\_\+\+\_\+}

bit\+: 4.. 7 Reserved \mbox{\Hypertarget{union_g_c_l_k___g_e_n_c_t_r_l___type_a6712ba6dd1d5b43d2d56ff8ac4e275a7}\label{union_g_c_l_k___g_e_n_c_t_r_l___type_a6712ba6dd1d5b43d2d56ff8ac4e275a7}} 
\index{GCLK\_GENCTRL\_Type@{GCLK\_GENCTRL\_Type}!\_\_pad1\_\_@{\_\_pad1\_\_}}
\index{\_\_pad1\_\_@{\_\_pad1\_\_}!GCLK\_GENCTRL\_Type@{GCLK\_GENCTRL\_Type}}
\subsubsection{\texorpdfstring{\_\_pad1\_\_}{\_\_pad1\_\_}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+\+\_\+pad1\+\_\+\+\_\+}

bit\+: 13..15 Reserved \mbox{\Hypertarget{union_g_c_l_k___g_e_n_c_t_r_l___type_a9ce12a63de64ef64ae2d59d128251cae}\label{union_g_c_l_k___g_e_n_c_t_r_l___type_a9ce12a63de64ef64ae2d59d128251cae}} 
\index{GCLK\_GENCTRL\_Type@{GCLK\_GENCTRL\_Type}!\_\_pad2\_\_@{\_\_pad2\_\_}}
\index{\_\_pad2\_\_@{\_\_pad2\_\_}!GCLK\_GENCTRL\_Type@{GCLK\_GENCTRL\_Type}}
\subsubsection{\texorpdfstring{\_\_pad2\_\_}{\_\_pad2\_\_}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+\+\_\+pad2\+\_\+\+\_\+}

bit\+: 22..31 Reserved \mbox{\Hypertarget{union_g_c_l_k___g_e_n_c_t_r_l___type_a03ed6f66be089e517d7bba4599512149}\label{union_g_c_l_k___g_e_n_c_t_r_l___type_a03ed6f66be089e517d7bba4599512149}} 
\index{GCLK\_GENCTRL\_Type@{GCLK\_GENCTRL\_Type}!bit@{bit}}
\index{bit@{bit}!GCLK\_GENCTRL\_Type@{GCLK\_GENCTRL\_Type}}
\subsubsection{\texorpdfstring{bit}{bit}}
{\footnotesize\ttfamily struct \{ ... \}   bit}

Structure used for bit access \mbox{\Hypertarget{union_g_c_l_k___g_e_n_c_t_r_l___type_a11c9c2929014abdf2c78a95faf49f77a}\label{union_g_c_l_k___g_e_n_c_t_r_l___type_a11c9c2929014abdf2c78a95faf49f77a}} 
\index{GCLK\_GENCTRL\_Type@{GCLK\_GENCTRL\_Type}!DIVSEL@{DIVSEL}}
\index{DIVSEL@{DIVSEL}!GCLK\_GENCTRL\_Type@{GCLK\_GENCTRL\_Type}}
\subsubsection{\texorpdfstring{DIVSEL}{DIVSEL}}
{\footnotesize\ttfamily uint32\+\_\+t D\+I\+V\+S\+EL}

bit\+: 20 Divide Selection \mbox{\Hypertarget{union_g_c_l_k___g_e_n_c_t_r_l___type_a626ef4f7972b8dfa0bb03ccbe0a5323e}\label{union_g_c_l_k___g_e_n_c_t_r_l___type_a626ef4f7972b8dfa0bb03ccbe0a5323e}} 
\index{GCLK\_GENCTRL\_Type@{GCLK\_GENCTRL\_Type}!GENEN@{GENEN}}
\index{GENEN@{GENEN}!GCLK\_GENCTRL\_Type@{GCLK\_GENCTRL\_Type}}
\subsubsection{\texorpdfstring{GENEN}{GENEN}}
{\footnotesize\ttfamily uint32\+\_\+t G\+E\+N\+EN}

bit\+: 16 Generic Clock Generator Enable \mbox{\Hypertarget{union_g_c_l_k___g_e_n_c_t_r_l___type_a505f98fde467109a9b37b3c7e008df91}\label{union_g_c_l_k___g_e_n_c_t_r_l___type_a505f98fde467109a9b37b3c7e008df91}} 
\index{GCLK\_GENCTRL\_Type@{GCLK\_GENCTRL\_Type}!ID@{ID}}
\index{ID@{ID}!GCLK\_GENCTRL\_Type@{GCLK\_GENCTRL\_Type}}
\subsubsection{\texorpdfstring{ID}{ID}}
{\footnotesize\ttfamily uint32\+\_\+t ID}

bit\+: 0.. 3 Generic Clock Generator Selection \mbox{\Hypertarget{union_g_c_l_k___g_e_n_c_t_r_l___type_a188040d2a2711210a32760006fecbd35}\label{union_g_c_l_k___g_e_n_c_t_r_l___type_a188040d2a2711210a32760006fecbd35}} 
\index{GCLK\_GENCTRL\_Type@{GCLK\_GENCTRL\_Type}!IDC@{IDC}}
\index{IDC@{IDC}!GCLK\_GENCTRL\_Type@{GCLK\_GENCTRL\_Type}}
\subsubsection{\texorpdfstring{IDC}{IDC}}
{\footnotesize\ttfamily uint32\+\_\+t I\+DC}

bit\+: 17 Improve Duty Cycle \mbox{\Hypertarget{union_g_c_l_k___g_e_n_c_t_r_l___type_aaabd28e260b7ff38bd76dedf0f195aba}\label{union_g_c_l_k___g_e_n_c_t_r_l___type_aaabd28e260b7ff38bd76dedf0f195aba}} 
\index{GCLK\_GENCTRL\_Type@{GCLK\_GENCTRL\_Type}!OE@{OE}}
\index{OE@{OE}!GCLK\_GENCTRL\_Type@{GCLK\_GENCTRL\_Type}}
\subsubsection{\texorpdfstring{OE}{OE}}
{\footnotesize\ttfamily uint32\+\_\+t OE}

bit\+: 19 Output Enable \mbox{\Hypertarget{union_g_c_l_k___g_e_n_c_t_r_l___type_aa77cb6d1b8627551266e155a3bf4d204}\label{union_g_c_l_k___g_e_n_c_t_r_l___type_aa77cb6d1b8627551266e155a3bf4d204}} 
\index{GCLK\_GENCTRL\_Type@{GCLK\_GENCTRL\_Type}!OOV@{OOV}}
\index{OOV@{OOV}!GCLK\_GENCTRL\_Type@{GCLK\_GENCTRL\_Type}}
\subsubsection{\texorpdfstring{OOV}{OOV}}
{\footnotesize\ttfamily uint32\+\_\+t O\+OV}

bit\+: 18 Output Off Value \mbox{\Hypertarget{union_g_c_l_k___g_e_n_c_t_r_l___type_a6b91636401516a477989a336376d7b40}\label{union_g_c_l_k___g_e_n_c_t_r_l___type_a6b91636401516a477989a336376d7b40}} 
\index{GCLK\_GENCTRL\_Type@{GCLK\_GENCTRL\_Type}!reg@{reg}}
\index{reg@{reg}!GCLK\_GENCTRL\_Type@{GCLK\_GENCTRL\_Type}}
\subsubsection{\texorpdfstring{reg}{reg}}
{\footnotesize\ttfamily uint32\+\_\+t reg}

Type used for register access \mbox{\Hypertarget{union_g_c_l_k___g_e_n_c_t_r_l___type_a5656560aef3eaf5aac89b68b9fe39c3a}\label{union_g_c_l_k___g_e_n_c_t_r_l___type_a5656560aef3eaf5aac89b68b9fe39c3a}} 
\index{GCLK\_GENCTRL\_Type@{GCLK\_GENCTRL\_Type}!RUNSTDBY@{RUNSTDBY}}
\index{RUNSTDBY@{RUNSTDBY}!GCLK\_GENCTRL\_Type@{GCLK\_GENCTRL\_Type}}
\subsubsection{\texorpdfstring{RUNSTDBY}{RUNSTDBY}}
{\footnotesize\ttfamily uint32\+\_\+t R\+U\+N\+S\+T\+D\+BY}

bit\+: 21 Run in Standby \mbox{\Hypertarget{union_g_c_l_k___g_e_n_c_t_r_l___type_a306a1d33a25b1f2253b4b855b6e8c0d5}\label{union_g_c_l_k___g_e_n_c_t_r_l___type_a306a1d33a25b1f2253b4b855b6e8c0d5}} 
\index{GCLK\_GENCTRL\_Type@{GCLK\_GENCTRL\_Type}!SRC@{SRC}}
\index{SRC@{SRC}!GCLK\_GENCTRL\_Type@{GCLK\_GENCTRL\_Type}}
\subsubsection{\texorpdfstring{SRC}{SRC}}
{\footnotesize\ttfamily uint32\+\_\+t S\+RC}

bit\+: 8..12 Source Select 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
A\+S\+F/sam0/utils/cmsis/samd21/include/component/\mbox{\hyperlink{utils_2cmsis_2samd21_2include_2component_2gclk_8h}{gclk.\+h}}\end{DoxyCompactItemize}
