/*
 * Xilinx ZED board DTS
 *
 *  Copyright (C) 2011 - 2015 Xilinx
 *  Copyright (C) 2012 National Instruments Corp.
 *
 * SPDX-License-Identifier:	GPL-2.0+
 */
/dts-v1/;
#include "zynq-7000.dtsi"

/ {
	model = "Zynq Zed Development Board";
	compatible = "xlnx,zynq-zed", "xlnx,zynq-7000";

	aliases {
		ethernet0 = &gem0;
		serial0 = &uart1;
		spi0 = &qspi;
		mmc0 = &sdhci0;
	};

	memory@0 {
		device_type = "memory";
		reg = <0x0 0x20000000>;
	};

	chosen {
		bootargs = "";
		stdout-path = "serial0:115200n8";
	};

	usb_phy0: phy0@e0002000 {
		compatible = "ulpi-phy";
		#phy-cells = <0>;
		reg = <0xe0002000 0x1000>;
		view-port = <0x0170>;
		drv-vbus;
	};
};

&clkc {
	ps-clk-frequency = <33333333>;
};

&gem0 {
	status = "okay";
	phy-mode = "rgmii-id";
	phy-handle = <&ethernet_phy>;

	ethernet_phy: ethernet-phy@0 {
		reg = <0>;
		device_type = "ethernet-phy";
	};
};

&qspi {
	u-boot,dm-pre-reloc;
	status = "okay";
	is-dual = <0>;
	num-cs = <1>;
	flash@0 {
		compatible = "n25q128a11";
		reg = <0x0>;
		spi-tx-bus-width = <1>;
		spi-rx-bus-width = <4>;
		spi-max-frequency = <50000000>;
		#address-cells = <1>;
		#size-cells = <1>;
		/*fsbl,bit file,u-boot 3M*/
		partition@qspi-fsbl-uboot {
			label = "qspi-fsbl-uboot-bitfile";
			reg = <0x0 0x300000>;
		};
		/*uImage 4M*/
		partition@qspi-linux {
			label = "qspi-linux";
			reg = <0x300000 0x400000>;
		};
		/*dtb 64k*/
		partition@qspi-device-tree {
			label = "qspi-device-tree";
			reg = <0x700000 0x10000>;
		};
		/*initramfs 10M*/
		partition@qspi-rootfs {
			label = "qspi-rootfs";
			reg = <0x710000 0xA00000>;
		};
		/*data, rest*/
		partition@qspi-data {
			label = "qspi-data";
			reg = <0x1110000 (0x2000000 - 0x1110000)>;
		};
	};
};

&sdhci0 {
	u-boot,dm-pre-reloc;
	status = "disable";
};

&uart1 {
	u-boot,dm-pre-reloc;
	status = "okay";
};

&usb0 {
	status = "okay";
	dr_mode = "host";
	usb-phy = <&usb_phy0>;
};
