#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice.h>
#include <cydevice_trm.h>

/* LIN_BUART */
#define LIN_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define LIN_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define LIN_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB02_03_CTL
#define LIN_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define LIN_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB02_03_CTL
#define LIN_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB02_03_MSK
#define LIN_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define LIN_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB02_03_MSK
#define LIN_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define LIN_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define LIN_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB02_CTL
#define LIN_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB02_ST_CTL
#define LIN_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB02_CTL
#define LIN_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB02_ST_CTL
#define LIN_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define LIN_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define LIN_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB02_MSK
#define LIN_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define LIN_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB02_03_ST
#define LIN_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB02_MSK
#define LIN_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define LIN_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define LIN_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define LIN_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB02_ST_CTL
#define LIN_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB02_ST_CTL
#define LIN_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB02_ST
#define LIN_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define LIN_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define LIN_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define LIN_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define LIN_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define LIN_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define LIN_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define LIN_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define LIN_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB06_A0
#define LIN_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB06_A1
#define LIN_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define LIN_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB06_D0
#define LIN_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB06_D1
#define LIN_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define LIN_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define LIN_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB06_F0
#define LIN_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB06_F1
#define LIN_BUART_sRX_RxSts__1__MASK 0x02u
#define LIN_BUART_sRX_RxSts__1__POS 1
#define LIN_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define LIN_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB01_02_ST
#define LIN_BUART_sRX_RxSts__3__MASK 0x08u
#define LIN_BUART_sRX_RxSts__3__POS 3
#define LIN_BUART_sRX_RxSts__4__MASK 0x10u
#define LIN_BUART_sRX_RxSts__4__POS 4
#define LIN_BUART_sRX_RxSts__5__MASK 0x20u
#define LIN_BUART_sRX_RxSts__5__POS 5
#define LIN_BUART_sRX_RxSts__MASK 0x3Au
#define LIN_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB01_MSK
#define LIN_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define LIN_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB01_ST
#define LIN_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define LIN_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define LIN_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define LIN_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define LIN_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define LIN_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define LIN_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define LIN_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define LIN_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB09_A0
#define LIN_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB09_A1
#define LIN_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define LIN_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB09_D0
#define LIN_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB09_D1
#define LIN_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define LIN_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define LIN_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB09_F0
#define LIN_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB09_F1
#define LIN_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define LIN_BUART_sTX_TxShifter_u0__A0_REG CYREG_B1_UDB09_A0
#define LIN_BUART_sTX_TxShifter_u0__A1_REG CYREG_B1_UDB09_A1
#define LIN_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define LIN_BUART_sTX_TxShifter_u0__D0_REG CYREG_B1_UDB09_D0
#define LIN_BUART_sTX_TxShifter_u0__D1_REG CYREG_B1_UDB09_D1
#define LIN_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define LIN_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define LIN_BUART_sTX_TxShifter_u0__F0_REG CYREG_B1_UDB09_F0
#define LIN_BUART_sTX_TxShifter_u0__F1_REG CYREG_B1_UDB09_F1
#define LIN_BUART_sTX_TxSts__0__MASK 0x01u
#define LIN_BUART_sTX_TxSts__0__POS 0
#define LIN_BUART_sTX_TxSts__1__MASK 0x02u
#define LIN_BUART_sTX_TxSts__1__POS 1
#define LIN_BUART_sTX_TxSts__2__MASK 0x04u
#define LIN_BUART_sTX_TxSts__2__POS 2
#define LIN_BUART_sTX_TxSts__3__MASK 0x08u
#define LIN_BUART_sTX_TxSts__3__POS 3
#define LIN_BUART_sTX_TxSts__MASK 0x0Fu
#define LIN_BUART_sTX_TxSts__MASK_REG CYREG_B1_UDB09_MSK
#define LIN_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define LIN_BUART_sTX_TxSts__STATUS_REG CYREG_B1_UDB09_ST

/* LIN_IntClock */
#define LIN_IntClock__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define LIN_IntClock__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define LIN_IntClock__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define LIN_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define LIN_IntClock__INDEX 0x03u
#define LIN_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define LIN_IntClock__PM_ACT_MSK 0x08u
#define LIN_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define LIN_IntClock__PM_STBY_MSK 0x08u

/* LIN_RX */
#define LIN_RX__0__MASK 0x10u
#define LIN_RX__0__PC CYREG_PRT12_PC4
#define LIN_RX__0__PORT 12u
#define LIN_RX__0__SHIFT 4
#define LIN_RX__AG CYREG_PRT12_AG
#define LIN_RX__BIE CYREG_PRT12_BIE
#define LIN_RX__BIT_MASK CYREG_PRT12_BIT_MASK
#define LIN_RX__BYP CYREG_PRT12_BYP
#define LIN_RX__DM0 CYREG_PRT12_DM0
#define LIN_RX__DM1 CYREG_PRT12_DM1
#define LIN_RX__DM2 CYREG_PRT12_DM2
#define LIN_RX__DR CYREG_PRT12_DR
#define LIN_RX__INP_DIS CYREG_PRT12_INP_DIS
#define LIN_RX__MASK 0x10u
#define LIN_RX__PORT 12u
#define LIN_RX__PRT CYREG_PRT12_PRT
#define LIN_RX__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define LIN_RX__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define LIN_RX__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define LIN_RX__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define LIN_RX__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define LIN_RX__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define LIN_RX__PS CYREG_PRT12_PS
#define LIN_RX__SHIFT 4
#define LIN_RX__SIO_CFG CYREG_PRT12_SIO_CFG
#define LIN_RX__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define LIN_RX__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define LIN_RX__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define LIN_RX__SLW CYREG_PRT12_SLW

/* LIN_RXInternalInterrupt */
#define LIN_RXInternalInterrupt__ES2_PATCH 0u
#define LIN_RXInternalInterrupt__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define LIN_RXInternalInterrupt__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define LIN_RXInternalInterrupt__INTC_MASK 0x02u
#define LIN_RXInternalInterrupt__INTC_NUMBER 1u
#define LIN_RXInternalInterrupt__INTC_PRIOR_NUM 7u
#define LIN_RXInternalInterrupt__INTC_PRIOR_REG CYREG_INTC_PRIOR1
#define LIN_RXInternalInterrupt__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define LIN_RXInternalInterrupt__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define LIN_RXInternalInterrupt__INTC_VECT (CYREG_INTC_VECT_MBASE+0x02u)

/* Line_BUART */
#define Line_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define Line_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define Line_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB07_08_CTL
#define Line_BUART_sCR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define Line_BUART_sCR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB07_08_CTL
#define Line_BUART_sCR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG CYREG_B1_UDB07_08_MSK
#define Line_BUART_sCR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define Line_BUART_sCR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB07_08_MSK
#define Line_BUART_sCR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define Line_BUART_sCR_SyncCtl_CtrlReg__2__MASK 0x04u
#define Line_BUART_sCR_SyncCtl_CtrlReg__2__POS 2
#define Line_BUART_sCR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define Line_BUART_sCR_SyncCtl_CtrlReg__CONTROL_REG CYREG_B1_UDB07_CTL
#define Line_BUART_sCR_SyncCtl_CtrlReg__CONTROL_ST_REG CYREG_B1_UDB07_ST_CTL
#define Line_BUART_sCR_SyncCtl_CtrlReg__COUNT_REG CYREG_B1_UDB07_CTL
#define Line_BUART_sCR_SyncCtl_CtrlReg__COUNT_ST_REG CYREG_B1_UDB07_ST_CTL
#define Line_BUART_sCR_SyncCtl_CtrlReg__MASK 0x04u
#define Line_BUART_sCR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define Line_BUART_sCR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define Line_BUART_sCR_SyncCtl_CtrlReg__PERIOD_REG CYREG_B1_UDB07_MSK
#define Line_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define Line_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define Line_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB08_09_CTL
#define Line_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define Line_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB08_09_CTL
#define Line_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB08_09_MSK
#define Line_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define Line_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB08_09_MSK
#define Line_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define Line_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define Line_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB08_CTL
#define Line_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB08_ST_CTL
#define Line_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB08_CTL
#define Line_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB08_ST_CTL
#define Line_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define Line_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define Line_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB08_MSK
#define Line_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define Line_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define Line_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB08_MSK
#define Line_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define Line_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define Line_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define Line_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB08_ST_CTL
#define Line_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB08_ST_CTL
#define Line_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB08_ST
#define Line_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define Line_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define Line_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define Line_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define Line_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define Line_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define Line_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define Line_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define Line_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB08_A0
#define Line_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB08_A1
#define Line_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define Line_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB08_D0
#define Line_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB08_D1
#define Line_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define Line_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define Line_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB08_F0
#define Line_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB08_F1
#define Line_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define Line_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define Line_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define Line_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define Line_BUART_sRX_RxSts__3__MASK 0x08u
#define Line_BUART_sRX_RxSts__3__POS 3
#define Line_BUART_sRX_RxSts__4__MASK 0x10u
#define Line_BUART_sRX_RxSts__4__POS 4
#define Line_BUART_sRX_RxSts__5__MASK 0x20u
#define Line_BUART_sRX_RxSts__5__POS 5
#define Line_BUART_sRX_RxSts__MASK 0x38u
#define Line_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB07_MSK
#define Line_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define Line_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB07_ST
#define Line_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define Line_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define Line_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define Line_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define Line_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define Line_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define Line_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define Line_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define Line_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB04_A0
#define Line_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB04_A1
#define Line_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define Line_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB04_D0
#define Line_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB04_D1
#define Line_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define Line_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define Line_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB04_F0
#define Line_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB04_F1
#define Line_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB00_01_A0
#define Line_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB00_01_A1
#define Line_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB00_01_D0
#define Line_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB00_01_D1
#define Line_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define Line_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB00_01_F0
#define Line_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB00_01_F1
#define Line_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB00_A0_A1
#define Line_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB00_A0
#define Line_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB00_A1
#define Line_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB00_D0_D1
#define Line_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB00_D0
#define Line_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB00_D1
#define Line_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define Line_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB00_F0_F1
#define Line_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB00_F0
#define Line_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB00_F1
#define Line_BUART_sTX_TxSts__0__MASK 0x01u
#define Line_BUART_sTX_TxSts__0__POS 0
#define Line_BUART_sTX_TxSts__1__MASK 0x02u
#define Line_BUART_sTX_TxSts__1__POS 1
#define Line_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define Line_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB00_01_ST
#define Line_BUART_sTX_TxSts__2__MASK 0x04u
#define Line_BUART_sTX_TxSts__2__POS 2
#define Line_BUART_sTX_TxSts__3__MASK 0x08u
#define Line_BUART_sTX_TxSts__3__POS 3
#define Line_BUART_sTX_TxSts__MASK 0x0Fu
#define Line_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB00_MSK
#define Line_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define Line_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB00_ST

/* Line_IntClock */
#define Line_IntClock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Line_IntClock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Line_IntClock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Line_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define Line_IntClock__INDEX 0x00u
#define Line_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Line_IntClock__PM_ACT_MSK 0x01u
#define Line_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Line_IntClock__PM_STBY_MSK 0x01u

/* Line_Rx */
#define Line_Rx__0__MASK 0x01u
#define Line_Rx__0__PC CYREG_PRT0_PC0
#define Line_Rx__0__PORT 0u
#define Line_Rx__0__SHIFT 0
#define Line_Rx__AG CYREG_PRT0_AG
#define Line_Rx__AMUX CYREG_PRT0_AMUX
#define Line_Rx__BIE CYREG_PRT0_BIE
#define Line_Rx__BIT_MASK CYREG_PRT0_BIT_MASK
#define Line_Rx__BYP CYREG_PRT0_BYP
#define Line_Rx__CTL CYREG_PRT0_CTL
#define Line_Rx__DM0 CYREG_PRT0_DM0
#define Line_Rx__DM1 CYREG_PRT0_DM1
#define Line_Rx__DM2 CYREG_PRT0_DM2
#define Line_Rx__DR CYREG_PRT0_DR
#define Line_Rx__INP_DIS CYREG_PRT0_INP_DIS
#define Line_Rx__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Line_Rx__LCD_EN CYREG_PRT0_LCD_EN
#define Line_Rx__MASK 0x01u
#define Line_Rx__PORT 0u
#define Line_Rx__PRT CYREG_PRT0_PRT
#define Line_Rx__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Line_Rx__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Line_Rx__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Line_Rx__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Line_Rx__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Line_Rx__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Line_Rx__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Line_Rx__PS CYREG_PRT0_PS
#define Line_Rx__SHIFT 0
#define Line_Rx__SLW CYREG_PRT0_SLW

/* Line_RXInternalInterrupt */
#define Line_RXInternalInterrupt__ES2_PATCH 0u
#define Line_RXInternalInterrupt__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define Line_RXInternalInterrupt__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define Line_RXInternalInterrupt__INTC_MASK 0x08u
#define Line_RXInternalInterrupt__INTC_NUMBER 3u
#define Line_RXInternalInterrupt__INTC_PRIOR_NUM 7u
#define Line_RXInternalInterrupt__INTC_PRIOR_REG CYREG_INTC_PRIOR3
#define Line_RXInternalInterrupt__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define Line_RXInternalInterrupt__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define Line_RXInternalInterrupt__INTC_VECT (CYREG_INTC_VECT_MBASE+0x06u)

/* Line_Tx */
#define Line_Tx__0__MASK 0x02u
#define Line_Tx__0__PC CYREG_PRT0_PC1
#define Line_Tx__0__PORT 0u
#define Line_Tx__0__SHIFT 1
#define Line_Tx__AG CYREG_PRT0_AG
#define Line_Tx__AMUX CYREG_PRT0_AMUX
#define Line_Tx__BIE CYREG_PRT0_BIE
#define Line_Tx__BIT_MASK CYREG_PRT0_BIT_MASK
#define Line_Tx__BYP CYREG_PRT0_BYP
#define Line_Tx__CTL CYREG_PRT0_CTL
#define Line_Tx__DM0 CYREG_PRT0_DM0
#define Line_Tx__DM1 CYREG_PRT0_DM1
#define Line_Tx__DM2 CYREG_PRT0_DM2
#define Line_Tx__DR CYREG_PRT0_DR
#define Line_Tx__INP_DIS CYREG_PRT0_INP_DIS
#define Line_Tx__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Line_Tx__LCD_EN CYREG_PRT0_LCD_EN
#define Line_Tx__MASK 0x02u
#define Line_Tx__PORT 0u
#define Line_Tx__PRT CYREG_PRT0_PRT
#define Line_Tx__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Line_Tx__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Line_Tx__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Line_Tx__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Line_Tx__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Line_Tx__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Line_Tx__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Line_Tx__PS CYREG_PRT0_PS
#define Line_Tx__SHIFT 1
#define Line_Tx__SLW CYREG_PRT0_SLW

/* isr_1 */
#define isr_1__ES2_PATCH 0u
#define isr_1__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define isr_1__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define isr_1__INTC_MASK 0x20u
#define isr_1__INTC_NUMBER 5u
#define isr_1__INTC_PRIOR_NUM 7u
#define isr_1__INTC_PRIOR_REG CYREG_INTC_PRIOR5
#define isr_1__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define isr_1__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define isr_1__INTC_VECT (CYREG_INTC_VECT_MBASE+0x0Au)

/* LIN_TX */
#define LIN_TX__0__MASK 0x40u
#define LIN_TX__0__PC CYREG_PRT1_PC6
#define LIN_TX__0__PORT 1u
#define LIN_TX__0__SHIFT 6
#define LIN_TX__AG CYREG_PRT1_AG
#define LIN_TX__AMUX CYREG_PRT1_AMUX
#define LIN_TX__BIE CYREG_PRT1_BIE
#define LIN_TX__BIT_MASK CYREG_PRT1_BIT_MASK
#define LIN_TX__BYP CYREG_PRT1_BYP
#define LIN_TX__CTL CYREG_PRT1_CTL
#define LIN_TX__DM0 CYREG_PRT1_DM0
#define LIN_TX__DM1 CYREG_PRT1_DM1
#define LIN_TX__DM2 CYREG_PRT1_DM2
#define LIN_TX__DR CYREG_PRT1_DR
#define LIN_TX__INP_DIS CYREG_PRT1_INP_DIS
#define LIN_TX__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define LIN_TX__LCD_EN CYREG_PRT1_LCD_EN
#define LIN_TX__MASK 0x40u
#define LIN_TX__PORT 1u
#define LIN_TX__PRT CYREG_PRT1_PRT
#define LIN_TX__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define LIN_TX__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define LIN_TX__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define LIN_TX__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define LIN_TX__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define LIN_TX__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define LIN_TX__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define LIN_TX__PS CYREG_PRT1_PS
#define LIN_TX__SHIFT 6
#define LIN_TX__SLW CYREG_PRT1_SLW

/* PS2_IN */
#define PS2_IN__0__MASK 0x40u
#define PS2_IN__0__PC CYREG_PRT6_PC6
#define PS2_IN__0__PORT 6u
#define PS2_IN__0__SHIFT 6
#define PS2_IN__AG CYREG_PRT6_AG
#define PS2_IN__AMUX CYREG_PRT6_AMUX
#define PS2_IN__BIE CYREG_PRT6_BIE
#define PS2_IN__BIT_MASK CYREG_PRT6_BIT_MASK
#define PS2_IN__BYP CYREG_PRT6_BYP
#define PS2_IN__CTL CYREG_PRT6_CTL
#define PS2_IN__DM0 CYREG_PRT6_DM0
#define PS2_IN__DM1 CYREG_PRT6_DM1
#define PS2_IN__DM2 CYREG_PRT6_DM2
#define PS2_IN__DR CYREG_PRT6_DR
#define PS2_IN__INP_DIS CYREG_PRT6_INP_DIS
#define PS2_IN__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define PS2_IN__LCD_EN CYREG_PRT6_LCD_EN
#define PS2_IN__MASK 0x40u
#define PS2_IN__PORT 6u
#define PS2_IN__PRT CYREG_PRT6_PRT
#define PS2_IN__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define PS2_IN__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define PS2_IN__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define PS2_IN__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define PS2_IN__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define PS2_IN__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define PS2_IN__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define PS2_IN__PS CYREG_PRT6_PS
#define PS2_IN__SHIFT 6
#define PS2_IN__SLW CYREG_PRT6_SLW

/* UART_2_BUART */
#define UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define UART_2_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define UART_2_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B1_UDB08_A0
#define UART_2_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B1_UDB08_A1
#define UART_2_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define UART_2_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B1_UDB08_D0
#define UART_2_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B1_UDB08_D1
#define UART_2_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_2_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define UART_2_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B1_UDB08_F0
#define UART_2_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B1_UDB08_F1
#define UART_2_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define UART_2_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define UART_2_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define UART_2_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define UART_2_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define UART_2_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define UART_2_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define UART_2_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define UART_2_BUART_sTX_TxShifter_u0__A0_REG CYREG_B1_UDB07_A0
#define UART_2_BUART_sTX_TxShifter_u0__A1_REG CYREG_B1_UDB07_A1
#define UART_2_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define UART_2_BUART_sTX_TxShifter_u0__D0_REG CYREG_B1_UDB07_D0
#define UART_2_BUART_sTX_TxShifter_u0__D1_REG CYREG_B1_UDB07_D1
#define UART_2_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define UART_2_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define UART_2_BUART_sTX_TxShifter_u0__F0_REG CYREG_B1_UDB07_F0
#define UART_2_BUART_sTX_TxShifter_u0__F1_REG CYREG_B1_UDB07_F1
#define UART_2_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define UART_2_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define UART_2_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_2_BUART_sTX_TxSts__0__POS 0
#define UART_2_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_2_BUART_sTX_TxSts__1__POS 1
#define UART_2_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define UART_2_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB06_07_ST
#define UART_2_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_2_BUART_sTX_TxSts__2__POS 2
#define UART_2_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_2_BUART_sTX_TxSts__3__POS 3
#define UART_2_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_2_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB06_MSK
#define UART_2_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define UART_2_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB06_ST

/* UART_2_IntClock */
#define UART_2_IntClock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define UART_2_IntClock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define UART_2_IntClock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define UART_2_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_2_IntClock__INDEX 0x02u
#define UART_2_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_2_IntClock__PM_ACT_MSK 0x04u
#define UART_2_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_2_IntClock__PM_STBY_MSK 0x04u

/* UART_2_TXInternalInterrupt */
#define UART_2_TXInternalInterrupt__ES2_PATCH 0u
#define UART_2_TXInternalInterrupt__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define UART_2_TXInternalInterrupt__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define UART_2_TXInternalInterrupt__INTC_MASK 0x10u
#define UART_2_TXInternalInterrupt__INTC_NUMBER 4u
#define UART_2_TXInternalInterrupt__INTC_PRIOR_NUM 7u
#define UART_2_TXInternalInterrupt__INTC_PRIOR_REG CYREG_INTC_PRIOR4
#define UART_2_TXInternalInterrupt__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define UART_2_TXInternalInterrupt__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define UART_2_TXInternalInterrupt__INTC_VECT (CYREG_INTC_VECT_MBASE+0x08u)

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG5_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG5_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG5_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x05u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x20u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x20u

/* ISR_PS2 */
#define ISR_PS2__ES2_PATCH 0u
#define ISR_PS2__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define ISR_PS2__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define ISR_PS2__INTC_MASK 0x01u
#define ISR_PS2__INTC_NUMBER 0u
#define ISR_PS2__INTC_PRIOR_NUM 7u
#define ISR_PS2__INTC_PRIOR_REG CYREG_INTC_PRIOR0
#define ISR_PS2__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define ISR_PS2__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define ISR_PS2__INTC_VECT (CYREG_INTC_VECT_MBASE+0x00u)

/* Tx_UART */
#define Tx_UART__0__MASK 0x10u
#define Tx_UART__0__PC CYREG_PRT0_PC4
#define Tx_UART__0__PORT 0u
#define Tx_UART__0__SHIFT 4
#define Tx_UART__AG CYREG_PRT0_AG
#define Tx_UART__AMUX CYREG_PRT0_AMUX
#define Tx_UART__BIE CYREG_PRT0_BIE
#define Tx_UART__BIT_MASK CYREG_PRT0_BIT_MASK
#define Tx_UART__BYP CYREG_PRT0_BYP
#define Tx_UART__CTL CYREG_PRT0_CTL
#define Tx_UART__DM0 CYREG_PRT0_DM0
#define Tx_UART__DM1 CYREG_PRT0_DM1
#define Tx_UART__DM2 CYREG_PRT0_DM2
#define Tx_UART__DR CYREG_PRT0_DR
#define Tx_UART__INP_DIS CYREG_PRT0_INP_DIS
#define Tx_UART__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Tx_UART__LCD_EN CYREG_PRT0_LCD_EN
#define Tx_UART__MASK 0x10u
#define Tx_UART__PORT 0u
#define Tx_UART__PRT CYREG_PRT0_PRT
#define Tx_UART__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Tx_UART__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Tx_UART__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Tx_UART__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Tx_UART__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Tx_UART__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Tx_UART__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Tx_UART__PS CYREG_PRT0_PS
#define Tx_UART__SHIFT 4
#define Tx_UART__SLW CYREG_PRT0_SLW

/* UART_PS2_BUART */
#define UART_PS2_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define UART_PS2_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define UART_PS2_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB05_06_CTL
#define UART_PS2_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define UART_PS2_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB05_06_CTL
#define UART_PS2_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB05_06_MSK
#define UART_PS2_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define UART_PS2_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB05_06_MSK
#define UART_PS2_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define UART_PS2_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define UART_PS2_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB05_CTL
#define UART_PS2_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB05_ST_CTL
#define UART_PS2_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB05_CTL
#define UART_PS2_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB05_ST_CTL
#define UART_PS2_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define UART_PS2_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define UART_PS2_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB05_MSK
#define UART_PS2_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define UART_PS2_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define UART_PS2_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB05_MSK
#define UART_PS2_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define UART_PS2_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define UART_PS2_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define UART_PS2_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB05_ST_CTL
#define UART_PS2_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB05_ST_CTL
#define UART_PS2_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB05_ST
#define UART_PS2_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define UART_PS2_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define UART_PS2_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define UART_PS2_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define UART_PS2_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define UART_PS2_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define UART_PS2_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define UART_PS2_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define UART_PS2_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB06_A0
#define UART_PS2_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB06_A1
#define UART_PS2_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define UART_PS2_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB06_D0
#define UART_PS2_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB06_D1
#define UART_PS2_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define UART_PS2_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define UART_PS2_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB06_F0
#define UART_PS2_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB06_F1
#define UART_PS2_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_PS2_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define UART_PS2_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_PS2_BUART_sRX_RxSts__3__POS 3
#define UART_PS2_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_PS2_BUART_sRX_RxSts__4__POS 4
#define UART_PS2_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_PS2_BUART_sRX_RxSts__5__POS 5
#define UART_PS2_BUART_sRX_RxSts__MASK 0x38u
#define UART_PS2_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB08_MSK
#define UART_PS2_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_PS2_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB08_ST

/* UART_PS2_IntClock */
#define UART_PS2_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define UART_PS2_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define UART_PS2_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define UART_PS2_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_PS2_IntClock__INDEX 0x01u
#define UART_PS2_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_PS2_IntClock__PM_ACT_MSK 0x02u
#define UART_PS2_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_PS2_IntClock__PM_STBY_MSK 0x02u

/* isr_line */
#define isr_line__ES2_PATCH 0u
#define isr_line__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define isr_line__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define isr_line__INTC_MASK 0x40u
#define isr_line__INTC_NUMBER 6u
#define isr_line__INTC_PRIOR_NUM 7u
#define isr_line__INTC_PRIOR_REG CYREG_INTC_PRIOR6
#define isr_line__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define isr_line__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define isr_line__INTC_VECT (CYREG_INTC_VECT_MBASE+0x0Cu)

/* timer_clock */
#define timer_clock__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define timer_clock__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define timer_clock__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define timer_clock__CFG2_SRC_SEL_MASK 0x07u
#define timer_clock__INDEX 0x04u
#define timer_clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define timer_clock__PM_ACT_MSK 0x10u
#define timer_clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define timer_clock__PM_STBY_MSK 0x10u

/* uart_rx_isr */
#define uart_rx_isr__ES2_PATCH 0u
#define uart_rx_isr__INTC_CLR_EN_REG CYREG_INTC_CLR_EN1
#define uart_rx_isr__INTC_CLR_PD_REG CYREG_INTC_CLR_PD1
#define uart_rx_isr__INTC_MASK 0x01u
#define uart_rx_isr__INTC_NUMBER 8u
#define uart_rx_isr__INTC_PRIOR_NUM 7u
#define uart_rx_isr__INTC_PRIOR_REG CYREG_INTC_PRIOR8
#define uart_rx_isr__INTC_SET_EN_REG CYREG_INTC_SET_EN1
#define uart_rx_isr__INTC_SET_PD_REG CYREG_INTC_SET_PD1
#define uart_rx_isr__INTC_VECT (CYREG_INTC_VECT_MBASE+0x10u)

/* uart_tx_isr */
#define uart_tx_isr__ES2_PATCH 0u
#define uart_tx_isr__INTC_CLR_EN_REG CYREG_INTC_CLR_EN1
#define uart_tx_isr__INTC_CLR_PD_REG CYREG_INTC_CLR_PD1
#define uart_tx_isr__INTC_MASK 0x02u
#define uart_tx_isr__INTC_NUMBER 9u
#define uart_tx_isr__INTC_PRIOR_NUM 7u
#define uart_tx_isr__INTC_PRIOR_REG CYREG_INTC_PRIOR9
#define uart_tx_isr__INTC_SET_EN_REG CYREG_INTC_SET_EN1
#define uart_tx_isr__INTC_SET_PD_REG CYREG_INTC_SET_PD1
#define uart_tx_isr__INTC_VECT (CYREG_INTC_VECT_MBASE+0x12u)

/* lin_timer_isr */
#define lin_timer_isr__ES2_PATCH 0u
#define lin_timer_isr__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define lin_timer_isr__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define lin_timer_isr__INTC_MASK 0x80u
#define lin_timer_isr__INTC_NUMBER 7u
#define lin_timer_isr__INTC_PRIOR_NUM 7u
#define lin_timer_isr__INTC_PRIOR_REG CYREG_INTC_PRIOR7
#define lin_timer_isr__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define lin_timer_isr__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define lin_timer_isr__INTC_VECT (CYREG_INTC_VECT_MBASE+0x0Eu)

/* LIN_Timer_TimerUDB */
#define LIN_Timer_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define LIN_Timer_TimerUDB_rstSts_stsreg__0__POS 0
#define LIN_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define LIN_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB04_05_ST
#define LIN_Timer_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define LIN_Timer_TimerUDB_rstSts_stsreg__2__POS 2
#define LIN_Timer_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define LIN_Timer_TimerUDB_rstSts_stsreg__3__POS 3
#define LIN_Timer_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define LIN_Timer_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB04_MSK
#define LIN_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define LIN_Timer_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB04_ST
#define LIN_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define LIN_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define LIN_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB03_04_CTL
#define LIN_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define LIN_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB03_04_CTL
#define LIN_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB03_04_MSK
#define LIN_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define LIN_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB03_04_MSK
#define LIN_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define LIN_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define LIN_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define LIN_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define LIN_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB03_CTL
#define LIN_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB03_ST_CTL
#define LIN_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB03_CTL
#define LIN_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB03_ST_CTL
#define LIN_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define LIN_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define LIN_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define LIN_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB03_MSK
#define LIN_Timer_TimerUDB_sT8_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define LIN_Timer_TimerUDB_sT8_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define LIN_Timer_TimerUDB_sT8_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define LIN_Timer_TimerUDB_sT8_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define LIN_Timer_TimerUDB_sT8_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define LIN_Timer_TimerUDB_sT8_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define LIN_Timer_TimerUDB_sT8_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define LIN_Timer_TimerUDB_sT8_timerdp_u0__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define LIN_Timer_TimerUDB_sT8_timerdp_u0__A0_REG CYREG_B0_UDB03_A0
#define LIN_Timer_TimerUDB_sT8_timerdp_u0__A1_REG CYREG_B0_UDB03_A1
#define LIN_Timer_TimerUDB_sT8_timerdp_u0__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define LIN_Timer_TimerUDB_sT8_timerdp_u0__D0_REG CYREG_B0_UDB03_D0
#define LIN_Timer_TimerUDB_sT8_timerdp_u0__D1_REG CYREG_B0_UDB03_D1
#define LIN_Timer_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define LIN_Timer_TimerUDB_sT8_timerdp_u0__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define LIN_Timer_TimerUDB_sT8_timerdp_u0__F0_REG CYREG_B0_UDB03_F0
#define LIN_Timer_TimerUDB_sT8_timerdp_u0__F1_REG CYREG_B0_UDB03_F1
#define LIN_Timer_TimerUDB_sT8_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define LIN_Timer_TimerUDB_sT8_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL

/* LIN_TXInternalInterrupt */
#define LIN_TXInternalInterrupt__ES2_PATCH 0u
#define LIN_TXInternalInterrupt__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define LIN_TXInternalInterrupt__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define LIN_TXInternalInterrupt__INTC_MASK 0x04u
#define LIN_TXInternalInterrupt__INTC_NUMBER 2u
#define LIN_TXInternalInterrupt__INTC_PRIOR_NUM 7u
#define LIN_TXInternalInterrupt__INTC_PRIOR_REG CYREG_INTC_PRIOR2
#define LIN_TXInternalInterrupt__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define LIN_TXInternalInterrupt__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define LIN_TXInternalInterrupt__INTC_VECT (CYREG_INTC_VECT_MBASE+0x04u)

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 48000000U
#define BCLK__BUS_CLK__KHZ 48000U
#define BCLK__BUS_CLK__MHZ 48U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 4u
#define CYDEV_CHIP_DIE_PSOC4A 2u
#define CYDEV_CHIP_DIE_PSOC5LP 5u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC3
#define CYDEV_CHIP_JTAG_ID 0x1E09E069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 2u
#define CYDEV_CHIP_MEMBER_4D 3u
#define CYDEV_CHIP_MEMBER_5A 4u
#define CYDEV_CHIP_MEMBER_5B 5u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_3A
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_ES0 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_3A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_CLEAR_SRAM 1
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x01u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x000003FFu
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_DP8051_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
