cocci_test_suite() {
	u32 cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mc/base.c 83 */;
	const struct nvkm_mc_map *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mc/base.c 82 */;
	bool *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mc/base.c 78 */;
	struct nvkm_mc **cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mc/base.c 217 */;
	struct nvkm_mc *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mc/base.c 209 */;
	int cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mc/base.c 209 */;
	const struct nvkm_mc_func *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mc/base.c 208 */;
	struct nvkm_device *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mc/base.c 208 */;
	void cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mc/base.c 207 */;
	const struct nvkm_subdev_func cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mc/base.c 200 */;
	struct nvkm_subdev *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mc/base.c 195 */;
	void *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mc/base.c 194 */;
	bool cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mc/base.c 167 */;
	u64 cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mc/base.c 152 */;
	enum nvkm_devidx cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mc/base.c 150 */;
}
