<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="slavefifo2b_verilog_feb20.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="slaveFIFO2b_fpga_top.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="slaveFIFO2b_fpga_top.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="slaveFIFO2b_fpga_top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="slaveFIFO2b_fpga_top.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="slaveFIFO2b_fpga_top.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="slaveFIFO2b_fpga_top.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="slaveFIFO2b_fpga_top.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="slaveFIFO2b_fpga_top.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="slaveFIFO2b_fpga_top.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="slaveFIFO2b_fpga_top.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="slaveFIFO2b_fpga_top.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="slaveFIFO2b_fpga_top.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="slaveFIFO2b_fpga_top.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="slaveFIFO2b_fpga_top.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="slaveFIFO2b_fpga_top.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="slaveFIFO2b_fpga_top.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="slaveFIFO2b_fpga_top.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="slaveFIFO2b_fpga_top.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="slaveFIFO2b_fpga_top.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="slaveFIFO2b_fpga_top.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="slaveFIFO2b_fpga_top_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="slaveFIFO2b_fpga_top_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="slaveFIFO2b_fpga_top_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="slaveFIFO2b_fpga_top_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="slaveFIFO2b_fpga_top_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="slaveFIFO2b_fpga_top_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="slaveFIFO2b_fpga_top_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="slaveFIFO2b_fpga_top_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="slaveFIFO2b_fpga_top_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="slaveFIFO2b_fpga_top_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="slaveFIFO2b_fpga_top_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="slaveFIFO2b_fpga_top_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="slaveFIFO2b_fpga_top_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="slaveFIFO2b_fpga_top_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="slaveFIFO2b_fpga_top_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="slaveFIFO2b_fpga_top_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="slavefifo2b_fpga_top.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="slavefifo2b_fpga_top.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="slavefifo2b_fpga_top.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testbench_lb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testbench_lb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="testbench_lb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1445348059" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1445348059">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1445939024" xil_pn:in_ck="-4381229030453361234" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1445939023">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../testbench/fpga_master_tb.v"/>
      <outfile xil_pn:name="clk_wiz_v3_2_2.v"/>
      <outfile xil_pn:name="fifo.v"/>
      <outfile xil_pn:name="slaveFIFO2b_ZLP.v"/>
      <outfile xil_pn:name="slaveFIFO2b_fpga_top.v"/>
      <outfile xil_pn:name="slaveFIFO2b_loopback.v"/>
      <outfile xil_pn:name="slaveFIFO2b_partial.v"/>
      <outfile xil_pn:name="slaveFIFO2b_streamIN.v"/>
      <outfile xil_pn:name="slaveFIFO2b_streamOUT.v"/>
    </transform>
    <transform xil_pn:end_ts="1445348059" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4716991131035406364" xil_pn:start_ts="1445348059">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1445348059" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-7331524880200052830" xil_pn:start_ts="1445348059">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1445348059" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="717956402351655718" xil_pn:start_ts="1445348059">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1445939024" xil_pn:in_ck="-4381229030453361234" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1445939024">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../testbench/fpga_master_tb.v"/>
      <outfile xil_pn:name="clk_wiz_v3_2_2.v"/>
      <outfile xil_pn:name="fifo.v"/>
      <outfile xil_pn:name="slaveFIFO2b_ZLP.v"/>
      <outfile xil_pn:name="slaveFIFO2b_fpga_top.v"/>
      <outfile xil_pn:name="slaveFIFO2b_loopback.v"/>
      <outfile xil_pn:name="slaveFIFO2b_partial.v"/>
      <outfile xil_pn:name="slaveFIFO2b_streamIN.v"/>
      <outfile xil_pn:name="slaveFIFO2b_streamOUT.v"/>
    </transform>
    <transform xil_pn:end_ts="1445946490" xil_pn:in_ck="-4381229030453361234" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-1323924620314504857" xil_pn:start_ts="1445946480">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="testbench_lb_beh.prj"/>
      <outfile xil_pn:name="testbench_lb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1445948322" xil_pn:in_ck="-1967575025855334419" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3055316765086769398" xil_pn:start_ts="1445948322">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="testbench_lb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1406883833" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1406883833">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1406883833" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-5087576486794545001" xil_pn:start_ts="1406883833">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1406883833" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="717956402351655718" xil_pn:start_ts="1406883833">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1406883833" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1406883833">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1406883833" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="7094363670331075993" xil_pn:start_ts="1406883833">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1406884225" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1406884225">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1406884225" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-527739123974322384" xil_pn:start_ts="1406884225">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1412296357" xil_pn:in_ck="7937978999449336722" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="1640653980048430389" xil_pn:start_ts="1412296347">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="slaveFIFO2b_fpga_top.lso"/>
      <outfile xil_pn:name="slaveFIFO2b_fpga_top.ngc"/>
      <outfile xil_pn:name="slaveFIFO2b_fpga_top.ngr"/>
      <outfile xil_pn:name="slaveFIFO2b_fpga_top.prj"/>
      <outfile xil_pn:name="slaveFIFO2b_fpga_top.stx"/>
      <outfile xil_pn:name="slaveFIFO2b_fpga_top.syr"/>
      <outfile xil_pn:name="slaveFIFO2b_fpga_top.xst"/>
      <outfile xil_pn:name="slaveFIFO2b_fpga_top_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1412613195" xil_pn:in_ck="7795746241517349774" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="2327573795837120196" xil_pn:start_ts="1412613195">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1412613212" xil_pn:in_ck="-4644166594927914538" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-4206052871680375865" xil_pn:start_ts="1412613195">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="slaveFIFO2b_fpga_top.bld"/>
      <outfile xil_pn:name="slaveFIFO2b_fpga_top.ngd"/>
      <outfile xil_pn:name="slaveFIFO2b_fpga_top_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1412613242" xil_pn:in_ck="431869021024838871" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1412613212">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="slaveFIFO2b_fpga_top.pcf"/>
      <outfile xil_pn:name="slaveFIFO2b_fpga_top_map.map"/>
      <outfile xil_pn:name="slaveFIFO2b_fpga_top_map.mrp"/>
      <outfile xil_pn:name="slaveFIFO2b_fpga_top_map.ncd"/>
      <outfile xil_pn:name="slaveFIFO2b_fpga_top_map.ngm"/>
      <outfile xil_pn:name="slaveFIFO2b_fpga_top_map.xrpt"/>
      <outfile xil_pn:name="slaveFIFO2b_fpga_top_summary.xml"/>
      <outfile xil_pn:name="slaveFIFO2b_fpga_top_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1412613296" xil_pn:in_ck="-1078251732538710416" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1412613242">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="slaveFIFO2b_fpga_top.ncd"/>
      <outfile xil_pn:name="slaveFIFO2b_fpga_top.pad"/>
      <outfile xil_pn:name="slaveFIFO2b_fpga_top.par"/>
      <outfile xil_pn:name="slaveFIFO2b_fpga_top.ptwx"/>
      <outfile xil_pn:name="slaveFIFO2b_fpga_top.unroutes"/>
      <outfile xil_pn:name="slaveFIFO2b_fpga_top.xpi"/>
      <outfile xil_pn:name="slaveFIFO2b_fpga_top_pad.csv"/>
      <outfile xil_pn:name="slaveFIFO2b_fpga_top_pad.txt"/>
      <outfile xil_pn:name="slaveFIFO2b_fpga_top_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1412613326" xil_pn:in_ck="7795746241517342149" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1412613296">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="slaveFIFO2b_fpga_top.ut"/>
      <outfile xil_pn:name="slavefifo2b_fpga_top.bgn"/>
      <outfile xil_pn:name="slavefifo2b_fpga_top.bit"/>
      <outfile xil_pn:name="slavefifo2b_fpga_top.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1412296502" xil_pn:in_ck="-3393114534571138033" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="8482462020707587906" xil_pn:start_ts="1412296498">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1412613296" xil_pn:in_ck="-5522045631194752941" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1412613281">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="slaveFIFO2b_fpga_top.twr"/>
      <outfile xil_pn:name="slaveFIFO2b_fpga_top.twx"/>
    </transform>
  </transforms>

</generated_project>
