$date
   Thu Mar 27 11:24:24 2025
$end

$version
  2024.2.0
  $dumpfile ("lab_07.vcd") 
$end

$timescale
  1ps
$end

$scope module alu_control_tb $end
$var reg 1 ! clk $end
$var reg 8 " accum [7:0] $end
$var reg 8 # data [7:0] $end
$var reg 3 $ opcode $end
$var reg 8 % out [7:0] $end
$var reg 1 & zero $end
$scope module dut_alu $end
$var wire 8 ' accum [7:0] $end
$var wire 8 ( data [7:0] $end
$var wire 3 ) opcode $end
$var wire 1 * clk $end
$var reg 8 % out [7:0] $end
$var reg 1 & zero $end
$upscope $end
$scope task checkit $end
$var reg 9 + expects [8:0] $end
$upscope $end
$upscope $end
$enddefinitions $end

#0
$dumpvars
0!
bx "
bx #
b0 $
bx %
0&
bx '
bx (
b0 )
0*
bx +
$end

#5000
1!
1*

#10000
0!
b11011010 "
b110111 #
b11011010 %
b11011010 '
b110111 (
0*

#15000
1!
1*

#20000
0!
b1 $
b1 )
0*
b11011010 +

#25000
1!
1*

#30000
0!
b10 $
b10001 %
b10 )
0*

#35000
1!
1*

#40000
0!
b11 $
b10010 %
b11 )
0*
b10001 +

#45000
1!
1*

#50000
0!
b100 $
b11101101 %
b100 )
0*
b10010 +

#55000
1!
1*

#60000
0!
b101 $
b110111 %
b101 )
0*
b11101101 +

#65000
1!
1*

#70000
0!
b110 $
b11011010 %
b110 )
0*
b110111 +

#75000
1!
1*

#80000
0!
b0 "
b111 $
b0 %
1&
b0 '
b111 )
0*
b11011010 +

#85000
1!
1*

#90000
0!
b10010 "
b111 #
b10 $
b11001 %
0&
b10010 '
b111 (
b10 )
0*
b100000000 +

#95000
1!
1*

#100000
0!
b110101 "
b11111 #
b11 $
b10101 %
b110101 '
b11111 (
b11 )
0*
b11001 +

#105000
1!
1*

#110000
0!
b11101 "
b11110 #
b100 $
b11 %
b11101 '
b11110 (
b100 )
0*
b10101 +

#115000
1!
1*

#120000
0!
b0 "
b1110010 #
b101 $
b1110010 %
1&
b0 '
b1110010 (
b101 )
0*
b11 +

#125000
1!
1*

#130000
0!
b10000 "
b0 #
b110 $
b10000 %
0&
b10000 '
b0 (
b110 )
0*
b101110010 +

#135000
1!
1*

#140000
0!
0*
b10000 +
