dist_mem_gen_v8_0.v,verilog,dist_mem_gen_v8_0_13,../../../ipstatic/simulation/dist_mem_gen_v8_0.v,
data_mem_256x32.v,verilog,xil_defaultlib,../../../../cpu_pipeline_branch_in_ex.srcs/sources_1/ip/data_mem_256x32/sim/data_mem_256x32.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
