$version Generated by Yosys-SMTBMC $end
$timescale 1ns $end
$var integer 32 t smt_step $end
$var event 1 ! smt_clock $end
$scope module full_adder $end
$scope module _witness_ $end
$var wire 1 n0 anyinit_procdff_191 $end
$var wire 1 n1 anyinit_procdff_193 $end
$var wire 1 n2 anyinit_procdff_195 $end
$var wire 1 n3 anyinit_procdff_197 $end
$var wire 1 n4 anyinit_procdff_199 $end
$var wire 1 n5 anyinit_procdff_201 $end
$var wire 1 n6 anyinit_procdff_203 $end
$var wire 1 n7 anyinit_procdff_205 $end
$var wire 1 n8 anyinit_procdff_207 $end
$var wire 1 n9 anyinit_procdff_209 $end
$var wire 1 n10 anyinit_procdff_211 $end
$var wire 1 n11 anyinit_procdff_213 $end
$var wire 1 n12 anyinit_procdff_215 $end
$var wire 1 n13 anyinit_procdff_217 $end
$var wire 1 n14 anyinit_procdff_219 $end
$var wire 1 n15 anyinit_procdff_221 $end
$var wire 1 n16 anyinit_procdff_226 $end
$var wire 1 n17 anyinit_procdff_227 $end
$var wire 1 n18 anyinit_procdff_228 $end
$var wire 1 n19 anyinit_procdff_232 $end
$var wire 1 n20 anyinit_procdff_233 $end
$var wire 1 n21 anyinit_procdff_234 $end
$var wire 1 n22 anyinit_procdff_235 $end
$var wire 1 n23 anyinit_procdff_236 $end
$var wire 1 n24 anyinit_procdff_237 $end
$var wire 1 n25 anyinit_procdff_238 $end
$var wire 1 n26 anyinit_procdff_239 $end
$var wire 1 n27 anyinit_procdff_240 $end
$var wire 1 n28 anyseq_auto_setundef_cc_533_execute_315 $end
$var wire 1 n29 anyseq_auto_setundef_cc_533_execute_317 $end
$var wire 1 n30 anyseq_auto_setundef_cc_533_execute_319 $end
$var wire 1 n31 anyseq_auto_setundef_cc_533_execute_321 $end
$var wire 1 n32 anyseq_auto_setundef_cc_533_execute_323 $end
$var wire 1 n33 anyseq_auto_setundef_cc_533_execute_325 $end
$upscope $end
$var wire 1 n34 a $end
$var wire 1 n35 b $end
$var wire 1 n36 c1 $end
$var wire 1 n37 c1_next $end
$var wire 1 n38 c1_past $end
$var wire 1 n39 c1_past_next $end
$var wire 1 n40 c2 $end
$var wire 1 n41 c2_next $end
$var wire 1 n42 c_in $end
$var wire 1 n43 c_in_next $end
$var wire 1 n44 carry_in $end
$var wire 1 n45 carry_out $end
$var wire 1 n46 carry_out_next $end
$var wire 1 n47 clk $end
$var wire 1 n48 f_a $end
$var wire 1 n49 f_b $end
$var wire 1 n50 f_c1 $end
$var wire 1 n51 f_c2 $end
$var wire 1 n52 f_c3 $end
$var wire 1 n53 f_carry $end
$var wire 1 n54 f_carry_in $end
$var wire 1 n55 f_past_2_valid $end
$var wire 1 n56 f_past_3_valid $end
$var wire 1 n57 f_past_valid $end
$var wire 1 n58 f_s1 $end
$var wire 1 n59 f_s2 $end
$var wire 1 n60 f_s3 $end
$var wire 1 n61 f_sum $end
$scope module prc_half_adder_1_comb $end
$var wire 1 n62 s_nand $end
$var wire 1 n63 s_or $end
$upscope $end
$scope module prc_half_adder_2_comb $end
$var wire 1 n64 s_nand $end
$var wire 1 n65 s_or $end
$upscope $end
$var wire 1 n66 rstn $end
$var wire 1 n67 s1 $end
$var wire 1 n68 s1_next $end
$var wire 1 n69 s2 $end
$var wire 1 n70 s2_next $end
$var wire 1 n71 sum $end
$var wire 1 n72 sum_next $end
$upscope $end
$enddefinitions $end
#0
1!
b00000000000000000000000000000000 t
b1 n47
b1 n0
b1 n1
b0 n2
b0 n3
b0 n4
b1 n5
b0 n6
b1 n7
b0 n8
b0 n9
b0 n10
b0 n11
b1 n12
b0 n13
b0 n14
b0 n15
b0 n16
b0 n17
b0 n18
b0 n19
b0 n20
b0 n21
b0 n22
b0 n23
b0 n24
b0 n25
b0 n26
b0 n27
b0 n28
b1 n29
b0 n30
b0 n31
b0 n32
b0 n33
b1 n34
b0 n35
b0 n36
b0 n37
b0 n38
b0 n39
b0 n40
b0 n41
b0 n42
b0 n43
b0 n44
b0 n45
b0 n46
b0 n48
b0 n49
b0 n50
b0 n51
b0 n52
b0 n53
b0 n54
b0 n55
b0 n56
b0 n57
b0 n58
b0 n59
b0 n60
b0 n61
b1 n62
b1 n63
b1 n64
b0 n65
b0 n66
b0 n67
b1 n68
b0 n69
b0 n70
b0 n71
b0 n72
#5
b0 n47
#10
1!
b00000000000000000000000000000001 t
b1 n47
b1 n0
b1 n1
b0 n2
b0 n3
b0 n4
b1 n5
b0 n6
b1 n7
b0 n8
b0 n9
b0 n10
b0 n11
b1 n12
b0 n13
b0 n14
b0 n15
b0 n16
b0 n17
b0 n18
b0 n19
b0 n20
b0 n21
b0 n22
b0 n23
b0 n24
b0 n25
b0 n26
b0 n27
b0 n28
b1 n29
b0 n30
b0 n31
b0 n32
b0 n33
b1 n34
b0 n35
b0 n36
b0 n37
b0 n38
b0 n39
b0 n40
b0 n41
b0 n42
b0 n43
b0 n44
b0 n45
b0 n46
b0 n48
b0 n49
b0 n50
b0 n51
b0 n52
b0 n53
b0 n54
b0 n55
b0 n56
b0 n57
b0 n58
b0 n59
b0 n60
b0 n61
b1 n62
b1 n63
b1 n64
b0 n65
b0 n66
b0 n67
b1 n68
b0 n69
b0 n70
b0 n71
b0 n72
#15
b0 n47
#20
1!
b00000000000000000000000000000010 t
b1 n47
