//  ----------------------------------------------------------------------
//  File Name   : GenCFold/gpdma2d_reg_venusa.h
//  Description : C header file generated by Python script.
//  Author      : dlchang
//  Script Ver  : LS.AUTO_REG.2024.12.12
//  SVN Revision: Can't find <<VenusA_SoC_Memory_Mapping.xlsx>> SVN detail info,pls chk£¡£¡
//  Create Time : 2025-04-18 09:52:08
//  Comments    : 
//  ----------------------------------------------------------------------

#ifndef __GPDMA2D_REGFILE_H__
#define __GPDMA2D_REGFILE_H__

#include <stdint.h>

#define GPDMA2D_DMA_CTRL_00_OFFSET                  0x000
#define GPDMA2D_DMA_CTRL_00_CFG_CH_HS_SEL_00_Pos    28
#define GPDMA2D_DMA_CTRL_00_CFG_CH_HS_SEL_00_Msk    0xf0000000
#define GPDMA2D_DMA_CTRL_00_CFG_ONLINE_DISPLAY_DST_CH_00_Pos    26
#define GPDMA2D_DMA_CTRL_00_CFG_ONLINE_DISPLAY_DST_CH_00_Msk    0x4000000
#define GPDMA2D_DMA_CTRL_00_CFG_QSPI_IN_CH_EN_00_Pos    25
#define GPDMA2D_DMA_CTRL_00_CFG_QSPI_IN_CH_EN_00_Msk    0x2000000
#define GPDMA2D_DMA_CTRL_00_CFG_DVP_CH_EN_00_Pos    24
#define GPDMA2D_DMA_CTRL_00_CFG_DVP_CH_EN_00_Msk    0x1000000
#define GPDMA2D_DMA_CTRL_00_CFG_SHD_LINE_STRIDE_VLD_00_Pos    23
#define GPDMA2D_DMA_CTRL_00_CFG_SHD_LINE_STRIDE_VLD_00_Msk    0x800000
#define GPDMA2D_DMA_CTRL_00_CFG_SHD_SG_EN_00_Pos    22
#define GPDMA2D_DMA_CTRL_00_CFG_SHD_SG_EN_00_Msk    0x400000
#define GPDMA2D_DMA_CTRL_00_CFG_SHD_DS_EN_00_Pos    21
#define GPDMA2D_DMA_CTRL_00_CFG_SHD_DS_EN_00_Msk    0x200000
#define GPDMA2D_DMA_CTRL_00_CFG_CH_PRIO_00_Pos      19
#define GPDMA2D_DMA_CTRL_00_CFG_CH_PRIO_00_Msk      0x180000
#define GPDMA2D_DMA_CTRL_00_CFG_ONLINE_DISPLAY_SRC_CH_00_Pos    18
#define GPDMA2D_DMA_CTRL_00_CFG_ONLINE_DISPLAY_SRC_CH_00_Msk    0x40000
#define GPDMA2D_DMA_CTRL_00_CFG_TFR_FLOW_CTRL_00_Pos    17
#define GPDMA2D_DMA_CTRL_00_CFG_TFR_FLOW_CTRL_00_Msk    0x20000
#define GPDMA2D_DMA_CTRL_00_CFG_SHD_DST_BURST_LEN_00_Pos    15
#define GPDMA2D_DMA_CTRL_00_CFG_SHD_DST_BURST_LEN_00_Msk    0x18000
#define GPDMA2D_DMA_CTRL_00_CFG_SHD_SRC_BURST_LEN_00_Pos    13
#define GPDMA2D_DMA_CTRL_00_CFG_SHD_SRC_BURST_LEN_00_Msk    0x6000
#define GPDMA2D_DMA_CTRL_00_CFG_SHD_DST_INC_00_Pos    10
#define GPDMA2D_DMA_CTRL_00_CFG_SHD_DST_INC_00_Msk    0xc00
#define GPDMA2D_DMA_CTRL_00_CFG_SHD_SRC_INC_00_Pos    8
#define GPDMA2D_DMA_CTRL_00_CFG_SHD_SRC_INC_00_Msk    0x300
#define GPDMA2D_DMA_CTRL_00_CFG_AHB_LOCK_00_Pos     7
#define GPDMA2D_DMA_CTRL_00_CFG_AHB_LOCK_00_Msk     0x80
#define GPDMA2D_DMA_CTRL_00_CFG_DST_SIZE_00_Pos     5
#define GPDMA2D_DMA_CTRL_00_CFG_DST_SIZE_00_Msk     0x60
#define GPDMA2D_DMA_CTRL_00_CFG_SRC_SIZE_00_Pos     3
#define GPDMA2D_DMA_CTRL_00_CFG_SRC_SIZE_00_Msk     0x18
#define GPDMA2D_DMA_CTRL_00_CFG_TFR_MODE_00_Pos     1
#define GPDMA2D_DMA_CTRL_00_CFG_TFR_MODE_00_Msk     0x6
#define GPDMA2D_DMA_CTRL_00_CFG_CH_EN_00_Pos        0
#define GPDMA2D_DMA_CTRL_00_CFG_CH_EN_00_Msk        0x1

#define GPDMA2D_DMA_CTRL_01_OFFSET                  0x004
#define GPDMA2D_DMA_CTRL_01_CFG_CH_HS_SEL_01_Pos    28
#define GPDMA2D_DMA_CTRL_01_CFG_CH_HS_SEL_01_Msk    0xf0000000
#define GPDMA2D_DMA_CTRL_01_CFG_ONLINE_DISPLAY_DST_CH_01_Pos    26
#define GPDMA2D_DMA_CTRL_01_CFG_ONLINE_DISPLAY_DST_CH_01_Msk    0x4000000
#define GPDMA2D_DMA_CTRL_01_CFG_QSPI_IN_CH_EN_01_Pos    25
#define GPDMA2D_DMA_CTRL_01_CFG_QSPI_IN_CH_EN_01_Msk    0x2000000
#define GPDMA2D_DMA_CTRL_01_CFG_DVP_CH_EN_01_Pos    24
#define GPDMA2D_DMA_CTRL_01_CFG_DVP_CH_EN_01_Msk    0x1000000
#define GPDMA2D_DMA_CTRL_01_CFG_SHD_LINE_STRIDE_VLD_01_Pos    23
#define GPDMA2D_DMA_CTRL_01_CFG_SHD_LINE_STRIDE_VLD_01_Msk    0x800000
#define GPDMA2D_DMA_CTRL_01_CFG_SHD_SG_EN_01_Pos    22
#define GPDMA2D_DMA_CTRL_01_CFG_SHD_SG_EN_01_Msk    0x400000
#define GPDMA2D_DMA_CTRL_01_CFG_SHD_DS_EN_01_Pos    21
#define GPDMA2D_DMA_CTRL_01_CFG_SHD_DS_EN_01_Msk    0x200000
#define GPDMA2D_DMA_CTRL_01_CFG_CH_PRIO_01_Pos      19
#define GPDMA2D_DMA_CTRL_01_CFG_CH_PRIO_01_Msk      0x180000
#define GPDMA2D_DMA_CTRL_01_CFG_ONLINE_DISPLAY_SRC_CH_01_Pos    18
#define GPDMA2D_DMA_CTRL_01_CFG_ONLINE_DISPLAY_SRC_CH_01_Msk    0x40000
#define GPDMA2D_DMA_CTRL_01_CFG_TFR_FLOW_CTRL_01_Pos    17
#define GPDMA2D_DMA_CTRL_01_CFG_TFR_FLOW_CTRL_01_Msk    0x20000
#define GPDMA2D_DMA_CTRL_01_CFG_SHD_DST_BURST_LEN_01_Pos    15
#define GPDMA2D_DMA_CTRL_01_CFG_SHD_DST_BURST_LEN_01_Msk    0x18000
#define GPDMA2D_DMA_CTRL_01_CFG_SHD_SRC_BURST_LEN_01_Pos    13
#define GPDMA2D_DMA_CTRL_01_CFG_SHD_SRC_BURST_LEN_01_Msk    0x6000
#define GPDMA2D_DMA_CTRL_01_CFG_SHD_DST_INC_01_Pos    10
#define GPDMA2D_DMA_CTRL_01_CFG_SHD_DST_INC_01_Msk    0xc00
#define GPDMA2D_DMA_CTRL_01_CFG_SHD_SRC_INC_01_Pos    8
#define GPDMA2D_DMA_CTRL_01_CFG_SHD_SRC_INC_01_Msk    0x300
#define GPDMA2D_DMA_CTRL_01_CFG_AHB_LOCK_01_Pos     7
#define GPDMA2D_DMA_CTRL_01_CFG_AHB_LOCK_01_Msk     0x80
#define GPDMA2D_DMA_CTRL_01_CFG_DST_SIZE_01_Pos     5
#define GPDMA2D_DMA_CTRL_01_CFG_DST_SIZE_01_Msk     0x60
#define GPDMA2D_DMA_CTRL_01_CFG_SRC_SIZE_01_Pos     3
#define GPDMA2D_DMA_CTRL_01_CFG_SRC_SIZE_01_Msk     0x18
#define GPDMA2D_DMA_CTRL_01_CFG_TFR_MODE_01_Pos     1
#define GPDMA2D_DMA_CTRL_01_CFG_TFR_MODE_01_Msk     0x6
#define GPDMA2D_DMA_CTRL_01_CFG_CH_EN_01_Pos        0
#define GPDMA2D_DMA_CTRL_01_CFG_CH_EN_01_Msk        0x1

#define GPDMA2D_DMA_CTRL_02_OFFSET                  0x008
#define GPDMA2D_DMA_CTRL_02_CFG_CH_HS_SEL_02_Pos    28
#define GPDMA2D_DMA_CTRL_02_CFG_CH_HS_SEL_02_Msk    0xf0000000
#define GPDMA2D_DMA_CTRL_02_CFG_ONLINE_DISPLAY_DST_CH_02_Pos    26
#define GPDMA2D_DMA_CTRL_02_CFG_ONLINE_DISPLAY_DST_CH_02_Msk    0x4000000
#define GPDMA2D_DMA_CTRL_02_CFG_QSPI_IN_CH_EN_02_Pos    25
#define GPDMA2D_DMA_CTRL_02_CFG_QSPI_IN_CH_EN_02_Msk    0x2000000
#define GPDMA2D_DMA_CTRL_02_CFG_DVP_CH_EN_02_Pos    24
#define GPDMA2D_DMA_CTRL_02_CFG_DVP_CH_EN_02_Msk    0x1000000
#define GPDMA2D_DMA_CTRL_02_CFG_SHD_LINE_STRIDE_VLD_02_Pos    23
#define GPDMA2D_DMA_CTRL_02_CFG_SHD_LINE_STRIDE_VLD_02_Msk    0x800000
#define GPDMA2D_DMA_CTRL_02_CFG_SHD_SG_EN_02_Pos    22
#define GPDMA2D_DMA_CTRL_02_CFG_SHD_SG_EN_02_Msk    0x400000
#define GPDMA2D_DMA_CTRL_02_CFG_SHD_DS_EN_02_Pos    21
#define GPDMA2D_DMA_CTRL_02_CFG_SHD_DS_EN_02_Msk    0x200000
#define GPDMA2D_DMA_CTRL_02_CFG_CH_PRIO_02_Pos      19
#define GPDMA2D_DMA_CTRL_02_CFG_CH_PRIO_02_Msk      0x180000
#define GPDMA2D_DMA_CTRL_02_CFG_ONLINE_DISPLAY_SRC_CH_02_Pos    18
#define GPDMA2D_DMA_CTRL_02_CFG_ONLINE_DISPLAY_SRC_CH_02_Msk    0x40000
#define GPDMA2D_DMA_CTRL_02_CFG_TFR_FLOW_CTRL_02_Pos    17
#define GPDMA2D_DMA_CTRL_02_CFG_TFR_FLOW_CTRL_02_Msk    0x20000
#define GPDMA2D_DMA_CTRL_02_CFG_SHD_DST_BURST_LEN_02_Pos    15
#define GPDMA2D_DMA_CTRL_02_CFG_SHD_DST_BURST_LEN_02_Msk    0x18000
#define GPDMA2D_DMA_CTRL_02_CFG_SHD_SRC_BURST_LEN_02_Pos    13
#define GPDMA2D_DMA_CTRL_02_CFG_SHD_SRC_BURST_LEN_02_Msk    0x6000
#define GPDMA2D_DMA_CTRL_02_CFG_SHD_DST_INC_02_Pos    10
#define GPDMA2D_DMA_CTRL_02_CFG_SHD_DST_INC_02_Msk    0xc00
#define GPDMA2D_DMA_CTRL_02_CFG_SHD_SRC_INC_02_Pos    8
#define GPDMA2D_DMA_CTRL_02_CFG_SHD_SRC_INC_02_Msk    0x300
#define GPDMA2D_DMA_CTRL_02_CFG_AHB_LOCK_02_Pos     7
#define GPDMA2D_DMA_CTRL_02_CFG_AHB_LOCK_02_Msk     0x80
#define GPDMA2D_DMA_CTRL_02_CFG_DST_SIZE_02_Pos     5
#define GPDMA2D_DMA_CTRL_02_CFG_DST_SIZE_02_Msk     0x60
#define GPDMA2D_DMA_CTRL_02_CFG_SRC_SIZE_02_Pos     3
#define GPDMA2D_DMA_CTRL_02_CFG_SRC_SIZE_02_Msk     0x18
#define GPDMA2D_DMA_CTRL_02_CFG_TFR_MODE_02_Pos     1
#define GPDMA2D_DMA_CTRL_02_CFG_TFR_MODE_02_Msk     0x6
#define GPDMA2D_DMA_CTRL_02_CFG_CH_EN_02_Pos        0
#define GPDMA2D_DMA_CTRL_02_CFG_CH_EN_02_Msk        0x1

#define GPDMA2D_DMA_CTRL_03_OFFSET                  0x00C
#define GPDMA2D_DMA_CTRL_03_CFG_CH_HS_SEL_03_Pos    28
#define GPDMA2D_DMA_CTRL_03_CFG_CH_HS_SEL_03_Msk    0xf0000000
#define GPDMA2D_DMA_CTRL_03_CFG_ONLINE_DISPLAY_DST_CH_03_Pos    26
#define GPDMA2D_DMA_CTRL_03_CFG_ONLINE_DISPLAY_DST_CH_03_Msk    0x4000000
#define GPDMA2D_DMA_CTRL_03_CFG_QSPI_IN_CH_EN_03_Pos    25
#define GPDMA2D_DMA_CTRL_03_CFG_QSPI_IN_CH_EN_03_Msk    0x2000000
#define GPDMA2D_DMA_CTRL_03_CFG_DVP_CH_EN_03_Pos    24
#define GPDMA2D_DMA_CTRL_03_CFG_DVP_CH_EN_03_Msk    0x1000000
#define GPDMA2D_DMA_CTRL_03_CFG_SHD_LINE_STRIDE_VLD_03_Pos    23
#define GPDMA2D_DMA_CTRL_03_CFG_SHD_LINE_STRIDE_VLD_03_Msk    0x800000
#define GPDMA2D_DMA_CTRL_03_CFG_SHD_SG_EN_03_Pos    22
#define GPDMA2D_DMA_CTRL_03_CFG_SHD_SG_EN_03_Msk    0x400000
#define GPDMA2D_DMA_CTRL_03_CFG_SHD_DS_EN_03_Pos    21
#define GPDMA2D_DMA_CTRL_03_CFG_SHD_DS_EN_03_Msk    0x200000
#define GPDMA2D_DMA_CTRL_03_CFG_CH_PRIO_03_Pos      19
#define GPDMA2D_DMA_CTRL_03_CFG_CH_PRIO_03_Msk      0x180000
#define GPDMA2D_DMA_CTRL_03_CFG_ONLINE_DISPLAY_SRC_CH_03_Pos    18
#define GPDMA2D_DMA_CTRL_03_CFG_ONLINE_DISPLAY_SRC_CH_03_Msk    0x40000
#define GPDMA2D_DMA_CTRL_03_CFG_TFR_FLOW_CTRL_03_Pos    17
#define GPDMA2D_DMA_CTRL_03_CFG_TFR_FLOW_CTRL_03_Msk    0x20000
#define GPDMA2D_DMA_CTRL_03_CFG_SHD_DST_BURST_LEN_03_Pos    15
#define GPDMA2D_DMA_CTRL_03_CFG_SHD_DST_BURST_LEN_03_Msk    0x18000
#define GPDMA2D_DMA_CTRL_03_CFG_SHD_SRC_BURST_LEN_03_Pos    13
#define GPDMA2D_DMA_CTRL_03_CFG_SHD_SRC_BURST_LEN_03_Msk    0x6000
#define GPDMA2D_DMA_CTRL_03_CFG_SHD_DST_INC_03_Pos    10
#define GPDMA2D_DMA_CTRL_03_CFG_SHD_DST_INC_03_Msk    0xc00
#define GPDMA2D_DMA_CTRL_03_CFG_SHD_SRC_INC_03_Pos    8
#define GPDMA2D_DMA_CTRL_03_CFG_SHD_SRC_INC_03_Msk    0x300
#define GPDMA2D_DMA_CTRL_03_CFG_AHB_LOCK_03_Pos     7
#define GPDMA2D_DMA_CTRL_03_CFG_AHB_LOCK_03_Msk     0x80
#define GPDMA2D_DMA_CTRL_03_CFG_DST_SIZE_03_Pos     5
#define GPDMA2D_DMA_CTRL_03_CFG_DST_SIZE_03_Msk     0x60
#define GPDMA2D_DMA_CTRL_03_CFG_SRC_SIZE_03_Pos     3
#define GPDMA2D_DMA_CTRL_03_CFG_SRC_SIZE_03_Msk     0x18
#define GPDMA2D_DMA_CTRL_03_CFG_TFR_MODE_03_Pos     1
#define GPDMA2D_DMA_CTRL_03_CFG_TFR_MODE_03_Msk     0x6
#define GPDMA2D_DMA_CTRL_03_CFG_CH_EN_03_Pos        0
#define GPDMA2D_DMA_CTRL_03_CFG_CH_EN_03_Msk        0x1

#define GPDMA2D_DMA_CTRL_04_OFFSET                  0x010
#define GPDMA2D_DMA_CTRL_04_CFG_CH_HS_SEL_04_Pos    28
#define GPDMA2D_DMA_CTRL_04_CFG_CH_HS_SEL_04_Msk    0xf0000000
#define GPDMA2D_DMA_CTRL_04_CFG_ONLINE_DISPLAY_DST_CH_04_Pos    26
#define GPDMA2D_DMA_CTRL_04_CFG_ONLINE_DISPLAY_DST_CH_04_Msk    0x4000000
#define GPDMA2D_DMA_CTRL_04_CFG_QSPI_IN_CH_EN_04_Pos    25
#define GPDMA2D_DMA_CTRL_04_CFG_QSPI_IN_CH_EN_04_Msk    0x2000000
#define GPDMA2D_DMA_CTRL_04_CFG_DVP_CH_EN_04_Pos    24
#define GPDMA2D_DMA_CTRL_04_CFG_DVP_CH_EN_04_Msk    0x1000000
#define GPDMA2D_DMA_CTRL_04_CFG_SHD_LINE_STRIDE_VLD_04_Pos    23
#define GPDMA2D_DMA_CTRL_04_CFG_SHD_LINE_STRIDE_VLD_04_Msk    0x800000
#define GPDMA2D_DMA_CTRL_04_CFG_SHD_SG_EN_04_Pos    22
#define GPDMA2D_DMA_CTRL_04_CFG_SHD_SG_EN_04_Msk    0x400000
#define GPDMA2D_DMA_CTRL_04_CFG_SHD_DS_EN_04_Pos    21
#define GPDMA2D_DMA_CTRL_04_CFG_SHD_DS_EN_04_Msk    0x200000
#define GPDMA2D_DMA_CTRL_04_CFG_CH_PRIO_04_Pos      19
#define GPDMA2D_DMA_CTRL_04_CFG_CH_PRIO_04_Msk      0x180000
#define GPDMA2D_DMA_CTRL_04_CFG_ONLINE_DISPLAY_SRC_CH_04_Pos    18
#define GPDMA2D_DMA_CTRL_04_CFG_ONLINE_DISPLAY_SRC_CH_04_Msk    0x40000
#define GPDMA2D_DMA_CTRL_04_CFG_TFR_FLOW_CTRL_04_Pos    17
#define GPDMA2D_DMA_CTRL_04_CFG_TFR_FLOW_CTRL_04_Msk    0x20000
#define GPDMA2D_DMA_CTRL_04_CFG_SHD_DST_BURST_LEN_04_Pos    15
#define GPDMA2D_DMA_CTRL_04_CFG_SHD_DST_BURST_LEN_04_Msk    0x18000
#define GPDMA2D_DMA_CTRL_04_CFG_SHD_SRC_BURST_LEN_04_Pos    13
#define GPDMA2D_DMA_CTRL_04_CFG_SHD_SRC_BURST_LEN_04_Msk    0x6000
#define GPDMA2D_DMA_CTRL_04_CFG_SHD_DST_INC_04_Pos    10
#define GPDMA2D_DMA_CTRL_04_CFG_SHD_DST_INC_04_Msk    0xc00
#define GPDMA2D_DMA_CTRL_04_CFG_SHD_SRC_INC_04_Pos    8
#define GPDMA2D_DMA_CTRL_04_CFG_SHD_SRC_INC_04_Msk    0x300
#define GPDMA2D_DMA_CTRL_04_CFG_AHB_LOCK_04_Pos     7
#define GPDMA2D_DMA_CTRL_04_CFG_AHB_LOCK_04_Msk     0x80
#define GPDMA2D_DMA_CTRL_04_CFG_DST_SIZE_04_Pos     5
#define GPDMA2D_DMA_CTRL_04_CFG_DST_SIZE_04_Msk     0x60
#define GPDMA2D_DMA_CTRL_04_CFG_SRC_SIZE_04_Pos     3
#define GPDMA2D_DMA_CTRL_04_CFG_SRC_SIZE_04_Msk     0x18
#define GPDMA2D_DMA_CTRL_04_CFG_TFR_MODE_04_Pos     1
#define GPDMA2D_DMA_CTRL_04_CFG_TFR_MODE_04_Msk     0x6
#define GPDMA2D_DMA_CTRL_04_CFG_CH_EN_04_Pos        0
#define GPDMA2D_DMA_CTRL_04_CFG_CH_EN_04_Msk        0x1

#define GPDMA2D_DMA_CTRL_05_OFFSET                  0x014
#define GPDMA2D_DMA_CTRL_05_CFG_CH_HS_SEL_05_Pos    28
#define GPDMA2D_DMA_CTRL_05_CFG_CH_HS_SEL_05_Msk    0xf0000000
#define GPDMA2D_DMA_CTRL_05_CFG_ONLINE_DISPLAY_DST_CH_05_Pos    26
#define GPDMA2D_DMA_CTRL_05_CFG_ONLINE_DISPLAY_DST_CH_05_Msk    0x4000000
#define GPDMA2D_DMA_CTRL_05_CFG_QSPI_IN_CH_EN_05_Pos    25
#define GPDMA2D_DMA_CTRL_05_CFG_QSPI_IN_CH_EN_05_Msk    0x2000000
#define GPDMA2D_DMA_CTRL_05_CFG_DVP_CH_EN_05_Pos    24
#define GPDMA2D_DMA_CTRL_05_CFG_DVP_CH_EN_05_Msk    0x1000000
#define GPDMA2D_DMA_CTRL_05_CFG_SHD_LINE_STRIDE_VLD_05_Pos    23
#define GPDMA2D_DMA_CTRL_05_CFG_SHD_LINE_STRIDE_VLD_05_Msk    0x800000
#define GPDMA2D_DMA_CTRL_05_CFG_SHD_SG_EN_05_Pos    22
#define GPDMA2D_DMA_CTRL_05_CFG_SHD_SG_EN_05_Msk    0x400000
#define GPDMA2D_DMA_CTRL_05_CFG_SHD_DS_EN_05_Pos    21
#define GPDMA2D_DMA_CTRL_05_CFG_SHD_DS_EN_05_Msk    0x200000
#define GPDMA2D_DMA_CTRL_05_CFG_CH_PRIO_05_Pos      19
#define GPDMA2D_DMA_CTRL_05_CFG_CH_PRIO_05_Msk      0x180000
#define GPDMA2D_DMA_CTRL_05_CFG_ONLINE_DISPLAY_SRC_CH_05_Pos    18
#define GPDMA2D_DMA_CTRL_05_CFG_ONLINE_DISPLAY_SRC_CH_05_Msk    0x40000
#define GPDMA2D_DMA_CTRL_05_CFG_TFR_FLOW_CTRL_05_Pos    17
#define GPDMA2D_DMA_CTRL_05_CFG_TFR_FLOW_CTRL_05_Msk    0x20000
#define GPDMA2D_DMA_CTRL_05_CFG_SHD_DST_BURST_LEN_05_Pos    15
#define GPDMA2D_DMA_CTRL_05_CFG_SHD_DST_BURST_LEN_05_Msk    0x18000
#define GPDMA2D_DMA_CTRL_05_CFG_SHD_SRC_BURST_LEN_05_Pos    13
#define GPDMA2D_DMA_CTRL_05_CFG_SHD_SRC_BURST_LEN_05_Msk    0x6000
#define GPDMA2D_DMA_CTRL_05_CFG_SHD_DST_INC_05_Pos    10
#define GPDMA2D_DMA_CTRL_05_CFG_SHD_DST_INC_05_Msk    0xc00
#define GPDMA2D_DMA_CTRL_05_CFG_SHD_SRC_INC_05_Pos    8
#define GPDMA2D_DMA_CTRL_05_CFG_SHD_SRC_INC_05_Msk    0x300
#define GPDMA2D_DMA_CTRL_05_CFG_AHB_LOCK_05_Pos     7
#define GPDMA2D_DMA_CTRL_05_CFG_AHB_LOCK_05_Msk     0x80
#define GPDMA2D_DMA_CTRL_05_CFG_DST_SIZE_05_Pos     5
#define GPDMA2D_DMA_CTRL_05_CFG_DST_SIZE_05_Msk     0x60
#define GPDMA2D_DMA_CTRL_05_CFG_SRC_SIZE_05_Pos     3
#define GPDMA2D_DMA_CTRL_05_CFG_SRC_SIZE_05_Msk     0x18
#define GPDMA2D_DMA_CTRL_05_CFG_TFR_MODE_05_Pos     1
#define GPDMA2D_DMA_CTRL_05_CFG_TFR_MODE_05_Msk     0x6
#define GPDMA2D_DMA_CTRL_05_CFG_CH_EN_05_Pos        0
#define GPDMA2D_DMA_CTRL_05_CFG_CH_EN_05_Msk        0x1

#define GPDMA2D_DMA_SRC_GATHER_NUM_00_OFFSET        0x020
#define GPDMA2D_DMA_SRC_GATHER_NUM_00_CFG_SHD_SG_NUM_00_Pos    0
#define GPDMA2D_DMA_SRC_GATHER_NUM_00_CFG_SHD_SG_NUM_00_Msk    0xffffff

#define GPDMA2D_DMA_SRC_GATHER_NUM_01_OFFSET        0x024
#define GPDMA2D_DMA_SRC_GATHER_NUM_01_CFG_SHD_SG_NUM_01_Pos    0
#define GPDMA2D_DMA_SRC_GATHER_NUM_01_CFG_SHD_SG_NUM_01_Msk    0xffffff

#define GPDMA2D_DMA_SRC_GATHER_NUM_02_OFFSET        0x028
#define GPDMA2D_DMA_SRC_GATHER_NUM_02_CFG_SHD_SG_NUM_02_Pos    0
#define GPDMA2D_DMA_SRC_GATHER_NUM_02_CFG_SHD_SG_NUM_02_Msk    0xffffff

#define GPDMA2D_DMA_SRC_GATHER_NUM_03_OFFSET        0x02C
#define GPDMA2D_DMA_SRC_GATHER_NUM_03_CFG_SHD_SG_NUM_03_Pos    0
#define GPDMA2D_DMA_SRC_GATHER_NUM_03_CFG_SHD_SG_NUM_03_Msk    0xffffff

#define GPDMA2D_DMA_SRC_GATHER_NUM_04_OFFSET        0x030
#define GPDMA2D_DMA_SRC_GATHER_NUM_04_CFG_SHD_SG_NUM_04_Pos    0
#define GPDMA2D_DMA_SRC_GATHER_NUM_04_CFG_SHD_SG_NUM_04_Msk    0xffffff

#define GPDMA2D_DMA_SRC_GATHER_NUM_05_OFFSET        0x034
#define GPDMA2D_DMA_SRC_GATHER_NUM_05_CFG_SHD_SG_NUM_05_Pos    0
#define GPDMA2D_DMA_SRC_GATHER_NUM_05_CFG_SHD_SG_NUM_05_Msk    0xffffff

#define GPDMA2D_DMA_SRC_GATHER_ITV_00_OFFSET        0x040
#define GPDMA2D_DMA_SRC_GATHER_ITV_00_CFG_SHD_SG_ITV_00_Pos    0
#define GPDMA2D_DMA_SRC_GATHER_ITV_00_CFG_SHD_SG_ITV_00_Msk    0xffffff

#define GPDMA2D_DMA_SRC_GATHER_ITV_01_OFFSET        0x044
#define GPDMA2D_DMA_SRC_GATHER_ITV_01_CFG_SHD_SG_ITV_01_Pos    0
#define GPDMA2D_DMA_SRC_GATHER_ITV_01_CFG_SHD_SG_ITV_01_Msk    0xffffff

#define GPDMA2D_DMA_SRC_GATHER_ITV_02_OFFSET        0x048
#define GPDMA2D_DMA_SRC_GATHER_ITV_02_CFG_SHD_SG_ITV_02_Pos    0
#define GPDMA2D_DMA_SRC_GATHER_ITV_02_CFG_SHD_SG_ITV_02_Msk    0xffffff

#define GPDMA2D_DMA_SRC_GATHER_ITV_03_OFFSET        0x04C
#define GPDMA2D_DMA_SRC_GATHER_ITV_03_CFG_SHD_SG_ITV_03_Pos    0
#define GPDMA2D_DMA_SRC_GATHER_ITV_03_CFG_SHD_SG_ITV_03_Msk    0xffffff

#define GPDMA2D_DMA_SRC_GATHER_ITV_04_OFFSET        0x050
#define GPDMA2D_DMA_SRC_GATHER_ITV_04_CFG_SHD_SG_ITV_04_Pos    0
#define GPDMA2D_DMA_SRC_GATHER_ITV_04_CFG_SHD_SG_ITV_04_Msk    0xffffff

#define GPDMA2D_DMA_SRC_GATHER_ITV_05_OFFSET        0x054
#define GPDMA2D_DMA_SRC_GATHER_ITV_05_CFG_SHD_SG_ITV_05_Pos    0
#define GPDMA2D_DMA_SRC_GATHER_ITV_05_CFG_SHD_SG_ITV_05_Msk    0xffffff

#define GPDMA2D_DMA_DST_SCATTER_NUM_00_OFFSET       0x060
#define GPDMA2D_DMA_DST_SCATTER_NUM_00_CFG_SHD_DS_NUM_00_Pos    0
#define GPDMA2D_DMA_DST_SCATTER_NUM_00_CFG_SHD_DS_NUM_00_Msk    0xffffff

#define GPDMA2D_DMA_DST_SCATTER_NUM_01_OFFSET       0x064
#define GPDMA2D_DMA_DST_SCATTER_NUM_01_CFG_SHD_DS_NUM_01_Pos    0
#define GPDMA2D_DMA_DST_SCATTER_NUM_01_CFG_SHD_DS_NUM_01_Msk    0xffffff

#define GPDMA2D_DMA_DST_SCATTER_NUM_02_OFFSET       0x068
#define GPDMA2D_DMA_DST_SCATTER_NUM_02_CFG_SHD_DS_NUM_02_Pos    0
#define GPDMA2D_DMA_DST_SCATTER_NUM_02_CFG_SHD_DS_NUM_02_Msk    0xffffff

#define GPDMA2D_DMA_DST_SCATTER_NUM_03_OFFSET       0x06C
#define GPDMA2D_DMA_DST_SCATTER_NUM_03_CFG_SHD_DS_NUM_03_Pos    0
#define GPDMA2D_DMA_DST_SCATTER_NUM_03_CFG_SHD_DS_NUM_03_Msk    0xffffff

#define GPDMA2D_DMA_DST_SCATTER_NUM_04_OFFSET       0x070
#define GPDMA2D_DMA_DST_SCATTER_NUM_04_CFG_SHD_DS_NUM_04_Pos    0
#define GPDMA2D_DMA_DST_SCATTER_NUM_04_CFG_SHD_DS_NUM_04_Msk    0xffffff

#define GPDMA2D_DMA_DST_SCATTER_NUM_05_OFFSET       0x074
#define GPDMA2D_DMA_DST_SCATTER_NUM_05_CFG_SHD_DS_NUM_05_Pos    0
#define GPDMA2D_DMA_DST_SCATTER_NUM_05_CFG_SHD_DS_NUM_05_Msk    0xffffff

#define GPDMA2D_DMA_DST_SCATTER_ITV_00_OFFSET       0x080
#define GPDMA2D_DMA_DST_SCATTER_ITV_00_CFG_SHD_DS_ITV_00_Pos    0
#define GPDMA2D_DMA_DST_SCATTER_ITV_00_CFG_SHD_DS_ITV_00_Msk    0xffffff

#define GPDMA2D_DMA_DST_SCATTER_ITV_01_OFFSET       0x084
#define GPDMA2D_DMA_DST_SCATTER_ITV_01_CFG_SHD_DS_ITV_01_Pos    0
#define GPDMA2D_DMA_DST_SCATTER_ITV_01_CFG_SHD_DS_ITV_01_Msk    0xffffff

#define GPDMA2D_DMA_DST_SCATTER_ITV_02_OFFSET       0x088
#define GPDMA2D_DMA_DST_SCATTER_ITV_02_CFG_SHD_DS_ITV_02_Pos    0
#define GPDMA2D_DMA_DST_SCATTER_ITV_02_CFG_SHD_DS_ITV_02_Msk    0xffffff

#define GPDMA2D_DMA_DST_SCATTER_ITV_03_OFFSET       0x08C
#define GPDMA2D_DMA_DST_SCATTER_ITV_03_CFG_SHD_DS_ITV_03_Pos    0
#define GPDMA2D_DMA_DST_SCATTER_ITV_03_CFG_SHD_DS_ITV_03_Msk    0xffffff

#define GPDMA2D_DMA_DST_SCATTER_ITV_04_OFFSET       0x090
#define GPDMA2D_DMA_DST_SCATTER_ITV_04_CFG_SHD_DS_ITV_04_Pos    0
#define GPDMA2D_DMA_DST_SCATTER_ITV_04_CFG_SHD_DS_ITV_04_Msk    0xffffff

#define GPDMA2D_DMA_DST_SCATTER_ITV_05_OFFSET       0x094
#define GPDMA2D_DMA_DST_SCATTER_ITV_05_CFG_SHD_DS_ITV_05_Pos    0
#define GPDMA2D_DMA_DST_SCATTER_ITV_05_CFG_SHD_DS_ITV_05_Msk    0xffffff

#define GPDMA2D_DMA_SRC_ADDR_00_OFFSET              0x0A0
#define GPDMA2D_DMA_SRC_ADDR_00_CFG_SHD_SRC_ADDR_00_Pos    0
#define GPDMA2D_DMA_SRC_ADDR_00_CFG_SHD_SRC_ADDR_00_Msk    0xffffffff

#define GPDMA2D_DMA_SRC_ADDR_01_OFFSET              0x0A4
#define GPDMA2D_DMA_SRC_ADDR_01_CFG_SHD_SRC_ADDR_01_Pos    0
#define GPDMA2D_DMA_SRC_ADDR_01_CFG_SHD_SRC_ADDR_01_Msk    0xffffffff

#define GPDMA2D_DMA_SRC_ADDR_02_OFFSET              0x0A8
#define GPDMA2D_DMA_SRC_ADDR_02_CFG_SHD_SRC_ADDR_02_Pos    0
#define GPDMA2D_DMA_SRC_ADDR_02_CFG_SHD_SRC_ADDR_02_Msk    0xffffffff

#define GPDMA2D_DMA_SRC_ADDR_03_OFFSET              0x0AC
#define GPDMA2D_DMA_SRC_ADDR_03_CFG_SHD_SRC_ADDR_03_Pos    0
#define GPDMA2D_DMA_SRC_ADDR_03_CFG_SHD_SRC_ADDR_03_Msk    0xffffffff

#define GPDMA2D_DMA_SRC_ADDR_04_OFFSET              0x0B0
#define GPDMA2D_DMA_SRC_ADDR_04_CFG_SHD_SRC_ADDR_04_Pos    0
#define GPDMA2D_DMA_SRC_ADDR_04_CFG_SHD_SRC_ADDR_04_Msk    0xffffffff

#define GPDMA2D_DMA_SRC_ADDR_05_OFFSET              0x0B4
#define GPDMA2D_DMA_SRC_ADDR_05_CFG_SHD_SRC_ADDR_05_Pos    0
#define GPDMA2D_DMA_SRC_ADDR_05_CFG_SHD_SRC_ADDR_05_Msk    0xffffffff

#define GPDMA2D_DMA_DST_ADDR_00_OFFSET              0x0C0
#define GPDMA2D_DMA_DST_ADDR_00_CFG_SHD_DST_ADDR_00_Pos    0
#define GPDMA2D_DMA_DST_ADDR_00_CFG_SHD_DST_ADDR_00_Msk    0xffffffff

#define GPDMA2D_DMA_DST_ADDR_01_OFFSET              0x0C4
#define GPDMA2D_DMA_DST_ADDR_01_CFG_SHD_DST_ADDR_01_Pos    0
#define GPDMA2D_DMA_DST_ADDR_01_CFG_SHD_DST_ADDR_01_Msk    0xffffffff

#define GPDMA2D_DMA_DST_ADDR_02_OFFSET              0x0C8
#define GPDMA2D_DMA_DST_ADDR_02_CFG_SHD_DST_ADDR_02_Pos    0
#define GPDMA2D_DMA_DST_ADDR_02_CFG_SHD_DST_ADDR_02_Msk    0xffffffff

#define GPDMA2D_DMA_DST_ADDR_03_OFFSET              0x0CC
#define GPDMA2D_DMA_DST_ADDR_03_CFG_SHD_DST_ADDR_03_Pos    0
#define GPDMA2D_DMA_DST_ADDR_03_CFG_SHD_DST_ADDR_03_Msk    0xffffffff

#define GPDMA2D_DMA_DST_ADDR_04_OFFSET              0x0D0
#define GPDMA2D_DMA_DST_ADDR_04_CFG_SHD_DST_ADDR_04_Pos    0
#define GPDMA2D_DMA_DST_ADDR_04_CFG_SHD_DST_ADDR_04_Msk    0xffffffff

#define GPDMA2D_DMA_DST_ADDR_05_OFFSET              0x0D4
#define GPDMA2D_DMA_DST_ADDR_05_CFG_SHD_DST_ADDR_05_Pos    0
#define GPDMA2D_DMA_DST_ADDR_05_CFG_SHD_DST_ADDR_05_Msk    0xffffffff

#define GPDMA2D_DMA_BLK_LEN_00_OFFSET               0x0E0
#define GPDMA2D_DMA_BLK_LEN_00_CFG_SHD_BLK_LEN_00_Pos    0
#define GPDMA2D_DMA_BLK_LEN_00_CFG_SHD_BLK_LEN_00_Msk    0xffffff

#define GPDMA2D_DMA_BLK_LEN_01_OFFSET               0x0E4
#define GPDMA2D_DMA_BLK_LEN_01_CFG_SHD_BLK_LEN_01_Pos    0
#define GPDMA2D_DMA_BLK_LEN_01_CFG_SHD_BLK_LEN_01_Msk    0xffffff

#define GPDMA2D_DMA_BLK_LEN_02_OFFSET               0x0E8
#define GPDMA2D_DMA_BLK_LEN_02_CFG_SHD_BLK_LEN_02_Pos    0
#define GPDMA2D_DMA_BLK_LEN_02_CFG_SHD_BLK_LEN_02_Msk    0xffffff

#define GPDMA2D_DMA_BLK_LEN_03_OFFSET               0x0EC
#define GPDMA2D_DMA_BLK_LEN_03_CFG_SHD_BLK_LEN_03_Pos    0
#define GPDMA2D_DMA_BLK_LEN_03_CFG_SHD_BLK_LEN_03_Msk    0xffffff

#define GPDMA2D_DMA_BLK_LEN_04_OFFSET               0x0F0
#define GPDMA2D_DMA_BLK_LEN_04_CFG_SHD_BLK_LEN_04_Pos    0
#define GPDMA2D_DMA_BLK_LEN_04_CFG_SHD_BLK_LEN_04_Msk    0xffffff

#define GPDMA2D_DMA_BLK_LEN_05_OFFSET               0x0F4
#define GPDMA2D_DMA_BLK_LEN_05_CFG_SHD_BLK_LEN_05_Pos    0
#define GPDMA2D_DMA_BLK_LEN_05_CFG_SHD_BLK_LEN_05_Msk    0xffffff

#define GPDMA2D_DMA_IMAGE_FORMA_00_OFFSET           0x100
#define GPDMA2D_DMA_IMAGE_FORMA_00_CFG_OUT_RGB_MODE_00_Pos    13
#define GPDMA2D_DMA_IMAGE_FORMA_00_CFG_OUT_RGB_MODE_00_Msk    0x2000
#define GPDMA2D_DMA_IMAGE_FORMA_00_CFG_IN_RGB_MODE_00_Pos    12
#define GPDMA2D_DMA_IMAGE_FORMA_00_CFG_IN_RGB_MODE_00_Msk    0x1000
#define GPDMA2D_DMA_IMAGE_FORMA_00_CFG_OUT_YUV422_FORMAT_00_Pos    10
#define GPDMA2D_DMA_IMAGE_FORMA_00_CFG_OUT_YUV422_FORMAT_00_Msk    0x400
#define GPDMA2D_DMA_IMAGE_FORMA_00_CFG_IN_YUV422_FORMAT_00_Pos    8
#define GPDMA2D_DMA_IMAGE_FORMA_00_CFG_IN_YUV422_FORMAT_00_Msk    0x300
#define GPDMA2D_DMA_IMAGE_FORMA_00_CFG_OUT_FORMAT_00_Pos    4
#define GPDMA2D_DMA_IMAGE_FORMA_00_CFG_OUT_FORMAT_00_Msk    0x70
#define GPDMA2D_DMA_IMAGE_FORMA_00_CFG_IN_FORMAT_00_Pos    0
#define GPDMA2D_DMA_IMAGE_FORMA_00_CFG_IN_FORMAT_00_Msk    0x7

#define GPDMA2D_DMA_IMAGE_FORMA_01_OFFSET           0x104
#define GPDMA2D_DMA_IMAGE_FORMA_01_CFG_OUT_RGB_MODE_01_Pos    13
#define GPDMA2D_DMA_IMAGE_FORMA_01_CFG_OUT_RGB_MODE_01_Msk    0x2000
#define GPDMA2D_DMA_IMAGE_FORMA_01_CFG_IN_RGB_MODE_01_Pos    12
#define GPDMA2D_DMA_IMAGE_FORMA_01_CFG_IN_RGB_MODE_01_Msk    0x1000
#define GPDMA2D_DMA_IMAGE_FORMA_01_CFG_OUT_YUV422_FORMAT_01_Pos    10
#define GPDMA2D_DMA_IMAGE_FORMA_01_CFG_OUT_YUV422_FORMAT_01_Msk    0x400
#define GPDMA2D_DMA_IMAGE_FORMA_01_CFG_IN_YUV422_FORMAT_01_Pos    8
#define GPDMA2D_DMA_IMAGE_FORMA_01_CFG_IN_YUV422_FORMAT_01_Msk    0x300
#define GPDMA2D_DMA_IMAGE_FORMA_01_CFG_OUT_FORMAT_01_Pos    4
#define GPDMA2D_DMA_IMAGE_FORMA_01_CFG_OUT_FORMAT_01_Msk    0x70
#define GPDMA2D_DMA_IMAGE_FORMA_01_CFG_IN_FORMAT_01_Pos    0
#define GPDMA2D_DMA_IMAGE_FORMA_01_CFG_IN_FORMAT_01_Msk    0x7

#define GPDMA2D_DMA_IMAGE_FORMA_02_OFFSET           0x108
#define GPDMA2D_DMA_IMAGE_FORMA_02_CFG_OUT_RGB_MODE_02_Pos    13
#define GPDMA2D_DMA_IMAGE_FORMA_02_CFG_OUT_RGB_MODE_02_Msk    0x2000
#define GPDMA2D_DMA_IMAGE_FORMA_02_CFG_IN_RGB_MODE_02_Pos    12
#define GPDMA2D_DMA_IMAGE_FORMA_02_CFG_IN_RGB_MODE_02_Msk    0x1000
#define GPDMA2D_DMA_IMAGE_FORMA_02_CFG_OUT_YUV422_FORMAT_02_Pos    10
#define GPDMA2D_DMA_IMAGE_FORMA_02_CFG_OUT_YUV422_FORMAT_02_Msk    0x400
#define GPDMA2D_DMA_IMAGE_FORMA_02_CFG_IN_YUV422_FORMAT_02_Pos    8
#define GPDMA2D_DMA_IMAGE_FORMA_02_CFG_IN_YUV422_FORMAT_02_Msk    0x300
#define GPDMA2D_DMA_IMAGE_FORMA_02_CFG_OUT_FORMAT_02_Pos    4
#define GPDMA2D_DMA_IMAGE_FORMA_02_CFG_OUT_FORMAT_02_Msk    0x70
#define GPDMA2D_DMA_IMAGE_FORMA_02_CFG_IN_FORMAT_02_Pos    0
#define GPDMA2D_DMA_IMAGE_FORMA_02_CFG_IN_FORMAT_02_Msk    0x7

#define GPDMA2D_DMA_IMAGE_FORMA_03_OFFSET           0x10C
#define GPDMA2D_DMA_IMAGE_FORMA_03_CFG_OUT_RGB_MODE_03_Pos    13
#define GPDMA2D_DMA_IMAGE_FORMA_03_CFG_OUT_RGB_MODE_03_Msk    0x2000
#define GPDMA2D_DMA_IMAGE_FORMA_03_CFG_IN_RGB_MODE_03_Pos    12
#define GPDMA2D_DMA_IMAGE_FORMA_03_CFG_IN_RGB_MODE_03_Msk    0x1000
#define GPDMA2D_DMA_IMAGE_FORMA_03_CFG_OUT_YUV422_FORMAT_03_Pos    10
#define GPDMA2D_DMA_IMAGE_FORMA_03_CFG_OUT_YUV422_FORMAT_03_Msk    0x400
#define GPDMA2D_DMA_IMAGE_FORMA_03_CFG_IN_YUV422_FORMAT_03_Pos    8
#define GPDMA2D_DMA_IMAGE_FORMA_03_CFG_IN_YUV422_FORMAT_03_Msk    0x300
#define GPDMA2D_DMA_IMAGE_FORMA_03_CFG_OUT_FORMAT_03_Pos    4
#define GPDMA2D_DMA_IMAGE_FORMA_03_CFG_OUT_FORMAT_03_Msk    0x70
#define GPDMA2D_DMA_IMAGE_FORMA_03_CFG_IN_FORMAT_03_Pos    0
#define GPDMA2D_DMA_IMAGE_FORMA_03_CFG_IN_FORMAT_03_Msk    0x7

#define GPDMA2D_DMA_IMAGE_FORMA_04_OFFSET           0x110
#define GPDMA2D_DMA_IMAGE_FORMA_04_CFG_OUT_RGB_MODE_04_Pos    13
#define GPDMA2D_DMA_IMAGE_FORMA_04_CFG_OUT_RGB_MODE_04_Msk    0x2000
#define GPDMA2D_DMA_IMAGE_FORMA_04_CFG_IN_RGB_MODE_04_Pos    12
#define GPDMA2D_DMA_IMAGE_FORMA_04_CFG_IN_RGB_MODE_04_Msk    0x1000
#define GPDMA2D_DMA_IMAGE_FORMA_04_CFG_OUT_YUV422_FORMAT_04_Pos    10
#define GPDMA2D_DMA_IMAGE_FORMA_04_CFG_OUT_YUV422_FORMAT_04_Msk    0x400
#define GPDMA2D_DMA_IMAGE_FORMA_04_CFG_IN_YUV422_FORMAT_04_Pos    8
#define GPDMA2D_DMA_IMAGE_FORMA_04_CFG_IN_YUV422_FORMAT_04_Msk    0x300
#define GPDMA2D_DMA_IMAGE_FORMA_04_CFG_OUT_FORMAT_04_Pos    4
#define GPDMA2D_DMA_IMAGE_FORMA_04_CFG_OUT_FORMAT_04_Msk    0x70
#define GPDMA2D_DMA_IMAGE_FORMA_04_CFG_IN_FORMAT_04_Pos    0
#define GPDMA2D_DMA_IMAGE_FORMA_04_CFG_IN_FORMAT_04_Msk    0x7

#define GPDMA2D_DMA_IMAGE_FORMA_05_OFFSET           0x114
#define GPDMA2D_DMA_IMAGE_FORMA_05_CFG_OUT_RGB_MODE_05_Pos    13
#define GPDMA2D_DMA_IMAGE_FORMA_05_CFG_OUT_RGB_MODE_05_Msk    0x2000
#define GPDMA2D_DMA_IMAGE_FORMA_05_CFG_IN_RGB_MODE_05_Pos    12
#define GPDMA2D_DMA_IMAGE_FORMA_05_CFG_IN_RGB_MODE_05_Msk    0x1000
#define GPDMA2D_DMA_IMAGE_FORMA_05_CFG_OUT_YUV422_FORMAT_05_Pos    10
#define GPDMA2D_DMA_IMAGE_FORMA_05_CFG_OUT_YUV422_FORMAT_05_Msk    0x400
#define GPDMA2D_DMA_IMAGE_FORMA_05_CFG_IN_YUV422_FORMAT_05_Pos    8
#define GPDMA2D_DMA_IMAGE_FORMA_05_CFG_IN_YUV422_FORMAT_05_Msk    0x300
#define GPDMA2D_DMA_IMAGE_FORMA_05_CFG_OUT_FORMAT_05_Pos    4
#define GPDMA2D_DMA_IMAGE_FORMA_05_CFG_OUT_FORMAT_05_Msk    0x70
#define GPDMA2D_DMA_IMAGE_FORMA_05_CFG_IN_FORMAT_05_Pos    0
#define GPDMA2D_DMA_IMAGE_FORMA_05_CFG_IN_FORMAT_05_Msk    0x7

#define GPDMA2D_DMA_IN_IMAGE_SIZE_00_OFFSET         0x120
#define GPDMA2D_DMA_IN_IMAGE_SIZE_00_CFG_SHD_IMAGE_HEIGHT_IN_00_Pos    16
#define GPDMA2D_DMA_IN_IMAGE_SIZE_00_CFG_SHD_IMAGE_HEIGHT_IN_00_Msk    0x7ff0000
#define GPDMA2D_DMA_IN_IMAGE_SIZE_00_CFG_SHD_IMAGE_WIDTH_IN_00_Pos    0
#define GPDMA2D_DMA_IN_IMAGE_SIZE_00_CFG_SHD_IMAGE_WIDTH_IN_00_Msk    0x7ff

#define GPDMA2D_DMA_IN_IMAGE_SIZE_01_OFFSET         0x124
#define GPDMA2D_DMA_IN_IMAGE_SIZE_01_CFG_SHD_IMAGE_HEIGHT_IN_01_Pos    16
#define GPDMA2D_DMA_IN_IMAGE_SIZE_01_CFG_SHD_IMAGE_HEIGHT_IN_01_Msk    0x7ff0000
#define GPDMA2D_DMA_IN_IMAGE_SIZE_01_CFG_SHD_IMAGE_WIDTH_IN_01_Pos    0
#define GPDMA2D_DMA_IN_IMAGE_SIZE_01_CFG_SHD_IMAGE_WIDTH_IN_01_Msk    0x7ff

#define GPDMA2D_DMA_IN_IMAGE_SIZE_02_OFFSET         0x128
#define GPDMA2D_DMA_IN_IMAGE_SIZE_02_CFG_SHD_IMAGE_HEIGHT_IN_02_Pos    16
#define GPDMA2D_DMA_IN_IMAGE_SIZE_02_CFG_SHD_IMAGE_HEIGHT_IN_02_Msk    0x7ff0000
#define GPDMA2D_DMA_IN_IMAGE_SIZE_02_CFG_SHD_IMAGE_WIDTH_IN_02_Pos    0
#define GPDMA2D_DMA_IN_IMAGE_SIZE_02_CFG_SHD_IMAGE_WIDTH_IN_02_Msk    0x7ff

#define GPDMA2D_DMA_IN_IMAGE_SIZE_03_OFFSET         0x12C
#define GPDMA2D_DMA_IN_IMAGE_SIZE_03_CFG_SHD_IMAGE_HEIGHT_IN_03_Pos    16
#define GPDMA2D_DMA_IN_IMAGE_SIZE_03_CFG_SHD_IMAGE_HEIGHT_IN_03_Msk    0x7ff0000
#define GPDMA2D_DMA_IN_IMAGE_SIZE_03_CFG_SHD_IMAGE_WIDTH_IN_03_Pos    0
#define GPDMA2D_DMA_IN_IMAGE_SIZE_03_CFG_SHD_IMAGE_WIDTH_IN_03_Msk    0x7ff

#define GPDMA2D_DMA_IN_IMAGE_SIZE_04_OFFSET         0x130
#define GPDMA2D_DMA_IN_IMAGE_SIZE_04_CFG_SHD_IMAGE_HEIGHT_IN_04_Pos    16
#define GPDMA2D_DMA_IN_IMAGE_SIZE_04_CFG_SHD_IMAGE_HEIGHT_IN_04_Msk    0x7ff0000
#define GPDMA2D_DMA_IN_IMAGE_SIZE_04_CFG_SHD_IMAGE_WIDTH_IN_04_Pos    0
#define GPDMA2D_DMA_IN_IMAGE_SIZE_04_CFG_SHD_IMAGE_WIDTH_IN_04_Msk    0x7ff

#define GPDMA2D_DMA_IN_IMAGE_SIZE_05_OFFSET         0x134
#define GPDMA2D_DMA_IN_IMAGE_SIZE_05_CFG_SHD_IMAGE_HEIGHT_IN_05_Pos    16
#define GPDMA2D_DMA_IN_IMAGE_SIZE_05_CFG_SHD_IMAGE_HEIGHT_IN_05_Msk    0x7ff0000
#define GPDMA2D_DMA_IN_IMAGE_SIZE_05_CFG_SHD_IMAGE_WIDTH_IN_05_Pos    0
#define GPDMA2D_DMA_IN_IMAGE_SIZE_05_CFG_SHD_IMAGE_WIDTH_IN_05_Msk    0x7ff

#define GPDMA2D_DMA_OUT_IMAGE_SIZE_00_OFFSET        0x140
#define GPDMA2D_DMA_OUT_IMAGE_SIZE_00_CFG_SHD_IMAGE_HEIGHT_OUT_00_Pos    16
#define GPDMA2D_DMA_OUT_IMAGE_SIZE_00_CFG_SHD_IMAGE_HEIGHT_OUT_00_Msk    0x7ff0000
#define GPDMA2D_DMA_OUT_IMAGE_SIZE_00_CFG_SHD_IMAGE_WIDTH_OUT_00_Pos    0
#define GPDMA2D_DMA_OUT_IMAGE_SIZE_00_CFG_SHD_IMAGE_WIDTH_OUT_00_Msk    0x7ff

#define GPDMA2D_DMA_OUT_IMAGE_SIZE_01_OFFSET        0x144
#define GPDMA2D_DMA_OUT_IMAGE_SIZE_01_CFG_SHD_IMAGE_HEIGHT_OUT_01_Pos    16
#define GPDMA2D_DMA_OUT_IMAGE_SIZE_01_CFG_SHD_IMAGE_HEIGHT_OUT_01_Msk    0x7ff0000
#define GPDMA2D_DMA_OUT_IMAGE_SIZE_01_CFG_SHD_IMAGE_WIDTH_OUT_01_Pos    0
#define GPDMA2D_DMA_OUT_IMAGE_SIZE_01_CFG_SHD_IMAGE_WIDTH_OUT_01_Msk    0x7ff

#define GPDMA2D_DMA_OUT_IMAGE_SIZE_02_OFFSET        0x148
#define GPDMA2D_DMA_OUT_IMAGE_SIZE_02_CFG_SHD_IMAGE_HEIGHT_OUT_02_Pos    16
#define GPDMA2D_DMA_OUT_IMAGE_SIZE_02_CFG_SHD_IMAGE_HEIGHT_OUT_02_Msk    0x7ff0000
#define GPDMA2D_DMA_OUT_IMAGE_SIZE_02_CFG_SHD_IMAGE_WIDTH_OUT_02_Pos    0
#define GPDMA2D_DMA_OUT_IMAGE_SIZE_02_CFG_SHD_IMAGE_WIDTH_OUT_02_Msk    0x7ff

#define GPDMA2D_DMA_OUT_IMAGE_SIZE_03_OFFSET        0x14C
#define GPDMA2D_DMA_OUT_IMAGE_SIZE_03_CFG_SHD_IMAGE_HEIGHT_OUT_03_Pos    16
#define GPDMA2D_DMA_OUT_IMAGE_SIZE_03_CFG_SHD_IMAGE_HEIGHT_OUT_03_Msk    0x7ff0000
#define GPDMA2D_DMA_OUT_IMAGE_SIZE_03_CFG_SHD_IMAGE_WIDTH_OUT_03_Pos    0
#define GPDMA2D_DMA_OUT_IMAGE_SIZE_03_CFG_SHD_IMAGE_WIDTH_OUT_03_Msk    0x7ff

#define GPDMA2D_DMA_OUT_IMAGE_SIZE_04_OFFSET        0x150
#define GPDMA2D_DMA_OUT_IMAGE_SIZE_04_CFG_SHD_IMAGE_HEIGHT_OUT_04_Pos    16
#define GPDMA2D_DMA_OUT_IMAGE_SIZE_04_CFG_SHD_IMAGE_HEIGHT_OUT_04_Msk    0x7ff0000
#define GPDMA2D_DMA_OUT_IMAGE_SIZE_04_CFG_SHD_IMAGE_WIDTH_OUT_04_Pos    0
#define GPDMA2D_DMA_OUT_IMAGE_SIZE_04_CFG_SHD_IMAGE_WIDTH_OUT_04_Msk    0x7ff

#define GPDMA2D_DMA_OUT_IMAGE_SIZE_05_OFFSET        0x154
#define GPDMA2D_DMA_OUT_IMAGE_SIZE_05_CFG_SHD_IMAGE_HEIGHT_OUT_05_Pos    16
#define GPDMA2D_DMA_OUT_IMAGE_SIZE_05_CFG_SHD_IMAGE_HEIGHT_OUT_05_Msk    0x7ff0000
#define GPDMA2D_DMA_OUT_IMAGE_SIZE_05_CFG_SHD_IMAGE_WIDTH_OUT_05_Pos    0
#define GPDMA2D_DMA_OUT_IMAGE_SIZE_05_CFG_SHD_IMAGE_WIDTH_OUT_05_Msk    0x7ff

#define GPDMA2D_DMA_LINE_STRIDE_SIZE_00_OFFSET      0x160
#define GPDMA2D_DMA_LINE_STRIDE_SIZE_00_CFG_SHD_LINE_STRIDE_OUT_00_Pos    16
#define GPDMA2D_DMA_LINE_STRIDE_SIZE_00_CFG_SHD_LINE_STRIDE_OUT_00_Msk    0x3fff0000
#define GPDMA2D_DMA_LINE_STRIDE_SIZE_00_CFG_SHD_LINE_STRIDE_IN_00_Pos    0
#define GPDMA2D_DMA_LINE_STRIDE_SIZE_00_CFG_SHD_LINE_STRIDE_IN_00_Msk    0x3fff

#define GPDMA2D_DMA_LINE_STRIDE_SIZE_01_OFFSET      0x164
#define GPDMA2D_DMA_LINE_STRIDE_SIZE_01_CFG_SHD_LINE_STRIDE_OUT_01_Pos    16
#define GPDMA2D_DMA_LINE_STRIDE_SIZE_01_CFG_SHD_LINE_STRIDE_OUT_01_Msk    0x3fff0000
#define GPDMA2D_DMA_LINE_STRIDE_SIZE_01_CFG_SHD_LINE_STRIDE_IN_01_Pos    0
#define GPDMA2D_DMA_LINE_STRIDE_SIZE_01_CFG_SHD_LINE_STRIDE_IN_01_Msk    0x3fff

#define GPDMA2D_DMA_LINE_STRIDE_SIZE_02_OFFSET      0x168
#define GPDMA2D_DMA_LINE_STRIDE_SIZE_02_CFG_SHD_LINE_STRIDE_OUT_02_Pos    16
#define GPDMA2D_DMA_LINE_STRIDE_SIZE_02_CFG_SHD_LINE_STRIDE_OUT_02_Msk    0x3fff0000
#define GPDMA2D_DMA_LINE_STRIDE_SIZE_02_CFG_SHD_LINE_STRIDE_IN_02_Pos    0
#define GPDMA2D_DMA_LINE_STRIDE_SIZE_02_CFG_SHD_LINE_STRIDE_IN_02_Msk    0x3fff

#define GPDMA2D_DMA_LINE_STRIDE_SIZE_03_OFFSET      0x16C
#define GPDMA2D_DMA_LINE_STRIDE_SIZE_03_CFG_SHD_LINE_STRIDE_OUT_03_Pos    16
#define GPDMA2D_DMA_LINE_STRIDE_SIZE_03_CFG_SHD_LINE_STRIDE_OUT_03_Msk    0x3fff0000
#define GPDMA2D_DMA_LINE_STRIDE_SIZE_03_CFG_SHD_LINE_STRIDE_IN_03_Pos    0
#define GPDMA2D_DMA_LINE_STRIDE_SIZE_03_CFG_SHD_LINE_STRIDE_IN_03_Msk    0x3fff

#define GPDMA2D_DMA_LINE_STRIDE_SIZE_04_OFFSET      0x170
#define GPDMA2D_DMA_LINE_STRIDE_SIZE_04_CFG_SHD_LINE_STRIDE_OUT_04_Pos    16
#define GPDMA2D_DMA_LINE_STRIDE_SIZE_04_CFG_SHD_LINE_STRIDE_OUT_04_Msk    0x3fff0000
#define GPDMA2D_DMA_LINE_STRIDE_SIZE_04_CFG_SHD_LINE_STRIDE_IN_04_Pos    0
#define GPDMA2D_DMA_LINE_STRIDE_SIZE_04_CFG_SHD_LINE_STRIDE_IN_04_Msk    0x3fff

#define GPDMA2D_DMA_LINE_STRIDE_SIZE_05_OFFSET      0x174
#define GPDMA2D_DMA_LINE_STRIDE_SIZE_05_CFG_SHD_LINE_STRIDE_OUT_05_Pos    16
#define GPDMA2D_DMA_LINE_STRIDE_SIZE_05_CFG_SHD_LINE_STRIDE_OUT_05_Msk    0x3fff0000
#define GPDMA2D_DMA_LINE_STRIDE_SIZE_05_CFG_SHD_LINE_STRIDE_IN_05_Pos    0
#define GPDMA2D_DMA_LINE_STRIDE_SIZE_05_CFG_SHD_LINE_STRIDE_IN_05_Msk    0x3fff

#define GPDMA2D_DMA_JPEG_CTRL_01_OFFSET             0x180
#define GPDMA2D_DMA_JPEG_CTRL_01_CFG_JPEG_DATA_TYPE_01_Pos    2
#define GPDMA2D_DMA_JPEG_CTRL_01_CFG_JPEG_DATA_TYPE_01_Msk    0xc
#define GPDMA2D_DMA_JPEG_CTRL_01_CFG_JPEG_ENC_EN_01_Pos    1
#define GPDMA2D_DMA_JPEG_CTRL_01_CFG_JPEG_ENC_EN_01_Msk    0x2
#define GPDMA2D_DMA_JPEG_CTRL_01_CFG_JPEG_DEC_EN_01_Pos    0
#define GPDMA2D_DMA_JPEG_CTRL_01_CFG_JPEG_DEC_EN_01_Msk    0x1

#define GPDMA2D_DMA_JPEG_CTRL_02_OFFSET             0x184
#define GPDMA2D_DMA_JPEG_CTRL_02_CFG_JPEG_DATA_TYPE_02_Pos    2
#define GPDMA2D_DMA_JPEG_CTRL_02_CFG_JPEG_DATA_TYPE_02_Msk    0xc
#define GPDMA2D_DMA_JPEG_CTRL_02_CFG_JPEG_ENC_EN_02_Pos    1
#define GPDMA2D_DMA_JPEG_CTRL_02_CFG_JPEG_ENC_EN_02_Msk    0x2
#define GPDMA2D_DMA_JPEG_CTRL_02_CFG_JPEG_DEC_EN_02_Pos    0
#define GPDMA2D_DMA_JPEG_CTRL_02_CFG_JPEG_DEC_EN_02_Msk    0x1

#define GPDMA2D_DMA_ROTA_CTRL_01_OFFSET             0x1A0
#define GPDMA2D_DMA_ROTA_CTRL_01_CFG_ROTA_TILE_EN_01_Pos    4
#define GPDMA2D_DMA_ROTA_CTRL_01_CFG_ROTA_TILE_EN_01_Msk    0x10
#define GPDMA2D_DMA_ROTA_CTRL_01_CFG_ROTA_MODE_01_Pos    1
#define GPDMA2D_DMA_ROTA_CTRL_01_CFG_ROTA_MODE_01_Msk    0x6
#define GPDMA2D_DMA_ROTA_CTRL_01_CFG_ROTA_EN_01_Pos    0
#define GPDMA2D_DMA_ROTA_CTRL_01_CFG_ROTA_EN_01_Msk    0x1

#define GPDMA2D_DMA_ROTA_CTRL_02_OFFSET             0x1A4
#define GPDMA2D_DMA_ROTA_CTRL_02_CFG_ROTA_TILE_EN_02_Pos    4
#define GPDMA2D_DMA_ROTA_CTRL_02_CFG_ROTA_TILE_EN_02_Msk    0x10
#define GPDMA2D_DMA_ROTA_CTRL_02_CFG_ROTA_MODE_02_Pos    1
#define GPDMA2D_DMA_ROTA_CTRL_02_CFG_ROTA_MODE_02_Msk    0x6
#define GPDMA2D_DMA_ROTA_CTRL_02_CFG_ROTA_EN_02_Pos    0
#define GPDMA2D_DMA_ROTA_CTRL_02_CFG_ROTA_EN_02_Msk    0x1

#define GPDMA2D_DMA_MIRROR_CTRL_01_OFFSET           0x1C0
#define GPDMA2D_DMA_MIRROR_CTRL_01_CFG_MIRRO_MODE_01_Pos    1
#define GPDMA2D_DMA_MIRROR_CTRL_01_CFG_MIRRO_MODE_01_Msk    0x2
#define GPDMA2D_DMA_MIRROR_CTRL_01_CFG_MIRRO_EN_01_Pos    0
#define GPDMA2D_DMA_MIRROR_CTRL_01_CFG_MIRRO_EN_01_Msk    0x1

#define GPDMA2D_DMA_MIRROR_CTRL_02_OFFSET           0x1C4
#define GPDMA2D_DMA_MIRROR_CTRL_02_CFG_MIRRO_MODE_02_Pos    1
#define GPDMA2D_DMA_MIRROR_CTRL_02_CFG_MIRRO_MODE_02_Msk    0x2
#define GPDMA2D_DMA_MIRROR_CTRL_02_CFG_MIRRO_EN_02_Pos    0
#define GPDMA2D_DMA_MIRROR_CTRL_02_CFG_MIRRO_EN_02_Msk    0x1

#define GPDMA2D_DMA_CH_SHD_RDY_00_OFFSET            0x200
#define GPDMA2D_DMA_CH_SHD_RDY_00_CFG_SHD_RDY_00_Pos    0
#define GPDMA2D_DMA_CH_SHD_RDY_00_CFG_SHD_RDY_00_Msk    0x1

#define GPDMA2D_DMA_CH_SHD_RDY_01_OFFSET            0x204
#define GPDMA2D_DMA_CH_SHD_RDY_01_CFG_SHD_RDY_01_Pos    0
#define GPDMA2D_DMA_CH_SHD_RDY_01_CFG_SHD_RDY_01_Msk    0x1

#define GPDMA2D_DMA_CH_SHD_RDY_02_OFFSET            0x208
#define GPDMA2D_DMA_CH_SHD_RDY_02_CFG_SHD_RDY_02_Pos    0
#define GPDMA2D_DMA_CH_SHD_RDY_02_CFG_SHD_RDY_02_Msk    0x1

#define GPDMA2D_DMA_CH_SHD_RDY_03_OFFSET            0x20C
#define GPDMA2D_DMA_CH_SHD_RDY_03_CFG_SHD_RDY_03_Pos    0
#define GPDMA2D_DMA_CH_SHD_RDY_03_CFG_SHD_RDY_03_Msk    0x1

#define GPDMA2D_DMA_CH_SHD_RDY_04_OFFSET            0x210
#define GPDMA2D_DMA_CH_SHD_RDY_04_CFG_SHD_RDY_04_Pos    0
#define GPDMA2D_DMA_CH_SHD_RDY_04_CFG_SHD_RDY_04_Msk    0x1

#define GPDMA2D_DMA_CH_SHD_RDY_05_OFFSET            0x214
#define GPDMA2D_DMA_CH_SHD_RDY_05_CFG_SHD_RDY_05_Pos    0
#define GPDMA2D_DMA_CH_SHD_RDY_05_CFG_SHD_RDY_05_Msk    0x1

#define GPDMA2D_DMA_CH_IRQ_EN_00_OFFSET             0x220
#define GPDMA2D_DMA_CH_IRQ_EN_00_CFG_SHD_DMA_CH_IRQ_EN_00_Pos    0
#define GPDMA2D_DMA_CH_IRQ_EN_00_CFG_SHD_DMA_CH_IRQ_EN_00_Msk    0x1

#define GPDMA2D_DMA_CH_IRQ_EN_01_OFFSET             0x224
#define GPDMA2D_DMA_CH_IRQ_EN_01_CFG_SHD_DMA_CH_IRQ_EN_01_Pos    0
#define GPDMA2D_DMA_CH_IRQ_EN_01_CFG_SHD_DMA_CH_IRQ_EN_01_Msk    0x1

#define GPDMA2D_DMA_CH_IRQ_EN_02_OFFSET             0x228
#define GPDMA2D_DMA_CH_IRQ_EN_02_CFG_SHD_DMA_CH_IRQ_EN_02_Pos    0
#define GPDMA2D_DMA_CH_IRQ_EN_02_CFG_SHD_DMA_CH_IRQ_EN_02_Msk    0x1

#define GPDMA2D_DMA_CH_IRQ_EN_03_OFFSET             0x22C
#define GPDMA2D_DMA_CH_IRQ_EN_03_CFG_SHD_DMA_CH_IRQ_EN_03_Pos    0
#define GPDMA2D_DMA_CH_IRQ_EN_03_CFG_SHD_DMA_CH_IRQ_EN_03_Msk    0x1

#define GPDMA2D_DMA_CH_IRQ_EN_04_OFFSET             0x230
#define GPDMA2D_DMA_CH_IRQ_EN_04_CFG_SHD_DMA_CH_IRQ_EN_04_Pos    0
#define GPDMA2D_DMA_CH_IRQ_EN_04_CFG_SHD_DMA_CH_IRQ_EN_04_Msk    0x1

#define GPDMA2D_DMA_CH_IRQ_EN_05_OFFSET             0x234
#define GPDMA2D_DMA_CH_IRQ_EN_05_CFG_SHD_DMA_CH_IRQ_EN_05_Pos    0
#define GPDMA2D_DMA_CH_IRQ_EN_05_CFG_SHD_DMA_CH_IRQ_EN_05_Msk    0x1

#define GPDMA2D_DMA_CH_IRQ_MASK_00_OFFSET           0x240
#define GPDMA2D_DMA_CH_IRQ_MASK_00_CFG_CLR_DONE_IRQ_MASK_00_Pos    4
#define GPDMA2D_DMA_CH_IRQ_MASK_00_CFG_CLR_DONE_IRQ_MASK_00_Msk    0x10
#define GPDMA2D_DMA_CH_IRQ_MASK_00_CFG_ONLINE_UNDERFLOW_IRQ_MASK_00_Pos    3
#define GPDMA2D_DMA_CH_IRQ_MASK_00_CFG_ONLINE_UNDERFLOW_IRQ_MASK_00_Msk    0x8
#define GPDMA2D_DMA_CH_IRQ_MASK_00_CFG_SHD_LOAD_IRQ_MASK_00_Pos    2
#define GPDMA2D_DMA_CH_IRQ_MASK_00_CFG_SHD_LOAD_IRQ_MASK_00_Msk    0x4
#define GPDMA2D_DMA_CH_IRQ_MASK_00_CFG_BLK_USR_DEF_IRQ_MASK_00_Pos    1
#define GPDMA2D_DMA_CH_IRQ_MASK_00_CFG_BLK_USR_DEF_IRQ_MASK_00_Msk    0x2
#define GPDMA2D_DMA_CH_IRQ_MASK_00_CFG_SHD_BLK_DONE_IRQ_MASK_00_Pos    0
#define GPDMA2D_DMA_CH_IRQ_MASK_00_CFG_SHD_BLK_DONE_IRQ_MASK_00_Msk    0x1

#define GPDMA2D_DMA_CH_IRQ_MASK_01_OFFSET           0x244
#define GPDMA2D_DMA_CH_IRQ_MASK_01_CFG_CLR_DONE_IRQ_MASK_01_Pos    4
#define GPDMA2D_DMA_CH_IRQ_MASK_01_CFG_CLR_DONE_IRQ_MASK_01_Msk    0x10
#define GPDMA2D_DMA_CH_IRQ_MASK_01_CFG_ONLINE_UNDERFLOW_IRQ_MASK_01_Pos    3
#define GPDMA2D_DMA_CH_IRQ_MASK_01_CFG_ONLINE_UNDERFLOW_IRQ_MASK_01_Msk    0x8
#define GPDMA2D_DMA_CH_IRQ_MASK_01_CFG_SHD_LOAD_IRQ_MASK_01_Pos    2
#define GPDMA2D_DMA_CH_IRQ_MASK_01_CFG_SHD_LOAD_IRQ_MASK_01_Msk    0x4
#define GPDMA2D_DMA_CH_IRQ_MASK_01_CFG_BLK_USR_DEF_IRQ_MASK_01_Pos    1
#define GPDMA2D_DMA_CH_IRQ_MASK_01_CFG_BLK_USR_DEF_IRQ_MASK_01_Msk    0x2
#define GPDMA2D_DMA_CH_IRQ_MASK_01_CFG_SHD_BLK_DONE_IRQ_MASK_01_Pos    0
#define GPDMA2D_DMA_CH_IRQ_MASK_01_CFG_SHD_BLK_DONE_IRQ_MASK_01_Msk    0x1

#define GPDMA2D_DMA_CH_IRQ_MASK_02_OFFSET           0x248
#define GPDMA2D_DMA_CH_IRQ_MASK_02_CFG_CLR_DONE_IRQ_MASK_02_Pos    4
#define GPDMA2D_DMA_CH_IRQ_MASK_02_CFG_CLR_DONE_IRQ_MASK_02_Msk    0x10
#define GPDMA2D_DMA_CH_IRQ_MASK_02_CFG_ONLINE_UNDERFLOW_IRQ_MASK_02_Pos    3
#define GPDMA2D_DMA_CH_IRQ_MASK_02_CFG_ONLINE_UNDERFLOW_IRQ_MASK_02_Msk    0x8
#define GPDMA2D_DMA_CH_IRQ_MASK_02_CFG_SHD_LOAD_IRQ_MASK_02_Pos    2
#define GPDMA2D_DMA_CH_IRQ_MASK_02_CFG_SHD_LOAD_IRQ_MASK_02_Msk    0x4
#define GPDMA2D_DMA_CH_IRQ_MASK_02_CFG_BLK_USR_DEF_IRQ_MASK_02_Pos    1
#define GPDMA2D_DMA_CH_IRQ_MASK_02_CFG_BLK_USR_DEF_IRQ_MASK_02_Msk    0x2
#define GPDMA2D_DMA_CH_IRQ_MASK_02_CFG_SHD_BLK_DONE_IRQ_MASK_02_Pos    0
#define GPDMA2D_DMA_CH_IRQ_MASK_02_CFG_SHD_BLK_DONE_IRQ_MASK_02_Msk    0x1

#define GPDMA2D_DMA_CH_IRQ_MASK_03_OFFSET           0x24C
#define GPDMA2D_DMA_CH_IRQ_MASK_03_CFG_CLR_DONE_IRQ_MASK_03_Pos    4
#define GPDMA2D_DMA_CH_IRQ_MASK_03_CFG_CLR_DONE_IRQ_MASK_03_Msk    0x10
#define GPDMA2D_DMA_CH_IRQ_MASK_03_CFG_ONLINE_UNDERFLOW_IRQ_MASK_03_Pos    3
#define GPDMA2D_DMA_CH_IRQ_MASK_03_CFG_ONLINE_UNDERFLOW_IRQ_MASK_03_Msk    0x8
#define GPDMA2D_DMA_CH_IRQ_MASK_03_CFG_SHD_LOAD_IRQ_MASK_03_Pos    2
#define GPDMA2D_DMA_CH_IRQ_MASK_03_CFG_SHD_LOAD_IRQ_MASK_03_Msk    0x4
#define GPDMA2D_DMA_CH_IRQ_MASK_03_CFG_BLK_USR_DEF_IRQ_MASK_03_Pos    1
#define GPDMA2D_DMA_CH_IRQ_MASK_03_CFG_BLK_USR_DEF_IRQ_MASK_03_Msk    0x2
#define GPDMA2D_DMA_CH_IRQ_MASK_03_CFG_SHD_BLK_DONE_IRQ_MASK_03_Pos    0
#define GPDMA2D_DMA_CH_IRQ_MASK_03_CFG_SHD_BLK_DONE_IRQ_MASK_03_Msk    0x1

#define GPDMA2D_DMA_CH_IRQ_MASK_04_OFFSET           0x250
#define GPDMA2D_DMA_CH_IRQ_MASK_04_CFG_CLR_DONE_IRQ_MASK_04_Pos    4
#define GPDMA2D_DMA_CH_IRQ_MASK_04_CFG_CLR_DONE_IRQ_MASK_04_Msk    0x10
#define GPDMA2D_DMA_CH_IRQ_MASK_04_CFG_ONLINE_UNDERFLOW_IRQ_MASK_04_Pos    3
#define GPDMA2D_DMA_CH_IRQ_MASK_04_CFG_ONLINE_UNDERFLOW_IRQ_MASK_04_Msk    0x8
#define GPDMA2D_DMA_CH_IRQ_MASK_04_CFG_SHD_LOAD_IRQ_MASK_04_Pos    2
#define GPDMA2D_DMA_CH_IRQ_MASK_04_CFG_SHD_LOAD_IRQ_MASK_04_Msk    0x4
#define GPDMA2D_DMA_CH_IRQ_MASK_04_CFG_BLK_USR_DEF_IRQ_MASK_04_Pos    1
#define GPDMA2D_DMA_CH_IRQ_MASK_04_CFG_BLK_USR_DEF_IRQ_MASK_04_Msk    0x2
#define GPDMA2D_DMA_CH_IRQ_MASK_04_CFG_SHD_BLK_DONE_IRQ_MASK_04_Pos    0
#define GPDMA2D_DMA_CH_IRQ_MASK_04_CFG_SHD_BLK_DONE_IRQ_MASK_04_Msk    0x1

#define GPDMA2D_DMA_CH_IRQ_MASK_05_OFFSET           0x254
#define GPDMA2D_DMA_CH_IRQ_MASK_05_CFG_CLR_DONE_IRQ_MASK_05_Pos    4
#define GPDMA2D_DMA_CH_IRQ_MASK_05_CFG_CLR_DONE_IRQ_MASK_05_Msk    0x10
#define GPDMA2D_DMA_CH_IRQ_MASK_05_CFG_ONLINE_UNDERFLOW_IRQ_MASK_05_Pos    3
#define GPDMA2D_DMA_CH_IRQ_MASK_05_CFG_ONLINE_UNDERFLOW_IRQ_MASK_05_Msk    0x8
#define GPDMA2D_DMA_CH_IRQ_MASK_05_CFG_SHD_LOAD_IRQ_MASK_05_Pos    2
#define GPDMA2D_DMA_CH_IRQ_MASK_05_CFG_SHD_LOAD_IRQ_MASK_05_Msk    0x4
#define GPDMA2D_DMA_CH_IRQ_MASK_05_CFG_BLK_USR_DEF_IRQ_MASK_05_Pos    1
#define GPDMA2D_DMA_CH_IRQ_MASK_05_CFG_BLK_USR_DEF_IRQ_MASK_05_Msk    0x2
#define GPDMA2D_DMA_CH_IRQ_MASK_05_CFG_SHD_BLK_DONE_IRQ_MASK_05_Pos    0
#define GPDMA2D_DMA_CH_IRQ_MASK_05_CFG_SHD_BLK_DONE_IRQ_MASK_05_Msk    0x1

#define GPDMA2D_DMA_CH_IRQ_CLR_00_OFFSET            0x260
#define GPDMA2D_DMA_CH_IRQ_CLR_00_CFG_CLR_DONE_IRQ_CLR_00_Pos    4
#define GPDMA2D_DMA_CH_IRQ_CLR_00_CFG_CLR_DONE_IRQ_CLR_00_Msk    0x10
#define GPDMA2D_DMA_CH_IRQ_CLR_00_CFG_ONLINE_UNDERFLOW_IRQ_CLR_00_Pos    3
#define GPDMA2D_DMA_CH_IRQ_CLR_00_CFG_ONLINE_UNDERFLOW_IRQ_CLR_00_Msk    0x8
#define GPDMA2D_DMA_CH_IRQ_CLR_00_CFG_SHD_LOAD_IRQ_CLR_00_Pos    2
#define GPDMA2D_DMA_CH_IRQ_CLR_00_CFG_SHD_LOAD_IRQ_CLR_00_Msk    0x4
#define GPDMA2D_DMA_CH_IRQ_CLR_00_CFG_BLK_USR_DEF_IRQ_CLR_00_Pos    1
#define GPDMA2D_DMA_CH_IRQ_CLR_00_CFG_BLK_USR_DEF_IRQ_CLR_00_Msk    0x2
#define GPDMA2D_DMA_CH_IRQ_CLR_00_CFG_BLK_DONE_IRQ_CLR_00_Pos    0
#define GPDMA2D_DMA_CH_IRQ_CLR_00_CFG_BLK_DONE_IRQ_CLR_00_Msk    0x1

#define GPDMA2D_DMA_CH_IRQ_CLR_01_OFFSET            0x264
#define GPDMA2D_DMA_CH_IRQ_CLR_01_CFG_CLR_DONE_IRQ_CLR_01_Pos    4
#define GPDMA2D_DMA_CH_IRQ_CLR_01_CFG_CLR_DONE_IRQ_CLR_01_Msk    0x10
#define GPDMA2D_DMA_CH_IRQ_CLR_01_CFG_ONLINE_UNDERFLOW_IRQ_CLR_01_Pos    3
#define GPDMA2D_DMA_CH_IRQ_CLR_01_CFG_ONLINE_UNDERFLOW_IRQ_CLR_01_Msk    0x8
#define GPDMA2D_DMA_CH_IRQ_CLR_01_CFG_SHD_LOAD_IRQ_CLR_01_Pos    2
#define GPDMA2D_DMA_CH_IRQ_CLR_01_CFG_SHD_LOAD_IRQ_CLR_01_Msk    0x4
#define GPDMA2D_DMA_CH_IRQ_CLR_01_CFG_BLK_USR_DEF_IRQ_CLR_01_Pos    1
#define GPDMA2D_DMA_CH_IRQ_CLR_01_CFG_BLK_USR_DEF_IRQ_CLR_01_Msk    0x2
#define GPDMA2D_DMA_CH_IRQ_CLR_01_CFG_BLK_DONE_IRQ_CLR_01_Pos    0
#define GPDMA2D_DMA_CH_IRQ_CLR_01_CFG_BLK_DONE_IRQ_CLR_01_Msk    0x1

#define GPDMA2D_DMA_CH_IRQ_CLR_02_OFFSET            0x268
#define GPDMA2D_DMA_CH_IRQ_CLR_02_CFG_CLR_DONE_IRQ_CLR_02_Pos    4
#define GPDMA2D_DMA_CH_IRQ_CLR_02_CFG_CLR_DONE_IRQ_CLR_02_Msk    0x10
#define GPDMA2D_DMA_CH_IRQ_CLR_02_CFG_ONLINE_UNDERFLOW_IRQ_CLR_02_Pos    3
#define GPDMA2D_DMA_CH_IRQ_CLR_02_CFG_ONLINE_UNDERFLOW_IRQ_CLR_02_Msk    0x8
#define GPDMA2D_DMA_CH_IRQ_CLR_02_CFG_SHD_LOAD_IRQ_CLR_02_Pos    2
#define GPDMA2D_DMA_CH_IRQ_CLR_02_CFG_SHD_LOAD_IRQ_CLR_02_Msk    0x4
#define GPDMA2D_DMA_CH_IRQ_CLR_02_CFG_BLK_USR_DEF_IRQ_CLR_02_Pos    1
#define GPDMA2D_DMA_CH_IRQ_CLR_02_CFG_BLK_USR_DEF_IRQ_CLR_02_Msk    0x2
#define GPDMA2D_DMA_CH_IRQ_CLR_02_CFG_BLK_DONE_IRQ_CLR_02_Pos    0
#define GPDMA2D_DMA_CH_IRQ_CLR_02_CFG_BLK_DONE_IRQ_CLR_02_Msk    0x1

#define GPDMA2D_DMA_CH_IRQ_CLR_03_OFFSET            0x26C
#define GPDMA2D_DMA_CH_IRQ_CLR_03_CFG_CLR_DONE_IRQ_CLR_03_Pos    4
#define GPDMA2D_DMA_CH_IRQ_CLR_03_CFG_CLR_DONE_IRQ_CLR_03_Msk    0x10
#define GPDMA2D_DMA_CH_IRQ_CLR_03_CFG_ONLINE_UNDERFLOW_IRQ_CLR_03_Pos    3
#define GPDMA2D_DMA_CH_IRQ_CLR_03_CFG_ONLINE_UNDERFLOW_IRQ_CLR_03_Msk    0x8
#define GPDMA2D_DMA_CH_IRQ_CLR_03_CFG_SHD_LOAD_IRQ_CLR_03_Pos    2
#define GPDMA2D_DMA_CH_IRQ_CLR_03_CFG_SHD_LOAD_IRQ_CLR_03_Msk    0x4
#define GPDMA2D_DMA_CH_IRQ_CLR_03_CFG_BLK_USR_DEF_IRQ_CLR_03_Pos    1
#define GPDMA2D_DMA_CH_IRQ_CLR_03_CFG_BLK_USR_DEF_IRQ_CLR_03_Msk    0x2
#define GPDMA2D_DMA_CH_IRQ_CLR_03_CFG_BLK_DONE_IRQ_CLR_03_Pos    0
#define GPDMA2D_DMA_CH_IRQ_CLR_03_CFG_BLK_DONE_IRQ_CLR_03_Msk    0x1

#define GPDMA2D_DMA_CH_IRQ_CLR_04_OFFSET            0x270
#define GPDMA2D_DMA_CH_IRQ_CLR_04_CFG_CLR_DONE_IRQ_CLR_04_Pos    4
#define GPDMA2D_DMA_CH_IRQ_CLR_04_CFG_CLR_DONE_IRQ_CLR_04_Msk    0x10
#define GPDMA2D_DMA_CH_IRQ_CLR_04_CFG_ONLINE_UNDERFLOW_IRQ_CLR_04_Pos    3
#define GPDMA2D_DMA_CH_IRQ_CLR_04_CFG_ONLINE_UNDERFLOW_IRQ_CLR_04_Msk    0x8
#define GPDMA2D_DMA_CH_IRQ_CLR_04_CFG_SHD_LOAD_IRQ_CLR_04_Pos    2
#define GPDMA2D_DMA_CH_IRQ_CLR_04_CFG_SHD_LOAD_IRQ_CLR_04_Msk    0x4
#define GPDMA2D_DMA_CH_IRQ_CLR_04_CFG_BLK_USR_DEF_IRQ_CLR_04_Pos    1
#define GPDMA2D_DMA_CH_IRQ_CLR_04_CFG_BLK_USR_DEF_IRQ_CLR_04_Msk    0x2
#define GPDMA2D_DMA_CH_IRQ_CLR_04_CFG_BLK_DONE_IRQ_CLR_04_Pos    0
#define GPDMA2D_DMA_CH_IRQ_CLR_04_CFG_BLK_DONE_IRQ_CLR_04_Msk    0x1

#define GPDMA2D_DMA_CH_IRQ_CLR_05_OFFSET            0x274
#define GPDMA2D_DMA_CH_IRQ_CLR_05_CFG_CLR_DONE_IRQ_CLR_05_Pos    4
#define GPDMA2D_DMA_CH_IRQ_CLR_05_CFG_CLR_DONE_IRQ_CLR_05_Msk    0x10
#define GPDMA2D_DMA_CH_IRQ_CLR_05_CFG_ONLINE_UNDERFLOW_IRQ_CLR_05_Pos    3
#define GPDMA2D_DMA_CH_IRQ_CLR_05_CFG_ONLINE_UNDERFLOW_IRQ_CLR_05_Msk    0x8
#define GPDMA2D_DMA_CH_IRQ_CLR_05_CFG_SHD_LOAD_IRQ_CLR_05_Pos    2
#define GPDMA2D_DMA_CH_IRQ_CLR_05_CFG_SHD_LOAD_IRQ_CLR_05_Msk    0x4
#define GPDMA2D_DMA_CH_IRQ_CLR_05_CFG_BLK_USR_DEF_IRQ_CLR_05_Pos    1
#define GPDMA2D_DMA_CH_IRQ_CLR_05_CFG_BLK_USR_DEF_IRQ_CLR_05_Msk    0x2
#define GPDMA2D_DMA_CH_IRQ_CLR_05_CFG_BLK_DONE_IRQ_CLR_05_Pos    0
#define GPDMA2D_DMA_CH_IRQ_CLR_05_CFG_BLK_DONE_IRQ_CLR_05_Msk    0x1

#define GPDMA2D_DMA_CH_IRQ_RAW_STATUS_00_OFFSET     0x280
#define GPDMA2D_DMA_CH_IRQ_RAW_STATUS_00_CFG_CLR_DONE_IRQ_RAW_STATUS_00_Pos    4
#define GPDMA2D_DMA_CH_IRQ_RAW_STATUS_00_CFG_CLR_DONE_IRQ_RAW_STATUS_00_Msk    0x10
#define GPDMA2D_DMA_CH_IRQ_RAW_STATUS_00_CFG_ONLINE_UNDERFLOW_IRQ_RAW_STATUS_00_Pos    3
#define GPDMA2D_DMA_CH_IRQ_RAW_STATUS_00_CFG_ONLINE_UNDERFLOW_IRQ_RAW_STATUS_00_Msk    0x8
#define GPDMA2D_DMA_CH_IRQ_RAW_STATUS_00_CFG_SHD_LOAD_IRQ_RAW_STATUS_00_Pos    2
#define GPDMA2D_DMA_CH_IRQ_RAW_STATUS_00_CFG_SHD_LOAD_IRQ_RAW_STATUS_00_Msk    0x4
#define GPDMA2D_DMA_CH_IRQ_RAW_STATUS_00_CFG_BLK_USR_DEF_IRQ_RAW_STATUS_00_Pos    1
#define GPDMA2D_DMA_CH_IRQ_RAW_STATUS_00_CFG_BLK_USR_DEF_IRQ_RAW_STATUS_00_Msk    0x2
#define GPDMA2D_DMA_CH_IRQ_RAW_STATUS_00_CFG_BLK_DONE_IRQ_RAW_STATUS_00_Pos    0
#define GPDMA2D_DMA_CH_IRQ_RAW_STATUS_00_CFG_BLK_DONE_IRQ_RAW_STATUS_00_Msk    0x1

#define GPDMA2D_DMA_CH_IRQ_RAW_STATUS_01_OFFSET     0x284
#define GPDMA2D_DMA_CH_IRQ_RAW_STATUS_01_CFG_CLR_DONE_IRQ_RAW_STATUS_01_Pos    4
#define GPDMA2D_DMA_CH_IRQ_RAW_STATUS_01_CFG_CLR_DONE_IRQ_RAW_STATUS_01_Msk    0x10
#define GPDMA2D_DMA_CH_IRQ_RAW_STATUS_01_CFG_ONLINE_UNDERFLOW_IRQ_RAW_STATUS_01_Pos    3
#define GPDMA2D_DMA_CH_IRQ_RAW_STATUS_01_CFG_ONLINE_UNDERFLOW_IRQ_RAW_STATUS_01_Msk    0x8
#define GPDMA2D_DMA_CH_IRQ_RAW_STATUS_01_CFG_SHD_LOAD_IRQ_RAW_STATUS_01_Pos    2
#define GPDMA2D_DMA_CH_IRQ_RAW_STATUS_01_CFG_SHD_LOAD_IRQ_RAW_STATUS_01_Msk    0x4
#define GPDMA2D_DMA_CH_IRQ_RAW_STATUS_01_CFG_BLK_USR_DEF_IRQ_RAW_STATUS_01_Pos    1
#define GPDMA2D_DMA_CH_IRQ_RAW_STATUS_01_CFG_BLK_USR_DEF_IRQ_RAW_STATUS_01_Msk    0x2
#define GPDMA2D_DMA_CH_IRQ_RAW_STATUS_01_CFG_BLK_DONE_IRQ_RAW_STATUS_01_Pos    0
#define GPDMA2D_DMA_CH_IRQ_RAW_STATUS_01_CFG_BLK_DONE_IRQ_RAW_STATUS_01_Msk    0x1

#define GPDMA2D_DMA_CH_IRQ_RAW_STATUS_02_OFFSET     0x288
#define GPDMA2D_DMA_CH_IRQ_RAW_STATUS_02_CFG_CLR_DONE_IRQ_RAW_STATUS_02_Pos    4
#define GPDMA2D_DMA_CH_IRQ_RAW_STATUS_02_CFG_CLR_DONE_IRQ_RAW_STATUS_02_Msk    0x10
#define GPDMA2D_DMA_CH_IRQ_RAW_STATUS_02_CFG_ONLINE_UNDERFLOW_IRQ_RAW_STATUS_02_Pos    3
#define GPDMA2D_DMA_CH_IRQ_RAW_STATUS_02_CFG_ONLINE_UNDERFLOW_IRQ_RAW_STATUS_02_Msk    0x8
#define GPDMA2D_DMA_CH_IRQ_RAW_STATUS_02_CFG_SHD_LOAD_IRQ_RAW_STATUS_02_Pos    2
#define GPDMA2D_DMA_CH_IRQ_RAW_STATUS_02_CFG_SHD_LOAD_IRQ_RAW_STATUS_02_Msk    0x4
#define GPDMA2D_DMA_CH_IRQ_RAW_STATUS_02_CFG_BLK_USR_DEF_IRQ_RAW_STATUS_02_Pos    1
#define GPDMA2D_DMA_CH_IRQ_RAW_STATUS_02_CFG_BLK_USR_DEF_IRQ_RAW_STATUS_02_Msk    0x2
#define GPDMA2D_DMA_CH_IRQ_RAW_STATUS_02_CFG_BLK_DONE_IRQ_RAW_STATUS_02_Pos    0
#define GPDMA2D_DMA_CH_IRQ_RAW_STATUS_02_CFG_BLK_DONE_IRQ_RAW_STATUS_02_Msk    0x1

#define GPDMA2D_DMA_CH_IRQ_RAW_STATUS_03_OFFSET     0x28C
#define GPDMA2D_DMA_CH_IRQ_RAW_STATUS_03_CFG_CLR_DONE_IRQ_RAW_STATUS_03_Pos    4
#define GPDMA2D_DMA_CH_IRQ_RAW_STATUS_03_CFG_CLR_DONE_IRQ_RAW_STATUS_03_Msk    0x10
#define GPDMA2D_DMA_CH_IRQ_RAW_STATUS_03_CFG_ONLINE_UNDERFLOW_IRQ_RAW_STATUS_03_Pos    3
#define GPDMA2D_DMA_CH_IRQ_RAW_STATUS_03_CFG_ONLINE_UNDERFLOW_IRQ_RAW_STATUS_03_Msk    0x8
#define GPDMA2D_DMA_CH_IRQ_RAW_STATUS_03_CFG_SHD_LOAD_IRQ_RAW_STATUS_03_Pos    2
#define GPDMA2D_DMA_CH_IRQ_RAW_STATUS_03_CFG_SHD_LOAD_IRQ_RAW_STATUS_03_Msk    0x4
#define GPDMA2D_DMA_CH_IRQ_RAW_STATUS_03_CFG_BLK_USR_DEF_IRQ_RAW_STATUS_03_Pos    1
#define GPDMA2D_DMA_CH_IRQ_RAW_STATUS_03_CFG_BLK_USR_DEF_IRQ_RAW_STATUS_03_Msk    0x2
#define GPDMA2D_DMA_CH_IRQ_RAW_STATUS_03_CFG_BLK_DONE_IRQ_RAW_STATUS_03_Pos    0
#define GPDMA2D_DMA_CH_IRQ_RAW_STATUS_03_CFG_BLK_DONE_IRQ_RAW_STATUS_03_Msk    0x1

#define GPDMA2D_DMA_CH_IRQ_RAW_STATUS_04_OFFSET     0x290
#define GPDMA2D_DMA_CH_IRQ_RAW_STATUS_04_CFG_CLR_DONE_IRQ_RAW_STATUS_04_Pos    4
#define GPDMA2D_DMA_CH_IRQ_RAW_STATUS_04_CFG_CLR_DONE_IRQ_RAW_STATUS_04_Msk    0x10
#define GPDMA2D_DMA_CH_IRQ_RAW_STATUS_04_CFG_ONLINE_UNDERFLOW_IRQ_RAW_STATUS_04_Pos    3
#define GPDMA2D_DMA_CH_IRQ_RAW_STATUS_04_CFG_ONLINE_UNDERFLOW_IRQ_RAW_STATUS_04_Msk    0x8
#define GPDMA2D_DMA_CH_IRQ_RAW_STATUS_04_CFG_SHD_LOAD_IRQ_RAW_STATUS_04_Pos    2
#define GPDMA2D_DMA_CH_IRQ_RAW_STATUS_04_CFG_SHD_LOAD_IRQ_RAW_STATUS_04_Msk    0x4
#define GPDMA2D_DMA_CH_IRQ_RAW_STATUS_04_CFG_BLK_USR_DEF_IRQ_RAW_STATUS_04_Pos    1
#define GPDMA2D_DMA_CH_IRQ_RAW_STATUS_04_CFG_BLK_USR_DEF_IRQ_RAW_STATUS_04_Msk    0x2
#define GPDMA2D_DMA_CH_IRQ_RAW_STATUS_04_CFG_BLK_DONE_IRQ_RAW_STATUS_04_Pos    0
#define GPDMA2D_DMA_CH_IRQ_RAW_STATUS_04_CFG_BLK_DONE_IRQ_RAW_STATUS_04_Msk    0x1

#define GPDMA2D_DMA_CH_IRQ_RAW_STATUS_05_OFFSET     0x294
#define GPDMA2D_DMA_CH_IRQ_RAW_STATUS_05_CFG_CLR_DONE_IRQ_RAW_STATUS_05_Pos    4
#define GPDMA2D_DMA_CH_IRQ_RAW_STATUS_05_CFG_CLR_DONE_IRQ_RAW_STATUS_05_Msk    0x10
#define GPDMA2D_DMA_CH_IRQ_RAW_STATUS_05_CFG_ONLINE_UNDERFLOW_IRQ_RAW_STATUS_05_Pos    3
#define GPDMA2D_DMA_CH_IRQ_RAW_STATUS_05_CFG_ONLINE_UNDERFLOW_IRQ_RAW_STATUS_05_Msk    0x8
#define GPDMA2D_DMA_CH_IRQ_RAW_STATUS_05_CFG_SHD_LOAD_IRQ_RAW_STATUS_05_Pos    2
#define GPDMA2D_DMA_CH_IRQ_RAW_STATUS_05_CFG_SHD_LOAD_IRQ_RAW_STATUS_05_Msk    0x4
#define GPDMA2D_DMA_CH_IRQ_RAW_STATUS_05_CFG_BLK_USR_DEF_IRQ_RAW_STATUS_05_Pos    1
#define GPDMA2D_DMA_CH_IRQ_RAW_STATUS_05_CFG_BLK_USR_DEF_IRQ_RAW_STATUS_05_Msk    0x2
#define GPDMA2D_DMA_CH_IRQ_RAW_STATUS_05_CFG_BLK_DONE_IRQ_RAW_STATUS_05_Pos    0
#define GPDMA2D_DMA_CH_IRQ_RAW_STATUS_05_CFG_BLK_DONE_IRQ_RAW_STATUS_05_Msk    0x1

#define GPDMA2D_DMA_CH_IRQ_STATUS_00_OFFSET         0x2A0
#define GPDMA2D_DMA_CH_IRQ_STATUS_00_CFG_CLR_DONE_IRQ_STATUS_00_Pos    4
#define GPDMA2D_DMA_CH_IRQ_STATUS_00_CFG_CLR_DONE_IRQ_STATUS_00_Msk    0x10
#define GPDMA2D_DMA_CH_IRQ_STATUS_00_CFG_ONLINE_UNDERFLOW_IRQ_STATUS_00_Pos    3
#define GPDMA2D_DMA_CH_IRQ_STATUS_00_CFG_ONLINE_UNDERFLOW_IRQ_STATUS_00_Msk    0x8
#define GPDMA2D_DMA_CH_IRQ_STATUS_00_CFG_SHD_LOAD_IRQ_STATUS_00_Pos    2
#define GPDMA2D_DMA_CH_IRQ_STATUS_00_CFG_SHD_LOAD_IRQ_STATUS_00_Msk    0x4
#define GPDMA2D_DMA_CH_IRQ_STATUS_00_CFG_BLK_USR_DEF_IRQ_STATUS_00_Pos    1
#define GPDMA2D_DMA_CH_IRQ_STATUS_00_CFG_BLK_USR_DEF_IRQ_STATUS_00_Msk    0x2
#define GPDMA2D_DMA_CH_IRQ_STATUS_00_CFG_BLK_DONE_IRQ_STATUS_00_Pos    0
#define GPDMA2D_DMA_CH_IRQ_STATUS_00_CFG_BLK_DONE_IRQ_STATUS_00_Msk    0x1

#define GPDMA2D_DMA_CH_IRQ_STATUS_01_OFFSET         0x2A4
#define GPDMA2D_DMA_CH_IRQ_STATUS_01_CFG_CLR_DONE_IRQ_STATUS_01_Pos    4
#define GPDMA2D_DMA_CH_IRQ_STATUS_01_CFG_CLR_DONE_IRQ_STATUS_01_Msk    0x10
#define GPDMA2D_DMA_CH_IRQ_STATUS_01_CFG_ONLINE_UNDERFLOW_IRQ_STATUS_01_Pos    3
#define GPDMA2D_DMA_CH_IRQ_STATUS_01_CFG_ONLINE_UNDERFLOW_IRQ_STATUS_01_Msk    0x8
#define GPDMA2D_DMA_CH_IRQ_STATUS_01_CFG_SHD_LOAD_IRQ_STATUS_01_Pos    2
#define GPDMA2D_DMA_CH_IRQ_STATUS_01_CFG_SHD_LOAD_IRQ_STATUS_01_Msk    0x4
#define GPDMA2D_DMA_CH_IRQ_STATUS_01_CFG_BLK_USR_DEF_IRQ_STATUS_01_Pos    1
#define GPDMA2D_DMA_CH_IRQ_STATUS_01_CFG_BLK_USR_DEF_IRQ_STATUS_01_Msk    0x2
#define GPDMA2D_DMA_CH_IRQ_STATUS_01_CFG_BLK_DONE_IRQ_STATUS_01_Pos    0
#define GPDMA2D_DMA_CH_IRQ_STATUS_01_CFG_BLK_DONE_IRQ_STATUS_01_Msk    0x1

#define GPDMA2D_DMA_CH_IRQ_STATUS_02_OFFSET         0x2A8
#define GPDMA2D_DMA_CH_IRQ_STATUS_02_CFG_CLR_DONE_IRQ_STATUS_02_Pos    4
#define GPDMA2D_DMA_CH_IRQ_STATUS_02_CFG_CLR_DONE_IRQ_STATUS_02_Msk    0x10
#define GPDMA2D_DMA_CH_IRQ_STATUS_02_CFG_ONLINE_UNDERFLOW_IRQ_STATUS_02_Pos    3
#define GPDMA2D_DMA_CH_IRQ_STATUS_02_CFG_ONLINE_UNDERFLOW_IRQ_STATUS_02_Msk    0x8
#define GPDMA2D_DMA_CH_IRQ_STATUS_02_CFG_SHD_LOAD_IRQ_STATUS_02_Pos    2
#define GPDMA2D_DMA_CH_IRQ_STATUS_02_CFG_SHD_LOAD_IRQ_STATUS_02_Msk    0x4
#define GPDMA2D_DMA_CH_IRQ_STATUS_02_CFG_BLK_USR_DEF_IRQ_STATUS_02_Pos    1
#define GPDMA2D_DMA_CH_IRQ_STATUS_02_CFG_BLK_USR_DEF_IRQ_STATUS_02_Msk    0x2
#define GPDMA2D_DMA_CH_IRQ_STATUS_02_CFG_BLK_DONE_IRQ_STATUS_02_Pos    0
#define GPDMA2D_DMA_CH_IRQ_STATUS_02_CFG_BLK_DONE_IRQ_STATUS_02_Msk    0x1

#define GPDMA2D_DMA_CH_IRQ_STATUS_03_OFFSET         0x2AC
#define GPDMA2D_DMA_CH_IRQ_STATUS_03_CFG_CLR_DONE_IRQ_STATUS_03_Pos    4
#define GPDMA2D_DMA_CH_IRQ_STATUS_03_CFG_CLR_DONE_IRQ_STATUS_03_Msk    0x10
#define GPDMA2D_DMA_CH_IRQ_STATUS_03_CFG_ONLINE_UNDERFLOW_IRQ_STATUS_03_Pos    3
#define GPDMA2D_DMA_CH_IRQ_STATUS_03_CFG_ONLINE_UNDERFLOW_IRQ_STATUS_03_Msk    0x8
#define GPDMA2D_DMA_CH_IRQ_STATUS_03_CFG_SHD_LOAD_IRQ_STATUS_03_Pos    2
#define GPDMA2D_DMA_CH_IRQ_STATUS_03_CFG_SHD_LOAD_IRQ_STATUS_03_Msk    0x4
#define GPDMA2D_DMA_CH_IRQ_STATUS_03_CFG_BLK_USR_DEF_IRQ_STATUS_03_Pos    1
#define GPDMA2D_DMA_CH_IRQ_STATUS_03_CFG_BLK_USR_DEF_IRQ_STATUS_03_Msk    0x2
#define GPDMA2D_DMA_CH_IRQ_STATUS_03_CFG_BLK_DONE_IRQ_STATUS_03_Pos    0
#define GPDMA2D_DMA_CH_IRQ_STATUS_03_CFG_BLK_DONE_IRQ_STATUS_03_Msk    0x1

#define GPDMA2D_DMA_CH_IRQ_STATUS_04_OFFSET         0x2B0
#define GPDMA2D_DMA_CH_IRQ_STATUS_04_CFG_CLR_DONE_IRQ_STATUS_04_Pos    4
#define GPDMA2D_DMA_CH_IRQ_STATUS_04_CFG_CLR_DONE_IRQ_STATUS_04_Msk    0x10
#define GPDMA2D_DMA_CH_IRQ_STATUS_04_CFG_ONLINE_UNDERFLOW_IRQ_STATUS_04_Pos    3
#define GPDMA2D_DMA_CH_IRQ_STATUS_04_CFG_ONLINE_UNDERFLOW_IRQ_STATUS_04_Msk    0x8
#define GPDMA2D_DMA_CH_IRQ_STATUS_04_CFG_SHD_LOAD_IRQ_STATUS_04_Pos    2
#define GPDMA2D_DMA_CH_IRQ_STATUS_04_CFG_SHD_LOAD_IRQ_STATUS_04_Msk    0x4
#define GPDMA2D_DMA_CH_IRQ_STATUS_04_CFG_BLK_USR_DEF_IRQ_STATUS_04_Pos    1
#define GPDMA2D_DMA_CH_IRQ_STATUS_04_CFG_BLK_USR_DEF_IRQ_STATUS_04_Msk    0x2
#define GPDMA2D_DMA_CH_IRQ_STATUS_04_CFG_BLK_DONE_IRQ_STATUS_04_Pos    0
#define GPDMA2D_DMA_CH_IRQ_STATUS_04_CFG_BLK_DONE_IRQ_STATUS_04_Msk    0x1

#define GPDMA2D_DMA_CH_IRQ_STATUS_05_OFFSET         0x2B4
#define GPDMA2D_DMA_CH_IRQ_STATUS_05_CFG_CLR_DONE_IRQ_STATUS_05_Pos    4
#define GPDMA2D_DMA_CH_IRQ_STATUS_05_CFG_CLR_DONE_IRQ_STATUS_05_Msk    0x10
#define GPDMA2D_DMA_CH_IRQ_STATUS_05_CFG_ONLINE_UNDERFLOW_IRQ_STATUS_05_Pos    3
#define GPDMA2D_DMA_CH_IRQ_STATUS_05_CFG_ONLINE_UNDERFLOW_IRQ_STATUS_05_Msk    0x8
#define GPDMA2D_DMA_CH_IRQ_STATUS_05_CFG_SHD_LOAD_IRQ_STATUS_05_Pos    2
#define GPDMA2D_DMA_CH_IRQ_STATUS_05_CFG_SHD_LOAD_IRQ_STATUS_05_Msk    0x4
#define GPDMA2D_DMA_CH_IRQ_STATUS_05_CFG_BLK_USR_DEF_IRQ_STATUS_05_Pos    1
#define GPDMA2D_DMA_CH_IRQ_STATUS_05_CFG_BLK_USR_DEF_IRQ_STATUS_05_Msk    0x2
#define GPDMA2D_DMA_CH_IRQ_STATUS_05_CFG_BLK_DONE_IRQ_STATUS_05_Pos    0
#define GPDMA2D_DMA_CH_IRQ_STATUS_05_CFG_BLK_DONE_IRQ_STATUS_05_Msk    0x1

#define GPDMA2D_DMA_BLOCK_IRQ_POINT_00_OFFSET       0x2C0
#define GPDMA2D_DMA_BLOCK_IRQ_POINT_00_CFG_BLK_IRQ_BLK_POINT_00_Pos    0
#define GPDMA2D_DMA_BLOCK_IRQ_POINT_00_CFG_BLK_IRQ_BLK_POINT_00_Msk    0xffffff

#define GPDMA2D_DMA_BLOCK_IRQ_POINT_01_OFFSET       0x2C4
#define GPDMA2D_DMA_BLOCK_IRQ_POINT_01_CFG_BLK_IRQ_BLK_POINT_01_Pos    0
#define GPDMA2D_DMA_BLOCK_IRQ_POINT_01_CFG_BLK_IRQ_BLK_POINT_01_Msk    0xffffff

#define GPDMA2D_DMA_BLOCK_IRQ_POINT_02_OFFSET       0x2C8
#define GPDMA2D_DMA_BLOCK_IRQ_POINT_02_CFG_BLK_IRQ_BLK_POINT_02_Pos    0
#define GPDMA2D_DMA_BLOCK_IRQ_POINT_02_CFG_BLK_IRQ_BLK_POINT_02_Msk    0xffffff

#define GPDMA2D_DMA_BLOCK_IRQ_POINT_03_OFFSET       0x2CC
#define GPDMA2D_DMA_BLOCK_IRQ_POINT_03_CFG_BLK_IRQ_BLK_POINT_03_Pos    0
#define GPDMA2D_DMA_BLOCK_IRQ_POINT_03_CFG_BLK_IRQ_BLK_POINT_03_Msk    0xffffff

#define GPDMA2D_DMA_BLOCK_IRQ_POINT_04_OFFSET       0x2D0
#define GPDMA2D_DMA_BLOCK_IRQ_POINT_04_CFG_BLK_IRQ_BLK_POINT_04_Pos    0
#define GPDMA2D_DMA_BLOCK_IRQ_POINT_04_CFG_BLK_IRQ_BLK_POINT_04_Msk    0xffffff

#define GPDMA2D_DMA_BLOCK_IRQ_POINT_05_OFFSET       0x2D4
#define GPDMA2D_DMA_BLOCK_IRQ_POINT_05_CFG_BLK_IRQ_BLK_POINT_05_Pos    0
#define GPDMA2D_DMA_BLOCK_IRQ_POINT_05_CFG_BLK_IRQ_BLK_POINT_05_Msk    0xffffff

#define GPDMA2D_DMA_BLOCK_IRQ_LINE_NUM_00_OFFSET    0x2E0
#define GPDMA2D_DMA_BLOCK_IRQ_LINE_NUM_00_CFG_BLK_IRQ_LINE_NUM_00_Pos    0
#define GPDMA2D_DMA_BLOCK_IRQ_LINE_NUM_00_CFG_BLK_IRQ_LINE_NUM_00_Msk    0x7ff

#define GPDMA2D_DMA_BLOCK_IRQ_LINE_NUM_01_OFFSET    0x2E4
#define GPDMA2D_DMA_BLOCK_IRQ_LINE_NUM_01_CFG_BLK_IRQ_LINE_NUM_01_Pos    0
#define GPDMA2D_DMA_BLOCK_IRQ_LINE_NUM_01_CFG_BLK_IRQ_LINE_NUM_01_Msk    0x7ff

#define GPDMA2D_DMA_BLOCK_IRQ_LINE_NUM_02_OFFSET    0x2E8
#define GPDMA2D_DMA_BLOCK_IRQ_LINE_NUM_02_CFG_BLK_IRQ_LINE_NUM_02_Pos    0
#define GPDMA2D_DMA_BLOCK_IRQ_LINE_NUM_02_CFG_BLK_IRQ_LINE_NUM_02_Msk    0x7ff

#define GPDMA2D_DMA_BLOCK_IRQ_LINE_NUM_03_OFFSET    0x2EC
#define GPDMA2D_DMA_BLOCK_IRQ_LINE_NUM_03_CFG_BLK_IRQ_LINE_NUM_03_Pos    0
#define GPDMA2D_DMA_BLOCK_IRQ_LINE_NUM_03_CFG_BLK_IRQ_LINE_NUM_03_Msk    0x7ff

#define GPDMA2D_DMA_BLOCK_IRQ_LINE_NUM_04_OFFSET    0x2F0
#define GPDMA2D_DMA_BLOCK_IRQ_LINE_NUM_04_CFG_BLK_IRQ_LINE_NUM_04_Pos    0
#define GPDMA2D_DMA_BLOCK_IRQ_LINE_NUM_04_CFG_BLK_IRQ_LINE_NUM_04_Msk    0x7ff

#define GPDMA2D_DMA_BLOCK_IRQ_LINE_NUM_05_OFFSET    0x2F4
#define GPDMA2D_DMA_BLOCK_IRQ_LINE_NUM_05_CFG_BLK_IRQ_LINE_NUM_05_Pos    0
#define GPDMA2D_DMA_BLOCK_IRQ_LINE_NUM_05_CFG_BLK_IRQ_LINE_NUM_05_Msk    0x7ff

#define GPDMA2D_DMA_CH_TRIGGERED_00_OFFSET          0x300
#define GPDMA2D_DMA_CH_TRIGGERED_00_CFG_CH_TRIGGER_SRC_00_Pos    4
#define GPDMA2D_DMA_CH_TRIGGERED_00_CFG_CH_TRIGGER_SRC_00_Msk    0x70
#define GPDMA2D_DMA_CH_TRIGGERED_00_CFG_CH_TRIGGERED_EN_00_Pos    0
#define GPDMA2D_DMA_CH_TRIGGERED_00_CFG_CH_TRIGGERED_EN_00_Msk    0x1

#define GPDMA2D_DMA_CH_TRIGGERED_01_OFFSET          0x304
#define GPDMA2D_DMA_CH_TRIGGERED_01_CFG_CH_TRIGGER_SRC_01_Pos    4
#define GPDMA2D_DMA_CH_TRIGGERED_01_CFG_CH_TRIGGER_SRC_01_Msk    0x70
#define GPDMA2D_DMA_CH_TRIGGERED_01_CFG_CH_TRIGGERED_EN_01_Pos    0
#define GPDMA2D_DMA_CH_TRIGGERED_01_CFG_CH_TRIGGERED_EN_01_Msk    0x1

#define GPDMA2D_DMA_CH_TRIGGERED_02_OFFSET          0x308
#define GPDMA2D_DMA_CH_TRIGGERED_02_CFG_CH_TRIGGER_SRC_02_Pos    4
#define GPDMA2D_DMA_CH_TRIGGERED_02_CFG_CH_TRIGGER_SRC_02_Msk    0x70
#define GPDMA2D_DMA_CH_TRIGGERED_02_CFG_CH_TRIGGERED_EN_02_Pos    0
#define GPDMA2D_DMA_CH_TRIGGERED_02_CFG_CH_TRIGGERED_EN_02_Msk    0x1

#define GPDMA2D_DMA_CH_TRIGGERED_03_OFFSET          0x30C
#define GPDMA2D_DMA_CH_TRIGGERED_03_CFG_CH_TRIGGER_SRC_03_Pos    4
#define GPDMA2D_DMA_CH_TRIGGERED_03_CFG_CH_TRIGGER_SRC_03_Msk    0x70
#define GPDMA2D_DMA_CH_TRIGGERED_03_CFG_CH_TRIGGERED_EN_03_Pos    0
#define GPDMA2D_DMA_CH_TRIGGERED_03_CFG_CH_TRIGGERED_EN_03_Msk    0x1

#define GPDMA2D_DMA_CH_TRIGGERED_04_OFFSET          0x310
#define GPDMA2D_DMA_CH_TRIGGERED_04_CFG_CH_TRIGGER_SRC_04_Pos    4
#define GPDMA2D_DMA_CH_TRIGGERED_04_CFG_CH_TRIGGER_SRC_04_Msk    0x70
#define GPDMA2D_DMA_CH_TRIGGERED_04_CFG_CH_TRIGGERED_EN_04_Pos    0
#define GPDMA2D_DMA_CH_TRIGGERED_04_CFG_CH_TRIGGERED_EN_04_Msk    0x1

#define GPDMA2D_DMA_CH_TRIGGERED_05_OFFSET          0x314
#define GPDMA2D_DMA_CH_TRIGGERED_05_CFG_CH_TRIGGER_SRC_05_Pos    4
#define GPDMA2D_DMA_CH_TRIGGERED_05_CFG_CH_TRIGGER_SRC_05_Msk    0x70
#define GPDMA2D_DMA_CH_TRIGGERED_05_CFG_CH_TRIGGERED_EN_05_Pos    0
#define GPDMA2D_DMA_CH_TRIGGERED_05_CFG_CH_TRIGGERED_EN_05_Msk    0x1

#define GPDMA2D_DMA_NPU_TFR_CTRL_00_OFFSET          0x320
#define GPDMA2D_DMA_NPU_TFR_CTRL_00_CFG_DMA_NPU_WORK_MODE_00_Pos    8
#define GPDMA2D_DMA_NPU_TFR_CTRL_00_CFG_DMA_NPU_WORK_MODE_00_Msk    0x100
#define GPDMA2D_DMA_NPU_TFR_CTRL_00_CFG_NPU_BLK_TRIGGER_NUM_00_Pos    4
#define GPDMA2D_DMA_NPU_TFR_CTRL_00_CFG_NPU_BLK_TRIGGER_NUM_00_Msk    0xf0
#define GPDMA2D_DMA_NPU_TFR_CTRL_00_CFG_NPU_BLK_TFR_EN_00_Pos    0
#define GPDMA2D_DMA_NPU_TFR_CTRL_00_CFG_NPU_BLK_TFR_EN_00_Msk    0x1

#define GPDMA2D_DMA_NPU_TFR_CTRL_05_OFFSET          0x324
#define GPDMA2D_DMA_NPU_TFR_CTRL_05_CFG_DMA_NPU_WORK_MODE_05_Pos    8
#define GPDMA2D_DMA_NPU_TFR_CTRL_05_CFG_DMA_NPU_WORK_MODE_05_Msk    0x100
#define GPDMA2D_DMA_NPU_TFR_CTRL_05_CFG_NPU_BLK_TRIGGER_NUM_05_Pos    4
#define GPDMA2D_DMA_NPU_TFR_CTRL_05_CFG_NPU_BLK_TRIGGER_NUM_05_Msk    0xf0
#define GPDMA2D_DMA_NPU_TFR_CTRL_05_CFG_NPU_BLK_TFR_EN_05_Pos    0
#define GPDMA2D_DMA_NPU_TFR_CTRL_05_CFG_NPU_BLK_TFR_EN_05_Msk    0x1

#define GPDMA2D_DMA_CH_STATUS_00_OFFSET             0x340
#define GPDMA2D_DMA_CH_STATUS_00_CFG_CH_IDLE_ST_00_Pos    0
#define GPDMA2D_DMA_CH_STATUS_00_CFG_CH_IDLE_ST_00_Msk    0x1

#define GPDMA2D_DMA_CH_STATUS_01_OFFSET             0x344
#define GPDMA2D_DMA_CH_STATUS_01_CFG_CH_IDLE_ST_01_Pos    0
#define GPDMA2D_DMA_CH_STATUS_01_CFG_CH_IDLE_ST_01_Msk    0x1

#define GPDMA2D_DMA_CH_STATUS_02_OFFSET             0x348
#define GPDMA2D_DMA_CH_STATUS_02_CFG_CH_IDLE_ST_02_Pos    0
#define GPDMA2D_DMA_CH_STATUS_02_CFG_CH_IDLE_ST_02_Msk    0x1

#define GPDMA2D_DMA_CH_STATUS_03_OFFSET             0x34C
#define GPDMA2D_DMA_CH_STATUS_03_CFG_CH_IDLE_ST_03_Pos    0
#define GPDMA2D_DMA_CH_STATUS_03_CFG_CH_IDLE_ST_03_Msk    0x1

#define GPDMA2D_DMA_CH_STATUS_04_OFFSET             0x350
#define GPDMA2D_DMA_CH_STATUS_04_CFG_CH_IDLE_ST_04_Pos    0
#define GPDMA2D_DMA_CH_STATUS_04_CFG_CH_IDLE_ST_04_Msk    0x1

#define GPDMA2D_DMA_CH_STATUS_05_OFFSET             0x354
#define GPDMA2D_DMA_CH_STATUS_05_CFG_CH_IDLE_ST_05_Pos    0
#define GPDMA2D_DMA_CH_STATUS_05_CFG_CH_IDLE_ST_05_Msk    0x1

#define GPDMA2D_DMA_CH_CLR_OFFSET                   0x360
#define GPDMA2D_DMA_CH_CLR_CFG_CH_CLR_Pos           0
#define GPDMA2D_DMA_CH_CLR_CFG_CH_CLR_Msk           0x3f

#define GPDMA2D_DMA_GLB_CLR_OFFSET                  0x364
#define GPDMA2D_DMA_GLB_CLR_CFG_DMA_GLB_CLR_Pos     0
#define GPDMA2D_DMA_GLB_CLR_CFG_DMA_GLB_CLR_Msk     0x1

#define GPDMA2D_DMA_CH_WK_REG0_RPT_00_OFFSET        0x380
#define GPDMA2D_DMA_CH_WK_REG0_RPT_00_CFG_WK_SRC_ADDR_00_Pos    0
#define GPDMA2D_DMA_CH_WK_REG0_RPT_00_CFG_WK_SRC_ADDR_00_Msk    0xffffffff

#define GPDMA2D_DMA_CH_WK_REG0_RPT_01_OFFSET        0x384
#define GPDMA2D_DMA_CH_WK_REG0_RPT_01_CFG_WK_SRC_ADDR_01_Pos    0
#define GPDMA2D_DMA_CH_WK_REG0_RPT_01_CFG_WK_SRC_ADDR_01_Msk    0xffffffff

#define GPDMA2D_DMA_CH_WK_REG0_RPT_02_OFFSET        0x388
#define GPDMA2D_DMA_CH_WK_REG0_RPT_02_CFG_WK_SRC_ADDR_02_Pos    0
#define GPDMA2D_DMA_CH_WK_REG0_RPT_02_CFG_WK_SRC_ADDR_02_Msk    0xffffffff

#define GPDMA2D_DMA_CH_WK_REG0_RPT_03_OFFSET        0x38C
#define GPDMA2D_DMA_CH_WK_REG0_RPT_03_CFG_WK_SRC_ADDR_03_Pos    0
#define GPDMA2D_DMA_CH_WK_REG0_RPT_03_CFG_WK_SRC_ADDR_03_Msk    0xffffffff

#define GPDMA2D_DMA_CH_WK_REG0_RPT_04_OFFSET        0x390
#define GPDMA2D_DMA_CH_WK_REG0_RPT_04_CFG_WK_SRC_ADDR_04_Pos    0
#define GPDMA2D_DMA_CH_WK_REG0_RPT_04_CFG_WK_SRC_ADDR_04_Msk    0xffffffff

#define GPDMA2D_DMA_CH_WK_REG0_RPT_05_OFFSET        0x394
#define GPDMA2D_DMA_CH_WK_REG0_RPT_05_CFG_WK_SRC_ADDR_05_Pos    0
#define GPDMA2D_DMA_CH_WK_REG0_RPT_05_CFG_WK_SRC_ADDR_05_Msk    0xffffffff

#define GPDMA2D_DMA_CH_WK_REG1_RPT_00_OFFSET        0x3A0
#define GPDMA2D_DMA_CH_WK_REG1_RPT_00_CFG_WK_DST_ADDR_00_Pos    0
#define GPDMA2D_DMA_CH_WK_REG1_RPT_00_CFG_WK_DST_ADDR_00_Msk    0xffffffff

#define GPDMA2D_DMA_CH_WK_REG1_RPT_01_OFFSET        0x3A4
#define GPDMA2D_DMA_CH_WK_REG1_RPT_01_CFG_WK_DST_ADDR_01_Pos    0
#define GPDMA2D_DMA_CH_WK_REG1_RPT_01_CFG_WK_DST_ADDR_01_Msk    0xffffffff

#define GPDMA2D_DMA_CH_WK_REG1_RPT_02_OFFSET        0x3A8
#define GPDMA2D_DMA_CH_WK_REG1_RPT_02_CFG_WK_DST_ADDR_02_Pos    0
#define GPDMA2D_DMA_CH_WK_REG1_RPT_02_CFG_WK_DST_ADDR_02_Msk    0xffffffff

#define GPDMA2D_DMA_CH_WK_REG1_RPT_03_OFFSET        0x3AC
#define GPDMA2D_DMA_CH_WK_REG1_RPT_03_CFG_WK_DST_ADDR_03_Pos    0
#define GPDMA2D_DMA_CH_WK_REG1_RPT_03_CFG_WK_DST_ADDR_03_Msk    0xffffffff

#define GPDMA2D_DMA_CH_WK_REG1_RPT_04_OFFSET        0x3B0
#define GPDMA2D_DMA_CH_WK_REG1_RPT_04_CFG_WK_DST_ADDR_04_Pos    0
#define GPDMA2D_DMA_CH_WK_REG1_RPT_04_CFG_WK_DST_ADDR_04_Msk    0xffffffff

#define GPDMA2D_DMA_CH_WK_REG1_RPT_05_OFFSET        0x3B4
#define GPDMA2D_DMA_CH_WK_REG1_RPT_05_CFG_WK_DST_ADDR_05_Pos    0
#define GPDMA2D_DMA_CH_WK_REG1_RPT_05_CFG_WK_DST_ADDR_05_Msk    0xffffffff

#define GPDMA2D_DMA_CH_WK_REG2_RPT_00_OFFSET        0x3C0
#define GPDMA2D_DMA_CH_WK_REG2_RPT_00_CFG_WK_SG_ITV_00_Pos    0
#define GPDMA2D_DMA_CH_WK_REG2_RPT_00_CFG_WK_SG_ITV_00_Msk    0xffffff

#define GPDMA2D_DMA_CH_WK_REG2_RPT_01_OFFSET        0x3C4
#define GPDMA2D_DMA_CH_WK_REG2_RPT_01_CFG_WK_SG_ITV_01_Pos    0
#define GPDMA2D_DMA_CH_WK_REG2_RPT_01_CFG_WK_SG_ITV_01_Msk    0xffffff

#define GPDMA2D_DMA_CH_WK_REG2_RPT_02_OFFSET        0x3C8
#define GPDMA2D_DMA_CH_WK_REG2_RPT_02_CFG_WK_SG_ITV_02_Pos    0
#define GPDMA2D_DMA_CH_WK_REG2_RPT_02_CFG_WK_SG_ITV_02_Msk    0xffffff

#define GPDMA2D_DMA_CH_WK_REG2_RPT_03_OFFSET        0x3CC
#define GPDMA2D_DMA_CH_WK_REG2_RPT_03_CFG_WK_SG_ITV_03_Pos    0
#define GPDMA2D_DMA_CH_WK_REG2_RPT_03_CFG_WK_SG_ITV_03_Msk    0xffffff

#define GPDMA2D_DMA_CH_WK_REG2_RPT_04_OFFSET        0x3D0
#define GPDMA2D_DMA_CH_WK_REG2_RPT_04_CFG_WK_SG_ITV_04_Pos    0
#define GPDMA2D_DMA_CH_WK_REG2_RPT_04_CFG_WK_SG_ITV_04_Msk    0xffffff

#define GPDMA2D_DMA_CH_WK_REG2_RPT_05_OFFSET        0x3D4
#define GPDMA2D_DMA_CH_WK_REG2_RPT_05_CFG_WK_SG_ITV_05_Pos    0
#define GPDMA2D_DMA_CH_WK_REG2_RPT_05_CFG_WK_SG_ITV_05_Msk    0xffffff

#define GPDMA2D_DMA_CH_WK_REG3_RPT_00_OFFSET        0x3E0
#define GPDMA2D_DMA_CH_WK_REG3_RPT_00_CFG_WK_SG_EN_00_Pos    31
#define GPDMA2D_DMA_CH_WK_REG3_RPT_00_CFG_WK_SG_EN_00_Msk    0x80000000
#define GPDMA2D_DMA_CH_WK_REG3_RPT_00_CFG_WK_SG_NUM_00_Pos    0
#define GPDMA2D_DMA_CH_WK_REG3_RPT_00_CFG_WK_SG_NUM_00_Msk    0xffffff

#define GPDMA2D_DMA_CH_WK_REG3_RPT_01_OFFSET        0x3E4
#define GPDMA2D_DMA_CH_WK_REG3_RPT_01_CFG_WK_SG_EN_01_Pos    31
#define GPDMA2D_DMA_CH_WK_REG3_RPT_01_CFG_WK_SG_EN_01_Msk    0x80000000
#define GPDMA2D_DMA_CH_WK_REG3_RPT_01_CFG_WK_SG_NUM_01_Pos    0
#define GPDMA2D_DMA_CH_WK_REG3_RPT_01_CFG_WK_SG_NUM_01_Msk    0xffffff

#define GPDMA2D_DMA_CH_WK_REG3_RPT_02_OFFSET        0x3E8
#define GPDMA2D_DMA_CH_WK_REG3_RPT_02_CFG_WK_SG_EN_02_Pos    31
#define GPDMA2D_DMA_CH_WK_REG3_RPT_02_CFG_WK_SG_EN_02_Msk    0x80000000
#define GPDMA2D_DMA_CH_WK_REG3_RPT_02_CFG_WK_SG_NUM_02_Pos    0
#define GPDMA2D_DMA_CH_WK_REG3_RPT_02_CFG_WK_SG_NUM_02_Msk    0xffffff

#define GPDMA2D_DMA_CH_WK_REG3_RPT_03_OFFSET        0x3EC
#define GPDMA2D_DMA_CH_WK_REG3_RPT_03_CFG_WK_SG_EN_03_Pos    31
#define GPDMA2D_DMA_CH_WK_REG3_RPT_03_CFG_WK_SG_EN_03_Msk    0x80000000
#define GPDMA2D_DMA_CH_WK_REG3_RPT_03_CFG_WK_SG_NUM_03_Pos    0
#define GPDMA2D_DMA_CH_WK_REG3_RPT_03_CFG_WK_SG_NUM_03_Msk    0xffffff

#define GPDMA2D_DMA_CH_WK_REG3_RPT_04_OFFSET        0x3F0
#define GPDMA2D_DMA_CH_WK_REG3_RPT_04_CFG_WK_SG_EN_04_Pos    31
#define GPDMA2D_DMA_CH_WK_REG3_RPT_04_CFG_WK_SG_EN_04_Msk    0x80000000
#define GPDMA2D_DMA_CH_WK_REG3_RPT_04_CFG_WK_SG_NUM_04_Pos    0
#define GPDMA2D_DMA_CH_WK_REG3_RPT_04_CFG_WK_SG_NUM_04_Msk    0xffffff

#define GPDMA2D_DMA_CH_WK_REG3_RPT_05_OFFSET        0x3F4
#define GPDMA2D_DMA_CH_WK_REG3_RPT_05_CFG_WK_SG_EN_05_Pos    31
#define GPDMA2D_DMA_CH_WK_REG3_RPT_05_CFG_WK_SG_EN_05_Msk    0x80000000
#define GPDMA2D_DMA_CH_WK_REG3_RPT_05_CFG_WK_SG_NUM_05_Pos    0
#define GPDMA2D_DMA_CH_WK_REG3_RPT_05_CFG_WK_SG_NUM_05_Msk    0xffffff

#define GPDMA2D_DMA_CH_WK_REG4_RPT_00_OFFSET        0x400
#define GPDMA2D_DMA_CH_WK_REG4_RPT_00_CFG_WK_DS_ITV_00_Pos    0
#define GPDMA2D_DMA_CH_WK_REG4_RPT_00_CFG_WK_DS_ITV_00_Msk    0xffffff

#define GPDMA2D_DMA_CH_WK_REG4_RPT_01_OFFSET        0x404
#define GPDMA2D_DMA_CH_WK_REG4_RPT_01_CFG_WK_DS_ITV_01_Pos    0
#define GPDMA2D_DMA_CH_WK_REG4_RPT_01_CFG_WK_DS_ITV_01_Msk    0xffffff

#define GPDMA2D_DMA_CH_WK_REG4_RPT_02_OFFSET        0x408
#define GPDMA2D_DMA_CH_WK_REG4_RPT_02_CFG_WK_DS_ITV_02_Pos    0
#define GPDMA2D_DMA_CH_WK_REG4_RPT_02_CFG_WK_DS_ITV_02_Msk    0xffffff

#define GPDMA2D_DMA_CH_WK_REG4_RPT_03_OFFSET        0x40C
#define GPDMA2D_DMA_CH_WK_REG4_RPT_03_CFG_WK_DS_ITV_03_Pos    0
#define GPDMA2D_DMA_CH_WK_REG4_RPT_03_CFG_WK_DS_ITV_03_Msk    0xffffff

#define GPDMA2D_DMA_CH_WK_REG4_RPT_04_OFFSET        0x410
#define GPDMA2D_DMA_CH_WK_REG4_RPT_04_CFG_WK_DS_ITV_04_Pos    0
#define GPDMA2D_DMA_CH_WK_REG4_RPT_04_CFG_WK_DS_ITV_04_Msk    0xffffff

#define GPDMA2D_DMA_CH_WK_REG4_RPT_05_OFFSET        0x414
#define GPDMA2D_DMA_CH_WK_REG4_RPT_05_CFG_WK_DS_ITV_05_Pos    0
#define GPDMA2D_DMA_CH_WK_REG4_RPT_05_CFG_WK_DS_ITV_05_Msk    0xffffff

#define GPDMA2D_DMA_CH_WK_REG5_RPT_00_OFFSET        0x420
#define GPDMA2D_DMA_CH_WK_REG5_RPT_00_CFG_WK_DS_EN_00_Pos    31
#define GPDMA2D_DMA_CH_WK_REG5_RPT_00_CFG_WK_DS_EN_00_Msk    0x80000000
#define GPDMA2D_DMA_CH_WK_REG5_RPT_00_CFG_WK_DS_NUM_00_Pos    0
#define GPDMA2D_DMA_CH_WK_REG5_RPT_00_CFG_WK_DS_NUM_00_Msk    0xffffff

#define GPDMA2D_DMA_CH_WK_REG5_RPT_01_OFFSET        0x424
#define GPDMA2D_DMA_CH_WK_REG5_RPT_01_CFG_WK_DS_EN_01_Pos    31
#define GPDMA2D_DMA_CH_WK_REG5_RPT_01_CFG_WK_DS_EN_01_Msk    0x80000000
#define GPDMA2D_DMA_CH_WK_REG5_RPT_01_CFG_WK_DS_NUM_01_Pos    0
#define GPDMA2D_DMA_CH_WK_REG5_RPT_01_CFG_WK_DS_NUM_01_Msk    0xffffff

#define GPDMA2D_DMA_CH_WK_REG5_RPT_02_OFFSET        0x428
#define GPDMA2D_DMA_CH_WK_REG5_RPT_02_CFG_WK_DS_EN_02_Pos    31
#define GPDMA2D_DMA_CH_WK_REG5_RPT_02_CFG_WK_DS_EN_02_Msk    0x80000000
#define GPDMA2D_DMA_CH_WK_REG5_RPT_02_CFG_WK_DS_NUM_02_Pos    0
#define GPDMA2D_DMA_CH_WK_REG5_RPT_02_CFG_WK_DS_NUM_02_Msk    0xffffff

#define GPDMA2D_DMA_CH_WK_REG5_RPT_03_OFFSET        0x42C
#define GPDMA2D_DMA_CH_WK_REG5_RPT_03_CFG_WK_DS_EN_03_Pos    31
#define GPDMA2D_DMA_CH_WK_REG5_RPT_03_CFG_WK_DS_EN_03_Msk    0x80000000
#define GPDMA2D_DMA_CH_WK_REG5_RPT_03_CFG_WK_DS_NUM_03_Pos    0
#define GPDMA2D_DMA_CH_WK_REG5_RPT_03_CFG_WK_DS_NUM_03_Msk    0xffffff

#define GPDMA2D_DMA_CH_WK_REG5_RPT_04_OFFSET        0x430
#define GPDMA2D_DMA_CH_WK_REG5_RPT_04_CFG_WK_DS_EN_04_Pos    31
#define GPDMA2D_DMA_CH_WK_REG5_RPT_04_CFG_WK_DS_EN_04_Msk    0x80000000
#define GPDMA2D_DMA_CH_WK_REG5_RPT_04_CFG_WK_DS_NUM_04_Pos    0
#define GPDMA2D_DMA_CH_WK_REG5_RPT_04_CFG_WK_DS_NUM_04_Msk    0xffffff

#define GPDMA2D_DMA_CH_WK_REG5_RPT_05_OFFSET        0x434
#define GPDMA2D_DMA_CH_WK_REG5_RPT_05_CFG_WK_DS_EN_05_Pos    31
#define GPDMA2D_DMA_CH_WK_REG5_RPT_05_CFG_WK_DS_EN_05_Msk    0x80000000
#define GPDMA2D_DMA_CH_WK_REG5_RPT_05_CFG_WK_DS_NUM_05_Pos    0
#define GPDMA2D_DMA_CH_WK_REG5_RPT_05_CFG_WK_DS_NUM_05_Msk    0xffffff

#define GPDMA2D_DMA_CH_WK_REG6_RPT_00_OFFSET        0x440
#define GPDMA2D_DMA_CH_WK_REG6_RPT_00_CFG_WK_DMA_CH_IRQ_EN_00_Pos    31
#define GPDMA2D_DMA_CH_WK_REG6_RPT_00_CFG_WK_DMA_CH_IRQ_EN_00_Msk    0x80000000
#define GPDMA2D_DMA_CH_WK_REG6_RPT_00_CFG_WK_BLK_DONE_IRQ_MASK_00_Pos    30
#define GPDMA2D_DMA_CH_WK_REG6_RPT_00_CFG_WK_BLK_DONE_IRQ_MASK_00_Msk    0x40000000
#define GPDMA2D_DMA_CH_WK_REG6_RPT_00_CFG_WK_BLK_LEN_00_Pos    0
#define GPDMA2D_DMA_CH_WK_REG6_RPT_00_CFG_WK_BLK_LEN_00_Msk    0xffffff

#define GPDMA2D_DMA_CH_WK_REG6_RPT_01_OFFSET        0x444
#define GPDMA2D_DMA_CH_WK_REG6_RPT_01_CFG_WK_DMA_CH_IRQ_EN_01_Pos    31
#define GPDMA2D_DMA_CH_WK_REG6_RPT_01_CFG_WK_DMA_CH_IRQ_EN_01_Msk    0x80000000
#define GPDMA2D_DMA_CH_WK_REG6_RPT_01_CFG_WK_BLK_DONE_IRQ_MASK_01_Pos    30
#define GPDMA2D_DMA_CH_WK_REG6_RPT_01_CFG_WK_BLK_DONE_IRQ_MASK_01_Msk    0x40000000
#define GPDMA2D_DMA_CH_WK_REG6_RPT_01_CFG_WK_BLK_LEN_01_Pos    0
#define GPDMA2D_DMA_CH_WK_REG6_RPT_01_CFG_WK_BLK_LEN_01_Msk    0xffffff

#define GPDMA2D_DMA_CH_WK_REG6_RPT_02_OFFSET        0x448
#define GPDMA2D_DMA_CH_WK_REG6_RPT_02_CFG_WK_DMA_CH_IRQ_EN_02_Pos    31
#define GPDMA2D_DMA_CH_WK_REG6_RPT_02_CFG_WK_DMA_CH_IRQ_EN_02_Msk    0x80000000
#define GPDMA2D_DMA_CH_WK_REG6_RPT_02_CFG_WK_BLK_DONE_IRQ_MASK_02_Pos    30
#define GPDMA2D_DMA_CH_WK_REG6_RPT_02_CFG_WK_BLK_DONE_IRQ_MASK_02_Msk    0x40000000
#define GPDMA2D_DMA_CH_WK_REG6_RPT_02_CFG_WK_BLK_LEN_02_Pos    0
#define GPDMA2D_DMA_CH_WK_REG6_RPT_02_CFG_WK_BLK_LEN_02_Msk    0xffffff

#define GPDMA2D_DMA_CH_WK_REG6_RPT_03_OFFSET        0x44C
#define GPDMA2D_DMA_CH_WK_REG6_RPT_03_CFG_WK_DMA_CH_IRQ_EN_03_Pos    31
#define GPDMA2D_DMA_CH_WK_REG6_RPT_03_CFG_WK_DMA_CH_IRQ_EN_03_Msk    0x80000000
#define GPDMA2D_DMA_CH_WK_REG6_RPT_03_CFG_WK_BLK_DONE_IRQ_MASK_03_Pos    30
#define GPDMA2D_DMA_CH_WK_REG6_RPT_03_CFG_WK_BLK_DONE_IRQ_MASK_03_Msk    0x40000000
#define GPDMA2D_DMA_CH_WK_REG6_RPT_03_CFG_WK_BLK_LEN_03_Pos    0
#define GPDMA2D_DMA_CH_WK_REG6_RPT_03_CFG_WK_BLK_LEN_03_Msk    0xffffff

#define GPDMA2D_DMA_CH_WK_REG6_RPT_04_OFFSET        0x450
#define GPDMA2D_DMA_CH_WK_REG6_RPT_04_CFG_WK_DMA_CH_IRQ_EN_04_Pos    31
#define GPDMA2D_DMA_CH_WK_REG6_RPT_04_CFG_WK_DMA_CH_IRQ_EN_04_Msk    0x80000000
#define GPDMA2D_DMA_CH_WK_REG6_RPT_04_CFG_WK_BLK_DONE_IRQ_MASK_04_Pos    30
#define GPDMA2D_DMA_CH_WK_REG6_RPT_04_CFG_WK_BLK_DONE_IRQ_MASK_04_Msk    0x40000000
#define GPDMA2D_DMA_CH_WK_REG6_RPT_04_CFG_WK_BLK_LEN_04_Pos    0
#define GPDMA2D_DMA_CH_WK_REG6_RPT_04_CFG_WK_BLK_LEN_04_Msk    0xffffff

#define GPDMA2D_DMA_CH_WK_REG6_RPT_05_OFFSET        0x454
#define GPDMA2D_DMA_CH_WK_REG6_RPT_05_CFG_WK_DMA_CH_IRQ_EN_05_Pos    31
#define GPDMA2D_DMA_CH_WK_REG6_RPT_05_CFG_WK_DMA_CH_IRQ_EN_05_Msk    0x80000000
#define GPDMA2D_DMA_CH_WK_REG6_RPT_05_CFG_WK_BLK_DONE_IRQ_MASK_05_Pos    30
#define GPDMA2D_DMA_CH_WK_REG6_RPT_05_CFG_WK_BLK_DONE_IRQ_MASK_05_Msk    0x40000000
#define GPDMA2D_DMA_CH_WK_REG6_RPT_05_CFG_WK_BLK_LEN_05_Pos    0
#define GPDMA2D_DMA_CH_WK_REG6_RPT_05_CFG_WK_BLK_LEN_05_Msk    0xffffff

#define GPDMA2D_DMA_CH_WK_REG7_RPT_00_OFFSET        0x460
#define GPDMA2D_DMA_CH_WK_REG7_RPT_00_CFG_WK_SRC_INC_00_Pos    24
#define GPDMA2D_DMA_CH_WK_REG7_RPT_00_CFG_WK_SRC_INC_00_Msk    0x3000000
#define GPDMA2D_DMA_CH_WK_REG7_RPT_00_CFG_WK_SRC_BURST_LEN_00_Pos    22
#define GPDMA2D_DMA_CH_WK_REG7_RPT_00_CFG_WK_SRC_BURST_LEN_00_Msk    0xc00000
#define GPDMA2D_DMA_CH_WK_REG7_RPT_00_CFG_WK_IMAGE_HEIGHT_IN_00_Pos    11
#define GPDMA2D_DMA_CH_WK_REG7_RPT_00_CFG_WK_IMAGE_HEIGHT_IN_00_Msk    0x3ff800
#define GPDMA2D_DMA_CH_WK_REG7_RPT_00_CFG_WK_IMAGE_WIDTH_IN_00_Pos    0
#define GPDMA2D_DMA_CH_WK_REG7_RPT_00_CFG_WK_IMAGE_WIDTH_IN_00_Msk    0x7ff

#define GPDMA2D_DMA_CH_WK_REG7_RPT_01_OFFSET        0x464
#define GPDMA2D_DMA_CH_WK_REG7_RPT_01_CFG_WK_SRC_INC_01_Pos    24
#define GPDMA2D_DMA_CH_WK_REG7_RPT_01_CFG_WK_SRC_INC_01_Msk    0x3000000
#define GPDMA2D_DMA_CH_WK_REG7_RPT_01_CFG_WK_SRC_BURST_LEN_01_Pos    22
#define GPDMA2D_DMA_CH_WK_REG7_RPT_01_CFG_WK_SRC_BURST_LEN_01_Msk    0xc00000
#define GPDMA2D_DMA_CH_WK_REG7_RPT_01_CFG_WK_IMAGE_HEIGHT_IN_01_Pos    11
#define GPDMA2D_DMA_CH_WK_REG7_RPT_01_CFG_WK_IMAGE_HEIGHT_IN_01_Msk    0x3ff800
#define GPDMA2D_DMA_CH_WK_REG7_RPT_01_CFG_WK_IMAGE_WIDTH_IN_01_Pos    0
#define GPDMA2D_DMA_CH_WK_REG7_RPT_01_CFG_WK_IMAGE_WIDTH_IN_01_Msk    0x7ff

#define GPDMA2D_DMA_CH_WK_REG7_RPT_02_OFFSET        0x468
#define GPDMA2D_DMA_CH_WK_REG7_RPT_02_CFG_WK_SRC_INC_02_Pos    24
#define GPDMA2D_DMA_CH_WK_REG7_RPT_02_CFG_WK_SRC_INC_02_Msk    0x3000000
#define GPDMA2D_DMA_CH_WK_REG7_RPT_02_CFG_WK_SRC_BURST_LEN_02_Pos    22
#define GPDMA2D_DMA_CH_WK_REG7_RPT_02_CFG_WK_SRC_BURST_LEN_02_Msk    0xc00000
#define GPDMA2D_DMA_CH_WK_REG7_RPT_02_CFG_WK_IMAGE_HEIGHT_IN_02_Pos    11
#define GPDMA2D_DMA_CH_WK_REG7_RPT_02_CFG_WK_IMAGE_HEIGHT_IN_02_Msk    0x3ff800
#define GPDMA2D_DMA_CH_WK_REG7_RPT_02_CFG_WK_IMAGE_WIDTH_IN_02_Pos    0
#define GPDMA2D_DMA_CH_WK_REG7_RPT_02_CFG_WK_IMAGE_WIDTH_IN_02_Msk    0x7ff

#define GPDMA2D_DMA_CH_WK_REG7_RPT_03_OFFSET        0x46C
#define GPDMA2D_DMA_CH_WK_REG7_RPT_03_CFG_WK_SRC_INC_03_Pos    24
#define GPDMA2D_DMA_CH_WK_REG7_RPT_03_CFG_WK_SRC_INC_03_Msk    0x3000000
#define GPDMA2D_DMA_CH_WK_REG7_RPT_03_CFG_WK_SRC_BURST_LEN_03_Pos    22
#define GPDMA2D_DMA_CH_WK_REG7_RPT_03_CFG_WK_SRC_BURST_LEN_03_Msk    0xc00000
#define GPDMA2D_DMA_CH_WK_REG7_RPT_03_CFG_WK_IMAGE_HEIGHT_IN_03_Pos    11
#define GPDMA2D_DMA_CH_WK_REG7_RPT_03_CFG_WK_IMAGE_HEIGHT_IN_03_Msk    0x3ff800
#define GPDMA2D_DMA_CH_WK_REG7_RPT_03_CFG_WK_IMAGE_WIDTH_IN_03_Pos    0
#define GPDMA2D_DMA_CH_WK_REG7_RPT_03_CFG_WK_IMAGE_WIDTH_IN_03_Msk    0x7ff

#define GPDMA2D_DMA_CH_WK_REG7_RPT_04_OFFSET        0x470
#define GPDMA2D_DMA_CH_WK_REG7_RPT_04_CFG_WK_SRC_INC_04_Pos    24
#define GPDMA2D_DMA_CH_WK_REG7_RPT_04_CFG_WK_SRC_INC_04_Msk    0x3000000
#define GPDMA2D_DMA_CH_WK_REG7_RPT_04_CFG_WK_SRC_BURST_LEN_04_Pos    22
#define GPDMA2D_DMA_CH_WK_REG7_RPT_04_CFG_WK_SRC_BURST_LEN_04_Msk    0xc00000
#define GPDMA2D_DMA_CH_WK_REG7_RPT_04_CFG_WK_IMAGE_HEIGHT_IN_04_Pos    11
#define GPDMA2D_DMA_CH_WK_REG7_RPT_04_CFG_WK_IMAGE_HEIGHT_IN_04_Msk    0x3ff800
#define GPDMA2D_DMA_CH_WK_REG7_RPT_04_CFG_WK_IMAGE_WIDTH_IN_04_Pos    0
#define GPDMA2D_DMA_CH_WK_REG7_RPT_04_CFG_WK_IMAGE_WIDTH_IN_04_Msk    0x7ff

#define GPDMA2D_DMA_CH_WK_REG7_RPT_05_OFFSET        0x474
#define GPDMA2D_DMA_CH_WK_REG7_RPT_05_CFG_WK_SRC_INC_05_Pos    24
#define GPDMA2D_DMA_CH_WK_REG7_RPT_05_CFG_WK_SRC_INC_05_Msk    0x3000000
#define GPDMA2D_DMA_CH_WK_REG7_RPT_05_CFG_WK_SRC_BURST_LEN_05_Pos    22
#define GPDMA2D_DMA_CH_WK_REG7_RPT_05_CFG_WK_SRC_BURST_LEN_05_Msk    0xc00000
#define GPDMA2D_DMA_CH_WK_REG7_RPT_05_CFG_WK_IMAGE_HEIGHT_IN_05_Pos    11
#define GPDMA2D_DMA_CH_WK_REG7_RPT_05_CFG_WK_IMAGE_HEIGHT_IN_05_Msk    0x3ff800
#define GPDMA2D_DMA_CH_WK_REG7_RPT_05_CFG_WK_IMAGE_WIDTH_IN_05_Pos    0
#define GPDMA2D_DMA_CH_WK_REG7_RPT_05_CFG_WK_IMAGE_WIDTH_IN_05_Msk    0x7ff

#define GPDMA2D_DMA_CH_WK_REG8_RPT_00_OFFSET        0x480
#define GPDMA2D_DMA_CH_WK_REG8_RPT_00_CFG_WK_DST_INC_00_Pos    24
#define GPDMA2D_DMA_CH_WK_REG8_RPT_00_CFG_WK_DST_INC_00_Msk    0x3000000
#define GPDMA2D_DMA_CH_WK_REG8_RPT_00_CFG_WK_DST_BURST_LEN_00_Pos    22
#define GPDMA2D_DMA_CH_WK_REG8_RPT_00_CFG_WK_DST_BURST_LEN_00_Msk    0xc00000
#define GPDMA2D_DMA_CH_WK_REG8_RPT_00_CFG_WK_IMAGE_HEIGHT_OUT_00_Pos    11
#define GPDMA2D_DMA_CH_WK_REG8_RPT_00_CFG_WK_IMAGE_HEIGHT_OUT_00_Msk    0x3ff800
#define GPDMA2D_DMA_CH_WK_REG8_RPT_00_CFG_WK_IMAGE_WIDTH_OUT_00_Pos    0
#define GPDMA2D_DMA_CH_WK_REG8_RPT_00_CFG_WK_IMAGE_WIDTH_OUT_00_Msk    0x7ff

#define GPDMA2D_DMA_CH_WK_REG8_RPT_01_OFFSET        0x484
#define GPDMA2D_DMA_CH_WK_REG8_RPT_01_CFG_WK_DST_INC_01_Pos    24
#define GPDMA2D_DMA_CH_WK_REG8_RPT_01_CFG_WK_DST_INC_01_Msk    0x3000000
#define GPDMA2D_DMA_CH_WK_REG8_RPT_01_CFG_WK_DST_BURST_LEN_01_Pos    22
#define GPDMA2D_DMA_CH_WK_REG8_RPT_01_CFG_WK_DST_BURST_LEN_01_Msk    0xc00000
#define GPDMA2D_DMA_CH_WK_REG8_RPT_01_CFG_WK_IMAGE_HEIGHT_OUT_01_Pos    11
#define GPDMA2D_DMA_CH_WK_REG8_RPT_01_CFG_WK_IMAGE_HEIGHT_OUT_01_Msk    0x3ff800
#define GPDMA2D_DMA_CH_WK_REG8_RPT_01_CFG_WK_IMAGE_WIDTH_OUT_01_Pos    0
#define GPDMA2D_DMA_CH_WK_REG8_RPT_01_CFG_WK_IMAGE_WIDTH_OUT_01_Msk    0x7ff

#define GPDMA2D_DMA_CH_WK_REG8_RPT_02_OFFSET        0x488
#define GPDMA2D_DMA_CH_WK_REG8_RPT_02_CFG_WK_DST_INC_02_Pos    24
#define GPDMA2D_DMA_CH_WK_REG8_RPT_02_CFG_WK_DST_INC_02_Msk    0x3000000
#define GPDMA2D_DMA_CH_WK_REG8_RPT_02_CFG_WK_DST_BURST_LEN_02_Pos    22
#define GPDMA2D_DMA_CH_WK_REG8_RPT_02_CFG_WK_DST_BURST_LEN_02_Msk    0xc00000
#define GPDMA2D_DMA_CH_WK_REG8_RPT_02_CFG_WK_IMAGE_HEIGHT_OUT_02_Pos    11
#define GPDMA2D_DMA_CH_WK_REG8_RPT_02_CFG_WK_IMAGE_HEIGHT_OUT_02_Msk    0x3ff800
#define GPDMA2D_DMA_CH_WK_REG8_RPT_02_CFG_WK_IMAGE_WIDTH_OUT_02_Pos    0
#define GPDMA2D_DMA_CH_WK_REG8_RPT_02_CFG_WK_IMAGE_WIDTH_OUT_02_Msk    0x7ff

#define GPDMA2D_DMA_CH_WK_REG8_RPT_03_OFFSET        0x48C
#define GPDMA2D_DMA_CH_WK_REG8_RPT_03_CFG_WK_DST_INC_03_Pos    24
#define GPDMA2D_DMA_CH_WK_REG8_RPT_03_CFG_WK_DST_INC_03_Msk    0x3000000
#define GPDMA2D_DMA_CH_WK_REG8_RPT_03_CFG_WK_DST_BURST_LEN_03_Pos    22
#define GPDMA2D_DMA_CH_WK_REG8_RPT_03_CFG_WK_DST_BURST_LEN_03_Msk    0xc00000
#define GPDMA2D_DMA_CH_WK_REG8_RPT_03_CFG_WK_IMAGE_HEIGHT_OUT_03_Pos    11
#define GPDMA2D_DMA_CH_WK_REG8_RPT_03_CFG_WK_IMAGE_HEIGHT_OUT_03_Msk    0x3ff800
#define GPDMA2D_DMA_CH_WK_REG8_RPT_03_CFG_WK_IMAGE_WIDTH_OUT_03_Pos    0
#define GPDMA2D_DMA_CH_WK_REG8_RPT_03_CFG_WK_IMAGE_WIDTH_OUT_03_Msk    0x7ff

#define GPDMA2D_DMA_CH_WK_REG8_RPT_04_OFFSET        0x490
#define GPDMA2D_DMA_CH_WK_REG8_RPT_04_CFG_WK_DST_INC_04_Pos    24
#define GPDMA2D_DMA_CH_WK_REG8_RPT_04_CFG_WK_DST_INC_04_Msk    0x3000000
#define GPDMA2D_DMA_CH_WK_REG8_RPT_04_CFG_WK_DST_BURST_LEN_04_Pos    22
#define GPDMA2D_DMA_CH_WK_REG8_RPT_04_CFG_WK_DST_BURST_LEN_04_Msk    0xc00000
#define GPDMA2D_DMA_CH_WK_REG8_RPT_04_CFG_WK_IMAGE_HEIGHT_OUT_04_Pos    11
#define GPDMA2D_DMA_CH_WK_REG8_RPT_04_CFG_WK_IMAGE_HEIGHT_OUT_04_Msk    0x3ff800
#define GPDMA2D_DMA_CH_WK_REG8_RPT_04_CFG_WK_IMAGE_WIDTH_OUT_04_Pos    0
#define GPDMA2D_DMA_CH_WK_REG8_RPT_04_CFG_WK_IMAGE_WIDTH_OUT_04_Msk    0x7ff

#define GPDMA2D_DMA_CH_WK_REG8_RPT_05_OFFSET        0x494
#define GPDMA2D_DMA_CH_WK_REG8_RPT_05_CFG_WK_DST_INC_05_Pos    24
#define GPDMA2D_DMA_CH_WK_REG8_RPT_05_CFG_WK_DST_INC_05_Msk    0x3000000
#define GPDMA2D_DMA_CH_WK_REG8_RPT_05_CFG_WK_DST_BURST_LEN_05_Pos    22
#define GPDMA2D_DMA_CH_WK_REG8_RPT_05_CFG_WK_DST_BURST_LEN_05_Msk    0xc00000
#define GPDMA2D_DMA_CH_WK_REG8_RPT_05_CFG_WK_IMAGE_HEIGHT_OUT_05_Pos    11
#define GPDMA2D_DMA_CH_WK_REG8_RPT_05_CFG_WK_IMAGE_HEIGHT_OUT_05_Msk    0x3ff800
#define GPDMA2D_DMA_CH_WK_REG8_RPT_05_CFG_WK_IMAGE_WIDTH_OUT_05_Pos    0
#define GPDMA2D_DMA_CH_WK_REG8_RPT_05_CFG_WK_IMAGE_WIDTH_OUT_05_Msk    0x7ff

#define GPDMA2D_DMA_CH_WK_REG9_RPT_00_OFFSET        0x4A0
#define GPDMA2D_DMA_CH_WK_REG9_RPT_00_CFG_WK_LINE_STRIDE_VLD_00_Pos    31
#define GPDMA2D_DMA_CH_WK_REG9_RPT_00_CFG_WK_LINE_STRIDE_VLD_00_Msk    0x80000000
#define GPDMA2D_DMA_CH_WK_REG9_RPT_00_CFG_WK_LINE_STRIDE_OUT_00_Pos    14
#define GPDMA2D_DMA_CH_WK_REG9_RPT_00_CFG_WK_LINE_STRIDE_OUT_00_Msk    0xfffc000
#define GPDMA2D_DMA_CH_WK_REG9_RPT_00_CFG_WK_LINE_STRIDE_IN_00_Pos    0
#define GPDMA2D_DMA_CH_WK_REG9_RPT_00_CFG_WK_LINE_STRIDE_IN_00_Msk    0x3fff

#define GPDMA2D_DMA_CH_WK_REG9_RPT_01_OFFSET        0x4A4
#define GPDMA2D_DMA_CH_WK_REG9_RPT_01_CFG_WK_LINE_STRIDE_VLD_01_Pos    31
#define GPDMA2D_DMA_CH_WK_REG9_RPT_01_CFG_WK_LINE_STRIDE_VLD_01_Msk    0x80000000
#define GPDMA2D_DMA_CH_WK_REG9_RPT_01_CFG_WK_LINE_STRIDE_OUT_01_Pos    14
#define GPDMA2D_DMA_CH_WK_REG9_RPT_01_CFG_WK_LINE_STRIDE_OUT_01_Msk    0xfffc000
#define GPDMA2D_DMA_CH_WK_REG9_RPT_01_CFG_WK_LINE_STRIDE_IN_01_Pos    0
#define GPDMA2D_DMA_CH_WK_REG9_RPT_01_CFG_WK_LINE_STRIDE_IN_01_Msk    0x3fff

#define GPDMA2D_DMA_CH_WK_REG9_RPT_02_OFFSET        0x4A8
#define GPDMA2D_DMA_CH_WK_REG9_RPT_02_CFG_WK_LINE_STRIDE_VLD_02_Pos    31
#define GPDMA2D_DMA_CH_WK_REG9_RPT_02_CFG_WK_LINE_STRIDE_VLD_02_Msk    0x80000000
#define GPDMA2D_DMA_CH_WK_REG9_RPT_02_CFG_WK_LINE_STRIDE_OUT_02_Pos    14
#define GPDMA2D_DMA_CH_WK_REG9_RPT_02_CFG_WK_LINE_STRIDE_OUT_02_Msk    0xfffc000
#define GPDMA2D_DMA_CH_WK_REG9_RPT_02_CFG_WK_LINE_STRIDE_IN_02_Pos    0
#define GPDMA2D_DMA_CH_WK_REG9_RPT_02_CFG_WK_LINE_STRIDE_IN_02_Msk    0x3fff

#define GPDMA2D_DMA_CH_WK_REG9_RPT_03_OFFSET        0x4AC
#define GPDMA2D_DMA_CH_WK_REG9_RPT_03_CFG_WK_LINE_STRIDE_VLD_03_Pos    31
#define GPDMA2D_DMA_CH_WK_REG9_RPT_03_CFG_WK_LINE_STRIDE_VLD_03_Msk    0x80000000
#define GPDMA2D_DMA_CH_WK_REG9_RPT_03_CFG_WK_LINE_STRIDE_OUT_03_Pos    14
#define GPDMA2D_DMA_CH_WK_REG9_RPT_03_CFG_WK_LINE_STRIDE_OUT_03_Msk    0xfffc000
#define GPDMA2D_DMA_CH_WK_REG9_RPT_03_CFG_WK_LINE_STRIDE_IN_03_Pos    0
#define GPDMA2D_DMA_CH_WK_REG9_RPT_03_CFG_WK_LINE_STRIDE_IN_03_Msk    0x3fff

#define GPDMA2D_DMA_CH_WK_REG9_RPT_04_OFFSET        0x4B0
#define GPDMA2D_DMA_CH_WK_REG9_RPT_04_CFG_WK_LINE_STRIDE_VLD_04_Pos    31
#define GPDMA2D_DMA_CH_WK_REG9_RPT_04_CFG_WK_LINE_STRIDE_VLD_04_Msk    0x80000000
#define GPDMA2D_DMA_CH_WK_REG9_RPT_04_CFG_WK_LINE_STRIDE_OUT_04_Pos    14
#define GPDMA2D_DMA_CH_WK_REG9_RPT_04_CFG_WK_LINE_STRIDE_OUT_04_Msk    0xfffc000
#define GPDMA2D_DMA_CH_WK_REG9_RPT_04_CFG_WK_LINE_STRIDE_IN_04_Pos    0
#define GPDMA2D_DMA_CH_WK_REG9_RPT_04_CFG_WK_LINE_STRIDE_IN_04_Msk    0x3fff

#define GPDMA2D_DMA_CH_WK_REG9_RPT_05_OFFSET        0x4B4
#define GPDMA2D_DMA_CH_WK_REG9_RPT_05_CFG_WK_LINE_STRIDE_VLD_05_Pos    31
#define GPDMA2D_DMA_CH_WK_REG9_RPT_05_CFG_WK_LINE_STRIDE_VLD_05_Msk    0x80000000
#define GPDMA2D_DMA_CH_WK_REG9_RPT_05_CFG_WK_LINE_STRIDE_OUT_05_Pos    14
#define GPDMA2D_DMA_CH_WK_REG9_RPT_05_CFG_WK_LINE_STRIDE_OUT_05_Msk    0xfffc000
#define GPDMA2D_DMA_CH_WK_REG9_RPT_05_CFG_WK_LINE_STRIDE_IN_05_Pos    0
#define GPDMA2D_DMA_CH_WK_REG9_RPT_05_CFG_WK_LINE_STRIDE_IN_05_Msk    0x3fff

#define GPDMA2D_DMA_CH0_RD_MAX_LEN_OFFSET           0x4C0
#define GPDMA2D_DMA_CH0_RD_MAX_LEN_CFG_RD_MEM_MAX_LEN_00_Pos    0
#define GPDMA2D_DMA_CH0_RD_MAX_LEN_CFG_RD_MEM_MAX_LEN_00_Msk    0x3

#define GPDMA2D_DMA_CMD_FIFO0_CTRL_OFFSET           0x4C4
#define GPDMA2D_DMA_CMD_FIFO0_CTRL_CFG_CMD_FIFO0_CNT_TH_Pos    16
#define GPDMA2D_DMA_CMD_FIFO0_CTRL_CFG_CMD_FIFO0_CNT_TH_Msk    0xf0000
#define GPDMA2D_DMA_CMD_FIFO0_CTRL_CFG_CMD_FIFO0_CNT_Pos    12
#define GPDMA2D_DMA_CMD_FIFO0_CTRL_CFG_CMD_FIFO0_CNT_Msk    0xf000
#define GPDMA2D_DMA_CMD_FIFO0_CTRL_CFG_CMD_FIFO0_CLR_Pos    8
#define GPDMA2D_DMA_CMD_FIFO0_CTRL_CFG_CMD_FIFO0_CLR_Msk    0x100
#define GPDMA2D_DMA_CMD_FIFO0_CTRL_CFG_CMD_FIFO0_EN_Pos    4
#define GPDMA2D_DMA_CMD_FIFO0_CTRL_CFG_CMD_FIFO0_EN_Msk    0x10
#define GPDMA2D_DMA_CMD_FIFO0_CTRL_CFG_CMD_FIFO0_SEL_Pos    0
#define GPDMA2D_DMA_CMD_FIFO0_CTRL_CFG_CMD_FIFO0_SEL_Msk    0x7

#define GPDMA2D_DMA_CMD_FIFO1_CTRL_OFFSET           0x4C8
#define GPDMA2D_DMA_CMD_FIFO1_CTRL_CFG_CMD_FIFO1_CNT_TH_Pos    16
#define GPDMA2D_DMA_CMD_FIFO1_CTRL_CFG_CMD_FIFO1_CNT_TH_Msk    0xf0000
#define GPDMA2D_DMA_CMD_FIFO1_CTRL_CFG_CMD_FIFO1_CNT_Pos    12
#define GPDMA2D_DMA_CMD_FIFO1_CTRL_CFG_CMD_FIFO1_CNT_Msk    0xf000
#define GPDMA2D_DMA_CMD_FIFO1_CTRL_CFG_CMD_FIFO1_CLR_Pos    8
#define GPDMA2D_DMA_CMD_FIFO1_CTRL_CFG_CMD_FIFO1_CLR_Msk    0x100
#define GPDMA2D_DMA_CMD_FIFO1_CTRL_CFG_CMD_FIFO1_EN_Pos    4
#define GPDMA2D_DMA_CMD_FIFO1_CTRL_CFG_CMD_FIFO1_EN_Msk    0x10
#define GPDMA2D_DMA_CMD_FIFO1_CTRL_CFG_CMD_FIFO1_SEL_Pos    0
#define GPDMA2D_DMA_CMD_FIFO1_CTRL_CFG_CMD_FIFO1_SEL_Msk    0x7

#define GPDMA2D_DMA_DIAG_SEL_OFFSET                 0x4CC
#define GPDMA2D_DMA_DIAG_SEL_CFG_DIAG_IO_SW_Pos     4
#define GPDMA2D_DMA_DIAG_SEL_CFG_DIAG_IO_SW_Msk     0x10
#define GPDMA2D_DMA_DIAG_SEL_CFG_DIAG_CH_SEL_Pos    0
#define GPDMA2D_DMA_DIAG_SEL_CFG_DIAG_CH_SEL_Msk    0x7

#define GPDMA2D_DMA_DIAG_RPT_OFFSET                 0x4D0
#define GPDMA2D_DMA_DIAG_RPT_DIAG_RPT_Pos           0
#define GPDMA2D_DMA_DIAG_RPT_DIAG_RPT_Msk           0xffffffff

#define GPDMA2D_DMA_COM_IRQ_EN_OFFSET               0x4D4
#define GPDMA2D_DMA_COM_IRQ_EN_CFG_COM_IRQ_EN_Pos    0
#define GPDMA2D_DMA_COM_IRQ_EN_CFG_COM_IRQ_EN_Msk    0x1

#define GPDMA2D_DMA_COM_IRQ_MASK_OFFSET             0x4D8
#define GPDMA2D_DMA_COM_IRQ_MASK_CFG_CMD_FIFO1_IRQ_MASK_Pos    3
#define GPDMA2D_DMA_COM_IRQ_MASK_CFG_CMD_FIFO1_IRQ_MASK_Msk    0x8
#define GPDMA2D_DMA_COM_IRQ_MASK_CFG_CMD_FIFO0_IRQ_MASK_Pos    2
#define GPDMA2D_DMA_COM_IRQ_MASK_CFG_CMD_FIFO0_IRQ_MASK_Msk    0x4
#define GPDMA2D_DMA_COM_IRQ_MASK_CFG_AHB_WR_ERR_IRQ_MASK_Pos    1
#define GPDMA2D_DMA_COM_IRQ_MASK_CFG_AHB_WR_ERR_IRQ_MASK_Msk    0x2
#define GPDMA2D_DMA_COM_IRQ_MASK_CFG_AHB_RD_ERR_IRQ_MASK_Pos    0
#define GPDMA2D_DMA_COM_IRQ_MASK_CFG_AHB_RD_ERR_IRQ_MASK_Msk    0x1

#define GPDMA2D_DMA_COM_IRQ_CLR_OFFSET              0x4DC
#define GPDMA2D_DMA_COM_IRQ_CLR_CFG_CMD_FIFO1_IRQ_CLR_Pos    3
#define GPDMA2D_DMA_COM_IRQ_CLR_CFG_CMD_FIFO1_IRQ_CLR_Msk    0x8
#define GPDMA2D_DMA_COM_IRQ_CLR_CFG_CMD_FIFO0_IRQ_CLR_Pos    2
#define GPDMA2D_DMA_COM_IRQ_CLR_CFG_CMD_FIFO0_IRQ_CLR_Msk    0x4
#define GPDMA2D_DMA_COM_IRQ_CLR_CFG_AHB_WR_ERR_IRQ_CLR_Pos    1
#define GPDMA2D_DMA_COM_IRQ_CLR_CFG_AHB_WR_ERR_IRQ_CLR_Msk    0x2
#define GPDMA2D_DMA_COM_IRQ_CLR_CFG_AHB_RD_ERR_IRQ_CLR_Pos    0
#define GPDMA2D_DMA_COM_IRQ_CLR_CFG_AHB_RD_ERR_IRQ_CLR_Msk    0x1

#define GPDMA2D_DMA_COM_IRQ_RAW_STATUS_OFFSET       0x4E0
#define GPDMA2D_DMA_COM_IRQ_RAW_STATUS_CFG_CMD_FIFO1_IRQ_RAW_STATUS_Pos    3
#define GPDMA2D_DMA_COM_IRQ_RAW_STATUS_CFG_CMD_FIFO1_IRQ_RAW_STATUS_Msk    0x8
#define GPDMA2D_DMA_COM_IRQ_RAW_STATUS_CFG_CMD_FIFO0_IRQ_RAW_STATUS_Pos    2
#define GPDMA2D_DMA_COM_IRQ_RAW_STATUS_CFG_CMD_FIFO0_IRQ_RAW_STATUS_Msk    0x4
#define GPDMA2D_DMA_COM_IRQ_RAW_STATUS_CFG_AHB_WR_ERR_IRQ_RAW_STATUS_Pos    1
#define GPDMA2D_DMA_COM_IRQ_RAW_STATUS_CFG_AHB_WR_ERR_IRQ_RAW_STATUS_Msk    0x2
#define GPDMA2D_DMA_COM_IRQ_RAW_STATUS_CFG_AHB_RD_ERR_IRQ_RAW_STATUS_Pos    0
#define GPDMA2D_DMA_COM_IRQ_RAW_STATUS_CFG_AHB_RD_ERR_IRQ_RAW_STATUS_Msk    0x1

#define GPDMA2D_DMA_COM_IRQ_STATUS_OFFSET           0x4E4
#define GPDMA2D_DMA_COM_IRQ_STATUS_CFG_CMD_FIFO1_IRQ_STATUS_Pos    3
#define GPDMA2D_DMA_COM_IRQ_STATUS_CFG_CMD_FIFO1_IRQ_STATUS_Msk    0x8
#define GPDMA2D_DMA_COM_IRQ_STATUS_CFG_CMD_FIFO0_IRQ_STATUS_Pos    2
#define GPDMA2D_DMA_COM_IRQ_STATUS_CFG_CMD_FIFO0_IRQ_STATUS_Msk    0x4
#define GPDMA2D_DMA_COM_IRQ_STATUS_CFG_AHB_WR_ERR_IRQ_STATUS_Pos    1
#define GPDMA2D_DMA_COM_IRQ_STATUS_CFG_AHB_WR_ERR_IRQ_STATUS_Msk    0x2
#define GPDMA2D_DMA_COM_IRQ_STATUS_CFG_AHB_RD_ERR_IRQ_STATUS_Pos    0
#define GPDMA2D_DMA_COM_IRQ_STATUS_CFG_AHB_RD_ERR_IRQ_STATUS_Msk    0x1

#define GPDMA2D_DMA_CH5_MAX_LEN_OFFSET              0x4E8
#define GPDMA2D_DMA_CH5_MAX_LEN_CFG_WR_MEM_MAX_LEN_05_Pos    4
#define GPDMA2D_DMA_CH5_MAX_LEN_CFG_WR_MEM_MAX_LEN_05_Msk    0x30
#define GPDMA2D_DMA_CH5_MAX_LEN_CFG_RD_MEM_MAX_LEN_05_Pos    0
#define GPDMA2D_DMA_CH5_MAX_LEN_CFG_RD_MEM_MAX_LEN_05_Msk    0x3

#define GPDMA2D_DMA_AHB_OPTION_CTRL_OFFSET          0x4EC
#define GPDMA2D_DMA_AHB_OPTION_CTRL_CFG_AHB_CMD_FIFO_DEPTH_Pos    0
#define GPDMA2D_DMA_AHB_OPTION_CTRL_CFG_AHB_CMD_FIFO_DEPTH_Msk    0x1

#define GPDMA2D_DMA_SCALER_CTRL0_OFFSET             0x4F0
#define GPDMA2D_DMA_SCALER_CTRL0_CFG_SHD_LAST_BAND_Pos    14
#define GPDMA2D_DMA_SCALER_CTRL0_CFG_SHD_LAST_BAND_Msk    0x4000
#define GPDMA2D_DMA_SCALER_CTRL0_CFG_SHD_LAST_TILE_Pos    13
#define GPDMA2D_DMA_SCALER_CTRL0_CFG_SHD_LAST_TILE_Msk    0x2000
#define GPDMA2D_DMA_SCALER_CTRL0_CFG_VERT_NUM_Pos    9
#define GPDMA2D_DMA_SCALER_CTRL0_CFG_VERT_NUM_Msk    0x1e00
#define GPDMA2D_DMA_SCALER_CTRL0_CFG_HORI_NUM_Pos    5
#define GPDMA2D_DMA_SCALER_CTRL0_CFG_HORI_NUM_Msk    0x1e0
#define GPDMA2D_DMA_SCALER_CTRL0_CFG_MERGE_FLAG_Pos    4
#define GPDMA2D_DMA_SCALER_CTRL0_CFG_MERGE_FLAG_Msk    0x10
#define GPDMA2D_DMA_SCALER_CTRL0_CFG_SCALER_FLAG_Pos    3
#define GPDMA2D_DMA_SCALER_CTRL0_CFG_SCALER_FLAG_Msk    0x8
#define GPDMA2D_DMA_SCALER_CTRL0_CFG_SCALER_UP_Y_Pos    2
#define GPDMA2D_DMA_SCALER_CTRL0_CFG_SCALER_UP_Y_Msk    0x4
#define GPDMA2D_DMA_SCALER_CTRL0_CFG_SCALER_UP_X_Pos    1
#define GPDMA2D_DMA_SCALER_CTRL0_CFG_SCALER_UP_X_Msk    0x2
#define GPDMA2D_DMA_SCALER_CTRL0_CFG_SCALER_EN_Pos    0
#define GPDMA2D_DMA_SCALER_CTRL0_CFG_SCALER_EN_Msk    0x1

#define GPDMA2D_DMA_SCALER_CTRL1_OFFSET             0x4F4
#define GPDMA2D_DMA_SCALER_CTRL1_CFG_PHASESTEP_Y_Pos    16
#define GPDMA2D_DMA_SCALER_CTRL1_CFG_PHASESTEP_Y_Msk    0xffff0000
#define GPDMA2D_DMA_SCALER_CTRL1_CFG_PHASESTEP_X_Pos    0
#define GPDMA2D_DMA_SCALER_CTRL1_CFG_PHASESTEP_X_Msk    0xffff

#define GPDMA2D_DMA_SCALER_CTRL2_OFFSET             0x4F8
#define GPDMA2D_DMA_SCALER_CTRL2_CFG_SHD_START_PHASE_Y_Pos    16
#define GPDMA2D_DMA_SCALER_CTRL2_CFG_SHD_START_PHASE_Y_Msk    0xfff0000
#define GPDMA2D_DMA_SCALER_CTRL2_CFG_SHD_START_PHASE_X_Pos    0
#define GPDMA2D_DMA_SCALER_CTRL2_CFG_SHD_START_PHASE_X_Msk    0xfff

#define GPDMA2D_DMA_SCALER_WK_RPT_OFFSET            0x4FC
#define GPDMA2D_DMA_SCALER_WK_RPT_CFG_WK_LAST_BAND_Pos    25
#define GPDMA2D_DMA_SCALER_WK_RPT_CFG_WK_LAST_BAND_Msk    0x2000000
#define GPDMA2D_DMA_SCALER_WK_RPT_CFG_WK_LAST_TILE_Pos    24
#define GPDMA2D_DMA_SCALER_WK_RPT_CFG_WK_LAST_TILE_Msk    0x1000000
#define GPDMA2D_DMA_SCALER_WK_RPT_CFG_WK_START_PHASE_Y_Pos    12
#define GPDMA2D_DMA_SCALER_WK_RPT_CFG_WK_START_PHASE_Y_Msk    0xfff000
#define GPDMA2D_DMA_SCALER_WK_RPT_CFG_WK_START_PHASE_X_Pos    0
#define GPDMA2D_DMA_SCALER_WK_RPT_CFG_WK_START_PHASE_X_Msk    0xfff

#define GPDMA2D_DMA_ONLINE_BUF_CTRL_OFFSET          0x500
#define GPDMA2D_DMA_ONLINE_BUF_CTRL_CFG_ONLINE_LINE_BUF_ALMOST_EMP_TH_Pos    4
#define GPDMA2D_DMA_ONLINE_BUF_CTRL_CFG_ONLINE_LINE_BUF_ALMOST_EMP_TH_Msk    0x70
#define GPDMA2D_DMA_ONLINE_BUF_CTRL_CFG_ONLINE_LINE_BUF_NUM_Pos    0
#define GPDMA2D_DMA_ONLINE_BUF_CTRL_CFG_ONLINE_LINE_BUF_NUM_Msk    0x7

struct GPDMA2D_REG_DMA_CTRL_00_BITS
{
    volatile uint32_t CFG_CH_EN_00                  : 1; // bit 0~0
    volatile uint32_t CFG_TFR_MODE_00               : 2; // bit 1~2
    volatile uint32_t CFG_SRC_SIZE_00               : 2; // bit 3~4
    volatile uint32_t CFG_DST_SIZE_00               : 2; // bit 5~6
    volatile uint32_t CFG_AHB_LOCK_00               : 1; // bit 7~7
    volatile uint32_t CFG_SHD_SRC_INC_00            : 2; // bit 8~9
    volatile uint32_t CFG_SHD_DST_INC_00            : 2; // bit 10~11
    volatile uint32_t RESV_12_12                    : 1; // bit 12~12
    volatile uint32_t CFG_SHD_SRC_BURST_LEN_00      : 2; // bit 13~14
    volatile uint32_t CFG_SHD_DST_BURST_LEN_00      : 2; // bit 15~16
    volatile uint32_t CFG_TFR_FLOW_CTRL_00          : 1; // bit 17~17
    volatile uint32_t CFG_ONLINE_DISPLAY_SRC_CH_00    : 1; // bit 18~18
    volatile uint32_t CFG_CH_PRIO_00                : 2; // bit 19~20
    volatile uint32_t CFG_SHD_DS_EN_00              : 1; // bit 21~21
    volatile uint32_t CFG_SHD_SG_EN_00              : 1; // bit 22~22
    volatile uint32_t CFG_SHD_LINE_STRIDE_VLD_00    : 1; // bit 23~23
    volatile uint32_t CFG_DVP_CH_EN_00              : 1; // bit 24~24
    volatile uint32_t CFG_QSPI_IN_CH_EN_00          : 1; // bit 25~25
    volatile uint32_t CFG_ONLINE_DISPLAY_DST_CH_00    : 1; // bit 26~26
    volatile uint32_t RESV_27_27                    : 1; // bit 27~27
    volatile uint32_t CFG_CH_HS_SEL_00              : 4; // bit 28~31
};

union GPDMA2D_REG_DMA_CTRL_00 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CTRL_00_BITS             bit;
};

struct GPDMA2D_REG_DMA_CTRL_01_BITS
{
    volatile uint32_t CFG_CH_EN_01                  : 1; // bit 0~0
    volatile uint32_t CFG_TFR_MODE_01               : 2; // bit 1~2
    volatile uint32_t CFG_SRC_SIZE_01               : 2; // bit 3~4
    volatile uint32_t CFG_DST_SIZE_01               : 2; // bit 5~6
    volatile uint32_t CFG_AHB_LOCK_01               : 1; // bit 7~7
    volatile uint32_t CFG_SHD_SRC_INC_01            : 2; // bit 8~9
    volatile uint32_t CFG_SHD_DST_INC_01            : 2; // bit 10~11
    volatile uint32_t RESV_12_12                    : 1; // bit 12~12
    volatile uint32_t CFG_SHD_SRC_BURST_LEN_01      : 2; // bit 13~14
    volatile uint32_t CFG_SHD_DST_BURST_LEN_01      : 2; // bit 15~16
    volatile uint32_t CFG_TFR_FLOW_CTRL_01          : 1; // bit 17~17
    volatile uint32_t CFG_ONLINE_DISPLAY_SRC_CH_01    : 1; // bit 18~18
    volatile uint32_t CFG_CH_PRIO_01                : 2; // bit 19~20
    volatile uint32_t CFG_SHD_DS_EN_01              : 1; // bit 21~21
    volatile uint32_t CFG_SHD_SG_EN_01              : 1; // bit 22~22
    volatile uint32_t CFG_SHD_LINE_STRIDE_VLD_01    : 1; // bit 23~23
    volatile uint32_t CFG_DVP_CH_EN_01              : 1; // bit 24~24
    volatile uint32_t CFG_QSPI_IN_CH_EN_01          : 1; // bit 25~25
    volatile uint32_t CFG_ONLINE_DISPLAY_DST_CH_01    : 1; // bit 26~26
    volatile uint32_t RESV_27_27                    : 1; // bit 27~27
    volatile uint32_t CFG_CH_HS_SEL_01              : 4; // bit 28~31
};

union GPDMA2D_REG_DMA_CTRL_01 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CTRL_01_BITS             bit;
};

struct GPDMA2D_REG_DMA_CTRL_02_BITS
{
    volatile uint32_t CFG_CH_EN_02                  : 1; // bit 0~0
    volatile uint32_t CFG_TFR_MODE_02               : 2; // bit 1~2
    volatile uint32_t CFG_SRC_SIZE_02               : 2; // bit 3~4
    volatile uint32_t CFG_DST_SIZE_02               : 2; // bit 5~6
    volatile uint32_t CFG_AHB_LOCK_02               : 1; // bit 7~7
    volatile uint32_t CFG_SHD_SRC_INC_02            : 2; // bit 8~9
    volatile uint32_t CFG_SHD_DST_INC_02            : 2; // bit 10~11
    volatile uint32_t RESV_12_12                    : 1; // bit 12~12
    volatile uint32_t CFG_SHD_SRC_BURST_LEN_02      : 2; // bit 13~14
    volatile uint32_t CFG_SHD_DST_BURST_LEN_02      : 2; // bit 15~16
    volatile uint32_t CFG_TFR_FLOW_CTRL_02          : 1; // bit 17~17
    volatile uint32_t CFG_ONLINE_DISPLAY_SRC_CH_02    : 1; // bit 18~18
    volatile uint32_t CFG_CH_PRIO_02                : 2; // bit 19~20
    volatile uint32_t CFG_SHD_DS_EN_02              : 1; // bit 21~21
    volatile uint32_t CFG_SHD_SG_EN_02              : 1; // bit 22~22
    volatile uint32_t CFG_SHD_LINE_STRIDE_VLD_02    : 1; // bit 23~23
    volatile uint32_t CFG_DVP_CH_EN_02              : 1; // bit 24~24
    volatile uint32_t CFG_QSPI_IN_CH_EN_02          : 1; // bit 25~25
    volatile uint32_t CFG_ONLINE_DISPLAY_DST_CH_02    : 1; // bit 26~26
    volatile uint32_t RESV_27_27                    : 1; // bit 27~27
    volatile uint32_t CFG_CH_HS_SEL_02              : 4; // bit 28~31
};

union GPDMA2D_REG_DMA_CTRL_02 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CTRL_02_BITS             bit;
};

struct GPDMA2D_REG_DMA_CTRL_03_BITS
{
    volatile uint32_t CFG_CH_EN_03                  : 1; // bit 0~0
    volatile uint32_t CFG_TFR_MODE_03               : 2; // bit 1~2
    volatile uint32_t CFG_SRC_SIZE_03               : 2; // bit 3~4
    volatile uint32_t CFG_DST_SIZE_03               : 2; // bit 5~6
    volatile uint32_t CFG_AHB_LOCK_03               : 1; // bit 7~7
    volatile uint32_t CFG_SHD_SRC_INC_03            : 2; // bit 8~9
    volatile uint32_t CFG_SHD_DST_INC_03            : 2; // bit 10~11
    volatile uint32_t RESV_12_12                    : 1; // bit 12~12
    volatile uint32_t CFG_SHD_SRC_BURST_LEN_03      : 2; // bit 13~14
    volatile uint32_t CFG_SHD_DST_BURST_LEN_03      : 2; // bit 15~16
    volatile uint32_t CFG_TFR_FLOW_CTRL_03          : 1; // bit 17~17
    volatile uint32_t CFG_ONLINE_DISPLAY_SRC_CH_03    : 1; // bit 18~18
    volatile uint32_t CFG_CH_PRIO_03                : 2; // bit 19~20
    volatile uint32_t CFG_SHD_DS_EN_03              : 1; // bit 21~21
    volatile uint32_t CFG_SHD_SG_EN_03              : 1; // bit 22~22
    volatile uint32_t CFG_SHD_LINE_STRIDE_VLD_03    : 1; // bit 23~23
    volatile uint32_t CFG_DVP_CH_EN_03              : 1; // bit 24~24
    volatile uint32_t CFG_QSPI_IN_CH_EN_03          : 1; // bit 25~25
    volatile uint32_t CFG_ONLINE_DISPLAY_DST_CH_03    : 1; // bit 26~26
    volatile uint32_t RESV_27_27                    : 1; // bit 27~27
    volatile uint32_t CFG_CH_HS_SEL_03              : 4; // bit 28~31
};

union GPDMA2D_REG_DMA_CTRL_03 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CTRL_03_BITS             bit;
};

struct GPDMA2D_REG_DMA_CTRL_04_BITS
{
    volatile uint32_t CFG_CH_EN_04                  : 1; // bit 0~0
    volatile uint32_t CFG_TFR_MODE_04               : 2; // bit 1~2
    volatile uint32_t CFG_SRC_SIZE_04               : 2; // bit 3~4
    volatile uint32_t CFG_DST_SIZE_04               : 2; // bit 5~6
    volatile uint32_t CFG_AHB_LOCK_04               : 1; // bit 7~7
    volatile uint32_t CFG_SHD_SRC_INC_04            : 2; // bit 8~9
    volatile uint32_t CFG_SHD_DST_INC_04            : 2; // bit 10~11
    volatile uint32_t RESV_12_12                    : 1; // bit 12~12
    volatile uint32_t CFG_SHD_SRC_BURST_LEN_04      : 2; // bit 13~14
    volatile uint32_t CFG_SHD_DST_BURST_LEN_04      : 2; // bit 15~16
    volatile uint32_t CFG_TFR_FLOW_CTRL_04          : 1; // bit 17~17
    volatile uint32_t CFG_ONLINE_DISPLAY_SRC_CH_04    : 1; // bit 18~18
    volatile uint32_t CFG_CH_PRIO_04                : 2; // bit 19~20
    volatile uint32_t CFG_SHD_DS_EN_04              : 1; // bit 21~21
    volatile uint32_t CFG_SHD_SG_EN_04              : 1; // bit 22~22
    volatile uint32_t CFG_SHD_LINE_STRIDE_VLD_04    : 1; // bit 23~23
    volatile uint32_t CFG_DVP_CH_EN_04              : 1; // bit 24~24
    volatile uint32_t CFG_QSPI_IN_CH_EN_04          : 1; // bit 25~25
    volatile uint32_t CFG_ONLINE_DISPLAY_DST_CH_04    : 1; // bit 26~26
    volatile uint32_t RESV_27_27                    : 1; // bit 27~27
    volatile uint32_t CFG_CH_HS_SEL_04              : 4; // bit 28~31
};

union GPDMA2D_REG_DMA_CTRL_04 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CTRL_04_BITS             bit;
};

struct GPDMA2D_REG_DMA_CTRL_05_BITS
{
    volatile uint32_t CFG_CH_EN_05                  : 1; // bit 0~0
    volatile uint32_t CFG_TFR_MODE_05               : 2; // bit 1~2
    volatile uint32_t CFG_SRC_SIZE_05               : 2; // bit 3~4
    volatile uint32_t CFG_DST_SIZE_05               : 2; // bit 5~6
    volatile uint32_t CFG_AHB_LOCK_05               : 1; // bit 7~7
    volatile uint32_t CFG_SHD_SRC_INC_05            : 2; // bit 8~9
    volatile uint32_t CFG_SHD_DST_INC_05            : 2; // bit 10~11
    volatile uint32_t RESV_12_12                    : 1; // bit 12~12
    volatile uint32_t CFG_SHD_SRC_BURST_LEN_05      : 2; // bit 13~14
    volatile uint32_t CFG_SHD_DST_BURST_LEN_05      : 2; // bit 15~16
    volatile uint32_t CFG_TFR_FLOW_CTRL_05          : 1; // bit 17~17
    volatile uint32_t CFG_ONLINE_DISPLAY_SRC_CH_05    : 1; // bit 18~18
    volatile uint32_t CFG_CH_PRIO_05                : 2; // bit 19~20
    volatile uint32_t CFG_SHD_DS_EN_05              : 1; // bit 21~21
    volatile uint32_t CFG_SHD_SG_EN_05              : 1; // bit 22~22
    volatile uint32_t CFG_SHD_LINE_STRIDE_VLD_05    : 1; // bit 23~23
    volatile uint32_t CFG_DVP_CH_EN_05              : 1; // bit 24~24
    volatile uint32_t CFG_QSPI_IN_CH_EN_05          : 1; // bit 25~25
    volatile uint32_t CFG_ONLINE_DISPLAY_DST_CH_05    : 1; // bit 26~26
    volatile uint32_t RESV_27_27                    : 1; // bit 27~27
    volatile uint32_t CFG_CH_HS_SEL_05              : 4; // bit 28~31
};

union GPDMA2D_REG_DMA_CTRL_05 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CTRL_05_BITS             bit;
};

struct GPDMA2D_REG_DMA_SRC_GATHER_NUM_00_BITS
{
    volatile uint32_t CFG_SHD_SG_NUM_00             : 24; // bit 0~23
    volatile uint32_t RESV_24_31                    : 8; // bit 24~31
};

union GPDMA2D_REG_DMA_SRC_GATHER_NUM_00 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_SRC_GATHER_NUM_00_BITS    bit;
};

struct GPDMA2D_REG_DMA_SRC_GATHER_NUM_01_BITS
{
    volatile uint32_t CFG_SHD_SG_NUM_01             : 24; // bit 0~23
    volatile uint32_t RESV_24_31                    : 8; // bit 24~31
};

union GPDMA2D_REG_DMA_SRC_GATHER_NUM_01 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_SRC_GATHER_NUM_01_BITS    bit;
};

struct GPDMA2D_REG_DMA_SRC_GATHER_NUM_02_BITS
{
    volatile uint32_t CFG_SHD_SG_NUM_02             : 24; // bit 0~23
    volatile uint32_t RESV_24_31                    : 8; // bit 24~31
};

union GPDMA2D_REG_DMA_SRC_GATHER_NUM_02 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_SRC_GATHER_NUM_02_BITS    bit;
};

struct GPDMA2D_REG_DMA_SRC_GATHER_NUM_03_BITS
{
    volatile uint32_t CFG_SHD_SG_NUM_03             : 24; // bit 0~23
    volatile uint32_t RESV_24_31                    : 8; // bit 24~31
};

union GPDMA2D_REG_DMA_SRC_GATHER_NUM_03 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_SRC_GATHER_NUM_03_BITS    bit;
};

struct GPDMA2D_REG_DMA_SRC_GATHER_NUM_04_BITS
{
    volatile uint32_t CFG_SHD_SG_NUM_04             : 24; // bit 0~23
    volatile uint32_t RESV_24_31                    : 8; // bit 24~31
};

union GPDMA2D_REG_DMA_SRC_GATHER_NUM_04 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_SRC_GATHER_NUM_04_BITS    bit;
};

struct GPDMA2D_REG_DMA_SRC_GATHER_NUM_05_BITS
{
    volatile uint32_t CFG_SHD_SG_NUM_05             : 24; // bit 0~23
    volatile uint32_t RESV_24_31                    : 8; // bit 24~31
};

union GPDMA2D_REG_DMA_SRC_GATHER_NUM_05 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_SRC_GATHER_NUM_05_BITS    bit;
};

struct GPDMA2D_REG_DMA_SRC_GATHER_ITV_00_BITS
{
    volatile uint32_t CFG_SHD_SG_ITV_00             : 24; // bit 0~23
    volatile uint32_t RESV_24_31                    : 8; // bit 24~31
};

union GPDMA2D_REG_DMA_SRC_GATHER_ITV_00 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_SRC_GATHER_ITV_00_BITS    bit;
};

struct GPDMA2D_REG_DMA_SRC_GATHER_ITV_01_BITS
{
    volatile uint32_t CFG_SHD_SG_ITV_01             : 24; // bit 0~23
    volatile uint32_t RESV_24_31                    : 8; // bit 24~31
};

union GPDMA2D_REG_DMA_SRC_GATHER_ITV_01 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_SRC_GATHER_ITV_01_BITS    bit;
};

struct GPDMA2D_REG_DMA_SRC_GATHER_ITV_02_BITS
{
    volatile uint32_t CFG_SHD_SG_ITV_02             : 24; // bit 0~23
    volatile uint32_t RESV_24_31                    : 8; // bit 24~31
};

union GPDMA2D_REG_DMA_SRC_GATHER_ITV_02 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_SRC_GATHER_ITV_02_BITS    bit;
};

struct GPDMA2D_REG_DMA_SRC_GATHER_ITV_03_BITS
{
    volatile uint32_t CFG_SHD_SG_ITV_03             : 24; // bit 0~23
    volatile uint32_t RESV_24_31                    : 8; // bit 24~31
};

union GPDMA2D_REG_DMA_SRC_GATHER_ITV_03 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_SRC_GATHER_ITV_03_BITS    bit;
};

struct GPDMA2D_REG_DMA_SRC_GATHER_ITV_04_BITS
{
    volatile uint32_t CFG_SHD_SG_ITV_04             : 24; // bit 0~23
    volatile uint32_t RESV_24_31                    : 8; // bit 24~31
};

union GPDMA2D_REG_DMA_SRC_GATHER_ITV_04 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_SRC_GATHER_ITV_04_BITS    bit;
};

struct GPDMA2D_REG_DMA_SRC_GATHER_ITV_05_BITS
{
    volatile uint32_t CFG_SHD_SG_ITV_05             : 24; // bit 0~23
    volatile uint32_t RESV_24_31                    : 8; // bit 24~31
};

union GPDMA2D_REG_DMA_SRC_GATHER_ITV_05 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_SRC_GATHER_ITV_05_BITS    bit;
};

struct GPDMA2D_REG_DMA_DST_SCATTER_NUM_00_BITS
{
    volatile uint32_t CFG_SHD_DS_NUM_00             : 24; // bit 0~23
    volatile uint32_t RESV_24_31                    : 8; // bit 24~31
};

union GPDMA2D_REG_DMA_DST_SCATTER_NUM_00 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_DST_SCATTER_NUM_00_BITS    bit;
};

struct GPDMA2D_REG_DMA_DST_SCATTER_NUM_01_BITS
{
    volatile uint32_t CFG_SHD_DS_NUM_01             : 24; // bit 0~23
    volatile uint32_t RESV_24_31                    : 8; // bit 24~31
};

union GPDMA2D_REG_DMA_DST_SCATTER_NUM_01 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_DST_SCATTER_NUM_01_BITS    bit;
};

struct GPDMA2D_REG_DMA_DST_SCATTER_NUM_02_BITS
{
    volatile uint32_t CFG_SHD_DS_NUM_02             : 24; // bit 0~23
    volatile uint32_t RESV_24_31                    : 8; // bit 24~31
};

union GPDMA2D_REG_DMA_DST_SCATTER_NUM_02 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_DST_SCATTER_NUM_02_BITS    bit;
};

struct GPDMA2D_REG_DMA_DST_SCATTER_NUM_03_BITS
{
    volatile uint32_t CFG_SHD_DS_NUM_03             : 24; // bit 0~23
    volatile uint32_t RESV_24_31                    : 8; // bit 24~31
};

union GPDMA2D_REG_DMA_DST_SCATTER_NUM_03 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_DST_SCATTER_NUM_03_BITS    bit;
};

struct GPDMA2D_REG_DMA_DST_SCATTER_NUM_04_BITS
{
    volatile uint32_t CFG_SHD_DS_NUM_04             : 24; // bit 0~23
    volatile uint32_t RESV_24_31                    : 8; // bit 24~31
};

union GPDMA2D_REG_DMA_DST_SCATTER_NUM_04 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_DST_SCATTER_NUM_04_BITS    bit;
};

struct GPDMA2D_REG_DMA_DST_SCATTER_NUM_05_BITS
{
    volatile uint32_t CFG_SHD_DS_NUM_05             : 24; // bit 0~23
    volatile uint32_t RESV_24_31                    : 8; // bit 24~31
};

union GPDMA2D_REG_DMA_DST_SCATTER_NUM_05 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_DST_SCATTER_NUM_05_BITS    bit;
};

struct GPDMA2D_REG_DMA_DST_SCATTER_ITV_00_BITS
{
    volatile uint32_t CFG_SHD_DS_ITV_00             : 24; // bit 0~23
    volatile uint32_t RESV_24_31                    : 8; // bit 24~31
};

union GPDMA2D_REG_DMA_DST_SCATTER_ITV_00 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_DST_SCATTER_ITV_00_BITS    bit;
};

struct GPDMA2D_REG_DMA_DST_SCATTER_ITV_01_BITS
{
    volatile uint32_t CFG_SHD_DS_ITV_01             : 24; // bit 0~23
    volatile uint32_t RESV_24_31                    : 8; // bit 24~31
};

union GPDMA2D_REG_DMA_DST_SCATTER_ITV_01 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_DST_SCATTER_ITV_01_BITS    bit;
};

struct GPDMA2D_REG_DMA_DST_SCATTER_ITV_02_BITS
{
    volatile uint32_t CFG_SHD_DS_ITV_02             : 24; // bit 0~23
    volatile uint32_t RESV_24_31                    : 8; // bit 24~31
};

union GPDMA2D_REG_DMA_DST_SCATTER_ITV_02 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_DST_SCATTER_ITV_02_BITS    bit;
};

struct GPDMA2D_REG_DMA_DST_SCATTER_ITV_03_BITS
{
    volatile uint32_t CFG_SHD_DS_ITV_03             : 24; // bit 0~23
    volatile uint32_t RESV_24_31                    : 8; // bit 24~31
};

union GPDMA2D_REG_DMA_DST_SCATTER_ITV_03 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_DST_SCATTER_ITV_03_BITS    bit;
};

struct GPDMA2D_REG_DMA_DST_SCATTER_ITV_04_BITS
{
    volatile uint32_t CFG_SHD_DS_ITV_04             : 24; // bit 0~23
    volatile uint32_t RESV_24_31                    : 8; // bit 24~31
};

union GPDMA2D_REG_DMA_DST_SCATTER_ITV_04 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_DST_SCATTER_ITV_04_BITS    bit;
};

struct GPDMA2D_REG_DMA_DST_SCATTER_ITV_05_BITS
{
    volatile uint32_t CFG_SHD_DS_ITV_05             : 24; // bit 0~23
    volatile uint32_t RESV_24_31                    : 8; // bit 24~31
};

union GPDMA2D_REG_DMA_DST_SCATTER_ITV_05 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_DST_SCATTER_ITV_05_BITS    bit;
};

struct GPDMA2D_REG_DMA_SRC_ADDR_00_BITS
{
    volatile uint32_t CFG_SHD_SRC_ADDR_00           : 32; // bit 0~31
};

union GPDMA2D_REG_DMA_SRC_ADDR_00 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_SRC_ADDR_00_BITS         bit;
};

struct GPDMA2D_REG_DMA_SRC_ADDR_01_BITS
{
    volatile uint32_t CFG_SHD_SRC_ADDR_01           : 32; // bit 0~31
};

union GPDMA2D_REG_DMA_SRC_ADDR_01 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_SRC_ADDR_01_BITS         bit;
};

struct GPDMA2D_REG_DMA_SRC_ADDR_02_BITS
{
    volatile uint32_t CFG_SHD_SRC_ADDR_02           : 32; // bit 0~31
};

union GPDMA2D_REG_DMA_SRC_ADDR_02 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_SRC_ADDR_02_BITS         bit;
};

struct GPDMA2D_REG_DMA_SRC_ADDR_03_BITS
{
    volatile uint32_t CFG_SHD_SRC_ADDR_03           : 32; // bit 0~31
};

union GPDMA2D_REG_DMA_SRC_ADDR_03 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_SRC_ADDR_03_BITS         bit;
};

struct GPDMA2D_REG_DMA_SRC_ADDR_04_BITS
{
    volatile uint32_t CFG_SHD_SRC_ADDR_04           : 32; // bit 0~31
};

union GPDMA2D_REG_DMA_SRC_ADDR_04 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_SRC_ADDR_04_BITS         bit;
};

struct GPDMA2D_REG_DMA_SRC_ADDR_05_BITS
{
    volatile uint32_t CFG_SHD_SRC_ADDR_05           : 32; // bit 0~31
};

union GPDMA2D_REG_DMA_SRC_ADDR_05 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_SRC_ADDR_05_BITS         bit;
};

struct GPDMA2D_REG_DMA_DST_ADDR_00_BITS
{
    volatile uint32_t CFG_SHD_DST_ADDR_00           : 32; // bit 0~31
};

union GPDMA2D_REG_DMA_DST_ADDR_00 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_DST_ADDR_00_BITS         bit;
};

struct GPDMA2D_REG_DMA_DST_ADDR_01_BITS
{
    volatile uint32_t CFG_SHD_DST_ADDR_01           : 32; // bit 0~31
};

union GPDMA2D_REG_DMA_DST_ADDR_01 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_DST_ADDR_01_BITS         bit;
};

struct GPDMA2D_REG_DMA_DST_ADDR_02_BITS
{
    volatile uint32_t CFG_SHD_DST_ADDR_02           : 32; // bit 0~31
};

union GPDMA2D_REG_DMA_DST_ADDR_02 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_DST_ADDR_02_BITS         bit;
};

struct GPDMA2D_REG_DMA_DST_ADDR_03_BITS
{
    volatile uint32_t CFG_SHD_DST_ADDR_03           : 32; // bit 0~31
};

union GPDMA2D_REG_DMA_DST_ADDR_03 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_DST_ADDR_03_BITS         bit;
};

struct GPDMA2D_REG_DMA_DST_ADDR_04_BITS
{
    volatile uint32_t CFG_SHD_DST_ADDR_04           : 32; // bit 0~31
};

union GPDMA2D_REG_DMA_DST_ADDR_04 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_DST_ADDR_04_BITS         bit;
};

struct GPDMA2D_REG_DMA_DST_ADDR_05_BITS
{
    volatile uint32_t CFG_SHD_DST_ADDR_05           : 32; // bit 0~31
};

union GPDMA2D_REG_DMA_DST_ADDR_05 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_DST_ADDR_05_BITS         bit;
};

struct GPDMA2D_REG_DMA_BLK_LEN_00_BITS
{
    volatile uint32_t CFG_SHD_BLK_LEN_00            : 24; // bit 0~23
    volatile uint32_t RESV_24_31                    : 8; // bit 24~31
};

union GPDMA2D_REG_DMA_BLK_LEN_00 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_BLK_LEN_00_BITS          bit;
};

struct GPDMA2D_REG_DMA_BLK_LEN_01_BITS
{
    volatile uint32_t CFG_SHD_BLK_LEN_01            : 24; // bit 0~23
    volatile uint32_t RESV_24_31                    : 8; // bit 24~31
};

union GPDMA2D_REG_DMA_BLK_LEN_01 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_BLK_LEN_01_BITS          bit;
};

struct GPDMA2D_REG_DMA_BLK_LEN_02_BITS
{
    volatile uint32_t CFG_SHD_BLK_LEN_02            : 24; // bit 0~23
    volatile uint32_t RESV_24_31                    : 8; // bit 24~31
};

union GPDMA2D_REG_DMA_BLK_LEN_02 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_BLK_LEN_02_BITS          bit;
};

struct GPDMA2D_REG_DMA_BLK_LEN_03_BITS
{
    volatile uint32_t CFG_SHD_BLK_LEN_03            : 24; // bit 0~23
    volatile uint32_t RESV_24_31                    : 8; // bit 24~31
};

union GPDMA2D_REG_DMA_BLK_LEN_03 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_BLK_LEN_03_BITS          bit;
};

struct GPDMA2D_REG_DMA_BLK_LEN_04_BITS
{
    volatile uint32_t CFG_SHD_BLK_LEN_04            : 24; // bit 0~23
    volatile uint32_t RESV_24_31                    : 8; // bit 24~31
};

union GPDMA2D_REG_DMA_BLK_LEN_04 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_BLK_LEN_04_BITS          bit;
};

struct GPDMA2D_REG_DMA_BLK_LEN_05_BITS
{
    volatile uint32_t CFG_SHD_BLK_LEN_05            : 24; // bit 0~23
    volatile uint32_t RESV_24_31                    : 8; // bit 24~31
};

union GPDMA2D_REG_DMA_BLK_LEN_05 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_BLK_LEN_05_BITS          bit;
};

struct GPDMA2D_REG_DMA_IMAGE_FORMA_00_BITS
{
    volatile uint32_t CFG_IN_FORMAT_00              : 3; // bit 0~2
    volatile uint32_t RESV_3_3                      : 1; // bit 3~3
    volatile uint32_t CFG_OUT_FORMAT_00             : 3; // bit 4~6
    volatile uint32_t RESV_7_7                      : 1; // bit 7~7
    volatile uint32_t CFG_IN_YUV422_FORMAT_00       : 2; // bit 8~9
    volatile uint32_t CFG_OUT_YUV422_FORMAT_00      : 1; // bit 10~10
    volatile uint32_t RESV_11_11                    : 1; // bit 11~11
    volatile uint32_t CFG_IN_RGB_MODE_00            : 1; // bit 12~12
    volatile uint32_t CFG_OUT_RGB_MODE_00           : 1; // bit 13~13
    volatile uint32_t RESV_14_31                    : 18; // bit 14~31
};

union GPDMA2D_REG_DMA_IMAGE_FORMA_00 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_IMAGE_FORMA_00_BITS      bit;
};

struct GPDMA2D_REG_DMA_IMAGE_FORMA_01_BITS
{
    volatile uint32_t CFG_IN_FORMAT_01              : 3; // bit 0~2
    volatile uint32_t RESV_3_3                      : 1; // bit 3~3
    volatile uint32_t CFG_OUT_FORMAT_01             : 3; // bit 4~6
    volatile uint32_t RESV_7_7                      : 1; // bit 7~7
    volatile uint32_t CFG_IN_YUV422_FORMAT_01       : 2; // bit 8~9
    volatile uint32_t CFG_OUT_YUV422_FORMAT_01      : 1; // bit 10~10
    volatile uint32_t RESV_11_11                    : 1; // bit 11~11
    volatile uint32_t CFG_IN_RGB_MODE_01            : 1; // bit 12~12
    volatile uint32_t CFG_OUT_RGB_MODE_01           : 1; // bit 13~13
    volatile uint32_t RESV_14_31                    : 18; // bit 14~31
};

union GPDMA2D_REG_DMA_IMAGE_FORMA_01 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_IMAGE_FORMA_01_BITS      bit;
};

struct GPDMA2D_REG_DMA_IMAGE_FORMA_02_BITS
{
    volatile uint32_t CFG_IN_FORMAT_02              : 3; // bit 0~2
    volatile uint32_t RESV_3_3                      : 1; // bit 3~3
    volatile uint32_t CFG_OUT_FORMAT_02             : 3; // bit 4~6
    volatile uint32_t RESV_7_7                      : 1; // bit 7~7
    volatile uint32_t CFG_IN_YUV422_FORMAT_02       : 2; // bit 8~9
    volatile uint32_t CFG_OUT_YUV422_FORMAT_02      : 1; // bit 10~10
    volatile uint32_t RESV_11_11                    : 1; // bit 11~11
    volatile uint32_t CFG_IN_RGB_MODE_02            : 1; // bit 12~12
    volatile uint32_t CFG_OUT_RGB_MODE_02           : 1; // bit 13~13
    volatile uint32_t RESV_14_31                    : 18; // bit 14~31
};

union GPDMA2D_REG_DMA_IMAGE_FORMA_02 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_IMAGE_FORMA_02_BITS      bit;
};

struct GPDMA2D_REG_DMA_IMAGE_FORMA_03_BITS
{
    volatile uint32_t CFG_IN_FORMAT_03              : 3; // bit 0~2
    volatile uint32_t RESV_3_3                      : 1; // bit 3~3
    volatile uint32_t CFG_OUT_FORMAT_03             : 3; // bit 4~6
    volatile uint32_t RESV_7_7                      : 1; // bit 7~7
    volatile uint32_t CFG_IN_YUV422_FORMAT_03       : 2; // bit 8~9
    volatile uint32_t CFG_OUT_YUV422_FORMAT_03      : 1; // bit 10~10
    volatile uint32_t RESV_11_11                    : 1; // bit 11~11
    volatile uint32_t CFG_IN_RGB_MODE_03            : 1; // bit 12~12
    volatile uint32_t CFG_OUT_RGB_MODE_03           : 1; // bit 13~13
    volatile uint32_t RESV_14_31                    : 18; // bit 14~31
};

union GPDMA2D_REG_DMA_IMAGE_FORMA_03 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_IMAGE_FORMA_03_BITS      bit;
};

struct GPDMA2D_REG_DMA_IMAGE_FORMA_04_BITS
{
    volatile uint32_t CFG_IN_FORMAT_04              : 3; // bit 0~2
    volatile uint32_t RESV_3_3                      : 1; // bit 3~3
    volatile uint32_t CFG_OUT_FORMAT_04             : 3; // bit 4~6
    volatile uint32_t RESV_7_7                      : 1; // bit 7~7
    volatile uint32_t CFG_IN_YUV422_FORMAT_04       : 2; // bit 8~9
    volatile uint32_t CFG_OUT_YUV422_FORMAT_04      : 1; // bit 10~10
    volatile uint32_t RESV_11_11                    : 1; // bit 11~11
    volatile uint32_t CFG_IN_RGB_MODE_04            : 1; // bit 12~12
    volatile uint32_t CFG_OUT_RGB_MODE_04           : 1; // bit 13~13
    volatile uint32_t RESV_14_31                    : 18; // bit 14~31
};

union GPDMA2D_REG_DMA_IMAGE_FORMA_04 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_IMAGE_FORMA_04_BITS      bit;
};

struct GPDMA2D_REG_DMA_IMAGE_FORMA_05_BITS
{
    volatile uint32_t CFG_IN_FORMAT_05              : 3; // bit 0~2
    volatile uint32_t RESV_3_3                      : 1; // bit 3~3
    volatile uint32_t CFG_OUT_FORMAT_05             : 3; // bit 4~6
    volatile uint32_t RESV_7_7                      : 1; // bit 7~7
    volatile uint32_t CFG_IN_YUV422_FORMAT_05       : 2; // bit 8~9
    volatile uint32_t CFG_OUT_YUV422_FORMAT_05      : 1; // bit 10~10
    volatile uint32_t RESV_11_11                    : 1; // bit 11~11
    volatile uint32_t CFG_IN_RGB_MODE_05            : 1; // bit 12~12
    volatile uint32_t CFG_OUT_RGB_MODE_05           : 1; // bit 13~13
    volatile uint32_t RESV_14_31                    : 18; // bit 14~31
};

union GPDMA2D_REG_DMA_IMAGE_FORMA_05 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_IMAGE_FORMA_05_BITS      bit;
};

struct GPDMA2D_REG_DMA_IN_IMAGE_SIZE_00_BITS
{
    volatile uint32_t CFG_SHD_IMAGE_WIDTH_IN_00     : 11; // bit 0~10
    volatile uint32_t RESV_11_15                    : 5; // bit 11~15
    volatile uint32_t CFG_SHD_IMAGE_HEIGHT_IN_00    : 11; // bit 16~26
    volatile uint32_t RESV_27_31                    : 5; // bit 27~31
};

union GPDMA2D_REG_DMA_IN_IMAGE_SIZE_00 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_IN_IMAGE_SIZE_00_BITS    bit;
};

struct GPDMA2D_REG_DMA_IN_IMAGE_SIZE_01_BITS
{
    volatile uint32_t CFG_SHD_IMAGE_WIDTH_IN_01     : 11; // bit 0~10
    volatile uint32_t RESV_11_15                    : 5; // bit 11~15
    volatile uint32_t CFG_SHD_IMAGE_HEIGHT_IN_01    : 11; // bit 16~26
    volatile uint32_t RESV_27_31                    : 5; // bit 27~31
};

union GPDMA2D_REG_DMA_IN_IMAGE_SIZE_01 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_IN_IMAGE_SIZE_01_BITS    bit;
};

struct GPDMA2D_REG_DMA_IN_IMAGE_SIZE_02_BITS
{
    volatile uint32_t CFG_SHD_IMAGE_WIDTH_IN_02     : 11; // bit 0~10
    volatile uint32_t RESV_11_15                    : 5; // bit 11~15
    volatile uint32_t CFG_SHD_IMAGE_HEIGHT_IN_02    : 11; // bit 16~26
    volatile uint32_t RESV_27_31                    : 5; // bit 27~31
};

union GPDMA2D_REG_DMA_IN_IMAGE_SIZE_02 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_IN_IMAGE_SIZE_02_BITS    bit;
};

struct GPDMA2D_REG_DMA_IN_IMAGE_SIZE_03_BITS
{
    volatile uint32_t CFG_SHD_IMAGE_WIDTH_IN_03     : 11; // bit 0~10
    volatile uint32_t RESV_11_15                    : 5; // bit 11~15
    volatile uint32_t CFG_SHD_IMAGE_HEIGHT_IN_03    : 11; // bit 16~26
    volatile uint32_t RESV_27_31                    : 5; // bit 27~31
};

union GPDMA2D_REG_DMA_IN_IMAGE_SIZE_03 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_IN_IMAGE_SIZE_03_BITS    bit;
};

struct GPDMA2D_REG_DMA_IN_IMAGE_SIZE_04_BITS
{
    volatile uint32_t CFG_SHD_IMAGE_WIDTH_IN_04     : 11; // bit 0~10
    volatile uint32_t RESV_11_15                    : 5; // bit 11~15
    volatile uint32_t CFG_SHD_IMAGE_HEIGHT_IN_04    : 11; // bit 16~26
    volatile uint32_t RESV_27_31                    : 5; // bit 27~31
};

union GPDMA2D_REG_DMA_IN_IMAGE_SIZE_04 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_IN_IMAGE_SIZE_04_BITS    bit;
};

struct GPDMA2D_REG_DMA_IN_IMAGE_SIZE_05_BITS
{
    volatile uint32_t CFG_SHD_IMAGE_WIDTH_IN_05     : 11; // bit 0~10
    volatile uint32_t RESV_11_15                    : 5; // bit 11~15
    volatile uint32_t CFG_SHD_IMAGE_HEIGHT_IN_05    : 11; // bit 16~26
    volatile uint32_t RESV_27_31                    : 5; // bit 27~31
};

union GPDMA2D_REG_DMA_IN_IMAGE_SIZE_05 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_IN_IMAGE_SIZE_05_BITS    bit;
};

struct GPDMA2D_REG_DMA_OUT_IMAGE_SIZE_00_BITS
{
    volatile uint32_t CFG_SHD_IMAGE_WIDTH_OUT_00    : 11; // bit 0~10
    volatile uint32_t RESV_11_15                    : 5; // bit 11~15
    volatile uint32_t CFG_SHD_IMAGE_HEIGHT_OUT_00    : 11; // bit 16~26
    volatile uint32_t RESV_27_31                    : 5; // bit 27~31
};

union GPDMA2D_REG_DMA_OUT_IMAGE_SIZE_00 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_OUT_IMAGE_SIZE_00_BITS    bit;
};

struct GPDMA2D_REG_DMA_OUT_IMAGE_SIZE_01_BITS
{
    volatile uint32_t CFG_SHD_IMAGE_WIDTH_OUT_01    : 11; // bit 0~10
    volatile uint32_t RESV_11_15                    : 5; // bit 11~15
    volatile uint32_t CFG_SHD_IMAGE_HEIGHT_OUT_01    : 11; // bit 16~26
    volatile uint32_t RESV_27_31                    : 5; // bit 27~31
};

union GPDMA2D_REG_DMA_OUT_IMAGE_SIZE_01 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_OUT_IMAGE_SIZE_01_BITS    bit;
};

struct GPDMA2D_REG_DMA_OUT_IMAGE_SIZE_02_BITS
{
    volatile uint32_t CFG_SHD_IMAGE_WIDTH_OUT_02    : 11; // bit 0~10
    volatile uint32_t RESV_11_15                    : 5; // bit 11~15
    volatile uint32_t CFG_SHD_IMAGE_HEIGHT_OUT_02    : 11; // bit 16~26
    volatile uint32_t RESV_27_31                    : 5; // bit 27~31
};

union GPDMA2D_REG_DMA_OUT_IMAGE_SIZE_02 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_OUT_IMAGE_SIZE_02_BITS    bit;
};

struct GPDMA2D_REG_DMA_OUT_IMAGE_SIZE_03_BITS
{
    volatile uint32_t CFG_SHD_IMAGE_WIDTH_OUT_03    : 11; // bit 0~10
    volatile uint32_t RESV_11_15                    : 5; // bit 11~15
    volatile uint32_t CFG_SHD_IMAGE_HEIGHT_OUT_03    : 11; // bit 16~26
    volatile uint32_t RESV_27_31                    : 5; // bit 27~31
};

union GPDMA2D_REG_DMA_OUT_IMAGE_SIZE_03 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_OUT_IMAGE_SIZE_03_BITS    bit;
};

struct GPDMA2D_REG_DMA_OUT_IMAGE_SIZE_04_BITS
{
    volatile uint32_t CFG_SHD_IMAGE_WIDTH_OUT_04    : 11; // bit 0~10
    volatile uint32_t RESV_11_15                    : 5; // bit 11~15
    volatile uint32_t CFG_SHD_IMAGE_HEIGHT_OUT_04    : 11; // bit 16~26
    volatile uint32_t RESV_27_31                    : 5; // bit 27~31
};

union GPDMA2D_REG_DMA_OUT_IMAGE_SIZE_04 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_OUT_IMAGE_SIZE_04_BITS    bit;
};

struct GPDMA2D_REG_DMA_OUT_IMAGE_SIZE_05_BITS
{
    volatile uint32_t CFG_SHD_IMAGE_WIDTH_OUT_05    : 11; // bit 0~10
    volatile uint32_t RESV_11_15                    : 5; // bit 11~15
    volatile uint32_t CFG_SHD_IMAGE_HEIGHT_OUT_05    : 11; // bit 16~26
    volatile uint32_t RESV_27_31                    : 5; // bit 27~31
};

union GPDMA2D_REG_DMA_OUT_IMAGE_SIZE_05 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_OUT_IMAGE_SIZE_05_BITS    bit;
};

struct GPDMA2D_REG_DMA_LINE_STRIDE_SIZE_00_BITS
{
    volatile uint32_t CFG_SHD_LINE_STRIDE_IN_00     : 14; // bit 0~13
    volatile uint32_t RESV_14_15                    : 2; // bit 14~15
    volatile uint32_t CFG_SHD_LINE_STRIDE_OUT_00    : 14; // bit 16~29
    volatile uint32_t RESV_30_31                    : 2; // bit 30~31
};

union GPDMA2D_REG_DMA_LINE_STRIDE_SIZE_00 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_LINE_STRIDE_SIZE_00_BITS    bit;
};

struct GPDMA2D_REG_DMA_LINE_STRIDE_SIZE_01_BITS
{
    volatile uint32_t CFG_SHD_LINE_STRIDE_IN_01     : 14; // bit 0~13
    volatile uint32_t RESV_14_15                    : 2; // bit 14~15
    volatile uint32_t CFG_SHD_LINE_STRIDE_OUT_01    : 14; // bit 16~29
    volatile uint32_t RESV_30_31                    : 2; // bit 30~31
};

union GPDMA2D_REG_DMA_LINE_STRIDE_SIZE_01 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_LINE_STRIDE_SIZE_01_BITS    bit;
};

struct GPDMA2D_REG_DMA_LINE_STRIDE_SIZE_02_BITS
{
    volatile uint32_t CFG_SHD_LINE_STRIDE_IN_02     : 14; // bit 0~13
    volatile uint32_t RESV_14_15                    : 2; // bit 14~15
    volatile uint32_t CFG_SHD_LINE_STRIDE_OUT_02    : 14; // bit 16~29
    volatile uint32_t RESV_30_31                    : 2; // bit 30~31
};

union GPDMA2D_REG_DMA_LINE_STRIDE_SIZE_02 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_LINE_STRIDE_SIZE_02_BITS    bit;
};

struct GPDMA2D_REG_DMA_LINE_STRIDE_SIZE_03_BITS
{
    volatile uint32_t CFG_SHD_LINE_STRIDE_IN_03     : 14; // bit 0~13
    volatile uint32_t RESV_14_15                    : 2; // bit 14~15
    volatile uint32_t CFG_SHD_LINE_STRIDE_OUT_03    : 14; // bit 16~29
    volatile uint32_t RESV_30_31                    : 2; // bit 30~31
};

union GPDMA2D_REG_DMA_LINE_STRIDE_SIZE_03 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_LINE_STRIDE_SIZE_03_BITS    bit;
};

struct GPDMA2D_REG_DMA_LINE_STRIDE_SIZE_04_BITS
{
    volatile uint32_t CFG_SHD_LINE_STRIDE_IN_04     : 14; // bit 0~13
    volatile uint32_t RESV_14_15                    : 2; // bit 14~15
    volatile uint32_t CFG_SHD_LINE_STRIDE_OUT_04    : 14; // bit 16~29
    volatile uint32_t RESV_30_31                    : 2; // bit 30~31
};

union GPDMA2D_REG_DMA_LINE_STRIDE_SIZE_04 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_LINE_STRIDE_SIZE_04_BITS    bit;
};

struct GPDMA2D_REG_DMA_LINE_STRIDE_SIZE_05_BITS
{
    volatile uint32_t CFG_SHD_LINE_STRIDE_IN_05     : 14; // bit 0~13
    volatile uint32_t RESV_14_15                    : 2; // bit 14~15
    volatile uint32_t CFG_SHD_LINE_STRIDE_OUT_05    : 14; // bit 16~29
    volatile uint32_t RESV_30_31                    : 2; // bit 30~31
};

union GPDMA2D_REG_DMA_LINE_STRIDE_SIZE_05 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_LINE_STRIDE_SIZE_05_BITS    bit;
};

struct GPDMA2D_REG_DMA_JPEG_CTRL_01_BITS
{
    volatile uint32_t CFG_JPEG_DEC_EN_01            : 1; // bit 0~0
    volatile uint32_t CFG_JPEG_ENC_EN_01            : 1; // bit 1~1
    volatile uint32_t CFG_JPEG_DATA_TYPE_01         : 2; // bit 2~3
    volatile uint32_t RESV_4_31                     : 28; // bit 4~31
};

union GPDMA2D_REG_DMA_JPEG_CTRL_01 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_JPEG_CTRL_01_BITS        bit;
};

struct GPDMA2D_REG_DMA_JPEG_CTRL_02_BITS
{
    volatile uint32_t CFG_JPEG_DEC_EN_02            : 1; // bit 0~0
    volatile uint32_t CFG_JPEG_ENC_EN_02            : 1; // bit 1~1
    volatile uint32_t CFG_JPEG_DATA_TYPE_02         : 2; // bit 2~3
    volatile uint32_t RESV_4_31                     : 28; // bit 4~31
};

union GPDMA2D_REG_DMA_JPEG_CTRL_02 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_JPEG_CTRL_02_BITS        bit;
};

struct GPDMA2D_REG_DMA_ROTA_CTRL_01_BITS
{
    volatile uint32_t CFG_ROTA_EN_01                : 1; // bit 0~0
    volatile uint32_t CFG_ROTA_MODE_01              : 2; // bit 1~2
    volatile uint32_t RESV_3_3                      : 1; // bit 3~3
    volatile uint32_t CFG_ROTA_TILE_EN_01           : 1; // bit 4~4
    volatile uint32_t RESV_5_31                     : 27; // bit 5~31
};

union GPDMA2D_REG_DMA_ROTA_CTRL_01 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_ROTA_CTRL_01_BITS        bit;
};

struct GPDMA2D_REG_DMA_ROTA_CTRL_02_BITS
{
    volatile uint32_t CFG_ROTA_EN_02                : 1; // bit 0~0
    volatile uint32_t CFG_ROTA_MODE_02              : 2; // bit 1~2
    volatile uint32_t RESV_3_3                      : 1; // bit 3~3
    volatile uint32_t CFG_ROTA_TILE_EN_02           : 1; // bit 4~4
    volatile uint32_t RESV_5_31                     : 27; // bit 5~31
};

union GPDMA2D_REG_DMA_ROTA_CTRL_02 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_ROTA_CTRL_02_BITS        bit;
};

struct GPDMA2D_REG_DMA_MIRROR_CTRL_01_BITS
{
    volatile uint32_t CFG_MIRRO_EN_01               : 1; // bit 0~0
    volatile uint32_t CFG_MIRRO_MODE_01             : 1; // bit 1~1
    volatile uint32_t RESV_2_31                     : 30; // bit 2~31
};

union GPDMA2D_REG_DMA_MIRROR_CTRL_01 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_MIRROR_CTRL_01_BITS      bit;
};

struct GPDMA2D_REG_DMA_MIRROR_CTRL_02_BITS
{
    volatile uint32_t CFG_MIRRO_EN_02               : 1; // bit 0~0
    volatile uint32_t CFG_MIRRO_MODE_02             : 1; // bit 1~1
    volatile uint32_t RESV_2_31                     : 30; // bit 2~31
};

union GPDMA2D_REG_DMA_MIRROR_CTRL_02 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_MIRROR_CTRL_02_BITS      bit;
};

struct GPDMA2D_REG_DMA_CH_SHD_RDY_00_BITS
{
    volatile uint32_t CFG_SHD_RDY_00                : 1; // bit 0~0
    volatile uint32_t RESV_1_31                     : 31; // bit 1~31
};

union GPDMA2D_REG_DMA_CH_SHD_RDY_00 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_SHD_RDY_00_BITS       bit;
};

struct GPDMA2D_REG_DMA_CH_SHD_RDY_01_BITS
{
    volatile uint32_t CFG_SHD_RDY_01                : 1; // bit 0~0
    volatile uint32_t RESV_1_31                     : 31; // bit 1~31
};

union GPDMA2D_REG_DMA_CH_SHD_RDY_01 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_SHD_RDY_01_BITS       bit;
};

struct GPDMA2D_REG_DMA_CH_SHD_RDY_02_BITS
{
    volatile uint32_t CFG_SHD_RDY_02                : 1; // bit 0~0
    volatile uint32_t RESV_1_31                     : 31; // bit 1~31
};

union GPDMA2D_REG_DMA_CH_SHD_RDY_02 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_SHD_RDY_02_BITS       bit;
};

struct GPDMA2D_REG_DMA_CH_SHD_RDY_03_BITS
{
    volatile uint32_t CFG_SHD_RDY_03                : 1; // bit 0~0
    volatile uint32_t RESV_1_31                     : 31; // bit 1~31
};

union GPDMA2D_REG_DMA_CH_SHD_RDY_03 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_SHD_RDY_03_BITS       bit;
};

struct GPDMA2D_REG_DMA_CH_SHD_RDY_04_BITS
{
    volatile uint32_t CFG_SHD_RDY_04                : 1; // bit 0~0
    volatile uint32_t RESV_1_31                     : 31; // bit 1~31
};

union GPDMA2D_REG_DMA_CH_SHD_RDY_04 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_SHD_RDY_04_BITS       bit;
};

struct GPDMA2D_REG_DMA_CH_SHD_RDY_05_BITS
{
    volatile uint32_t CFG_SHD_RDY_05                : 1; // bit 0~0
    volatile uint32_t RESV_1_31                     : 31; // bit 1~31
};

union GPDMA2D_REG_DMA_CH_SHD_RDY_05 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_SHD_RDY_05_BITS       bit;
};

struct GPDMA2D_REG_DMA_CH_IRQ_EN_00_BITS
{
    volatile uint32_t CFG_SHD_DMA_CH_IRQ_EN_00      : 1; // bit 0~0
    volatile uint32_t RESV_1_31                     : 31; // bit 1~31
};

union GPDMA2D_REG_DMA_CH_IRQ_EN_00 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_IRQ_EN_00_BITS        bit;
};

struct GPDMA2D_REG_DMA_CH_IRQ_EN_01_BITS
{
    volatile uint32_t CFG_SHD_DMA_CH_IRQ_EN_01      : 1; // bit 0~0
    volatile uint32_t RESV_1_31                     : 31; // bit 1~31
};

union GPDMA2D_REG_DMA_CH_IRQ_EN_01 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_IRQ_EN_01_BITS        bit;
};

struct GPDMA2D_REG_DMA_CH_IRQ_EN_02_BITS
{
    volatile uint32_t CFG_SHD_DMA_CH_IRQ_EN_02      : 1; // bit 0~0
    volatile uint32_t RESV_1_31                     : 31; // bit 1~31
};

union GPDMA2D_REG_DMA_CH_IRQ_EN_02 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_IRQ_EN_02_BITS        bit;
};

struct GPDMA2D_REG_DMA_CH_IRQ_EN_03_BITS
{
    volatile uint32_t CFG_SHD_DMA_CH_IRQ_EN_03      : 1; // bit 0~0
    volatile uint32_t RESV_1_31                     : 31; // bit 1~31
};

union GPDMA2D_REG_DMA_CH_IRQ_EN_03 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_IRQ_EN_03_BITS        bit;
};

struct GPDMA2D_REG_DMA_CH_IRQ_EN_04_BITS
{
    volatile uint32_t CFG_SHD_DMA_CH_IRQ_EN_04      : 1; // bit 0~0
    volatile uint32_t RESV_1_31                     : 31; // bit 1~31
};

union GPDMA2D_REG_DMA_CH_IRQ_EN_04 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_IRQ_EN_04_BITS        bit;
};

struct GPDMA2D_REG_DMA_CH_IRQ_EN_05_BITS
{
    volatile uint32_t CFG_SHD_DMA_CH_IRQ_EN_05      : 1; // bit 0~0
    volatile uint32_t RESV_1_31                     : 31; // bit 1~31
};

union GPDMA2D_REG_DMA_CH_IRQ_EN_05 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_IRQ_EN_05_BITS        bit;
};

struct GPDMA2D_REG_DMA_CH_IRQ_MASK_00_BITS
{
    volatile uint32_t CFG_SHD_BLK_DONE_IRQ_MASK_00    : 1; // bit 0~0
    volatile uint32_t CFG_BLK_USR_DEF_IRQ_MASK_00    : 1; // bit 1~1
    volatile uint32_t CFG_SHD_LOAD_IRQ_MASK_00      : 1; // bit 2~2
    volatile uint32_t CFG_ONLINE_UNDERFLOW_IRQ_MASK_00    : 1; // bit 3~3
    volatile uint32_t CFG_CLR_DONE_IRQ_MASK_00      : 1; // bit 4~4
    volatile uint32_t RESV_5_31                     : 27; // bit 5~31
};

union GPDMA2D_REG_DMA_CH_IRQ_MASK_00 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_IRQ_MASK_00_BITS      bit;
};

struct GPDMA2D_REG_DMA_CH_IRQ_MASK_01_BITS
{
    volatile uint32_t CFG_SHD_BLK_DONE_IRQ_MASK_01    : 1; // bit 0~0
    volatile uint32_t CFG_BLK_USR_DEF_IRQ_MASK_01    : 1; // bit 1~1
    volatile uint32_t CFG_SHD_LOAD_IRQ_MASK_01      : 1; // bit 2~2
    volatile uint32_t CFG_ONLINE_UNDERFLOW_IRQ_MASK_01    : 1; // bit 3~3
    volatile uint32_t CFG_CLR_DONE_IRQ_MASK_01      : 1; // bit 4~4
    volatile uint32_t RESV_5_31                     : 27; // bit 5~31
};

union GPDMA2D_REG_DMA_CH_IRQ_MASK_01 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_IRQ_MASK_01_BITS      bit;
};

struct GPDMA2D_REG_DMA_CH_IRQ_MASK_02_BITS
{
    volatile uint32_t CFG_SHD_BLK_DONE_IRQ_MASK_02    : 1; // bit 0~0
    volatile uint32_t CFG_BLK_USR_DEF_IRQ_MASK_02    : 1; // bit 1~1
    volatile uint32_t CFG_SHD_LOAD_IRQ_MASK_02      : 1; // bit 2~2
    volatile uint32_t CFG_ONLINE_UNDERFLOW_IRQ_MASK_02    : 1; // bit 3~3
    volatile uint32_t CFG_CLR_DONE_IRQ_MASK_02      : 1; // bit 4~4
    volatile uint32_t RESV_5_31                     : 27; // bit 5~31
};

union GPDMA2D_REG_DMA_CH_IRQ_MASK_02 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_IRQ_MASK_02_BITS      bit;
};

struct GPDMA2D_REG_DMA_CH_IRQ_MASK_03_BITS
{
    volatile uint32_t CFG_SHD_BLK_DONE_IRQ_MASK_03    : 1; // bit 0~0
    volatile uint32_t CFG_BLK_USR_DEF_IRQ_MASK_03    : 1; // bit 1~1
    volatile uint32_t CFG_SHD_LOAD_IRQ_MASK_03      : 1; // bit 2~2
    volatile uint32_t CFG_ONLINE_UNDERFLOW_IRQ_MASK_03    : 1; // bit 3~3
    volatile uint32_t CFG_CLR_DONE_IRQ_MASK_03      : 1; // bit 4~4
    volatile uint32_t RESV_5_31                     : 27; // bit 5~31
};

union GPDMA2D_REG_DMA_CH_IRQ_MASK_03 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_IRQ_MASK_03_BITS      bit;
};

struct GPDMA2D_REG_DMA_CH_IRQ_MASK_04_BITS
{
    volatile uint32_t CFG_SHD_BLK_DONE_IRQ_MASK_04    : 1; // bit 0~0
    volatile uint32_t CFG_BLK_USR_DEF_IRQ_MASK_04    : 1; // bit 1~1
    volatile uint32_t CFG_SHD_LOAD_IRQ_MASK_04      : 1; // bit 2~2
    volatile uint32_t CFG_ONLINE_UNDERFLOW_IRQ_MASK_04    : 1; // bit 3~3
    volatile uint32_t CFG_CLR_DONE_IRQ_MASK_04      : 1; // bit 4~4
    volatile uint32_t RESV_5_31                     : 27; // bit 5~31
};

union GPDMA2D_REG_DMA_CH_IRQ_MASK_04 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_IRQ_MASK_04_BITS      bit;
};

struct GPDMA2D_REG_DMA_CH_IRQ_MASK_05_BITS
{
    volatile uint32_t CFG_SHD_BLK_DONE_IRQ_MASK_05    : 1; // bit 0~0
    volatile uint32_t CFG_BLK_USR_DEF_IRQ_MASK_05    : 1; // bit 1~1
    volatile uint32_t CFG_SHD_LOAD_IRQ_MASK_05      : 1; // bit 2~2
    volatile uint32_t CFG_ONLINE_UNDERFLOW_IRQ_MASK_05    : 1; // bit 3~3
    volatile uint32_t CFG_CLR_DONE_IRQ_MASK_05      : 1; // bit 4~4
    volatile uint32_t RESV_5_31                     : 27; // bit 5~31
};

union GPDMA2D_REG_DMA_CH_IRQ_MASK_05 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_IRQ_MASK_05_BITS      bit;
};

struct GPDMA2D_REG_DMA_CH_IRQ_CLR_00_BITS
{
    volatile uint32_t CFG_BLK_DONE_IRQ_CLR_00       : 1; // bit 0~0
    volatile uint32_t CFG_BLK_USR_DEF_IRQ_CLR_00    : 1; // bit 1~1
    volatile uint32_t CFG_SHD_LOAD_IRQ_CLR_00       : 1; // bit 2~2
    volatile uint32_t CFG_ONLINE_UNDERFLOW_IRQ_CLR_00    : 1; // bit 3~3
    volatile uint32_t CFG_CLR_DONE_IRQ_CLR_00       : 1; // bit 4~4
    volatile uint32_t RESV_5_31                     : 27; // bit 5~31
};

union GPDMA2D_REG_DMA_CH_IRQ_CLR_00 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_IRQ_CLR_00_BITS       bit;
};

struct GPDMA2D_REG_DMA_CH_IRQ_CLR_01_BITS
{
    volatile uint32_t CFG_BLK_DONE_IRQ_CLR_01       : 1; // bit 0~0
    volatile uint32_t CFG_BLK_USR_DEF_IRQ_CLR_01    : 1; // bit 1~1
    volatile uint32_t CFG_SHD_LOAD_IRQ_CLR_01       : 1; // bit 2~2
    volatile uint32_t CFG_ONLINE_UNDERFLOW_IRQ_CLR_01    : 1; // bit 3~3
    volatile uint32_t CFG_CLR_DONE_IRQ_CLR_01       : 1; // bit 4~4
    volatile uint32_t RESV_5_31                     : 27; // bit 5~31
};

union GPDMA2D_REG_DMA_CH_IRQ_CLR_01 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_IRQ_CLR_01_BITS       bit;
};

struct GPDMA2D_REG_DMA_CH_IRQ_CLR_02_BITS
{
    volatile uint32_t CFG_BLK_DONE_IRQ_CLR_02       : 1; // bit 0~0
    volatile uint32_t CFG_BLK_USR_DEF_IRQ_CLR_02    : 1; // bit 1~1
    volatile uint32_t CFG_SHD_LOAD_IRQ_CLR_02       : 1; // bit 2~2
    volatile uint32_t CFG_ONLINE_UNDERFLOW_IRQ_CLR_02    : 1; // bit 3~3
    volatile uint32_t CFG_CLR_DONE_IRQ_CLR_02       : 1; // bit 4~4
    volatile uint32_t RESV_5_31                     : 27; // bit 5~31
};

union GPDMA2D_REG_DMA_CH_IRQ_CLR_02 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_IRQ_CLR_02_BITS       bit;
};

struct GPDMA2D_REG_DMA_CH_IRQ_CLR_03_BITS
{
    volatile uint32_t CFG_BLK_DONE_IRQ_CLR_03       : 1; // bit 0~0
    volatile uint32_t CFG_BLK_USR_DEF_IRQ_CLR_03    : 1; // bit 1~1
    volatile uint32_t CFG_SHD_LOAD_IRQ_CLR_03       : 1; // bit 2~2
    volatile uint32_t CFG_ONLINE_UNDERFLOW_IRQ_CLR_03    : 1; // bit 3~3
    volatile uint32_t CFG_CLR_DONE_IRQ_CLR_03       : 1; // bit 4~4
    volatile uint32_t RESV_5_31                     : 27; // bit 5~31
};

union GPDMA2D_REG_DMA_CH_IRQ_CLR_03 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_IRQ_CLR_03_BITS       bit;
};

struct GPDMA2D_REG_DMA_CH_IRQ_CLR_04_BITS
{
    volatile uint32_t CFG_BLK_DONE_IRQ_CLR_04       : 1; // bit 0~0
    volatile uint32_t CFG_BLK_USR_DEF_IRQ_CLR_04    : 1; // bit 1~1
    volatile uint32_t CFG_SHD_LOAD_IRQ_CLR_04       : 1; // bit 2~2
    volatile uint32_t CFG_ONLINE_UNDERFLOW_IRQ_CLR_04    : 1; // bit 3~3
    volatile uint32_t CFG_CLR_DONE_IRQ_CLR_04       : 1; // bit 4~4
    volatile uint32_t RESV_5_31                     : 27; // bit 5~31
};

union GPDMA2D_REG_DMA_CH_IRQ_CLR_04 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_IRQ_CLR_04_BITS       bit;
};

struct GPDMA2D_REG_DMA_CH_IRQ_CLR_05_BITS
{
    volatile uint32_t CFG_BLK_DONE_IRQ_CLR_05       : 1; // bit 0~0
    volatile uint32_t CFG_BLK_USR_DEF_IRQ_CLR_05    : 1; // bit 1~1
    volatile uint32_t CFG_SHD_LOAD_IRQ_CLR_05       : 1; // bit 2~2
    volatile uint32_t CFG_ONLINE_UNDERFLOW_IRQ_CLR_05    : 1; // bit 3~3
    volatile uint32_t CFG_CLR_DONE_IRQ_CLR_05       : 1; // bit 4~4
    volatile uint32_t RESV_5_31                     : 27; // bit 5~31
};

union GPDMA2D_REG_DMA_CH_IRQ_CLR_05 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_IRQ_CLR_05_BITS       bit;
};

struct GPDMA2D_REG_DMA_CH_IRQ_RAW_STATUS_00_BITS
{
    volatile uint32_t CFG_BLK_DONE_IRQ_RAW_STATUS_00    : 1; // bit 0~0
    volatile uint32_t CFG_BLK_USR_DEF_IRQ_RAW_STATUS_00    : 1; // bit 1~1
    volatile uint32_t CFG_SHD_LOAD_IRQ_RAW_STATUS_00    : 1; // bit 2~2
    volatile uint32_t CFG_ONLINE_UNDERFLOW_IRQ_RAW_STATUS_00    : 1; // bit 3~3
    volatile uint32_t CFG_CLR_DONE_IRQ_RAW_STATUS_00    : 1; // bit 4~4
    volatile uint32_t RESV_5_31                     : 27; // bit 5~31
};

union GPDMA2D_REG_DMA_CH_IRQ_RAW_STATUS_00 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_IRQ_RAW_STATUS_00_BITS    bit;
};

struct GPDMA2D_REG_DMA_CH_IRQ_RAW_STATUS_01_BITS
{
    volatile uint32_t CFG_BLK_DONE_IRQ_RAW_STATUS_01    : 1; // bit 0~0
    volatile uint32_t CFG_BLK_USR_DEF_IRQ_RAW_STATUS_01    : 1; // bit 1~1
    volatile uint32_t CFG_SHD_LOAD_IRQ_RAW_STATUS_01    : 1; // bit 2~2
    volatile uint32_t CFG_ONLINE_UNDERFLOW_IRQ_RAW_STATUS_01    : 1; // bit 3~3
    volatile uint32_t CFG_CLR_DONE_IRQ_RAW_STATUS_01    : 1; // bit 4~4
    volatile uint32_t RESV_5_31                     : 27; // bit 5~31
};

union GPDMA2D_REG_DMA_CH_IRQ_RAW_STATUS_01 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_IRQ_RAW_STATUS_01_BITS    bit;
};

struct GPDMA2D_REG_DMA_CH_IRQ_RAW_STATUS_02_BITS
{
    volatile uint32_t CFG_BLK_DONE_IRQ_RAW_STATUS_02    : 1; // bit 0~0
    volatile uint32_t CFG_BLK_USR_DEF_IRQ_RAW_STATUS_02    : 1; // bit 1~1
    volatile uint32_t CFG_SHD_LOAD_IRQ_RAW_STATUS_02    : 1; // bit 2~2
    volatile uint32_t CFG_ONLINE_UNDERFLOW_IRQ_RAW_STATUS_02    : 1; // bit 3~3
    volatile uint32_t CFG_CLR_DONE_IRQ_RAW_STATUS_02    : 1; // bit 4~4
    volatile uint32_t RESV_5_31                     : 27; // bit 5~31
};

union GPDMA2D_REG_DMA_CH_IRQ_RAW_STATUS_02 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_IRQ_RAW_STATUS_02_BITS    bit;
};

struct GPDMA2D_REG_DMA_CH_IRQ_RAW_STATUS_03_BITS
{
    volatile uint32_t CFG_BLK_DONE_IRQ_RAW_STATUS_03    : 1; // bit 0~0
    volatile uint32_t CFG_BLK_USR_DEF_IRQ_RAW_STATUS_03    : 1; // bit 1~1
    volatile uint32_t CFG_SHD_LOAD_IRQ_RAW_STATUS_03    : 1; // bit 2~2
    volatile uint32_t CFG_ONLINE_UNDERFLOW_IRQ_RAW_STATUS_03    : 1; // bit 3~3
    volatile uint32_t CFG_CLR_DONE_IRQ_RAW_STATUS_03    : 1; // bit 4~4
    volatile uint32_t RESV_5_31                     : 27; // bit 5~31
};

union GPDMA2D_REG_DMA_CH_IRQ_RAW_STATUS_03 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_IRQ_RAW_STATUS_03_BITS    bit;
};

struct GPDMA2D_REG_DMA_CH_IRQ_RAW_STATUS_04_BITS
{
    volatile uint32_t CFG_BLK_DONE_IRQ_RAW_STATUS_04    : 1; // bit 0~0
    volatile uint32_t CFG_BLK_USR_DEF_IRQ_RAW_STATUS_04    : 1; // bit 1~1
    volatile uint32_t CFG_SHD_LOAD_IRQ_RAW_STATUS_04    : 1; // bit 2~2
    volatile uint32_t CFG_ONLINE_UNDERFLOW_IRQ_RAW_STATUS_04    : 1; // bit 3~3
    volatile uint32_t CFG_CLR_DONE_IRQ_RAW_STATUS_04    : 1; // bit 4~4
    volatile uint32_t RESV_5_31                     : 27; // bit 5~31
};

union GPDMA2D_REG_DMA_CH_IRQ_RAW_STATUS_04 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_IRQ_RAW_STATUS_04_BITS    bit;
};

struct GPDMA2D_REG_DMA_CH_IRQ_RAW_STATUS_05_BITS
{
    volatile uint32_t CFG_BLK_DONE_IRQ_RAW_STATUS_05    : 1; // bit 0~0
    volatile uint32_t CFG_BLK_USR_DEF_IRQ_RAW_STATUS_05    : 1; // bit 1~1
    volatile uint32_t CFG_SHD_LOAD_IRQ_RAW_STATUS_05    : 1; // bit 2~2
    volatile uint32_t CFG_ONLINE_UNDERFLOW_IRQ_RAW_STATUS_05    : 1; // bit 3~3
    volatile uint32_t CFG_CLR_DONE_IRQ_RAW_STATUS_05    : 1; // bit 4~4
    volatile uint32_t RESV_5_31                     : 27; // bit 5~31
};

union GPDMA2D_REG_DMA_CH_IRQ_RAW_STATUS_05 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_IRQ_RAW_STATUS_05_BITS    bit;
};

struct GPDMA2D_REG_DMA_CH_IRQ_STATUS_00_BITS
{
    volatile uint32_t CFG_BLK_DONE_IRQ_STATUS_00    : 1; // bit 0~0
    volatile uint32_t CFG_BLK_USR_DEF_IRQ_STATUS_00    : 1; // bit 1~1
    volatile uint32_t CFG_SHD_LOAD_IRQ_STATUS_00    : 1; // bit 2~2
    volatile uint32_t CFG_ONLINE_UNDERFLOW_IRQ_STATUS_00    : 1; // bit 3~3
    volatile uint32_t CFG_CLR_DONE_IRQ_STATUS_00    : 1; // bit 4~4
    volatile uint32_t RESV_5_31                     : 27; // bit 5~31
};

union GPDMA2D_REG_DMA_CH_IRQ_STATUS_00 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_IRQ_STATUS_00_BITS    bit;
};

struct GPDMA2D_REG_DMA_CH_IRQ_STATUS_01_BITS
{
    volatile uint32_t CFG_BLK_DONE_IRQ_STATUS_01    : 1; // bit 0~0
    volatile uint32_t CFG_BLK_USR_DEF_IRQ_STATUS_01    : 1; // bit 1~1
    volatile uint32_t CFG_SHD_LOAD_IRQ_STATUS_01    : 1; // bit 2~2
    volatile uint32_t CFG_ONLINE_UNDERFLOW_IRQ_STATUS_01    : 1; // bit 3~3
    volatile uint32_t CFG_CLR_DONE_IRQ_STATUS_01    : 1; // bit 4~4
    volatile uint32_t RESV_5_31                     : 27; // bit 5~31
};

union GPDMA2D_REG_DMA_CH_IRQ_STATUS_01 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_IRQ_STATUS_01_BITS    bit;
};

struct GPDMA2D_REG_DMA_CH_IRQ_STATUS_02_BITS
{
    volatile uint32_t CFG_BLK_DONE_IRQ_STATUS_02    : 1; // bit 0~0
    volatile uint32_t CFG_BLK_USR_DEF_IRQ_STATUS_02    : 1; // bit 1~1
    volatile uint32_t CFG_SHD_LOAD_IRQ_STATUS_02    : 1; // bit 2~2
    volatile uint32_t CFG_ONLINE_UNDERFLOW_IRQ_STATUS_02    : 1; // bit 3~3
    volatile uint32_t CFG_CLR_DONE_IRQ_STATUS_02    : 1; // bit 4~4
    volatile uint32_t RESV_5_31                     : 27; // bit 5~31
};

union GPDMA2D_REG_DMA_CH_IRQ_STATUS_02 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_IRQ_STATUS_02_BITS    bit;
};

struct GPDMA2D_REG_DMA_CH_IRQ_STATUS_03_BITS
{
    volatile uint32_t CFG_BLK_DONE_IRQ_STATUS_03    : 1; // bit 0~0
    volatile uint32_t CFG_BLK_USR_DEF_IRQ_STATUS_03    : 1; // bit 1~1
    volatile uint32_t CFG_SHD_LOAD_IRQ_STATUS_03    : 1; // bit 2~2
    volatile uint32_t CFG_ONLINE_UNDERFLOW_IRQ_STATUS_03    : 1; // bit 3~3
    volatile uint32_t CFG_CLR_DONE_IRQ_STATUS_03    : 1; // bit 4~4
    volatile uint32_t RESV_5_31                     : 27; // bit 5~31
};

union GPDMA2D_REG_DMA_CH_IRQ_STATUS_03 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_IRQ_STATUS_03_BITS    bit;
};

struct GPDMA2D_REG_DMA_CH_IRQ_STATUS_04_BITS
{
    volatile uint32_t CFG_BLK_DONE_IRQ_STATUS_04    : 1; // bit 0~0
    volatile uint32_t CFG_BLK_USR_DEF_IRQ_STATUS_04    : 1; // bit 1~1
    volatile uint32_t CFG_SHD_LOAD_IRQ_STATUS_04    : 1; // bit 2~2
    volatile uint32_t CFG_ONLINE_UNDERFLOW_IRQ_STATUS_04    : 1; // bit 3~3
    volatile uint32_t CFG_CLR_DONE_IRQ_STATUS_04    : 1; // bit 4~4
    volatile uint32_t RESV_5_31                     : 27; // bit 5~31
};

union GPDMA2D_REG_DMA_CH_IRQ_STATUS_04 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_IRQ_STATUS_04_BITS    bit;
};

struct GPDMA2D_REG_DMA_CH_IRQ_STATUS_05_BITS
{
    volatile uint32_t CFG_BLK_DONE_IRQ_STATUS_05    : 1; // bit 0~0
    volatile uint32_t CFG_BLK_USR_DEF_IRQ_STATUS_05    : 1; // bit 1~1
    volatile uint32_t CFG_SHD_LOAD_IRQ_STATUS_05    : 1; // bit 2~2
    volatile uint32_t CFG_ONLINE_UNDERFLOW_IRQ_STATUS_05    : 1; // bit 3~3
    volatile uint32_t CFG_CLR_DONE_IRQ_STATUS_05    : 1; // bit 4~4
    volatile uint32_t RESV_5_31                     : 27; // bit 5~31
};

union GPDMA2D_REG_DMA_CH_IRQ_STATUS_05 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_IRQ_STATUS_05_BITS    bit;
};

struct GPDMA2D_REG_DMA_BLOCK_IRQ_POINT_00_BITS
{
    volatile uint32_t CFG_BLK_IRQ_BLK_POINT_00      : 24; // bit 0~23
    volatile uint32_t RESV_24_31                    : 8; // bit 24~31
};

union GPDMA2D_REG_DMA_BLOCK_IRQ_POINT_00 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_BLOCK_IRQ_POINT_00_BITS    bit;
};

struct GPDMA2D_REG_DMA_BLOCK_IRQ_POINT_01_BITS
{
    volatile uint32_t CFG_BLK_IRQ_BLK_POINT_01      : 24; // bit 0~23
    volatile uint32_t RESV_24_31                    : 8; // bit 24~31
};

union GPDMA2D_REG_DMA_BLOCK_IRQ_POINT_01 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_BLOCK_IRQ_POINT_01_BITS    bit;
};

struct GPDMA2D_REG_DMA_BLOCK_IRQ_POINT_02_BITS
{
    volatile uint32_t CFG_BLK_IRQ_BLK_POINT_02      : 24; // bit 0~23
    volatile uint32_t RESV_24_31                    : 8; // bit 24~31
};

union GPDMA2D_REG_DMA_BLOCK_IRQ_POINT_02 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_BLOCK_IRQ_POINT_02_BITS    bit;
};

struct GPDMA2D_REG_DMA_BLOCK_IRQ_POINT_03_BITS
{
    volatile uint32_t CFG_BLK_IRQ_BLK_POINT_03      : 24; // bit 0~23
    volatile uint32_t RESV_24_31                    : 8; // bit 24~31
};

union GPDMA2D_REG_DMA_BLOCK_IRQ_POINT_03 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_BLOCK_IRQ_POINT_03_BITS    bit;
};

struct GPDMA2D_REG_DMA_BLOCK_IRQ_POINT_04_BITS
{
    volatile uint32_t CFG_BLK_IRQ_BLK_POINT_04      : 24; // bit 0~23
    volatile uint32_t RESV_24_31                    : 8; // bit 24~31
};

union GPDMA2D_REG_DMA_BLOCK_IRQ_POINT_04 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_BLOCK_IRQ_POINT_04_BITS    bit;
};

struct GPDMA2D_REG_DMA_BLOCK_IRQ_POINT_05_BITS
{
    volatile uint32_t CFG_BLK_IRQ_BLK_POINT_05      : 24; // bit 0~23
    volatile uint32_t RESV_24_31                    : 8; // bit 24~31
};

union GPDMA2D_REG_DMA_BLOCK_IRQ_POINT_05 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_BLOCK_IRQ_POINT_05_BITS    bit;
};

struct GPDMA2D_REG_DMA_BLOCK_IRQ_LINE_NUM_00_BITS
{
    volatile uint32_t CFG_BLK_IRQ_LINE_NUM_00       : 11; // bit 0~10
    volatile uint32_t RESV_11_31                    : 21; // bit 11~31
};

union GPDMA2D_REG_DMA_BLOCK_IRQ_LINE_NUM_00 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_BLOCK_IRQ_LINE_NUM_00_BITS    bit;
};

struct GPDMA2D_REG_DMA_BLOCK_IRQ_LINE_NUM_01_BITS
{
    volatile uint32_t CFG_BLK_IRQ_LINE_NUM_01       : 11; // bit 0~10
    volatile uint32_t RESV_11_31                    : 21; // bit 11~31
};

union GPDMA2D_REG_DMA_BLOCK_IRQ_LINE_NUM_01 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_BLOCK_IRQ_LINE_NUM_01_BITS    bit;
};

struct GPDMA2D_REG_DMA_BLOCK_IRQ_LINE_NUM_02_BITS
{
    volatile uint32_t CFG_BLK_IRQ_LINE_NUM_02       : 11; // bit 0~10
    volatile uint32_t RESV_11_31                    : 21; // bit 11~31
};

union GPDMA2D_REG_DMA_BLOCK_IRQ_LINE_NUM_02 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_BLOCK_IRQ_LINE_NUM_02_BITS    bit;
};

struct GPDMA2D_REG_DMA_BLOCK_IRQ_LINE_NUM_03_BITS
{
    volatile uint32_t CFG_BLK_IRQ_LINE_NUM_03       : 11; // bit 0~10
    volatile uint32_t RESV_11_31                    : 21; // bit 11~31
};

union GPDMA2D_REG_DMA_BLOCK_IRQ_LINE_NUM_03 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_BLOCK_IRQ_LINE_NUM_03_BITS    bit;
};

struct GPDMA2D_REG_DMA_BLOCK_IRQ_LINE_NUM_04_BITS
{
    volatile uint32_t CFG_BLK_IRQ_LINE_NUM_04       : 11; // bit 0~10
    volatile uint32_t RESV_11_31                    : 21; // bit 11~31
};

union GPDMA2D_REG_DMA_BLOCK_IRQ_LINE_NUM_04 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_BLOCK_IRQ_LINE_NUM_04_BITS    bit;
};

struct GPDMA2D_REG_DMA_BLOCK_IRQ_LINE_NUM_05_BITS
{
    volatile uint32_t CFG_BLK_IRQ_LINE_NUM_05       : 11; // bit 0~10
    volatile uint32_t RESV_11_31                    : 21; // bit 11~31
};

union GPDMA2D_REG_DMA_BLOCK_IRQ_LINE_NUM_05 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_BLOCK_IRQ_LINE_NUM_05_BITS    bit;
};

struct GPDMA2D_REG_DMA_CH_TRIGGERED_00_BITS
{
    volatile uint32_t CFG_CH_TRIGGERED_EN_00        : 1; // bit 0~0
    volatile uint32_t RESV_1_3                      : 3; // bit 1~3
    volatile uint32_t CFG_CH_TRIGGER_SRC_00         : 3; // bit 4~6
    volatile uint32_t RESV_7_31                     : 25; // bit 7~31
};

union GPDMA2D_REG_DMA_CH_TRIGGERED_00 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_TRIGGERED_00_BITS     bit;
};

struct GPDMA2D_REG_DMA_CH_TRIGGERED_01_BITS
{
    volatile uint32_t CFG_CH_TRIGGERED_EN_01        : 1; // bit 0~0
    volatile uint32_t RESV_1_3                      : 3; // bit 1~3
    volatile uint32_t CFG_CH_TRIGGER_SRC_01         : 3; // bit 4~6
    volatile uint32_t RESV_7_31                     : 25; // bit 7~31
};

union GPDMA2D_REG_DMA_CH_TRIGGERED_01 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_TRIGGERED_01_BITS     bit;
};

struct GPDMA2D_REG_DMA_CH_TRIGGERED_02_BITS
{
    volatile uint32_t CFG_CH_TRIGGERED_EN_02        : 1; // bit 0~0
    volatile uint32_t RESV_1_3                      : 3; // bit 1~3
    volatile uint32_t CFG_CH_TRIGGER_SRC_02         : 3; // bit 4~6
    volatile uint32_t RESV_7_31                     : 25; // bit 7~31
};

union GPDMA2D_REG_DMA_CH_TRIGGERED_02 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_TRIGGERED_02_BITS     bit;
};

struct GPDMA2D_REG_DMA_CH_TRIGGERED_03_BITS
{
    volatile uint32_t CFG_CH_TRIGGERED_EN_03        : 1; // bit 0~0
    volatile uint32_t RESV_1_3                      : 3; // bit 1~3
    volatile uint32_t CFG_CH_TRIGGER_SRC_03         : 3; // bit 4~6
    volatile uint32_t RESV_7_31                     : 25; // bit 7~31
};

union GPDMA2D_REG_DMA_CH_TRIGGERED_03 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_TRIGGERED_03_BITS     bit;
};

struct GPDMA2D_REG_DMA_CH_TRIGGERED_04_BITS
{
    volatile uint32_t CFG_CH_TRIGGERED_EN_04        : 1; // bit 0~0
    volatile uint32_t RESV_1_3                      : 3; // bit 1~3
    volatile uint32_t CFG_CH_TRIGGER_SRC_04         : 3; // bit 4~6
    volatile uint32_t RESV_7_31                     : 25; // bit 7~31
};

union GPDMA2D_REG_DMA_CH_TRIGGERED_04 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_TRIGGERED_04_BITS     bit;
};

struct GPDMA2D_REG_DMA_CH_TRIGGERED_05_BITS
{
    volatile uint32_t CFG_CH_TRIGGERED_EN_05        : 1; // bit 0~0
    volatile uint32_t RESV_1_3                      : 3; // bit 1~3
    volatile uint32_t CFG_CH_TRIGGER_SRC_05         : 3; // bit 4~6
    volatile uint32_t RESV_7_31                     : 25; // bit 7~31
};

union GPDMA2D_REG_DMA_CH_TRIGGERED_05 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_TRIGGERED_05_BITS     bit;
};

struct GPDMA2D_REG_DMA_NPU_TFR_CTRL_00_BITS
{
    volatile uint32_t CFG_NPU_BLK_TFR_EN_00         : 1; // bit 0~0
    volatile uint32_t RESV_1_3                      : 3; // bit 1~3
    volatile uint32_t CFG_NPU_BLK_TRIGGER_NUM_00    : 4; // bit 4~7
    volatile uint32_t CFG_DMA_NPU_WORK_MODE_00      : 1; // bit 8~8
    volatile uint32_t RESV_9_31                     : 23; // bit 9~31
};

union GPDMA2D_REG_DMA_NPU_TFR_CTRL_00 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_NPU_TFR_CTRL_00_BITS     bit;
};

struct GPDMA2D_REG_DMA_NPU_TFR_CTRL_05_BITS
{
    volatile uint32_t CFG_NPU_BLK_TFR_EN_05         : 1; // bit 0~0
    volatile uint32_t RESV_1_3                      : 3; // bit 1~3
    volatile uint32_t CFG_NPU_BLK_TRIGGER_NUM_05    : 4; // bit 4~7
    volatile uint32_t CFG_DMA_NPU_WORK_MODE_05      : 1; // bit 8~8
    volatile uint32_t RESV_9_31                     : 23; // bit 9~31
};

union GPDMA2D_REG_DMA_NPU_TFR_CTRL_05 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_NPU_TFR_CTRL_05_BITS     bit;
};

struct GPDMA2D_REG_DMA_CH_STATUS_00_BITS
{
    volatile uint32_t CFG_CH_IDLE_ST_00             : 1; // bit 0~0
    volatile uint32_t RESV_1_31                     : 31; // bit 1~31
};

union GPDMA2D_REG_DMA_CH_STATUS_00 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_STATUS_00_BITS        bit;
};

struct GPDMA2D_REG_DMA_CH_STATUS_01_BITS
{
    volatile uint32_t CFG_CH_IDLE_ST_01             : 1; // bit 0~0
    volatile uint32_t RESV_1_31                     : 31; // bit 1~31
};

union GPDMA2D_REG_DMA_CH_STATUS_01 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_STATUS_01_BITS        bit;
};

struct GPDMA2D_REG_DMA_CH_STATUS_02_BITS
{
    volatile uint32_t CFG_CH_IDLE_ST_02             : 1; // bit 0~0
    volatile uint32_t RESV_1_31                     : 31; // bit 1~31
};

union GPDMA2D_REG_DMA_CH_STATUS_02 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_STATUS_02_BITS        bit;
};

struct GPDMA2D_REG_DMA_CH_STATUS_03_BITS
{
    volatile uint32_t CFG_CH_IDLE_ST_03             : 1; // bit 0~0
    volatile uint32_t RESV_1_31                     : 31; // bit 1~31
};

union GPDMA2D_REG_DMA_CH_STATUS_03 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_STATUS_03_BITS        bit;
};

struct GPDMA2D_REG_DMA_CH_STATUS_04_BITS
{
    volatile uint32_t CFG_CH_IDLE_ST_04             : 1; // bit 0~0
    volatile uint32_t RESV_1_31                     : 31; // bit 1~31
};

union GPDMA2D_REG_DMA_CH_STATUS_04 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_STATUS_04_BITS        bit;
};

struct GPDMA2D_REG_DMA_CH_STATUS_05_BITS
{
    volatile uint32_t CFG_CH_IDLE_ST_05             : 1; // bit 0~0
    volatile uint32_t RESV_1_31                     : 31; // bit 1~31
};

union GPDMA2D_REG_DMA_CH_STATUS_05 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_STATUS_05_BITS        bit;
};

struct GPDMA2D_REG_DMA_CH_CLR_BITS
{
    volatile uint32_t CFG_CH_CLR                    : 6; // bit 0~5
    volatile uint32_t RESV_6_31                     : 26; // bit 6~31
};

union GPDMA2D_REG_DMA_CH_CLR {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_CLR_BITS              bit;
};

struct GPDMA2D_REG_DMA_GLB_CLR_BITS
{
    volatile uint32_t CFG_DMA_GLB_CLR               : 1; // bit 0~0
    volatile uint32_t RESV_1_31                     : 31; // bit 1~31
};

union GPDMA2D_REG_DMA_GLB_CLR {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_GLB_CLR_BITS             bit;
};

struct GPDMA2D_REG_DMA_CH_WK_REG0_RPT_00_BITS
{
    volatile uint32_t CFG_WK_SRC_ADDR_00            : 32; // bit 0~31
};

union GPDMA2D_REG_DMA_CH_WK_REG0_RPT_00 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_WK_REG0_RPT_00_BITS    bit;
};

struct GPDMA2D_REG_DMA_CH_WK_REG0_RPT_01_BITS
{
    volatile uint32_t CFG_WK_SRC_ADDR_01            : 32; // bit 0~31
};

union GPDMA2D_REG_DMA_CH_WK_REG0_RPT_01 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_WK_REG0_RPT_01_BITS    bit;
};

struct GPDMA2D_REG_DMA_CH_WK_REG0_RPT_02_BITS
{
    volatile uint32_t CFG_WK_SRC_ADDR_02            : 32; // bit 0~31
};

union GPDMA2D_REG_DMA_CH_WK_REG0_RPT_02 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_WK_REG0_RPT_02_BITS    bit;
};

struct GPDMA2D_REG_DMA_CH_WK_REG0_RPT_03_BITS
{
    volatile uint32_t CFG_WK_SRC_ADDR_03            : 32; // bit 0~31
};

union GPDMA2D_REG_DMA_CH_WK_REG0_RPT_03 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_WK_REG0_RPT_03_BITS    bit;
};

struct GPDMA2D_REG_DMA_CH_WK_REG0_RPT_04_BITS
{
    volatile uint32_t CFG_WK_SRC_ADDR_04            : 32; // bit 0~31
};

union GPDMA2D_REG_DMA_CH_WK_REG0_RPT_04 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_WK_REG0_RPT_04_BITS    bit;
};

struct GPDMA2D_REG_DMA_CH_WK_REG0_RPT_05_BITS
{
    volatile uint32_t CFG_WK_SRC_ADDR_05            : 32; // bit 0~31
};

union GPDMA2D_REG_DMA_CH_WK_REG0_RPT_05 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_WK_REG0_RPT_05_BITS    bit;
};

struct GPDMA2D_REG_DMA_CH_WK_REG1_RPT_00_BITS
{
    volatile uint32_t CFG_WK_DST_ADDR_00            : 32; // bit 0~31
};

union GPDMA2D_REG_DMA_CH_WK_REG1_RPT_00 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_WK_REG1_RPT_00_BITS    bit;
};

struct GPDMA2D_REG_DMA_CH_WK_REG1_RPT_01_BITS
{
    volatile uint32_t CFG_WK_DST_ADDR_01            : 32; // bit 0~31
};

union GPDMA2D_REG_DMA_CH_WK_REG1_RPT_01 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_WK_REG1_RPT_01_BITS    bit;
};

struct GPDMA2D_REG_DMA_CH_WK_REG1_RPT_02_BITS
{
    volatile uint32_t CFG_WK_DST_ADDR_02            : 32; // bit 0~31
};

union GPDMA2D_REG_DMA_CH_WK_REG1_RPT_02 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_WK_REG1_RPT_02_BITS    bit;
};

struct GPDMA2D_REG_DMA_CH_WK_REG1_RPT_03_BITS
{
    volatile uint32_t CFG_WK_DST_ADDR_03            : 32; // bit 0~31
};

union GPDMA2D_REG_DMA_CH_WK_REG1_RPT_03 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_WK_REG1_RPT_03_BITS    bit;
};

struct GPDMA2D_REG_DMA_CH_WK_REG1_RPT_04_BITS
{
    volatile uint32_t CFG_WK_DST_ADDR_04            : 32; // bit 0~31
};

union GPDMA2D_REG_DMA_CH_WK_REG1_RPT_04 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_WK_REG1_RPT_04_BITS    bit;
};

struct GPDMA2D_REG_DMA_CH_WK_REG1_RPT_05_BITS
{
    volatile uint32_t CFG_WK_DST_ADDR_05            : 32; // bit 0~31
};

union GPDMA2D_REG_DMA_CH_WK_REG1_RPT_05 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_WK_REG1_RPT_05_BITS    bit;
};

struct GPDMA2D_REG_DMA_CH_WK_REG2_RPT_00_BITS
{
    volatile uint32_t CFG_WK_SG_ITV_00              : 24; // bit 0~23
    volatile uint32_t RESV_24_31                    : 8; // bit 24~31
};

union GPDMA2D_REG_DMA_CH_WK_REG2_RPT_00 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_WK_REG2_RPT_00_BITS    bit;
};

struct GPDMA2D_REG_DMA_CH_WK_REG2_RPT_01_BITS
{
    volatile uint32_t CFG_WK_SG_ITV_01              : 24; // bit 0~23
    volatile uint32_t RESV_24_31                    : 8; // bit 24~31
};

union GPDMA2D_REG_DMA_CH_WK_REG2_RPT_01 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_WK_REG2_RPT_01_BITS    bit;
};

struct GPDMA2D_REG_DMA_CH_WK_REG2_RPT_02_BITS
{
    volatile uint32_t CFG_WK_SG_ITV_02              : 24; // bit 0~23
    volatile uint32_t RESV_24_31                    : 8; // bit 24~31
};

union GPDMA2D_REG_DMA_CH_WK_REG2_RPT_02 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_WK_REG2_RPT_02_BITS    bit;
};

struct GPDMA2D_REG_DMA_CH_WK_REG2_RPT_03_BITS
{
    volatile uint32_t CFG_WK_SG_ITV_03              : 24; // bit 0~23
    volatile uint32_t RESV_24_31                    : 8; // bit 24~31
};

union GPDMA2D_REG_DMA_CH_WK_REG2_RPT_03 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_WK_REG2_RPT_03_BITS    bit;
};

struct GPDMA2D_REG_DMA_CH_WK_REG2_RPT_04_BITS
{
    volatile uint32_t CFG_WK_SG_ITV_04              : 24; // bit 0~23
    volatile uint32_t RESV_24_31                    : 8; // bit 24~31
};

union GPDMA2D_REG_DMA_CH_WK_REG2_RPT_04 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_WK_REG2_RPT_04_BITS    bit;
};

struct GPDMA2D_REG_DMA_CH_WK_REG2_RPT_05_BITS
{
    volatile uint32_t CFG_WK_SG_ITV_05              : 24; // bit 0~23
    volatile uint32_t RESV_24_31                    : 8; // bit 24~31
};

union GPDMA2D_REG_DMA_CH_WK_REG2_RPT_05 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_WK_REG2_RPT_05_BITS    bit;
};

struct GPDMA2D_REG_DMA_CH_WK_REG3_RPT_00_BITS
{
    volatile uint32_t CFG_WK_SG_NUM_00              : 24; // bit 0~23
    volatile uint32_t RESV_24_30                    : 7; // bit 24~30
    volatile uint32_t CFG_WK_SG_EN_00               : 1; // bit 31~31
};

union GPDMA2D_REG_DMA_CH_WK_REG3_RPT_00 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_WK_REG3_RPT_00_BITS    bit;
};

struct GPDMA2D_REG_DMA_CH_WK_REG3_RPT_01_BITS
{
    volatile uint32_t CFG_WK_SG_NUM_01              : 24; // bit 0~23
    volatile uint32_t RESV_24_30                    : 7; // bit 24~30
    volatile uint32_t CFG_WK_SG_EN_01               : 1; // bit 31~31
};

union GPDMA2D_REG_DMA_CH_WK_REG3_RPT_01 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_WK_REG3_RPT_01_BITS    bit;
};

struct GPDMA2D_REG_DMA_CH_WK_REG3_RPT_02_BITS
{
    volatile uint32_t CFG_WK_SG_NUM_02              : 24; // bit 0~23
    volatile uint32_t RESV_24_30                    : 7; // bit 24~30
    volatile uint32_t CFG_WK_SG_EN_02               : 1; // bit 31~31
};

union GPDMA2D_REG_DMA_CH_WK_REG3_RPT_02 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_WK_REG3_RPT_02_BITS    bit;
};

struct GPDMA2D_REG_DMA_CH_WK_REG3_RPT_03_BITS
{
    volatile uint32_t CFG_WK_SG_NUM_03              : 24; // bit 0~23
    volatile uint32_t RESV_24_30                    : 7; // bit 24~30
    volatile uint32_t CFG_WK_SG_EN_03               : 1; // bit 31~31
};

union GPDMA2D_REG_DMA_CH_WK_REG3_RPT_03 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_WK_REG3_RPT_03_BITS    bit;
};

struct GPDMA2D_REG_DMA_CH_WK_REG3_RPT_04_BITS
{
    volatile uint32_t CFG_WK_SG_NUM_04              : 24; // bit 0~23
    volatile uint32_t RESV_24_30                    : 7; // bit 24~30
    volatile uint32_t CFG_WK_SG_EN_04               : 1; // bit 31~31
};

union GPDMA2D_REG_DMA_CH_WK_REG3_RPT_04 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_WK_REG3_RPT_04_BITS    bit;
};

struct GPDMA2D_REG_DMA_CH_WK_REG3_RPT_05_BITS
{
    volatile uint32_t CFG_WK_SG_NUM_05              : 24; // bit 0~23
    volatile uint32_t RESV_24_30                    : 7; // bit 24~30
    volatile uint32_t CFG_WK_SG_EN_05               : 1; // bit 31~31
};

union GPDMA2D_REG_DMA_CH_WK_REG3_RPT_05 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_WK_REG3_RPT_05_BITS    bit;
};

struct GPDMA2D_REG_DMA_CH_WK_REG4_RPT_00_BITS
{
    volatile uint32_t CFG_WK_DS_ITV_00              : 24; // bit 0~23
    volatile uint32_t RESV_24_31                    : 8; // bit 24~31
};

union GPDMA2D_REG_DMA_CH_WK_REG4_RPT_00 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_WK_REG4_RPT_00_BITS    bit;
};

struct GPDMA2D_REG_DMA_CH_WK_REG4_RPT_01_BITS
{
    volatile uint32_t CFG_WK_DS_ITV_01              : 24; // bit 0~23
    volatile uint32_t RESV_24_31                    : 8; // bit 24~31
};

union GPDMA2D_REG_DMA_CH_WK_REG4_RPT_01 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_WK_REG4_RPT_01_BITS    bit;
};

struct GPDMA2D_REG_DMA_CH_WK_REG4_RPT_02_BITS
{
    volatile uint32_t CFG_WK_DS_ITV_02              : 24; // bit 0~23
    volatile uint32_t RESV_24_31                    : 8; // bit 24~31
};

union GPDMA2D_REG_DMA_CH_WK_REG4_RPT_02 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_WK_REG4_RPT_02_BITS    bit;
};

struct GPDMA2D_REG_DMA_CH_WK_REG4_RPT_03_BITS
{
    volatile uint32_t CFG_WK_DS_ITV_03              : 24; // bit 0~23
    volatile uint32_t RESV_24_31                    : 8; // bit 24~31
};

union GPDMA2D_REG_DMA_CH_WK_REG4_RPT_03 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_WK_REG4_RPT_03_BITS    bit;
};

struct GPDMA2D_REG_DMA_CH_WK_REG4_RPT_04_BITS
{
    volatile uint32_t CFG_WK_DS_ITV_04              : 24; // bit 0~23
    volatile uint32_t RESV_24_31                    : 8; // bit 24~31
};

union GPDMA2D_REG_DMA_CH_WK_REG4_RPT_04 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_WK_REG4_RPT_04_BITS    bit;
};

struct GPDMA2D_REG_DMA_CH_WK_REG4_RPT_05_BITS
{
    volatile uint32_t CFG_WK_DS_ITV_05              : 24; // bit 0~23
    volatile uint32_t RESV_24_31                    : 8; // bit 24~31
};

union GPDMA2D_REG_DMA_CH_WK_REG4_RPT_05 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_WK_REG4_RPT_05_BITS    bit;
};

struct GPDMA2D_REG_DMA_CH_WK_REG5_RPT_00_BITS
{
    volatile uint32_t CFG_WK_DS_NUM_00              : 24; // bit 0~23
    volatile uint32_t RESV_24_30                    : 7; // bit 24~30
    volatile uint32_t CFG_WK_DS_EN_00               : 1; // bit 31~31
};

union GPDMA2D_REG_DMA_CH_WK_REG5_RPT_00 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_WK_REG5_RPT_00_BITS    bit;
};

struct GPDMA2D_REG_DMA_CH_WK_REG5_RPT_01_BITS
{
    volatile uint32_t CFG_WK_DS_NUM_01              : 24; // bit 0~23
    volatile uint32_t RESV_24_30                    : 7; // bit 24~30
    volatile uint32_t CFG_WK_DS_EN_01               : 1; // bit 31~31
};

union GPDMA2D_REG_DMA_CH_WK_REG5_RPT_01 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_WK_REG5_RPT_01_BITS    bit;
};

struct GPDMA2D_REG_DMA_CH_WK_REG5_RPT_02_BITS
{
    volatile uint32_t CFG_WK_DS_NUM_02              : 24; // bit 0~23
    volatile uint32_t RESV_24_30                    : 7; // bit 24~30
    volatile uint32_t CFG_WK_DS_EN_02               : 1; // bit 31~31
};

union GPDMA2D_REG_DMA_CH_WK_REG5_RPT_02 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_WK_REG5_RPT_02_BITS    bit;
};

struct GPDMA2D_REG_DMA_CH_WK_REG5_RPT_03_BITS
{
    volatile uint32_t CFG_WK_DS_NUM_03              : 24; // bit 0~23
    volatile uint32_t RESV_24_30                    : 7; // bit 24~30
    volatile uint32_t CFG_WK_DS_EN_03               : 1; // bit 31~31
};

union GPDMA2D_REG_DMA_CH_WK_REG5_RPT_03 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_WK_REG5_RPT_03_BITS    bit;
};

struct GPDMA2D_REG_DMA_CH_WK_REG5_RPT_04_BITS
{
    volatile uint32_t CFG_WK_DS_NUM_04              : 24; // bit 0~23
    volatile uint32_t RESV_24_30                    : 7; // bit 24~30
    volatile uint32_t CFG_WK_DS_EN_04               : 1; // bit 31~31
};

union GPDMA2D_REG_DMA_CH_WK_REG5_RPT_04 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_WK_REG5_RPT_04_BITS    bit;
};

struct GPDMA2D_REG_DMA_CH_WK_REG5_RPT_05_BITS
{
    volatile uint32_t CFG_WK_DS_NUM_05              : 24; // bit 0~23
    volatile uint32_t RESV_24_30                    : 7; // bit 24~30
    volatile uint32_t CFG_WK_DS_EN_05               : 1; // bit 31~31
};

union GPDMA2D_REG_DMA_CH_WK_REG5_RPT_05 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_WK_REG5_RPT_05_BITS    bit;
};

struct GPDMA2D_REG_DMA_CH_WK_REG6_RPT_00_BITS
{
    volatile uint32_t CFG_WK_BLK_LEN_00             : 24; // bit 0~23
    volatile uint32_t RESV_24_29                    : 6; // bit 24~29
    volatile uint32_t CFG_WK_BLK_DONE_IRQ_MASK_00    : 1; // bit 30~30
    volatile uint32_t CFG_WK_DMA_CH_IRQ_EN_00       : 1; // bit 31~31
};

union GPDMA2D_REG_DMA_CH_WK_REG6_RPT_00 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_WK_REG6_RPT_00_BITS    bit;
};

struct GPDMA2D_REG_DMA_CH_WK_REG6_RPT_01_BITS
{
    volatile uint32_t CFG_WK_BLK_LEN_01             : 24; // bit 0~23
    volatile uint32_t RESV_24_29                    : 6; // bit 24~29
    volatile uint32_t CFG_WK_BLK_DONE_IRQ_MASK_01    : 1; // bit 30~30
    volatile uint32_t CFG_WK_DMA_CH_IRQ_EN_01       : 1; // bit 31~31
};

union GPDMA2D_REG_DMA_CH_WK_REG6_RPT_01 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_WK_REG6_RPT_01_BITS    bit;
};

struct GPDMA2D_REG_DMA_CH_WK_REG6_RPT_02_BITS
{
    volatile uint32_t CFG_WK_BLK_LEN_02             : 24; // bit 0~23
    volatile uint32_t RESV_24_29                    : 6; // bit 24~29
    volatile uint32_t CFG_WK_BLK_DONE_IRQ_MASK_02    : 1; // bit 30~30
    volatile uint32_t CFG_WK_DMA_CH_IRQ_EN_02       : 1; // bit 31~31
};

union GPDMA2D_REG_DMA_CH_WK_REG6_RPT_02 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_WK_REG6_RPT_02_BITS    bit;
};

struct GPDMA2D_REG_DMA_CH_WK_REG6_RPT_03_BITS
{
    volatile uint32_t CFG_WK_BLK_LEN_03             : 24; // bit 0~23
    volatile uint32_t RESV_24_29                    : 6; // bit 24~29
    volatile uint32_t CFG_WK_BLK_DONE_IRQ_MASK_03    : 1; // bit 30~30
    volatile uint32_t CFG_WK_DMA_CH_IRQ_EN_03       : 1; // bit 31~31
};

union GPDMA2D_REG_DMA_CH_WK_REG6_RPT_03 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_WK_REG6_RPT_03_BITS    bit;
};

struct GPDMA2D_REG_DMA_CH_WK_REG6_RPT_04_BITS
{
    volatile uint32_t CFG_WK_BLK_LEN_04             : 24; // bit 0~23
    volatile uint32_t RESV_24_29                    : 6; // bit 24~29
    volatile uint32_t CFG_WK_BLK_DONE_IRQ_MASK_04    : 1; // bit 30~30
    volatile uint32_t CFG_WK_DMA_CH_IRQ_EN_04       : 1; // bit 31~31
};

union GPDMA2D_REG_DMA_CH_WK_REG6_RPT_04 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_WK_REG6_RPT_04_BITS    bit;
};

struct GPDMA2D_REG_DMA_CH_WK_REG6_RPT_05_BITS
{
    volatile uint32_t CFG_WK_BLK_LEN_05             : 24; // bit 0~23
    volatile uint32_t RESV_24_29                    : 6; // bit 24~29
    volatile uint32_t CFG_WK_BLK_DONE_IRQ_MASK_05    : 1; // bit 30~30
    volatile uint32_t CFG_WK_DMA_CH_IRQ_EN_05       : 1; // bit 31~31
};

union GPDMA2D_REG_DMA_CH_WK_REG6_RPT_05 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_WK_REG6_RPT_05_BITS    bit;
};

struct GPDMA2D_REG_DMA_CH_WK_REG7_RPT_00_BITS
{
    volatile uint32_t CFG_WK_IMAGE_WIDTH_IN_00      : 11; // bit 0~10
    volatile uint32_t CFG_WK_IMAGE_HEIGHT_IN_00     : 11; // bit 11~21
    volatile uint32_t CFG_WK_SRC_BURST_LEN_00       : 2; // bit 22~23
    volatile uint32_t CFG_WK_SRC_INC_00             : 2; // bit 24~25
    volatile uint32_t RESV_26_31                    : 6; // bit 26~31
};

union GPDMA2D_REG_DMA_CH_WK_REG7_RPT_00 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_WK_REG7_RPT_00_BITS    bit;
};

struct GPDMA2D_REG_DMA_CH_WK_REG7_RPT_01_BITS
{
    volatile uint32_t CFG_WK_IMAGE_WIDTH_IN_01      : 11; // bit 0~10
    volatile uint32_t CFG_WK_IMAGE_HEIGHT_IN_01     : 11; // bit 11~21
    volatile uint32_t CFG_WK_SRC_BURST_LEN_01       : 2; // bit 22~23
    volatile uint32_t CFG_WK_SRC_INC_01             : 2; // bit 24~25
    volatile uint32_t RESV_26_31                    : 6; // bit 26~31
};

union GPDMA2D_REG_DMA_CH_WK_REG7_RPT_01 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_WK_REG7_RPT_01_BITS    bit;
};

struct GPDMA2D_REG_DMA_CH_WK_REG7_RPT_02_BITS
{
    volatile uint32_t CFG_WK_IMAGE_WIDTH_IN_02      : 11; // bit 0~10
    volatile uint32_t CFG_WK_IMAGE_HEIGHT_IN_02     : 11; // bit 11~21
    volatile uint32_t CFG_WK_SRC_BURST_LEN_02       : 2; // bit 22~23
    volatile uint32_t CFG_WK_SRC_INC_02             : 2; // bit 24~25
    volatile uint32_t RESV_26_31                    : 6; // bit 26~31
};

union GPDMA2D_REG_DMA_CH_WK_REG7_RPT_02 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_WK_REG7_RPT_02_BITS    bit;
};

struct GPDMA2D_REG_DMA_CH_WK_REG7_RPT_03_BITS
{
    volatile uint32_t CFG_WK_IMAGE_WIDTH_IN_03      : 11; // bit 0~10
    volatile uint32_t CFG_WK_IMAGE_HEIGHT_IN_03     : 11; // bit 11~21
    volatile uint32_t CFG_WK_SRC_BURST_LEN_03       : 2; // bit 22~23
    volatile uint32_t CFG_WK_SRC_INC_03             : 2; // bit 24~25
    volatile uint32_t RESV_26_31                    : 6; // bit 26~31
};

union GPDMA2D_REG_DMA_CH_WK_REG7_RPT_03 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_WK_REG7_RPT_03_BITS    bit;
};

struct GPDMA2D_REG_DMA_CH_WK_REG7_RPT_04_BITS
{
    volatile uint32_t CFG_WK_IMAGE_WIDTH_IN_04      : 11; // bit 0~10
    volatile uint32_t CFG_WK_IMAGE_HEIGHT_IN_04     : 11; // bit 11~21
    volatile uint32_t CFG_WK_SRC_BURST_LEN_04       : 2; // bit 22~23
    volatile uint32_t CFG_WK_SRC_INC_04             : 2; // bit 24~25
    volatile uint32_t RESV_26_31                    : 6; // bit 26~31
};

union GPDMA2D_REG_DMA_CH_WK_REG7_RPT_04 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_WK_REG7_RPT_04_BITS    bit;
};

struct GPDMA2D_REG_DMA_CH_WK_REG7_RPT_05_BITS
{
    volatile uint32_t CFG_WK_IMAGE_WIDTH_IN_05      : 11; // bit 0~10
    volatile uint32_t CFG_WK_IMAGE_HEIGHT_IN_05     : 11; // bit 11~21
    volatile uint32_t CFG_WK_SRC_BURST_LEN_05       : 2; // bit 22~23
    volatile uint32_t CFG_WK_SRC_INC_05             : 2; // bit 24~25
    volatile uint32_t RESV_26_31                    : 6; // bit 26~31
};

union GPDMA2D_REG_DMA_CH_WK_REG7_RPT_05 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_WK_REG7_RPT_05_BITS    bit;
};

struct GPDMA2D_REG_DMA_CH_WK_REG8_RPT_00_BITS
{
    volatile uint32_t CFG_WK_IMAGE_WIDTH_OUT_00     : 11; // bit 0~10
    volatile uint32_t CFG_WK_IMAGE_HEIGHT_OUT_00    : 11; // bit 11~21
    volatile uint32_t CFG_WK_DST_BURST_LEN_00       : 2; // bit 22~23
    volatile uint32_t CFG_WK_DST_INC_00             : 2; // bit 24~25
    volatile uint32_t RESV_26_31                    : 6; // bit 26~31
};

union GPDMA2D_REG_DMA_CH_WK_REG8_RPT_00 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_WK_REG8_RPT_00_BITS    bit;
};

struct GPDMA2D_REG_DMA_CH_WK_REG8_RPT_01_BITS
{
    volatile uint32_t CFG_WK_IMAGE_WIDTH_OUT_01     : 11; // bit 0~10
    volatile uint32_t CFG_WK_IMAGE_HEIGHT_OUT_01    : 11; // bit 11~21
    volatile uint32_t CFG_WK_DST_BURST_LEN_01       : 2; // bit 22~23
    volatile uint32_t CFG_WK_DST_INC_01             : 2; // bit 24~25
    volatile uint32_t RESV_26_31                    : 6; // bit 26~31
};

union GPDMA2D_REG_DMA_CH_WK_REG8_RPT_01 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_WK_REG8_RPT_01_BITS    bit;
};

struct GPDMA2D_REG_DMA_CH_WK_REG8_RPT_02_BITS
{
    volatile uint32_t CFG_WK_IMAGE_WIDTH_OUT_02     : 11; // bit 0~10
    volatile uint32_t CFG_WK_IMAGE_HEIGHT_OUT_02    : 11; // bit 11~21
    volatile uint32_t CFG_WK_DST_BURST_LEN_02       : 2; // bit 22~23
    volatile uint32_t CFG_WK_DST_INC_02             : 2; // bit 24~25
    volatile uint32_t RESV_26_31                    : 6; // bit 26~31
};

union GPDMA2D_REG_DMA_CH_WK_REG8_RPT_02 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_WK_REG8_RPT_02_BITS    bit;
};

struct GPDMA2D_REG_DMA_CH_WK_REG8_RPT_03_BITS
{
    volatile uint32_t CFG_WK_IMAGE_WIDTH_OUT_03     : 11; // bit 0~10
    volatile uint32_t CFG_WK_IMAGE_HEIGHT_OUT_03    : 11; // bit 11~21
    volatile uint32_t CFG_WK_DST_BURST_LEN_03       : 2; // bit 22~23
    volatile uint32_t CFG_WK_DST_INC_03             : 2; // bit 24~25
    volatile uint32_t RESV_26_31                    : 6; // bit 26~31
};

union GPDMA2D_REG_DMA_CH_WK_REG8_RPT_03 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_WK_REG8_RPT_03_BITS    bit;
};

struct GPDMA2D_REG_DMA_CH_WK_REG8_RPT_04_BITS
{
    volatile uint32_t CFG_WK_IMAGE_WIDTH_OUT_04     : 11; // bit 0~10
    volatile uint32_t CFG_WK_IMAGE_HEIGHT_OUT_04    : 11; // bit 11~21
    volatile uint32_t CFG_WK_DST_BURST_LEN_04       : 2; // bit 22~23
    volatile uint32_t CFG_WK_DST_INC_04             : 2; // bit 24~25
    volatile uint32_t RESV_26_31                    : 6; // bit 26~31
};

union GPDMA2D_REG_DMA_CH_WK_REG8_RPT_04 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_WK_REG8_RPT_04_BITS    bit;
};

struct GPDMA2D_REG_DMA_CH_WK_REG8_RPT_05_BITS
{
    volatile uint32_t CFG_WK_IMAGE_WIDTH_OUT_05     : 11; // bit 0~10
    volatile uint32_t CFG_WK_IMAGE_HEIGHT_OUT_05    : 11; // bit 11~21
    volatile uint32_t CFG_WK_DST_BURST_LEN_05       : 2; // bit 22~23
    volatile uint32_t CFG_WK_DST_INC_05             : 2; // bit 24~25
    volatile uint32_t RESV_26_31                    : 6; // bit 26~31
};

union GPDMA2D_REG_DMA_CH_WK_REG8_RPT_05 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_WK_REG8_RPT_05_BITS    bit;
};

struct GPDMA2D_REG_DMA_CH_WK_REG9_RPT_00_BITS
{
    volatile uint32_t CFG_WK_LINE_STRIDE_IN_00      : 14; // bit 0~13
    volatile uint32_t CFG_WK_LINE_STRIDE_OUT_00     : 14; // bit 14~27
    volatile uint32_t RESV_28_30                    : 3; // bit 28~30
    volatile uint32_t CFG_WK_LINE_STRIDE_VLD_00     : 1; // bit 31~31
};

union GPDMA2D_REG_DMA_CH_WK_REG9_RPT_00 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_WK_REG9_RPT_00_BITS    bit;
};

struct GPDMA2D_REG_DMA_CH_WK_REG9_RPT_01_BITS
{
    volatile uint32_t CFG_WK_LINE_STRIDE_IN_01      : 14; // bit 0~13
    volatile uint32_t CFG_WK_LINE_STRIDE_OUT_01     : 14; // bit 14~27
    volatile uint32_t RESV_28_30                    : 3; // bit 28~30
    volatile uint32_t CFG_WK_LINE_STRIDE_VLD_01     : 1; // bit 31~31
};

union GPDMA2D_REG_DMA_CH_WK_REG9_RPT_01 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_WK_REG9_RPT_01_BITS    bit;
};

struct GPDMA2D_REG_DMA_CH_WK_REG9_RPT_02_BITS
{
    volatile uint32_t CFG_WK_LINE_STRIDE_IN_02      : 14; // bit 0~13
    volatile uint32_t CFG_WK_LINE_STRIDE_OUT_02     : 14; // bit 14~27
    volatile uint32_t RESV_28_30                    : 3; // bit 28~30
    volatile uint32_t CFG_WK_LINE_STRIDE_VLD_02     : 1; // bit 31~31
};

union GPDMA2D_REG_DMA_CH_WK_REG9_RPT_02 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_WK_REG9_RPT_02_BITS    bit;
};

struct GPDMA2D_REG_DMA_CH_WK_REG9_RPT_03_BITS
{
    volatile uint32_t CFG_WK_LINE_STRIDE_IN_03      : 14; // bit 0~13
    volatile uint32_t CFG_WK_LINE_STRIDE_OUT_03     : 14; // bit 14~27
    volatile uint32_t RESV_28_30                    : 3; // bit 28~30
    volatile uint32_t CFG_WK_LINE_STRIDE_VLD_03     : 1; // bit 31~31
};

union GPDMA2D_REG_DMA_CH_WK_REG9_RPT_03 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_WK_REG9_RPT_03_BITS    bit;
};

struct GPDMA2D_REG_DMA_CH_WK_REG9_RPT_04_BITS
{
    volatile uint32_t CFG_WK_LINE_STRIDE_IN_04      : 14; // bit 0~13
    volatile uint32_t CFG_WK_LINE_STRIDE_OUT_04     : 14; // bit 14~27
    volatile uint32_t RESV_28_30                    : 3; // bit 28~30
    volatile uint32_t CFG_WK_LINE_STRIDE_VLD_04     : 1; // bit 31~31
};

union GPDMA2D_REG_DMA_CH_WK_REG9_RPT_04 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_WK_REG9_RPT_04_BITS    bit;
};

struct GPDMA2D_REG_DMA_CH_WK_REG9_RPT_05_BITS
{
    volatile uint32_t CFG_WK_LINE_STRIDE_IN_05      : 14; // bit 0~13
    volatile uint32_t CFG_WK_LINE_STRIDE_OUT_05     : 14; // bit 14~27
    volatile uint32_t RESV_28_30                    : 3; // bit 28~30
    volatile uint32_t CFG_WK_LINE_STRIDE_VLD_05     : 1; // bit 31~31
};

union GPDMA2D_REG_DMA_CH_WK_REG9_RPT_05 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH_WK_REG9_RPT_05_BITS    bit;
};

struct GPDMA2D_REG_DMA_CH0_RD_MAX_LEN_BITS
{
    volatile uint32_t CFG_RD_MEM_MAX_LEN_00         : 2; // bit 0~1
    volatile uint32_t RESV_2_31                     : 30; // bit 2~31
};

union GPDMA2D_REG_DMA_CH0_RD_MAX_LEN {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH0_RD_MAX_LEN_BITS      bit;
};

struct GPDMA2D_REG_DMA_CMD_FIFO0_CTRL_BITS
{
    volatile uint32_t CFG_CMD_FIFO0_SEL             : 3; // bit 0~2
    volatile uint32_t RESV_3_3                      : 1; // bit 3~3
    volatile uint32_t CFG_CMD_FIFO0_EN              : 1; // bit 4~4
    volatile uint32_t RESV_5_7                      : 3; // bit 5~7
    volatile uint32_t CFG_CMD_FIFO0_CLR             : 1; // bit 8~8
    volatile uint32_t RESV_9_11                     : 3; // bit 9~11
    volatile uint32_t CFG_CMD_FIFO0_CNT             : 4; // bit 12~15
    volatile uint32_t CFG_CMD_FIFO0_CNT_TH          : 4; // bit 16~19
    volatile uint32_t RESV_20_31                    : 12; // bit 20~31
};

union GPDMA2D_REG_DMA_CMD_FIFO0_CTRL {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CMD_FIFO0_CTRL_BITS      bit;
};

struct GPDMA2D_REG_DMA_CMD_FIFO1_CTRL_BITS
{
    volatile uint32_t CFG_CMD_FIFO1_SEL             : 3; // bit 0~2
    volatile uint32_t RESV_3_3                      : 1; // bit 3~3
    volatile uint32_t CFG_CMD_FIFO1_EN              : 1; // bit 4~4
    volatile uint32_t RESV_5_7                      : 3; // bit 5~7
    volatile uint32_t CFG_CMD_FIFO1_CLR             : 1; // bit 8~8
    volatile uint32_t RESV_9_11                     : 3; // bit 9~11
    volatile uint32_t CFG_CMD_FIFO1_CNT             : 4; // bit 12~15
    volatile uint32_t CFG_CMD_FIFO1_CNT_TH          : 4; // bit 16~19
    volatile uint32_t RESV_20_31                    : 12; // bit 20~31
};

union GPDMA2D_REG_DMA_CMD_FIFO1_CTRL {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CMD_FIFO1_CTRL_BITS      bit;
};

struct GPDMA2D_REG_DMA_DIAG_SEL_BITS
{
    volatile uint32_t CFG_DIAG_CH_SEL               : 3; // bit 0~2
    volatile uint32_t RESV_3_3                      : 1; // bit 3~3
    volatile uint32_t CFG_DIAG_IO_SW                : 1; // bit 4~4
    volatile uint32_t RESV_5_31                     : 27; // bit 5~31
};

union GPDMA2D_REG_DMA_DIAG_SEL {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_DIAG_SEL_BITS            bit;
};

struct GPDMA2D_REG_DMA_DIAG_RPT_BITS
{
    volatile uint32_t DIAG_RPT                      : 32; // bit 0~31
};

union GPDMA2D_REG_DMA_DIAG_RPT {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_DIAG_RPT_BITS            bit;
};

struct GPDMA2D_REG_DMA_COM_IRQ_EN_BITS
{
    volatile uint32_t CFG_COM_IRQ_EN                : 1; // bit 0~0
    volatile uint32_t RESV_1_31                     : 31; // bit 1~31
};

union GPDMA2D_REG_DMA_COM_IRQ_EN {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_COM_IRQ_EN_BITS          bit;
};

struct GPDMA2D_REG_DMA_COM_IRQ_MASK_BITS
{
    volatile uint32_t CFG_AHB_RD_ERR_IRQ_MASK       : 1; // bit 0~0
    volatile uint32_t CFG_AHB_WR_ERR_IRQ_MASK       : 1; // bit 1~1
    volatile uint32_t CFG_CMD_FIFO0_IRQ_MASK        : 1; // bit 2~2
    volatile uint32_t CFG_CMD_FIFO1_IRQ_MASK        : 1; // bit 3~3
    volatile uint32_t RESV_4_31                     : 28; // bit 4~31
};

union GPDMA2D_REG_DMA_COM_IRQ_MASK {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_COM_IRQ_MASK_BITS        bit;
};

struct GPDMA2D_REG_DMA_COM_IRQ_CLR_BITS
{
    volatile uint32_t CFG_AHB_RD_ERR_IRQ_CLR        : 1; // bit 0~0
    volatile uint32_t CFG_AHB_WR_ERR_IRQ_CLR        : 1; // bit 1~1
    volatile uint32_t CFG_CMD_FIFO0_IRQ_CLR         : 1; // bit 2~2
    volatile uint32_t CFG_CMD_FIFO1_IRQ_CLR         : 1; // bit 3~3
    volatile uint32_t RESV_4_31                     : 28; // bit 4~31
};

union GPDMA2D_REG_DMA_COM_IRQ_CLR {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_COM_IRQ_CLR_BITS         bit;
};

struct GPDMA2D_REG_DMA_COM_IRQ_RAW_STATUS_BITS
{
    volatile uint32_t CFG_AHB_RD_ERR_IRQ_RAW_STATUS    : 1; // bit 0~0
    volatile uint32_t CFG_AHB_WR_ERR_IRQ_RAW_STATUS    : 1; // bit 1~1
    volatile uint32_t CFG_CMD_FIFO0_IRQ_RAW_STATUS    : 1; // bit 2~2
    volatile uint32_t CFG_CMD_FIFO1_IRQ_RAW_STATUS    : 1; // bit 3~3
    volatile uint32_t RESV_4_31                     : 28; // bit 4~31
};

union GPDMA2D_REG_DMA_COM_IRQ_RAW_STATUS {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_COM_IRQ_RAW_STATUS_BITS    bit;
};

struct GPDMA2D_REG_DMA_COM_IRQ_STATUS_BITS
{
    volatile uint32_t CFG_AHB_RD_ERR_IRQ_STATUS     : 1; // bit 0~0
    volatile uint32_t CFG_AHB_WR_ERR_IRQ_STATUS     : 1; // bit 1~1
    volatile uint32_t CFG_CMD_FIFO0_IRQ_STATUS      : 1; // bit 2~2
    volatile uint32_t CFG_CMD_FIFO1_IRQ_STATUS      : 1; // bit 3~3
    volatile uint32_t RESV_4_31                     : 28; // bit 4~31
};

union GPDMA2D_REG_DMA_COM_IRQ_STATUS {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_COM_IRQ_STATUS_BITS      bit;
};

struct GPDMA2D_REG_DMA_CH5_MAX_LEN_BITS
{
    volatile uint32_t CFG_RD_MEM_MAX_LEN_05         : 2; // bit 0~1
    volatile uint32_t RESV_2_3                      : 2; // bit 2~3
    volatile uint32_t CFG_WR_MEM_MAX_LEN_05         : 2; // bit 4~5
    volatile uint32_t RESV_6_31                     : 26; // bit 6~31
};

union GPDMA2D_REG_DMA_CH5_MAX_LEN {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_CH5_MAX_LEN_BITS         bit;
};

struct GPDMA2D_REG_DMA_AHB_OPTION_CTRL_BITS
{
    volatile uint32_t CFG_AHB_CMD_FIFO_DEPTH        : 1; // bit 0~0
    volatile uint32_t RESV_1_31                     : 31; // bit 1~31
};

union GPDMA2D_REG_DMA_AHB_OPTION_CTRL {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_AHB_OPTION_CTRL_BITS     bit;
};

struct GPDMA2D_REG_DMA_SCALER_CTRL0_BITS
{
    volatile uint32_t CFG_SCALER_EN                 : 1; // bit 0~0
    volatile uint32_t CFG_SCALER_UP_X               : 1; // bit 1~1
    volatile uint32_t CFG_SCALER_UP_Y               : 1; // bit 2~2
    volatile uint32_t CFG_SCALER_FLAG               : 1; // bit 3~3
    volatile uint32_t CFG_MERGE_FLAG                : 1; // bit 4~4
    volatile uint32_t CFG_HORI_NUM                  : 4; // bit 5~8
    volatile uint32_t CFG_VERT_NUM                  : 4; // bit 9~12
    volatile uint32_t CFG_SHD_LAST_TILE             : 1; // bit 13~13
    volatile uint32_t CFG_SHD_LAST_BAND             : 1; // bit 14~14
    volatile uint32_t RESV_15_31                    : 17; // bit 15~31
};

union GPDMA2D_REG_DMA_SCALER_CTRL0 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_SCALER_CTRL0_BITS        bit;
};

struct GPDMA2D_REG_DMA_SCALER_CTRL1_BITS
{
    volatile uint32_t CFG_PHASESTEP_X               : 16; // bit 0~15
    volatile uint32_t CFG_PHASESTEP_Y               : 16; // bit 16~31
};

union GPDMA2D_REG_DMA_SCALER_CTRL1 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_SCALER_CTRL1_BITS        bit;
};

struct GPDMA2D_REG_DMA_SCALER_CTRL2_BITS
{
    volatile uint32_t CFG_SHD_START_PHASE_X         : 12; // bit 0~11
    volatile uint32_t RESV_12_15                    : 4; // bit 12~15
    volatile uint32_t CFG_SHD_START_PHASE_Y         : 12; // bit 16~27
    volatile uint32_t RESV_28_31                    : 4; // bit 28~31
};

union GPDMA2D_REG_DMA_SCALER_CTRL2 {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_SCALER_CTRL2_BITS        bit;
};

struct GPDMA2D_REG_DMA_SCALER_WK_RPT_BITS
{
    volatile uint32_t CFG_WK_START_PHASE_X          : 12; // bit 0~11
    volatile uint32_t CFG_WK_START_PHASE_Y          : 12; // bit 12~23
    volatile uint32_t CFG_WK_LAST_TILE              : 1; // bit 24~24
    volatile uint32_t CFG_WK_LAST_BAND              : 1; // bit 25~25
    volatile uint32_t RESV_26_31                    : 6; // bit 26~31
};

union GPDMA2D_REG_DMA_SCALER_WK_RPT {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_SCALER_WK_RPT_BITS       bit;
};

struct GPDMA2D_REG_DMA_ONLINE_BUF_CTRL_BITS
{
    volatile uint32_t CFG_ONLINE_LINE_BUF_NUM       : 3; // bit 0~2
    volatile uint32_t RESV_3_3                      : 1; // bit 3~3
    volatile uint32_t CFG_ONLINE_LINE_BUF_ALMOST_EMP_TH    : 3; // bit 4~6
    volatile uint32_t RESV_7_31                     : 25; // bit 7~31
};

union GPDMA2D_REG_DMA_ONLINE_BUF_CTRL {
    volatile uint32_t                               all;
    struct GPDMA2D_REG_DMA_ONLINE_BUF_CTRL_BITS     bit;
};

typedef struct
{
    union GPDMA2D_REG_DMA_CTRL_00                   REG_DMA_CTRL_00; // 0x000
    union GPDMA2D_REG_DMA_CTRL_01                   REG_DMA_CTRL_01; // 0x004
    union GPDMA2D_REG_DMA_CTRL_02                   REG_DMA_CTRL_02; // 0x008
    union GPDMA2D_REG_DMA_CTRL_03                   REG_DMA_CTRL_03; // 0x00C
    union GPDMA2D_REG_DMA_CTRL_04                   REG_DMA_CTRL_04; // 0x010
    union GPDMA2D_REG_DMA_CTRL_05                   REG_DMA_CTRL_05; // 0x014
    volatile uint32_t                               REG_RESV_0X18_0X1C[2];
    union GPDMA2D_REG_DMA_SRC_GATHER_NUM_00         REG_DMA_SRC_GATHER_NUM_00; // 0x020
    union GPDMA2D_REG_DMA_SRC_GATHER_NUM_01         REG_DMA_SRC_GATHER_NUM_01; // 0x024
    union GPDMA2D_REG_DMA_SRC_GATHER_NUM_02         REG_DMA_SRC_GATHER_NUM_02; // 0x028
    union GPDMA2D_REG_DMA_SRC_GATHER_NUM_03         REG_DMA_SRC_GATHER_NUM_03; // 0x02C
    union GPDMA2D_REG_DMA_SRC_GATHER_NUM_04         REG_DMA_SRC_GATHER_NUM_04; // 0x030
    union GPDMA2D_REG_DMA_SRC_GATHER_NUM_05         REG_DMA_SRC_GATHER_NUM_05; // 0x034
    volatile uint32_t                               REG_RESV_0X38_0X3C[2];
    union GPDMA2D_REG_DMA_SRC_GATHER_ITV_00         REG_DMA_SRC_GATHER_ITV_00; // 0x040
    union GPDMA2D_REG_DMA_SRC_GATHER_ITV_01         REG_DMA_SRC_GATHER_ITV_01; // 0x044
    union GPDMA2D_REG_DMA_SRC_GATHER_ITV_02         REG_DMA_SRC_GATHER_ITV_02; // 0x048
    union GPDMA2D_REG_DMA_SRC_GATHER_ITV_03         REG_DMA_SRC_GATHER_ITV_03; // 0x04C
    union GPDMA2D_REG_DMA_SRC_GATHER_ITV_04         REG_DMA_SRC_GATHER_ITV_04; // 0x050
    union GPDMA2D_REG_DMA_SRC_GATHER_ITV_05         REG_DMA_SRC_GATHER_ITV_05; // 0x054
    volatile uint32_t                               REG_RESV_0X58_0X5C[2];
    union GPDMA2D_REG_DMA_DST_SCATTER_NUM_00        REG_DMA_DST_SCATTER_NUM_00; // 0x060
    union GPDMA2D_REG_DMA_DST_SCATTER_NUM_01        REG_DMA_DST_SCATTER_NUM_01; // 0x064
    union GPDMA2D_REG_DMA_DST_SCATTER_NUM_02        REG_DMA_DST_SCATTER_NUM_02; // 0x068
    union GPDMA2D_REG_DMA_DST_SCATTER_NUM_03        REG_DMA_DST_SCATTER_NUM_03; // 0x06C
    union GPDMA2D_REG_DMA_DST_SCATTER_NUM_04        REG_DMA_DST_SCATTER_NUM_04; // 0x070
    union GPDMA2D_REG_DMA_DST_SCATTER_NUM_05        REG_DMA_DST_SCATTER_NUM_05; // 0x074
    volatile uint32_t                               REG_RESV_0X78_0X7C[2];
    union GPDMA2D_REG_DMA_DST_SCATTER_ITV_00        REG_DMA_DST_SCATTER_ITV_00; // 0x080
    union GPDMA2D_REG_DMA_DST_SCATTER_ITV_01        REG_DMA_DST_SCATTER_ITV_01; // 0x084
    union GPDMA2D_REG_DMA_DST_SCATTER_ITV_02        REG_DMA_DST_SCATTER_ITV_02; // 0x088
    union GPDMA2D_REG_DMA_DST_SCATTER_ITV_03        REG_DMA_DST_SCATTER_ITV_03; // 0x08C
    union GPDMA2D_REG_DMA_DST_SCATTER_ITV_04        REG_DMA_DST_SCATTER_ITV_04; // 0x090
    union GPDMA2D_REG_DMA_DST_SCATTER_ITV_05        REG_DMA_DST_SCATTER_ITV_05; // 0x094
    volatile uint32_t                               REG_RESV_0X98_0X9C[2];
    union GPDMA2D_REG_DMA_SRC_ADDR_00               REG_DMA_SRC_ADDR_00; // 0x0A0
    union GPDMA2D_REG_DMA_SRC_ADDR_01               REG_DMA_SRC_ADDR_01; // 0x0A4
    union GPDMA2D_REG_DMA_SRC_ADDR_02               REG_DMA_SRC_ADDR_02; // 0x0A8
    union GPDMA2D_REG_DMA_SRC_ADDR_03               REG_DMA_SRC_ADDR_03; // 0x0AC
    union GPDMA2D_REG_DMA_SRC_ADDR_04               REG_DMA_SRC_ADDR_04; // 0x0B0
    union GPDMA2D_REG_DMA_SRC_ADDR_05               REG_DMA_SRC_ADDR_05; // 0x0B4
    volatile uint32_t                               REG_RESV_0XB8_0XBC[2];
    union GPDMA2D_REG_DMA_DST_ADDR_00               REG_DMA_DST_ADDR_00; // 0x0C0
    union GPDMA2D_REG_DMA_DST_ADDR_01               REG_DMA_DST_ADDR_01; // 0x0C4
    union GPDMA2D_REG_DMA_DST_ADDR_02               REG_DMA_DST_ADDR_02; // 0x0C8
    union GPDMA2D_REG_DMA_DST_ADDR_03               REG_DMA_DST_ADDR_03; // 0x0CC
    union GPDMA2D_REG_DMA_DST_ADDR_04               REG_DMA_DST_ADDR_04; // 0x0D0
    union GPDMA2D_REG_DMA_DST_ADDR_05               REG_DMA_DST_ADDR_05; // 0x0D4
    volatile uint32_t                               REG_RESV_0XD8_0XDC[2];
    union GPDMA2D_REG_DMA_BLK_LEN_00                REG_DMA_BLK_LEN_00; // 0x0E0
    union GPDMA2D_REG_DMA_BLK_LEN_01                REG_DMA_BLK_LEN_01; // 0x0E4
    union GPDMA2D_REG_DMA_BLK_LEN_02                REG_DMA_BLK_LEN_02; // 0x0E8
    union GPDMA2D_REG_DMA_BLK_LEN_03                REG_DMA_BLK_LEN_03; // 0x0EC
    union GPDMA2D_REG_DMA_BLK_LEN_04                REG_DMA_BLK_LEN_04; // 0x0F0
    union GPDMA2D_REG_DMA_BLK_LEN_05                REG_DMA_BLK_LEN_05; // 0x0F4
    volatile uint32_t                               REG_RESV_0XF8_0XFC[2];
    union GPDMA2D_REG_DMA_IMAGE_FORMA_00            REG_DMA_IMAGE_FORMA_00; // 0x100
    union GPDMA2D_REG_DMA_IMAGE_FORMA_01            REG_DMA_IMAGE_FORMA_01; // 0x104
    union GPDMA2D_REG_DMA_IMAGE_FORMA_02            REG_DMA_IMAGE_FORMA_02; // 0x108
    union GPDMA2D_REG_DMA_IMAGE_FORMA_03            REG_DMA_IMAGE_FORMA_03; // 0x10C
    union GPDMA2D_REG_DMA_IMAGE_FORMA_04            REG_DMA_IMAGE_FORMA_04; // 0x110
    union GPDMA2D_REG_DMA_IMAGE_FORMA_05            REG_DMA_IMAGE_FORMA_05; // 0x114
    volatile uint32_t                               REG_RESV_0X118_0X11C[2];
    union GPDMA2D_REG_DMA_IN_IMAGE_SIZE_00          REG_DMA_IN_IMAGE_SIZE_00; // 0x120
    union GPDMA2D_REG_DMA_IN_IMAGE_SIZE_01          REG_DMA_IN_IMAGE_SIZE_01; // 0x124
    union GPDMA2D_REG_DMA_IN_IMAGE_SIZE_02          REG_DMA_IN_IMAGE_SIZE_02; // 0x128
    union GPDMA2D_REG_DMA_IN_IMAGE_SIZE_03          REG_DMA_IN_IMAGE_SIZE_03; // 0x12C
    union GPDMA2D_REG_DMA_IN_IMAGE_SIZE_04          REG_DMA_IN_IMAGE_SIZE_04; // 0x130
    union GPDMA2D_REG_DMA_IN_IMAGE_SIZE_05          REG_DMA_IN_IMAGE_SIZE_05; // 0x134
    volatile uint32_t                               REG_RESV_0X138_0X13C[2];
    union GPDMA2D_REG_DMA_OUT_IMAGE_SIZE_00         REG_DMA_OUT_IMAGE_SIZE_00; // 0x140
    union GPDMA2D_REG_DMA_OUT_IMAGE_SIZE_01         REG_DMA_OUT_IMAGE_SIZE_01; // 0x144
    union GPDMA2D_REG_DMA_OUT_IMAGE_SIZE_02         REG_DMA_OUT_IMAGE_SIZE_02; // 0x148
    union GPDMA2D_REG_DMA_OUT_IMAGE_SIZE_03         REG_DMA_OUT_IMAGE_SIZE_03; // 0x14C
    union GPDMA2D_REG_DMA_OUT_IMAGE_SIZE_04         REG_DMA_OUT_IMAGE_SIZE_04; // 0x150
    union GPDMA2D_REG_DMA_OUT_IMAGE_SIZE_05         REG_DMA_OUT_IMAGE_SIZE_05; // 0x154
    volatile uint32_t                               REG_RESV_0X158_0X15C[2];
    union GPDMA2D_REG_DMA_LINE_STRIDE_SIZE_00       REG_DMA_LINE_STRIDE_SIZE_00; // 0x160
    union GPDMA2D_REG_DMA_LINE_STRIDE_SIZE_01       REG_DMA_LINE_STRIDE_SIZE_01; // 0x164
    union GPDMA2D_REG_DMA_LINE_STRIDE_SIZE_02       REG_DMA_LINE_STRIDE_SIZE_02; // 0x168
    union GPDMA2D_REG_DMA_LINE_STRIDE_SIZE_03       REG_DMA_LINE_STRIDE_SIZE_03; // 0x16C
    union GPDMA2D_REG_DMA_LINE_STRIDE_SIZE_04       REG_DMA_LINE_STRIDE_SIZE_04; // 0x170
    union GPDMA2D_REG_DMA_LINE_STRIDE_SIZE_05       REG_DMA_LINE_STRIDE_SIZE_05; // 0x174
    volatile uint32_t                               REG_RESV_0X178_0X17C[2];
    union GPDMA2D_REG_DMA_JPEG_CTRL_01              REG_DMA_JPEG_CTRL_01; // 0x180
    union GPDMA2D_REG_DMA_JPEG_CTRL_02              REG_DMA_JPEG_CTRL_02; // 0x184
    volatile uint32_t                               REG_RESV_0X188_0X19C[6];
    union GPDMA2D_REG_DMA_ROTA_CTRL_01              REG_DMA_ROTA_CTRL_01; // 0x1A0
    union GPDMA2D_REG_DMA_ROTA_CTRL_02              REG_DMA_ROTA_CTRL_02; // 0x1A4
    volatile uint32_t                               REG_RESV_0X1A8_0X1BC[6];
    union GPDMA2D_REG_DMA_MIRROR_CTRL_01            REG_DMA_MIRROR_CTRL_01; // 0x1C0
    union GPDMA2D_REG_DMA_MIRROR_CTRL_02            REG_DMA_MIRROR_CTRL_02; // 0x1C4
    volatile uint32_t                               REG_RESV_0X1C8_0X1FC[14];
    union GPDMA2D_REG_DMA_CH_SHD_RDY_00             REG_DMA_CH_SHD_RDY_00; // 0x200
    union GPDMA2D_REG_DMA_CH_SHD_RDY_01             REG_DMA_CH_SHD_RDY_01; // 0x204
    union GPDMA2D_REG_DMA_CH_SHD_RDY_02             REG_DMA_CH_SHD_RDY_02; // 0x208
    union GPDMA2D_REG_DMA_CH_SHD_RDY_03             REG_DMA_CH_SHD_RDY_03; // 0x20C
    union GPDMA2D_REG_DMA_CH_SHD_RDY_04             REG_DMA_CH_SHD_RDY_04; // 0x210
    union GPDMA2D_REG_DMA_CH_SHD_RDY_05             REG_DMA_CH_SHD_RDY_05; // 0x214
    volatile uint32_t                               REG_RESV_0X218_0X21C[2];
    union GPDMA2D_REG_DMA_CH_IRQ_EN_00              REG_DMA_CH_IRQ_EN_00; // 0x220
    union GPDMA2D_REG_DMA_CH_IRQ_EN_01              REG_DMA_CH_IRQ_EN_01; // 0x224
    union GPDMA2D_REG_DMA_CH_IRQ_EN_02              REG_DMA_CH_IRQ_EN_02; // 0x228
    union GPDMA2D_REG_DMA_CH_IRQ_EN_03              REG_DMA_CH_IRQ_EN_03; // 0x22C
    union GPDMA2D_REG_DMA_CH_IRQ_EN_04              REG_DMA_CH_IRQ_EN_04; // 0x230
    union GPDMA2D_REG_DMA_CH_IRQ_EN_05              REG_DMA_CH_IRQ_EN_05; // 0x234
    volatile uint32_t                               REG_RESV_0X238_0X23C[2];
    union GPDMA2D_REG_DMA_CH_IRQ_MASK_00            REG_DMA_CH_IRQ_MASK_00; // 0x240
    union GPDMA2D_REG_DMA_CH_IRQ_MASK_01            REG_DMA_CH_IRQ_MASK_01; // 0x244
    union GPDMA2D_REG_DMA_CH_IRQ_MASK_02            REG_DMA_CH_IRQ_MASK_02; // 0x248
    union GPDMA2D_REG_DMA_CH_IRQ_MASK_03            REG_DMA_CH_IRQ_MASK_03; // 0x24C
    union GPDMA2D_REG_DMA_CH_IRQ_MASK_04            REG_DMA_CH_IRQ_MASK_04; // 0x250
    union GPDMA2D_REG_DMA_CH_IRQ_MASK_05            REG_DMA_CH_IRQ_MASK_05; // 0x254
    volatile uint32_t                               REG_RESV_0X258_0X25C[2];
    union GPDMA2D_REG_DMA_CH_IRQ_CLR_00             REG_DMA_CH_IRQ_CLR_00; // 0x260
    union GPDMA2D_REG_DMA_CH_IRQ_CLR_01             REG_DMA_CH_IRQ_CLR_01; // 0x264
    union GPDMA2D_REG_DMA_CH_IRQ_CLR_02             REG_DMA_CH_IRQ_CLR_02; // 0x268
    union GPDMA2D_REG_DMA_CH_IRQ_CLR_03             REG_DMA_CH_IRQ_CLR_03; // 0x26C
    union GPDMA2D_REG_DMA_CH_IRQ_CLR_04             REG_DMA_CH_IRQ_CLR_04; // 0x270
    union GPDMA2D_REG_DMA_CH_IRQ_CLR_05             REG_DMA_CH_IRQ_CLR_05; // 0x274
    volatile uint32_t                               REG_RESV_0X278_0X27C[2];
    union GPDMA2D_REG_DMA_CH_IRQ_RAW_STATUS_00      REG_DMA_CH_IRQ_RAW_STATUS_00; // 0x280
    union GPDMA2D_REG_DMA_CH_IRQ_RAW_STATUS_01      REG_DMA_CH_IRQ_RAW_STATUS_01; // 0x284
    union GPDMA2D_REG_DMA_CH_IRQ_RAW_STATUS_02      REG_DMA_CH_IRQ_RAW_STATUS_02; // 0x288
    union GPDMA2D_REG_DMA_CH_IRQ_RAW_STATUS_03      REG_DMA_CH_IRQ_RAW_STATUS_03; // 0x28C
    union GPDMA2D_REG_DMA_CH_IRQ_RAW_STATUS_04      REG_DMA_CH_IRQ_RAW_STATUS_04; // 0x290
    union GPDMA2D_REG_DMA_CH_IRQ_RAW_STATUS_05      REG_DMA_CH_IRQ_RAW_STATUS_05; // 0x294
    volatile uint32_t                               REG_RESV_0X298_0X29C[2];
    union GPDMA2D_REG_DMA_CH_IRQ_STATUS_00          REG_DMA_CH_IRQ_STATUS_00; // 0x2A0
    union GPDMA2D_REG_DMA_CH_IRQ_STATUS_01          REG_DMA_CH_IRQ_STATUS_01; // 0x2A4
    union GPDMA2D_REG_DMA_CH_IRQ_STATUS_02          REG_DMA_CH_IRQ_STATUS_02; // 0x2A8
    union GPDMA2D_REG_DMA_CH_IRQ_STATUS_03          REG_DMA_CH_IRQ_STATUS_03; // 0x2AC
    union GPDMA2D_REG_DMA_CH_IRQ_STATUS_04          REG_DMA_CH_IRQ_STATUS_04; // 0x2B0
    union GPDMA2D_REG_DMA_CH_IRQ_STATUS_05          REG_DMA_CH_IRQ_STATUS_05; // 0x2B4
    volatile uint32_t                               REG_RESV_0X2B8_0X2BC[2];
    union GPDMA2D_REG_DMA_BLOCK_IRQ_POINT_00        REG_DMA_BLOCK_IRQ_POINT_00; // 0x2C0
    union GPDMA2D_REG_DMA_BLOCK_IRQ_POINT_01        REG_DMA_BLOCK_IRQ_POINT_01; // 0x2C4
    union GPDMA2D_REG_DMA_BLOCK_IRQ_POINT_02        REG_DMA_BLOCK_IRQ_POINT_02; // 0x2C8
    union GPDMA2D_REG_DMA_BLOCK_IRQ_POINT_03        REG_DMA_BLOCK_IRQ_POINT_03; // 0x2CC
    union GPDMA2D_REG_DMA_BLOCK_IRQ_POINT_04        REG_DMA_BLOCK_IRQ_POINT_04; // 0x2D0
    union GPDMA2D_REG_DMA_BLOCK_IRQ_POINT_05        REG_DMA_BLOCK_IRQ_POINT_05; // 0x2D4
    volatile uint32_t                               REG_RESV_0X2D8_0X2DC[2];
    union GPDMA2D_REG_DMA_BLOCK_IRQ_LINE_NUM_00     REG_DMA_BLOCK_IRQ_LINE_NUM_00; // 0x2E0
    union GPDMA2D_REG_DMA_BLOCK_IRQ_LINE_NUM_01     REG_DMA_BLOCK_IRQ_LINE_NUM_01; // 0x2E4
    union GPDMA2D_REG_DMA_BLOCK_IRQ_LINE_NUM_02     REG_DMA_BLOCK_IRQ_LINE_NUM_02; // 0x2E8
    union GPDMA2D_REG_DMA_BLOCK_IRQ_LINE_NUM_03     REG_DMA_BLOCK_IRQ_LINE_NUM_03; // 0x2EC
    union GPDMA2D_REG_DMA_BLOCK_IRQ_LINE_NUM_04     REG_DMA_BLOCK_IRQ_LINE_NUM_04; // 0x2F0
    union GPDMA2D_REG_DMA_BLOCK_IRQ_LINE_NUM_05     REG_DMA_BLOCK_IRQ_LINE_NUM_05; // 0x2F4
    volatile uint32_t                               REG_RESV_0X2F8_0X2FC[2];
    union GPDMA2D_REG_DMA_CH_TRIGGERED_00           REG_DMA_CH_TRIGGERED_00; // 0x300
    union GPDMA2D_REG_DMA_CH_TRIGGERED_01           REG_DMA_CH_TRIGGERED_01; // 0x304
    union GPDMA2D_REG_DMA_CH_TRIGGERED_02           REG_DMA_CH_TRIGGERED_02; // 0x308
    union GPDMA2D_REG_DMA_CH_TRIGGERED_03           REG_DMA_CH_TRIGGERED_03; // 0x30C
    union GPDMA2D_REG_DMA_CH_TRIGGERED_04           REG_DMA_CH_TRIGGERED_04; // 0x310
    union GPDMA2D_REG_DMA_CH_TRIGGERED_05           REG_DMA_CH_TRIGGERED_05; // 0x314
    volatile uint32_t                               REG_RESV_0X318_0X31C[2];
    union GPDMA2D_REG_DMA_NPU_TFR_CTRL_00           REG_DMA_NPU_TFR_CTRL_00; // 0x320
    union GPDMA2D_REG_DMA_NPU_TFR_CTRL_05           REG_DMA_NPU_TFR_CTRL_05; // 0x324
    volatile uint32_t                               REG_RESV_0X328_0X33C[6];
    union GPDMA2D_REG_DMA_CH_STATUS_00              REG_DMA_CH_STATUS_00; // 0x340
    union GPDMA2D_REG_DMA_CH_STATUS_01              REG_DMA_CH_STATUS_01; // 0x344
    union GPDMA2D_REG_DMA_CH_STATUS_02              REG_DMA_CH_STATUS_02; // 0x348
    union GPDMA2D_REG_DMA_CH_STATUS_03              REG_DMA_CH_STATUS_03; // 0x34C
    union GPDMA2D_REG_DMA_CH_STATUS_04              REG_DMA_CH_STATUS_04; // 0x350
    union GPDMA2D_REG_DMA_CH_STATUS_05              REG_DMA_CH_STATUS_05; // 0x354
    volatile uint32_t                               REG_RESV_0X358_0X35C[2];
    union GPDMA2D_REG_DMA_CH_CLR                    REG_DMA_CH_CLR; // 0x360
    union GPDMA2D_REG_DMA_GLB_CLR                   REG_DMA_GLB_CLR; // 0x364
    volatile uint32_t                               REG_RESV_0X368_0X37C[6];
    union GPDMA2D_REG_DMA_CH_WK_REG0_RPT_00         REG_DMA_CH_WK_REG0_RPT_00; // 0x380
    union GPDMA2D_REG_DMA_CH_WK_REG0_RPT_01         REG_DMA_CH_WK_REG0_RPT_01; // 0x384
    union GPDMA2D_REG_DMA_CH_WK_REG0_RPT_02         REG_DMA_CH_WK_REG0_RPT_02; // 0x388
    union GPDMA2D_REG_DMA_CH_WK_REG0_RPT_03         REG_DMA_CH_WK_REG0_RPT_03; // 0x38C
    union GPDMA2D_REG_DMA_CH_WK_REG0_RPT_04         REG_DMA_CH_WK_REG0_RPT_04; // 0x390
    union GPDMA2D_REG_DMA_CH_WK_REG0_RPT_05         REG_DMA_CH_WK_REG0_RPT_05; // 0x394
    volatile uint32_t                               REG_RESV_0X398_0X39C[2];
    union GPDMA2D_REG_DMA_CH_WK_REG1_RPT_00         REG_DMA_CH_WK_REG1_RPT_00; // 0x3A0
    union GPDMA2D_REG_DMA_CH_WK_REG1_RPT_01         REG_DMA_CH_WK_REG1_RPT_01; // 0x3A4
    union GPDMA2D_REG_DMA_CH_WK_REG1_RPT_02         REG_DMA_CH_WK_REG1_RPT_02; // 0x3A8
    union GPDMA2D_REG_DMA_CH_WK_REG1_RPT_03         REG_DMA_CH_WK_REG1_RPT_03; // 0x3AC
    union GPDMA2D_REG_DMA_CH_WK_REG1_RPT_04         REG_DMA_CH_WK_REG1_RPT_04; // 0x3B0
    union GPDMA2D_REG_DMA_CH_WK_REG1_RPT_05         REG_DMA_CH_WK_REG1_RPT_05; // 0x3B4
    volatile uint32_t                               REG_RESV_0X3B8_0X3BC[2];
    union GPDMA2D_REG_DMA_CH_WK_REG2_RPT_00         REG_DMA_CH_WK_REG2_RPT_00; // 0x3C0
    union GPDMA2D_REG_DMA_CH_WK_REG2_RPT_01         REG_DMA_CH_WK_REG2_RPT_01; // 0x3C4
    union GPDMA2D_REG_DMA_CH_WK_REG2_RPT_02         REG_DMA_CH_WK_REG2_RPT_02; // 0x3C8
    union GPDMA2D_REG_DMA_CH_WK_REG2_RPT_03         REG_DMA_CH_WK_REG2_RPT_03; // 0x3CC
    union GPDMA2D_REG_DMA_CH_WK_REG2_RPT_04         REG_DMA_CH_WK_REG2_RPT_04; // 0x3D0
    union GPDMA2D_REG_DMA_CH_WK_REG2_RPT_05         REG_DMA_CH_WK_REG2_RPT_05; // 0x3D4
    volatile uint32_t                               REG_RESV_0X3D8_0X3DC[2];
    union GPDMA2D_REG_DMA_CH_WK_REG3_RPT_00         REG_DMA_CH_WK_REG3_RPT_00; // 0x3E0
    union GPDMA2D_REG_DMA_CH_WK_REG3_RPT_01         REG_DMA_CH_WK_REG3_RPT_01; // 0x3E4
    union GPDMA2D_REG_DMA_CH_WK_REG3_RPT_02         REG_DMA_CH_WK_REG3_RPT_02; // 0x3E8
    union GPDMA2D_REG_DMA_CH_WK_REG3_RPT_03         REG_DMA_CH_WK_REG3_RPT_03; // 0x3EC
    union GPDMA2D_REG_DMA_CH_WK_REG3_RPT_04         REG_DMA_CH_WK_REG3_RPT_04; // 0x3F0
    union GPDMA2D_REG_DMA_CH_WK_REG3_RPT_05         REG_DMA_CH_WK_REG3_RPT_05; // 0x3F4
    volatile uint32_t                               REG_RESV_0X3F8_0X3FC[2];
    union GPDMA2D_REG_DMA_CH_WK_REG4_RPT_00         REG_DMA_CH_WK_REG4_RPT_00; // 0x400
    union GPDMA2D_REG_DMA_CH_WK_REG4_RPT_01         REG_DMA_CH_WK_REG4_RPT_01; // 0x404
    union GPDMA2D_REG_DMA_CH_WK_REG4_RPT_02         REG_DMA_CH_WK_REG4_RPT_02; // 0x408
    union GPDMA2D_REG_DMA_CH_WK_REG4_RPT_03         REG_DMA_CH_WK_REG4_RPT_03; // 0x40C
    union GPDMA2D_REG_DMA_CH_WK_REG4_RPT_04         REG_DMA_CH_WK_REG4_RPT_04; // 0x410
    union GPDMA2D_REG_DMA_CH_WK_REG4_RPT_05         REG_DMA_CH_WK_REG4_RPT_05; // 0x414
    volatile uint32_t                               REG_RESV_0X418_0X41C[2];
    union GPDMA2D_REG_DMA_CH_WK_REG5_RPT_00         REG_DMA_CH_WK_REG5_RPT_00; // 0x420
    union GPDMA2D_REG_DMA_CH_WK_REG5_RPT_01         REG_DMA_CH_WK_REG5_RPT_01; // 0x424
    union GPDMA2D_REG_DMA_CH_WK_REG5_RPT_02         REG_DMA_CH_WK_REG5_RPT_02; // 0x428
    union GPDMA2D_REG_DMA_CH_WK_REG5_RPT_03         REG_DMA_CH_WK_REG5_RPT_03; // 0x42C
    union GPDMA2D_REG_DMA_CH_WK_REG5_RPT_04         REG_DMA_CH_WK_REG5_RPT_04; // 0x430
    union GPDMA2D_REG_DMA_CH_WK_REG5_RPT_05         REG_DMA_CH_WK_REG5_RPT_05; // 0x434
    volatile uint32_t                               REG_RESV_0X438_0X43C[2];
    union GPDMA2D_REG_DMA_CH_WK_REG6_RPT_00         REG_DMA_CH_WK_REG6_RPT_00; // 0x440
    union GPDMA2D_REG_DMA_CH_WK_REG6_RPT_01         REG_DMA_CH_WK_REG6_RPT_01; // 0x444
    union GPDMA2D_REG_DMA_CH_WK_REG6_RPT_02         REG_DMA_CH_WK_REG6_RPT_02; // 0x448
    union GPDMA2D_REG_DMA_CH_WK_REG6_RPT_03         REG_DMA_CH_WK_REG6_RPT_03; // 0x44C
    union GPDMA2D_REG_DMA_CH_WK_REG6_RPT_04         REG_DMA_CH_WK_REG6_RPT_04; // 0x450
    union GPDMA2D_REG_DMA_CH_WK_REG6_RPT_05         REG_DMA_CH_WK_REG6_RPT_05; // 0x454
    volatile uint32_t                               REG_RESV_0X458_0X45C[2];
    union GPDMA2D_REG_DMA_CH_WK_REG7_RPT_00         REG_DMA_CH_WK_REG7_RPT_00; // 0x460
    union GPDMA2D_REG_DMA_CH_WK_REG7_RPT_01         REG_DMA_CH_WK_REG7_RPT_01; // 0x464
    union GPDMA2D_REG_DMA_CH_WK_REG7_RPT_02         REG_DMA_CH_WK_REG7_RPT_02; // 0x468
    union GPDMA2D_REG_DMA_CH_WK_REG7_RPT_03         REG_DMA_CH_WK_REG7_RPT_03; // 0x46C
    union GPDMA2D_REG_DMA_CH_WK_REG7_RPT_04         REG_DMA_CH_WK_REG7_RPT_04; // 0x470
    union GPDMA2D_REG_DMA_CH_WK_REG7_RPT_05         REG_DMA_CH_WK_REG7_RPT_05; // 0x474
    volatile uint32_t                               REG_RESV_0X478_0X47C[2];
    union GPDMA2D_REG_DMA_CH_WK_REG8_RPT_00         REG_DMA_CH_WK_REG8_RPT_00; // 0x480
    union GPDMA2D_REG_DMA_CH_WK_REG8_RPT_01         REG_DMA_CH_WK_REG8_RPT_01; // 0x484
    union GPDMA2D_REG_DMA_CH_WK_REG8_RPT_02         REG_DMA_CH_WK_REG8_RPT_02; // 0x488
    union GPDMA2D_REG_DMA_CH_WK_REG8_RPT_03         REG_DMA_CH_WK_REG8_RPT_03; // 0x48C
    union GPDMA2D_REG_DMA_CH_WK_REG8_RPT_04         REG_DMA_CH_WK_REG8_RPT_04; // 0x490
    union GPDMA2D_REG_DMA_CH_WK_REG8_RPT_05         REG_DMA_CH_WK_REG8_RPT_05; // 0x494
    volatile uint32_t                               REG_RESV_0X498_0X49C[2];
    union GPDMA2D_REG_DMA_CH_WK_REG9_RPT_00         REG_DMA_CH_WK_REG9_RPT_00; // 0x4A0
    union GPDMA2D_REG_DMA_CH_WK_REG9_RPT_01         REG_DMA_CH_WK_REG9_RPT_01; // 0x4A4
    union GPDMA2D_REG_DMA_CH_WK_REG9_RPT_02         REG_DMA_CH_WK_REG9_RPT_02; // 0x4A8
    union GPDMA2D_REG_DMA_CH_WK_REG9_RPT_03         REG_DMA_CH_WK_REG9_RPT_03; // 0x4AC
    union GPDMA2D_REG_DMA_CH_WK_REG9_RPT_04         REG_DMA_CH_WK_REG9_RPT_04; // 0x4B0
    union GPDMA2D_REG_DMA_CH_WK_REG9_RPT_05         REG_DMA_CH_WK_REG9_RPT_05; // 0x4B4
    volatile uint32_t                               REG_RESV_0X4B8_0X4BC[2];
    union GPDMA2D_REG_DMA_CH0_RD_MAX_LEN            REG_DMA_CH0_RD_MAX_LEN; // 0x4C0
    union GPDMA2D_REG_DMA_CMD_FIFO0_CTRL            REG_DMA_CMD_FIFO0_CTRL; // 0x4C4
    union GPDMA2D_REG_DMA_CMD_FIFO1_CTRL            REG_DMA_CMD_FIFO1_CTRL; // 0x4C8
    union GPDMA2D_REG_DMA_DIAG_SEL                  REG_DMA_DIAG_SEL; // 0x4CC
    union GPDMA2D_REG_DMA_DIAG_RPT                  REG_DMA_DIAG_RPT; // 0x4D0
    union GPDMA2D_REG_DMA_COM_IRQ_EN                REG_DMA_COM_IRQ_EN; // 0x4D4
    union GPDMA2D_REG_DMA_COM_IRQ_MASK              REG_DMA_COM_IRQ_MASK; // 0x4D8
    union GPDMA2D_REG_DMA_COM_IRQ_CLR               REG_DMA_COM_IRQ_CLR; // 0x4DC
    union GPDMA2D_REG_DMA_COM_IRQ_RAW_STATUS        REG_DMA_COM_IRQ_RAW_STATUS; // 0x4E0
    union GPDMA2D_REG_DMA_COM_IRQ_STATUS            REG_DMA_COM_IRQ_STATUS; // 0x4E4
    union GPDMA2D_REG_DMA_CH5_MAX_LEN               REG_DMA_CH5_MAX_LEN; // 0x4E8
    union GPDMA2D_REG_DMA_AHB_OPTION_CTRL           REG_DMA_AHB_OPTION_CTRL; // 0x4EC
    union GPDMA2D_REG_DMA_SCALER_CTRL0              REG_DMA_SCALER_CTRL0; // 0x4F0
    union GPDMA2D_REG_DMA_SCALER_CTRL1              REG_DMA_SCALER_CTRL1; // 0x4F4
    union GPDMA2D_REG_DMA_SCALER_CTRL2              REG_DMA_SCALER_CTRL2; // 0x4F8
    union GPDMA2D_REG_DMA_SCALER_WK_RPT             REG_DMA_SCALER_WK_RPT; // 0x4FC
    union GPDMA2D_REG_DMA_ONLINE_BUF_CTRL           REG_DMA_ONLINE_BUF_CTRL; // 0x500
} GPDMA2D_RegDef;


#endif // __GPDMA2D_REGFILE_H__

