INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "/opt/Xilinx/Vivado/2018.3/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling apatb_bytestrm_dwordproc.cpp
   Compiling bytestrm_dwordproc.cpp_pre.cpp.tb.cpp
   Compiling bytestrm_dwordproc_test.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
*** Test Passes ***
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_bytestrm_dwordproc_top glbl -prj bytestrm_dwordproc.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /opt/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s bytestrm_dwordproc 
Multi-threading is on. Using 30 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/amiri/Documents/Snippets/HLS/hls_stream/proj_hls_stream/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/amiri/Documents/Snippets/HLS/hls_stream/proj_hls_stream/solution1/sim/verilog/AESL_axi_s_strm_out_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_strm_out_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/amiri/Documents/Snippets/HLS/hls_stream/proj_hls_stream/solution1/sim/verilog/decimate_strm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decimate_strm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/amiri/Documents/Snippets/HLS/hls_stream/proj_hls_stream/solution1/sim/verilog/fifo_w14_d2_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w14_d2_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w14_d2_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/amiri/Documents/Snippets/HLS/hls_stream/proj_hls_stream/solution1/sim/verilog/fifo_w32_d2_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/amiri/Documents/Snippets/HLS/hls_stream/proj_hls_stream/solution1/sim/verilog/fifo_w14_d3_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w14_d3_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w14_d3_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/amiri/Documents/Snippets/HLS/hls_stream/proj_hls_stream/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/amiri/Documents/Snippets/HLS/hls_stream/proj_hls_stream/solution1/sim/verilog/bytestrm_dwordproc_e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bytestrm_dwordproc_e
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/amiri/Documents/Snippets/HLS/hls_stream/proj_hls_stream/solution1/sim/verilog/Block_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Block_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/amiri/Documents/Snippets/HLS/hls_stream/proj_hls_stream/solution1/sim/verilog/strm_bytes2words.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module strm_bytes2words
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/amiri/Documents/Snippets/HLS/hls_stream/proj_hls_stream/solution1/sim/verilog/fifo_w32_d4_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w32_d4_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w32_d4_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/amiri/Documents/Snippets/HLS/hls_stream/proj_hls_stream/solution1/sim/verilog/strm_words2bytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module strm_words2bytes
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/amiri/Documents/Snippets/HLS/hls_stream/proj_hls_stream/solution1/sim/verilog/start_for_strm_words2bytes_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_strm_words2bytes_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_strm_words2bytes_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/amiri/Documents/Snippets/HLS/hls_stream/proj_hls_stream/solution1/sim/verilog/bytestrm_dwordproc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bytestrm_dwordproc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/amiri/Documents/Snippets/HLS/hls_stream/proj_hls_stream/solution1/sim/verilog/AESL_axi_s_strm_in_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_strm_in_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/amiri/Documents/Snippets/HLS/hls_stream/proj_hls_stream/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/amiri/Documents/Snippets/HLS/hls_stream/proj_hls_stream/solution1/sim/verilog/bytestrm_dwordproc.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_bytestrm_dwordproc_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/amiri/Documents/Snippets/HLS/hls_stream/proj_hls_stream/solution1/sim/verilog/start_for_Block_proc_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Block_proc_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Block_proc_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/amiri/Documents/Snippets/HLS/hls_stream/proj_hls_stream/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/amiri/Documents/Snippets/HLS/hls_stream/proj_hls_stream/solution1/sim/verilog/fifo_w16_d2_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/amiri/Documents/Snippets/HLS/hls_stream/proj_hls_stream/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bytestrm_dwordproc_e
Compiling module xil_defaultlib.Block_proc
Compiling module xil_defaultlib.strm_bytes2words
Compiling module xil_defaultlib.decimate_strm
Compiling module xil_defaultlib.strm_words2bytes
Compiling module xil_defaultlib.fifo_w16_d2_A_shiftReg
Compiling module xil_defaultlib.fifo_w16_d2_A
Compiling module xil_defaultlib.fifo_w14_d3_A_shiftReg
Compiling module xil_defaultlib.fifo_w14_d3_A
Compiling module xil_defaultlib.fifo_w14_d2_A_shiftReg
Compiling module xil_defaultlib.fifo_w14_d2_A
Compiling module xil_defaultlib.fifo_w32_d4_A_shiftReg
Compiling module xil_defaultlib.fifo_w32_d4_A
Compiling module xil_defaultlib.fifo_w32_d2_A_shiftReg
Compiling module xil_defaultlib.fifo_w32_d2_A
Compiling module xil_defaultlib.start_for_Block_proc_U0_shiftReg
Compiling module xil_defaultlib.start_for_Block_proc_U0
Compiling module xil_defaultlib.start_for_strm_words2bytes_U0_sh...
Compiling module xil_defaultlib.start_for_strm_words2bytes_U0
Compiling module xil_defaultlib.bytestrm_dwordproc
Compiling module xil_defaultlib.fifo(DEPTH=256)
Compiling module xil_defaultlib.AESL_axi_s_strm_out_V
Compiling module xil_defaultlib.fifo(DEPTH=1024)
Compiling module xil_defaultlib.AESL_axi_s_strm_in_V
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.apatb_bytestrm_dwordproc_top
Compiling module work.glbl
Built simulation snapshot bytestrm_dwordproc

****** Webtalk v2018.3.1 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/amiri/Documents/Snippets/HLS/hls_stream/proj_hls_stream/solution1/sim/verilog/xsim.dir/bytestrm_dwordproc/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun  5 12:05:16 2019...

****** xsim v2018.3.1 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/bytestrm_dwordproc/xsim_script.tcl
# xsim {bytestrm_dwordproc} -autoloadwcfg -tclbatch {bytestrm_dwordproc.tcl}
Vivado Simulator 2018.3
Time resolution is 1 ps
source bytestrm_dwordproc.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "113000"
// RTL Simulation : 1 / 1 [100.00%] @ "5308000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 5327500 ps : File "/home/amiri/Documents/Snippets/HLS/hls_stream/proj_hls_stream/solution1/sim/verilog/bytestrm_dwordproc.autotb.v" Line 312
## quit
INFO: [Common 17-206] Exiting xsim at Wed Jun  5 12:05:23 2019...
*** Test Passes ***
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
