Cadence Genus(TM) Synthesis Solution.
Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 17.21-s010_1, built Wed Feb 07 2018
Options: 
Date:    Wed Apr 28 18:46:26 2021
Host:    cad54 (x86_64 w/Linux 2.6.32-71.el6.x86_64) (2cores*4cpus*1physical cpu*Intel(R) Core(TM) i3-2120 CPU @ 3.30GHz 3072KB) (7955092KB)
OS:      Red Hat Enterprise Linux Server release 6.0 (Santiago)

Checking out license: Genus_Synthesis

Loading tool scripts...

Finished loading tool scripts (26 seconds elapsed).

WARNING: This version of the tool is 1176 days old.
@genus:root: 1> set_db library slow.lib

Threads Configured:3

  Message Summary for Library slow.lib:
  *************************************
  Could not find an attribute in the library. [LBR-436]: 639
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  An unsupported construct was detected in this library. [LBR-40]: 1
  *************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.620000, 125.000000) in library 'slow.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
  Setting attribute of root '/': 'library' = slow.lib
1 slow.lib
@genus:root: 2> read_hdl {add32.v alu.v control_unit.v data_mem.v imm_sx.v insn_mem.v load_stall.v mbr_sx_load.v mbr_sx_store.v mux32four.v mux32three.v mux32two.v program_counter.v register_bank.v riscv_crypto_fu_saes32_32.v riscv_crypto_fu_sboxes_aes_32.v riscv_crypto_fu_sboxes_sm4_32.v riscv_crypto_fu_ssha256_32.v riscv_crypto_fu_ssha512_32.v riscv_crypto_fu_ssm3_32.v riscv_crypto_fu_ssm4_32.v riscv_crypto_fu_32.v rvb_clmul.v rvb_xperm.v bitmanip_top.v core_top.v core.v}
@genus:root: 3> elaborate core
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'core' from file 'core.v'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'core' with default parameters value.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'sz' in module 'rvb_xperm' in file 'rvb_xperm.v' on line 15.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'rs2' in module 'rvb_xperm' in file 'rvb_xperm.v' on line 15.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'mask' in module 'rvb_xperm' in file 'rvb_xperm.v' on line 15.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'sz_log2' in module 'rvb_xperm' in file 'rvb_xperm.v' on line 15.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'rs1' in module 'rvb_xperm' in file 'rvb_xperm.v' on line 15.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'res' in module 'rvb_xperm' in file 'rvb_xperm.v' on line 15.
Warning : Connected signal is wider than input port. [CDFG-464]
        : Signal width (23) does not match width of port 'instruction' (21) of instance 'bitmanip_fu' of module 'bitmanip_top' in file 'core.v' on line 193.
        : This may cause simulation mismatches between the original and synthesized designs.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'core'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:            14             65                                      elaborate
design:core
@genus:root: 4> read_sdc counter_constraints.g
Statistics for commands executed by read_sdc:
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "get_clocks"               - successful      2 , failed      0 (runtime  0.00)
 "get_ports"                - successful      2 , failed      0 (runtime  0.00)
 "set_clock_transition"     - successful      2 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      1 , failed      0 (runtime  0.00)
Total runtime 0
@genus:root: 5> synthesize -to_mapped -effort
Warning : This command will be obsolete in a next major release. [TUI-37]
        : command: 'synthesize'
        : The synthesize command is obsolete. Use the syn_gen, syn_map or syn_opt commands instead.
Error   : A required argument is missing for a flagged command option. [TUI-60] [synthesize]
        : The flag is '-effort'.
        : Check the command usage and correct the input to the command.
  synthesize: synthesizes the design 

Usage: synthesize [-to_generic] [-to_mapped] [-to_clock_gated] [-to_placed]
           [-effort <string>] [-incremental] [-no_incremental] [-spatial]
           [<design>+]

    [-to_generic]:
        stops after RTL is optimized (default for a design that has not been 
        RTL-optimized) 
    [-to_mapped]:
        stops after technology mapping (default for generic and mapped designs) 
    [-to_clock_gated]:
        stops after design is clock gated 
    [-to_placed]:
        stops after the design is placed and optimized 
    [-effort <string>]:
        effort during optimization (high, medium(default), low, or express) 
    [-incremental]:
        incrementally optimizes mapped gates 
    [-no_incremental]:
        does not incrementally optimize mapped gates 
    [-spatial]:
        performs a quick placement to optimize the mapped gates 
    [<design>+]:
        the name of the design(s) 
1
@genus:root: 6> synthesize -to_mapped -effort medium
Warning : This command will be obsolete in a next major release. [TUI-37]
        : command: 'synthesize'
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'core' to generic gates using 'medium' effort.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 31 sequential instances.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 34 hierarchical instances.
Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'core'.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'core'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_4565'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_4565'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_4570'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_4570'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_4566'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_4566'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_4562'
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_4562_c1 in core':
	  (bitmanip_fu_sll_62_35, bitmanip_fu_sll_61_43)
	  (core_alu_sub_42_28, core_alu_add_41_29)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_4562_c2 in core':
	  (bitmanip_fu_sll_62_35, bitmanip_fu_sll_61_43)
	  (core_alu_sub_42_28, core_alu_add_41_29)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_4562_c3 in core':
	  (bitmanip_fu_sll_62_35, bitmanip_fu_sll_61_43)
	  (core_alu_sub_42_28, core_alu_add_41_29)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_4562_c4 in core':
	  (bitmanip_fu_sll_62_35, bitmanip_fu_sll_61_43)
	  (core_alu_sub_42_28, core_alu_add_41_29)

Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_4562'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(2), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_4569'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_4569'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_4568'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_4568'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_4567'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_4567'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_4564'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_4564'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_4563'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_4563'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'core'.
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 4 cpu machine.
        : The requested number of cpus are not available on machine.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 sequential instances.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 sequential instance.
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'core' to generic gates.
Info    : Mapping. [SYNTH-4]
        : Mapping 'core' using 'medium' effort.
Mapper: Libraries have:
	domain _default_: 278 combo usable cells and 172 sequential usable cells
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 4 cpu machine.
Multi-threaded constant propagation [1|0] ...
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[3]'. The constant is '1'.
        : To prevent this optimization, set 'optimize_constant_feedback_seqs' root attribute to 'false'. The instance attribute 'optimize_constant_feedback_seq' controls this optimization. 
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[2]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[1]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[0]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[7]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[6]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[5]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[4]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[11]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[10]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[9]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[8]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[19]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[18]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[17]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[16]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[12]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[13]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[14]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[15]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[20]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[21]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[22]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[23]'. The constant is '1'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 5 hierarchical instances.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'bitmanip_fu_i_rvb_clmul/state_reg[3]'.
        : To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[0]'.
        : This optimization was enabled by the root attribute 'optimize_constant_latches'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[1]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[2]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[3]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[4]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[5]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[6]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[7]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[8]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[9]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[10]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[11]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[12]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[13]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[14]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[15]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[16]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[17]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[18]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[19]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[20]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[21]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[22]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[23]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[24]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[25]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[26]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[27]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[28]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[29]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[30]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[31]'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 sequential instance.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 3 hierarchical instances.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance.
Multi-threaded Virtual Mapping    (4 threads per ST process, 4 of 4 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'clk' target slack:   292 ps
Target path end-point (Pin: register_file/regFile_reg[31][31]/d)

Multi-threaded Technology Mapping (4 threads per ST process, 4 of 4 CPUs usable)
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_map               210248        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           clk               292      883             10000 

 
Global incremental target info
==============================
Cost Group 'clk' target slack:   195 ps
Target path end-point (Pin: register_file/regFile_reg[27][31]/D (DFFHQX1/D))

 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_incr              202451        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           clk               195      256             10000 

Info    : Done mapping. [SYNTH-5]
        : Done mapping 'core'.
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'core' using 'medium' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_iopt                202451        0         0         0        0
 const_prop               202451        0         0         0        0
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay               201929        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                 201929        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                 201929        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                201929        0         0         0        0
 merge_bi                 201327        0         0         0        0
 rem_inv_qb               201310        0         0         0        0
 io_phase                 201174        0         0         0        0
 gate_comp                200233        0         0         0        0
 glob_area                199790        0         0         0        0
 area_down                199501        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         2  (        2 /        2 )  0.04
         rem_buf        32  (       23 /       23 )  0.17
         rem_inv        40  (       24 /       25 )  0.15
        merge_bi        12  (       12 /       12 )  0.13
      rem_inv_qb         5  (        1 /        1 )  0.04
        io_phase        68  (       20 /       20 )  0.37
       gate_comp       910  (      124 /      218 )  5.44
       gcomp_mog        19  (        1 /        1 )  0.69
       glob_area        59  (       32 /       59 )  1.80
       area_down       181  (       42 /       49 )  1.55
      size_n_buf         1  (        0 /        0 )  0.04
  gate_deco_area         0  (        0 /        0 )  0.01
         rem_buf         9  (        0 /        0 )  0.01
         rem_inv        10  (        0 /        0 )  0.02
        merge_bi         0  (        0 /        0 )  0.02
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay               199501        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                 199501        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_area                199501        0         0         0        0
 glob_area                199458        0         0         0        0
 area_down                199418        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.02
         rem_buf         9  (        0 /        0 )  0.01
         rem_inv        10  (        0 /        0 )  0.02
        merge_bi         0  (        0 /        0 )  0.02
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase        44  (        0 /        0 )  0.10
       gate_comp       775  (        2 /       84 )  3.71
       gcomp_mog        18  (        0 /        0 )  0.68
       glob_area        59  (        3 /       59 )  1.75
       area_down       177  (        9 /       14 )  1.25
      size_n_buf         0  (        0 /        0 )  0.03
  gate_deco_area         0  (        0 /        0 )  0.00

Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'core'.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           198            191                                      synthesize
@genus:root: 7> report area
============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.21-s010_1
  Generated on:           Apr 28 2021  06:50:54 pm
  Module:                 core
  Technology library:     tsmc18 1.0
  Operating conditions:   slow (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                    Instance                                  Module                Cell Count  Cell Area  Net Area   Total Area  Wireload     
-----------------------------------------------------------------------------------------------------------------------------------------------
core                                                                                      9509 199417.681     0.000   199417.681    <none> (D) 
  register_file                                 register_bank                             3925 104169.543     0.000   104169.543    <none> (D) 
  crypto_fu                                     riscv_crypto_fu                           1959  34671.067     0.000    34671.067    <none> (D) 
    i_riscv_crypto_fu_ssha512                   riscv_crypto_fu_ssha512                    362   6383.362     0.000     6383.362    <none> (D) 
    i_riscv_crypto_fu_aes32_i_aes_sbox_inv      riscv_crypto_aes_inv_sbox                  153   3236.587     0.000     3236.587    <none> (D) 
      mid                                       riscv_crypto_sbox_inv_mid_4580              68   1397.088     0.000     1397.088    <none> (D) 
      out                                       riscv_crypto_sbox_aesi_out                  42    987.941     0.000      987.941    <none> (D) 
      top                                       riscv_crypto_sbox_aesi_top                  43    851.558     0.000      851.558    <none> (D) 
    i_riscv_crypto_fu_aes32_i_aes_sbox_fwd      riscv_crypto_aes_fwd_sbox                  157   3130.142     0.000     3130.142    <none> (D) 
      mid                                       riscv_crypto_sbox_inv_mid_4581              72   1303.949     0.000     1303.949    <none> (D) 
      out                                       riscv_crypto_sbox_aes_out                   44   1024.531     0.000     1024.531    <none> (D) 
      top                                       riscv_crypto_sbox_aes_top                   41    801.662     0.000      801.662    <none> (D) 
    i_riscv_crypto_fu_ssm4_i_sm4_sbox           riscv_crypto_sm4_sbox                      139   3023.698     0.000     3023.698    <none> (D) 
      mid                                       riscv_crypto_sbox_inv_mid                   63   1224.115     0.000     1224.115    <none> (D) 
      bot                                       riscv_crypto_sbox_sm4_out                   42   1037.837     0.000     1037.837    <none> (D) 
      top                                       riscv_crypto_sbox_sm4_top                   34    761.746     0.000      761.746    <none> (D) 
  bitmanip_fu_i_rvb_clmul                       rvb_clmul                                  754  16568.798     0.000    16568.798    <none> (D) 
  core_alu_sub_42_28_Y_core_alu_add_41_29       addsub_unsigned_367                        219   3372.970     0.000     3372.970    <none> (D) 
  core_control                                  control_unit                               240   3263.198     0.000     3263.198    <none> (D) 
  pc_adder_add_4_17                             add_unsigned                               183   2714.342     0.000     2714.342    <none> (D) 
  core_alu_srl_47_28                            shift_right_vlog_unsigned                  150   2528.064     0.000     2528.064    <none> (D) 
  core_alu_sll_43_28                            shift_left_vlog_unsigned_2455              150   2528.064     0.000     2528.064    <none> (D) 
  pc_latch                                      program_counter                             32   1809.562     0.000     1809.562    <none> (D) 
  core_alu_lt_27_20                             lt_unsigned_2060                           107   1337.213     0.000     1337.213    <none> (D) 
  core_alu_lt_26_29                             lt_signed_2062                             103   1330.560     0.000     1330.560    <none> (D) 
  reg_to_mem                                    mbr_sx_store                                71    878.170     0.000      878.170    <none> (D) 
  bitmanip_fu_sll_62_35_Y_bitmanip_fu_sll_61_43 shift_left_vlog_unsigned_2455_4599          69    848.232     0.000      848.232    <none> (D) 
  stall_unit                                    load_stall                                   9    452.390     0.000      452.390    <none> (D) 
  bitmanip_fu_srl_62_35                         shift_right_vlog_unsigned_4600              32    439.085     0.000      439.085    <none> (D) 

 (D) = wireload is default in technology library
@genus:root: 8> report timing
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'core'.
        : Use 'report timing -lint' for more information.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.21-s010_1
  Generated on:           Apr 28 2021  06:51:04 pm
  Module:                 core
  Operating conditions:   slow (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (0 ps) Setup Check with Pin register_file/regFile_reg[23][31]/CK->D
          Group: clk
     Startpoint: (R) stall_unit/delayed_load_reg/CK
          Clock: (R) clk
       Endpoint: (F) register_file/regFile_reg[23][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     351                  
       Uncertainty:-     100                  
     Required Time:=    9549                  
      Launch Clock:-       0                  
         Data Path:-    9549                  
             Slack:=       0                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  stall_unit/delayed_load_reg/CK      -       -      R     (arrival)   1135     -   100     -       0    (-,-) 
  stall_unit/delayed_load_reg/Q       -       CK->Q  R     DFFHQX2        6  43.7   300   454     454    (-,-) 
  g9556/Y                             -       A->Y   F     INVX8         28 119.2   141   120     574    (-,-) 
  g9547/Y                             -       A->Y   F     AND2X4         8  52.0   128   236     810    (-,-) 
  register_file/g34066/Y              -       A->Y   R     INVX2          3  23.4   179   133     942    (-,-) 
  register_file/g34025/Y              -       C->Y   F     NAND3X2        3  25.9   180   151    1093    (-,-) 
  register_file/g34020/Y              -       A->Y   F     OR2X2          5  25.1   138   279    1373    (-,-) 
  register_file/g33989/Y              -       A->Y   R     INVX4         28 120.4   389   258    1630    (-,-) 
  register_file/g33276/Y              -       B1->Y  F     AOI22X1        1   4.8   195   152    1782    (-,-) 
  register_file/g32613/Y              -       A->Y   R     NAND4X1        1   3.8   184   124    1906    (-,-) 
  register_file/g32389/Y              -       B->Y   F     NOR2X1         1   8.2   107   101    2007    (-,-) 
  register_file/g32297/Y              -       B->Y   R     NAND2X2       26 110.1   707   430    2436    (-,-) 
  g10951/Y                            -       A0->Y  F     AOI22X1        2   8.1   236   152    2589    (-,-) 
  g10919/Y                            -       A->Y   R     INVX1         13  43.8   568   383    2972    (-,-) 
  g10823/Y                            -       B1->Y  F     OAI22X1        2   6.7   179   188    3160    (-,-) 
  g10788/Y                            -       A->Y   R     NOR4X1         1   4.8   326   185    3345    (-,-) 
  g10784/Y                            -       A->Y   F     NAND4X1        1   5.2   169   128    3473    (-,-) 
  g10782/Y                            -       A->Y   R     NOR4X1         2   9.1   433   246    3718    (-,-) 
  core_control/g3734/Y                -       A->Y   F     NOR2X1         1   4.9   112    89    3808    (-,-) 
  core_control/g3741/Y                -       B0->Y  R     AOI211X1       1   8.4   383   244    4052    (-,-) 
  core_control/g3742/Y                -       C0->Y  F     OAI211X2       1  16.3   188   166    4218    (-,-) 
  core_control/g3731/Y                -       A->Y   R     NOR2X4         1  26.1   192   148    4366    (-,-) 
  core_control/g2210/Y                -       A->Y   F     INVX8         32 100.5   109    93    4459    (-,-) 
  g9572/Y                             -       A->Y   F     AND2X2         2   9.5    74   172    4631    (-,-) 
  pc_adder_add_4_17/g2502/Y           -       A->Y   R     NAND2X1        3  10.6   202   125    4756    (-,-) 
  pc_adder_add_4_17/g2389/Y           -       A1->Y  F     OAI21X1        3   8.3   134   128    4884    (-,-) 
  pc_adder_add_4_17/g2384/Y           -       A1N->Y F     OAI2BB1X1      3   8.3   129   235    5119    (-,-) 
  pc_adder_add_4_17/g2382/Y           -       A1N->Y F     OAI2BB1X1      3   9.4   137   240    5359    (-,-) 
  pc_adder_add_4_17/g2380/Y           -       A1N->Y F     OAI2BB1X2      3   9.4    89   194    5553    (-,-) 
  pc_adder_add_4_17/g2378/Y           -       A1N->Y F     OAI2BB1X2      3   9.4    89   181    5734    (-,-) 
  pc_adder_add_4_17/g2376/Y           -       A1N->Y F     OAI2BB1X2      3   9.4    89   181    5914    (-,-) 
  pc_adder_add_4_17/g2374/Y           -       A1N->Y F     OAI2BB1X2      4  13.3   103   192    6106    (-,-) 
  pc_adder_add_4_17/g2371/Y           -       A1N->Y F     OAI2BB1X2      2  10.3    93   187    6294    (-,-) 
  pc_adder_add_4_17/g2367/Y           -       A->Y   R     NAND2X1        2   8.4   170   115    6408    (-,-) 
  pc_adder_add_4_17/g3/Y              -       A1->Y  F     AOI21X1        1   3.4   106    96    6504    (-,-) 
  pc_adder_add_4_17/g2519/Y           -       A->Y   F     OR2X2          3   8.3    84   214    6719    (-,-) 
  pc_adder_add_4_17/g2357/Y           -       A1N->Y F     OAI2BB1X1      3   9.4   137   228    6947    (-,-) 
  pc_adder_add_4_17/g2355/Y           -       A1N->Y F     OAI2BB1X2      4  13.3   103   204    7151    (-,-) 
  pc_adder_add_4_17/g2351/Y           -       A1N->Y F     OAI2BB1X4      4  19.0   100   177    7329    (-,-) 
  pc_adder_add_4_17/g2344/Y           -       A0->Y  R     AOI31X2        3  11.2   249   180    7509    (-,-) 
  pc_adder_add_4_17/g2339/Y           -       A0->Y  F     OAI21X1        2  10.6   153   127    7636    (-,-) 
  pc_adder_add_4_17/g2336/Y           -       A1N->Y F     OAI2BB1X4      4  13.4    83   182    7819    (-,-) 
  pc_adder_add_4_17/g2333/Y           -       A1N->Y F     OAI2BB1X2      4   9.8    94   180    7999    (-,-) 
  pc_adder_add_4_17/g2322/Y           -       A1N->Y F     OAI2BB1X1      3   9.4   137   231    8230    (-,-) 
  pc_adder_add_4_17/g2317/Y           -       A1N->Y F     OAI2BB1X2      2   6.8    79   186    8416    (-,-) 
  pc_adder_add_4_17/g2315/Y           -       A1N->Y F     OAI2BB2X1      2   6.1   128   212    8629    (-,-) 
  g38060/Y                            -       A->Y   R     NOR2X1         1   4.3   180   124    8753    (-,-) 
  g37223/Y                            -       A->Y   F     NOR2X1         2   9.3   105    92    8845    (-,-) 
  g37118/Y                            -       A0->Y  R     AOI21X1        1   9.3   300   209    9054    (-,-) 
  g37057/Y                            -       A0->Y  F     OAI21X2        1  13.1   141   112    9166    (-,-) 
  register_file/g29465/Y              -       A->Y   R     INVX4         31 133.0   427   279    9445    (-,-) 
  register_file/g29160/Y              -       A0->Y  F     OAI21XL        1   2.1   233   104    9549    (-,-) 
  register_file/regFile_reg[23][31]/D <<<     -      F     DFFHQX1        1     -     -     0    9549    (-,-) 
#--------------------------------------------------------------------------------------------------------------

@genus:root: 9> report power
============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.21-s010_1
  Generated on:           Apr 28 2021  06:51:11 pm
  Module:                 core
  Operating conditions:   slow (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                                     Leakage     Dynamic       Total    
           Instance           Cells Power(nW)   Power(nW)    Power(nW)  
------------------------------------------------------------------------
core                           9509  5999.026 17135085.829 17141084.855 
  register_file                3925  3152.220  8950035.136  8953187.355 
  crypto_fu                    1959  1235.132   881941.258   883176.390 
    i_riscv_crypto_fu_ssha512   362   188.756        0.000      188.756 
    i_riscv_cr.._aes_sbox_inv   153   170.797        0.000      170.797 
      mid                        68    78.322        0.000       78.322 
      out                        42    52.485        0.000       52.485 
      top                        43    39.990        0.000       39.990 
    i_riscv_cr.._aes_sbox_fwd   157   162.177        0.000      162.177 
      mid                        72    64.480        0.000       64.480 
      out                        44    54.965        0.000       54.965 
      top                        41    42.732        0.000       42.732 
    i_riscv_cr..m4_i_sm4_sbox   139   156.850        0.000      156.850 
      mid                        63    63.917        0.000       63.917 
      bot                        42    53.711        0.000       53.711 
      top                        34    39.223        0.000       39.223 
  bitmanip_fu_i_rvb_clmul       754   460.720  3400847.557  3401308.277 
  core_alu_s..alu_add_41_29     219   119.108   301622.977   301742.085 
  core_control                  240   103.254    77758.419    77861.673 
  pc_adder_add_4_17             183    93.369   104039.952   104133.321 
  core_alu_sll_43_28            150    49.725   282242.663   282292.389 
  core_alu_srl_47_28            150    49.709   284160.208   284209.917 
  pc_latch                       32    48.970   289795.437   289844.407 
  core_alu_lt_26_29             103    34.976   110586.153   110621.129 
  core_alu_lt_27_20             107    33.999   113116.572   113150.572 
  reg_to_mem                     71    20.238    41654.203    41674.441 
  bitmanip_f.._fu_sll_61_43      69    17.820    48496.704    48514.524 
  stall_unit                      9    16.291    61634.923    61651.214 
  bitmanip_fu_srl_62_35          32    15.348    33813.013    33828.361 

@genus:root: 10> exit
Normal exit.