<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Optimizer Toolkit Core: nhm.hh Source File</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="../../icon_smaller.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Optimizer Toolkit Core
   </div>
   <div id="projectbrief">Performance Ecosystem for Performance Pioneers</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="../../dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="../../dir_aebb8dcc11953d78e620bbef0b9e2183.html">core</a></li><li class="navelem"><a class="el" href="../../dir_7c280a12b67dadfa54933f05072061a6.html">events</a></li><li class="navelem"><a class="el" href="../../dir_99470ca5a260450ccff98c118f8595ec.html">intel</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">nhm.hh</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="preprocessor">#pragma once</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="preprocessor">#include &lt;cstdint&gt;</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="preprocessor">#include &lt;intel_priv.hh&gt;</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="keyword">namespace </span>optkit::intel::nhm{</div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;    <span class="keyword">enum</span> nhm : uint64_t {</div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;        UNHALTED_CORE_CYCLES = 0x3c, <span class="comment">// Count core clock cycles whenever the clock signal on the specific core is running (not halted)</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;        INSTRUCTION_RETIRED = 0xc0, <span class="comment">// Count the number of instructions at retirement</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;        INSTRUCTIONS_RETIRED = 0xc0, <span class="comment">// This is an alias for INSTRUCTION_RETIRED</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;        UNHALTED_REFERENCE_CYCLES = 0x0300, <span class="comment">// Unhalted reference cycles</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;        LLC_REFERENCES = 0x4f2e, <span class="comment">// Count each request originating equiv the core to reference a cache line in the last level cache. The count may include speculation</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;        LAST_LEVEL_CACHE_REFERENCES = 0x4f2e, <span class="comment">// This is an alias for LLC_REFERENCES</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;        LLC_MISSES = 0x412e, <span class="comment">// Count each cache miss condition for references to the last level cache. The event count may include speculation</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;        LAST_LEVEL_CACHE_MISSES = 0x412e, <span class="comment">// This is an equiv for LLC_MISSES</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;        BRANCH_INSTRUCTIONS_RETIRED = 0xc4, <span class="comment">// Count branch instructions at retirement. Specifically</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;        ARITH = 0x14, <span class="comment">// Counts arithmetic multiply and divide operations</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;        ARITH__MASK__NHM_ARITH__CYCLES_DIV_BUSY = 0x100, <span class="comment">// Counts the number of cycles the divider is busy executing divide or square root operations. The divide can be integer</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;        ARITH__MASK__NHM_ARITH__DIV = 0x100 | INTEL_X86_MOD_EDGE | INTEL_X86_MOD_INV | (0x1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Counts the number of divide or square root operations. The divide can be integer</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;        ARITH__MASK__NHM_ARITH__MUL = 0x200, <span class="comment">// Counts the number of multiply operations executed. This includes integer as well as floating point multiply operations but excludes DPPS mul and MPSAD.</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;        BACLEAR = 0xe6, <span class="comment">// Branch address calculator</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;        BACLEAR__MASK__NHM_BACLEAR__BAD_TARGET = 0x200, <span class="comment">// BACLEAR asserted with bad target address</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;        BACLEAR__MASK__NHM_BACLEAR__CLEAR = 0x100, <span class="comment">// BACLEAR asserted</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;        BACLEAR_FORCE_IQ = 0x1a7, <span class="comment">// Instruction queue forced BACLEAR</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;        BOGUS_BR = 0x1e4, <span class="comment">// Counts the number of bogus branches.</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;        BPU_CLEARS = 0xe8, <span class="comment">// Branch prediction Unit clears</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;        BPU_CLEARS__MASK__NHM_BPU_CLEARS__EARLY = 0x100, <span class="comment">// Early Branch Prediction Unit clears</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;        BPU_CLEARS__MASK__NHM_BPU_CLEARS__LATE = 0x200, <span class="comment">// Late Branch Prediction Unit clears</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;        BPU_CLEARS__MASK__NHM_BPU_CLEARS__ANY = 0x300, <span class="comment">// Count any Branch Prediction Unit clears</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;        BPU_MISSED_CALL_RET = 0x1e5, <span class="comment">// Branch prediction unit missed call or return</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;        BR_INST_DECODED = 0x1e0, <span class="comment">// Branch instructions decoded</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;        BR_INST_EXEC = 0x88, <span class="comment">// Branch instructions executed</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;        BR_INST_EXEC__MASK__NHM_BR_INST_EXEC__ANY = 0x7f00, <span class="comment">// Branch instructions executed</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;        BR_INST_EXEC__MASK__NHM_BR_INST_EXEC__COND = 0x100, <span class="comment">// Conditional branch instructions executed</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;        BR_INST_EXEC__MASK__NHM_BR_INST_EXEC__DIRECT = 0x200, <span class="comment">// Unconditional branches executed</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;        BR_INST_EXEC__MASK__NHM_BR_INST_EXEC__DIRECT_NEAR_CALL = 0x1000, <span class="comment">// Unconditional call branches executed</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;        BR_INST_EXEC__MASK__NHM_BR_INST_EXEC__INDIRECT_NEAR_CALL = 0x2000, <span class="comment">// Indirect call branches executed</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;        BR_INST_EXEC__MASK__NHM_BR_INST_EXEC__INDIRECT_NON_CALL = 0x400, <span class="comment">// Indirect non call branches executed</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;        BR_INST_EXEC__MASK__NHM_BR_INST_EXEC__NEAR_CALLS = 0x3000, <span class="comment">// Call branches executed</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;        BR_INST_EXEC__MASK__NHM_BR_INST_EXEC__NON_CALLS = 0x700, <span class="comment">// All non call branches executed</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;        BR_INST_EXEC__MASK__NHM_BR_INST_EXEC__RETURN_NEAR = 0x800, <span class="comment">// Indirect return branches executed</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;        BR_INST_EXEC__MASK__NHM_BR_INST_EXEC__TAKEN = 0x4000, <span class="comment">// Taken branches executed</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;        BR_INST_RETIRED = 0xc4, <span class="comment">// Retired branch instructions</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;        BR_INST_RETIRED__MASK__NHM_BR_INST_RETIRED__ALL_BRANCHES = 0x0, <span class="comment">// Retired branch instructions (Precise Event)</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;        BR_INST_RETIRED__MASK__NHM_BR_INST_RETIRED__CONDITIONAL = 0x100, <span class="comment">// Retired conditional branch instructions (Precise Event)</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;        BR_INST_RETIRED__MASK__NHM_BR_INST_RETIRED__NEAR_CALL = 0x200, <span class="comment">// Retired near call instructions (Precise Event)</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;        BR_MISP_EXEC = 0x89, <span class="comment">// Mispredicted branches executed</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;        BR_MISP_EXEC__MASK__NHM_BR_MISP_EXEC__ANY = 0x7f00, <span class="comment">// Mispredicted branches executed</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;        BR_MISP_EXEC__MASK__NHM_BR_MISP_EXEC__COND = 0x100, <span class="comment">// Mispredicted conditional branches executed</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;        BR_MISP_EXEC__MASK__NHM_BR_MISP_EXEC__DIRECT = 0x200, <span class="comment">// Mispredicted unconditional branches executed</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;        BR_MISP_EXEC__MASK__NHM_BR_MISP_EXEC__DIRECT_NEAR_CALL = 0x1000, <span class="comment">// Mispredicted non call branches executed</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;        BR_MISP_EXEC__MASK__NHM_BR_MISP_EXEC__INDIRECT_NEAR_CALL = 0x2000, <span class="comment">// Mispredicted indirect call branches executed</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;        BR_MISP_EXEC__MASK__NHM_BR_MISP_EXEC__INDIRECT_NON_CALL = 0x400, <span class="comment">// Mispredicted indirect non call branches executed</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;        BR_MISP_EXEC__MASK__NHM_BR_MISP_EXEC__NEAR_CALLS = 0x3000, <span class="comment">// Mispredicted call branches executed</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;        BR_MISP_EXEC__MASK__NHM_BR_MISP_EXEC__NON_CALLS = 0x700, <span class="comment">// Mispredicted non call branches executed</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;        BR_MISP_EXEC__MASK__NHM_BR_MISP_EXEC__RETURN_NEAR = 0x800, <span class="comment">// Mispredicted return branches executed</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;        BR_MISP_EXEC__MASK__NHM_BR_MISP_EXEC__TAKEN = 0x4000, <span class="comment">// Mispredicted taken branches executed</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;        BR_MISP_RETIRED = 0xc5, <span class="comment">// Count Mispredicted Branch Activity</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;        BR_MISP_RETIRED__MASK__NHM_BR_MISP_RETIRED__NEAR_CALL = 0x200, <span class="comment">// Counts mispredicted direct and indirect near unconditional retired calls</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;        CACHE_LOCK_CYCLES = 0x63, <span class="comment">// Cache lock cycles</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;        CACHE_LOCK_CYCLES__MASK__NHM_CACHE_LOCK_CYCLES__L1D = 0x200, <span class="comment">// Cycles L1D locked</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;        CACHE_LOCK_CYCLES__MASK__NHM_CACHE_LOCK_CYCLES__L1D_L2 = 0x100, <span class="comment">// Cycles L1D and L2 locked</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;        CPU_CLK_UNHALTED = 0x3c, <span class="comment">// Cycles when processor is not in halted state</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;        CPU_CLK_UNHALTED__MASK__NHM_CPU_CLK_UNHALTED__THREAD_P = 0x0, <span class="comment">// Cycles when thread is not halted (programmable counter)</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;        CPU_CLK_UNHALTED__MASK__NHM_CPU_CLK_UNHALTED__REF_P = 0x100, <span class="comment">// Reference base clock (133 Mhz) cycles when thread is not halted</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;        CPU_CLK_UNHALTED__MASK__NHM_CPU_CLK_UNHALTED__TOTAL_CYCLES = 0x0 | INTEL_X86_MOD_INV | (0x2 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Total number of elapsed cycles. Does not work when C-state enabled</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;        DTLB_LOAD_MISSES = 0x8, <span class="comment">// Data TLB load misses</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;        DTLB_LOAD_MISSES__MASK__NHM_DTLB_LOAD_MISSES__ANY = 0x100, <span class="comment">// DTLB load misses</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;        DTLB_LOAD_MISSES__MASK__NHM_DTLB_LOAD_MISSES__PDE_MISS = 0x2000, <span class="comment">// DTLB load miss caused by low part of address</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;        DTLB_LOAD_MISSES__MASK__NHM_DTLB_LOAD_MISSES__WALK_COMPLETED = 0x200, <span class="comment">// DTLB load miss page walks complete</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;        DTLB_LOAD_MISSES__MASK__NHM_DTLB_LOAD_MISSES__STLB_HIT = 0x1000, <span class="comment">// DTLB second level hit</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;        DTLB_LOAD_MISSES__MASK__NHM_DTLB_LOAD_MISSES__PDP_MISS = 0x4000, <span class="comment">// Number of DTLB cache load misses where the high part of the linear to physical address translation was missed</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;        DTLB_LOAD_MISSES__MASK__NHM_DTLB_LOAD_MISSES__LARGE_WALK_COMPLETED = 0x8000, <span class="comment">// Counts number of completed large page walks due to load miss in the STLB</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;        DTLB_MISSES = 0x49, <span class="comment">// Data TLB misses</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;        DTLB_MISSES__MASK__NHM_DTLB_MISSES__ANY = 0x100, <span class="comment">// DTLB misses</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;        DTLB_MISSES__MASK__NHM_DTLB_MISSES__STLB_HIT = 0x1000, <span class="comment">// DTLB first level misses but second level hit</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;        DTLB_MISSES__MASK__NHM_DTLB_MISSES__WALK_COMPLETED = 0x200, <span class="comment">// DTLB miss page walks</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;        DTLB_MISSES__MASK__NHM_DTLB_MISSES__PDE_MISS = 0x2000, <span class="comment">// Number of DTLB cache misses where the low part of the linear to physical address translation was missed</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;        DTLB_MISSES__MASK__NHM_DTLB_MISSES__PDP_MISS = 0x4000, <span class="comment">// Number of DTLB misses where the high part of the linear to physical address translation was missed</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;        DTLB_MISSES__MASK__NHM_DTLB_MISSES__LARGE_WALK_COMPLETED = 0x8000, <span class="comment">// Counts number of completed large page walks due to misses in the STLB</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;        EPT = 0x4f, <span class="comment">// Extended Page Directory</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;        EPT__MASK__NHM_EPT__EPDE_MISS = 0x200, <span class="comment">// Extended Page Directory Entry miss</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;        EPT__MASK__NHM_EPT__EPDPE_MISS = 0x800, <span class="comment">// Extended Page Directory Pointer miss</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;        EPT__MASK__NHM_EPT__EPDPE_HIT = 0x400, <span class="comment">// Extended Page Directory Pointer hit</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;        ES_REG_RENAMES = 0x1d5, <span class="comment">// ES segment renames</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;        FP_ASSIST = 0xf7, <span class="comment">// Floating point assists</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;        FP_ASSIST__MASK__NHM_FP_ASSIST__ALL = 0x100, <span class="comment">// Floating point assists (Precise Event)</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;        FP_ASSIST__MASK__NHM_FP_ASSIST__INPUT = 0x400, <span class="comment">// Floating point assists for invalid input value (Precise Event)</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;        FP_ASSIST__MASK__NHM_FP_ASSIST__OUTPUT = 0x200, <span class="comment">// Floating point assists for invalid output value (Precise Event)</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;        FP_COMP_OPS_EXE = 0x10, <span class="comment">// Floating point computational micro-ops</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;        FP_COMP_OPS_EXE__MASK__NHM_FP_COMP_OPS_EXE__MMX = 0x200, <span class="comment">// MMX Uops</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;        FP_COMP_OPS_EXE__MASK__NHM_FP_COMP_OPS_EXE__SSE_DOUBLE_PRECISION = 0x8000, <span class="comment">// SSE* FP double precision Uops</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;        FP_COMP_OPS_EXE__MASK__NHM_FP_COMP_OPS_EXE__SSE_FP = 0x400, <span class="comment">// SSE and SSE2 FP Uops</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;        FP_COMP_OPS_EXE__MASK__NHM_FP_COMP_OPS_EXE__SSE_FP_PACKED = 0x1000, <span class="comment">// SSE FP packed Uops</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;        FP_COMP_OPS_EXE__MASK__NHM_FP_COMP_OPS_EXE__SSE_FP_SCALAR = 0x2000, <span class="comment">// SSE FP scalar Uops</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;        FP_COMP_OPS_EXE__MASK__NHM_FP_COMP_OPS_EXE__SSE_SINGLE_PRECISION = 0x4000, <span class="comment">// SSE* FP single precision Uops</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;        FP_COMP_OPS_EXE__MASK__NHM_FP_COMP_OPS_EXE__SSE2_INTEGER = 0x800, <span class="comment">// SSE2 integer Uops</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;        FP_COMP_OPS_EXE__MASK__NHM_FP_COMP_OPS_EXE__X87 = 0x100, <span class="comment">// Computational floating-point operations executed</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;        FP_MMX_TRANS = 0xcc, <span class="comment">// Floating Point to and from MMX transitions</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;        FP_MMX_TRANS__MASK__NHM_FP_MMX_TRANS__ANY = 0x300, <span class="comment">// All Floating Point to and from MMX transitions</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;        FP_MMX_TRANS__MASK__NHM_FP_MMX_TRANS__TO_FP = 0x100, <span class="comment">// Transitions from MMX to Floating Point instructions</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;        FP_MMX_TRANS__MASK__NHM_FP_MMX_TRANS__TO_MMX = 0x200, <span class="comment">// Transitions from Floating Point to MMX instructions</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;        IFU_IVC = 0x81, <span class="comment">// Instruction Fetch unit victim cache</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;        IFU_IVC__MASK__NHM_IFU_IVC__FULL = 0x100, <span class="comment">// Instruction Fetche unit victim cache full</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;        IFU_IVC__MASK__NHM_IFU_IVC__L1I_EVICTION = 0x200, <span class="comment">// L1 Instruction cache evictions</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;        ILD_STALL = 0x87, <span class="comment">// Instruction Length Decoder stalls</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;        ILD_STALL__MASK__NHM_ILD_STALL__ANY = 0xf00, <span class="comment">// Any Instruction Length Decoder stall cycles</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;        ILD_STALL__MASK__NHM_ILD_STALL__IQ_FULL = 0x400, <span class="comment">// Instruction Queue full stall cycles</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;        ILD_STALL__MASK__NHM_ILD_STALL__LCP = 0x100, <span class="comment">// Length Change Prefix stall cycles</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;        ILD_STALL__MASK__NHM_ILD_STALL__MRU = 0x200, <span class="comment">// Stall cycles due to BPU MRU bypass</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;        ILD_STALL__MASK__NHM_ILD_STALL__REGEN = 0x800, <span class="comment">// Regen stall cycles</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;        INST_DECODED = 0x18, <span class="comment">// Instructions decoded</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;        INST_DECODED__MASK__NHM_INST_DECODED__DEC0 = 0x100, <span class="comment">// Instructions that must be decoded by decoder 0</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;        INST_QUEUE_WRITES = 0x117, <span class="comment">// Instructions written to instruction queue.</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;        INST_QUEUE_WRITE_CYCLES = 0x11e, <span class="comment">// Cycles instructions are written to the instruction queue</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;        INST_RETIRED = 0xc0, <span class="comment">// Instructions retired</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;        INST_RETIRED__MASK__NHM_INST_RETIRED__ANY_P = 0x0, <span class="comment">// Instructions Retired (Precise Event)</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;        INST_RETIRED__MASK__NHM_INST_RETIRED__X87 = 0x200, <span class="comment">// Retired floating-point operations (Precise Event)</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;        IO_TRANSACTIONS = 0x16c, <span class="comment">// I/O transactions</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;        ITLB_FLUSH = 0x1ae, <span class="comment">// Counts the number of ITLB flushes</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;        ITLB_MISSES = 0x85, <span class="comment">// Instruction TLB misses</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;        ITLB_MISSES__MASK__NHM_DTLB_MISSES__ANY = 0x100, <span class="comment">// DTLB misses</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;        ITLB_MISSES__MASK__NHM_DTLB_MISSES__STLB_HIT = 0x1000, <span class="comment">// DTLB first level misses but second level hit</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;        ITLB_MISSES__MASK__NHM_DTLB_MISSES__WALK_COMPLETED = 0x200, <span class="comment">// DTLB miss page walks</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;        ITLB_MISSES__MASK__NHM_DTLB_MISSES__PDE_MISS = 0x2000, <span class="comment">// Number of DTLB cache misses where the low part of the linear to physical address translation was missed</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;        ITLB_MISSES__MASK__NHM_DTLB_MISSES__PDP_MISS = 0x4000, <span class="comment">// Number of DTLB misses where the high part of the linear to physical address translation was missed</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;        ITLB_MISSES__MASK__NHM_DTLB_MISSES__LARGE_WALK_COMPLETED = 0x8000, <span class="comment">// Counts number of completed large page walks due to misses in the STLB</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;        ITLB_MISS_RETIRED = 0x20c8, <span class="comment">// Retired instructions that missed the ITLB (Precise Event)</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;        L1D = 0x51, <span class="comment">// L1D cache</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;        L1D__MASK__NHM_L1D__M_EVICT = 0x400, <span class="comment">// L1D cache lines replaced in M state</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;        L1D__MASK__NHM_L1D__M_REPL = 0x200, <span class="comment">// L1D cache lines allocated in the M state</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;        L1D__MASK__NHM_L1D__M_SNOOP_EVICT = 0x800, <span class="comment">// L1D snoop eviction of cache lines in M state</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;        L1D__MASK__NHM_L1D__REPL = 0x100, <span class="comment">// L1 data cache lines allocated</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;        L1D_ALL_REF = 0x43, <span class="comment">// L1D references</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;        L1D_ALL_REF__MASK__NHM_L1D_ALL_REF__ANY = 0x100, <span class="comment">// All references to the L1 data cache</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;        L1D_ALL_REF__MASK__NHM_L1D_ALL_REF__CACHEABLE = 0x200, <span class="comment">// L1 data cacheable reads and writes</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;        L1D_CACHE_LD = 0x40, <span class="comment">// L1D  cacheable loads. WARNING: event may overcount loads</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;        L1D_CACHE_LD__MASK__NHM_L1D_CACHE_LD__E_STATE = 0x400, <span class="comment">// L1 data cache read in E state</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;        L1D_CACHE_LD__MASK__NHM_L1D_CACHE_LD__I_STATE = 0x100, <span class="comment">// L1 data cache read in I state (misses)</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;        L1D_CACHE_LD__MASK__NHM_L1D_CACHE_LD__M_STATE = 0x800, <span class="comment">// L1 data cache read in M state</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;        L1D_CACHE_LD__MASK__NHM_L1D_CACHE_LD__MESI = 0xf00, <span class="comment">// L1 data cache reads</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;        L1D_CACHE_LD__MASK__NHM_L1D_CACHE_LD__S_STATE = 0x200, <span class="comment">// L1 data cache read in S state</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;        L1D_CACHE_LOCK = 0x42, <span class="comment">// L1 data cache load lock</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;        L1D_CACHE_LOCK__MASK__NHM_L1D_CACHE_LOCK__E_STATE = 0x400, <span class="comment">// L1 data cache load locks in E state</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;        L1D_CACHE_LOCK__MASK__NHM_L1D_CACHE_LOCK__HIT = 0x100, <span class="comment">// L1 data cache load lock hits</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;        L1D_CACHE_LOCK__MASK__NHM_L1D_CACHE_LOCK__M_STATE = 0x800, <span class="comment">// L1 data cache load locks in M state</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;        L1D_CACHE_LOCK__MASK__NHM_L1D_CACHE_LOCK__S_STATE = 0x200, <span class="comment">// L1 data cache load locks in S state</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;        L1D_CACHE_LOCK_FB_HIT = 0x153, <span class="comment">// L1D load lock accepted in fill buffer</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;        L1D_CACHE_PREFETCH_LOCK_FB_HIT = 0x152, <span class="comment">// L1D prefetch load lock accepted in fill buffer</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;        L1D_CACHE_ST = 0x41, <span class="comment">// L1 data cache stores</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;        L1D_CACHE_ST__MASK__NHM_L1D_CACHE_ST__E_STATE = 0x400, <span class="comment">// L1 data cache stores in E state</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;        L1D_CACHE_ST__MASK__NHM_L1D_CACHE_ST__I_STATE = 0x100, <span class="comment">// L1 data cache store in the I state</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;        L1D_CACHE_ST__MASK__NHM_L1D_CACHE_ST__M_STATE = 0x800, <span class="comment">// L1 data cache stores in M state</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;        L1D_CACHE_ST__MASK__NHM_L1D_CACHE_ST__S_STATE = 0x200, <span class="comment">// L1 data cache stores in S state</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;        L1D_CACHE_ST__MASK__NHM_L1D_CACHE_ST__MESI = 0xf00, <span class="comment">// L1 data cache store in all states</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;        L1D_PREFETCH = 0x4e, <span class="comment">// L1D hardware prefetch</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;        L1D_PREFETCH__MASK__NHM_L1D_PREFETCH__MISS = 0x200, <span class="comment">// L1D hardware prefetch misses</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;        L1D_PREFETCH__MASK__NHM_L1D_PREFETCH__REQUESTS = 0x100, <span class="comment">// L1D hardware prefetch requests</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;        L1D_PREFETCH__MASK__NHM_L1D_PREFETCH__TRIGGERS = 0x400, <span class="comment">// L1D hardware prefetch requests triggered</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;        L1D_WB_L2 = 0x28, <span class="comment">// L1 writebacks to L2</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;        L1D_WB_L2__MASK__NHM_L1D_WB_L2__E_STATE = 0x400, <span class="comment">// L1 writebacks to L2 in E state</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;        L1D_WB_L2__MASK__NHM_L1D_WB_L2__I_STATE = 0x100, <span class="comment">// L1 writebacks to L2 in I state (misses)</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;        L1D_WB_L2__MASK__NHM_L1D_WB_L2__M_STATE = 0x800, <span class="comment">// L1 writebacks to L2 in M state</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;        L1D_WB_L2__MASK__NHM_L1D_WB_L2__S_STATE = 0x200, <span class="comment">// L1 writebacks to L2 in S state</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;        L1D_WB_L2__MASK__NHM_L1D_WB_L2__MESI = 0xf00, <span class="comment">// All L1 writebacks to L2</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;        L1I = 0x80, <span class="comment">// L1I instruction fetches</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;        L1I__MASK__NHM_L1I__CYCLES_STALLED = 0x400, <span class="comment">// L1I instruction fetch stall cycles</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;        L1I__MASK__NHM_L1I__HITS = 0x100, <span class="comment">// L1I instruction fetch hits</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;        L1I__MASK__NHM_L1I__MISSES = 0x200, <span class="comment">// L1I instruction fetch misses</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;        L1I__MASK__NHM_L1I__READS = 0x300, <span class="comment">// L1I Instruction fetches</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;        L1I_OPPORTUNISTIC_HITS = 0x183, <span class="comment">// Opportunistic hits in streaming</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;        L2_DATA_RQSTS = 0x26, <span class="comment">// L2 data requests</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;        L2_DATA_RQSTS__MASK__NHM_L2_DATA_RQSTS__ANY = 0xff00, <span class="comment">// All L2 data requests</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;        L2_DATA_RQSTS__MASK__NHM_L2_DATA_RQSTS__DEMAND_E_STATE = 0x400, <span class="comment">// L2 data demand loads in E state</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;        L2_DATA_RQSTS__MASK__NHM_L2_DATA_RQSTS__DEMAND_I_STATE = 0x100, <span class="comment">// L2 data demand loads in I state (misses)</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;        L2_DATA_RQSTS__MASK__NHM_L2_DATA_RQSTS__DEMAND_M_STATE = 0x800, <span class="comment">// L2 data demand loads in M state</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;        L2_DATA_RQSTS__MASK__NHM_L2_DATA_RQSTS__DEMAND_MESI = 0xf00, <span class="comment">// L2 data demand requests</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;        L2_DATA_RQSTS__MASK__NHM_L2_DATA_RQSTS__DEMAND_S_STATE = 0x200, <span class="comment">// L2 data demand loads in S state</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;        L2_DATA_RQSTS__MASK__NHM_L2_DATA_RQSTS__PREFETCH_E_STATE = 0x4000, <span class="comment">// L2 data prefetches in E state</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;        L2_DATA_RQSTS__MASK__NHM_L2_DATA_RQSTS__PREFETCH_I_STATE = 0x1000, <span class="comment">// L2 data prefetches in the I state (misses)</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;        L2_DATA_RQSTS__MASK__NHM_L2_DATA_RQSTS__PREFETCH_M_STATE = 0x8000, <span class="comment">// L2 data prefetches in M state</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;        L2_DATA_RQSTS__MASK__NHM_L2_DATA_RQSTS__PREFETCH_MESI = 0xf000, <span class="comment">// All L2 data prefetches</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;        L2_DATA_RQSTS__MASK__NHM_L2_DATA_RQSTS__PREFETCH_S_STATE = 0x2000, <span class="comment">// L2 data prefetches in the S state</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;        L2_HW_PREFETCH = 0xf3, <span class="comment">// L2 HW prefetches</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;        L2_HW_PREFETCH__MASK__NHM_L2_HW_PREFETCH__HIT = 0x100, <span class="comment">// Count L2 HW prefetcher detector hits</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;        L2_HW_PREFETCH__MASK__NHM_L2_HW_PREFETCH__ALLOC = 0x200, <span class="comment">// Count L2 HW prefetcher allocations</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;        L2_HW_PREFETCH__MASK__NHM_L2_HW_PREFETCH__DATA_TRIGGER = 0x400, <span class="comment">// Count L2 HW data prefetcher triggered</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;        L2_HW_PREFETCH__MASK__NHM_L2_HW_PREFETCH__CODE_TRIGGER = 0x800, <span class="comment">// Count L2 HW code prefetcher triggered</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;        L2_HW_PREFETCH__MASK__NHM_L2_HW_PREFETCH__DCA_TRIGGER = 0x1000, <span class="comment">// Count L2 HW DCA prefetcher triggered</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;        L2_HW_PREFETCH__MASK__NHM_L2_HW_PREFETCH__KICK_START = 0x2000, <span class="comment">// Count L2 HW prefetcher kick started</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;        L2_LINES_IN = 0xf1, <span class="comment">// L2 lines allocated</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;        L2_LINES_IN__MASK__NHM_L2_LINES_IN__ANY = 0x700, <span class="comment">// L2 lines allocated</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;        L2_LINES_IN__MASK__NHM_L2_LINES_IN__E_STATE = 0x400, <span class="comment">// L2 lines allocated in the E state</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;        L2_LINES_IN__MASK__NHM_L2_LINES_IN__S_STATE = 0x200, <span class="comment">// L2 lines allocated in the S state</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;        L2_LINES_OUT = 0xf2, <span class="comment">// L2 lines evicted</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;        L2_LINES_OUT__MASK__NHM_L2_LINES_OUT__ANY = 0xf00, <span class="comment">// L2 lines evicted</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;        L2_LINES_OUT__MASK__NHM_L2_LINES_OUT__DEMAND_CLEAN = 0x100, <span class="comment">// L2 lines evicted by a demand request</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;        L2_LINES_OUT__MASK__NHM_L2_LINES_OUT__DEMAND_DIRTY = 0x200, <span class="comment">// L2 modified lines evicted by a demand request</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;        L2_LINES_OUT__MASK__NHM_L2_LINES_OUT__PREFETCH_CLEAN = 0x400, <span class="comment">// L2 lines evicted by a prefetch request</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;        L2_LINES_OUT__MASK__NHM_L2_LINES_OUT__PREFETCH_DIRTY = 0x800, <span class="comment">// L2 modified lines evicted by a prefetch request</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;        L2_RQSTS = 0x24, <span class="comment">// L2 requests</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;        L2_RQSTS__MASK__NHM_L2_RQSTS__MISS = 0xaa00, <span class="comment">// All L2 misses</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;        L2_RQSTS__MASK__NHM_L2_RQSTS__REFERENCES = 0xff00, <span class="comment">// All L2 requests</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;        L2_RQSTS__MASK__NHM_L2_RQSTS__IFETCH_HIT = 0x1000, <span class="comment">// L2 instruction fetch hits</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;        L2_RQSTS__MASK__NHM_L2_RQSTS__IFETCH_MISS = 0x2000, <span class="comment">// L2 instruction fetch misses</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;        L2_RQSTS__MASK__NHM_L2_RQSTS__IFETCHES = 0x3000, <span class="comment">// L2 instruction fetches</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;        L2_RQSTS__MASK__NHM_L2_RQSTS__LD_HIT = 0x100, <span class="comment">// L2 load hits</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;        L2_RQSTS__MASK__NHM_L2_RQSTS__LD_MISS = 0x200, <span class="comment">// L2 load misses</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;        L2_RQSTS__MASK__NHM_L2_RQSTS__LOADS = 0x300, <span class="comment">// L2 requests</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;        L2_RQSTS__MASK__NHM_L2_RQSTS__PREFETCH_HIT = 0x4000, <span class="comment">// L2 prefetch hits</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;        L2_RQSTS__MASK__NHM_L2_RQSTS__PREFETCH_MISS = 0x8000, <span class="comment">// L2 prefetch misses</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;        L2_RQSTS__MASK__NHM_L2_RQSTS__PREFETCHES = 0xc000, <span class="comment">// All L2 prefetches</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;        L2_RQSTS__MASK__NHM_L2_RQSTS__RFO_HIT = 0x400, <span class="comment">// L2 RFO hits</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;        L2_RQSTS__MASK__NHM_L2_RQSTS__RFO_MISS = 0x800, <span class="comment">// L2 RFO misses</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;        L2_RQSTS__MASK__NHM_L2_RQSTS__RFOS = 0xc00, <span class="comment">// L2 RFO requests</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;        L2_TRANSACTIONS = 0xf0, <span class="comment">// L2 transactions</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;        L2_TRANSACTIONS__MASK__NHM_L2_TRANSACTIONS__ANY = 0x8000, <span class="comment">// All L2 transactions</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;        L2_TRANSACTIONS__MASK__NHM_L2_TRANSACTIONS__FILL = 0x2000, <span class="comment">// L2 fill transactions</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;        L2_TRANSACTIONS__MASK__NHM_L2_TRANSACTIONS__IFETCH = 0x400, <span class="comment">// L2 instruction fetch transactions</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;        L2_TRANSACTIONS__MASK__NHM_L2_TRANSACTIONS__L1D_WB = 0x1000, <span class="comment">// L1D writeback to L2 transactions</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;        L2_TRANSACTIONS__MASK__NHM_L2_TRANSACTIONS__LOAD = 0x100, <span class="comment">// L2 Load transactions</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;        L2_TRANSACTIONS__MASK__NHM_L2_TRANSACTIONS__PREFETCH = 0x800, <span class="comment">// L2 prefetch transactions</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;        L2_TRANSACTIONS__MASK__NHM_L2_TRANSACTIONS__RFO = 0x200, <span class="comment">// L2 RFO transactions</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;        L2_TRANSACTIONS__MASK__NHM_L2_TRANSACTIONS__WB = 0x4000, <span class="comment">// L2 writeback to LLC transactions</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;        L2_WRITE = 0x27, <span class="comment">// L2 demand lock/store RFO</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;        L2_WRITE__MASK__NHM_L2_WRITE__LOCK_E_STATE = 0x4000, <span class="comment">// L2 demand lock RFOs in E state</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;        L2_WRITE__MASK__NHM_L2_WRITE__LOCK_I_STATE = 0x1000, <span class="comment">// L2 demand lock RFOs in I state (misses)</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;        L2_WRITE__MASK__NHM_L2_WRITE__LOCK_S_STATE = 0x2000, <span class="comment">// L2 demand lock RFOs in S state</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;        L2_WRITE__MASK__NHM_L2_WRITE__LOCK_HIT = 0xe000, <span class="comment">// All demand L2 lock RFOs that hit the cache</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;        L2_WRITE__MASK__NHM_L2_WRITE__LOCK_M_STATE = 0x8000, <span class="comment">// L2 demand lock RFOs in M state</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;        L2_WRITE__MASK__NHM_L2_WRITE__LOCK_MESI = 0xf000, <span class="comment">// All demand L2 lock RFOs</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;        L2_WRITE__MASK__NHM_L2_WRITE__RFO_HIT = 0xe00, <span class="comment">// All L2 demand store RFOs that hit the cache</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;        L2_WRITE__MASK__NHM_L2_WRITE__RFO_I_STATE = 0x100, <span class="comment">// L2 demand store RFOs in I state (misses)</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;        L2_WRITE__MASK__NHM_L2_WRITE__RFO_E_STATE = 0x400, <span class="comment">// L2 demand store RFOs in the E state (exclusive)</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;        L2_WRITE__MASK__NHM_L2_WRITE__RFO_M_STATE = 0x800, <span class="comment">// L2 demand store RFOs in M state</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;        L2_WRITE__MASK__NHM_L2_WRITE__RFO_MESI = 0xf00, <span class="comment">// All L2 demand store RFOs</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;        L2_WRITE__MASK__NHM_L2_WRITE__RFO_S_STATE = 0x200, <span class="comment">// L2 demand store RFOs in S state</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;        LARGE_ITLB = 0x82, <span class="comment">// Large instruction TLB</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;        LARGE_ITLB__MASK__NHM_LARGE_ITLB__HIT = 0x100, <span class="comment">// Large ITLB hit</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;        LOAD_DISPATCH = 0x13, <span class="comment">// Loads dispatched</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;        LOAD_DISPATCH__MASK__NHM_LOAD_DISPATCH__ANY = 0x700, <span class="comment">// All loads dispatched</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;        LOAD_DISPATCH__MASK__NHM_LOAD_DISPATCH__MOB = 0x400, <span class="comment">// Loads dispatched from the MOB</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;        LOAD_DISPATCH__MASK__NHM_LOAD_DISPATCH__RS = 0x100, <span class="comment">// Loads dispatched that bypass the MOB</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;        LOAD_DISPATCH__MASK__NHM_LOAD_DISPATCH__RS_DELAYED = 0x200, <span class="comment">// Loads dispatched from stage 305</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;        LOAD_HIT_PRE = 0x14c, <span class="comment">// Load operations conflicting with software prefetches</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;        LONGEST_LAT_CACHE = 0x2e, <span class="comment">// Longest latency cache reference</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;        LONGEST_LAT_CACHE__MASK__NHM_LONGEST_LAT_CACHE__REFERENCE = 0x4f00, <span class="comment">// Longest latency cache reference</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;        LONGEST_LAT_CACHE__MASK__NHM_LONGEST_LAT_CACHE__MISS = 0x4100, <span class="comment">// Longest latency cache miss</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;        LSD = 0xa8, <span class="comment">// Loop stream detector</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;        LSD__MASK__NHM_LSD__ACTIVE = 0x100 | (0x1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles when uops were delivered by the LSD</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;        LSD__MASK__NHM_LSD__INACTIVE = 0x100 | INTEL_X86_MOD_INV | (0x1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles no uops were delivered by the LSD</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;        MACHINE_CLEARS = 0xc3, <span class="comment">// Machine Clear</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;        MACHINE_CLEARS__MASK__NHM_MACHINE_CLEARS__SMC = 0x400, <span class="comment">// Self-Modifying Code detected</span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;        MACHINE_CLEARS__MASK__NHM_MACHINE_CLEARS__CYCLES = 0x100, <span class="comment">// Cycles machine clear asserted</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;        MACHINE_CLEARS__MASK__NHM_MACHINE_CLEARS__MEM_ORDER = 0x200, <span class="comment">// Execution pipeline restart due to Memory ordering conflicts</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;        MACHINE_CLEARS__MASK__NHM_MACHINE_CLEARS__FUSION_ASSIST = 0x1000, <span class="comment">// Counts the number of macro-fusion assists</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;        MACRO_INSTS = 0xd0, <span class="comment">// Macro-fused instructions</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;        MACRO_INSTS__MASK__NHM_MACRO_INSTS__DECODED = 0x100, <span class="comment">// Instructions decoded</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;        MACRO_INSTS__MASK__NHM_MACRO_INSTS__FUSIONS_DECODED = 0x100, <span class="comment">// Macro-fused instructions decoded</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;        MEMORY_DISAMBIGUATION = 0x9, <span class="comment">// Memory Disambiguation Activity</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;        MEMORY_DISAMBIGUATION__MASK__NHM_MEMORY_DISAMBIGUATION__RESET = 0x100, <span class="comment">// Counts memory disambiguation reset cycles</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;        MEMORY_DISAMBIGUATION__MASK__NHM_MEMORY_DISAMBIGUATION__WATCHDOG = 0x400, <span class="comment">// Counts the number of times the memory disambiguation watchdog kicked in</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;        MEMORY_DISAMBIGUATION__MASK__NHM_MEMORY_DISAMBIGUATION__WATCH_CYCLES = 0x800, <span class="comment">// Counts the cycles that the memory disambiguation watchdog is active</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;        MEM_INST_RETIRED = 0xb, <span class="comment">// Memory instructions retired</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;        MEM_INST_RETIRED__MASK__NHM_MEM_INST_RETIRED__LATENCY_ABOVE_THRESHOLD = 0x1000, <span class="comment">// Memory instructions retired above programmed clocks</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;        MEM_INST_RETIRED__MASK__NHM_MEM_INST_RETIRED__LOADS = 0x100, <span class="comment">// Instructions retired which contains a load (Precise Event)</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;        MEM_INST_RETIRED__MASK__NHM_MEM_INST_RETIRED__STORES = 0x200, <span class="comment">// Instructions retired which contains a store (Precise Event)</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;        MEM_LOAD_RETIRED = 0xcb, <span class="comment">// Retired loads</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;        MEM_LOAD_RETIRED__MASK__NHM_MEM_LOAD_RETIRED__DTLB_MISS = 0x8000, <span class="comment">// Retired loads that miss the DTLB (Precise Event)</span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;        MEM_LOAD_RETIRED__MASK__NHM_MEM_LOAD_RETIRED__HIT_LFB = 0x4000, <span class="comment">// Retired loads that miss L1D and hit an previously allocated LFB (Precise Event)</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;        MEM_LOAD_RETIRED__MASK__NHM_MEM_LOAD_RETIRED__L1D_HIT = 0x100, <span class="comment">// Retired loads that hit the L1 data cache (Precise Event)</span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;        MEM_LOAD_RETIRED__MASK__NHM_MEM_LOAD_RETIRED__L2_HIT = 0x200, <span class="comment">// Retired loads that hit the L2 cache (Precise Event)</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;        MEM_LOAD_RETIRED__MASK__NHM_MEM_LOAD_RETIRED__L3_MISS = 0x1000, <span class="comment">// Retired loads that miss the L3 cache (Precise Event)</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;        MEM_LOAD_RETIRED__MASK__NHM_MEM_LOAD_RETIRED__LLC_MISS = 0x1000, <span class="comment">// This is an alias for L3_MISS</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;        MEM_LOAD_RETIRED__MASK__NHM_MEM_LOAD_RETIRED__L3_UNSHARED_HIT = 0x400, <span class="comment">// Retired loads that hit valid versions in the L3 cache (Precise Event)</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;        MEM_LOAD_RETIRED__MASK__NHM_MEM_LOAD_RETIRED__LLC_UNSHARED_HIT = 0x400, <span class="comment">// This is an alias for L3_UNSHARED_HIT</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;        MEM_LOAD_RETIRED__MASK__NHM_MEM_LOAD_RETIRED__OTHER_CORE_L2_HIT_HITM = 0x800, <span class="comment">// Retired loads that hit sibling core&#39;s L2 in modified or unmodified states (Precise Event)</span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;        MEM_STORE_RETIRED = 0xc, <span class="comment">// Retired stores</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;        MEM_STORE_RETIRED__MASK__NHM_MEM_STORE_RETIRED__DTLB_MISS = 0x100, <span class="comment">// Retired stores that miss the DTLB (Precise Event)</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;        MEM_UNCORE_RETIRED = 0xf, <span class="comment">// Load instructions retired which hit offcore</span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;        MEM_UNCORE_RETIRED__MASK__NHM_MEM_UNCORE_RETIRED__OTHER_CORE_L2_HITM = 0x200, <span class="comment">// Load instructions retired that HIT modified data in sibling core (Precise Event)</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;        MEM_UNCORE_RETIRED__MASK__NHM_MEM_UNCORE_RETIRED__REMOTE_CACHE_LOCAL_HOME_HIT = 0x800, <span class="comment">// Load instructions retired remote cache HIT data source (Precise Event)</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;        MEM_UNCORE_RETIRED__MASK__NHM_MEM_UNCORE_RETIRED__REMOTE_DRAM = 0x1000, <span class="comment">// Load instructions retired remote DRAM and remote home-remote cache HITM (Precise Event)</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;        MEM_UNCORE_RETIRED__MASK__NHM_MEM_UNCORE_RETIRED__LOCAL_DRAM = 0x2000, <span class="comment">// Load instructions retired with a data source of local DRAM or locally homed remote hitm (Precise Event)</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;        MEM_UNCORE_RETIRED__MASK__NHM_MEM_UNCORE_RETIRED__L3_DATA_MISS_UNKNOWN = 0x100, <span class="comment">// Load instructions retired where the memory reference missed L3 and data source is unknown (Model 46 only</span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;        MEM_UNCORE_RETIRED__MASK__NHM_MEM_UNCORE_RETIRED__UNCACHEABLE = 0x8000, <span class="comment">// Load instructions retired where the memory reference missed L1</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;        OFFCORE_REQUESTS = 0xb0, <span class="comment">// Offcore memory requests</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;        OFFCORE_REQUESTS__MASK__NHM_OFFCORE_REQUESTS__ANY = 0x8000, <span class="comment">// All offcore requests</span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;        OFFCORE_REQUESTS__MASK__NHM_OFFCORE_REQUESTS__ANY_READ = 0x800, <span class="comment">// Offcore read requests</span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;        OFFCORE_REQUESTS__MASK__NHM_OFFCORE_REQUESTS__ANY_RFO = 0x1000, <span class="comment">// Offcore RFO requests</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;        OFFCORE_REQUESTS__MASK__NHM_OFFCORE_REQUESTS__DEMAND_READ_CODE = 0x200, <span class="comment">// Counts number of offcore demand code read requests. Does not count L2 prefetch requests.</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;        OFFCORE_REQUESTS__MASK__NHM_OFFCORE_REQUESTS__DEMAND_READ_DATA = 0x100, <span class="comment">// Offcore demand data read requests</span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;        OFFCORE_REQUESTS__MASK__NHM_OFFCORE_REQUESTS__DEMAND_RFO = 0x400, <span class="comment">// Offcore demand RFO requests</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;        OFFCORE_REQUESTS__MASK__NHM_OFFCORE_REQUESTS__L1D_WRITEBACK = 0x4000, <span class="comment">// Offcore L1 data cache writebacks</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;        OFFCORE_REQUESTS__MASK__NHM_OFFCORE_REQUESTS__UNCACHED_MEM = 0x2000, <span class="comment">// Counts number of offcore uncached memory requests</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;        OFFCORE_REQUESTS_SQ_FULL = 0x1b2, <span class="comment">// Counts cycles the Offcore Request buffer or Super Queue is full.</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;        PARTIAL_ADDRESS_ALIAS = 0x107, <span class="comment">// False dependencies due to partial address forming</span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;        PIC_ACCESSES = 0xba, <span class="comment">// Programmable interrupt controller</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;        PIC_ACCESSES__MASK__NHM_PIC_ACCESSES__TPR_READS = 0x100, <span class="comment">// Counts number of TPR reads</span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;        PIC_ACCESSES__MASK__NHM_PIC_ACCESSES__TPR_WRITES = 0x200, <span class="comment">// Counts number of TPR writes</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;        RAT_STALLS = 0xd2, <span class="comment">// Register allocation table stalls</span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;        RAT_STALLS__MASK__NHM_RAT_STALLS__FLAGS = 0x100, <span class="comment">// Flag stall cycles</span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;        RAT_STALLS__MASK__NHM_RAT_STALLS__REGISTERS = 0x200, <span class="comment">// Partial register stall cycles</span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;        RAT_STALLS__MASK__NHM_RAT_STALLS__ROB_READ_PORT = 0x400, <span class="comment">// ROB read port stalls cycles</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;        RAT_STALLS__MASK__NHM_RAT_STALLS__SCOREBOARD = 0x800, <span class="comment">// Scoreboard stall cycles</span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;        RAT_STALLS__MASK__NHM_RAT_STALLS__ANY = 0xf00, <span class="comment">// All RAT stall cycles</span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;        RESOURCE_STALLS = 0xa2, <span class="comment">// Processor stalls</span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;        RESOURCE_STALLS__MASK__NHM_RESOURCE_STALLS__FPCW = 0x2000, <span class="comment">// FPU control word write stall cycles</span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;        RESOURCE_STALLS__MASK__NHM_RESOURCE_STALLS__LOAD = 0x200, <span class="comment">// Load buffer stall cycles</span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;        RESOURCE_STALLS__MASK__NHM_RESOURCE_STALLS__MXCSR = 0x4000, <span class="comment">// MXCSR rename stall cycles</span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;        RESOURCE_STALLS__MASK__NHM_RESOURCE_STALLS__RS_FULL = 0x400, <span class="comment">// Reservation Station full stall cycles</span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;        RESOURCE_STALLS__MASK__NHM_RESOURCE_STALLS__STORE = 0x800, <span class="comment">// Store buffer stall cycles</span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;        RESOURCE_STALLS__MASK__NHM_RESOURCE_STALLS__OTHER = 0x8000, <span class="comment">// Other Resource related stall cycles</span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;        RESOURCE_STALLS__MASK__NHM_RESOURCE_STALLS__ROB_FULL = 0x1000, <span class="comment">// ROB full stall cycles</span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;        RESOURCE_STALLS__MASK__NHM_RESOURCE_STALLS__ANY = 0x100, <span class="comment">// Resource related stall cycles</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;        SEG_RENAME_STALLS = 0x1d4, <span class="comment">// Segment rename stall cycles</span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;        SEGMENT_REG_LOADS = 0x1f8, <span class="comment">// Counts number of segment register loads</span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;        SIMD_INT_128 = 0x12, <span class="comment">// 128 bit SIMD integer operations</span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;        SIMD_INT_128__MASK__NHM_SIMD_INT_128__PACK = 0x400, <span class="comment">// 128 bit SIMD integer pack operations</span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;        SIMD_INT_128__MASK__NHM_SIMD_INT_128__PACKED_ARITH = 0x2000, <span class="comment">// 128 bit SIMD integer arithmetic operations</span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;        SIMD_INT_128__MASK__NHM_SIMD_INT_128__PACKED_LOGICAL = 0x1000, <span class="comment">// 128 bit SIMD integer logical operations</span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;        SIMD_INT_128__MASK__NHM_SIMD_INT_128__PACKED_MPY = 0x100, <span class="comment">// 128 bit SIMD integer multiply operations</span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;        SIMD_INT_128__MASK__NHM_SIMD_INT_128__PACKED_SHIFT = 0x200, <span class="comment">// 128 bit SIMD integer shift operations</span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;        SIMD_INT_128__MASK__NHM_SIMD_INT_128__SHUFFLE_MOVE = 0x4000, <span class="comment">// 128 bit SIMD integer shuffle/move operations</span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;        SIMD_INT_128__MASK__NHM_SIMD_INT_128__UNPACK = 0x800, <span class="comment">// 128 bit SIMD integer unpack operations</span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;        SIMD_INT_64 = 0xfd, <span class="comment">// 64 bit SIMD integer operations</span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;        SIMD_INT_64__MASK__NHM_SIMD_INT_64__PACK = 0x400, <span class="comment">// SIMD integer 64 bit pack operations</span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;        SIMD_INT_64__MASK__NHM_SIMD_INT_64__PACKED_ARITH = 0x2000, <span class="comment">// SIMD integer 64 bit arithmetic operations</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;        SIMD_INT_64__MASK__NHM_SIMD_INT_64__PACKED_LOGICAL = 0x1000, <span class="comment">// SIMD integer 64 bit logical operations</span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;        SIMD_INT_64__MASK__NHM_SIMD_INT_64__PACKED_MPY = 0x100, <span class="comment">// SIMD integer 64 bit packed multiply operations</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;        SIMD_INT_64__MASK__NHM_SIMD_INT_64__PACKED_SHIFT = 0x200, <span class="comment">// SIMD integer 64 bit shift operations</span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;        SIMD_INT_64__MASK__NHM_SIMD_INT_64__SHUFFLE_MOVE = 0x4000, <span class="comment">// SIMD integer 64 bit shuffle/move operations</span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;        SIMD_INT_64__MASK__NHM_SIMD_INT_64__UNPACK = 0x800, <span class="comment">// SIMD integer 64 bit unpack operations</span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;        SNOOP_RESPONSE = 0xb8, <span class="comment">// Snoop</span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;        SNOOP_RESPONSE__MASK__NHM_SNOOP_RESPONSE__HIT = 0x100, <span class="comment">// Thread responded HIT to snoop</span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;        SNOOP_RESPONSE__MASK__NHM_SNOOP_RESPONSE__HITE = 0x200, <span class="comment">// Thread responded HITE to snoop</span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;        SNOOP_RESPONSE__MASK__NHM_SNOOP_RESPONSE__HITM = 0x400, <span class="comment">// Thread responded HITM to snoop</span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;        SQ_FULL_STALL_CYCLES = 0x1f6, <span class="comment">// Counts cycles the Offcore Request buffer or Super Queue is full and request(s) are outstanding.</span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;        SQ_MISC = 0xf4, <span class="comment">// Super Queue Activity Related to L2 Cache Access</span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;        SQ_MISC__MASK__NHM_SQ_MISC__PROMOTION = 0x100, <span class="comment">// Counts the number of L2 secondary misses that hit the Super Queue</span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;        SQ_MISC__MASK__NHM_SQ_MISC__PROMOTION_POST_GO = 0x200, <span class="comment">// Counts the number of L2 secondary misses during the Super Queue filling L2</span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;        SQ_MISC__MASK__NHM_SQ_MISC__LRU_HINTS = 0x400, <span class="comment">// Counts number of Super Queue LRU hints sent to L3</span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;        SQ_MISC__MASK__NHM_SQ_MISC__FILL_DROPPED = 0x800, <span class="comment">// Counts the number of SQ L2 fills dropped due to L2 busy</span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;        SQ_MISC__MASK__NHM_SQ_MISC__SPLIT_LOCK = 0x1000, <span class="comment">// Super Queue lock splits across a cache line</span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;        SSE_MEM_EXEC = 0x4b, <span class="comment">// Streaming SIMD executed</span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;        SSE_MEM_EXEC__MASK__NHM_SSE_MEM_EXEC__NTA = 0x100, <span class="comment">// Streaming SIMD L1D NTA prefetch miss</span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;        SSEX_UOPS_RETIRED = 0xc7, <span class="comment">// SIMD micro-ops retired</span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;        SSEX_UOPS_RETIRED__MASK__NHM_SSEX_UOPS_RETIRED__PACKED_DOUBLE = 0x400, <span class="comment">// SIMD Packed-Double Uops retired (Precise Event)</span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;        SSEX_UOPS_RETIRED__MASK__NHM_SSEX_UOPS_RETIRED__PACKED_SINGLE = 0x100, <span class="comment">// SIMD Packed-Single Uops retired (Precise Event)</span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;        SSEX_UOPS_RETIRED__MASK__NHM_SSEX_UOPS_RETIRED__SCALAR_DOUBLE = 0x800, <span class="comment">// SIMD Scalar-Double Uops retired (Precise Event)</span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;        SSEX_UOPS_RETIRED__MASK__NHM_SSEX_UOPS_RETIRED__SCALAR_SINGLE = 0x200, <span class="comment">// SIMD Scalar-Single Uops retired (Precise Event)</span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;        SSEX_UOPS_RETIRED__MASK__NHM_SSEX_UOPS_RETIRED__VECTOR_INTEGER = 0x1000, <span class="comment">// SIMD Vector Integer Uops retired (Precise Event)</span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;        STORE_BLOCKS = 0x6, <span class="comment">// Delayed loads</span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;        STORE_BLOCKS__MASK__NHM_STORE_BLOCKS__AT_RET = 0x400, <span class="comment">// Loads delayed with at-Retirement block code</span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;        STORE_BLOCKS__MASK__NHM_STORE_BLOCKS__L1D_BLOCK = 0x800, <span class="comment">// Cacheable loads delayed with L1D block code</span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;        STORE_BLOCKS__MASK__NHM_STORE_BLOCKS__NOT_STA = 0x100, <span class="comment">// Loads delayed due to a store blocked for unknown data</span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;        STORE_BLOCKS__MASK__NHM_STORE_BLOCKS__STA = 0x200, <span class="comment">// Loads delayed due to a store blocked for an unknown address</span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;        TWO_UOP_INSTS_DECODED = 0x119, <span class="comment">// Two micro-ops instructions decoded</span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;        UOPS_DECODED_DEC0 = 0x13d, <span class="comment">// Micro-ops decoded by decoder 0</span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;        UOPS_DECODED = 0xd1, <span class="comment">// Micro-ops decoded</span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;        UOPS_DECODED__MASK__NHM_UOPS_DECODED__ESP_FOLDING = 0x400, <span class="comment">// Stack pointer instructions decoded</span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;        UOPS_DECODED__MASK__NHM_UOPS_DECODED__ESP_SYNC = 0x800, <span class="comment">// Stack pointer sync operations</span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;        UOPS_DECODED__MASK__NHM_UOPS_DECODED__MS = 0x200, <span class="comment">// Uops decoded by Microcode Sequencer</span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;        UOPS_DECODED__MASK__NHM_UOPS_DECODED__MS_CYCLES_ACTIVE = 0x200 | (0x1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles in which at least one uop is decoded by Microcode Sequencer</span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;        UOPS_EXECUTED = 0xb1, <span class="comment">// Micro-ops executed</span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;        UOPS_EXECUTED__MASK__NHM_UOPS_EXECUTED__PORT0 = 0x100, <span class="comment">// Uops executed on port 0</span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;        UOPS_EXECUTED__MASK__NHM_UOPS_EXECUTED__PORT1 = 0x200, <span class="comment">// Uops executed on port 1</span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;        UOPS_EXECUTED__MASK__NHM_UOPS_EXECUTED__PORT2_CORE = 0x400 | INTEL_X86_MOD_ANY, <span class="comment">// Uops executed on port 2 on any thread (core count only)</span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;        UOPS_EXECUTED__MASK__NHM_UOPS_EXECUTED__PORT3_CORE = 0x800 | INTEL_X86_MOD_ANY, <span class="comment">// Uops executed on port 3 on any thread (core count only)</span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;        UOPS_EXECUTED__MASK__NHM_UOPS_EXECUTED__PORT4_CORE = 0x1000 | INTEL_X86_MOD_ANY, <span class="comment">// Uops executed on port 4 on any thread (core count only)</span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;        UOPS_EXECUTED__MASK__NHM_UOPS_EXECUTED__PORT5 = 0x2000, <span class="comment">// Uops executed on port 5</span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;        UOPS_EXECUTED__MASK__NHM_UOPS_EXECUTED__PORT015 = 0x4000, <span class="comment">// Uops issued on ports 0</span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;        UOPS_EXECUTED__MASK__NHM_UOPS_EXECUTED__PORT234_CORE = 0x8000 | INTEL_X86_MOD_ANY, <span class="comment">// Uops issued on ports 2</span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;        UOPS_EXECUTED__MASK__NHM_UOPS_EXECUTED__PORT015_STALL_CYCLES = 0x4000 | INTEL_X86_MOD_INV | (0x1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles no Uops issued on ports 0</span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;        UOPS_ISSUED = 0xe, <span class="comment">// Micro-ops issued</span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;        UOPS_ISSUED__MASK__NHM_UOPS_ISSUED__ANY = 0x100, <span class="comment">// Uops issued</span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;        UOPS_ISSUED__MASK__NHM_UOPS_ISSUED__STALLED_CYCLES = 0x100 | INTEL_X86_MOD_INV | (0x1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles stalled no issued uops</span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;        UOPS_ISSUED__MASK__NHM_UOPS_ISSUED__FUSED = 0x200, <span class="comment">// Fused Uops issued</span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;        UOPS_RETIRED = 0xc2, <span class="comment">// Micro-ops retired</span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;        UOPS_RETIRED__MASK__NHM_UOPS_RETIRED__ANY = 0x100, <span class="comment">// Uops retired (Precise Event)</span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;        UOPS_RETIRED__MASK__NHM_UOPS_RETIRED__RETIRE_SLOTS = 0x200, <span class="comment">// Retirement slots used (Precise Event)</span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;        UOPS_RETIRED__MASK__NHM_UOPS_RETIRED__ACTIVE_CYCLES = 0x100 | (0x1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles Uops are being retired (Precise Event)</span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;        UOPS_RETIRED__MASK__NHM_UOPS_RETIRED__STALL_CYCLES = 0x100 | INTEL_X86_MOD_INV | (0x1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles No Uops retired (Precise Event)</span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;        UOPS_RETIRED__MASK__NHM_UOPS_RETIRED__MACRO_FUSED = 0x400, <span class="comment">// Macro-fused Uops retired (Precise Event)</span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;        UOP_UNFUSION = 0x1db, <span class="comment">// Micro-ops unfusions due to FP exceptions</span></div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;        OFFCORE_RESPONSE_0 = 0x1b7, <span class="comment">// Offcore response 0 (must provide at least one request and one response umasks)</span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;        OFFCORE_RESPONSE_0__MASK__NHM_OFFCORE_RESPONSE_0__DMND_DATA_RD = 0x100, <span class="comment">// Request: counts the number of demand and DCU prefetch data reads of full and partial cachelines as well as demand data page table entry cacheline reads. Does not count L2 data read prefetches or instruction fetches</span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;        OFFCORE_RESPONSE_0__MASK__NHM_OFFCORE_RESPONSE_0__DMND_RFO = 0x200, <span class="comment">// Request: counts the number of demand and DCU prefetch reads for ownership (RFO) requests generated by a write to data cacheline. Does not count L2 RFO</span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;        OFFCORE_RESPONSE_0__MASK__NHM_OFFCORE_RESPONSE_0__DMND_IFETCH = 0x400, <span class="comment">// Request: counts the number of demand and DCU prefetch instruction cacheline reads. Does not count L2 code read prefetches</span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;        OFFCORE_RESPONSE_0__MASK__NHM_OFFCORE_RESPONSE_0__WB = 0x800, <span class="comment">// Request: counts the number of writeback (modified to exclusive) transactions</span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;        OFFCORE_RESPONSE_0__MASK__NHM_OFFCORE_RESPONSE_0__PF_DATA_RD = 0x1000, <span class="comment">// Request: counts the number of data cacheline reads generated by L2 prefetchers</span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;        OFFCORE_RESPONSE_0__MASK__NHM_OFFCORE_RESPONSE_0__PF_RFO = 0x2000, <span class="comment">// Request: counts the number of RFO requests generated by L2 prefetchers</span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;        OFFCORE_RESPONSE_0__MASK__NHM_OFFCORE_RESPONSE_0__PF_IFETCH = 0x4000, <span class="comment">// Request: counts the number of code reads generated by L2 prefetchers</span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;        OFFCORE_RESPONSE_0__MASK__NHM_OFFCORE_RESPONSE_0__OTHER = 0x8000, <span class="comment">// Request: counts one of the following transaction types</span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;        OFFCORE_RESPONSE_0__MASK__NHM_OFFCORE_RESPONSE_0__ANY_IFETCH = 0x4400, <span class="comment">// Request: combination of PF_IFETCH | DMND_IFETCH</span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;        OFFCORE_RESPONSE_0__MASK__NHM_OFFCORE_RESPONSE_0__ANY_REQUEST = 0xff00, <span class="comment">// Request: combination of all requests umasks</span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;        OFFCORE_RESPONSE_0__MASK__NHM_OFFCORE_RESPONSE_0__ANY_DATA = 0x3300, <span class="comment">// Request: any data read/write request</span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;        OFFCORE_RESPONSE_0__MASK__NHM_OFFCORE_RESPONSE_0__ANY_DATA_RD = 0x1100, <span class="comment">// Request: any data read in request</span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;        OFFCORE_RESPONSE_0__MASK__NHM_OFFCORE_RESPONSE_0__ANY_RFO = 0x2200, <span class="comment">// Request: combination of DMND_RFO | PF_RFO</span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;        OFFCORE_RESPONSE_0__MASK__NHM_OFFCORE_RESPONSE_0__UNCORE_HIT = 0x10000, <span class="comment">// Response: counts L3 Hit: local or remote home requests that hit L3 cache in the uncore with no coherency actions required (snooping)</span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;        OFFCORE_RESPONSE_0__MASK__NHM_OFFCORE_RESPONSE_0__OTHER_CORE_HIT_SNP = 0x20000, <span class="comment">// Response: counts L3 Hit: local or remote home requests that hit L3 cache in the uncore and was serviced by another core with a cross core snoop where no modified copies were found (clean)</span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;        OFFCORE_RESPONSE_0__MASK__NHM_OFFCORE_RESPONSE_0__OTHER_CORE_HITM = 0x40000, <span class="comment">// Response: counts L3 Hit: local or remote home requests that hit L3 cache in the uncore and was serviced by another core with a cross core snoop where modified copies were found (HITM)</span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;        OFFCORE_RESPONSE_0__MASK__NHM_OFFCORE_RESPONSE_0__REMOTE_CACHE_HITM = 0x80000, <span class="comment">// Response: counts L3 Hit: local or remote home requests that hit a remote L3 cacheline in modified (HITM) state</span></div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;        OFFCORE_RESPONSE_0__MASK__NHM_OFFCORE_RESPONSE_0__REMOTE_CACHE_FWD = 0x100000, <span class="comment">// Response: counts L3 Miss: local homed requests that missed the L3 cache and was serviced by forwarded data following a cross package snoop where no modified copies found. (Remote home requests are not counted)</span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;        OFFCORE_RESPONSE_0__MASK__NHM_OFFCORE_RESPONSE_0__REMOTE_DRAM = 0x200000, <span class="comment">// Response: counts L3 Miss: remote home requests that missed the L3 cache and were serviced by remote DRAM</span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;        OFFCORE_RESPONSE_0__MASK__NHM_OFFCORE_RESPONSE_0__LOCAL_DRAM = 0x400000, <span class="comment">// Response: counts L3 Miss: local home requests that missed the L3 cache and were serviced by local DRAM</span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;        OFFCORE_RESPONSE_0__MASK__NHM_OFFCORE_RESPONSE_0__NON_DRAM = 0x800000, <span class="comment">// Response: Non-DRAM requests that were serviced by IOH</span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;        OFFCORE_RESPONSE_0__MASK__NHM_OFFCORE_RESPONSE_0__ANY_CACHE_DRAM = 0x7f0000, <span class="comment">// Response: requests serviced by any source but IOH</span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;        OFFCORE_RESPONSE_0__MASK__NHM_OFFCORE_RESPONSE_0__ANY_DRAM = 0x600000, <span class="comment">// Response: requests serviced by local or remote DRAM</span></div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;        OFFCORE_RESPONSE_0__MASK__NHM_OFFCORE_RESPONSE_0__ANY_LLC_MISS = 0xf80000, <span class="comment">// Response: requests that missed in L3</span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;        OFFCORE_RESPONSE_0__MASK__NHM_OFFCORE_RESPONSE_0__LOCAL_CACHE_DRAM = 0x470000, <span class="comment">// Response: requests hit local core or uncore caches or local DRAM</span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;        OFFCORE_RESPONSE_0__MASK__NHM_OFFCORE_RESPONSE_0__REMOTE_CACHE_DRAM = 0x380000, <span class="comment">// Response: requests that miss L3 and hit remote caches or DRAM</span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;        OFFCORE_RESPONSE_0__MASK__NHM_OFFCORE_RESPONSE_0__ANY_RESPONSE = 0xff0000, <span class="comment">// Response: combination of all response umasks</span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;        </div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;    };</div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;};</div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160; </div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="keyword">namespace </span>nhm = optkit::intel::nhm;</div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
