$date
	Sun May  8 12:19:39 2022
$end
$version
	Questa Intel Starter FPGA Edition Version 2021.2
$end
$timescale
	1ps
$end

$scope module ALU_tb $end
$var reg 8 ! INPUTA [7:0] $end
$var reg 8 " INPUTB [7:0] $end
$var reg 3 # op [2:0] $end
$var reg 1 $ SC_IN $end
$var wire 1 % OUT [7] $end
$var wire 1 & OUT [6] $end
$var wire 1 ' OUT [5] $end
$var wire 1 ( OUT [4] $end
$var wire 1 ) OUT [3] $end
$var wire 1 * OUT [2] $end
$var wire 1 + OUT [1] $end
$var wire 1 , OUT [0] $end
$var wire 1 - Zero $end
$var reg 8 . expected [7:0] $end

$scope task test_alu_func $end
$upscope $end

$scope module uut $end
$var parameter 32 / W $end
$var parameter 32 0 Ops $end
$var wire 1 1 InputA [7] $end
$var wire 1 2 InputA [6] $end
$var wire 1 3 InputA [5] $end
$var wire 1 4 InputA [4] $end
$var wire 1 5 InputA [3] $end
$var wire 1 6 InputA [2] $end
$var wire 1 7 InputA [1] $end
$var wire 1 8 InputA [0] $end
$var wire 1 9 InputB [7] $end
$var wire 1 : InputB [6] $end
$var wire 1 ; InputB [5] $end
$var wire 1 < InputB [4] $end
$var wire 1 = InputB [3] $end
$var wire 1 > InputB [2] $end
$var wire 1 ? InputB [1] $end
$var wire 1 @ InputB [0] $end
$var wire 1 A OP [2] $end
$var wire 1 B OP [1] $end
$var wire 1 C OP [0] $end
$var wire 1 D SC_in $end
$var reg 8 E Out [7:0] $end
$var reg 1 F Zero $end
$var reg 1 G Parity $end
$var reg 1 H Odd $end
$var reg 3 I op_mnemonic [2:0] $end
$var wire 1 J difference $end
$var wire 1 K mask $end
$upscope $end
$upscope $end

$scope begin std $end
$upscope $end

$scope begin Definitions $end
$upscope $end

$scope begin ALU_sv_unit $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 !
b1 "
b0 #
0$
b10 .
b10 E
0F
1G
0H
b0 I
b1000 /
b11 0
0,
1+
0*
0)
0(
0'
0&
0%
0-
0J
1K
0D
0C
0B
0A
1@
0?
0>
0=
0<
0;
0:
09
18
07
06
05
04
03
02
01
$end
