
*** Running vivado
    with args -log top_test.rdi -applog -m32 -messageDb vivado.pb -mode batch -source top_test.tcl -notrace


****** Vivado v2012.3
  **** Build 209282 by xbuild on Thu Oct 18 20:54:02 MDT 2012
    ** Copyright 1986-1999, 2001-2012 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-81] Feature available: Implementation
INFO: [Common 17-81] Feature available: Synthesis
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.3/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.3/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.3/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source top_test.tcl -notrace
INFO: [Netlist 29-17] Analyzing 258 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/14.3/ISE_DS/PlanAhead/data\parts/xilinx/virtex7/virtex7/xc7vx485t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.3/ISE_DS/PlanAhead/data\parts/xilinx/virtex7/virtex7/xc7vx485t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/14.3/ISE_DS/PlanAhead/data/parts/xilinx/virtex7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/14.3/ISE_DS/PlanAhead/data\parts/xilinx/virtex7/PinFunctions.xml...
Loading package from C:/Xilinx/14.3/ISE_DS/PlanAhead/data\parts/xilinx/virtex7/virtex7/xc7vx485t/ffg1761/Package.xml
Loading io standards from C:/Xilinx/14.3/ISE_DS/PlanAhead/data\./parts/xilinx/virtex7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.3/ISE_DS/PlanAhead/data\parts/xilinx/virtex7/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.3/ISE_DS/PlanAhead/data\./parts/xilinx/virtex7/drc.xml
Parsing XDC File [C:/work/psx_synthesis/hdmi_test_v5/hdmi_test_v5.runs/impl_1/.Xil/Vivado-9048-TomatoBiscuit/dcp/top_test.xdc]
Finished Parsing XDC File [C:/work/psx_synthesis/hdmi_test_v5/hdmi_test_v5.runs/impl_1/.Xil/Vivado-9048-TomatoBiscuit/dcp/top_test.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): elapsed = 00:00:00.186ÍIºôÚ¬. . Memory (MB): peak = 640.402 ; gain = 0.301
Restoring placement.
Restored 51 out of 51 XDEF sites from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 964 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 31 instances
  FD => FDCE: 321 instances
  FDC => FDCE: 41 instances
  FDE => FDCE: 32 instances
  FDP => FDPE: 72 instances
  FDR => FDRE: 60 instances
  FDS => FDSE: 10 instances
  INV => LUT1: 6 instances
  LDC => LDCE: 1 instances
  MUXF5 => LUT3: 2 instances
  MUXF6 => LUT3: 1 instances
  RAMB36 => RAMB36E1: 258 instances
  SRL16 => SRL16E: 128 instances
  SRLC16E => SRL16E: 1 instances

Phase 0 | Netlist Checksum: a9a6f281
read_checkpoint: Time (s): elapsed = 00:00:32 . Memory (MB): peak = 640.402 ; gain = 448.063
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Logic Optimization | Checksum: 2abb24f5
Netlist sorting complete. Time (s): elapsed = 00:00:00.6259Aº á¬. . Memory (MB): peak = 740.277 ; gain = 0.000

Phase 1 Retarget

INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: af4d87e2

Time (s): elapsed = 00:00:02 . Memory (MB): peak = 740.277 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-10] Eliminated 134 cells.
Phase 2 Constant Propagation | Checksum: 7bcb6440

Time (s): elapsed = 00:00:27 . Memory (MB): peak = 812.406 ; gain = 72.129

Phase 3 Sweep
WARNING: [Opt 31-6] Deleting driverless net: n_28232_ila.
WARNING: [Opt 31-6] Deleting driverless net: n_28233_ila.
WARNING: [Opt 31-6] Deleting driverless net: n_28234_ila.
WARNING: [Opt 31-6] Deleting driverless net: n_28235_ila.
WARNING: [Opt 31-6] Deleting driverless net: n_28236_ila.
WARNING: [Opt 31-6] Deleting driverless net: n_28237_ila.
WARNING: [Opt 31-6] Deleting driverless net: n_28238_ila.
WARNING: [Opt 31-6] Deleting driverless net: n_28239_ila.
WARNING: [Opt 31-6] Deleting driverless net: n_28240_ila.
WARNING: [Opt 31-6] Deleting driverless net: n_28241_ila.
WARNING: [Opt 31-6] Deleting driverless net: n_28246_ila.
WARNING: [Opt 31-6] Deleting driverless net: n_28247_ila.
WARNING: [Opt 31-6] Deleting driverless net: n_28248_ila.
WARNING: [Opt 31-6] Deleting driverless net: n_28249_ila.
WARNING: [Opt 31-6] Deleting driverless net: n_28286_ila.
WARNING: [Opt 31-6] Deleting driverless net: n_28287_ila.
WARNING: [Opt 31-6] Deleting driverless net: ila/TRIG0[59].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[100].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[101].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[102].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[103].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[104].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[105].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[110].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[106].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[111].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[107].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[112].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[108].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[113].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[109].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[114].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[115].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[120].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[116].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[121].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[117].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[122].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[118].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[123].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[119].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[124].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[125].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[126].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[127].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[8].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[9].
WARNING: [Opt 31-6] Deleting driverless net: ila/TRIG0[8].
WARNING: [Opt 31-6] Deleting driverless net: ila/TRIG0[9].
INFO: [Common 17-14] Message 'Opt 31-6' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_limit to change the current settings.
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[46].
INFO: [Opt 31-12] Eliminated 128 unconnected nets.
INFO: [Opt 31-11] Eliminated 52 unconnected cells.
Phase 3 Sweep | Checksum: d7466ffd

Time (s): elapsed = 00:00:29 . Memory (MB): peak = 812.406 ; gain = 72.129
Ending Logic Optimization Task | Checksum: d7466ffd

Time (s): elapsed = 00:00:29 . Memory (MB): peak = 812.406 ; gain = 72.129
Netlist sorting complete. Time (s): elapsed = 00:00:00.3529Aº á¬. . Memory (MB): peak = 812.406 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-83] Releasing license: Implementation
opt_design: Time (s): elapsed = 00:00:45 . Memory (MB): peak = 863.938 ; gain = 223.535
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): elapsed = 00:00:01 . Memory (MB): peak = 866.672 ; gain = 0.000
write_checkpoint: Time (s): elapsed = 00:00:06 . Memory (MB): peak = 866.672 ; gain = 2.734
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads

Starting Placer Task
Effort Level for place_design : MEDIUM (Default)
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Mandatory Logic Optimization
Netlist sorting complete. Time (s): elapsed = 00:00:00.361±GºÜ¬. . Memory (MB): peak = 872.203 ; gain = 1.184
Phase 1 Mandatory Logic Optimization | Checksum: e32d42f0

Time (s): elapsed = 00:00:02 . Memory (MB): peak = 872.203 ; gain = 5.531

Phase 2 Build SLR Info
Phase 2 Build SLR Info | Checksum: e32d42f0

Time (s): elapsed = 00:00:02 . Memory (MB): peak = 872.719 ; gain = 6.047

Phase 3 Add Constraints
Phase 3 Add Constraints | Checksum: e32d42f0

Time (s): elapsed = 00:00:02 . Memory (MB): peak = 872.719 ; gain = 6.047

Phase 4 Build Shapes
Phase 4 Build Shapes | Checksum: d40d511a

Time (s): elapsed = 00:00:05 . Memory (MB): peak = 874.043 ; gain = 7.371

Phase 5 Implementation Feasibility check
WARNING: [Place 30-568] A LUT 'icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC {LDCE}
Phase 5 Implementation Feasibility check | Checksum: d40d511a

Time (s): elapsed = 00:00:07 . Memory (MB): peak = 874.855 ; gain = 8.184

Phase 6 PrePlace Elements
Phase 6 PrePlace Elements | Checksum: 82893c32

Time (s): elapsed = 00:00:07 . Memory (MB): peak = 874.855 ; gain = 8.184

Phase 7 Placer Initialization

Phase 7.1 IO & Clk Placer & Init

Phase 7.1.1 IO / Clock Placer

Phase 7.1.2 Build Placer Device

Phase 7.1.2.1 Place Init Device
Phase 7.1.2.1 Place Init Device | Checksum: 82893c32

Time (s): elapsed = 00:00:09 . Memory (MB): peak = 874.879 ; gain = 8.207
Phase 7.1.2 Build Placer Device | Checksum: 82893c32

Time (s): elapsed = 00:00:09 . Memory (MB): peak = 874.879 ; gain = 8.207
Phase 7.1.1 IO / Clock Placer | Checksum: 82893c32

Time (s): elapsed = 00:00:09 . Memory (MB): peak = 874.879 ; gain = 8.207
Phase 7.1 IO & Clk Placer & Init | Checksum: 82893c32

Time (s): elapsed = 00:00:10 . Memory (MB): peak = 874.879 ; gain = 8.207

Phase 7.2 Build Placer Netlist

Phase 7.2.1 Place Init Design
Phase 7.2.1 Place Init Design | Checksum: 97d6445e

Time (s): elapsed = 00:00:15 . Memory (MB): peak = 881.695 ; gain = 15.023
Phase 7.2 Build Placer Netlist | Checksum: 97d6445e

Time (s): elapsed = 00:00:15 . Memory (MB): peak = 881.695 ; gain = 15.023

Phase 7.3 Constrain Clocks
Phase 7.3 Constrain Clocks | Checksum: 97d6445e

Time (s): elapsed = 00:00:15 . Memory (MB): peak = 881.695 ; gain = 15.023
Phase 7 Placer Initialization | Checksum: 97d6445e

Time (s): elapsed = 00:00:15 . Memory (MB): peak = 881.695 ; gain = 15.023

Phase 8 Global Placement

*** Running vivado
    with args -log top_test.rdi -applog -m64 -messageDb vivado.pb -mode batch -source top_test.tcl -notrace


****** Vivado v2013.2 (64-bit)
  **** Build 272601 by xbuild on Sat Jun 15 11:11:11 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: Implementation
INFO: [Common 17-81] Feature available: Implementation
INFO: [Common 17-78] Attempting to get a license: Synthesis
INFO: [Common 17-81] Feature available: Synthesis
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/Vivado/2013.2/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/Vivado/2013.2/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/Vivado/2013.2/data/parts/xilinx/rtl/prims/rtl_prims.xml]
INFO: [Common 17-362] Using Tcl App repository from '/opt/Xilinx/Vivado/2013.2/data/XilinxTclStore'.
INFO: [Common 17-364] Updating Tcl app persistent manifest '/root/.Xilinx/Vivado/tclapp/manifest.tcl'
source top_test.tcl -notrace
Command: read_checkpoint /work/team_psx/labs/lab2_sound/hdmi_test_v5/hdmi_test_v5.runs/impl_1/top_test.dcp
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.2
Loading clock regions from /opt/Xilinx/Vivado/2013.2/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2013.2/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2013.2/data/parts/xilinx/virtex7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2013.2/data/parts/xilinx/virtex7/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2013.2/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ffg1761/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2013.2/data/./parts/xilinx/virtex7/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/Vivado/2013.2/data/parts/xilinx/virtex7/ConfigModes.xml
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Common 17-78] Attempting to get a license: Internal_bitstream
WARNING: [Common 17-301] Failed to get a license: Internal_bitstream
Parsing XDC File [/work/team_psx/labs/lab2_sound/hdmi_test_v5/hdmi_test_v5.runs/impl_1/.Xil/Vivado-5086-liberty.ece.cmu.edu/dcp/top_test.xdc]
WARNING: [Vivado 12-584] No ports matched 'GPIO_LED_6_LS'. [/work/team_psx/labs/lab2_sound/hdmi_test_v5/hdmi_test_v5.srcs/constrs_1/new/top_test.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/work/team_psx/labs/lab2_sound/hdmi_test_v5/hdmi_test_v5.srcs/constrs_1/new/top_test.xdc:96]
WARNING: [Vivado 12-584] No ports matched 'GPIO_LED_7_LS'. [/work/team_psx/labs/lab2_sound/hdmi_test_v5/hdmi_test_v5.srcs/constrs_1/new/top_test.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/work/team_psx/labs/lab2_sound/hdmi_test_v5/hdmi_test_v5.srcs/constrs_1/new/top_test.xdc:97]
WARNING: [Vivado 12-584] No ports matched 'GPIO_LED_6_LS'. [/work/team_psx/labs/lab2_sound/hdmi_test_v5/hdmi_test_v5.srcs/constrs_1/new/top_test.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/work/team_psx/labs/lab2_sound/hdmi_test_v5/hdmi_test_v5.srcs/constrs_1/new/top_test.xdc:100]
WARNING: [Vivado 12-584] No ports matched 'GPIO_LED_7_LS'. [/work/team_psx/labs/lab2_sound/hdmi_test_v5/hdmi_test_v5.srcs/constrs_1/new/top_test.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/work/team_psx/labs/lab2_sound/hdmi_test_v5/hdmi_test_v5.srcs/constrs_1/new/top_test.xdc:101]
WARNING: [Vivado 12-584] No ports matched 'IIC_RST'. [/work/team_psx/labs/lab2_sound/hdmi_test_v5/hdmi_test_v5.srcs/constrs_1/new/top_test.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/work/team_psx/labs/lab2_sound/hdmi_test_v5/hdmi_test_v5.srcs/constrs_1/new/top_test.xdc:103]
WARNING: [Vivado 12-584] No ports matched 'IIC_RST'. [/work/team_psx/labs/lab2_sound/hdmi_test_v5/hdmi_test_v5.srcs/constrs_1/new/top_test.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/work/team_psx/labs/lab2_sound/hdmi_test_v5/hdmi_test_v5.srcs/constrs_1/new/top_test.xdc:104]
Finished Parsing XDC File [/work/team_psx/labs/lab2_sound/hdmi_test_v5/hdmi_test_v5.runs/impl_1/.Xil/Vivado-5086-liberty.ece.cmu.edu/dcp/top_test.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1104.938 ; gain = 11.125
Restoring placement.
Restored 48 out of 48 XDEF sites from archive | CPU: 0.530000 secs | Memory: 11.750557 MB |
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 351256b2
read_checkpoint: Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1108.473 ; gain = 956.773
Command: opt_design
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.52 . Memory (MB): peak = 1111.484 ; gain = 3.012

Starting Logic Optimization Task
Logic Optimization | Checksum: 1aa4a5ef
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 4a576db5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1197.223 ; gain = 85.738

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 1 inverter(s).
INFO: [Opt 31-10] Eliminated 62 cells.
Phase 2 Constant Propagation | Checksum: aea5f4bc

Time (s): cpu = 00:01:28 ; elapsed = 00:01:28 . Memory (MB): peak = 1197.223 ; gain = 85.738

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 116 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 0cd322a4

Time (s): cpu = 00:01:29 ; elapsed = 00:01:30 . Memory (MB): peak = 1197.223 ; gain = 85.738
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 0cd322a4

Time (s): cpu = 00:01:33 ; elapsed = 00:01:33 . Memory (MB): peak = 1227.586 ; gain = 116.102

Starting Power Optimization Task
Ending Power Optimization Task | Checksum: 0cd322a4

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1227.586 ; gain = 0.000
20 Infos, 7 Warnings, 6 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:33 ; elapsed = 00:01:34 . Memory (MB): peak = 1227.586 ; gain = 119.113
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.87 . Memory (MB): peak = 1227.836 ; gain = 0.000
Command: place_design
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1227.836 ; gain = 0.000

Phase 1.1 Mandatory Logic Optimization
INFO: [Opt 31-138] Pushed 0 inverter(s).
Phase 1.1 Mandatory Logic Optimization | Checksum: 3c9f9105

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1227.836 ; gain = 0.000

Phase 1.2 Build Super Logic Region (SLR) Database
Phase 1.2 Build Super Logic Region (SLR) Database | Checksum: 3c9f9105

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1227.836 ; gain = 0.000

Phase 1.3 Add Constraints
Phase 1.3 Add Constraints | Checksum: 3c9f9105

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1227.836 ; gain = 0.000

Phase 1.4 Routing Based Site Exclusion
Phase 1.4 Routing Based Site Exclusion | Checksum: 3c9f9105

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1227.836 ; gain = 0.000

Phase 1.5 Build Macros
Phase 1.5 Build Macros | Checksum: 5573ddbb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1227.836 ; gain = 0.000

Phase 1.6 Implementation Feasibility check
Phase 1.6 Implementation Feasibility check | Checksum: 5573ddbb

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1227.836 ; gain = 0.000

Phase 1.7 Pre-Place Cells
Phase 1.7 Pre-Place Cells | Checksum: 5573ddbb

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1227.836 ; gain = 0.000

Phase 1.8 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.8 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 5573ddbb

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1282.910 ; gain = 55.074

Phase 1.9 Build Placer Netlist Model

Phase 1.9.1 Place Init Design
Phase 1.9.1 Place Init Design | Checksum: 65e05f27

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1306.945 ; gain = 79.109
Phase 1.9 Build Placer Netlist Model | Checksum: 65e05f27

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1306.945 ; gain = 79.109

Phase 1.10 Constrain Clocks/Macros

Phase 1.10.1 Constrain Global/Regional Clocks
Phase 1.10.1 Constrain Global/Regional Clocks | Checksum: 65e05f27

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1306.945 ; gain = 79.109
Phase 1.10 Constrain Clocks/Macros | Checksum: 65e05f27

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1306.945 ; gain = 79.109
Phase 1 Placer Initialization | Checksum: 65e05f27

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1306.945 ; gain = 79.109

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: a0263f1c

Time (s): cpu = 00:03:47 ; elapsed = 00:01:22 . Memory (MB): peak = 1362.012 ; gain = 134.176

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: a0263f1c

Time (s): cpu = 00:03:47 ; elapsed = 00:01:22 . Memory (MB): peak = 1362.012 ; gain = 134.176

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: a2d41b88

Time (s): cpu = 00:03:48 ; elapsed = 00:01:23 . Memory (MB): peak = 1362.012 ; gain = 134.176

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 5c1a0b54

Time (s): cpu = 00:03:49 ; elapsed = 00:01:24 . Memory (MB): peak = 1362.012 ; gain = 134.176

Phase 3.4 Timing Path Optimizer
Phase 3.4 Timing Path Optimizer | Checksum: 5c1a0b54

Time (s): cpu = 00:03:49 ; elapsed = 00:01:24 . Memory (MB): peak = 1362.012 ; gain = 134.176

Phase 3.5 Commit Small Macros & Core Logic
Phase 3.5 Commit Small Macros & Core Logic | Checksum: 135c62554

Time (s): cpu = 00:04:11 ; elapsed = 00:01:39 . Memory (MB): peak = 1521.387 ; gain = 293.551

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 135c62554

Time (s): cpu = 00:04:15 ; elapsed = 00:01:43 . Memory (MB): peak = 1528.512 ; gain = 300.676
Phase 3 Detail Placement | Checksum: 135c62554

Time (s): cpu = 00:04:15 ; elapsed = 00:01:43 . Memory (MB): peak = 1528.512 ; gain = 300.676

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Placement Cleanup
Phase 4.1 Post Placement Cleanup | Checksum: 229710036

Time (s): cpu = 00:04:16 ; elapsed = 00:01:44 . Memory (MB): peak = 1534.051 ; gain = 306.215

Phase 4.2 Placer Reporting
Phase 4.2 Placer Reporting | Checksum: 229710036

Time (s): cpu = 00:04:16 ; elapsed = 00:01:45 . Memory (MB): peak = 1534.051 ; gain = 306.215

Phase 4.3 Final Placement Cleanup
Phase 4.3 Final Placement Cleanup | Checksum: 1a6e2a9c2

Time (s): cpu = 00:04:17 ; elapsed = 00:01:45 . Memory (MB): peak = 1534.051 ; gain = 306.215
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a6e2a9c2

Time (s): cpu = 00:04:17 ; elapsed = 00:01:45 . Memory (MB): peak = 1534.051 ; gain = 306.215
Ending Placer Task | Checksum: 138927547

Time (s): cpu = 00:04:17 ; elapsed = 00:01:45 . Memory (MB): peak = 1534.051 ; gain = 306.215
27 Infos, 7 Warnings, 6 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:18 ; elapsed = 00:01:46 . Memory (MB): peak = 1534.051 ; gain = 306.215
INFO: [Timing 38-163] DEBUG : Generate clock report | CPU: 0.6 secs 

report_utilization: Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.63 . Memory (MB): peak = 1534.051 ; gain = 0.000
INFO: [Designutils 20-134] DEBUG : Generate Control Sets report | CPU: 0.05 secs 
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1534.426 ; gain = 0.375
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1534.426 ; gain = 0.375
Command: route_design
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Starting Route Task

Phase 1 Build RT Design

Phase 1.1 Build Netlist & NodeGraph (MT)
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1562.918 ; gain = 21.832
Phase 1.1 Build Netlist & NodeGraph (MT) | Checksum: 0

Time (s): cpu = 00:01:49 ; elapsed = 00:01:14 . Memory (MB): peak = 1759.129 ; gain = 218.043
Phase 1 Build RT Design | Checksum: 0

Time (s): cpu = 00:01:51 ; elapsed = 00:01:15 . Memory (MB): peak = 1768.168 ; gain = 227.082

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.
INFO: [Route 35-23] Estimated Global Vertical Wire Utilization = 0.68 %
INFO: [Route 35-22] Estimated Global Horizontal Wire Utilization = 1.42 %

Phase 2.1 Restore Routing
INFO: [Route 35-249] Design has 45525 routable nets.
INFO: [Route 35-252] Restored 0 nets from the routeDb.
INFO: [Route 35-251] Found 0 nets with FIXED_ROUTE property.
Phase 2.1 Restore Routing | Checksum: 546acb74

Time (s): cpu = 00:01:52 ; elapsed = 00:01:16 . Memory (MB): peak = 1768.168 ; gain = 227.082

Phase 2.2 Special Net Routing
Phase 2.2 Special Net Routing | Checksum: 93897517

Time (s): cpu = 00:01:54 ; elapsed = 00:01:18 . Memory (MB): peak = 1822.262 ; gain = 281.176

Phase 2.3 Local Clock Net Routing
Phase 2.3 Local Clock Net Routing | Checksum: 93897517

Time (s): cpu = 00:01:54 ; elapsed = 00:01:19 . Memory (MB): peak = 1822.262 ; gain = 281.176
Phase 2 Router Initialization | Checksum: 93897517

Time (s): cpu = 00:01:54 ; elapsed = 00:01:19 . Memory (MB): peak = 1822.262 ; gain = 281.176

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2b90dfd6

Time (s): cpu = 00:02:51 ; elapsed = 00:01:36 . Memory (MB): peak = 1858.855 ; gain = 317.770

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Remove Overlaps
 Number of Wires with overlaps = 9776
 Number of Wires with overlaps = 95
 Number of Wires with overlaps = 2
 Number of Wires with overlaps = 0
Phase 4.1.1 Remove Overlaps | Checksum: 51ae28ac

Time (s): cpu = 00:03:52 ; elapsed = 00:02:03 . Memory (MB): peak = 1862.562 ; gain = 321.477
Phase 4.1 Global Iteration 0 | Checksum: 51ae28ac

Time (s): cpu = 00:03:52 ; elapsed = 00:02:03 . Memory (MB): peak = 1862.562 ; gain = 321.477
Phase 4 Rip-up And Reroute | Checksum: 51ae28ac

Time (s): cpu = 00:03:52 ; elapsed = 00:02:03 . Memory (MB): peak = 1862.562 ; gain = 321.477

Phase 5 Post Hold Fix
Phase 5 Post Hold Fix | Checksum: 51ae28ac

Time (s): cpu = 00:03:52 ; elapsed = 00:02:03 . Memory (MB): peak = 1862.562 ; gain = 321.477

Router Utilization Summary
  Global Vertical Wire Utilization    = 3.13287 %
  Global Horizontal Wire Utilization  = 3.73239 %
  Total Num Pips                      = 1292474
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir Cong Level = 0 Max Cong = 0.477477
 No Congested Regions.
South Dir Cong Level = 0 Max Cong = 0.54955
 No Congested Regions.
East Dir Cong Level = 0 Max Cong = 0.764706
 No Congested Regions.
West Dir Cong Level = 0 Max Cong = 0.602941
 No Congested Regions.

Phase 6 Verifying routed nets

 Verification completed successfully
Phase 6 Verifying routed nets | Checksum: 51ae28ac

Time (s): cpu = 00:03:53 ; elapsed = 00:02:03 . Memory (MB): peak = 1864.562 ; gain = 323.477

Phase 7 Depositing Routes
Phase 7 Depositing Routes | Checksum: ff4f9ef3

Time (s): cpu = 00:04:01 ; elapsed = 00:02:12 . Memory (MB): peak = 1870.754 ; gain = 329.668
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 0

Time (s): cpu = 00:04:02 ; elapsed = 00:02:12 . Memory (MB): peak = 1870.754 ; gain = 329.668

Routing Is Done.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
sh: -c: line 0: syntax error near unexpected token `('
sh: -c: line 0: `/opt/Xilinx/Vivado/2013.2/bin/unwrapped/lnx64.o/xilcurl --cacert /opt/Xilinx/Vivado/2013.2/data/webtalk/cacert.pem --max-time 3 -F file_loc=@"/work/team_psx/labs/lab2_sound/hdmi_test_v5/hdmi_test_v5.runs/impl_1/usage_statistics_webtalk.xml" -F domain=(none) -F regid= -F access=l0gic https://xapps2.xilinx.com/cgi-bin/webtalk.cgi >& ./.Xil/Vivado-5086-liberty.ece.cmu.edu/wt/transmit.log'
INFO: [Common 17-185] WebTalk report has not been sent to Xilinx. Please check your network and proxy settings.

Time (s): cpu = 00:04:02 ; elapsed = 00:02:13 . Memory (MB): peak = 1870.754 ; gain = 329.668
44 Infos, 7 Warnings, 6 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:04 ; elapsed = 00:02:14 . Memory (MB): peak = 1870.754 ; gain = 336.328
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /work/team_psx/labs/lab2_sound/hdmi_test_v5/hdmi_test_v5.runs/impl_1/top_test_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 1870.754 ; gain = 0.000
WARNING: [Power 33-164]  Setting default frequency of 0.00 MHz on the clock hdmi0/video0/pclk/O3 . Please specify frequency of this clock for accurate power estimate.
WARNING: [Power 33-164]  Setting default frequency of 0.00 MHz on the clock hdmi0/spdif0/O5 . Please specify frequency of this clock for accurate power estimate.
WARNING: [Power 33-164]  Setting default frequency of 0.00 MHz on the clock SYSCLK_P . Please specify frequency of this clock for accurate power estimate.
Running Vector-less Activity Propagation...
/opt/Xilinx/Vivado/2013.2/bin/rdiArgs.sh: line 123:  5086 Killed                  "$RDI_PROG" "$@"

*** Running vivado
    with args -log top_test.rdi -applog -m64 -messageDb vivado.pb -mode batch -source top_test.tcl -notrace


****** Vivado v2013.2 (64-bit)
  **** Build 272601 by xbuild on Sat Jun 15 11:11:11 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: Implementation
INFO: [Common 17-81] Feature available: Implementation
INFO: [Common 17-78] Attempting to get a license: Synthesis
INFO: [Common 17-81] Feature available: Synthesis
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/Vivado/2013.2/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/Vivado/2013.2/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/Vivado/2013.2/data/parts/xilinx/rtl/prims/rtl_prims.xml]
INFO: [Common 17-362] Using Tcl App repository from '/opt/Xilinx/Vivado/2013.2/data/XilinxTclStore'.
INFO: [Common 17-364] Updating Tcl app persistent manifest '/root/.Xilinx/Vivado/tclapp/manifest.tcl'
source top_test.tcl -notrace
Command: read_checkpoint /work/team_psx/labs/lab2_sound/hdmi_test_v5/hdmi_test_v5.runs/impl_1/top_test.dcp
INFO: [Netlist 29-17] Analyzing 260 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.2
Loading clock regions from /opt/Xilinx/Vivado/2013.2/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2013.2/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2013.2/data/parts/xilinx/virtex7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2013.2/data/parts/xilinx/virtex7/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2013.2/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ffg1761/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2013.2/data/./parts/xilinx/virtex7/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/Vivado/2013.2/data/parts/xilinx/virtex7/ConfigModes.xml
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Common 17-78] Attempting to get a license: Internal_bitstream
WARNING: [Common 17-301] Failed to get a license: Internal_bitstream
Parsing XDC File [/work/team_psx/labs/lab2_sound/hdmi_test_v5/hdmi_test_v5.runs/impl_1/.Xil/Vivado-7357-liberty.ece.cmu.edu/dcp/top_test.xdc]
WARNING: [Vivado 12-584] No ports matched 'GPIO_LED_6_LS'. [/work/team_psx/labs/lab2_sound/hdmi_test_v5/hdmi_test_v5.srcs/constrs_1/new/top_test.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/work/team_psx/labs/lab2_sound/hdmi_test_v5/hdmi_test_v5.srcs/constrs_1/new/top_test.xdc:96]
WARNING: [Vivado 12-584] No ports matched 'GPIO_LED_7_LS'. [/work/team_psx/labs/lab2_sound/hdmi_test_v5/hdmi_test_v5.srcs/constrs_1/new/top_test.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/work/team_psx/labs/lab2_sound/hdmi_test_v5/hdmi_test_v5.srcs/constrs_1/new/top_test.xdc:97]
WARNING: [Vivado 12-584] No ports matched 'GPIO_LED_6_LS'. [/work/team_psx/labs/lab2_sound/hdmi_test_v5/hdmi_test_v5.srcs/constrs_1/new/top_test.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/work/team_psx/labs/lab2_sound/hdmi_test_v5/hdmi_test_v5.srcs/constrs_1/new/top_test.xdc:100]
WARNING: [Vivado 12-584] No ports matched 'GPIO_LED_7_LS'. [/work/team_psx/labs/lab2_sound/hdmi_test_v5/hdmi_test_v5.srcs/constrs_1/new/top_test.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/work/team_psx/labs/lab2_sound/hdmi_test_v5/hdmi_test_v5.srcs/constrs_1/new/top_test.xdc:101]
Finished Parsing XDC File [/work/team_psx/labs/lab2_sound/hdmi_test_v5/hdmi_test_v5.runs/impl_1/.Xil/Vivado-7357-liberty.ece.cmu.edu/dcp/top_test.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1115.941 ; gain = 11.031
Restoring placement.
Restored 49 out of 49 XDEF sites from archive | CPU: 0.530000 secs | Memory: 12.045586 MB |
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 07994e66
read_checkpoint: Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1119.570 ; gain = 967.871
Command: opt_design
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.57 . Memory (MB): peak = 1122.582 ; gain = 3.012

Starting Logic Optimization Task
Logic Optimization | Checksum: e8ccdcd7
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: bcffd3f6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1216.418 ; gain = 93.836

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 1 inverter(s).
INFO: [Opt 31-10] Eliminated 135 cells.
Phase 2 Constant Propagation | Checksum: b7e19f7b

Time (s): cpu = 00:01:31 ; elapsed = 00:01:32 . Memory (MB): peak = 1216.418 ; gain = 93.836

Phase 3 Sweep
WARNING: [Opt 31-6] Deleting driverless net: n_101_ila.
WARNING: [Opt 31-6] Deleting driverless net: n_102_ila.
WARNING: [Opt 31-6] Deleting driverless net: n_103_ila.
WARNING: [Opt 31-6] Deleting driverless net: n_104_ila.
WARNING: [Opt 31-6] Deleting driverless net: n_105_ila.
WARNING: [Opt 31-6] Deleting driverless net: n_106_ila.
WARNING: [Opt 31-6] Deleting driverless net: n_107_ila.
WARNING: [Opt 31-6] Deleting driverless net: n_108_ila.
WARNING: [Opt 31-6] Deleting driverless net: n_109_ila.
WARNING: [Opt 31-6] Deleting driverless net: n_110_ila.
WARNING: [Opt 31-6] Deleting driverless net: n_115_ila.
WARNING: [Opt 31-6] Deleting driverless net: n_116_ila.
WARNING: [Opt 31-6] Deleting driverless net: n_117_ila.
WARNING: [Opt 31-6] Deleting driverless net: n_118_ila.
WARNING: [Opt 31-6] Deleting driverless net: n_155_ila.
WARNING: [Opt 31-6] Deleting driverless net: n_156_ila.
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[100].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[101].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[102].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[103].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[104].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[105].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[106].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[107].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[108].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[109].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[110].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[111].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[112].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[113].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[114].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[115].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[116].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[117].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[118].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[119].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[120].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[121].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[122].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[123].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[124].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[125].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[126].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[127].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[46].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[47].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[48].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[49].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[54].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[55].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[56].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[57].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[58].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[59].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[60].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[61].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[62].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[63].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[64].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[65].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[66].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[67].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[68].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[69].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[70].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[71].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[72].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[73].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[74].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[75].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[76].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[77].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[78].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[79].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[80].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[81].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[82].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[83].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[84].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[85].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[86].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[87].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[88].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[89].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[8].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[90].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[91].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[92].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[93].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[94].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[95].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[96].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[97].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[98].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[99].
WARNING: [Opt 31-6] Deleting driverless net: ila/DATA[9].
WARNING: [Opt 31-6] Deleting driverless net: ila/TRIG0[46].
WARNING: [Opt 31-6] Deleting driverless net: ila/TRIG0[47].
WARNING: [Opt 31-6] Deleting driverless net: ila/TRIG0[48].
WARNING: [Opt 31-6] Deleting driverless net: ila/TRIG0[49].
INFO: [Common 17-14] Message 'Opt 31-6' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_limit to change the current settings.
INFO: [Opt 31-12] Eliminated 133 unconnected nets.
INFO: [Opt 31-11] Eliminated 47 unconnected cells.
Phase 3 Sweep | Checksum: 27860b38

Time (s): cpu = 00:01:33 ; elapsed = 00:01:33 . Memory (MB): peak = 1216.418 ; gain = 93.836
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 27860b38

Time (s): cpu = 00:01:37 ; elapsed = 00:01:38 . Memory (MB): peak = 1228.719 ; gain = 106.137

Starting Power Optimization Task
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

INFO: [Pwropt 34-162] WRITE_MODE attribute of 258 BRAM(s) out of a total of 258 was updated to NO_CHANGE to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 258 Total Ports: 516
Ending Power Optimization Task | Checksum: 66b38170

Time (s): cpu = 00:00:35 ; elapsed = 00:00:21 . Memory (MB): peak = 1603.727 ; gain = 375.008
24 Infos, 105 Warnings, 4 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:13 ; elapsed = 00:02:00 . Memory (MB): peak = 1603.727 ; gain = 484.156
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.88 . Memory (MB): peak = 1603.727 ; gain = 0.000
Command: place_design
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1603.727 ; gain = 0.000

Phase 1.1 Mandatory Logic Optimization
INFO: [Opt 31-138] Pushed 0 inverter(s).
Phase 1.1 Mandatory Logic Optimization | Checksum: 178cabafc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1603.727 ; gain = 0.000

Phase 1.2 Build Super Logic Region (SLR) Database
Phase 1.2 Build Super Logic Region (SLR) Database | Checksum: 178cabafc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1603.727 ; gain = 0.000

Phase 1.3 Add Constraints
Phase 1.3 Add Constraints | Checksum: 178cabafc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1603.727 ; gain = 0.000

Phase 1.4 Routing Based Site Exclusion
Phase 1.4 Routing Based Site Exclusion | Checksum: 178cabafc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1603.727 ; gain = 0.000

Phase 1.5 Build Macros
Phase 1.5 Build Macros | Checksum: dfd48d86

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1603.727 ; gain = 0.000

Phase 1.6 Implementation Feasibility check
WARNING: [Place 30-568] A LUT 'icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC {LDCE}
Phase 1.6 Implementation Feasibility check | Checksum: dfd48d86

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1603.727 ; gain = 0.000

Phase 1.7 Pre-Place Cells
Phase 1.7 Pre-Place Cells | Checksum: c8eedd4c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1603.727 ; gain = 0.000

Phase 1.8 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.8 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c8eedd4c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1633.738 ; gain = 30.012

Phase 1.9 Build Placer Netlist Model

Phase 1.9.1 Place Init Design
Phase 1.9.1 Place Init Design | Checksum: 4e0725dc

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1633.738 ; gain = 30.012
Phase 1.9 Build Placer Netlist Model | Checksum: 4e0725dc

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1633.738 ; gain = 30.012

Phase 1.10 Constrain Clocks/Macros

Phase 1.10.1 Constrain Global/Regional Clocks
Phase 1.10.1 Constrain Global/Regional Clocks | Checksum: 4e0725dc

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1633.738 ; gain = 30.012
Phase 1.10 Constrain Clocks/Macros | Checksum: 4e0725dc

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1633.738 ; gain = 30.012
Phase 1 Placer Initialization | Checksum: 4e0725dc

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1633.738 ; gain = 30.012

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: de630c44

Time (s): cpu = 00:03:54 ; elapsed = 00:01:33 . Memory (MB): peak = 1633.738 ; gain = 30.012

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: de630c44

Time (s): cpu = 00:03:55 ; elapsed = 00:01:34 . Memory (MB): peak = 1633.738 ; gain = 30.012

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 8c337de3

Time (s): cpu = 00:03:56 ; elapsed = 00:01:35 . Memory (MB): peak = 1633.738 ; gain = 30.012

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 124880dec

Time (s): cpu = 00:03:57 ; elapsed = 00:01:36 . Memory (MB): peak = 1633.738 ; gain = 30.012

Phase 3.4 Timing Path Optimizer
Phase 3.4 Timing Path Optimizer | Checksum: 124880dec

Time (s): cpu = 00:03:57 ; elapsed = 00:01:36 . Memory (MB): peak = 1633.738 ; gain = 30.012

Phase 3.5 Commit Small Macros & Core Logic
Phase 3.5 Commit Small Macros & Core Logic | Checksum: 151652fad

Time (s): cpu = 00:04:18 ; elapsed = 00:01:51 . Memory (MB): peak = 1663.750 ; gain = 60.023

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 151652fad

Time (s): cpu = 00:04:22 ; elapsed = 00:01:55 . Memory (MB): peak = 1663.750 ; gain = 60.023
Phase 3 Detail Placement | Checksum: 151652fad

Time (s): cpu = 00:04:22 ; elapsed = 00:01:55 . Memory (MB): peak = 1663.750 ; gain = 60.023

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Placement Cleanup
Phase 4.1 Post Placement Cleanup | Checksum: 1a8e1d11d

Time (s): cpu = 00:04:23 ; elapsed = 00:01:56 . Memory (MB): peak = 1663.750 ; gain = 60.023

Phase 4.2 Placer Reporting
Phase 4.2 Placer Reporting | Checksum: 1a8e1d11d

Time (s): cpu = 00:04:24 ; elapsed = 00:01:56 . Memory (MB): peak = 1663.750 ; gain = 60.023

Phase 4.3 Final Placement Cleanup
Phase 4.3 Final Placement Cleanup | Checksum: 16560ae39

Time (s): cpu = 00:04:24 ; elapsed = 00:01:57 . Memory (MB): peak = 1663.750 ; gain = 60.023
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 16560ae39

Time (s): cpu = 00:04:24 ; elapsed = 00:01:57 . Memory (MB): peak = 1663.750 ; gain = 60.023
Ending Placer Task | Checksum: 18e134696

Time (s): cpu = 00:04:24 ; elapsed = 00:01:57 . Memory (MB): peak = 1663.750 ; gain = 60.023
31 Infos, 106 Warnings, 4 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:25 ; elapsed = 00:01:58 . Memory (MB): peak = 1663.750 ; gain = 60.023
INFO: [Timing 38-163] DEBUG : Generate clock report | CPU: 0.69 secs 

report_utilization: Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.67 . Memory (MB): peak = 1663.750 ; gain = 0.000
INFO: [Designutils 20-134] DEBUG : Generate Control Sets report | CPU: 0.08 secs 
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1664.125 ; gain = 0.375
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1664.125 ; gain = 0.375
Command: route_design
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Starting Route Task

Phase 1 Build RT Design

Phase 1.1 Build Netlist & NodeGraph (MT)
Netlist sorting complete. Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1675.785 ; gain = 0.000
Phase 1.1 Build Netlist & NodeGraph (MT) | Checksum: 0

Time (s): cpu = 00:01:53 ; elapsed = 00:01:13 . Memory (MB): peak = 1912.258 ; gain = 236.473
Phase 1 Build RT Design | Checksum: 0

Time (s): cpu = 00:01:54 ; elapsed = 00:01:15 . Memory (MB): peak = 1912.258 ; gain = 236.473

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.
INFO: [Route 35-23] Estimated Global Vertical Wire Utilization = 0.80 %
INFO: [Route 35-22] Estimated Global Horizontal Wire Utilization = 1.59 %

Phase 2.1 Restore Routing
INFO: [Route 35-249] Design has 46645 routable nets.
INFO: [Route 35-252] Restored 0 nets from the routeDb.
INFO: [Route 35-251] Found 0 nets with FIXED_ROUTE property.
Phase 2.1 Restore Routing | Checksum: 4c1b92ee

Time (s): cpu = 00:01:55 ; elapsed = 00:01:16 . Memory (MB): peak = 1912.258 ; gain = 236.473

Phase 2.2 Special Net Routing
 Number of Wires with overlaps = 0
Phase 2.2 Special Net Routing | Checksum: 5c8291b4

Time (s): cpu = 00:01:58 ; elapsed = 00:01:19 . Memory (MB): peak = 1960.352 ; gain = 284.566

Phase 2.3 Local Clock Net Routing
Phase 2.3 Local Clock Net Routing | Checksum: 5c8291b4

Time (s): cpu = 00:01:58 ; elapsed = 00:01:19 . Memory (MB): peak = 1960.352 ; gain = 284.566
Phase 2 Router Initialization | Checksum: 5c8291b4

Time (s): cpu = 00:01:58 ; elapsed = 00:01:19 . Memory (MB): peak = 1960.352 ; gain = 284.566

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 176289c4

Time (s): cpu = 00:03:06 ; elapsed = 00:01:40 . Memory (MB): peak = 2026.133 ; gain = 350.348

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Remove Overlaps
 Number of Wires with overlaps = 10692
 Number of Wires with overlaps = 162
 Number of Wires with overlaps = 1
 Number of Wires with overlaps = 0
Phase 4.1.1 Remove Overlaps | Checksum: 47814e65

Time (s): cpu = 00:04:15 ; elapsed = 00:02:09 . Memory (MB): peak = 2026.133 ; gain = 350.348
Phase 4.1 Global Iteration 0 | Checksum: 47814e65

Time (s): cpu = 00:04:15 ; elapsed = 00:02:10 . Memory (MB): peak = 2026.133 ; gain = 350.348
Phase 4 Rip-up And Reroute | Checksum: 47814e65

Time (s): cpu = 00:04:15 ; elapsed = 00:02:10 . Memory (MB): peak = 2026.133 ; gain = 350.348

Phase 5 Post Hold Fix
Phase 5 Post Hold Fix | Checksum: 47814e65

Time (s): cpu = 00:04:15 ; elapsed = 00:02:10 . Memory (MB): peak = 2026.133 ; gain = 350.348

Router Utilization Summary
  Global Vertical Wire Utilization    = 3.2678 %
  Global Horizontal Wire Utilization  = 3.88419 %
  Total Num Pips                      = 1416391
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir Cong Level = 0 Max Cong = 0.504505
 No Congested Regions.
South Dir Cong Level = 0 Max Cong = 0.477477
 No Congested Regions.
East Dir Cong Level = 0 Max Cong = 0.588235
 No Congested Regions.
West Dir Cong Level = 0 Max Cong = 0.661765
 No Congested Regions.

Phase 6 Verifying routed nets

 Verification completed successfully
Phase 6 Verifying routed nets | Checksum: 47814e65

Time (s): cpu = 00:04:16 ; elapsed = 00:02:10 . Memory (MB): peak = 2026.133 ; gain = 350.348

Phase 7 Depositing Routes
Phase 7 Depositing Routes | Checksum: 6b892743

Time (s): cpu = 00:04:25 ; elapsed = 00:02:19 . Memory (MB): peak = 2026.133 ; gain = 350.348
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 0

Time (s): cpu = 00:04:25 ; elapsed = 00:02:19 . Memory (MB): peak = 2026.133 ; gain = 350.348

Routing Is Done.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
sh: -c: line 0: syntax error near unexpected token `('
sh: -c: line 0: `/opt/Xilinx/Vivado/2013.2/bin/unwrapped/lnx64.o/xilcurl --cacert /opt/Xilinx/Vivado/2013.2/data/webtalk/cacert.pem --max-time 3 -F file_loc=@"/work/team_psx/labs/lab2_sound/hdmi_test_v5/hdmi_test_v5.runs/impl_1/usage_statistics_webtalk.xml" -F domain=(none) -F regid= -F access=l0gic https://xapps2.xilinx.com/cgi-bin/webtalk.cgi >& ./.Xil/Vivado-7357-liberty.ece.cmu.edu/wt/transmit.log'
INFO: [Common 17-185] WebTalk report has not been sent to Xilinx. Please check your network and proxy settings.

Time (s): cpu = 00:04:25 ; elapsed = 00:02:20 . Memory (MB): peak = 2026.133 ; gain = 350.348
48 Infos, 106 Warnings, 4 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:28 ; elapsed = 00:02:22 . Memory (MB): peak = 2026.133 ; gain = 362.008
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /work/team_psx/labs/lab2_sound/hdmi_test_v5/hdmi_test_v5.runs/impl_1/top_test_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 2026.133 ; gain = 0.000
WARNING: [Power 33-164]  Setting default frequency of 0.00 MHz on the clock icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL . Please specify frequency of this clock for accurate power estimate.
WARNING: [Power 33-164]  Setting default frequency of 0.00 MHz on the clock icon/U0/iUPDATE_OUT . Please specify frequency of this clock for accurate power estimate.
WARNING: [Power 33-164]  Setting default frequency of 0.00 MHz on the clock hdmi0/spdif0/O3 . Please specify frequency of this clock for accurate power estimate.
WARNING: [Power 33-164]  Setting default frequency of 0.00 MHz on the clock hdmi0/video0/pclk/O2 . Please specify frequency of this clock for accurate power estimate.
WARNING: [Power 33-164]  Setting default frequency of 0.00 MHz on the clock SYSCLK_P . Please specify frequency of this clock for accurate power estimate.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:01:53 ; elapsed = 00:01:19 . Memory (MB): peak = 2139.484 ; gain = 113.352
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2139.484 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2139.484 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Sep 24 19:57:11 2013...

*** Running vivado
    with args -log top_test.rdi -applog -m64 -messageDb vivado.pb -mode batch -source top_test.tcl -notrace


****** Vivado v2013.2 (64-bit)
  **** Build 272601 by xbuild on Sat Jun 15 11:11:11 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: Implementation
INFO: [Common 17-81] Feature available: Implementation
INFO: [Common 17-78] Attempting to get a license: Synthesis
INFO: [Common 17-81] Feature available: Synthesis
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/Vivado/2013.2/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/Vivado/2013.2/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/Vivado/2013.2/data/parts/xilinx/rtl/prims/rtl_prims.xml]
INFO: [Common 17-362] Using Tcl App repository from '/opt/Xilinx/Vivado/2013.2/data/XilinxTclStore'.
INFO: [Common 17-364] Updating Tcl app persistent manifest '/root/.Xilinx/Vivado/tclapp/manifest.tcl'
source top_test.tcl -notrace
Command: read_checkpoint top_test_routed.dcp
INFO: [Netlist 29-17] Analyzing 260 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.2
Loading clock regions from /opt/Xilinx/Vivado/2013.2/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2013.2/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2013.2/data/parts/xilinx/virtex7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2013.2/data/parts/xilinx/virtex7/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2013.2/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ffg1761/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2013.2/data/./parts/xilinx/virtex7/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/Vivado/2013.2/data/parts/xilinx/virtex7/ConfigModes.xml
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Common 17-78] Attempting to get a license: Internal_bitstream
WARNING: [Common 17-301] Failed to get a license: Internal_bitstream
Parsing XDC File [/work/team_psx/labs/lab2_sound/hdmi_test_v5/hdmi_test_v5.runs/impl_1/.Xil/Vivado-8129-liberty.ece.cmu.edu/dcp/top_test.xdc]
WARNING: [Vivado 12-584] No ports matched 'GPIO_LED_6_LS'. [/work/team_psx/labs/lab2_sound/hdmi_test_v5/hdmi_test_v5.srcs/constrs_1/new/top_test.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/work/team_psx/labs/lab2_sound/hdmi_test_v5/hdmi_test_v5.srcs/constrs_1/new/top_test.xdc:96]
WARNING: [Vivado 12-584] No ports matched 'GPIO_LED_7_LS'. [/work/team_psx/labs/lab2_sound/hdmi_test_v5/hdmi_test_v5.srcs/constrs_1/new/top_test.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/work/team_psx/labs/lab2_sound/hdmi_test_v5/hdmi_test_v5.srcs/constrs_1/new/top_test.xdc:97]
WARNING: [Vivado 12-584] No ports matched 'GPIO_LED_6_LS'. [/work/team_psx/labs/lab2_sound/hdmi_test_v5/hdmi_test_v5.srcs/constrs_1/new/top_test.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/work/team_psx/labs/lab2_sound/hdmi_test_v5/hdmi_test_v5.srcs/constrs_1/new/top_test.xdc:100]
WARNING: [Vivado 12-584] No ports matched 'GPIO_LED_7_LS'. [/work/team_psx/labs/lab2_sound/hdmi_test_v5/hdmi_test_v5.srcs/constrs_1/new/top_test.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/work/team_psx/labs/lab2_sound/hdmi_test_v5/hdmi_test_v5.srcs/constrs_1/new/top_test.xdc:101]
Finished Parsing XDC File [/work/team_psx/labs/lab2_sound/hdmi_test_v5/hdmi_test_v5.runs/impl_1/.Xil/Vivado-8129-liberty.ece.cmu.edu/dcp/top_test.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1182.281 ; gain = 84.906
Restoring placement.
Restored 22827 out of 22827 XDEF sites from archive | CPU: 10.120000 secs | Memory: 170.584976 MB |
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: b66d7773
read_checkpoint: Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 1265.453 ; gain = 1113.785
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top_test.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
write_bitstream: Time (s): cpu = 00:01:58 ; elapsed = 00:01:48 . Memory (MB): peak = 1756.605 ; gain = 491.152
INFO: [Common 17-206] Exiting Vivado at Tue Sep 24 19:59:48 2013...
