Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Nov 20 11:59:47 2019
| Host         : PTO1012 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ASM_multiplier_control_sets_placed.rpt
| Design       : ASM_multiplier
| Device       : xc7a35t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              26 |            9 |
| Yes          | No                    | No                     |              40 |           10 |
| Yes          | No                    | Yes                    |              16 |            5 |
| Yes          | Yes                   | No                     |              16 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------+------------------+------------------+----------------+
|  Clock Signal  |             Enable Signal            | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+--------------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                      | deb_rst/AR[0]    |                3 |              5 |
|  clk_IBUF_BUFG |                                      |                  |                2 |              8 |
|  clk_IBUF_BUFG | U_CNTRL/E[0]                         | deb_rst/AR[0]    |                2 |              8 |
|  clk_IBUF_BUFG | deb_init/count[0]_i_1__0_n_0         |                  |                5 |             20 |
|  clk_IBUF_BUFG | deb_rst/count[0]_i_1_n_0             |                  |                5 |             20 |
|  clk_IBUF_BUFG |                                      | reset_IBUF       |                6 |             21 |
|  clk_IBUF_BUFG | U_CNTRL/FSM_onehot_STATE_reg[1]_0[0] | deb_rst/AR[0]    |                6 |             24 |
+----------------+--------------------------------------+------------------+------------------+----------------+


