AIO_CLK -> {HW_AIO, HW_AIO_VEC}
AIO_SRAM -> {HW_AIO_SRAM}
AUD_AIO -> {AIO_CLK, AIO_SRAM}
AUD_PLL0 -> {HW_VCXO0_CH_CTRL_CH_1_POST_DIV_HOLD_CH1, HW_VCXO0_CH_CTRL_CH_2_POST_DIV_HOLD_CH2, HW_AUD_PLL0}
AVD -> {AVD0}
AVD0 -> {AVD0_CLK, AVD0_PWR}
AVD0_CLK -> {HW_STB_HVDS0_HVDS0_CPU, HW_STB_HVDP0_HVDP0_CPU}
AVD0_PWR -> {HW_HVD0_SRAM}
BINT_OPEN -> {AUD_AIO, AVD, DS, GRAPHICS3D, HDMI_TX0_CLK, LEAP, M2MC, SMARTCARD0, SMARTCARD1, UFE, UNCLAIMED, VDC, VIP, XPT, XPT_CORE, XPT_TSIO}
BVN -> {HW_BVN, HW_BVN_DVPHT0_VEC, MX_CLKGEN_BVB_MUX_SELECT_CLKGEN_BVB_1X_FREQ, MX_CLKGEN_BVB_MUX_SELECT_CLKGEN_BVB_2X_FREQ_BVN, MX_CLKGEN_BVB_MUX_SELECT_CLKGEN_BVB_2X_FREQ_VEC_DVP_MHT, HW_BVN_SRAM}
DMA -> {XPT_XMEMIF}
DS -> {HW_XPT_CH_CTRL_CH_3_POST_DIV_HOLD_CH3, HW_DS}
DS_SRAM -> {HW_DS_SRAM}
DV_AVX_CTRL_CH1_div -> {HW_AVX_RESET_RESETD}
DV_AVX_CTRL_CH2_div -> {HW_AVX_RESET_RESETD}
DV_AVX_CTRL_CH3_div -> {HW_AVX_RESET_RESETD}
DV_AVX_CTRL_CH4_div -> {HW_AVX_RESET_RESETD}
GRAPHICS3D -> {HW_STB_V3D_V3D}
GRAPHICS3D_PLL_CH -> {MX_V3D_SELECT_V3D_CORE_CLOCK_SELECT}
GRAPHICS3D_SRAM -> {HW_V3D_SRAM}
HDMI_TX0_CLK -> {HW_BVN_DVPHT0_VEC, HW_DVPHT0}
HDMI_TX0_PHY -> {HW_HDMI_TX0_PHY}
HSM -> {XPT_XMEMIF}
HW_AUD_PLL0 -> {HW_AIO, HW_AIO_VEC}
HW_AVX_CH_CTRL_CH_1_POST_DIV_HOLD_CH1 -> {DV_AVX_CTRL_CH1_div}
HW_AVX_CH_CTRL_CH_2_POST_DIV_HOLD_CH2 -> {DV_AVX_CTRL_CH2_div}
HW_AVX_CH_CTRL_CH_3_POST_DIV_HOLD_CH3 -> {DV_AVX_CTRL_CH3_div}
HW_AVX_CH_CTRL_CH_4_POST_DIV_HOLD_CH4 -> {DV_AVX_CTRL_CH4_div}
HW_AVX_PWRON_PWRON_PLL -> {HW_AVX_LDO_PWRON_LDO_PWRON_PLL}
HW_AVX_RESET_RESETD -> {HW_AVX_PWRON_PWRON_PLL}
HW_CPU_CH_CTRL_CH_2_POST_DIV_HOLD_CH2 -> {DV_CPU_CTRL_CH2_div}
HW_CPU_CH_CTRL_CH_3_POST_DIV_HOLD_CH3 -> {DV_CPU_CTRL_CH3_div}
HW_CPU_CH_CTRL_CH_4_POST_DIV_HOLD_CH4 -> {DV_CPU_CTRL_CH4_div}
HW_HDMI_TX0_PHY -> {HW_BVN_DVPHT0_VEC, HW_DVPHT0}
HW_SC0_CH_CTRL_CH_0_POST_DIV_HOLD_CH0 -> {HW_SC0_RESET_RESETD}
HW_SC0_PWRON_PWRON_PLL -> {HW_SC0_LDO_PWRON_LDO_PWRON_PLL}
HW_SC0_RESET_RESETD -> {HW_SC0_PWRON_PWRON_PLL}
HW_SC1_CH_CTRL_CH_0_POST_DIV_HOLD_CH0 -> {HW_SC1_RESET_RESETD}
HW_SC1_PWRON_PWRON_PLL -> {HW_SC1_LDO_PWRON_LDO_PWRON_PLL}
HW_SC1_RESET_RESETD -> {HW_SC1_PWRON_PWRON_PLL}
HW_STB_CORE_XPT_HIF_XPT_CORE -> {HW_XPT_CH_CTRL_CH_1_POST_DIV_HOLD_CH1}
HW_STB_HVDP0_HVDP0_CORE -> {MX_HVDP0_SELECT_HVDP0_CORE_CLOCK_SELECT}
HW_STB_HVDP0_HVDP0_CPU -> {MX_HVDP0_SELECT_HVDP0_CPU_CLOCK_SELECT, HW_HVDP0, HW_STB_HVDP0_HVDP0_CORE, HW_HVDP0_SECBUS, HW_STB_HVDS0_HVDS0_CORE}
HW_STB_HVDS0_HVDS0_CORE -> {MX_HVDS0_SELECT_HVDS0_CORE_CLOCK_SELECT}
HW_STB_HVDS0_HVDS0_CPU -> {MX_HVDS0_SELECT_HVDS0_CPU_CLOCK_SELECT, HW_HVDP0, HW_STB_HVDP0_HVDP0_CORE, HW_HVDP0_SECBUS, HW_STB_HVDS0_HVDS0_CORE}
HW_STB_SECSECXPT_XPT_SECPIPELINE_SECXPT -> {HW_XPT_CH_CTRL_CH_1_POST_DIV_HOLD_CH1}
HW_STB_SYS_CTRL_SC0 -> {MX_SMARTCARD_MUX_SELECT_SC0_CLOCK}
HW_STB_SYS_CTRL_SC1 -> {MX_SMARTCARD_MUX_SELECT_SC1_CLOCK}
HW_STB_UFE_UFE_540_UFE -> {HW_XPT_CH_CTRL_CH_3_POST_DIV_HOLD_CH3}
HW_STB_V3D_V3D -> {MX_V3D_SELECT_V3D_CORE_CLOCK_SELECT, HW_V3D}
HW_STB_VEC_AIO_GFX_M2MC0_SYSTEM_M2MC0 -> {MX_VEC_AIO_GFX_M2MC0_SELECT_M2MC0}
HW_VCXO0_CH_CTRL_CH_1_POST_DIV_HOLD_CH1 -> {HW_VCXO0_RESET_RESETD}
HW_VCXO0_CH_CTRL_CH_2_POST_DIV_HOLD_CH2 -> {HW_VCXO0_RESET_RESETD}
HW_VCXO0_PWRON_PWRON_PLL -> {HW_VCXO0_LDO_PWRON_LDO_PWRON_PLL}
HW_VCXO0_RESET_RESETD -> {HW_VCXO0_PWRON_PWRON_PLL}
HW_XPT_CH_CTRL_CH_0_POST_DIV_HOLD_CH0 -> {DV_XPT_CTRL_CH0_div}
HW_XPT_CH_CTRL_CH_1_POST_DIV_HOLD_CH1 -> {DV_XPT_CTRL_CH1_div}
HW_XPT_CH_CTRL_CH_3_POST_DIV_HOLD_CH3 -> {DV_XPT_CTRL_CH3_div}
HW_XPT_CH_CTRL_CH_4_POST_DIV_HOLD_CH4 -> {DV_XPT_CTRL_CH4_div}
HW_XPT_CH_CTRL_CH_5_POST_DIV_HOLD_CH5 -> {DV_XPT_CTRL_CH5_div}
LEAP -> {HW_LEAP}
LEAP_SRAM -> {HW_LEAP_SRAM}
M2MC -> {M2MC0}
M2MC0 -> {HW_STB_VEC_AIO_GFX_M2MC0_SYSTEM_M2MC0, HW_M2MC0}
M2MC0_SRAM -> {HW_M2MC0_SRAM}
M2MC_SRAM -> {M2MC0_SRAM}
MAGNUM_CONTROLLED -> {AUD_AIO, AUD_PLL0, AVD, DS, DS_SRAM, GRAPHICS3D, GRAPHICS3D_SRAM, HDMI_TX0_CLK, HDMI_TX0_PHY, LEAP, LEAP_SRAM, M2MC, SMARTCARD0, SMARTCARD1, UFE, UNCLAIMED, VDC, VDC_HDMI_TX_PHY0, VDC_STG0, VIP, XPT, XPT_CORE, XPT_TSIO}
MX_HVDP0_SELECT_HVDP0_CORE_CLOCK_SELECT -> {HW_AVX_CH_CTRL_CH_2_POST_DIV_HOLD_CH2, HW_CPU_CH_CTRL_CH_3_POST_DIV_HOLD_CH3}
MX_HVDP0_SELECT_HVDP0_CPU_CLOCK_SELECT -> {HW_AVX_CH_CTRL_CH_1_POST_DIV_HOLD_CH1, HW_CPU_CH_CTRL_CH_2_POST_DIV_HOLD_CH2}
MX_HVDS0_SELECT_HVDS0_CORE_CLOCK_SELECT -> {HW_AVX_CH_CTRL_CH_2_POST_DIV_HOLD_CH2, HW_CPU_CH_CTRL_CH_3_POST_DIV_HOLD_CH3}
MX_HVDS0_SELECT_HVDS0_CPU_CLOCK_SELECT -> {HW_AVX_CH_CTRL_CH_1_POST_DIV_HOLD_CH1, HW_CPU_CH_CTRL_CH_2_POST_DIV_HOLD_CH2}
MX_SMARTCARD_MUX_SELECT_SC0_CLOCK -> {HW_SC0_CH_CTRL_CH_0_POST_DIV_HOLD_CH0}
MX_SMARTCARD_MUX_SELECT_SC1_CLOCK -> {HW_SC1_CH_CTRL_CH_0_POST_DIV_HOLD_CH0}
MX_V3D_SELECT_V3D_CORE_CLOCK_SELECT -> {HW_AVX_CH_CTRL_CH_4_POST_DIV_HOLD_CH4, HW_CPU_CH_CTRL_CH_4_POST_DIV_HOLD_CH4}
MX_VEC_AIO_GFX_M2MC0_SELECT_M2MC0 -> {HW_AVX_CH_CTRL_CH_3_POST_DIV_HOLD_CH3, HW_CPU_CH_CTRL_CH_4_POST_DIV_HOLD_CH4}
SECURE_ACCESS -> {HW_STB_CORE_XPT_HIF_XPT_CORE, HW_HVDP0_SECBUS}
SMARTCARD0 -> {HW_STB_SYS_CTRL_SC0}
SMARTCARD1 -> {HW_STB_SYS_CTRL_SC1}
UFE -> {HW_XPT_CH_CTRL_CH_5_POST_DIV_HOLD_CH5, HW_UFE, HW_STB_UFE_UFE_540_UFE}
UNCLAIMED -> {HW_AVX_CH_CTRL_CH_0_POST_DIV_HOLD_CH0, HW_AVX_CH_CTRL_CH_5_POST_DIV_HOLD_CH5, HW_CPU_CH_CTRL_CH_5_POST_DIV_HOLD_CH5, HW_NETWORK_CH_CTRL_CH_3_POST_DIV_HOLD_CH3, HW_NETWORK_CH_CTRL_CH_4_POST_DIV_HOLD_CH4, HW_NETWORK_CH_CTRL_CH_5_POST_DIV_HOLD_CH5, HW_VCXO0_CH_CTRL_CH_0_POST_DIV_HOLD_CH0, HW_XPT_CH_CTRL_CH_2_POST_DIV_HOLD_CH2}
VDC -> {BVN, VDC_DAC, VDC_VEC}
VDC_DAC -> {HW_VDAC}
VDC_HDMI_TX_PHY0 -> {HDMI_TX0_PHY}
VDC_STG0 -> {VIP}
VDC_VEC -> {HW_BVN_DVPHT0_VEC, MX_CLKGEN_BVB_MUX_SELECT_CLKGEN_BVB_2X_FREQ_BVN, MX_CLKGEN_BVB_MUX_SELECT_CLKGEN_BVB_2X_FREQ_VEC_DVP_MHT, HW_AIO_VEC, HW_VEC, HW_VEC_SRAM}
VIP -> {HW_VIP}
XPT -> {XPT_PACKETSUB, XPT_PARSER, XPT_PLAYBACK, XPT_RAVE, XPT_REMUX, XPT_WAKEUP}
XPT_CORE -> {HW_STB_CORE_XPT_HIF_XPT_CORE}
XPT_PACKETSUB -> {XPT_XMEMIF}
XPT_PARSER -> {XPT_XMEMIF}
XPT_PLAYBACK -> {XPT_XMEMIF}
XPT_RAVE -> {XPT_XMEMIF}
XPT_REMUX -> {HW_XPT_REMUX, HW_XPT_XPT_REMUX, HW_STB_CORE_XPT_HIF_XPT_CORE, HW_STB_SECSECXPT_XPT_SECPIPELINE_SECXPT}
XPT_TSIO -> {HW_XPT_CH_CTRL_CH_0_POST_DIV_HOLD_CH0, HW_XPT_CH_CTRL_CH_4_POST_DIV_HOLD_CH4}
XPT_WAKEUP -> {HW_XPT_WAKEUP}
XPT_XMEMIF -> {HW_XPT_XPT_REMUX, HW_STB_CORE_XPT_HIF_XPT_CORE, HW_STB_SECSECXPT_XPT_SECPIPELINE_SECXPT}
