#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Jul 12 20:44:12 2023
# Process ID: 27595
# Current directory: /home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.runs/impl_1
# Command line: vivado -log fpga.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source fpga.tcl -notrace
# Log file: /home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.runs/impl_1/fpga.vdi
# Journal file: /home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.runs/impl_1/vivado.jou
# Running On: desktop02, OS: Linux, CPU Frequency: 830.885 MHz, CPU Physical cores: 16, Host memory: 540764 MB
#-----------------------------------------------------------
source fpga.tcl -notrace
Command: link_design -top fpga -part xcu250-figd2104-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xcu250-figd2104-2-e
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0.dcp' for cell 'pcie4_uscale_plus_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/cms_cms_subsystem_0_0.dcp' for cell 'cms_inst/cms_i/cms_subsystem_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_full/cmac_gty_full.dcp' for cell 'qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel.dcp' for cell 'qsfp0_cmac_inst/gty_ch_2/xcvr_gty.cmac_gty_channel_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_18/bd_fb99_axi_bram_ctrl_firmware_0.dcp' for cell 'cms_inst/cms_i/cms_subsystem_0/inst/axi_bram_ctrl_firmware'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_29/bd_fb99_axi_bram_ctrl_regmap_cmc_0.dcp' for cell 'cms_inst/cms_i/cms_subsystem_0/inst/axi_bram_ctrl_regmap_cmc'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_30/bd_fb99_axi_bram_ctrl_regmap_host_0.dcp' for cell 'cms_inst/cms_i/cms_subsystem_0/inst/axi_bram_ctrl_regmap_host'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_3/bd_fb99_axi_gpio_cmc_mb_rst_n_0.dcp' for cell 'cms_inst/cms_i/cms_subsystem_0/inst/axi_gpio_cmc_mb_rst_n'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_4/bd_fb99_axi_gpio_hbm_temp_0.dcp' for cell 'cms_inst/cms_i/cms_subsystem_0/inst/axi_gpio_hbm_temp'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_6/bd_fb99_axi_gpio_mb_intr_0.dcp' for cell 'cms_inst/cms_i/cms_subsystem_0/inst/axi_gpio_mb_intr'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_7/bd_fb99_axi_gpio_mutex_cmc_0.dcp' for cell 'cms_inst/cms_i/cms_subsystem_0/inst/axi_gpio_mutex_cmc'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_8/bd_fb99_axi_gpio_mutex_host_0.dcp' for cell 'cms_inst/cms_i/cms_subsystem_0/inst/axi_gpio_mutex_host'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_2/bd_fb99_axi_gpio_timebase_0.dcp' for cell 'cms_inst/cms_i/cms_subsystem_0/inst/axi_gpio_timebase'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_5/bd_fb99_axi_gpio_wdt_0.dcp' for cell 'cms_inst/cms_i/cms_subsystem_0/inst/axi_gpio_wdt'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_9/bd_fb99_axi_intc_cmc_0.dcp' for cell 'cms_inst/cms_i/cms_subsystem_0/inst/axi_intc_cmc'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_10/bd_fb99_axi_intc_host_0.dcp' for cell 'cms_inst/cms_i/cms_subsystem_0/inst/axi_intc_host'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_11/bd_fb99_axi_timebase_wdt_0.dcp' for cell 'cms_inst/cms_i/cms_subsystem_0/inst/axi_timebase_wdt'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_12/bd_fb99_axi_uartlite_satellite_0.dcp' for cell 'cms_inst/cms_i/cms_subsystem_0/inst/axi_uartlite_satellite'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_13/bd_fb99_axi_uartlite_usb_0.dcp' for cell 'cms_inst/cms_i/cms_subsystem_0/inst/axi_uartlite_usb'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_0/bd_fb99_build_info_cmc_0.dcp' for cell 'cms_inst/cms_i/cms_subsystem_0/inst/build_info_cmc'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_1/bd_fb99_build_info_host_0.dcp' for cell 'cms_inst/cms_i/cms_subsystem_0/inst/build_info_host'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_37/bd_fb99_freerun_counter_0.dcp' for cell 'cms_inst/cms_i/cms_subsystem_0/inst/freerun_counter'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_24/bd_fb99_microblaze_axi_vip_0.dcp' for cell 'cms_inst/cms_i/cms_subsystem_0/inst/microblaze_axi_vip'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_23/bd_fb99_microblaze_cmc_0.dcp' for cell 'cms_inst/cms_i/cms_subsystem_0/inst/microblaze_cmc'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_26/bd_fb99_msp432_bsl_crc_gen_0.dcp' for cell 'cms_inst/cms_i/cms_subsystem_0/inst/msp432_bsl_crc_gen'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_27/bd_fb99_psreset_cmc_0.dcp' for cell 'cms_inst/cms_i/cms_subsystem_0/inst/psreset_cmc'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_25/bd_fb99_reachout_axi_vip_0.dcp' for cell 'cms_inst/cms_i/cms_subsystem_0/inst/reachout_axi_vip'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_28/bd_fb99_reg_map_bram_0.dcp' for cell 'cms_inst/cms_i/cms_subsystem_0/inst/reg_map_bram'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_15/bd_fb99_xbar_0.dcp' for cell 'cms_inst/cms_i/cms_subsystem_0/inst/axi_ic_cmc_local/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_17/bd_fb99_xbar_1.dcp' for cell 'cms_inst/cms_i/cms_subsystem_0/inst/axi_ic_mgmt/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_19/bd_fb99_dlmb_0.dcp' for cell 'cms_inst/cms_i/cms_subsystem_0/inst/microblaze_local_memory/dlmb'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_20/bd_fb99_ilmb_0.dcp' for cell 'cms_inst/cms_i/cms_subsystem_0/inst/microblaze_local_memory/ilmb'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_21/bd_fb99_lmb_bram_0.dcp' for cell 'cms_inst/cms_i/cms_subsystem_0/inst/microblaze_local_memory/lmb_bram'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_22/bd_fb99_lmb_bram_if_cntlr_0.dcp' for cell 'cms_inst/cms_i/cms_subsystem_0/inst/microblaze_local_memory/lmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_38/bd_fb99_axi_gpio_qsfp_0.dcp' for cell 'cms_inst/cms_i/cms_subsystem_0/inst/qsfp_gpio_hierarchy/axi_gpio_qsfp'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_48/bd_fb99_and_gate_0.dcp' for cell 'cms_inst/cms_i/cms_subsystem_0/inst/reset_gen/and_gate'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_49/bd_fb99_reset_inverter_0.dcp' for cell 'cms_inst/cms_i/cms_subsystem_0/inst/reset_gen/reset_inverter'
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3036.660 ; gain = 0.000 ; free physical = 427125 ; free virtual = 468213
INFO: [Netlist 29-17] Analyzing 5043 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 13 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_10/bd_fb99_axi_intc_host_0.xdc] for cell 'cms_inst/cms_i/cms_subsystem_0/inst/axi_intc_host/U0'
Finished Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_10/bd_fb99_axi_intc_host_0.xdc] for cell 'cms_inst/cms_i/cms_subsystem_0/inst/axi_intc_host/U0'
Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_channel/synth/cmac_gty_channel.xdc] for cell 'qsfp0_cmac_inst/gty_ch_2/xcvr_gty.cmac_gty_channel_inst/inst'
Finished Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_channel/synth/cmac_gty_channel.xdc] for cell 'qsfp0_cmac_inst/gty_ch_2/xcvr_gty.cmac_gty_channel_inst/inst'
Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_channel/synth/cmac_gty_channel.xdc] for cell 'qsfp0_cmac_inst/gty_ch_3/xcvr_gty.cmac_gty_channel_inst/inst'
Finished Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_channel/synth/cmac_gty_channel.xdc] for cell 'qsfp0_cmac_inst/gty_ch_3/xcvr_gty.cmac_gty_channel_inst/inst'
Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_channel/synth/cmac_gty_channel.xdc] for cell 'qsfp0_cmac_inst/gty_ch_4/xcvr_gty.cmac_gty_channel_inst/inst'
Finished Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_channel/synth/cmac_gty_channel.xdc] for cell 'qsfp0_cmac_inst/gty_ch_4/xcvr_gty.cmac_gty_channel_inst/inst'
Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_channel/synth/cmac_gty_channel.xdc] for cell 'qsfp1_cmac_inst/gty_ch_2/xcvr_gty.cmac_gty_channel_inst/inst'
Finished Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_channel/synth/cmac_gty_channel.xdc] for cell 'qsfp1_cmac_inst/gty_ch_2/xcvr_gty.cmac_gty_channel_inst/inst'
Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_channel/synth/cmac_gty_channel.xdc] for cell 'qsfp1_cmac_inst/gty_ch_3/xcvr_gty.cmac_gty_channel_inst/inst'
Finished Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_channel/synth/cmac_gty_channel.xdc] for cell 'qsfp1_cmac_inst/gty_ch_3/xcvr_gty.cmac_gty_channel_inst/inst'
Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_channel/synth/cmac_gty_channel.xdc] for cell 'qsfp1_cmac_inst/gty_ch_4/xcvr_gty.cmac_gty_channel_inst/inst'
Finished Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_channel/synth/cmac_gty_channel.xdc] for cell 'qsfp1_cmac_inst/gty_ch_4/xcvr_gty.cmac_gty_channel_inst/inst'
Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_full/synth/cmac_gty_full.xdc] for cell 'qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst'
Finished Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_full/synth/cmac_gty_full.xdc] for cell 'qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst'
Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_full/synth/cmac_gty_full.xdc] for cell 'qsfp1_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst'
Finished Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_full/synth/cmac_gty_full.xdc] for cell 'qsfp1_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst'
Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/source/ip_pcie4_uscale_plus_x0y1.xdc] for cell 'pcie4_uscale_plus_inst/inst'
INFO: [Power 33-23] Power model is not available for startupe3_inst [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/source/ip_pcie4_uscale_plus_x0y1.xdc:239]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/source/ip_pcie4_uscale_plus_x0y1.xdc:239]
set_switching_activity: Time (s): cpu = 00:01:57 ; elapsed = 00:00:49 . Memory (MB): peak = 5497.848 ; gain = 1786.512 ; free physical = 424893 ; free virtual = 466122
Finished Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/source/ip_pcie4_uscale_plus_x0y1.xdc] for cell 'pcie4_uscale_plus_inst/inst'
Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/source/ip_pcie4_uscale_plus_impl_x0y1.xdc] for cell 'pcie4_uscale_plus_inst/inst'
Finished Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/source/ip_pcie4_uscale_plus_impl_x0y1.xdc] for cell 'pcie4_uscale_plus_inst/inst'
Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/ip_0/synth/pcie4_uscale_plus_0_gt.xdc] for cell 'pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst'
Finished Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/ip_0/synth/pcie4_uscale_plus_0_gt.xdc] for cell 'pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst'
Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_38/bd_fb99_axi_gpio_qsfp_0.xdc] for cell 'cms_inst/cms_i/cms_subsystem_0/inst/qsfp_gpio_hierarchy/axi_gpio_qsfp/U0'
Finished Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_38/bd_fb99_axi_gpio_qsfp_0.xdc] for cell 'cms_inst/cms_i/cms_subsystem_0/inst/qsfp_gpio_hierarchy/axi_gpio_qsfp/U0'
Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_38/bd_fb99_axi_gpio_qsfp_0_board.xdc] for cell 'cms_inst/cms_i/cms_subsystem_0/inst/qsfp_gpio_hierarchy/axi_gpio_qsfp/U0'
Finished Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_38/bd_fb99_axi_gpio_qsfp_0_board.xdc] for cell 'cms_inst/cms_i/cms_subsystem_0/inst/qsfp_gpio_hierarchy/axi_gpio_qsfp/U0'
Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_27/bd_fb99_psreset_cmc_0.xdc] for cell 'cms_inst/cms_i/cms_subsystem_0/inst/psreset_cmc/U0'
Finished Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_27/bd_fb99_psreset_cmc_0.xdc] for cell 'cms_inst/cms_i/cms_subsystem_0/inst/psreset_cmc/U0'
Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_27/bd_fb99_psreset_cmc_0_board.xdc] for cell 'cms_inst/cms_i/cms_subsystem_0/inst/psreset_cmc/U0'
Finished Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_27/bd_fb99_psreset_cmc_0_board.xdc] for cell 'cms_inst/cms_i/cms_subsystem_0/inst/psreset_cmc/U0'
Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_23/bd_fb99_microblaze_cmc_0.xdc] for cell 'cms_inst/cms_i/cms_subsystem_0/inst/microblaze_cmc/U0'
Finished Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_23/bd_fb99_microblaze_cmc_0.xdc] for cell 'cms_inst/cms_i/cms_subsystem_0/inst/microblaze_cmc/U0'
Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_13/bd_fb99_axi_uartlite_usb_0.xdc] for cell 'cms_inst/cms_i/cms_subsystem_0/inst/axi_uartlite_usb/U0'
Finished Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_13/bd_fb99_axi_uartlite_usb_0.xdc] for cell 'cms_inst/cms_i/cms_subsystem_0/inst/axi_uartlite_usb/U0'
Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_13/bd_fb99_axi_uartlite_usb_0_board.xdc] for cell 'cms_inst/cms_i/cms_subsystem_0/inst/axi_uartlite_usb/U0'
Finished Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_13/bd_fb99_axi_uartlite_usb_0_board.xdc] for cell 'cms_inst/cms_i/cms_subsystem_0/inst/axi_uartlite_usb/U0'
Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_12/bd_fb99_axi_uartlite_satellite_0.xdc] for cell 'cms_inst/cms_i/cms_subsystem_0/inst/axi_uartlite_satellite/U0'
Finished Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_12/bd_fb99_axi_uartlite_satellite_0.xdc] for cell 'cms_inst/cms_i/cms_subsystem_0/inst/axi_uartlite_satellite/U0'
Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_12/bd_fb99_axi_uartlite_satellite_0_board.xdc] for cell 'cms_inst/cms_i/cms_subsystem_0/inst/axi_uartlite_satellite/U0'
Finished Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_12/bd_fb99_axi_uartlite_satellite_0_board.xdc] for cell 'cms_inst/cms_i/cms_subsystem_0/inst/axi_uartlite_satellite/U0'
Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_11/bd_fb99_axi_timebase_wdt_0.xdc] for cell 'cms_inst/cms_i/cms_subsystem_0/inst/axi_timebase_wdt/U0'
Finished Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_11/bd_fb99_axi_timebase_wdt_0.xdc] for cell 'cms_inst/cms_i/cms_subsystem_0/inst/axi_timebase_wdt/U0'
Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_usplus/synth/cmac_usplus_board.xdc] for cell 'qsfp0_cmac_inst/cmac_inst/inst'
Finished Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_usplus/synth/cmac_usplus_board.xdc] for cell 'qsfp0_cmac_inst/cmac_inst/inst'
Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_usplus/synth/cmac_usplus_board.xdc] for cell 'qsfp1_cmac_inst/cmac_inst/inst'
Finished Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_usplus/synth/cmac_usplus_board.xdc] for cell 'qsfp1_cmac_inst/cmac_inst/inst'
Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_9/bd_fb99_axi_intc_cmc_0.xdc] for cell 'cms_inst/cms_i/cms_subsystem_0/inst/axi_intc_cmc/U0'
Finished Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_9/bd_fb99_axi_intc_cmc_0.xdc] for cell 'cms_inst/cms_i/cms_subsystem_0/inst/axi_intc_cmc/U0'
Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_8/bd_fb99_axi_gpio_mutex_host_0.xdc] for cell 'cms_inst/cms_i/cms_subsystem_0/inst/axi_gpio_mutex_host/U0'
Finished Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_8/bd_fb99_axi_gpio_mutex_host_0.xdc] for cell 'cms_inst/cms_i/cms_subsystem_0/inst/axi_gpio_mutex_host/U0'
Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_8/bd_fb99_axi_gpio_mutex_host_0_board.xdc] for cell 'cms_inst/cms_i/cms_subsystem_0/inst/axi_gpio_mutex_host/U0'
Finished Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_8/bd_fb99_axi_gpio_mutex_host_0_board.xdc] for cell 'cms_inst/cms_i/cms_subsystem_0/inst/axi_gpio_mutex_host/U0'
Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_7/bd_fb99_axi_gpio_mutex_cmc_0.xdc] for cell 'cms_inst/cms_i/cms_subsystem_0/inst/axi_gpio_mutex_cmc/U0'
Finished Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_7/bd_fb99_axi_gpio_mutex_cmc_0.xdc] for cell 'cms_inst/cms_i/cms_subsystem_0/inst/axi_gpio_mutex_cmc/U0'
Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_7/bd_fb99_axi_gpio_mutex_cmc_0_board.xdc] for cell 'cms_inst/cms_i/cms_subsystem_0/inst/axi_gpio_mutex_cmc/U0'
Finished Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_7/bd_fb99_axi_gpio_mutex_cmc_0_board.xdc] for cell 'cms_inst/cms_i/cms_subsystem_0/inst/axi_gpio_mutex_cmc/U0'
Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_6/bd_fb99_axi_gpio_mb_intr_0.xdc] for cell 'cms_inst/cms_i/cms_subsystem_0/inst/axi_gpio_mb_intr/U0'
Finished Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_6/bd_fb99_axi_gpio_mb_intr_0.xdc] for cell 'cms_inst/cms_i/cms_subsystem_0/inst/axi_gpio_mb_intr/U0'
Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_6/bd_fb99_axi_gpio_mb_intr_0_board.xdc] for cell 'cms_inst/cms_i/cms_subsystem_0/inst/axi_gpio_mb_intr/U0'
Finished Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_6/bd_fb99_axi_gpio_mb_intr_0_board.xdc] for cell 'cms_inst/cms_i/cms_subsystem_0/inst/axi_gpio_mb_intr/U0'
Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_5/bd_fb99_axi_gpio_wdt_0.xdc] for cell 'cms_inst/cms_i/cms_subsystem_0/inst/axi_gpio_wdt/U0'
Finished Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_5/bd_fb99_axi_gpio_wdt_0.xdc] for cell 'cms_inst/cms_i/cms_subsystem_0/inst/axi_gpio_wdt/U0'
Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_5/bd_fb99_axi_gpio_wdt_0_board.xdc] for cell 'cms_inst/cms_i/cms_subsystem_0/inst/axi_gpio_wdt/U0'
Finished Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_5/bd_fb99_axi_gpio_wdt_0_board.xdc] for cell 'cms_inst/cms_i/cms_subsystem_0/inst/axi_gpio_wdt/U0'
Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_4/bd_fb99_axi_gpio_hbm_temp_0.xdc] for cell 'cms_inst/cms_i/cms_subsystem_0/inst/axi_gpio_hbm_temp/U0'
Finished Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_4/bd_fb99_axi_gpio_hbm_temp_0.xdc] for cell 'cms_inst/cms_i/cms_subsystem_0/inst/axi_gpio_hbm_temp/U0'
Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_4/bd_fb99_axi_gpio_hbm_temp_0_board.xdc] for cell 'cms_inst/cms_i/cms_subsystem_0/inst/axi_gpio_hbm_temp/U0'
Finished Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_4/bd_fb99_axi_gpio_hbm_temp_0_board.xdc] for cell 'cms_inst/cms_i/cms_subsystem_0/inst/axi_gpio_hbm_temp/U0'
Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_3/bd_fb99_axi_gpio_cmc_mb_rst_n_0.xdc] for cell 'cms_inst/cms_i/cms_subsystem_0/inst/axi_gpio_cmc_mb_rst_n/U0'
Finished Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_3/bd_fb99_axi_gpio_cmc_mb_rst_n_0.xdc] for cell 'cms_inst/cms_i/cms_subsystem_0/inst/axi_gpio_cmc_mb_rst_n/U0'
Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_3/bd_fb99_axi_gpio_cmc_mb_rst_n_0_board.xdc] for cell 'cms_inst/cms_i/cms_subsystem_0/inst/axi_gpio_cmc_mb_rst_n/U0'
Finished Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_3/bd_fb99_axi_gpio_cmc_mb_rst_n_0_board.xdc] for cell 'cms_inst/cms_i/cms_subsystem_0/inst/axi_gpio_cmc_mb_rst_n/U0'
Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_2/bd_fb99_axi_gpio_timebase_0.xdc] for cell 'cms_inst/cms_i/cms_subsystem_0/inst/axi_gpio_timebase/U0'
Finished Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_2/bd_fb99_axi_gpio_timebase_0.xdc] for cell 'cms_inst/cms_i/cms_subsystem_0/inst/axi_gpio_timebase/U0'
Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_2/bd_fb99_axi_gpio_timebase_0_board.xdc] for cell 'cms_inst/cms_i/cms_subsystem_0/inst/axi_gpio_timebase/U0'
Finished Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_2/bd_fb99_axi_gpio_timebase_0_board.xdc] for cell 'cms_inst/cms_i/cms_subsystem_0/inst/axi_gpio_timebase/U0'
Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:51]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:66]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:78]
WARNING: [Vivado 12-4702] DRIVE is not a supported property on input port(s). Setting is ignored. [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:78]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:79]
WARNING: [Vivado 12-4702] DRIVE is not a supported property on input port(s). Setting is ignored. [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:79]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:80]
WARNING: [Vivado 12-4702] DRIVE is not a supported property on input port(s). Setting is ignored. [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:80]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:81]
WARNING: [Vivado 12-4702] DRIVE is not a supported property on input port(s). Setting is ignored. [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:81]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:86]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:88]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:130]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:132]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:173]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:175]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:183]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:185]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:260]
Finished Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc]
Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/placement.xdc]
Finished Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/placement.xdc]
Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/cfgmclk.xdc]
Finished Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/cfgmclk.xdc]
Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/boot.xdc]
Finished Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/boot.xdc]
Sourcing Tcl File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/syn/vivado/axil_cdc.tcl]
Inserting timing constraints for axil_cdc instance cms_axil_cdc_inst/axil_cdc_rd_inst
WARNING: [Timing 38-277] The instance 'qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/syn/vivado/axil_cdc.tcl:23]
WARNING: [Timing 38-277] The instance 'qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/syn/vivado/axil_cdc.tcl:23]
WARNING: [Timing 38-277] The instance 'qsfp0_cmac_inst/gty_ch_2/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/syn/vivado/axil_cdc.tcl:23]
WARNING: [Timing 38-277] The instance 'qsfp0_cmac_inst/gty_ch_3/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/syn/vivado/axil_cdc.tcl:23]
WARNING: [Timing 38-277] The instance 'qsfp0_cmac_inst/gty_ch_4/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/syn/vivado/axil_cdc.tcl:23]
WARNING: [Timing 38-277] The instance 'qsfp1_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/syn/vivado/axil_cdc.tcl:23]
WARNING: [Timing 38-277] The instance 'qsfp1_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/syn/vivado/axil_cdc.tcl:23]
WARNING: [Timing 38-277] The instance 'qsfp1_cmac_inst/gty_ch_2/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/syn/vivado/axil_cdc.tcl:23]
WARNING: [Timing 38-277] The instance 'qsfp1_cmac_inst/gty_ch_3/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/syn/vivado/axil_cdc.tcl:23]
WARNING: [Timing 38-277] The instance 'qsfp1_cmac_inst/gty_ch_4/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/syn/vivado/axil_cdc.tcl:23]
INFO: [Timing 38-2] Deriving generated clocks [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/syn/vivado/axil_cdc.tcl:23]
get_clocks: Time (s): cpu = 00:00:23 ; elapsed = 00:00:05 . Memory (MB): peak = 5502.832 ; gain = 4.984 ; free physical = 424824 ; free virtual = 466054
Inserting timing constraints for axil_cdc instance cms_axil_cdc_inst/axil_cdc_wr_inst
Finished Sourcing Tcl File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/syn/vivado/axil_cdc.tcl]
Sourcing Tcl File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl]
Inserting timing constraints for axis_async_fifo instance core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst
Inserting timing constraints for axis_async_fifo instance core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst
Inserting timing constraints for axis_async_fifo instance core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst
Inserting timing constraints for axis_async_fifo instance core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst
Inserting timing constraints for axis_async_fifo instance core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst
Inserting timing constraints for axis_async_fifo instance core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst
Finished Sourcing Tcl File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl]
Sourcing Tcl File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl]
Inserting timing constraints for sync_reset instance qsfp0_sync_reset_inst
Inserting timing constraints for sync_reset instance qsfp1_sync_reset_inst
Inserting timing constraints for sync_reset instance sync_reset_125mhz_inst
Inserting timing constraints for sync_reset instance sync_reset_50mhz_inst
Inserting timing constraints for sync_reset instance qsfp0_cmac_inst/sync_reset_rx_ptp_rst_inst
Inserting timing constraints for sync_reset instance qsfp0_cmac_inst/sync_reset_rx_rst_inst
Inserting timing constraints for sync_reset instance qsfp0_cmac_inst/sync_reset_tx_rst_inst
Inserting timing constraints for sync_reset instance qsfp0_cmac_inst/gty_ch_1/sync_reset_rx_reset_inst
Inserting timing constraints for sync_reset instance qsfp0_cmac_inst/gty_ch_1/sync_reset_tx_reset_inst
Inserting timing constraints for sync_reset instance qsfp0_cmac_inst/gty_ch_4/sync_reset_rx_reset_inst
Inserting timing constraints for sync_reset instance qsfp0_cmac_inst/gty_ch_4/sync_reset_tx_reset_inst
Inserting timing constraints for sync_reset instance qsfp1_cmac_inst/sync_reset_rx_ptp_rst_inst
Inserting timing constraints for sync_reset instance qsfp1_cmac_inst/sync_reset_rx_rst_inst
Inserting timing constraints for sync_reset instance qsfp1_cmac_inst/sync_reset_tx_rst_inst
Inserting timing constraints for sync_reset instance qsfp1_cmac_inst/gty_ch_1/sync_reset_rx_reset_inst
Inserting timing constraints for sync_reset instance qsfp1_cmac_inst/gty_ch_1/sync_reset_tx_reset_inst
Inserting timing constraints for sync_reset instance qsfp1_cmac_inst/gty_ch_4/sync_reset_rx_reset_inst
Inserting timing constraints for sync_reset instance qsfp1_cmac_inst/gty_ch_4/sync_reset_tx_reset_inst
Finished Sourcing Tcl File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl]
Sourcing Tcl File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl]
Inserting timing constraints for ptp_clock_cdc instance core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst
Inserting timing constraints for ptp_clock_cdc instance core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst
Inserting timing constraints for ptp_clock_cdc instance core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst
Inserting timing constraints for ptp_clock_cdc instance core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst
Inserting timing constraints for ptp_clock_cdc instance core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst
Finished Sourcing Tcl File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl]
Sourcing Tcl File [/home/ubuntu/git_repos/corundum/fpga/common/syn/vivado/mqnic_port.tcl]
Inserting timing constraints for mqnic_port instance core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst
Inserting timing constraints for mqnic_port instance core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst
Finished Sourcing Tcl File [/home/ubuntu/git_repos/corundum/fpga/common/syn/vivado/mqnic_port.tcl]
Sourcing Tcl File [/home/ubuntu/git_repos/corundum/fpga/common/syn/vivado/mqnic_ptp_clock.tcl]
Inserting timing constraints for mqnic_ptp_clock instance core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst
Finished Sourcing Tcl File [/home/ubuntu/git_repos/corundum/fpga/common/syn/vivado/mqnic_ptp_clock.tcl]
Sourcing Tcl File [/home/ubuntu/git_repos/corundum/fpga/common/syn/vivado/mqnic_rb_clk_info.tcl]
Inserting timing constraints for mqnic_rb_clk_info instance core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst
Finished Sourcing Tcl File [/home/ubuntu/git_repos/corundum/fpga/common/syn/vivado/mqnic_rb_clk_info.tcl]
Sourcing Tcl File [/home/ubuntu/git_repos/corundum/fpga/common/syn/vivado/rb_drp.tcl]
Inserting timing constraints for rb_drp instance core_inst/qsfp0_rb_drp_inst
Inserting timing constraints for rb_drp instance core_inst/qsfp1_rb_drp_inst
Finished Sourcing Tcl File [/home/ubuntu/git_repos/corundum/fpga/common/syn/vivado/rb_drp.tcl]
Sourcing Tcl File [/home/ubuntu/git_repos/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl]
Inserting timing constraints for cmac_gty_wrapper instance qsfp0_cmac_inst
Inserting timing constraints for cmac_gty_wrapper instance qsfp1_cmac_inst
Finished Sourcing Tcl File [/home/ubuntu/git_repos/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl]
Sourcing Tcl File [/home/ubuntu/git_repos/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl]
Inserting timing constraints for cmac_gty_ch_wrapper instance qsfp0_cmac_inst/gty_ch_1
Inserting timing constraints for cmac_gty_ch_wrapper instance qsfp0_cmac_inst/gty_ch_2
Inserting timing constraints for cmac_gty_ch_wrapper instance qsfp0_cmac_inst/gty_ch_3
Inserting timing constraints for cmac_gty_ch_wrapper instance qsfp0_cmac_inst/gty_ch_4
Inserting timing constraints for cmac_gty_ch_wrapper instance qsfp1_cmac_inst/gty_ch_1
Inserting timing constraints for cmac_gty_ch_wrapper instance qsfp1_cmac_inst/gty_ch_2
Inserting timing constraints for cmac_gty_ch_wrapper instance qsfp1_cmac_inst/gty_ch_3
Inserting timing constraints for cmac_gty_ch_wrapper instance qsfp1_cmac_inst/gty_ch_4
Finished Sourcing Tcl File [/home/ubuntu/git_repos/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl]
Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_9/bd_fb99_axi_intc_cmc_0_clocks.xdc] for cell 'cms_inst/cms_i/cms_subsystem_0/inst/axi_intc_cmc/U0'
Finished Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_9/bd_fb99_axi_intc_cmc_0_clocks.xdc] for cell 'cms_inst/cms_i/cms_subsystem_0/inst/axi_intc_cmc/U0'
Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_10/bd_fb99_axi_intc_host_0_clocks.xdc] for cell 'cms_inst/cms_i/cms_subsystem_0/inst/axi_intc_host/U0'
Finished Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_10/bd_fb99_axi_intc_host_0_clocks.xdc] for cell 'cms_inst/cms_i/cms_subsystem_0/inst/axi_intc_host/U0'
Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0_board.xdc] for cell 'pcie4_uscale_plus_inst/inst'
Finished Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0_board.xdc] for cell 'pcie4_uscale_plus_inst/inst'
Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/synth/pcie4_uscale_plus_0_late.xdc] for cell 'pcie4_uscale_plus_inst/inst'
Finished Parsing XDC File [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/synth/pcie4_uscale_plus_0_late.xdc] for cell 'pcie4_uscale_plus_inst/inst'
INFO: [Project 1-1714] 5 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC for BUFG_GT qsfp0_cmac_inst/bufg_gt_rxusrclk_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1 for BUFG_GT qsfp0_cmac_inst/bufg_gt_txusrclk_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC qsfp1_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC for BUFG_GT qsfp1_cmac_inst/bufg_gt_rxusrclk_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC qsfp1_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1 for BUFG_GT qsfp1_cmac_inst/bufg_gt_txusrclk_inst
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cms_inst/cms_i/cms_subsystem_0/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cms_inst/cms_i/cms_subsystem_0/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cms_inst/cms_i/cms_subsystem_0/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cms_inst/cms_i/cms_subsystem_0/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cms_inst/cms_i/cms_subsystem_0/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cms_inst/cms_i/cms_subsystem_0/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cms_inst/cms_i/cms_subsystem_0/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cms_inst/cms_i/cms_subsystem_0/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cms_inst/cms_i/cms_subsystem_0/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cms_inst/cms_i/cms_subsystem_0/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cms_inst/cms_i/cms_subsystem_0/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cms_inst/cms_i/cms_subsystem_0/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cms_inst/cms_i/cms_subsystem_0/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cms_inst/cms_i/cms_subsystem_0/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cms_inst/cms_i/cms_subsystem_0/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cms_inst/cms_i/cms_subsystem_0/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cms_inst/cms_i/cms_subsystem_0/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cms_inst/cms_i/cms_subsystem_0/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cms_inst/cms_i/cms_subsystem_0/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cms_inst/cms_i/cms_subsystem_0/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cms_inst/cms_i/cms_subsystem_0/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cms_inst/cms_i/cms_subsystem_0/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cms_inst/cms_i/cms_subsystem_0/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cms_inst/cms_i/cms_subsystem_0/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cms_inst/cms_i/cms_subsystem_0/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cms_inst/cms_i/cms_subsystem_0/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cms_inst/cms_i/cms_subsystem_0/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cms_inst/cms_i/cms_subsystem_0/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cms_inst/cms_i/cms_subsystem_0/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cms_inst/cms_i/cms_subsystem_0/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cms_inst/cms_i/cms_subsystem_0/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cms_inst/cms_i/cms_subsystem_0/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Generating merged BMM file for the design top 'fpga'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/fw/cms_xcu200_xcu250.elf /home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/fw/cms_xcu200_xcu250.elf /home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/fw/cms_xcu200_xcu250.elf 
INFO: [Project 1-1687] 10 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 5574.867 ; gain = 0.000 ; free physical = 425112 ; free virtual = 466342
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2029 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 4 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 10 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 2 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  OBUFTDS => OBUFTDS_DUAL_BUF (INV, OBUFT(x2)): 4 instances
  RAM256X1D => RAM256X1D (MUXF7(x4), MUXF8(x2), RAMD64E(x8)): 14 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 4 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 59 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 1433 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 207 instances
  RAM32X1S => RAM32X1S (RAMS32): 48 instances
  RAM64M => RAM64M (RAMD64E(x4)): 29 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 108 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 8 instances
  RAM64X1S => RAM64X1S (RAMS64E): 19 instances

97 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:04:37 ; elapsed = 00:03:13 . Memory (MB): peak = 5574.867 ; gain = 4116.707 ; free physical = 425112 ; free virtual = 466342
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 5574.867 ; gain = 0.000 ; free physical = 425105 ; free virtual = 466335

Starting Cache Timing Information Task
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:51]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:66]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:86]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:88]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:130]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:132]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:173]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:175]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:183]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:185]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:260]
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-277] The instance 'qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp0_cmac_inst/gty_ch_2/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp0_cmac_inst/gty_ch_3/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp0_cmac_inst/gty_ch_4/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp1_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp1_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp1_cmac_inst/gty_ch_2/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp1_cmac_inst/gty_ch_3/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp1_cmac_inst/gty_ch_4/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
Ending Cache Timing Information Task | Checksum: 1a9601d82

Time (s): cpu = 00:00:40 ; elapsed = 00:00:10 . Memory (MB): peak = 5574.867 ; gain = 0.000 ; free physical = 424813 ; free virtual = 466044

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter cms_inst/cms_i/cms_subsystem_0/inst/axi_ic_mgmt/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[2]_i_2 into driver instance cms_inst/cms_i/cms_subsystem_0/inst/axi_ic_mgmt/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[2]_i_4, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter cms_inst/cms_i/cms_subsystem_0/inst/axi_intc_host/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_int_d1_i_1 into driver instance cms_inst/cms_i/cms_subsystem_0/inst/axi_intc_host/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_int_d1_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter cms_inst/cms_i/cms_subsystem_0/inst/psreset_cmc/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0 into driver instance cms_inst/cms_i/cms_subsystem_0/inst/reset_gen/and_gate/Res[0]_INST_0, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/desc_fetch_inst/m_axis_req_status_ptr_reg[15]_i_1 into driver instance core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/desc_fetch_inst/m_axis_req_status_ptr_reg[15]_i_3, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_rx_inst/rx_engine_inst/desc_len_reg[15]_i_2__0 into driver instance core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_rx_inst/rx_engine_inst/desc_len_reg[15]_i_4, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_tx_inst/dma_client_axis_source_inst/out_fifo_tdest_reg_0_31_0_3_i_7 into driver instance core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_tx_inst/dma_client_axis_source_inst/out_fifo_tkeep_reg_0_31_0_13_i_14, which resulted in an inversion of 53 pins
INFO: [Opt 31-1287] Pulled Inverter core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_tx_inst/dma_client_axis_source_inst/out_fifo_tkeep_reg_0_31_28_41_i_6 into driver instance core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_tx_inst/dma_client_axis_source_inst/out_fifo_tkeep_reg_0_31_14_27_i_16, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_tx_inst/egress_inst/tx_checksum_inst/csum_fifo/genblk1[1].sum_valid_reg[1]_i_1 into driver instance core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_tx_inst/egress_inst/tx_checksum_inst/csum_fifo/m_axis_read_data_tvalid_reg_i_3__0, which resulted in an inversion of 22 pins
INFO: [Opt 31-1287] Pulled Inverter core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_tx_inst/egress_inst/tx_checksum_inst/data_fifo/mem_reg_0_i_2 into driver instance core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_tx_inst/egress_inst/tx_checksum_inst/data_fifo/m_axis_read_data_tvalid_reg_i_2__0, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_tx_inst/tx_engine_inst/desc_len_reg[15]_i_2 into driver instance core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_tx_inst/tx_engine_inst/buf_wr_ptr_reg[17]_i_3, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_i_2__3 into driver instance core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_i_5__2, which resulted in an inversion of 21 pins
INFO: [Opt 31-1287] Pulled Inverter core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/mem_reg_0_i_2__2 into driver instance core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/mem_reg_0_i_5__1, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_0_i_2 into driver instance core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_0_i_5, which resulted in an inversion of 16 pins
INFO: [Opt 31-1287] Pulled Inverter core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/op_table_queue_reg_r1_0_31_0_12_i_16 into driver instance core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/op_table_queue_reg_r1_0_31_0_12_i_28, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/s_axil_awready_reg_i_1__8 into driver instance core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/op_axil_write_pipe_reg[0]_i_2, which resulted in an inversion of 18 pins
INFO: [Opt 31-1287] Pulled Inverter core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/tx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_0_i_2__4 into driver instance core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/tx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_0_i_5__3, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/tx_queue_manager_inst/m_axis_dequeue_resp_ptr_reg[1]_i_1 into driver instance core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/tx_queue_manager_inst/op_table_queue_ptr_reg_r1_0_31_0_13_i_20, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/tx_queue_manager_inst/m_axis_dequeue_resp_ptr_reg[2]_i_1 into driver instance core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/tx_queue_manager_inst/op_table_queue_ptr_reg_r1_0_31_0_13_i_19, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/tx_queue_manager_inst/m_axis_dequeue_resp_ptr_reg[3]_i_1 into driver instance core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/tx_queue_manager_inst/op_table_queue_ptr_reg_r1_0_31_0_13_i_16, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/tx_queue_manager_inst/m_axis_dequeue_resp_ptr_reg[4]_i_1 into driver instance core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/tx_queue_manager_inst/op_table_queue_ptr_reg_r1_0_31_0_13_i_18, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/tx_queue_manager_inst/m_axis_dequeue_resp_ptr_reg[5]_i_1 into driver instance core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/tx_queue_manager_inst/op_table_queue_ptr_reg_r1_0_31_0_13_i_21, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/desc_fetch_inst/m_axis_req_status_ptr_reg[15]_i_1__0 into driver instance core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/desc_fetch_inst/m_axis_req_status_ptr_reg[15]_i_3__0, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/interface_rx_inst/rx_engine_inst/desc_len_reg[15]_i_2__2 into driver instance core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/interface_rx_inst/rx_engine_inst/desc_len_reg[15]_i_4__0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/interface_tx_inst/dma_client_axis_source_inst/out_fifo_tdest_reg_0_31_0_3_i_7__0 into driver instance core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/interface_tx_inst/dma_client_axis_source_inst/out_fifo_tkeep_reg_0_31_0_13_i_14__0, which resulted in an inversion of 53 pins
INFO: [Opt 31-1287] Pulled Inverter core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/interface_tx_inst/dma_client_axis_source_inst/out_fifo_tkeep_reg_0_31_28_41_i_6__0 into driver instance core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/interface_tx_inst/dma_client_axis_source_inst/out_fifo_tkeep_reg_0_31_14_27_i_16__0, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/interface_tx_inst/egress_inst/tx_checksum_inst/csum_fifo/genblk1[1].sum_valid_reg[1]_i_1__0 into driver instance core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/interface_tx_inst/egress_inst/tx_checksum_inst/csum_fifo/m_axis_read_data_tvalid_reg_i_3__2, which resulted in an inversion of 22 pins
INFO: [Opt 31-1287] Pulled Inverter core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/interface_tx_inst/egress_inst/tx_checksum_inst/data_fifo/mem_reg_0_i_2__5 into driver instance core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/interface_tx_inst/egress_inst/tx_checksum_inst/data_fifo/m_axis_read_data_tvalid_reg_i_2__2, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/interface_tx_inst/tx_engine_inst/desc_len_reg[15]_i_2__1 into driver instance core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/interface_tx_inst/tx_engine_inst/buf_wr_ptr_reg[17]_i_3__1, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_i_2__9 into driver instance core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_i_5__7, which resulted in an inversion of 21 pins
INFO: [Opt 31-1287] Pulled Inverter core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/mem_reg_0_i_2__8 into driver instance core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/mem_reg_0_i_5__6, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_0_i_2__0 into driver instance core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_0_i_5__0, which resulted in an inversion of 16 pins
INFO: [Opt 31-1287] Pulled Inverter core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/op_table_queue_reg_r1_0_31_0_12_i_16__1 into driver instance core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/op_table_queue_reg_r1_0_31_0_12_i_28__1, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/s_axil_awready_reg_i_1__22 into driver instance core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/op_axil_write_pipe_reg[0]_i_2__0, which resulted in an inversion of 18 pins
INFO: [Opt 31-1287] Pulled Inverter core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/tx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_0_i_2__10 into driver instance core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/tx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_0_i_5__8, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/tx_queue_manager_inst/m_axis_dequeue_resp_ptr_reg[1]_i_1__1 into driver instance core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/tx_queue_manager_inst/op_table_queue_ptr_reg_r1_0_31_0_13_i_20__4, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/tx_queue_manager_inst/m_axis_dequeue_resp_ptr_reg[2]_i_1__1 into driver instance core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/tx_queue_manager_inst/op_table_queue_ptr_reg_r1_0_31_0_13_i_19__4, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/tx_queue_manager_inst/m_axis_dequeue_resp_ptr_reg[3]_i_1__1 into driver instance core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/tx_queue_manager_inst/op_table_queue_ptr_reg_r1_0_31_0_13_i_16__4, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/tx_queue_manager_inst/m_axis_dequeue_resp_ptr_reg[4]_i_1__1 into driver instance core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/tx_queue_manager_inst/op_table_queue_ptr_reg_r1_0_31_0_13_i_18__4, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/tx_queue_manager_inst/m_axis_dequeue_resp_ptr_reg[5]_i_1__1 into driver instance core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/tx_queue_manager_inst/op_table_queue_ptr_reg_r1_0_31_0_13_i_21__4, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter core_inst/core_inst/core_pcie_inst/core_inst/irq_rate_limit_inst/time_count_reg[0]_i_1 into driver instance core_inst/core_inst/core_pcie_inst/core_inst/irq_rate_limit_inst/prescale_count_reg[14]_i_3, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter core_inst/core_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/read_cmd_cycle_count_reg[1]_i_1 into driver instance core_inst/core_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/i___3, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter core_inst/core_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/read_len_reg[14]_i_2 into driver instance core_inst/core_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/i___569, which resulted in an inversion of 13 pins
INFO: [Opt 31-1287] Pulled Inverter core_inst/core_inst/pcie_if_inst/pcie_us_if_cc_inst/cpl_fifo_inst/out_tlp_data_reg[255]_i_1__0 into driver instance core_inst/core_inst/pcie_if_inst/pcie_us_if_cc_inst/cpl_fifo_inst/mem_rd_data_valid_reg[0]_i_2__0, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter core_inst/core_inst/pcie_if_inst/pcie_us_if_cc_inst/cpl_fifo_inst/out_tlp_data_reg[511]_i_1__0 into driver instance core_inst/core_inst/pcie_if_inst/pcie_us_if_cc_inst/cpl_fifo_inst/mem_rd_data_valid_reg[1]_i_2__0, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter core_inst/core_inst/pcie_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/wr_ptr_cur_reg[2]_i_1 into driver instance core_inst/core_inst/pcie_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/seg_mem_wr_addr_reg[11]_i_2, which resulted in an inversion of 13 pins
INFO: [Opt 31-1287] Pulled Inverter core_inst/core_inst/pcie_if_inst/pcie_us_if_rq_inst/rd_req_fifo_inst/seg_ram[1].rd_hdr_reg[124]_i_1 into driver instance core_inst/core_inst/pcie_if_inst/pcie_us_if_rq_inst/rd_req_fifo_inst/rd_ptr_reg[2]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter core_inst/core_inst/pcie_if_inst/pcie_us_if_rq_inst/wr_req_fifo_inst/tlp_split1_reg_i_1__0 into driver instance core_inst/core_inst/pcie_if_inst/pcie_us_if_rq_inst/wr_req_fifo_inst/tlp_split1_reg_i_3__0, which resulted in an inversion of 139 pins
INFO: [Opt 31-1287] Pulled Inverter pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_flr_in_process_o[85]_i_1 into driver instance pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_interrupt_msix_vf_mask_o[85]_i_4, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter qsfp0_cmac_inst/cmac_inst/inst/i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_eop[0]_i_1 into driver instance core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/cmac_inst_i_533, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter qsfp0_cmac_inst/cmac_inst/inst/i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_err[0]_i_1 into driver instance core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/cmac_inst_i_594, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter qsfp0_cmac_inst/cmac_inst/inst/i_cmac_usplus_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/axis_tkeep[15]_i_1 into driver instance qsfp0_cmac_inst/cmac_inst/inst/i_cmac_usplus_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/axis_tvalid_i_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter qsfp0_cmac_inst/cmac_inst/inst/i_cmac_usplus_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/axis_tkeep[31]_i_1 into driver instance qsfp0_cmac_inst/cmac_inst/inst/i_cmac_usplus_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/axis_tvalid_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter qsfp0_cmac_inst/cmac_inst/inst/i_cmac_usplus_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/axis_tkeep[47]_i_1 into driver instance qsfp0_cmac_inst/cmac_inst/inst/i_cmac_usplus_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/axis_tvalid_i_5, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter qsfp0_cmac_inst/cmac_inst/inst/i_cmac_usplus_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/axis_tkeep[63]_i_1 into driver instance qsfp0_cmac_inst/cmac_inst/inst/i_cmac_usplus_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/axis_tvalid_i_4, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter qsfp0_cmac_inst/cmac_inst/inst/i_cmac_usplus_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/rot[1]_i_2 into driver instance qsfp0_cmac_inst/cmac_inst/inst/i_cmac_usplus_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/rd_ptr[2]_i_4__0, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter qsfp0_cmac_inst/cmac_inst/inst/i_cmac_usplus_lbus2axis/i_cmac_usplus_lbus2axis_segmented_corelogic/axis_tkeep[24]_i_1 into driver instance qsfp0_cmac_inst/cmac_inst/inst/i_cmac_usplus_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/axis_tkeep[31]_i_3, which resulted in an inversion of 15 pins
INFO: [Opt 31-1287] Pulled Inverter qsfp0_cmac_inst/cmac_inst/inst/i_cmac_usplus_lbus2axis/i_cmac_usplus_lbus2axis_segmented_corelogic/axis_tkeep[40]_i_1 into driver instance qsfp0_cmac_inst/cmac_inst/inst/i_cmac_usplus_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/axis_tkeep[47]_i_3, which resulted in an inversion of 15 pins
INFO: [Opt 31-1287] Pulled Inverter qsfp0_cmac_inst/cmac_inst/inst/i_cmac_usplus_lbus2axis/i_cmac_usplus_lbus2axis_segmented_corelogic/axis_tkeep[56]_i_1 into driver instance qsfp0_cmac_inst/cmac_inst/inst/i_cmac_usplus_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/axis_tkeep[63]_i_3, which resulted in an inversion of 15 pins
INFO: [Opt 31-1287] Pulled Inverter qsfp0_cmac_inst/cmac_inst/inst/i_cmac_usplus_lbus2axis/i_cmac_usplus_lbus2axis_segmented_corelogic/axis_tkeep[8]_i_1 into driver instance qsfp0_cmac_inst/cmac_inst/inst/i_cmac_usplus_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/axis_tkeep[15]_i_3, which resulted in an inversion of 15 pins
INFO: [Opt 31-1287] Pulled Inverter qsfp1_cmac_inst/cmac_inst/inst/i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_eop[0]_i_1 into driver instance core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/cmac_inst_i_533__0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter qsfp1_cmac_inst/cmac_inst/inst/i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_err[0]_i_1 into driver instance core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/cmac_inst_i_594__0, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter qsfp1_cmac_inst/cmac_inst/inst/i_cmac_usplus_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/axis_tkeep[15]_i_1 into driver instance qsfp1_cmac_inst/cmac_inst/inst/i_cmac_usplus_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/axis_tvalid_i_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter qsfp1_cmac_inst/cmac_inst/inst/i_cmac_usplus_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/axis_tkeep[31]_i_1 into driver instance qsfp1_cmac_inst/cmac_inst/inst/i_cmac_usplus_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/axis_tvalid_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter qsfp1_cmac_inst/cmac_inst/inst/i_cmac_usplus_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/axis_tkeep[47]_i_1 into driver instance qsfp1_cmac_inst/cmac_inst/inst/i_cmac_usplus_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/axis_tvalid_i_5, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter qsfp1_cmac_inst/cmac_inst/inst/i_cmac_usplus_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/axis_tkeep[63]_i_1 into driver instance qsfp1_cmac_inst/cmac_inst/inst/i_cmac_usplus_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/axis_tvalid_i_4, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter qsfp1_cmac_inst/cmac_inst/inst/i_cmac_usplus_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/rot[1]_i_2 into driver instance qsfp1_cmac_inst/cmac_inst/inst/i_cmac_usplus_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/rd_ptr[2]_i_4__0, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter qsfp1_cmac_inst/cmac_inst/inst/i_cmac_usplus_lbus2axis/i_cmac_usplus_lbus2axis_segmented_corelogic/axis_tkeep[24]_i_1 into driver instance qsfp1_cmac_inst/cmac_inst/inst/i_cmac_usplus_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/axis_tkeep[31]_i_3, which resulted in an inversion of 15 pins
INFO: [Opt 31-1287] Pulled Inverter qsfp1_cmac_inst/cmac_inst/inst/i_cmac_usplus_lbus2axis/i_cmac_usplus_lbus2axis_segmented_corelogic/axis_tkeep[40]_i_1 into driver instance qsfp1_cmac_inst/cmac_inst/inst/i_cmac_usplus_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/axis_tkeep[47]_i_3, which resulted in an inversion of 15 pins
INFO: [Opt 31-1287] Pulled Inverter qsfp1_cmac_inst/cmac_inst/inst/i_cmac_usplus_lbus2axis/i_cmac_usplus_lbus2axis_segmented_corelogic/axis_tkeep[56]_i_1 into driver instance qsfp1_cmac_inst/cmac_inst/inst/i_cmac_usplus_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/axis_tkeep[63]_i_3, which resulted in an inversion of 15 pins
INFO: [Opt 31-1287] Pulled Inverter qsfp1_cmac_inst/cmac_inst/inst/i_cmac_usplus_lbus2axis/i_cmac_usplus_lbus2axis_segmented_corelogic/axis_tkeep[8]_i_1 into driver instance qsfp1_cmac_inst/cmac_inst/inst/i_cmac_usplus_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/axis_tkeep[15]_i_3, which resulted in an inversion of 15 pins
INFO: [Opt 31-1287] Pulled Inverter reset_timer_reg[9]_i_2 into driver instance reset_timer_reg[9]_i_4, which resulted in an inversion of 4 pins
INFO: [Opt 31-138] Pushed 109 inverter(s) to 16951 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 142f43683

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 5808.785 ; gain = 96.000 ; free physical = 424834 ; free virtual = 466065
INFO: [Opt 31-389] Phase Retarget created 648 cells and removed 1340 cells
INFO: [Opt 31-1021] In phase Retarget, 3 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1d91e5591

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 5808.785 ; gain = 96.000 ; free physical = 424834 ; free virtual = 466065
INFO: [Opt 31-389] Phase Constant propagation created 588 cells and removed 1899 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1c6061c0b

Time (s): cpu = 00:00:37 ; elapsed = 00:00:23 . Memory (MB): peak = 5808.785 ; gain = 96.000 ; free physical = 424832 ; free virtual = 466063
INFO: [Opt 31-389] Phase Sweep created 2 cells and removed 7344 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 1c7b20462

Time (s): cpu = 00:00:43 ; elapsed = 00:00:26 . Memory (MB): peak = 5808.785 ; gain = 96.000 ; free physical = 424831 ; free virtual = 466062
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1c7b20462

Time (s): cpu = 00:00:44 ; elapsed = 00:00:27 . Memory (MB): peak = 5808.785 ; gain = 96.000 ; free physical = 424830 ; free virtual = 466061
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
INFO: [Opt 31-1287] Pulled Inverter cms_inst/cms_i/cms_subsystem_0/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_load_instr_Inst/MEM_Sel_MEM_Res_I_i_1 into driver instance cms_inst/cms_i/cms_subsystem_0/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_load_instr_Inst/MEM_Sel_MEM_Res_I_i_2, which resulted in an inversion of 1 pins
Phase 6 Post Processing Netlist | Checksum: 1960ca5cd

Time (s): cpu = 00:00:45 ; elapsed = 00:00:28 . Memory (MB): peak = 5808.785 ; gain = 96.000 ; free physical = 424827 ; free virtual = 466058
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             648  |            1340  |                                              3  |
|  Constant propagation         |             588  |            1899  |                                              0  |
|  Sweep                        |               2  |            7344  |                                              0  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               1  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.37 . Memory (MB): peak = 5808.785 ; gain = 0.000 ; free physical = 424831 ; free virtual = 466062
Ending Logic Optimization Task | Checksum: 4a5a6dd5

Time (s): cpu = 00:00:48 ; elapsed = 00:00:31 . Memory (MB): peak = 5808.785 ; gain = 96.000 ; free physical = 424831 ; free virtual = 466062

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:51]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:66]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:86]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:88]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:130]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:132]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:173]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:175]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:183]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:185]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:260]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
WARNING: [Timing 38-277] The instance 'qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp0_cmac_inst/gty_ch_2/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp0_cmac_inst/gty_ch_3/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp0_cmac_inst/gty_ch_4/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp1_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp1_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp1_cmac_inst/gty_ch_2/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp1_cmac_inst/gty_ch_3/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp1_cmac_inst/gty_ch_4/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-295] The data input toggle rate 4.675176 of CMAC instance qsfp0_cmac_inst/cmac_inst/inst/i_cmac_usplus_top/obsibdaaf4ker2wujpra0sjb is beyond the acceptable limit of 8.260000 - 54.090000. Using the 8.260000 toggle rate for power analysis.
Resolution: Please use the following to set activity - set_switching_activity -static_probability <value> -toggle_rate <value> [get_pins -of_objects [get_cells <instance name>] -filter {DIRECTION =~ IN && NAME =~ *TX_DATAIN*}]
WARNING: [Power 33-295] The data input toggle rate 5.274797 of CMAC instance qsfp1_cmac_inst/cmac_inst/inst/i_cmac_usplus_top/obsibdaaf4ker2wujpra0sjb is beyond the acceptable limit of 8.260000 - 54.090000. Using the 8.260000 toggle rate for power analysis.
Resolution: Please use the following to set activity - set_switching_activity -static_probability <value> -toggle_rate <value> [get_pins -of_objects [get_cells <instance name>] -filter {DIRECTION =~ IN && NAME =~ *TX_DATAIN*}]


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 38 BRAM(s) out of a total of 340 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:51]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:66]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:86]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:88]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:130]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:132]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:173]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:175]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:183]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:185]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:260]
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-277] The instance 'qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp0_cmac_inst/gty_ch_2/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp0_cmac_inst/gty_ch_3/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp0_cmac_inst/gty_ch_4/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp1_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp1_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp1_cmac_inst/gty_ch_2/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp1_cmac_inst/gty_ch_3/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp1_cmac_inst/gty_ch_4/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
INFO: [Pwropt 34-201] Structural ODC has moved 8 WE to EN ports
Number of BRAM Ports augmented: 86 newly gated: 10 Total Ports: 680
Ending PowerOpt Patch Enables Task | Checksum: 1a1a9620f

Time (s): cpu = 00:00:41 ; elapsed = 00:00:13 . Memory (MB): peak = 6961.762 ; gain = 0.000 ; free physical = 424764 ; free virtual = 465995
Ending Power Optimization Task | Checksum: 1a1a9620f

Time (s): cpu = 00:03:24 ; elapsed = 00:01:04 . Memory (MB): peak = 6961.762 ; gain = 1152.977 ; free physical = 424950 ; free virtual = 466182

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:51]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:66]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:86]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:88]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:130]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:132]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:173]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:175]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:183]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:185]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:260]
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-277] The instance 'qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp0_cmac_inst/gty_ch_2/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp0_cmac_inst/gty_ch_3/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp0_cmac_inst/gty_ch_4/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp1_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp1_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp1_cmac_inst/gty_ch_2/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp1_cmac_inst/gty_ch_3/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp1_cmac_inst/gty_ch_4/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
Ending Logic Optimization Task | Checksum: 4d58d7b3

Time (s): cpu = 00:01:02 ; elapsed = 00:00:19 . Memory (MB): peak = 6961.762 ; gain = 0.000 ; free physical = 424940 ; free virtual = 466172
Ending Final Cleanup Task | Checksum: 4d58d7b3

Time (s): cpu = 00:01:05 ; elapsed = 00:00:23 . Memory (MB): peak = 6961.762 ; gain = 0.000 ; free physical = 424936 ; free virtual = 466168

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 6961.762 ; gain = 0.000 ; free physical = 424936 ; free virtual = 466168
Ending Netlist Obfuscation Task | Checksum: b859168d

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 6961.762 ; gain = 0.000 ; free physical = 424936 ; free virtual = 466168
INFO: [Common 17-83] Releasing license: Implementation
239 Infos, 60 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:06:06 ; elapsed = 00:02:13 . Memory (MB): peak = 6961.762 ; gain = 1386.895 ; free physical = 424936 ; free virtual = 466168
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:51]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:66]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:86]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:88]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:130]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:132]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:173]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:175]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:183]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:185]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:260]
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-277] The instance 'qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp0_cmac_inst/gty_ch_2/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp0_cmac_inst/gty_ch_3/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp0_cmac_inst/gty_ch_4/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp1_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp1_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp1_cmac_inst/gty_ch_2/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp1_cmac_inst/gty_ch_3/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp1_cmac_inst/gty_ch_4/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.4 . Memory (MB): peak = 6961.762 ; gain = 0.000 ; free physical = 424558 ; free virtual = 465821
INFO: [Common 17-1381] The checkpoint '/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.runs/impl_1/fpga_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:27 ; elapsed = 00:00:49 . Memory (MB): peak = 6961.762 ; gain = 0.000 ; free physical = 424589 ; free virtual = 465874
INFO: [runtcl-4] Executing : report_drc -file fpga_drc_opted.rpt -pb fpga_drc_opted.pb -rpx fpga_drc_opted.rpx
Command: report_drc -file fpga_drc_opted.rpt -pb fpga_drc_opted.pb -rpx fpga_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.runs/impl_1/fpga_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:31 ; elapsed = 00:00:08 . Memory (MB): peak = 6977.852 ; gain = 16.090 ; free physical = 424513 ; free virtual = 465799
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 6977.852 ; gain = 0.000 ; free physical = 424504 ; free virtual = 465790
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1a7bccca

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.17 . Memory (MB): peak = 6977.852 ; gain = 0.000 ; free physical = 424503 ; free virtual = 465789
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 6977.852 ; gain = 0.000 ; free physical = 424503 ; free virtual = 465789

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_tx_inst/egress_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][107]_i_1" "egress_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][105]_i_1" "egress_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][97]_i_1" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/interface_tx_inst/egress_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][107]_i_1__0" "egress_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][105]_i_1__0" "egress_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][97]_i_1__0" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_tx_inst/egress_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][125]_i_1" "egress_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][115]_i_1" "egress_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][123]_i_1" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/interface_tx_inst/egress_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][125]_i_1__0" "egress_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][115]_i_1__0" "egress_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][123]_i_1__0" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_tx_inst/egress_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][143]_i_1" "egress_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][133]_i_1" "egress_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][141]_i_1" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/interface_tx_inst/egress_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][143]_i_1__0" "egress_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][133]_i_1__0" "egress_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][141]_i_1__0" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_tx_inst/egress_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][17]_i_1" "egress_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][15]_i_1" "egress_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][7]_i_1" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/interface_tx_inst/egress_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][17]_i_1__0" "egress_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][15]_i_1__0" "egress_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][7]_i_1__0" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_tx_inst/egress_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][35]_i_1" "egress_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][25]_i_1" "egress_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][33]_i_1" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/interface_tx_inst/egress_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][35]_i_1__0" "egress_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][25]_i_1__0" "egress_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][33]_i_1__0" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_tx_inst/egress_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][53]_i_1" "egress_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][43]_i_1" "egress_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][51]_i_1" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/interface_tx_inst/egress_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][53]_i_1__0" "egress_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][43]_i_1__0" "egress_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][51]_i_1__0" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_tx_inst/egress_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][71]_i_1" "egress_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][61]_i_1" "egress_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][69]_i_1" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/interface_tx_inst/egress_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][71]_i_1__0" "egress_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][61]_i_1__0" "egress_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][69]_i_1__0" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_tx_inst/egress_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][89]_i_1" "egress_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][79]_i_1" "egress_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][87]_i_1" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/interface_tx_inst/egress_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][89]_i_1__0" "egress_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][79]_i_1__0" "egress_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][87]_i_1__0" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_tx_inst/egress_inst/tx_checksum_inst/genblk1[2].sum_reg_reg[2][18]_i_1" "egress_inst/tx_checksum_inst/genblk1[2].sum_reg_reg[2][15]_i_1" "egress_inst/tx_checksum_inst/genblk1[2].sum_reg_reg[2][7]_i_1" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/interface_tx_inst/egress_inst/tx_checksum_inst/genblk1[2].sum_reg_reg[2][18]_i_1__0" "egress_inst/tx_checksum_inst/genblk1[2].sum_reg_reg[2][15]_i_1__0" "egress_inst/tx_checksum_inst/genblk1[2].sum_reg_reg[2][7]_i_1__0" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_tx_inst/egress_inst/tx_checksum_inst/genblk1[2].sum_reg_reg[2][37]_i_1" "egress_inst/tx_checksum_inst/genblk1[2].sum_reg_reg[2][26]_i_1" "egress_inst/tx_checksum_inst/genblk1[2].sum_reg_reg[2][34]_i_1" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/interface_tx_inst/egress_inst/tx_checksum_inst/genblk1[2].sum_reg_reg[2][37]_i_1__0" "egress_inst/tx_checksum_inst/genblk1[2].sum_reg_reg[2][26]_i_1__0" "egress_inst/tx_checksum_inst/genblk1[2].sum_reg_reg[2][34]_i_1__0" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_tx_inst/egress_inst/tx_checksum_inst/genblk1[2].sum_reg_reg[2][56]_i_1" "egress_inst/tx_checksum_inst/genblk1[2].sum_reg_reg[2][45]_i_1" "egress_inst/tx_checksum_inst/genblk1[2].sum_reg_reg[2][53]_i_1" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/interface_tx_inst/egress_inst/tx_checksum_inst/genblk1[2].sum_reg_reg[2][56]_i_1__0" "egress_inst/tx_checksum_inst/genblk1[2].sum_reg_reg[2][45]_i_1__0" "egress_inst/tx_checksum_inst/genblk1[2].sum_reg_reg[2][53]_i_1__0" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_tx_inst/egress_inst/tx_checksum_inst/genblk1[2].sum_reg_reg[2][75]_i_1" "egress_inst/tx_checksum_inst/genblk1[2].sum_reg_reg[2][64]_i_1" "egress_inst/tx_checksum_inst/genblk1[2].sum_reg_reg[2][72]_i_1" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/interface_tx_inst/egress_inst/tx_checksum_inst/genblk1[2].sum_reg_reg[2][75]_i_1__0" "egress_inst/tx_checksum_inst/genblk1[2].sum_reg_reg[2][64]_i_1__0" "egress_inst/tx_checksum_inst/genblk1[2].sum_reg_reg[2][72]_i_1__0" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_tx_inst/egress_inst/tx_checksum_inst/genblk1[3].sum_reg_reg[3][19]_i_1" "egress_inst/tx_checksum_inst/genblk1[3].sum_reg_reg[3][15]_i_1" "egress_inst/tx_checksum_inst/genblk1[3].sum_reg_reg[3][7]_i_1" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/interface_tx_inst/egress_inst/tx_checksum_inst/genblk1[3].sum_reg_reg[3][19]_i_1__0" "egress_inst/tx_checksum_inst/genblk1[3].sum_reg_reg[3][15]_i_1__0" "egress_inst/tx_checksum_inst/genblk1[3].sum_reg_reg[3][7]_i_1__0" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_tx_inst/egress_inst/tx_checksum_inst/genblk1[3].sum_reg_reg[3][39]_i_1" "egress_inst/tx_checksum_inst/genblk1[3].sum_reg_reg[3][27]_i_1" "egress_inst/tx_checksum_inst/genblk1[3].sum_reg_reg[3][35]_i_1" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/interface_tx_inst/egress_inst/tx_checksum_inst/genblk1[3].sum_reg_reg[3][39]_i_1__0" "egress_inst/tx_checksum_inst/genblk1[3].sum_reg_reg[3][27]_i_1__0" "egress_inst/tx_checksum_inst/genblk1[3].sum_reg_reg[3][35]_i_1__0" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_tx_inst/egress_inst/tx_checksum_inst/genblk1[4].sum_reg_reg[4][20]_i_1" "egress_inst/tx_checksum_inst/genblk1[4].sum_reg_reg[4][15]_i_1" "egress_inst/tx_checksum_inst/genblk1[4].sum_reg_reg[4][7]_i_1" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/interface_tx_inst/egress_inst/tx_checksum_inst/genblk1[4].sum_reg_reg[4][20]_i_1__0" "egress_inst/tx_checksum_inst/genblk1[4].sum_reg_reg[4][15]_i_1__0" "egress_inst/tx_checksum_inst/genblk1[4].sum_reg_reg[4][7]_i_1__0" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_rx_inst/ingress_inst/rx_checksum_inst/genblk1[1].sum_reg_reg[1][107]_i_1" "ingress_inst/rx_checksum_inst/genblk1[1].sum_reg_reg[1][105]_i_1" "ingress_inst/rx_checksum_inst/genblk1[1].sum_reg_reg[1][97]_i_1" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/interface_rx_inst/ingress_inst/rx_checksum_inst/genblk1[1].sum_reg_reg[1][107]_i_1__0" "ingress_inst/rx_checksum_inst/genblk1[1].sum_reg_reg[1][105]_i_1__0" "ingress_inst/rx_checksum_inst/genblk1[1].sum_reg_reg[1][97]_i_1__0" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_rx_inst/ingress_inst/rx_checksum_inst/genblk1[1].sum_reg_reg[1][125]_i_1" "ingress_inst/rx_checksum_inst/genblk1[1].sum_reg_reg[1][115]_i_1" "ingress_inst/rx_checksum_inst/genblk1[1].sum_reg_reg[1][123]_i_1" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/interface_rx_inst/ingress_inst/rx_checksum_inst/genblk1[1].sum_reg_reg[1][125]_i_1__0" "ingress_inst/rx_checksum_inst/genblk1[1].sum_reg_reg[1][115]_i_1__0" "ingress_inst/rx_checksum_inst/genblk1[1].sum_reg_reg[1][123]_i_1__0" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_rx_inst/ingress_inst/rx_checksum_inst/genblk1[1].sum_reg_reg[1][143]_i_1" "ingress_inst/rx_checksum_inst/genblk1[1].sum_reg_reg[1][133]_i_1" "ingress_inst/rx_checksum_inst/genblk1[1].sum_reg_reg[1][141]_i_1" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/interface_rx_inst/ingress_inst/rx_checksum_inst/genblk1[1].sum_reg_reg[1][143]_i_1__0" "ingress_inst/rx_checksum_inst/genblk1[1].sum_reg_reg[1][133]_i_1__0" "ingress_inst/rx_checksum_inst/genblk1[1].sum_reg_reg[1][141]_i_1__0" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_rx_inst/ingress_inst/rx_checksum_inst/genblk1[1].sum_reg_reg[1][17]_i_1" "ingress_inst/rx_checksum_inst/genblk1[1].sum_reg_reg[1][15]_i_1" "ingress_inst/rx_checksum_inst/genblk1[1].sum_reg_reg[1][7]_i_1" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/interface_rx_inst/ingress_inst/rx_checksum_inst/genblk1[1].sum_reg_reg[1][17]_i_1__0" "ingress_inst/rx_checksum_inst/genblk1[1].sum_reg_reg[1][15]_i_1__0" "ingress_inst/rx_checksum_inst/genblk1[1].sum_reg_reg[1][7]_i_1__0" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_rx_inst/ingress_inst/rx_checksum_inst/genblk1[1].sum_reg_reg[1][35]_i_1" "ingress_inst/rx_checksum_inst/genblk1[1].sum_reg_reg[1][25]_i_1" "ingress_inst/rx_checksum_inst/genblk1[1].sum_reg_reg[1][33]_i_1" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/interface_rx_inst/ingress_inst/rx_checksum_inst/genblk1[1].sum_reg_reg[1][35]_i_1__0" "ingress_inst/rx_checksum_inst/genblk1[1].sum_reg_reg[1][25]_i_1__0" "ingress_inst/rx_checksum_inst/genblk1[1].sum_reg_reg[1][33]_i_1__0" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_rx_inst/ingress_inst/rx_checksum_inst/genblk1[1].sum_reg_reg[1][53]_i_1" "ingress_inst/rx_checksum_inst/genblk1[1].sum_reg_reg[1][43]_i_1" "ingress_inst/rx_checksum_inst/genblk1[1].sum_reg_reg[1][51]_i_1" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/interface_rx_inst/ingress_inst/rx_checksum_inst/genblk1[1].sum_reg_reg[1][53]_i_1__0" "ingress_inst/rx_checksum_inst/genblk1[1].sum_reg_reg[1][43]_i_1__0" "ingress_inst/rx_checksum_inst/genblk1[1].sum_reg_reg[1][51]_i_1__0" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_rx_inst/ingress_inst/rx_checksum_inst/genblk1[1].sum_reg_reg[1][71]_i_1" "ingress_inst/rx_checksum_inst/genblk1[1].sum_reg_reg[1][61]_i_1" "ingress_inst/rx_checksum_inst/genblk1[1].sum_reg_reg[1][69]_i_1" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/interface_rx_inst/ingress_inst/rx_checksum_inst/genblk1[1].sum_reg_reg[1][71]_i_1__0" "ingress_inst/rx_checksum_inst/genblk1[1].sum_reg_reg[1][61]_i_1__0" "ingress_inst/rx_checksum_inst/genblk1[1].sum_reg_reg[1][69]_i_1__0" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_rx_inst/ingress_inst/rx_checksum_inst/genblk1[1].sum_reg_reg[1][89]_i_1" "ingress_inst/rx_checksum_inst/genblk1[1].sum_reg_reg[1][79]_i_1" "ingress_inst/rx_checksum_inst/genblk1[1].sum_reg_reg[1][87]_i_1" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/interface_rx_inst/ingress_inst/rx_checksum_inst/genblk1[1].sum_reg_reg[1][89]_i_1__0" "ingress_inst/rx_checksum_inst/genblk1[1].sum_reg_reg[1][79]_i_1__0" "ingress_inst/rx_checksum_inst/genblk1[1].sum_reg_reg[1][87]_i_1__0" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_rx_inst/ingress_inst/rx_checksum_inst/genblk1[2].sum_reg_reg[2][18]_i_1" "ingress_inst/rx_checksum_inst/genblk1[2].sum_reg_reg[2][15]_i_1" "ingress_inst/rx_checksum_inst/genblk1[2].sum_reg_reg[2][7]_i_1" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/interface_rx_inst/ingress_inst/rx_checksum_inst/genblk1[2].sum_reg_reg[2][18]_i_1__0" "ingress_inst/rx_checksum_inst/genblk1[2].sum_reg_reg[2][15]_i_1__0" "ingress_inst/rx_checksum_inst/genblk1[2].sum_reg_reg[2][7]_i_1__0" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_rx_inst/ingress_inst/rx_checksum_inst/genblk1[2].sum_reg_reg[2][37]_i_1" "ingress_inst/rx_checksum_inst/genblk1[2].sum_reg_reg[2][26]_i_1" "ingress_inst/rx_checksum_inst/genblk1[2].sum_reg_reg[2][34]_i_1" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/interface_rx_inst/ingress_inst/rx_checksum_inst/genblk1[2].sum_reg_reg[2][37]_i_1__0" "ingress_inst/rx_checksum_inst/genblk1[2].sum_reg_reg[2][26]_i_1__0" "ingress_inst/rx_checksum_inst/genblk1[2].sum_reg_reg[2][34]_i_1__0" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_rx_inst/ingress_inst/rx_checksum_inst/genblk1[2].sum_reg_reg[2][56]_i_1" "ingress_inst/rx_checksum_inst/genblk1[2].sum_reg_reg[2][45]_i_1" "ingress_inst/rx_checksum_inst/genblk1[2].sum_reg_reg[2][53]_i_1" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/interface_rx_inst/ingress_inst/rx_checksum_inst/genblk1[2].sum_reg_reg[2][56]_i_1__0" "ingress_inst/rx_checksum_inst/genblk1[2].sum_reg_reg[2][45]_i_1__0" "ingress_inst/rx_checksum_inst/genblk1[2].sum_reg_reg[2][53]_i_1__0" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_rx_inst/ingress_inst/rx_checksum_inst/genblk1[2].sum_reg_reg[2][75]_i_1" "ingress_inst/rx_checksum_inst/genblk1[2].sum_reg_reg[2][64]_i_1" "ingress_inst/rx_checksum_inst/genblk1[2].sum_reg_reg[2][72]_i_1" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/interface_rx_inst/ingress_inst/rx_checksum_inst/genblk1[2].sum_reg_reg[2][75]_i_1__0" "ingress_inst/rx_checksum_inst/genblk1[2].sum_reg_reg[2][64]_i_1__0" "ingress_inst/rx_checksum_inst/genblk1[2].sum_reg_reg[2][72]_i_1__0" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_rx_inst/ingress_inst/rx_checksum_inst/genblk1[3].sum_reg_reg[3][19]_i_1" "ingress_inst/rx_checksum_inst/genblk1[3].sum_reg_reg[3][15]_i_1" "ingress_inst/rx_checksum_inst/genblk1[3].sum_reg_reg[3][7]_i_1" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/interface_rx_inst/ingress_inst/rx_checksum_inst/genblk1[3].sum_reg_reg[3][19]_i_1__0" "ingress_inst/rx_checksum_inst/genblk1[3].sum_reg_reg[3][15]_i_1__0" "ingress_inst/rx_checksum_inst/genblk1[3].sum_reg_reg[3][7]_i_1__0" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_rx_inst/ingress_inst/rx_checksum_inst/genblk1[3].sum_reg_reg[3][39]_i_1" "ingress_inst/rx_checksum_inst/genblk1[3].sum_reg_reg[3][27]_i_1" "ingress_inst/rx_checksum_inst/genblk1[3].sum_reg_reg[3][35]_i_1" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/interface_rx_inst/ingress_inst/rx_checksum_inst/genblk1[3].sum_reg_reg[3][39]_i_1__0" "ingress_inst/rx_checksum_inst/genblk1[3].sum_reg_reg[3][27]_i_1__0" "ingress_inst/rx_checksum_inst/genblk1[3].sum_reg_reg[3][35]_i_1__0" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_rx_inst/ingress_inst/rx_checksum_inst/genblk1[4].sum_reg_reg[4][20]_i_1" "ingress_inst/rx_checksum_inst/genblk1[4].sum_reg_reg[4][15]_i_1" "ingress_inst/rx_checksum_inst/genblk1[4].sum_reg_reg[4][7]_i_1" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/interface_rx_inst/ingress_inst/rx_checksum_inst/genblk1[4].sum_reg_reg[4][20]_i_1__0" "ingress_inst/rx_checksum_inst/genblk1[4].sum_reg_reg[4][15]_i_1__0" "ingress_inst/rx_checksum_inst/genblk1[4].sum_reg_reg[4][7]_i_1__0" in Carry-chain. The area groups involved are "pblock_slr1" 
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 453adbbc

Time (s): cpu = 00:00:56 ; elapsed = 00:00:39 . Memory (MB): peak = 6977.852 ; gain = 0.000 ; free physical = 424381 ; free virtual = 465672

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 6536249a

Time (s): cpu = 00:02:45 ; elapsed = 00:01:35 . Memory (MB): peak = 7011.543 ; gain = 33.691 ; free physical = 423843 ; free virtual = 465136

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 6536249a

Time (s): cpu = 00:02:46 ; elapsed = 00:01:36 . Memory (MB): peak = 7011.543 ; gain = 33.691 ; free physical = 423847 ; free virtual = 465139
Phase 1 Placer Initialization | Checksum: 6536249a

Time (s): cpu = 00:02:47 ; elapsed = 00:01:38 . Memory (MB): peak = 7011.543 ; gain = 33.691 ; free physical = 423796 ; free virtual = 465088

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 4fc22264

Time (s): cpu = 00:06:17 ; elapsed = 00:03:12 . Memory (MB): peak = 7019.543 ; gain = 41.691 ; free physical = 423627 ; free virtual = 464921

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1f2f75b08

Time (s): cpu = 00:06:41 ; elapsed = 00:03:37 . Memory (MB): peak = 7019.543 ; gain = 41.691 ; free physical = 423599 ; free virtual = 464894

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 1f2f75b08

Time (s): cpu = 00:07:00 ; elapsed = 00:03:46 . Memory (MB): peak = 8034.508 ; gain = 1056.656 ; free physical = 423150 ; free virtual = 464497

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 1474ebf1b

Time (s): cpu = 00:07:25 ; elapsed = 00:03:56 . Memory (MB): peak = 8066.523 ; gain = 1088.672 ; free physical = 423130 ; free virtual = 464478

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 1474ebf1b

Time (s): cpu = 00:07:25 ; elapsed = 00:03:57 . Memory (MB): peak = 8066.523 ; gain = 1088.672 ; free physical = 423131 ; free virtual = 464478
Phase 2.1.1 Partition Driven Placement | Checksum: 1474ebf1b

Time (s): cpu = 00:07:25 ; elapsed = 00:03:57 . Memory (MB): peak = 8066.523 ; gain = 1088.672 ; free physical = 423218 ; free virtual = 464565
Phase 2.1 Floorplanning | Checksum: 1474ebf1b

Time (s): cpu = 00:07:25 ; elapsed = 00:03:57 . Memory (MB): peak = 8066.523 ; gain = 1088.672 ; free physical = 423218 ; free virtual = 464565

Phase 2.2 Physical Synthesis After Floorplan
INFO: [Physopt 32-46] Identified 11 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net pcie_user_reset_reg_2. Replicated 1 times.
INFO: [Physopt 32-81] Processed net core_inst/qsfp0_rb_drp_inst/drp_en_reg_reg_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net core_inst/qsfp1_rb_drp_inst/drp_en_reg_reg_0. Replicated 1 times.
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 3 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.36 . Memory (MB): peak = 8066.523 ; gain = 0.000 ; free physical = 423226 ; free virtual = 464575
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 8066.523 ; gain = 0.000 ; free physical = 423226 ; free virtual = 464575

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                         |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------
|  PSIP Post Floorplan SLR Replication  |            3  |              0  |                     3  |           0  |           1  |  00:00:06  |
|  Total                                |            3  |              0  |                     3  |           0  |           1  |  00:00:06  |
-----------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis After Floorplan | Checksum: 117c4eeed

Time (s): cpu = 00:07:54 ; elapsed = 00:04:10 . Memory (MB): peak = 8066.523 ; gain = 1088.672 ; free physical = 423235 ; free virtual = 464583

Phase 2.3 Update Timing before SLR Path Opt
Phase 2.3 Update Timing before SLR Path Opt | Checksum: 19eb14806

Time (s): cpu = 00:07:55 ; elapsed = 00:04:11 . Memory (MB): peak = 8066.523 ; gain = 1088.672 ; free physical = 423235 ; free virtual = 464583

Phase 2.4 Post-Processing in Floorplanning
Phase 2.4 Post-Processing in Floorplanning | Checksum: 1ec2939f4

Time (s): cpu = 00:07:57 ; elapsed = 00:04:12 . Memory (MB): peak = 8066.523 ; gain = 1088.672 ; free physical = 423236 ; free virtual = 464585

Phase 2.5 Global Placement Core

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 122900bf2

Time (s): cpu = 00:18:23 ; elapsed = 00:09:09 . Memory (MB): peak = 9099.688 ; gain = 2121.836 ; free physical = 423176 ; free virtual = 464526

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 55 LUTNM shape to break, 3415 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 46, two critical 9, total 55, new lutff created 1
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1494 nets or LUTs. Breaked 55 LUTs, combined 1439 existing LUTs and moved 0 existing LUT
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 9099.688 ; gain = 0.000 ; free physical = 423171 ; free virtual = 464521
INFO: [Physopt 32-1030] Pass 1. Identified 200 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 162 nets.  Re-placed 640 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 162 nets or cells. Created 0 new cell, deleted 1 existing cell and moved 640 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.87 . Memory (MB): peak = 9099.688 ; gain = 0.000 ; free physical = 423164 ; free virtual = 464514
INFO: [Physopt 32-1132] Very high fanout net 'core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/E[0]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1064 to 330 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 330.
INFO: [Physopt 32-1132] Very high fanout net 'core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/E[0]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1064 to 330 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 330.
INFO: [Physopt 32-76] Pass 1. Identified 2 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net core_inst/core_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/offset_reg[0]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net core_inst/core_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/offset_reg[1]. Replicated 6 times.
INFO: [Physopt 32-232] Optimized 2 nets. Created 12 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 12 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.17 . Memory (MB): peak = 9099.688 ; gain = 0.000 ; free physical = 423161 ; free virtual = 464511
INFO: [Physopt 32-46] Identified 12 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/Q[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/Q[3]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/Q[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/Q[6]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/Q[5]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/Q[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/Q[4]. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 7 nets. Created 7 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 7 nets or cells. Created 7 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 9099.688 ; gain = 0.000 ; free physical = 423160 ; free virtual = 464510
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 13 nets or cells. Created 26 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.13 . Memory (MB): peak = 9099.688 ; gain = 0.000 ; free physical = 423161 ; free virtual = 464511
INFO: [Physopt 32-527] Pass 1: Identified 3 candidate cells for BRAM register optimization
INFO: [Physopt 32-665] Processed cell core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/rr_fifo/mem_reg_bram_2. 4 registers were pushed out.
INFO: [Physopt 32-665] Processed cell core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/rr_fifo/mem_reg_bram_2. 4 registers were pushed out.
INFO: [Physopt 32-665] Processed cell core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/mem_reg_7. 72 registers were pushed out.
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 80 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 9099.688 ; gain = 0.000 ; free physical = 423161 ; free virtual = 464511
INFO: [Physopt 32-847] Pass 1: Identified 1 candidate cell for URAM register optimization
INFO: [Physopt 32-665] Processed cell core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/tx_queue_manager_inst/queue_ram_reg_uram_1. 72 registers were pushed out.
INFO: [Physopt 32-775] End 2 Pass. Optimized 1 net or cell. Created 72 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 9099.688 ; gain = 0.000 ; free physical = 423162 ; free virtual = 464513
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 9099.688 ; gain = 0.000 ; free physical = 423169 ; free virtual = 464519

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           55  |           1439  |                  1494  |           0  |           1  |  00:00:04  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              1  |                   162  |           0  |           1  |  00:00:14  |
|  Very High Fanout                                 |           12  |              0  |                     2  |           0  |           1  |  00:00:03  |
|  Critical Cell                                    |            7  |              0  |                     7  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |           26  |              0  |                    13  |           0  |           1  |  00:00:01  |
|  BRAM Register                                    |           80  |              0  |                     3  |           0  |           1  |  00:00:02  |
|  URAM Register                                    |           72  |              0  |                     1  |           0  |           1  |  00:00:02  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          252  |           1440  |                  1682  |           0  |          11  |  00:00:25  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 21423f66c

Time (s): cpu = 00:19:15 ; elapsed = 00:09:49 . Memory (MB): peak = 9099.688 ; gain = 2121.836 ; free physical = 423161 ; free virtual = 464511
Phase 2.5 Global Placement Core | Checksum: 24c6660f6

Time (s): cpu = 00:20:35 ; elapsed = 00:10:27 . Memory (MB): peak = 9099.688 ; gain = 2121.836 ; free physical = 423081 ; free virtual = 464431
Phase 2 Global Placement | Checksum: 24c6660f6

Time (s): cpu = 00:20:35 ; elapsed = 00:10:28 . Memory (MB): peak = 9099.688 ; gain = 2121.836 ; free physical = 423213 ; free virtual = 464564

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 24d7e9bff

Time (s): cpu = 00:21:03 ; elapsed = 00:10:42 . Memory (MB): peak = 9099.688 ; gain = 2121.836 ; free physical = 423088 ; free virtual = 464439

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a84c5c4c

Time (s): cpu = 00:21:34 ; elapsed = 00:10:58 . Memory (MB): peak = 9099.688 ; gain = 2121.836 ; free physical = 422967 ; free virtual = 464318

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 13282cfd3

Time (s): cpu = 00:25:05 ; elapsed = 00:12:04 . Memory (MB): peak = 9099.688 ; gain = 2121.836 ; free physical = 422766 ; free virtual = 464117

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 1504db58f

Time (s): cpu = 00:25:08 ; elapsed = 00:12:07 . Memory (MB): peak = 9099.688 ; gain = 2121.836 ; free physical = 422728 ; free virtual = 464078

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 16565d82a

Time (s): cpu = 00:25:39 ; elapsed = 00:12:30 . Memory (MB): peak = 9099.688 ; gain = 2121.836 ; free physical = 422566 ; free virtual = 463917
Phase 3.3.3 Slice Area Swap | Checksum: 13f98efb9

Time (s): cpu = 00:25:49 ; elapsed = 00:12:39 . Memory (MB): peak = 9099.688 ; gain = 2121.836 ; free physical = 422562 ; free virtual = 463913
Phase 3.3 Small Shape DP | Checksum: 13de98449

Time (s): cpu = 00:26:28 ; elapsed = 00:12:52 . Memory (MB): peak = 9099.688 ; gain = 2121.836 ; free physical = 422718 ; free virtual = 464069

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 1ad73bfd6

Time (s): cpu = 00:26:37 ; elapsed = 00:13:01 . Memory (MB): peak = 9099.688 ; gain = 2121.836 ; free physical = 422714 ; free virtual = 464065

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 182ab1282

Time (s): cpu = 00:26:45 ; elapsed = 00:13:09 . Memory (MB): peak = 9099.688 ; gain = 2121.836 ; free physical = 422715 ; free virtual = 464066

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 19e28b2cf

Time (s): cpu = 00:28:34 ; elapsed = 00:13:36 . Memory (MB): peak = 9099.688 ; gain = 2121.836 ; free physical = 422663 ; free virtual = 464014
Phase 3 Detail Placement | Checksum: 19e28b2cf

Time (s): cpu = 00:28:35 ; elapsed = 00:13:37 . Memory (MB): peak = 9099.688 ; gain = 2121.836 ; free physical = 422665 ; free virtual = 464016

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:51]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:66]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:86]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:88]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:130]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:132]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:173]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:175]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:183]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:185]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:260]
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-277] The instance 'qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp0_cmac_inst/gty_ch_2/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp0_cmac_inst/gty_ch_3/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp0_cmac_inst/gty_ch_4/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp1_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp1_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp1_cmac_inst/gty_ch_2/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp1_cmac_inst/gty_ch_3/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp1_cmac_inst/gty_ch_4/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1889154a3

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.135 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 12a982121

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 9099.688 ; gain = 0.000 ; free physical = 422583 ; free virtual = 463934
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: e503d828

Time (s): cpu = 00:00:22 ; elapsed = 00:00:07 . Memory (MB): peak = 9099.688 ; gain = 0.000 ; free physical = 422581 ; free virtual = 463932
Phase 4.1.1.1 BUFG Insertion | Checksum: 1889154a3

Time (s): cpu = 00:31:50 ; elapsed = 00:14:50 . Memory (MB): peak = 9099.688 ; gain = 2121.836 ; free physical = 422601 ; free virtual = 463952

Phase 4.1.1.2 BUFG Replication
INFO: [Place 46-55] Replicated BUFG and its driver to drive 173 loads in SLR 2 of net pcie_user_reset
INFO: [Place 46-63] BUFG replication identified 1 candidate nets: Replicated nets: 1, Replicated BUFGs: 1, Replicated BUFG Driver: 1, Skipped due to Placement / Routing Conflict: 0, Skipped due to Timing: 0, Skipped due to constraints: 0
Phase 4.1.1.2 BUFG Replication | Checksum: 1968cfb39

Time (s): cpu = 00:32:09 ; elapsed = 00:15:03 . Memory (MB): peak = 9099.688 ; gain = 2121.836 ; free physical = 422585 ; free virtual = 463936

Phase 4.1.1.3 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.216. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Post Placement Timing Optimization | Checksum: 1e6eece9a

Time (s): cpu = 00:33:14 ; elapsed = 00:16:07 . Memory (MB): peak = 9099.688 ; gain = 2121.836 ; free physical = 422597 ; free virtual = 463948

Phase 4.1.1.4 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=0.216. For the most accurate timing information please run report_timing.
Phase 4.1.1.4 Replication | Checksum: 1e6eece9a

Time (s): cpu = 00:33:17 ; elapsed = 00:16:10 . Memory (MB): peak = 9099.688 ; gain = 2121.836 ; free physical = 422599 ; free virtual = 463950

Time (s): cpu = 00:33:17 ; elapsed = 00:16:10 . Memory (MB): peak = 9099.688 ; gain = 2121.836 ; free physical = 422607 ; free virtual = 463958
Phase 4.1 Post Commit Optimization | Checksum: 1e6eece9a

Time (s): cpu = 00:33:18 ; elapsed = 00:16:12 . Memory (MB): peak = 9099.688 ; gain = 2121.836 ; free physical = 422609 ; free virtual = 463960
Netlist sorting complete. Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.41 . Memory (MB): peak = 9231.770 ; gain = 0.000 ; free physical = 422603 ; free virtual = 463955

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1eecaeb36

Time (s): cpu = 00:34:19 ; elapsed = 00:17:02 . Memory (MB): peak = 9231.770 ; gain = 2253.918 ; free physical = 422673 ; free virtual = 464025

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                4x4|                8x8|                8x8|
|___________|___________________|___________________|___________________|
|      South|                8x8|                8x8|                8x8|
|___________|___________________|___________________|___________________|
|       East|                4x4|                4x4|              16x16|
|___________|___________________|___________________|___________________|
|       West|                4x4|                1x1|              16x16|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1eecaeb36

Time (s): cpu = 00:34:21 ; elapsed = 00:17:04 . Memory (MB): peak = 9231.770 ; gain = 2253.918 ; free physical = 422675 ; free virtual = 464027
Phase 4.3 Placer Reporting | Checksum: 1eecaeb36

Time (s): cpu = 00:34:23 ; elapsed = 00:17:06 . Memory (MB): peak = 9231.770 ; gain = 2253.918 ; free physical = 422674 ; free virtual = 464026

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 9231.770 ; gain = 0.000 ; free physical = 422676 ; free virtual = 464028

Time (s): cpu = 00:34:23 ; elapsed = 00:17:06 . Memory (MB): peak = 9231.770 ; gain = 2253.918 ; free physical = 422677 ; free virtual = 464028
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1eaef992b

Time (s): cpu = 00:34:25 ; elapsed = 00:17:08 . Memory (MB): peak = 9231.770 ; gain = 2253.918 ; free physical = 422675 ; free virtual = 464027
Ending Placer Task | Checksum: 119c42bda

Time (s): cpu = 00:34:26 ; elapsed = 00:17:09 . Memory (MB): peak = 9231.770 ; gain = 2253.918 ; free physical = 422675 ; free virtual = 464027
INFO: [Common 17-83] Releasing license: Implementation
329 Infos, 140 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:34:50 ; elapsed = 00:17:18 . Memory (MB): peak = 9231.770 ; gain = 2253.918 ; free physical = 423853 ; free virtual = 465204
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:48 ; elapsed = 00:00:17 . Memory (MB): peak = 9231.770 ; gain = 0.000 ; free physical = 423541 ; free virtual = 465171
report_design_analysis: Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 9231.770 ; gain = 0.000 ; free physical = 423530 ; free virtual = 465160
INFO: [Common 17-1381] The checkpoint '/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.runs/impl_1/fpga_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:47 ; elapsed = 00:01:02 . Memory (MB): peak = 9231.770 ; gain = 0.000 ; free physical = 423761 ; free virtual = 465188
INFO: [runtcl-4] Executing : report_io -file fpga_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.92 . Memory (MB): peak = 9231.770 ; gain = 0.000 ; free physical = 423705 ; free virtual = 465133
INFO: [runtcl-4] Executing : report_utilization -file fpga_utilization_placed.rpt -pb fpga_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 9231.770 ; gain = 0.000 ; free physical = 423762 ; free virtual = 465190
INFO: [runtcl-4] Executing : report_control_sets -verbose -file fpga_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:01 . Memory (MB): peak = 9231.770 ; gain = 0.000 ; free physical = 423759 ; free virtual = 465190
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'

Starting Initial Update Timing Task

Time (s): cpu = 00:01:38 ; elapsed = 00:00:29 . Memory (MB): peak = 9231.770 ; gain = 0.000 ; free physical = 423698 ; free virtual = 465129
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
338 Infos, 140 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:39 ; elapsed = 00:00:30 . Memory (MB): peak = 9231.770 ; gain = 0.000 ; free physical = 423698 ; free virtual = 465129
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:48 ; elapsed = 00:00:18 . Memory (MB): peak = 9231.770 ; gain = 0.000 ; free physical = 423340 ; free virtual = 465050
INFO: [Common 17-1381] The checkpoint '/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.runs/impl_1/fpga_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:19 ; elapsed = 00:00:49 . Memory (MB): peak = 9231.770 ; gain = 0.000 ; free physical = 423587 ; free virtual = 465095
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: d4513c91 ConstDB: 0 ShapeSum: 3d96d2ad RouteDB: 7dc1c9c
Nodegraph reading from file.  Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 9231.770 ; gain = 0.000 ; free physical = 423167 ; free virtual = 464682
Post Restoration Checksum: NetGraph: eaa5c901 NumContArr: 5b302ad9 Constraints: 52522ff9 Timing: 0
Phase 1 Build RT Design | Checksum: 1982823d3

Time (s): cpu = 00:02:07 ; elapsed = 00:00:39 . Memory (MB): peak = 9231.770 ; gain = 0.000 ; free physical = 423168 ; free virtual = 464684

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1982823d3

Time (s): cpu = 00:02:08 ; elapsed = 00:00:41 . Memory (MB): peak = 9231.770 ; gain = 0.000 ; free physical = 422987 ; free virtual = 464504

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1982823d3

Time (s): cpu = 00:02:10 ; elapsed = 00:00:42 . Memory (MB): peak = 9231.770 ; gain = 0.000 ; free physical = 422978 ; free virtual = 464494

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: f18af574

Time (s): cpu = 00:02:55 ; elapsed = 00:01:17 . Memory (MB): peak = 9231.770 ; gain = 0.000 ; free physical = 422948 ; free virtual = 464465

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 19606ba2b

Time (s): cpu = 00:04:52 ; elapsed = 00:02:04 . Memory (MB): peak = 9231.770 ; gain = 0.000 ; free physical = 422794 ; free virtual = 464311
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.257  | TNS=0.000  | WHS=-0.382 | THS=-648.661|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1971f6d0c

Time (s): cpu = 00:08:40 ; elapsed = 00:03:06 . Memory (MB): peak = 9231.770 ; gain = 0.000 ; free physical = 422731 ; free virtual = 464247
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.257  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 12b88b819

Time (s): cpu = 00:08:43 ; elapsed = 00:03:09 . Memory (MB): peak = 9231.770 ; gain = 0.000 ; free physical = 422727 ; free virtual = 464244

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000342141 %
  Global Horizontal Routing Utilization  = 0.000743854 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 210631
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 185493
  Number of Partially Routed Nets     = 25138
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2476d9a0f

Time (s): cpu = 00:08:59 ; elapsed = 00:03:14 . Memory (MB): peak = 9231.770 ; gain = 0.000 ; free physical = 422724 ; free virtual = 464240

Phase 3 Initial Routing

Phase 3.1 Global Routing

Phase 3.1.1 SLL Assignment
Number SLLs per Column: 1440
Estimated SLL Demand Per Column: 
  SLR [2-3]       22 (  2%)     4 (  0%)     5 (  0%)     5 (  0%)     2 (  0%)     2 (  0%)     4 (  0%)     3 (  0%)     4 (  0%)     2 (  0%)     2 (  0%)    36 (  2%)     4 (  0%)     4 (  0%)     4 (  0%)    22 (  2%)  Demand:   125 Available: 23040 Utilization(%): 0.54
  SLR [1-2]       52 (  4%)    96 (  7%)     7 (  0%)   127 (  9%)  1065 ( 74%)   252 ( 18%)   417 ( 29%)   582 ( 40%)   213 ( 15%)    66 (  5%)    23 (  2%)    79 (  5%)     1 (  0%)     1 (  0%)     1 (  0%)     5 (  0%)  Demand:  2987 Available: 23040 Utilization(%): 12.96
  SLR [0-1]        0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)  Demand:     0 Available: 23040 Utilization(%): 0.00
Phase 3.1.1 SLL Assignment | Checksum: 228281e3a

Time (s): cpu = 00:09:09 ; elapsed = 00:03:24 . Memory (MB): peak = 9231.770 ; gain = 0.000 ; free physical = 422720 ; free virtual = 464237
Phase 3.1 Global Routing | Checksum: 228281e3a

Time (s): cpu = 00:09:10 ; elapsed = 00:03:25 . Memory (MB): peak = 9231.770 ; gain = 0.000 ; free physical = 422720 ; free virtual = 464237
Phase 3 Initial Routing | Checksum: 280bde1aa

Time (s): cpu = 00:10:50 ; elapsed = 00:04:09 . Memory (MB): peak = 9231.770 ; gain = 0.000 ; free physical = 422516 ; free virtual = 464034

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     8x8|      0.23|   16x16|      1.09|     4x4|      0.11|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     8x8|      0.28|   16x16|      1.21|     8x8|      0.18|
|___________|________|__________|________|__________|________|__________|
|       EAST|     4x4|      0.12|     8x8|      0.77|     8x8|      0.31|
|___________|________|__________|________|__________|________|__________|
|       WEST|     4x4|      0.10|   16x16|      0.59|     8x8|      0.19|
|___________|________|__________|________|__________|________|__________|
Congestion Report
LONG Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X5Y605->INT_X12Y660 (CLEM_X5Y605->CLEL_R_X12Y660)
	INT_X8Y648->INT_X15Y655 (CMAC_X7Y600->CLEL_R_X15Y655)
	INT_X8Y624->INT_X15Y631 (CMAC_X7Y600->CLEL_R_X15Y631)
	INT_X8Y616->INT_X15Y623 (CMAC_X7Y600->CLEL_R_X15Y623)
	INT_X8Y600->INT_X15Y607 (CMAC_X7Y600->CLEL_R_X15Y607)
SOUTH
	INT_X76Y368->INT_X83Y423 (BRAM_X76Y365->CLEL_R_X83Y423)
	INT_X120Y344->INT_X127Y351 (CLEM_X120Y344->CLEL_R_X127Y351)
	INT_X120Y336->INT_X127Y343 (CLEM_X120Y336->CLEL_R_X127Y343)
	INT_X120Y328->INT_X127Y335 (CLEM_X120Y328->CLEL_R_X127Y335)
	INT_X120Y320->INT_X127Y327 (CLEM_X120Y320->CLEL_R_X127Y327)
WEST
	INT_X80Y403->INT_X95Y418 (CLEM_X80Y403->DSP_X95Y415)
	INT_X80Y408->INT_X87Y415 (CLEM_X80Y408->CLEL_R_X87Y415)
	INT_X80Y407->INT_X87Y414 (CLEM_X80Y407->CLEL_R_X87Y414)
	INT_X80Y406->INT_X87Y413 (CLEM_X80Y406->CLEL_R_X87Y413)
	INT_X80Y405->INT_X87Y412 (CLEM_X80Y405->CLEL_R_X87Y412)

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 34378
 Number of Nodes with overlaps = 3008
 Number of Nodes with overlaps = 454
 Number of Nodes with overlaps = 103
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.064  | TNS=0.000  | WHS=-0.174 | THS=-28.861|

Phase 4.1 Global Iteration 0 | Checksum: 25caa0452

Time (s): cpu = 00:28:47 ; elapsed = 00:11:48 . Memory (MB): peak = 9231.770 ; gain = 0.000 ; free physical = 422492 ; free virtual = 464010

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.064  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1b197b1fd

Time (s): cpu = 00:29:42 ; elapsed = 00:12:15 . Memory (MB): peak = 9231.770 ; gain = 0.000 ; free physical = 422490 ; free virtual = 464008
Phase 4 Rip-up And Reroute | Checksum: 1b197b1fd

Time (s): cpu = 00:29:43 ; elapsed = 00:12:16 . Memory (MB): peak = 9231.770 ; gain = 0.000 ; free physical = 422490 ; free virtual = 464009

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 188629b80

Time (s): cpu = 00:31:44 ; elapsed = 00:12:58 . Memory (MB): peak = 9231.770 ; gain = 0.000 ; free physical = 422455 ; free virtual = 463973
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.064  | TNS=0.000  | WHS=0.010  | THS=0.000  |


Phase 5.1.2 Update Timing
Phase 5.1.2 Update Timing | Checksum: 1f238b459

Time (s): cpu = 00:32:38 ; elapsed = 00:13:18 . Memory (MB): peak = 9231.770 ; gain = 0.000 ; free physical = 422409 ; free virtual = 463928
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.064  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 20e6cfd13

Time (s): cpu = 00:32:40 ; elapsed = 00:13:19 . Memory (MB): peak = 9231.770 ; gain = 0.000 ; free physical = 422435 ; free virtual = 463953

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 20e6cfd13

Time (s): cpu = 00:32:41 ; elapsed = 00:13:20 . Memory (MB): peak = 9231.770 ; gain = 0.000 ; free physical = 422435 ; free virtual = 463953
Phase 5 Delay and Skew Optimization | Checksum: 20e6cfd13

Time (s): cpu = 00:32:42 ; elapsed = 00:13:22 . Memory (MB): peak = 9231.770 ; gain = 0.000 ; free physical = 422435 ; free virtual = 463953

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1fc1a8174

Time (s): cpu = 00:33:38 ; elapsed = 00:13:41 . Memory (MB): peak = 9231.770 ; gain = 0.000 ; free physical = 422436 ; free virtual = 463954
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.064  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2a2d6ab0e

Time (s): cpu = 00:33:40 ; elapsed = 00:13:43 . Memory (MB): peak = 9231.770 ; gain = 0.000 ; free physical = 422434 ; free virtual = 463953
Phase 6 Post Hold Fix | Checksum: 2a2d6ab0e

Time (s): cpu = 00:33:41 ; elapsed = 00:13:44 . Memory (MB): peak = 9231.770 ; gain = 0.000 ; free physical = 422434 ; free virtual = 463953

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.96462 %
  Global Horizontal Routing Utilization  = 4.36245 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 201ebf9de

Time (s): cpu = 00:33:53 ; elapsed = 00:13:48 . Memory (MB): peak = 9231.770 ; gain = 0.000 ; free physical = 422412 ; free virtual = 463930

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 201ebf9de

Time (s): cpu = 00:33:55 ; elapsed = 00:13:49 . Memory (MB): peak = 9231.770 ; gain = 0.000 ; free physical = 422410 ; free virtual = 463929

Phase 9 Depositing Routes
INFO: [Route 35-467] Router swapped GT pin pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y16/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y17/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y18/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y19/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y20/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y21/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y22/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y23/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y28/NORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y29/NORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y30/NORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y31/NORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[28].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/GTREFCLK00 to physical pin GTYE4_COMMON_X1Y4/COM0_REFCLKOUT5
INFO: [Route 35-467] Router swapped GT pin pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[28].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/GTREFCLK01 to physical pin GTYE4_COMMON_X1Y4/COM2_REFCLKOUT5
INFO: [Route 35-467] Router swapped GT pin pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[29].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/GTREFCLK00 to physical pin GTYE4_COMMON_X1Y5/COM0_REFCLKOUT5
INFO: [Route 35-467] Router swapped GT pin pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[29].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/GTREFCLK01 to physical pin GTYE4_COMMON_X1Y5/COM2_REFCLKOUT5
INFO: [Route 35-467] Router swapped GT pin pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[31].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/GTREFCLK00 to physical pin GTYE4_COMMON_X1Y7/COM0_REFCLKOUT3
INFO: [Route 35-467] Router swapped GT pin pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[31].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/GTREFCLK01 to physical pin GTYE4_COMMON_X1Y7/COM2_REFCLKOUT3
INFO: [Route 35-467] Router swapped GT pin qsfp1_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[28].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/GTREFCLK00 to physical pin GTYE4_COMMON_X1Y10/COM0_REFCLKOUT1
INFO: [Route 35-467] Router swapped GT pin qsfp1_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[28].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/GTREFCLK01 to physical pin GTYE4_COMMON_X1Y10/COM2_REFCLKOUT1
INFO: [Route 35-467] Router swapped GT pin qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[28].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/GTREFCLK00 to physical pin GTYE4_COMMON_X1Y11/COM0_REFCLKOUT1
INFO: [Route 35-467] Router swapped GT pin qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[28].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/GTREFCLK01 to physical pin GTYE4_COMMON_X1Y11/COM2_REFCLKOUT1
Phase 9 Depositing Routes | Checksum: 201ebf9de

Time (s): cpu = 00:34:42 ; elapsed = 00:14:14 . Memory (MB): peak = 9231.770 ; gain = 0.000 ; free physical = 422388 ; free virtual = 463907
Common:
   
SLR0

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|       EAST|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|       WEST|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|

SLR1

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     4x4|      0.42|   16x16|      2.63|     4x4|      0.38|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     8x8|      0.97|   16x16|      4.09|     8x8|      0.62|
|___________|________|__________|________|__________|________|__________|
|       EAST|     4x4|      0.39|     8x8|      1.20|     8x8|      1.15|
|___________|________|__________|________|__________|________|__________|
|       WEST|     4x4|      0.38|   16x16|      1.67|     8x8|      0.73|
|___________|________|__________|________|__________|________|__________|

SLR2

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     8x8|      0.51|   16x16|      1.73|     4x4|      0.04|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     4x4|      0.17|     8x8|      0.77|     4x4|      0.10|
|___________|________|__________|________|__________|________|__________|
|       EAST|     4x4|      0.10|     8x8|      1.89|     4x4|      0.08|
|___________|________|__________|________|__________|________|__________|
|       WEST|     2x2|      0.02|     2x2|      0.71|     4x4|      0.05|
|___________|________|__________|________|__________|________|__________|

SLR3

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|       EAST|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|       WEST|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|



Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 201ebf9de

Time (s): cpu = 00:34:44 ; elapsed = 00:14:16 . Memory (MB): peak = 9231.770 ; gain = 0.000 ; free physical = 422401 ; free virtual = 463920

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.064  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 201ebf9de

Time (s): cpu = 00:35:17 ; elapsed = 00:14:23 . Memory (MB): peak = 9231.770 ; gain = 0.000 ; free physical = 422403 ; free virtual = 463922
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:35:18 ; elapsed = 00:14:24 . Memory (MB): peak = 9231.770 ; gain = 0.000 ; free physical = 422824 ; free virtual = 464343

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
382 Infos, 140 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:36:16 ; elapsed = 00:14:58 . Memory (MB): peak = 9231.770 ; gain = 0.000 ; free physical = 422824 ; free virtual = 464343
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:51 ; elapsed = 00:00:20 . Memory (MB): peak = 9231.770 ; gain = 0.000 ; free physical = 422462 ; free virtual = 464303
report_design_analysis: Time (s): cpu = 00:00:34 ; elapsed = 00:00:17 . Memory (MB): peak = 9231.770 ; gain = 0.000 ; free physical = 422359 ; free virtual = 464201
INFO: [Common 17-1381] The checkpoint '/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.runs/impl_1/fpga_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:02:00 ; elapsed = 00:01:12 . Memory (MB): peak = 9231.770 ; gain = 0.000 ; free physical = 422617 ; free virtual = 464230
INFO: [runtcl-4] Executing : report_drc -file fpga_drc_routed.rpt -pb fpga_drc_routed.pb -rpx fpga_drc_routed.rpx
Command: report_drc -file fpga_drc_routed.rpt -pb fpga_drc_routed.pb -rpx fpga_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.runs/impl_1/fpga_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:01:17 ; elapsed = 00:00:40 . Memory (MB): peak = 9231.770 ; gain = 0.000 ; free physical = 422596 ; free virtual = 464209
INFO: [runtcl-4] Executing : report_methodology -file fpga_methodology_drc_routed.rpt -pb fpga_methodology_drc_routed.pb -rpx fpga_methodology_drc_routed.rpx
Command: report_methodology -file fpga_methodology_drc_routed.rpt -pb fpga_methodology_drc_routed.pb -rpx fpga_methodology_drc_routed.rpx
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:51]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:66]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:86]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:88]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:130]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:132]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:173]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:175]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:183]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:185]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:260]
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-277] The instance 'qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp0_cmac_inst/gty_ch_2/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp0_cmac_inst/gty_ch_3/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp0_cmac_inst/gty_ch_4/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp1_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp1_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp1_cmac_inst/gty_ch_2/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp1_cmac_inst/gty_ch_3/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp1_cmac_inst/gty_ch_4/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.runs/impl_1/fpga_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:03:18 ; elapsed = 00:00:46 . Memory (MB): peak = 9231.770 ; gain = 0.000 ; free physical = 422494 ; free virtual = 464108
INFO: [runtcl-4] Executing : report_power -file fpga_power_routed.rpt -pb fpga_power_summary_routed.pb -rpx fpga_power_routed.rpx
Command: report_power -file fpga_power_routed.rpt -pb fpga_power_summary_routed.pb -rpx fpga_power_routed.rpx
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:51]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:66]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:86]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:88]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:130]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:132]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:173]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:175]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:183]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:185]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/ubuntu/git_repos/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:260]
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-277] The instance 'qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp0_cmac_inst/gty_ch_2/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp0_cmac_inst/gty_ch_3/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp0_cmac_inst/gty_ch_4/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp1_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp1_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp1_cmac_inst/gty_ch_2/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp1_cmac_inst/gty_ch_3/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp1_cmac_inst/gty_ch_4/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-295] The data input toggle rate 5.217155 of CMAC instance qsfp1_cmac_inst/cmac_inst/inst/i_cmac_usplus_top/obsibdaaf4ker2wujpra0sjb is beyond the acceptable limit of 8.260000 - 54.090000. Using the 8.260000 toggle rate for power analysis.
Resolution: Please use the following to set activity - set_switching_activity -static_probability <value> -toggle_rate <value> [get_pins -of_objects [get_cells <instance name>] -filter {DIRECTION =~ IN && NAME =~ *TX_DATAIN*}]
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
416 Infos, 162 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:02:27 ; elapsed = 00:00:56 . Memory (MB): peak = 9255.781 ; gain = 24.012 ; free physical = 422262 ; free virtual = 463892
INFO: [runtcl-4] Executing : report_route_status -file fpga_route_status.rpt -pb fpga_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file fpga_timing_summary_routed.rpt -pb fpga_timing_summary_routed.pb -rpx fpga_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:30 ; elapsed = 00:00:11 . Memory (MB): peak = 9255.781 ; gain = 0.000 ; free physical = 422133 ; free virtual = 463804
INFO: [runtcl-4] Executing : report_incremental_reuse -file fpga_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file fpga_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 9255.781 ; gain = 0.000 ; free physical = 422108 ; free virtual = 463778
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file fpga_bus_skew_routed.rpt -pb fpga_bus_skew_routed.pb -rpx fpga_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Jul 12 21:30:04 2023...
