# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../CPU_test.srcs/sources_1/ip/ROM_D_0/sim/ROM_D_0.v" \
"../../../../CPU_test.srcs/sources_1/ip/RAM_B_0/sim/RAM_B_0.v" \
"../../../../CPU_test.srcs/sources_1/new/ALU_more_int.v" \
"../../../../CPU_test.srcs/sources_1/new/CPU_test.v" \
"../../../../CPU_test.srcs/sources_1/new/Datapath_more_int.v" \
"../../../../CPU_test.srcs/sources_1/new/ImmGen.v" \
"../../../../CPU_test.srcs/sources_1/new/MUX2T1_32.v" \
"../../../../CPU_test.srcs/sources_1/new/MUX4T1_32.v" \
"../../../../CPU_test.srcs/sources_1/new/REG32_more.v" \
"../../../../CPU_test.srcs/sources_1/new/Regs_more_int.v" \
"../../../../CPU_test.srcs/sources_1/new/Rv_int_more.v" \
"../../../../CPU_test.srcs/sources_1/new/SCPU_ctrl_more_int.v" \
"../../../../CPU_test.srcs/sources_1/new/SCPU_more_int.v" \
"../../../../CPU_test.srcs/sim_1/new/SCPU_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
