// Seed: 1480159220
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input logic id_1,
    input id_2,
    input id_3,
    input logic id_4,
    output id_5
);
  logic id_6;
  assign id_5 = id_3;
endmodule
