# Enable internal termination resistor on LVDS 125MHz ref_clk
set_property DIFF_TERM TRUE [get_ports ref_clk_clk_p]
set_property DIFF_TERM TRUE [get_ports ref_clk_clk_n]

# Define I/O standards
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_rd[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_0_mdio_io]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_rd[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {ref_clk_fsel[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_1_mdio_io]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_3_rxc]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_3_rx_ctl]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_rd[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_rd[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_1_rxc]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_1_rx_ctl]
set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_0_mdc]
set_property IOSTANDARD LVCMOS25 [get_ports reset_port_0]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_rd[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_rd[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports {ref_clk_oe[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_1_mdc]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_2_rxc]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_rd[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_rd[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_rd[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_rd[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_0_rxc]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_0_rx_ctl]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_rd[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_rd[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_td[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_td[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_td[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_td[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_td[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_2_rx_ctl]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_rd[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_td[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_td[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_2_tx_ctl]
set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_2_mdio_io]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_td[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_td[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_td[3]}]
set_property IOSTANDARD LVDS_25 [get_ports ref_clk_clk_p]
set_property IOSTANDARD LVDS_25 [get_ports ref_clk_clk_n]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_rd[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_rd[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_td[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_0_txc]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_td[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_0_tx_ctl]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_td[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_1_txc]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_1_tx_ctl]
set_property IOSTANDARD LVCMOS25 [get_ports reset_port_1]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_rd[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_td[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_2_txc]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_td[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_2_mdc]
set_property IOSTANDARD LVCMOS25 [get_ports reset_port_2]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_td[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_3_txc]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_3_tx_ctl]
set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_3_mdc]
set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_3_mdio_io]
set_property IOSTANDARD LVCMOS25 [get_ports reset_port_3]

set_property PACKAGE_PIN AK20 [get_ports {rgmii_port_1_rd[0]}]
set_property PACKAGE_PIN AK21 [get_ports mdio_io_port_0_mdio_io]
set_property PACKAGE_PIN AK25 [get_ports {rgmii_port_1_rd[2]}]
set_property PACKAGE_PIN AD21 [get_ports {ref_clk_fsel[0]}]
set_property PACKAGE_PIN AE21 [get_ports mdio_io_port_1_mdio_io]
set_property PACKAGE_PIN AD27 [get_ports rgmii_port_3_rxc]
set_property PACKAGE_PIN AD28 [get_ports rgmii_port_3_rx_ctl]
set_property PACKAGE_PIN AJ28 [get_ports {rgmii_port_3_rd[1]}]
set_property PACKAGE_PIN AJ29 [get_ports {rgmii_port_3_rd[3]}]
set_property PACKAGE_PIN AE23 [get_ports rgmii_port_1_rxc]
set_property PACKAGE_PIN AF23 [get_ports rgmii_port_1_rx_ctl]
set_property PACKAGE_PIN AG22 [get_ports mdio_io_port_0_mdc]
set_property PACKAGE_PIN AH22 [get_ports reset_port_0]
set_property PACKAGE_PIN AK23 [get_ports {rgmii_port_1_rd[1]}]
set_property PACKAGE_PIN AK24 [get_ports {rgmii_port_1_rd[3]}]
set_property PACKAGE_PIN AB24 [get_ports {ref_clk_oe[0]}]
set_property PACKAGE_PIN AC25 [get_ports mdio_io_port_1_mdc]
set_property PACKAGE_PIN AB27 [get_ports rgmii_port_2_rxc]
set_property PACKAGE_PIN AH26 [get_ports {rgmii_port_2_rd[2]}]
set_property PACKAGE_PIN AH27 [get_ports {rgmii_port_2_rd[3]}]
set_property PACKAGE_PIN AK29 [get_ports {rgmii_port_3_rd[0]}]
set_property PACKAGE_PIN AK30 [get_ports {rgmii_port_3_rd[2]}]
set_property PACKAGE_PIN AD23 [get_ports rgmii_port_0_rxc]
set_property PACKAGE_PIN AE24 [get_ports rgmii_port_0_rx_ctl]
set_property PACKAGE_PIN AG20 [get_ports {rgmii_port_0_rd[2]}]
set_property PACKAGE_PIN AH20 [get_ports {rgmii_port_0_rd[3]}]
set_property PACKAGE_PIN AJ22 [get_ports {rgmii_port_0_td[1]}]
set_property PACKAGE_PIN AJ23 [get_ports {rgmii_port_0_td[2]}]
set_property PACKAGE_PIN AB20 [get_ports {rgmii_port_1_td[0]}]
set_property PACKAGE_PIN AC22 [get_ports {rgmii_port_1_td[2]}]
set_property PACKAGE_PIN AD22 [get_ports {rgmii_port_1_td[3]}]
set_property PACKAGE_PIN AF26 [get_ports rgmii_port_2_rx_ctl]
set_property PACKAGE_PIN AF27 [get_ports {rgmii_port_2_rd[0]}]
set_property PACKAGE_PIN AJ27 [get_ports {rgmii_port_2_td[1]}]
set_property PACKAGE_PIN AK28 [get_ports {rgmii_port_2_td[2]}]
set_property PACKAGE_PIN AC26 [get_ports rgmii_port_2_tx_ctl]
set_property PACKAGE_PIN AD26 [get_ports mdio_io_port_2_mdio_io]
set_property PACKAGE_PIN AF28 [get_ports {rgmii_port_3_td[0]}]
set_property PACKAGE_PIN AD29 [get_ports {rgmii_port_3_td[2]}]
set_property PACKAGE_PIN AE29 [get_ports {rgmii_port_3_td[3]}]
set_property PACKAGE_PIN AF22 [get_ports ref_clk_clk_p]
set_property PACKAGE_PIN AG23 [get_ports ref_clk_clk_n]
set_property PACKAGE_PIN AF20 [get_ports {rgmii_port_0_rd[0]}]
set_property PACKAGE_PIN AF21 [get_ports {rgmii_port_0_rd[1]}]
set_property PACKAGE_PIN AH21 [get_ports {rgmii_port_0_td[0]}]
set_property PACKAGE_PIN AJ21 [get_ports rgmii_port_0_txc]
set_property PACKAGE_PIN AG25 [get_ports {rgmii_port_0_td[3]}]
set_property PACKAGE_PIN AH25 [get_ports rgmii_port_0_tx_ctl]
set_property PACKAGE_PIN AE25 [get_ports {rgmii_port_1_td[1]}]
set_property PACKAGE_PIN AF25 [get_ports rgmii_port_1_txc]
set_property PACKAGE_PIN AC24 [get_ports rgmii_port_1_tx_ctl]
set_property PACKAGE_PIN AD24 [get_ports reset_port_1]
set_property PACKAGE_PIN AJ26 [get_ports {rgmii_port_2_rd[1]}]
set_property PACKAGE_PIN AK26 [get_ports {rgmii_port_2_td[0]}]
set_property PACKAGE_PIN AG27 [get_ports rgmii_port_2_txc]
set_property PACKAGE_PIN AG28 [get_ports {rgmii_port_2_td[3]}]
set_property PACKAGE_PIN AG30 [get_ports mdio_io_port_2_mdc]
set_property PACKAGE_PIN AH30 [get_ports reset_port_2]
set_property PACKAGE_PIN AE30 [get_ports {rgmii_port_3_td[1]}]
set_property PACKAGE_PIN AF30 [get_ports rgmii_port_3_txc]
set_property PACKAGE_PIN AB29 [get_ports rgmii_port_3_tx_ctl]
set_property PACKAGE_PIN AB30 [get_ports mdio_io_port_3_mdc]
set_property PACKAGE_PIN Y30 [get_ports mdio_io_port_3_mdio_io]
set_property PACKAGE_PIN AA30 [get_ports reset_port_3]

# Uncomment this line to remove the RGMII TX clock skew in the FPGA (AXI Ethernet IP).
# Note that if you disable TX clock skew in the FPGA, you will need to enable it in the PHY.
# See here for more info: http://ethernetfmc.com/rgmii-interface-timing-considerations/
set_property CLKOUT1_PHASE 0 [get_cells *_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst]

