// Seed: 2054128867
module module_0;
  reg id_2;
  module_2();
  always id_2 <= 1;
endmodule
module module_1 (
    input  wor   id_0,
    input  uwire id_1,
    input  tri0  id_2,
    output wor   id_3,
    output uwire id_4,
    input  uwire id_5,
    input  wire  id_6
);
  module_0();
  assign id_3 = 1;
  wire id_8;
  wire id_9;
  tri1 id_10 = 1;
endmodule
module module_2 ();
  id_1#(
      .id_2(1'd0),
      .id_3(id_1),
      .id_4(id_1),
      .id_5(id_1.id_3),
      .id_6(id_5[1 : 1'h0]),
      .id_7({id_1}),
      .id_8(1)
  ) :
  assert property (@(~1 or posedge id_8 or id_6 or posedge id_7) id_3) id_5 = id_4;
  wire id_9;
  assign id_1 = id_3;
endmodule
