/home/victor/Documentos/USP/LABDIG2/LabDig2/Torreta/controle_servo_5.v {1 {vlog -work work -stats=none /home/victor/Documentos/USP/LABDIG2/LabDig2/Torreta/controle_servo_5.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module controle_servo_5

Top level modules:
	controle_servo_5

} {} {}} /home/victor/Documentos/USP/LABDIG2/LabDig2/Torreta/torreta.v {1 {vlog -work work -stats=none /home/victor/Documentos/USP/LABDIG2/LabDig2/Torreta/torreta.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module torreta

Top level modules:
	torreta

} {} {}} /home/victor/Documentos/USP/LABDIG2/LabDig2/Torreta/contador_cm.v {1 {vlog -work work -stats=none /home/victor/Documentos/USP/LABDIG2/LabDig2/Torreta/contador_cm.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module contador_cm

Top level modules:
	contador_cm

} {} {}} /home/victor/Documentos/USP/LABDIG2/LabDig2/Torreta/torreta_fd.v {1 {vlog -work work -stats=none /home/victor/Documentos/USP/LABDIG2/LabDig2/Torreta/torreta_fd.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module torreta_fd

Top level modules:
	torreta_fd

} {} {}} /home/victor/Documentos/USP/LABDIG2/LabDig2/Torreta/contador_cm_fd.v {1 {vlog -work work -stats=none /home/victor/Documentos/USP/LABDIG2/LabDig2/Torreta/contador_cm_fd.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module contador_cm_fd

Top level modules:
	contador_cm_fd

} {} {}} /home/victor/Documentos/USP/LABDIG2/LabDig2/Torreta/rom_angulos_8x24.v {1 {vlog -work work -stats=none /home/victor/Documentos/USP/LABDIG2/LabDig2/Torreta/rom_angulos_8x24.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module rom_angulos_8x24

Top level modules:
	rom_angulos_8x24

} {} {}} /home/victor/Documentos/USP/LABDIG2/LabDig2/Torreta/registrador_n.v {1 {vlog -work work -stats=none /home/victor/Documentos/USP/LABDIG2/LabDig2/Torreta/registrador_n.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module registrador_n

Top level modules:
	registrador_n

} {} {}} /home/victor/Documentos/USP/LABDIG2/LabDig2/Torreta/mux_4x1_n.v {1 {vlog -work work -stats=none /home/victor/Documentos/USP/LABDIG2/LabDig2/Torreta/mux_4x1_n.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mux_4x1_n

Top level modules:
	mux_4x1_n

} {} {}} /home/victor/Documentos/USP/LABDIG2/LabDig2/Torreta/hexa7seg.v {1 {vlog -work work -stats=none /home/victor/Documentos/USP/LABDIG2/LabDig2/Torreta/hexa7seg.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module hexa7seg

Top level modules:
	hexa7seg

} {} {}} /home/victor/Documentos/USP/LABDIG2/LabDig2/Torreta/circuito_pwm_20_160.v {1 {vlog -work work -stats=none /home/victor/Documentos/USP/LABDIG2/LabDig2/Torreta/circuito_pwm_20_160.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module circuito_pwm_20_160

Top level modules:
	circuito_pwm_20_160

} {} {}} /home/victor/Documentos/USP/LABDIG2/LabDig2/Torreta/transmissor_ascii.v {1 {vlog -work work -stats=none /home/victor/Documentos/USP/LABDIG2/LabDig2/Torreta/transmissor_ascii.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module transmissor_ascii

Top level modules:
	transmissor_ascii

} {} {}} /home/victor/Documentos/USP/LABDIG2/LabDig2/Torreta/interface_hcsr04_fd.v {1 {vlog -work work -stats=none /home/victor/Documentos/USP/LABDIG2/LabDig2/Torreta/interface_hcsr04_fd.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module interface_hcsr04_fd

Top level modules:
	interface_hcsr04_fd

} {} {}} /home/victor/Documentos/USP/LABDIG2/LabDig2/Torreta/registrador_m_we.v {1 {vlog -work work -stats=none /home/victor/Documentos/USP/LABDIG2/LabDig2/Torreta/registrador_m_we.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module registrador_m_we

Top level modules:
	registrador_m_we

} {} {}} /home/victor/Documentos/USP/LABDIG2/LabDig2/Torreta/transmissor_ascii_fd.v {1 {vlog -work work -stats=none /home/victor/Documentos/USP/LABDIG2/LabDig2/Torreta/transmissor_ascii_fd.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module transmissor_ascii_fd

Top level modules:
	transmissor_ascii_fd

} {} {}} /home/victor/Documentos/USP/LABDIG2/LabDig2/Torreta/rom_angulos_29x24.v {1 {vlog -work work -stats=none /home/victor/Documentos/USP/LABDIG2/LabDig2/Torreta/rom_angulos_29x24.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module rom_angulos_29x24

Top level modules:
	rom_angulos_29x24

} {} {}} /home/victor/Documentos/USP/LABDIG2/LabDig2/Torreta/contador_soma_sub_m.v {1 {vlog -work work -stats=none /home/victor/Documentos/USP/LABDIG2/LabDig2/Torreta/contador_soma_sub_m.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module contador_soma_sub_m

Top level modules:
	contador_soma_sub_m

} {} {}} /home/victor/Documentos/USP/LABDIG2/LabDig2/Torreta/mux_8x1_n.v {1 {vlog -work work -stats=none /home/victor/Documentos/USP/LABDIG2/LabDig2/Torreta/mux_8x1_n.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mux_8x1_n

Top level modules:
	mux_8x1_n

} {} {}} /home/victor/Documentos/USP/LABDIG2/LabDig2/Torreta/contador_bcd_3digitos.v {1 {vlog -work work -stats=none /home/victor/Documentos/USP/LABDIG2/LabDig2/Torreta/contador_bcd_3digitos.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module contador_bcd_3digitos

Top level modules:
	contador_bcd_3digitos

} {} {}} /home/victor/Documentos/USP/LABDIG2/LabDig2/Torreta/torreta_uc.v {1 {vlog -work work -stats=none /home/victor/Documentos/USP/LABDIG2/LabDig2/Torreta/torreta_uc.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module torreta_uc

Top level modules:
	torreta_uc

} {} {}} /home/victor/Documentos/USP/LABDIG2/LabDig2/Torreta/contador_cm_uc.v {1 {vlog -work work -stats=none /home/victor/Documentos/USP/LABDIG2/LabDig2/Torreta/contador_cm_uc.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module contador_cm_uc

Top level modules:
	contador_cm_uc

} {} {}} /home/victor/Documentos/USP/LABDIG2/LabDig2/Torreta/tx_serial_7O1.v {1 {vlog -work work -stats=none /home/victor/Documentos/USP/LABDIG2/LabDig2/Torreta/tx_serial_7O1.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module tx_serial_7O1

Top level modules:
	tx_serial_7O1

} {} {}} /home/victor/Documentos/USP/LABDIG2/LabDig2/Torreta/contadorg_updown_m.v {1 {vlog -work work -stats=none /home/victor/Documentos/USP/LABDIG2/LabDig2/Torreta/contadorg_updown_m.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module contadorg_updown_m

Top level modules:
	contadorg_updown_m

} {} {}} /home/victor/Documentos/USP/LABDIG2/LabDig2/Torreta/tx_serial_uc.v {1 {vlog -work work -stats=none /home/victor/Documentos/USP/LABDIG2/LabDig2/Torreta/tx_serial_uc.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module tx_serial_uc

Top level modules:
	tx_serial_uc

} {} {}} /home/victor/Documentos/USP/LABDIG2/LabDig2/Torreta/tx_serial_7O1_fd.v {1 {vlog -work work -stats=none /home/victor/Documentos/USP/LABDIG2/LabDig2/Torreta/tx_serial_7O1_fd.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module tx_serial_7O1_fd

Top level modules:
	tx_serial_7O1_fd

} {} {}} /home/victor/Documentos/USP/LABDIG2/LabDig2/Torreta/interface_hcsr04_uc.v {1 {vlog -work work -stats=none /home/victor/Documentos/USP/LABDIG2/LabDig2/Torreta/interface_hcsr04_uc.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module interface_hcsr04_uc

Top level modules:
	interface_hcsr04_uc

} {} {}} /home/victor/Documentos/USP/LABDIG2/LabDig2/Torreta/transmissor_ascii_uc.v {1 {vlog -work work -stats=none /home/victor/Documentos/USP/LABDIG2/LabDig2/Torreta/transmissor_ascii_uc.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module transmissor_ascii_uc

Top level modules:
	transmissor_ascii_uc

} {} {}} /home/victor/Documentos/USP/LABDIG2/LabDig2/Torreta/interface_hcsr04.v {1 {vlog -work work -stats=none /home/victor/Documentos/USP/LABDIG2/LabDig2/Torreta/interface_hcsr04.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module interface_hcsr04

Top level modules:
	interface_hcsr04

} {} {}} /home/victor/Documentos/USP/LABDIG2/LabDig2/Torreta/deslocador_n.v {1 {vlog -work work -stats=none /home/victor/Documentos/USP/LABDIG2/LabDig2/Torreta/deslocador_n.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module deslocador_n

Top level modules:
	deslocador_n

} {} {}} /home/victor/Documentos/USP/LABDIG2/LabDig2/Torreta/contador_m.v {1 {vlog -work work -stats=none /home/victor/Documentos/USP/LABDIG2/LabDig2/Torreta/contador_m.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module contador_m

Top level modules:
	contador_m

} {} {}} /home/victor/Documentos/USP/LABDIG2/LabDig2/Torreta/edge_detector.v {1 {vlog -work work -stats=none /home/victor/Documentos/USP/LABDIG2/LabDig2/Torreta/edge_detector.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module edge_detector

Top level modules:
	edge_detector

} {} {}} /home/victor/Documentos/USP/LABDIG2/LabDig2/Torreta/gerador_pulso.v {1 {vlog -work work -stats=none /home/victor/Documentos/USP/LABDIG2/LabDig2/Torreta/gerador_pulso.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module gerador_pulso

Top level modules:
	gerador_pulso

} {} {}} /home/victor/Documentos/USP/LABDIG2/LabDig2/Torreta/torreta_tb.v {1 {vlog -work work -stats=none /home/victor/Documentos/USP/LABDIG2/LabDig2/Torreta/torreta_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module torreta_tb

Top level modules:
	torreta_tb

} {} {}}
