

================================================================
== Vitis HLS Report for 'GradConvolution'
================================================================
* Date:           Wed Aug 11 13:56:39 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        Gradient_convolution
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_59_1_VITIS_LOOP_60_2  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 4 
4 --> 3 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.91>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%image_h_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %image_h"   --->   Operation 6 'read' 'image_h_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%image_w_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %image_w"   --->   Operation 7 'read' 'image_w_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%cast = zext i32 %image_h_read"   --->   Operation 8 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %image_w_read"   --->   Operation 9 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [2/2] (6.91ns)   --->   "%bound = mul i64 %cast, i64 %cast1"   --->   Operation 10 'mul' 'bound' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_out_V_last_V, i1 %stream_out_V_user_V, i2 %stream_out_V_strb_V, i2 %stream_out_V_keep_V, i16 %stream_out_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_in_2_V_last_V, i1 %stream_in_2_V_user_V, i1 %stream_in_2_V_strb_V, i1 %stream_in_2_V_keep_V, i8 %stream_in_2_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_in_1_V_last_V, i1 %stream_in_1_V_user_V, i1 %stream_in_1_V_strb_V, i1 %stream_in_1_V_keep_V, i8 %stream_in_1_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (2.55ns)   --->   "%sub = add i32 %image_w_read, i32 4294967295"   --->   Operation 14 'add' 'sub' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/2] (6.91ns)   --->   "%bound = mul i64 %cast, i64 %cast1"   --->   Operation 15 'mul' 'bound' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (1.58ns)   --->   "%br_ln59 = br void" [src/gradient_convolution.cpp:59]   --->   Operation 16 'br' 'br_ln59' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 5.72>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 0, void %.lr.ph142, i64 %add_ln59, void %._crit_edge.loopexit" [src/gradient_convolution.cpp:59]   --->   Operation 17 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%line = phi i31 0, void %.lr.ph142, i31 %select_ln59_1, void %._crit_edge.loopexit" [src/gradient_convolution.cpp:59]   --->   Operation 18 'phi' 'line' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%column = phi i31 0, void %.lr.ph142, i31 %column_1, void %._crit_edge.loopexit"   --->   Operation 19 'phi' 'column' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (3.52ns)   --->   "%add_ln59 = add i64 %indvar_flatten, i64 1" [src/gradient_convolution.cpp:59]   --->   Operation 20 'add' 'add_ln59' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i31 %column" [src/gradient_convolution.cpp:60]   --->   Operation 21 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (2.47ns)   --->   "%icmp_ln60 = icmp_slt  i32 %zext_ln60, i32 %image_w_read" [src/gradient_convolution.cpp:60]   --->   Operation 22 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (2.77ns)   --->   "%icmp_ln59 = icmp_eq  i64 %indvar_flatten, i64 %bound" [src/gradient_convolution.cpp:59]   --->   Operation 23 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59, void %._crit_edge.loopexit, void %._crit_edge143.loopexit" [src/gradient_convolution.cpp:59]   --->   Operation 24 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.73ns)   --->   "%select_ln59 = select i1 %icmp_ln60, i31 %column, i31 0" [src/gradient_convolution.cpp:59]   --->   Operation 25 'select' 'select_ln59' <Predicate = (!icmp_ln59)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i31 %select_ln59" [src/gradient_convolution.cpp:59]   --->   Operation 26 'zext' 'zext_ln59' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (2.52ns)   --->   "%add_ln59_1 = add i31 %line, i31 1" [src/gradient_convolution.cpp:59]   --->   Operation 27 'add' 'add_ln59_1' <Predicate = (!icmp_ln59)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.73ns)   --->   "%select_ln59_1 = select i1 %icmp_ln60, i31 %line, i31 %add_ln59_1" [src/gradient_convolution.cpp:59]   --->   Operation 28 'select' 'select_ln59_1' <Predicate = (!icmp_ln59)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%empty = read i12 @_ssdm_op_Read.axis.volatile.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i8 %stream_in_1_V_data_V, i1 %stream_in_1_V_keep_V, i1 %stream_in_1_V_strb_V, i1 %stream_in_1_V_user_V, i1 %stream_in_1_V_last_V"   --->   Operation 29 'read' 'empty' <Predicate = (!icmp_ln59)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%in_element_int_1_data_V = extractvalue i12 %empty"   --->   Operation 30 'extractvalue' 'in_element_int_1_data_V' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%empty_11 = read i12 @_ssdm_op_Read.axis.volatile.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i8 %stream_in_2_V_data_V, i1 %stream_in_2_V_keep_V, i1 %stream_in_2_V_strb_V, i1 %stream_in_2_V_user_V, i1 %stream_in_2_V_last_V"   --->   Operation 31 'read' 'empty_11' <Predicate = (!icmp_ln59)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%in_element_int_2_data_V = extractvalue i12 %empty_11"   --->   Operation 32 'extractvalue' 'in_element_int_2_data_V' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node out_element_int_user_V)   --->   "%or_ln66 = or i31 %select_ln59, i31 %select_ln59_1" [src/gradient_convolution.cpp:66]   --->   Operation 33 'or' 'or_ln66' <Predicate = (!icmp_ln59)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (2.47ns) (out node of the LUT)   --->   "%out_element_int_user_V = icmp_eq  i31 %or_ln66, i31 0" [src/gradient_convolution.cpp:66]   --->   Operation 34 'icmp' 'out_element_int_user_V' <Predicate = (!icmp_ln59)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (2.47ns)   --->   "%out_element_int_last_V = icmp_eq  i32 %zext_ln59, i32 %sub" [src/gradient_convolution.cpp:67]   --->   Operation 35 'icmp' 'out_element_int_last_V' <Predicate = (!icmp_ln59)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (2.52ns)   --->   "%column_1 = add i31 %select_ln59, i31 1" [src/gradient_convolution.cpp:60]   --->   Operation 36 'add' 'column_1' <Predicate = (!icmp_ln59)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.17>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_59_1_VITIS_LOOP_60_2_str"   --->   Operation 37 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%specpipeline_ln60 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [src/gradient_convolution.cpp:60]   --->   Operation 38 'specpipeline' 'specpipeline_ln60' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln60 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [src/gradient_convolution.cpp:60]   --->   Operation 39 'specloopname' 'specloopname_ln60' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i8 %in_element_int_1_data_V"   --->   Operation 40 'zext' 'zext_ln215' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln215_1 = zext i8 %in_element_int_2_data_V"   --->   Operation 41 'zext' 'zext_ln215_1' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (4.17ns)   --->   "%ret = mul i16 %zext_ln215_1, i16 %zext_ln215"   --->   Operation 42 'mul' 'ret' <Predicate = (!icmp_ln59)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A.i1P0A, i16 %stream_out_V_data_V, i2 %stream_out_V_keep_V, i2 %stream_out_V_strb_V, i1 %stream_out_V_user_V, i1 %stream_out_V_last_V, i16 %ret, i2 0, i2 0, i1 %out_element_int_user_V, i1 %out_element_int_last_V"   --->   Operation 43 'write' 'write_ln304' <Predicate = (!icmp_ln59)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 44 'br' 'br_ln0' <Predicate = (!icmp_ln59)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%ret_ln73 = ret" [src/gradient_convolution.cpp:73]   --->   Operation 45 'ret' 'ret_ln73' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.91ns
The critical path consists of the following:
	wire read on port 'image_h' [21]  (0 ns)
	'mul' operation ('bound') [26]  (6.91 ns)

 <State 2>: 6.91ns
The critical path consists of the following:
	'mul' operation ('bound') [26]  (6.91 ns)

 <State 3>: 5.73ns
The critical path consists of the following:
	'phi' operation ('column') with incoming values : ('column', src/gradient_convolution.cpp:60) [31]  (0 ns)
	'icmp' operation ('icmp_ln60', src/gradient_convolution.cpp:60) [34]  (2.47 ns)
	'select' operation ('select_ln59', src/gradient_convolution.cpp:59) [39]  (0.733 ns)
	'add' operation ('column', src/gradient_convolution.cpp:60) [56]  (2.52 ns)

 <State 4>: 4.17ns
The critical path consists of the following:
	'mul' operation ('ret') [51]  (4.17 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
