module proc (input logic [15:0] DIN,

	input logic Resetn,
	input logic lock,

	input logic Run,

	output logic Done,

	output logic (15:0] BusWires);

//Variables

//Entradas y salidas (A,G,R.Multiplexor, Ir y addsub) 

	logic DINout, AddSub, Ain, Gin, Gout, Clear;

	logic [1:0] Tstep_Q;
	logic [1:3] I;
	logic [1:9] IR;
	logic [9:0] Multi;
	logic [7:0] Rin, Rout;
	logic [7:0] Xreg, Yreg; 
	logic [15:0] result;
	logic [15:0] G,A;
	logic [15:0] R0, R1,R2, R3, R4, RS, R6, R7;





	assign Clear = Done || ~ Resetn;
	upcount Tstep (Clear, Clock, Tstep_Q);

	assign I = IR [1:3];

	dec3t08 decx (IR[4:6], 1'b1, Xreg);
	dec3t08 decy (IR[7:9], 1'b1, Yreg);

	always @(Tstep_Q or I or Xreg or Yreg)

	begin 
	//valores Iniciales

	Ain = 1'b0;
	Gin = 1'b0;
	Gout = 1'b0; 
	IRin = 1'b0;
	DINOut = 1'b0; 
	AddSub 1'b0;
	Done = 1'b0:
	