
STM32F302R8.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007060  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  080071e8  080071e8  000171e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007228  08007228  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08007228  08007228  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007228  08007228  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007228  08007228  00017228  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800722c  0800722c  0001722c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08007230  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000023c  20000070  080072a0  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002ac  080072a0  000202ac  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012d95  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000026c8  00000000  00000000  00032e35  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fb0  00000000  00000000  00035500  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000e90  00000000  00000000  000364b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001d1cf  00000000  00000000  00037340  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000147cf  00000000  00000000  0005450f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ac70b  00000000  00000000  00068cde  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001153e9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000041b8  00000000  00000000  0011543c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000070 	.word	0x20000070
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080071d0 	.word	0x080071d0

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000074 	.word	0x20000074
 80001c4:	080071d0 	.word	0x080071d0

080001c8 <cfPhaseLockedLoop>:

#include <stdint.h>
#include "main.h"
#include "ControlFunctions.h"

float cfPhaseLockedLoop(float ElectAngleErr, float Kp_PLL, float Ki_PLL, float *Integral_ElectAngleErr_Ki){
 80001c8:	b480      	push	{r7}
 80001ca:	b087      	sub	sp, #28
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	ed87 0a03 	vstr	s0, [r7, #12]
 80001d2:	edc7 0a02 	vstr	s1, [r7, #8]
 80001d6:	ed87 1a01 	vstr	s2, [r7, #4]
 80001da:	6038      	str	r0, [r7, #0]
	float ElectAngVeloEstimate;


	*Integral_ElectAngleErr_Ki += ElectAngleErr * Ki_PLL;
 80001dc:	683b      	ldr	r3, [r7, #0]
 80001de:	ed93 7a00 	vldr	s14, [r3]
 80001e2:	edd7 6a03 	vldr	s13, [r7, #12]
 80001e6:	edd7 7a01 	vldr	s15, [r7, #4]
 80001ea:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80001ee:	ee77 7a27 	vadd.f32	s15, s14, s15
 80001f2:	683b      	ldr	r3, [r7, #0]
 80001f4:	edc3 7a00 	vstr	s15, [r3]
	ElectAngVeloEstimate = Kp_PLL * ElectAngleErr + *Integral_ElectAngleErr_Ki;
 80001f8:	ed97 7a02 	vldr	s14, [r7, #8]
 80001fc:	edd7 7a03 	vldr	s15, [r7, #12]
 8000200:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000204:	683b      	ldr	r3, [r7, #0]
 8000206:	edd3 7a00 	vldr	s15, [r3]
 800020a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800020e:	edc7 7a05 	vstr	s15, [r7, #20]

	return ElectAngVeloEstimate;
 8000212:	697b      	ldr	r3, [r7, #20]
 8000214:	ee07 3a90 	vmov	s15, r3
}
 8000218:	eeb0 0a67 	vmov.f32	s0, s15
 800021c:	371c      	adds	r7, #28
 800021e:	46bd      	mov	sp, r7
 8000220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000224:	4770      	bx	lr

08000226 <gfDivideAvoidZero>:
#include <stdint.h>
#include "main.h"
#include "GeneralFunctions.h"
#include "GlogalVariables.h"

float gfDivideAvoidZero(float num, float den, float  threshold){
 8000226:	b480      	push	{r7}
 8000228:	b087      	sub	sp, #28
 800022a:	af00      	add	r7, sp, #0
 800022c:	ed87 0a03 	vstr	s0, [r7, #12]
 8000230:	edc7 0a02 	vstr	s1, [r7, #8]
 8000234:	ed87 1a01 	vstr	s2, [r7, #4]
	float result;
	if ( den >= 0 && den < threshold )
 8000238:	edd7 7a02 	vldr	s15, [r7, #8]
 800023c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000240:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000244:	db0b      	blt.n	800025e <gfDivideAvoidZero+0x38>
 8000246:	ed97 7a02 	vldr	s14, [r7, #8]
 800024a:	edd7 7a01 	vldr	s15, [r7, #4]
 800024e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000252:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000256:	d502      	bpl.n	800025e <gfDivideAvoidZero+0x38>
		den = threshold;
 8000258:	687b      	ldr	r3, [r7, #4]
 800025a:	60bb      	str	r3, [r7, #8]
 800025c:	e017      	b.n	800028e <gfDivideAvoidZero+0x68>
	else if( den < 0 && den > -threshold)
 800025e:	edd7 7a02 	vldr	s15, [r7, #8]
 8000262:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000266:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800026a:	d510      	bpl.n	800028e <gfDivideAvoidZero+0x68>
 800026c:	edd7 7a01 	vldr	s15, [r7, #4]
 8000270:	eef1 7a67 	vneg.f32	s15, s15
 8000274:	ed97 7a02 	vldr	s14, [r7, #8]
 8000278:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800027c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000280:	dd05      	ble.n	800028e <gfDivideAvoidZero+0x68>
		den = -threshold;
 8000282:	edd7 7a01 	vldr	s15, [r7, #4]
 8000286:	eef1 7a67 	vneg.f32	s15, s15
 800028a:	edc7 7a02 	vstr	s15, [r7, #8]

	result = num / den;
 800028e:	edd7 6a03 	vldr	s13, [r7, #12]
 8000292:	ed97 7a02 	vldr	s14, [r7, #8]
 8000296:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800029a:	edc7 7a05 	vstr	s15, [r7, #20]
	return result;
 800029e:	697b      	ldr	r3, [r7, #20]
 80002a0:	ee07 3a90 	vmov	s15, r3
}
 80002a4:	eeb0 0a67 	vmov.f32	s0, s15
 80002a8:	371c      	adds	r7, #28
 80002aa:	46bd      	mov	sp, r7
 80002ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002b0:	4770      	bx	lr
	...

080002b4 <gfWrapTheta>:

float gfWrapTheta(float theta){
 80002b4:	b580      	push	{r7, lr}
 80002b6:	b082      	sub	sp, #8
 80002b8:	af00      	add	r7, sp, #0
 80002ba:	ed87 0a01 	vstr	s0, [r7, #4]
	theta = fmodf(theta, TWOPI);
 80002be:	eddf 0a19 	vldr	s1, [pc, #100]	; 8000324 <gfWrapTheta+0x70>
 80002c2:	ed97 0a01 	vldr	s0, [r7, #4]
 80002c6:	f006 fee1 	bl	800708c <fmodf>
 80002ca:	ed87 0a01 	vstr	s0, [r7, #4]
	if( theta > PI)
 80002ce:	edd7 7a01 	vldr	s15, [r7, #4]
 80002d2:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8000328 <gfWrapTheta+0x74>
 80002d6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80002da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80002de:	dd08      	ble.n	80002f2 <gfWrapTheta+0x3e>
		theta -= TWOPI;
 80002e0:	edd7 7a01 	vldr	s15, [r7, #4]
 80002e4:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8000324 <gfWrapTheta+0x70>
 80002e8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80002ec:	edc7 7a01 	vstr	s15, [r7, #4]
 80002f0:	e010      	b.n	8000314 <gfWrapTheta+0x60>
	else if( theta < -PI)
 80002f2:	edd7 7a01 	vldr	s15, [r7, #4]
 80002f6:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 800032c <gfWrapTheta+0x78>
 80002fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80002fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000302:	d507      	bpl.n	8000314 <gfWrapTheta+0x60>
		theta += TWOPI;
 8000304:	edd7 7a01 	vldr	s15, [r7, #4]
 8000308:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8000324 <gfWrapTheta+0x70>
 800030c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000310:	edc7 7a01 	vstr	s15, [r7, #4]

	return theta;
 8000314:	687b      	ldr	r3, [r7, #4]
 8000316:	ee07 3a90 	vmov	s15, r3
}
 800031a:	eeb0 0a67 	vmov.f32	s0, s15
 800031e:	3708      	adds	r7, #8
 8000320:	46bd      	mov	sp, r7
 8000322:	bd80      	pop	{r7, pc}
 8000324:	40c90fdb 	.word	0x40c90fdb
 8000328:	40490fdb 	.word	0x40490fdb
 800032c:	c0490fdb 	.word	0xc0490fdb

08000330 <readButton1>:



uint16_t Bemf_AD[3];

uint8_t readButton1(void){
 8000330:	b580      	push	{r7, lr}
 8000332:	b082      	sub	sp, #8
 8000334:	af00      	add	r7, sp, #0
	uint8_t B1;

	B1 = HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin);
 8000336:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800033a:	4805      	ldr	r0, [pc, #20]	; (8000350 <readButton1+0x20>)
 800033c:	f003 fbda 	bl	8003af4 <HAL_GPIO_ReadPin>
 8000340:	4603      	mov	r3, r0
 8000342:	71fb      	strb	r3, [r7, #7]
	return B1;
 8000344:	79fb      	ldrb	r3, [r7, #7]
}
 8000346:	4618      	mov	r0, r3
 8000348:	3708      	adds	r7, #8
 800034a:	46bd      	mov	sp, r7
 800034c:	bd80      	pop	{r7, pc}
 800034e:	bf00      	nop
 8000350:	48000800 	.word	0x48000800

08000354 <readInputCaptureCnt>:

uint32_t readInputCaptureCnt(void){
 8000354:	b480      	push	{r7}
 8000356:	b083      	sub	sp, #12
 8000358:	af00      	add	r7, sp, #0
	// Read Input Capture Count of GPIO
	// CCR1:TIM2 Channel1 = H1, CCR2:Channel2 = H2, CCR3:Channel3 = H3
	volatile uint32_t inputCaptureCnt;

	inputCaptureCnt = TIM2 -> CCR1;
 800035a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800035e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000360:	607b      	str	r3, [r7, #4]

	return inputCaptureCnt;
 8000362:	687b      	ldr	r3, [r7, #4]
}
 8000364:	4618      	mov	r0, r3
 8000366:	370c      	adds	r7, #12
 8000368:	46bd      	mov	sp, r7
 800036a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800036e:	4770      	bx	lr

08000370 <readTimeInterval>:

float readTimeInterval(uint32_t inputCaptureCnt, uint32_t inputCaptureCnt_pre){
 8000370:	b480      	push	{r7}
 8000372:	b087      	sub	sp, #28
 8000374:	af00      	add	r7, sp, #0
 8000376:	6078      	str	r0, [r7, #4]
 8000378:	6039      	str	r1, [r7, #0]
	float timeInterval;
	uint32_t inputCaptureCntMax;
	uint32_t inputCaptureCntHalf;

	// TIM2 -> ARR Means Counter Period of TIM2
	inputCaptureCntMax = TIM2 -> ARR;
 800037a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800037e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000380:	613b      	str	r3, [r7, #16]
	inputCaptureCntHalf = (inputCaptureCntMax + 1) >> 1;
 8000382:	693b      	ldr	r3, [r7, #16]
 8000384:	3301      	adds	r3, #1
 8000386:	085b      	lsrs	r3, r3, #1
 8000388:	60fb      	str	r3, [r7, #12]


	inputCaptureCntDiff = (float)inputCaptureCnt - (float)inputCaptureCnt_pre;
 800038a:	687b      	ldr	r3, [r7, #4]
 800038c:	ee07 3a90 	vmov	s15, r3
 8000390:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000394:	683b      	ldr	r3, [r7, #0]
 8000396:	ee07 3a90 	vmov	s15, r3
 800039a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800039e:	ee77 7a67 	vsub.f32	s15, s14, s15
 80003a2:	edc7 7a05 	vstr	s15, [r7, #20]

	if( inputCaptureCntDiff < - (float)inputCaptureCntHalf)
 80003a6:	68fb      	ldr	r3, [r7, #12]
 80003a8:	ee07 3a90 	vmov	s15, r3
 80003ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80003b0:	eef1 7a67 	vneg.f32	s15, s15
 80003b4:	ed97 7a05 	vldr	s14, [r7, #20]
 80003b8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80003bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80003c0:	d50a      	bpl.n	80003d8 <readTimeInterval+0x68>
	  inputCaptureCntDiff += (float)inputCaptureCntMax;
 80003c2:	693b      	ldr	r3, [r7, #16]
 80003c4:	ee07 3a90 	vmov	s15, r3
 80003c8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80003cc:	ed97 7a05 	vldr	s14, [r7, #20]
 80003d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80003d4:	edc7 7a05 	vstr	s15, [r7, #20]

	timeInterval = inputCaptureCntDiff * SYSTEMCLOCKCYCLE;
 80003d8:	ed97 7a05 	vldr	s14, [r7, #20]
 80003dc:	eddf 6a07 	vldr	s13, [pc, #28]	; 80003fc <readTimeInterval+0x8c>
 80003e0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80003e4:	edc7 7a02 	vstr	s15, [r7, #8]

	return timeInterval;
 80003e8:	68bb      	ldr	r3, [r7, #8]
 80003ea:	ee07 3a90 	vmov	s15, r3
}
 80003ee:	eeb0 0a67 	vmov.f32	s0, s15
 80003f2:	371c      	adds	r7, #28
 80003f4:	46bd      	mov	sp, r7
 80003f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003fa:	4770      	bx	lr
 80003fc:	4c895440 	.word	0x4c895440

08000400 <readVolume>:

float readVolume(void){
 8000400:	b480      	push	{r7}
 8000402:	b083      	sub	sp, #12
 8000404:	af00      	add	r7, sp, #0
	// P-NUCLEO-IHM001(or 002), Volume is connected to PB1(ADC12)
	// BLM_KIT_Ver1_5, Accel is connected  is connected to PC2(ADC8)
	float Volume;
	uint16_t Volume_ad = gAdcValue[1];
 8000406:	4b0d      	ldr	r3, [pc, #52]	; (800043c <readVolume+0x3c>)
 8000408:	885b      	ldrh	r3, [r3, #2]
 800040a:	80fb      	strh	r3, [r7, #6]

	//Volume = Volume_ad * 0.0002442f;
	Volume = ((int16_t)Volume_ad - 856) * 0.000573394f;
 800040c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000410:	f5a3 7356 	sub.w	r3, r3, #856	; 0x358
 8000414:	ee07 3a90 	vmov	s15, r3
 8000418:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800041c:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8000440 <readVolume+0x40>
 8000420:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000424:	edc7 7a00 	vstr	s15, [r7]
	return Volume;
 8000428:	683b      	ldr	r3, [r7, #0]
 800042a:	ee07 3a90 	vmov	s15, r3
}
 800042e:	eeb0 0a67 	vmov.f32	s0, s15
 8000432:	370c      	adds	r7, #12
 8000434:	46bd      	mov	sp, r7
 8000436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800043a:	4770      	bx	lr
 800043c:	2000008c 	.word	0x2000008c
 8000440:	3a164fd2 	.word	0x3a164fd2

08000444 <readVdc>:

float readVdc(void){
 8000444:	b480      	push	{r7}
 8000446:	b083      	sub	sp, #12
 8000448:	af00      	add	r7, sp, #0
	// P-NUCLEO-IHM001(or 002), Vdc is connected to PA1(ADC2)
	float Vdc;
	uint16_t Vdc_ad = gAdcValue[0];
 800044a:	4b0c      	ldr	r3, [pc, #48]	; (800047c <readVdc+0x38>)
 800044c:	881b      	ldrh	r3, [r3, #0]
 800044e:	80fb      	strh	r3, [r7, #6]
	Vdc = Vdc_ad * 0.0154305f; // 1/(9.31/(9.31+169)*4096/3.3V)
 8000450:	88fb      	ldrh	r3, [r7, #6]
 8000452:	ee07 3a90 	vmov	s15, r3
 8000456:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800045a:	ed9f 7a09 	vldr	s14, [pc, #36]	; 8000480 <readVdc+0x3c>
 800045e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000462:	edc7 7a00 	vstr	s15, [r7]
	return Vdc;
 8000466:	683b      	ldr	r3, [r7, #0]
 8000468:	ee07 3a90 	vmov	s15, r3
}
 800046c:	eeb0 0a67 	vmov.f32	s0, s15
 8000470:	370c      	adds	r7, #12
 8000472:	46bd      	mov	sp, r7
 8000474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000478:	4770      	bx	lr
 800047a:	bf00      	nop
 800047c:	2000008c 	.word	0x2000008c
 8000480:	3c7cd035 	.word	0x3c7cd035

08000484 <readCurrent>:

void readCurrent(uint16_t* Iuvw_AD, float* Iuvw){
 8000484:	b480      	push	{r7}
 8000486:	b083      	sub	sp, #12
 8000488:	af00      	add	r7, sp, #0
 800048a:	6078      	str	r0, [r7, #4]
 800048c:	6039      	str	r1, [r7, #0]
	Iuvw_AD[0] = ADC1 -> JDR1; // Iu
 800048e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8000492:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000496:	b29a      	uxth	r2, r3
 8000498:	687b      	ldr	r3, [r7, #4]
 800049a:	801a      	strh	r2, [r3, #0]
	Iuvw_AD[1] = ADC1 -> JDR2; // Iv
 800049c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80004a0:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 80004a4:	687b      	ldr	r3, [r7, #4]
 80004a6:	3302      	adds	r3, #2
 80004a8:	b292      	uxth	r2, r2
 80004aa:	801a      	strh	r2, [r3, #0]
	Iuvw_AD[2] = ADC1 -> JDR3; // Iw
 80004ac:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80004b0:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80004b4:	687b      	ldr	r3, [r7, #4]
 80004b6:	3304      	adds	r3, #4
 80004b8:	b292      	uxth	r2, r2
 80004ba:	801a      	strh	r2, [r3, #0]

	Iuvw[0] = ((float)Iuvw_AD[0] - 1901) * -0.00193586253f;
 80004bc:	687b      	ldr	r3, [r7, #4]
 80004be:	881b      	ldrh	r3, [r3, #0]
 80004c0:	ee07 3a90 	vmov	s15, r3
 80004c4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80004c8:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 8000538 <readCurrent+0xb4>
 80004cc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80004d0:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 800053c <readCurrent+0xb8>
 80004d4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80004d8:	683b      	ldr	r3, [r7, #0]
 80004da:	edc3 7a00 	vstr	s15, [r3]
	Iuvw[1] = ((float)Iuvw_AD[1] - 1864) * -0.00193586253f;
 80004de:	687b      	ldr	r3, [r7, #4]
 80004e0:	3302      	adds	r3, #2
 80004e2:	881b      	ldrh	r3, [r3, #0]
 80004e4:	ee07 3a90 	vmov	s15, r3
 80004e8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80004ec:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8000540 <readCurrent+0xbc>
 80004f0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80004f4:	683b      	ldr	r3, [r7, #0]
 80004f6:	3304      	adds	r3, #4
 80004f8:	ed9f 7a10 	vldr	s14, [pc, #64]	; 800053c <readCurrent+0xb8>
 80004fc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000500:	edc3 7a00 	vstr	s15, [r3]
	Iuvw[2] = ((float)Iuvw_AD[2] - 1871) * -0.00193586253f;
 8000504:	687b      	ldr	r3, [r7, #4]
 8000506:	3304      	adds	r3, #4
 8000508:	881b      	ldrh	r3, [r3, #0]
 800050a:	ee07 3a90 	vmov	s15, r3
 800050e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000512:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8000544 <readCurrent+0xc0>
 8000516:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800051a:	683b      	ldr	r3, [r7, #0]
 800051c:	3308      	adds	r3, #8
 800051e:	ed9f 7a07 	vldr	s14, [pc, #28]	; 800053c <readCurrent+0xb8>
 8000522:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000526:	edc3 7a00 	vstr	s15, [r3]
}
 800052a:	bf00      	nop
 800052c:	370c      	adds	r7, #12
 800052e:	46bd      	mov	sp, r7
 8000530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000534:	4770      	bx	lr
 8000536:	bf00      	nop
 8000538:	44eda000 	.word	0x44eda000
 800053c:	bafdbcc5 	.word	0xbafdbcc5
 8000540:	44e90000 	.word	0x44e90000
 8000544:	44e9e000 	.word	0x44e9e000

08000548 <readHallSignal>:

void readHallSignal(uint8_t* Hall){
 8000548:	b590      	push	{r4, r7, lr}
 800054a:	b083      	sub	sp, #12
 800054c:	af00      	add	r7, sp, #0
 800054e:	6078      	str	r0, [r7, #4]
	//Hall[0] = u, Hall[1] = v, Hall[2] = w
	Hall[0] = HAL_GPIO_ReadPin(H1_GPIO_Port, H1_Pin);
 8000550:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000554:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000558:	f003 facc 	bl	8003af4 <HAL_GPIO_ReadPin>
 800055c:	4603      	mov	r3, r0
 800055e:	461a      	mov	r2, r3
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	701a      	strb	r2, [r3, #0]
	Hall[1] = HAL_GPIO_ReadPin(GPIOB, H2_Pin);
 8000564:	687b      	ldr	r3, [r7, #4]
 8000566:	1c5c      	adds	r4, r3, #1
 8000568:	2108      	movs	r1, #8
 800056a:	4809      	ldr	r0, [pc, #36]	; (8000590 <readHallSignal+0x48>)
 800056c:	f003 fac2 	bl	8003af4 <HAL_GPIO_ReadPin>
 8000570:	4603      	mov	r3, r0
 8000572:	7023      	strb	r3, [r4, #0]
	Hall[2] = HAL_GPIO_ReadPin(GPIOB, H3_Pin);
 8000574:	687b      	ldr	r3, [r7, #4]
 8000576:	1c9c      	adds	r4, r3, #2
 8000578:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800057c:	4804      	ldr	r0, [pc, #16]	; (8000590 <readHallSignal+0x48>)
 800057e:	f003 fab9 	bl	8003af4 <HAL_GPIO_ReadPin>
 8000582:	4603      	mov	r3, r0
 8000584:	7023      	strb	r3, [r4, #0]
}
 8000586:	bf00      	nop
 8000588:	370c      	adds	r7, #12
 800058a:	46bd      	mov	sp, r7
 800058c:	bd90      	pop	{r4, r7, pc}
 800058e:	bf00      	nop
 8000590:	48000400 	.word	0x48000400

08000594 <writeOutputMode>:

void writeOutputMode(int8_t* outputMode){
 8000594:	b580      	push	{r7, lr}
 8000596:	b082      	sub	sp, #8
 8000598:	af00      	add	r7, sp, #0
 800059a:	6078      	str	r0, [r7, #4]

	// if the outputMode is OPEN, set Enable Pin to RESET.
	if(outputMode[0] == OUTPUTMODE_OPEN )
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	f993 3000 	ldrsb.w	r3, [r3]
 80005a2:	2b00      	cmp	r3, #0
 80005a4:	d106      	bne.n	80005b4 <writeOutputMode+0x20>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_RESET);
 80005a6:	2200      	movs	r2, #0
 80005a8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80005ac:	4819      	ldr	r0, [pc, #100]	; (8000614 <writeOutputMode+0x80>)
 80005ae:	f003 fab9 	bl	8003b24 <HAL_GPIO_WritePin>
 80005b2:	e005      	b.n	80005c0 <writeOutputMode+0x2c>
	else
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 80005b4:	2201      	movs	r2, #1
 80005b6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80005ba:	4816      	ldr	r0, [pc, #88]	; (8000614 <writeOutputMode+0x80>)
 80005bc:	f003 fab2 	bl	8003b24 <HAL_GPIO_WritePin>

	if(outputMode[1] == OUTPUTMODE_OPEN )
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	3301      	adds	r3, #1
 80005c4:	f993 3000 	ldrsb.w	r3, [r3]
 80005c8:	2b00      	cmp	r3, #0
 80005ca:	d106      	bne.n	80005da <writeOutputMode+0x46>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_RESET);
 80005cc:	2200      	movs	r2, #0
 80005ce:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80005d2:	4810      	ldr	r0, [pc, #64]	; (8000614 <writeOutputMode+0x80>)
 80005d4:	f003 faa6 	bl	8003b24 <HAL_GPIO_WritePin>
 80005d8:	e005      	b.n	80005e6 <writeOutputMode+0x52>
	else
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_SET);
 80005da:	2201      	movs	r2, #1
 80005dc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80005e0:	480c      	ldr	r0, [pc, #48]	; (8000614 <writeOutputMode+0x80>)
 80005e2:	f003 fa9f 	bl	8003b24 <HAL_GPIO_WritePin>

	if(outputMode[2] == OUTPUTMODE_OPEN )
 80005e6:	687b      	ldr	r3, [r7, #4]
 80005e8:	3302      	adds	r3, #2
 80005ea:	f993 3000 	ldrsb.w	r3, [r3]
 80005ee:	2b00      	cmp	r3, #0
 80005f0:	d106      	bne.n	8000600 <writeOutputMode+0x6c>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_RESET);
 80005f2:	2200      	movs	r2, #0
 80005f4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80005f8:	4806      	ldr	r0, [pc, #24]	; (8000614 <writeOutputMode+0x80>)
 80005fa:	f003 fa93 	bl	8003b24 <HAL_GPIO_WritePin>
	else
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_SET);
}
 80005fe:	e005      	b.n	800060c <writeOutputMode+0x78>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_SET);
 8000600:	2201      	movs	r2, #1
 8000602:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000606:	4803      	ldr	r0, [pc, #12]	; (8000614 <writeOutputMode+0x80>)
 8000608:	f003 fa8c 	bl	8003b24 <HAL_GPIO_WritePin>
}
 800060c:	bf00      	nop
 800060e:	3708      	adds	r7, #8
 8000610:	46bd      	mov	sp, r7
 8000612:	bd80      	pop	{r7, pc}
 8000614:	48000800 	.word	0x48000800

08000618 <writeDuty>:

void writeDuty(float* Duty){
 8000618:	b480      	push	{r7}
 800061a:	b083      	sub	sp, #12
 800061c:	af00      	add	r7, sp, #0
 800061e:	6078      	str	r0, [r7, #4]
	// TIM1 -> ARR Means Counter Period of TIM1
	TIM1 -> CCR1 = Duty[0] * (TIM1 -> ARR);
 8000620:	687b      	ldr	r3, [r7, #4]
 8000622:	ed93 7a00 	vldr	s14, [r3]
 8000626:	4b1c      	ldr	r3, [pc, #112]	; (8000698 <writeDuty+0x80>)
 8000628:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800062a:	ee07 3a90 	vmov	s15, r3
 800062e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000632:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000636:	4b18      	ldr	r3, [pc, #96]	; (8000698 <writeDuty+0x80>)
 8000638:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800063c:	ee17 2a90 	vmov	r2, s15
 8000640:	635a      	str	r2, [r3, #52]	; 0x34
	TIM1 -> CCR2 = Duty[1] * (TIM1 -> ARR);
 8000642:	687b      	ldr	r3, [r7, #4]
 8000644:	3304      	adds	r3, #4
 8000646:	ed93 7a00 	vldr	s14, [r3]
 800064a:	4b13      	ldr	r3, [pc, #76]	; (8000698 <writeDuty+0x80>)
 800064c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800064e:	ee07 3a90 	vmov	s15, r3
 8000652:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000656:	ee67 7a27 	vmul.f32	s15, s14, s15
 800065a:	4b0f      	ldr	r3, [pc, #60]	; (8000698 <writeDuty+0x80>)
 800065c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000660:	ee17 2a90 	vmov	r2, s15
 8000664:	639a      	str	r2, [r3, #56]	; 0x38
	TIM1 -> CCR3 = Duty[2] * (TIM1 -> ARR);
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	3308      	adds	r3, #8
 800066a:	ed93 7a00 	vldr	s14, [r3]
 800066e:	4b0a      	ldr	r3, [pc, #40]	; (8000698 <writeDuty+0x80>)
 8000670:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000672:	ee07 3a90 	vmov	s15, r3
 8000676:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800067a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800067e:	4b06      	ldr	r3, [pc, #24]	; (8000698 <writeDuty+0x80>)
 8000680:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000684:	ee17 2a90 	vmov	r2, s15
 8000688:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800068a:	bf00      	nop
 800068c:	370c      	adds	r7, #12
 800068e:	46bd      	mov	sp, r7
 8000690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000694:	4770      	bx	lr
 8000696:	bf00      	nop
 8000698:	40012c00 	.word	0x40012c00

0800069c <sixStepTasks>:
static void calcOutputMode(uint8_t voltageMode, int8_t* outputMode);
static void calcDuty(int8_t* outputMode, float DutyRef, float* Duty);


// input DutyRef minus1-1, output Duty 0-1
void sixStepTasks(float DutyRef, float leadAngle, float* Theta, float* Duty, float* outputMode){
 800069c:	b580      	push	{r7, lr}
 800069e:	b08c      	sub	sp, #48	; 0x30
 80006a0:	af00      	add	r7, sp, #0
 80006a2:	ed87 0a05 	vstr	s0, [r7, #20]
 80006a6:	edc7 0a04 	vstr	s1, [r7, #16]
 80006aa:	60f8      	str	r0, [r7, #12]
 80006ac:	60b9      	str	r1, [r7, #8]
 80006ae:	607a      	str	r2, [r7, #4]
	float Ki_PLL;
	float Ts_PLL;
	float timeInterval;

	// Read Hall Signals
	readHallSignal(gHall);
 80006b0:	4894      	ldr	r0, [pc, #592]	; (8000904 <sixStepTasks+0x268>)
 80006b2:	f7ff ff49 	bl	8000548 <readHallSignal>

	// Hold & Read Input Capture Count
	gInputCaptureCnt_pre = gInputCaptureCnt;
 80006b6:	4b94      	ldr	r3, [pc, #592]	; (8000908 <sixStepTasks+0x26c>)
 80006b8:	681b      	ldr	r3, [r3, #0]
 80006ba:	4a94      	ldr	r2, [pc, #592]	; (800090c <sixStepTasks+0x270>)
 80006bc:	6013      	str	r3, [r2, #0]
	gInputCaptureCnt = readInputCaptureCnt();
 80006be:	f7ff fe49 	bl	8000354 <readInputCaptureCnt>
 80006c2:	4603      	mov	r3, r0
 80006c4:	4a90      	ldr	r2, [pc, #576]	; (8000908 <sixStepTasks+0x26c>)
 80006c6:	6013      	str	r3, [r2, #0]

	// Calculate Electrical Freq From Input Capture Count
	if(gInputCaptureCnt != gInputCaptureCnt_pre){
 80006c8:	4b8f      	ldr	r3, [pc, #572]	; (8000908 <sixStepTasks+0x26c>)
 80006ca:	681a      	ldr	r2, [r3, #0]
 80006cc:	4b8f      	ldr	r3, [pc, #572]	; (800090c <sixStepTasks+0x270>)
 80006ce:	681b      	ldr	r3, [r3, #0]
 80006d0:	429a      	cmp	r2, r3
 80006d2:	d016      	beq.n	8000702 <sixStepTasks+0x66>
		timeInterval = readTimeInterval(gInputCaptureCnt, gInputCaptureCnt_pre);
 80006d4:	4b8c      	ldr	r3, [pc, #560]	; (8000908 <sixStepTasks+0x26c>)
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	4a8c      	ldr	r2, [pc, #560]	; (800090c <sixStepTasks+0x270>)
 80006da:	6812      	ldr	r2, [r2, #0]
 80006dc:	4611      	mov	r1, r2
 80006de:	4618      	mov	r0, r3
 80006e0:	f7ff fe46 	bl	8000370 <readTimeInterval>
 80006e4:	ed87 0a0b 	vstr	s0, [r7, #44]	; 0x2c
		gElectFreq = gfDivideAvoidZero(1.0f, timeInterval, SYSTEMCLOCKCYCLE);
 80006e8:	ed9f 1a89 	vldr	s2, [pc, #548]	; 8000910 <sixStepTasks+0x274>
 80006ec:	edd7 0a0b 	vldr	s1, [r7, #44]	; 0x2c
 80006f0:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80006f4:	f7ff fd97 	bl	8000226 <gfDivideAvoidZero>
 80006f8:	eef0 7a40 	vmov.f32	s15, s0
 80006fc:	4b85      	ldr	r3, [pc, #532]	; (8000914 <sixStepTasks+0x278>)
 80006fe:	edc3 7a00 	vstr	s15, [r3]
	}

	// Calculate PLL Gain based on Electrical Frequency
	wc_PLL = gElectFreq * 0.5f * TWOPI;
 8000702:	4b84      	ldr	r3, [pc, #528]	; (8000914 <sixStepTasks+0x278>)
 8000704:	edd3 7a00 	vldr	s15, [r3]
 8000708:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800070c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000710:	ed9f 7a81 	vldr	s14, [pc, #516]	; 8000918 <sixStepTasks+0x27c>
 8000714:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000718:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
	Ts_PLL = 1.0f / (gElectFreq * 6.0f);
 800071c:	4b7d      	ldr	r3, [pc, #500]	; (8000914 <sixStepTasks+0x278>)
 800071e:	edd3 7a00 	vldr	s15, [r3]
 8000722:	eeb1 7a08 	vmov.f32	s14, #24	; 0x40c00000  6.0
 8000726:	ee27 7a87 	vmul.f32	s14, s15, s14
 800072a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800072e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000732:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	Kp_PLL = wc_PLL;
 8000736:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000738:	623b      	str	r3, [r7, #32]
	Ki_PLL = 0.2f * wc_PLL * wc_PLL * Ts_PLL;
 800073a:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800073e:	ed9f 7a77 	vldr	s14, [pc, #476]	; 800091c <sixStepTasks+0x280>
 8000742:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000746:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800074a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800074e:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8000752:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000756:	edc7 7a07 	vstr	s15, [r7, #28]


	// Hold & Calculate Voltage Mode Based on Hall Signals
	sVoltageMode_pre = sVoltageMode;
 800075a:	4b71      	ldr	r3, [pc, #452]	; (8000920 <sixStepTasks+0x284>)
 800075c:	781a      	ldrb	r2, [r3, #0]
 800075e:	4b71      	ldr	r3, [pc, #452]	; (8000924 <sixStepTasks+0x288>)
 8000760:	701a      	strb	r2, [r3, #0]
	sVoltageMode = calcVoltageMode(gHall);
 8000762:	4868      	ldr	r0, [pc, #416]	; (8000904 <sixStepTasks+0x268>)
 8000764:	f000 f8f8 	bl	8000958 <calcVoltageMode>
 8000768:	4603      	mov	r3, r0
 800076a:	461a      	mov	r2, r3
 800076c:	4b6c      	ldr	r3, [pc, #432]	; (8000920 <sixStepTasks+0x284>)
 800076e:	701a      	strb	r2, [r3, #0]

	// Hold & Read Actual Electrical Angle Based on Voltage Mode (Consider with Rotational Direction)
	sElectAngleActual_pre = sElectAngleActual;
 8000770:	4b6d      	ldr	r3, [pc, #436]	; (8000928 <sixStepTasks+0x28c>)
 8000772:	681b      	ldr	r3, [r3, #0]
 8000774:	4a6d      	ldr	r2, [pc, #436]	; (800092c <sixStepTasks+0x290>)
 8000776:	6013      	str	r3, [r2, #0]
	calcRotDirFromVoltageMode(sVoltageMode_pre, sVoltageMode, &sRotDir);
 8000778:	4b6a      	ldr	r3, [pc, #424]	; (8000924 <sixStepTasks+0x288>)
 800077a:	781b      	ldrb	r3, [r3, #0]
 800077c:	4a68      	ldr	r2, [pc, #416]	; (8000920 <sixStepTasks+0x284>)
 800077e:	7811      	ldrb	r1, [r2, #0]
 8000780:	4a6b      	ldr	r2, [pc, #428]	; (8000930 <sixStepTasks+0x294>)
 8000782:	4618      	mov	r0, r3
 8000784:	f000 f92e 	bl	80009e4 <calcRotDirFromVoltageMode>
	sElectAngleActual = calcElectAngleFromVoltageMode(sVoltageMode, sRotDir);
 8000788:	4b65      	ldr	r3, [pc, #404]	; (8000920 <sixStepTasks+0x284>)
 800078a:	781b      	ldrb	r3, [r3, #0]
 800078c:	4a68      	ldr	r2, [pc, #416]	; (8000930 <sixStepTasks+0x294>)
 800078e:	f992 2000 	ldrsb.w	r2, [r2]
 8000792:	4611      	mov	r1, r2
 8000794:	4618      	mov	r0, r3
 8000796:	f000 f951 	bl	8000a3c <calcElectAngleFromVoltageMode>
 800079a:	eef0 7a40 	vmov.f32	s15, s0
 800079e:	4b62      	ldr	r3, [pc, #392]	; (8000928 <sixStepTasks+0x28c>)
 80007a0:	edc3 7a00 	vstr	s15, [r3]
	sElectAngleActual = gfWrapTheta(sElectAngleActual);
 80007a4:	4b60      	ldr	r3, [pc, #384]	; (8000928 <sixStepTasks+0x28c>)
 80007a6:	edd3 7a00 	vldr	s15, [r3]
 80007aa:	eeb0 0a67 	vmov.f32	s0, s15
 80007ae:	f7ff fd81 	bl	80002b4 <gfWrapTheta>
 80007b2:	eef0 7a40 	vmov.f32	s15, s0
 80007b6:	4b5c      	ldr	r3, [pc, #368]	; (8000928 <sixStepTasks+0x28c>)
 80007b8:	edc3 7a00 	vstr	s15, [r3]

	// Hold & Calculate Whether to Use Lead Angle Control Mode.
	sLeadAngleModeFlg_pre = sLeadAngleModeFlg;
 80007bc:	4b5d      	ldr	r3, [pc, #372]	; (8000934 <sixStepTasks+0x298>)
 80007be:	781a      	ldrb	r2, [r3, #0]
 80007c0:	4b5d      	ldr	r3, [pc, #372]	; (8000938 <sixStepTasks+0x29c>)
 80007c2:	701a      	strb	r2, [r3, #0]
	sLeadAngleModeFlg = 0;//calcLeadAngleModeFlg();
 80007c4:	4b5b      	ldr	r3, [pc, #364]	; (8000934 <sixStepTasks+0x298>)
 80007c6:	2200      	movs	r2, #0
 80007c8:	701a      	strb	r2, [r3, #0]

	if(sLeadAngleModeFlg == 1){
 80007ca:	4b5a      	ldr	r3, [pc, #360]	; (8000934 <sixStepTasks+0x298>)
 80007cc:	781b      	ldrb	r3, [r3, #0]
 80007ce:	2b01      	cmp	r3, #1
 80007d0:	f040 8082 	bne.w	80008d8 <sixStepTasks+0x23c>
		// Six Step Control using Electrical Angle Consider with Lead Angle
		// Reset EstOmega
		if ( sLeadAngleModeFlg_pre == 0 ){
 80007d4:	4b58      	ldr	r3, [pc, #352]	; (8000938 <sixStepTasks+0x29c>)
 80007d6:	781b      	ldrb	r3, [r3, #0]
 80007d8:	2b00      	cmp	r3, #0
 80007da:	d111      	bne.n	8000800 <sixStepTasks+0x164>
			sElectAngVeloEstimate = gElectFreq * TWOPI;
 80007dc:	4b4d      	ldr	r3, [pc, #308]	; (8000914 <sixStepTasks+0x278>)
 80007de:	edd3 7a00 	vldr	s15, [r3]
 80007e2:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 8000918 <sixStepTasks+0x27c>
 80007e6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80007ea:	4b54      	ldr	r3, [pc, #336]	; (800093c <sixStepTasks+0x2a0>)
 80007ec:	edc3 7a00 	vstr	s15, [r3]
			sIntegral_ElectAngleErr_Ki = sElectAngVeloEstimate;
 80007f0:	4b52      	ldr	r3, [pc, #328]	; (800093c <sixStepTasks+0x2a0>)
 80007f2:	681b      	ldr	r3, [r3, #0]
 80007f4:	4a52      	ldr	r2, [pc, #328]	; (8000940 <sixStepTasks+0x2a4>)
 80007f6:	6013      	str	r3, [r2, #0]
			sElectAngleEstimate = sElectAngleActual;
 80007f8:	4b4b      	ldr	r3, [pc, #300]	; (8000928 <sixStepTasks+0x28c>)
 80007fa:	681b      	ldr	r3, [r3, #0]
 80007fc:	4a51      	ldr	r2, [pc, #324]	; (8000944 <sixStepTasks+0x2a8>)
 80007fe:	6013      	str	r3, [r2, #0]
		}

		// Estimate Electrical Angle & Velocity using PLL
		sElectAngleEstimate += sElectAngVeloEstimate * CARRIERCYCLE;
 8000800:	4b4e      	ldr	r3, [pc, #312]	; (800093c <sixStepTasks+0x2a0>)
 8000802:	edd3 7a00 	vldr	s15, [r3]
 8000806:	eddf 6a50 	vldr	s13, [pc, #320]	; 8000948 <sixStepTasks+0x2ac>
 800080a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800080e:	4b4d      	ldr	r3, [pc, #308]	; (8000944 <sixStepTasks+0x2a8>)
 8000810:	edd3 7a00 	vldr	s15, [r3]
 8000814:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000818:	4b4a      	ldr	r3, [pc, #296]	; (8000944 <sixStepTasks+0x2a8>)
 800081a:	edc3 7a00 	vstr	s15, [r3]
		sElectAngleEstimate = gfWrapTheta(sElectAngleEstimate);
 800081e:	4b49      	ldr	r3, [pc, #292]	; (8000944 <sixStepTasks+0x2a8>)
 8000820:	edd3 7a00 	vldr	s15, [r3]
 8000824:	eeb0 0a67 	vmov.f32	s0, s15
 8000828:	f7ff fd44 	bl	80002b4 <gfWrapTheta>
 800082c:	eef0 7a40 	vmov.f32	s15, s0
 8000830:	4b44      	ldr	r3, [pc, #272]	; (8000944 <sixStepTasks+0x2a8>)
 8000832:	edc3 7a00 	vstr	s15, [r3]

		electAnglePrusLeadAngle = sElectAngleEstimate + leadAngle;
 8000836:	4b43      	ldr	r3, [pc, #268]	; (8000944 <sixStepTasks+0x2a8>)
 8000838:	edd3 7a00 	vldr	s15, [r3]
 800083c:	ed97 7a04 	vldr	s14, [r7, #16]
 8000840:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000844:	edc7 7a06 	vstr	s15, [r7, #24]
		electAnglePrusLeadAngle = gfWrapTheta(electAnglePrusLeadAngle);
 8000848:	ed97 0a06 	vldr	s0, [r7, #24]
 800084c:	f7ff fd32 	bl	80002b4 <gfWrapTheta>
 8000850:	ed87 0a06 	vstr	s0, [r7, #24]

		sVoltageModeModify = calcVoltageModeFromElectAngle(electAnglePrusLeadAngle);
 8000854:	ed97 0a06 	vldr	s0, [r7, #24]
 8000858:	f000 f94a 	bl	8000af0 <calcVoltageModeFromElectAngle>
 800085c:	4603      	mov	r3, r0
 800085e:	461a      	mov	r2, r3
 8000860:	4b3a      	ldr	r3, [pc, #232]	; (800094c <sixStepTasks+0x2b0>)
 8000862:	701a      	strb	r2, [r3, #0]

		if( sElectAngleActual != sElectAngleActual_pre){
 8000864:	4b30      	ldr	r3, [pc, #192]	; (8000928 <sixStepTasks+0x28c>)
 8000866:	ed93 7a00 	vldr	s14, [r3]
 800086a:	4b30      	ldr	r3, [pc, #192]	; (800092c <sixStepTasks+0x290>)
 800086c:	edd3 7a00 	vldr	s15, [r3]
 8000870:	eeb4 7a67 	vcmp.f32	s14, s15
 8000874:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000878:	d027      	beq.n	80008ca <sixStepTasks+0x22e>
			sElectAngleErr = sElectAngleActual - sElectAngleEstimate;
 800087a:	4b2b      	ldr	r3, [pc, #172]	; (8000928 <sixStepTasks+0x28c>)
 800087c:	ed93 7a00 	vldr	s14, [r3]
 8000880:	4b30      	ldr	r3, [pc, #192]	; (8000944 <sixStepTasks+0x2a8>)
 8000882:	edd3 7a00 	vldr	s15, [r3]
 8000886:	ee77 7a67 	vsub.f32	s15, s14, s15
 800088a:	4b31      	ldr	r3, [pc, #196]	; (8000950 <sixStepTasks+0x2b4>)
 800088c:	edc3 7a00 	vstr	s15, [r3]

			// wrap Electrical Angle Err
			sElectAngleErr = gfWrapTheta(sElectAngleErr);
 8000890:	4b2f      	ldr	r3, [pc, #188]	; (8000950 <sixStepTasks+0x2b4>)
 8000892:	edd3 7a00 	vldr	s15, [r3]
 8000896:	eeb0 0a67 	vmov.f32	s0, s15
 800089a:	f7ff fd0b 	bl	80002b4 <gfWrapTheta>
 800089e:	eef0 7a40 	vmov.f32	s15, s0
 80008a2:	4b2b      	ldr	r3, [pc, #172]	; (8000950 <sixStepTasks+0x2b4>)
 80008a4:	edc3 7a00 	vstr	s15, [r3]

			//PLL
			sElectAngVeloEstimate = cfPhaseLockedLoop(sElectAngleErr, Kp_PLL, Ki_PLL, &sIntegral_ElectAngleErr_Ki);
 80008a8:	4b29      	ldr	r3, [pc, #164]	; (8000950 <sixStepTasks+0x2b4>)
 80008aa:	edd3 7a00 	vldr	s15, [r3]
 80008ae:	4824      	ldr	r0, [pc, #144]	; (8000940 <sixStepTasks+0x2a4>)
 80008b0:	ed97 1a07 	vldr	s2, [r7, #28]
 80008b4:	edd7 0a08 	vldr	s1, [r7, #32]
 80008b8:	eeb0 0a67 	vmov.f32	s0, s15
 80008bc:	f7ff fc84 	bl	80001c8 <cfPhaseLockedLoop>
 80008c0:	eef0 7a40 	vmov.f32	s15, s0
 80008c4:	4b1d      	ldr	r3, [pc, #116]	; (800093c <sixStepTasks+0x2a0>)
 80008c6:	edc3 7a00 	vstr	s15, [r3]
		}

		calcOutputMode(sVoltageModeModify, sOutputMode);
 80008ca:	4b20      	ldr	r3, [pc, #128]	; (800094c <sixStepTasks+0x2b0>)
 80008cc:	781b      	ldrb	r3, [r3, #0]
 80008ce:	4921      	ldr	r1, [pc, #132]	; (8000954 <sixStepTasks+0x2b8>)
 80008d0:	4618      	mov	r0, r3
 80008d2:	f000 f9bd 	bl	8000c50 <calcOutputMode>
 80008d6:	e005      	b.n	80008e4 <sixStepTasks+0x248>

	}

	else{
		// Control without Electrical Angle ( Use Only Hall Signals )
		calcOutputMode(sVoltageMode, sOutputMode);
 80008d8:	4b11      	ldr	r3, [pc, #68]	; (8000920 <sixStepTasks+0x284>)
 80008da:	781b      	ldrb	r3, [r3, #0]
 80008dc:	491d      	ldr	r1, [pc, #116]	; (8000954 <sixStepTasks+0x2b8>)
 80008de:	4618      	mov	r0, r3
 80008e0:	f000 f9b6 	bl	8000c50 <calcOutputMode>
	}

	// Output Voltage
	calcDuty(sOutputMode, DutyRef, Duty);
 80008e4:	68b9      	ldr	r1, [r7, #8]
 80008e6:	ed97 0a05 	vldr	s0, [r7, #20]
 80008ea:	481a      	ldr	r0, [pc, #104]	; (8000954 <sixStepTasks+0x2b8>)
 80008ec:	f000 fa24 	bl	8000d38 <calcDuty>

	// Output Static Signals
	outputMode = sOutputMode;
 80008f0:	4b18      	ldr	r3, [pc, #96]	; (8000954 <sixStepTasks+0x2b8>)
 80008f2:	607b      	str	r3, [r7, #4]
	*Theta = sElectAngleEstimate;
 80008f4:	4b13      	ldr	r3, [pc, #76]	; (8000944 <sixStepTasks+0x2a8>)
 80008f6:	681a      	ldr	r2, [r3, #0]
 80008f8:	68fb      	ldr	r3, [r7, #12]
 80008fa:	601a      	str	r2, [r3, #0]


}
 80008fc:	bf00      	nop
 80008fe:	3730      	adds	r7, #48	; 0x30
 8000900:	46bd      	mov	sp, r7
 8000902:	bd80      	pop	{r7, pc}
 8000904:	20000090 	.word	0x20000090
 8000908:	20000094 	.word	0x20000094
 800090c:	20000098 	.word	0x20000098
 8000910:	326e9bfb 	.word	0x326e9bfb
 8000914:	2000009c 	.word	0x2000009c
 8000918:	40c90fdb 	.word	0x40c90fdb
 800091c:	3e4ccccd 	.word	0x3e4ccccd
 8000920:	200000d3 	.word	0x200000d3
 8000924:	200000d4 	.word	0x200000d4
 8000928:	200000dc 	.word	0x200000dc
 800092c:	200000e0 	.word	0x200000e0
 8000930:	200000d6 	.word	0x200000d6
 8000934:	200000d7 	.word	0x200000d7
 8000938:	200000d8 	.word	0x200000d8
 800093c:	200000ec 	.word	0x200000ec
 8000940:	200000e8 	.word	0x200000e8
 8000944:	200000e4 	.word	0x200000e4
 8000948:	468ca000 	.word	0x468ca000
 800094c:	200000d5 	.word	0x200000d5
 8000950:	200000f0 	.word	0x200000f0
 8000954:	200000d0 	.word	0x200000d0

08000958 <calcVoltageMode>:
else
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);

}*/

static uint8_t calcVoltageMode(uint8_t* Hall){
 8000958:	b480      	push	{r7}
 800095a:	b085      	sub	sp, #20
 800095c:	af00      	add	r7, sp, #0
 800095e:	6078      	str	r0, [r7, #4]
	uint8_t hallInput;
	uint8_t voltageMode = 0;
 8000960:	2300      	movs	r3, #0
 8000962:	73fb      	strb	r3, [r7, #15]

	// Convert hall input to digital signal
	hallInput = (Hall[2] << 2) + (Hall[1] << 1) + Hall[0];
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	3302      	adds	r3, #2
 8000968:	781b      	ldrb	r3, [r3, #0]
 800096a:	009b      	lsls	r3, r3, #2
 800096c:	b2da      	uxtb	r2, r3
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	3301      	adds	r3, #1
 8000972:	781b      	ldrb	r3, [r3, #0]
 8000974:	005b      	lsls	r3, r3, #1
 8000976:	b2db      	uxtb	r3, r3
 8000978:	4413      	add	r3, r2
 800097a:	b2da      	uxtb	r2, r3
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	781b      	ldrb	r3, [r3, #0]
 8000980:	4413      	add	r3, r2
 8000982:	73bb      	strb	r3, [r7, #14]

	// Decode digital signal to voltage mode
	switch(hallInput){
 8000984:	7bbb      	ldrb	r3, [r7, #14]
 8000986:	3b01      	subs	r3, #1
 8000988:	2b05      	cmp	r3, #5
 800098a:	d821      	bhi.n	80009d0 <calcVoltageMode+0x78>
 800098c:	a201      	add	r2, pc, #4	; (adr r2, 8000994 <calcVoltageMode+0x3c>)
 800098e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000992:	bf00      	nop
 8000994:	080009cb 	.word	0x080009cb
 8000998:	080009b3 	.word	0x080009b3
 800099c:	080009ad 	.word	0x080009ad
 80009a0:	080009bf 	.word	0x080009bf
 80009a4:	080009c5 	.word	0x080009c5
 80009a8:	080009b9 	.word	0x080009b9
	  case 3:
		voltageMode = 3;
 80009ac:	2303      	movs	r3, #3
 80009ae:	73fb      	strb	r3, [r7, #15]
		break;
 80009b0:	e011      	b.n	80009d6 <calcVoltageMode+0x7e>
	  case 2:
		voltageMode = 4;
 80009b2:	2304      	movs	r3, #4
 80009b4:	73fb      	strb	r3, [r7, #15]
		break;
 80009b6:	e00e      	b.n	80009d6 <calcVoltageMode+0x7e>
	  case 6:
		voltageMode = 5;
 80009b8:	2305      	movs	r3, #5
 80009ba:	73fb      	strb	r3, [r7, #15]
		break;
 80009bc:	e00b      	b.n	80009d6 <calcVoltageMode+0x7e>
	  case 4:
		voltageMode = 6;
 80009be:	2306      	movs	r3, #6
 80009c0:	73fb      	strb	r3, [r7, #15]
		break;
 80009c2:	e008      	b.n	80009d6 <calcVoltageMode+0x7e>
	  case 5:
		voltageMode = 1;
 80009c4:	2301      	movs	r3, #1
 80009c6:	73fb      	strb	r3, [r7, #15]
		break;
 80009c8:	e005      	b.n	80009d6 <calcVoltageMode+0x7e>
	  case 1:
		voltageMode = 2;
 80009ca:	2302      	movs	r3, #2
 80009cc:	73fb      	strb	r3, [r7, #15]
		break;
 80009ce:	e002      	b.n	80009d6 <calcVoltageMode+0x7e>
	  default :
		voltageMode = 0;
 80009d0:	2300      	movs	r3, #0
 80009d2:	73fb      	strb	r3, [r7, #15]
	  break;
 80009d4:	bf00      	nop
	}
	return voltageMode;
 80009d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80009d8:	4618      	mov	r0, r3
 80009da:	3714      	adds	r7, #20
 80009dc:	46bd      	mov	sp, r7
 80009de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e2:	4770      	bx	lr

080009e4 <calcRotDirFromVoltageMode>:
static void calcRotDirFromVoltageMode(uint8_t voltageMode_pre, uint8_t voltageMode, int8_t* rotDir){
 80009e4:	b480      	push	{r7}
 80009e6:	b085      	sub	sp, #20
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	4603      	mov	r3, r0
 80009ec:	603a      	str	r2, [r7, #0]
 80009ee:	71fb      	strb	r3, [r7, #7]
 80009f0:	460b      	mov	r3, r1
 80009f2:	71bb      	strb	r3, [r7, #6]
	int8_t voltageMode_Diff;

	voltageMode_Diff = (int8_t)voltageMode - (int8_t)voltageMode_pre;
 80009f4:	79ba      	ldrb	r2, [r7, #6]
 80009f6:	79fb      	ldrb	r3, [r7, #7]
 80009f8:	1ad3      	subs	r3, r2, r3
 80009fa:	b2db      	uxtb	r3, r3
 80009fc:	73fb      	strb	r3, [r7, #15]

	// Limit voltageMode_Diff minus1-prus1
	if(voltageMode_Diff > 1)
 80009fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a02:	2b01      	cmp	r3, #1
 8000a04:	dd04      	ble.n	8000a10 <calcRotDirFromVoltageMode+0x2c>
		voltageMode_Diff -= 6;
 8000a06:	7bfb      	ldrb	r3, [r7, #15]
 8000a08:	3b06      	subs	r3, #6
 8000a0a:	b2db      	uxtb	r3, r3
 8000a0c:	73fb      	strb	r3, [r7, #15]
 8000a0e:	e008      	b.n	8000a22 <calcRotDirFromVoltageMode+0x3e>
	else if(voltageMode_Diff < -1)
 8000a10:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000a18:	da03      	bge.n	8000a22 <calcRotDirFromVoltageMode+0x3e>
		voltageMode_Diff += 6;
 8000a1a:	7bfb      	ldrb	r3, [r7, #15]
 8000a1c:	3306      	adds	r3, #6
 8000a1e:	b2db      	uxtb	r3, r3
 8000a20:	73fb      	strb	r3, [r7, #15]

	// if voltageMode changed, Calculate Rotation direction
	if(voltageMode_Diff != 0)
 8000a22:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d002      	beq.n	8000a30 <calcRotDirFromVoltageMode+0x4c>
		*rotDir = voltageMode_Diff;
 8000a2a:	683b      	ldr	r3, [r7, #0]
 8000a2c:	7bfa      	ldrb	r2, [r7, #15]
 8000a2e:	701a      	strb	r2, [r3, #0]

}
 8000a30:	bf00      	nop
 8000a32:	3714      	adds	r7, #20
 8000a34:	46bd      	mov	sp, r7
 8000a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a3a:	4770      	bx	lr

08000a3c <calcElectAngleFromVoltageMode>:

static float calcElectAngleFromVoltageMode(uint8_t voltageMode, int8_t rotDir){
 8000a3c:	b480      	push	{r7}
 8000a3e:	b085      	sub	sp, #20
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	4603      	mov	r3, r0
 8000a44:	460a      	mov	r2, r1
 8000a46:	71fb      	strb	r3, [r7, #7]
 8000a48:	4613      	mov	r3, r2
 8000a4a:	71bb      	strb	r3, [r7, #6]
		// Calculate ElectAngle in consideration of rotation direction
		float electAngle;
		float electAngle_Center;

		// Calculate Center ElectAngle of the Area
		switch(voltageMode){
 8000a4c:	79fb      	ldrb	r3, [r7, #7]
 8000a4e:	3b01      	subs	r3, #1
 8000a50:	2b05      	cmp	r3, #5
 8000a52:	d822      	bhi.n	8000a9a <calcElectAngleFromVoltageMode+0x5e>
 8000a54:	a201      	add	r2, pc, #4	; (adr r2, 8000a5c <calcElectAngleFromVoltageMode+0x20>)
 8000a56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a5a:	bf00      	nop
 8000a5c:	08000a8f 	.word	0x08000a8f
 8000a60:	08000a95 	.word	0x08000a95
 8000a64:	08000a75 	.word	0x08000a75
 8000a68:	08000a7d 	.word	0x08000a7d
 8000a6c:	08000a83 	.word	0x08000a83
 8000a70:	08000a89 	.word	0x08000a89
		  case 3:
			  electAngle_Center = 0.0f;
 8000a74:	f04f 0300 	mov.w	r3, #0
 8000a78:	60fb      	str	r3, [r7, #12]
			break;
 8000a7a:	e012      	b.n	8000aa2 <calcElectAngleFromVoltageMode+0x66>
		  case 4:
			  electAngle_Center = PIDIV3;
 8000a7c:	4b16      	ldr	r3, [pc, #88]	; (8000ad8 <calcElectAngleFromVoltageMode+0x9c>)
 8000a7e:	60fb      	str	r3, [r7, #12]
			break;
 8000a80:	e00f      	b.n	8000aa2 <calcElectAngleFromVoltageMode+0x66>
		  case 5:
			  electAngle_Center = PIDIV3 * 2.0f;
 8000a82:	4b16      	ldr	r3, [pc, #88]	; (8000adc <calcElectAngleFromVoltageMode+0xa0>)
 8000a84:	60fb      	str	r3, [r7, #12]
			break;
 8000a86:	e00c      	b.n	8000aa2 <calcElectAngleFromVoltageMode+0x66>
		  case 6:
			  electAngle_Center = PI;
 8000a88:	4b15      	ldr	r3, [pc, #84]	; (8000ae0 <calcElectAngleFromVoltageMode+0xa4>)
 8000a8a:	60fb      	str	r3, [r7, #12]
			break;
 8000a8c:	e009      	b.n	8000aa2 <calcElectAngleFromVoltageMode+0x66>
		  case 1:
			  electAngle_Center = -PIDIV3 * 2.0f;
 8000a8e:	4b15      	ldr	r3, [pc, #84]	; (8000ae4 <calcElectAngleFromVoltageMode+0xa8>)
 8000a90:	60fb      	str	r3, [r7, #12]
			break;
 8000a92:	e006      	b.n	8000aa2 <calcElectAngleFromVoltageMode+0x66>
		  case 2:
			  electAngle_Center = -PIDIV3;
 8000a94:	4b14      	ldr	r3, [pc, #80]	; (8000ae8 <calcElectAngleFromVoltageMode+0xac>)
 8000a96:	60fb      	str	r3, [r7, #12]
			break;
 8000a98:	e003      	b.n	8000aa2 <calcElectAngleFromVoltageMode+0x66>
		  default :
			  electAngle_Center = 0.0f;
 8000a9a:	f04f 0300 	mov.w	r3, #0
 8000a9e:	60fb      	str	r3, [r7, #12]
		  break;
 8000aa0:	bf00      	nop
		}

		electAngle = electAngle_Center - PIDIV6 * (float)rotDir;
 8000aa2:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8000aa6:	ee07 3a90 	vmov	s15, r3
 8000aaa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000aae:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8000aec <calcElectAngleFromVoltageMode+0xb0>
 8000ab2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000ab6:	ed97 7a03 	vldr	s14, [r7, #12]
 8000aba:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000abe:	edc7 7a02 	vstr	s15, [r7, #8]

		return electAngle;
 8000ac2:	68bb      	ldr	r3, [r7, #8]
 8000ac4:	ee07 3a90 	vmov	s15, r3
}
 8000ac8:	eeb0 0a67 	vmov.f32	s0, s15
 8000acc:	3714      	adds	r7, #20
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop
 8000ad8:	3f860a92 	.word	0x3f860a92
 8000adc:	40060a92 	.word	0x40060a92
 8000ae0:	40490fdb 	.word	0x40490fdb
 8000ae4:	c0060a92 	.word	0xc0060a92
 8000ae8:	bf860a92 	.word	0xbf860a92
 8000aec:	3f060a92 	.word	0x3f060a92

08000af0 <calcVoltageModeFromElectAngle>:
		leadAngleModeFlg = 0;

	return leadAngleModeFlg;
}

static uint8_t calcVoltageModeFromElectAngle(float electAngle){
 8000af0:	b480      	push	{r7}
 8000af2:	b08b      	sub	sp, #44	; 0x2c
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	ed87 0a01 	vstr	s0, [r7, #4]
	uint8_t voltageMode = 0;
 8000afa:	2300      	movs	r3, #0
 8000afc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	//Angle Limit : minus PI - prus PI
	float voltageMode1_StartAngle = -PI + PIDIV6;
 8000b00:	4b4d      	ldr	r3, [pc, #308]	; (8000c38 <calcVoltageModeFromElectAngle+0x148>)
 8000b02:	623b      	str	r3, [r7, #32]
	float voltageMode2_StartAngle = -PIDIV3 * 2.0f + PIDIV6;
 8000b04:	4b4d      	ldr	r3, [pc, #308]	; (8000c3c <calcVoltageModeFromElectAngle+0x14c>)
 8000b06:	61fb      	str	r3, [r7, #28]
	float voltageMode3_StartAngle = -PIDIV3 + PIDIV6;
 8000b08:	4b4d      	ldr	r3, [pc, #308]	; (8000c40 <calcVoltageModeFromElectAngle+0x150>)
 8000b0a:	61bb      	str	r3, [r7, #24]
	float voltageMode4_StartAngle = PIDIV6;
 8000b0c:	4b4d      	ldr	r3, [pc, #308]	; (8000c44 <calcVoltageModeFromElectAngle+0x154>)
 8000b0e:	617b      	str	r3, [r7, #20]
	float voltageMode5_StartAngle = PIDIV3 + PIDIV6;
 8000b10:	4b4d      	ldr	r3, [pc, #308]	; (8000c48 <calcVoltageModeFromElectAngle+0x158>)
 8000b12:	613b      	str	r3, [r7, #16]
	float voltageMode6_StartAngle = PIDIV3 * 2.0f + PIDIV6;
 8000b14:	4b4d      	ldr	r3, [pc, #308]	; (8000c4c <calcVoltageModeFromElectAngle+0x15c>)
 8000b16:	60fb      	str	r3, [r7, #12]

	if(electAngle >= voltageMode6_StartAngle || electAngle < voltageMode1_StartAngle ){
 8000b18:	ed97 7a01 	vldr	s14, [r7, #4]
 8000b1c:	edd7 7a03 	vldr	s15, [r7, #12]
 8000b20:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000b24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b28:	da08      	bge.n	8000b3c <calcVoltageModeFromElectAngle+0x4c>
 8000b2a:	ed97 7a01 	vldr	s14, [r7, #4]
 8000b2e:	edd7 7a08 	vldr	s15, [r7, #32]
 8000b32:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000b36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b3a:	d503      	bpl.n	8000b44 <calcVoltageModeFromElectAngle+0x54>
		voltageMode = 6;
 8000b3c:	2306      	movs	r3, #6
 8000b3e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8000b42:	e070      	b.n	8000c26 <calcVoltageModeFromElectAngle+0x136>
	}
	else if(electAngle >= voltageMode1_StartAngle && electAngle < voltageMode2_StartAngle ){
 8000b44:	ed97 7a01 	vldr	s14, [r7, #4]
 8000b48:	edd7 7a08 	vldr	s15, [r7, #32]
 8000b4c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000b50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b54:	db0c      	blt.n	8000b70 <calcVoltageModeFromElectAngle+0x80>
 8000b56:	ed97 7a01 	vldr	s14, [r7, #4]
 8000b5a:	edd7 7a07 	vldr	s15, [r7, #28]
 8000b5e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000b62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b66:	d503      	bpl.n	8000b70 <calcVoltageModeFromElectAngle+0x80>
		voltageMode = 1;
 8000b68:	2301      	movs	r3, #1
 8000b6a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8000b6e:	e05a      	b.n	8000c26 <calcVoltageModeFromElectAngle+0x136>
	}
	else if(electAngle >= voltageMode2_StartAngle && electAngle < voltageMode3_StartAngle ){
 8000b70:	ed97 7a01 	vldr	s14, [r7, #4]
 8000b74:	edd7 7a07 	vldr	s15, [r7, #28]
 8000b78:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000b7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b80:	db0c      	blt.n	8000b9c <calcVoltageModeFromElectAngle+0xac>
 8000b82:	ed97 7a01 	vldr	s14, [r7, #4]
 8000b86:	edd7 7a06 	vldr	s15, [r7, #24]
 8000b8a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000b8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b92:	d503      	bpl.n	8000b9c <calcVoltageModeFromElectAngle+0xac>
		voltageMode = 2;
 8000b94:	2302      	movs	r3, #2
 8000b96:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8000b9a:	e044      	b.n	8000c26 <calcVoltageModeFromElectAngle+0x136>
	}
	else if(electAngle >= voltageMode3_StartAngle && electAngle < voltageMode4_StartAngle ){
 8000b9c:	ed97 7a01 	vldr	s14, [r7, #4]
 8000ba0:	edd7 7a06 	vldr	s15, [r7, #24]
 8000ba4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000ba8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000bac:	db0c      	blt.n	8000bc8 <calcVoltageModeFromElectAngle+0xd8>
 8000bae:	ed97 7a01 	vldr	s14, [r7, #4]
 8000bb2:	edd7 7a05 	vldr	s15, [r7, #20]
 8000bb6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000bba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000bbe:	d503      	bpl.n	8000bc8 <calcVoltageModeFromElectAngle+0xd8>
		voltageMode = 3;
 8000bc0:	2303      	movs	r3, #3
 8000bc2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8000bc6:	e02e      	b.n	8000c26 <calcVoltageModeFromElectAngle+0x136>
	}
	else if(electAngle >= voltageMode4_StartAngle && electAngle < voltageMode5_StartAngle ){
 8000bc8:	ed97 7a01 	vldr	s14, [r7, #4]
 8000bcc:	edd7 7a05 	vldr	s15, [r7, #20]
 8000bd0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000bd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000bd8:	db0c      	blt.n	8000bf4 <calcVoltageModeFromElectAngle+0x104>
 8000bda:	ed97 7a01 	vldr	s14, [r7, #4]
 8000bde:	edd7 7a04 	vldr	s15, [r7, #16]
 8000be2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000be6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000bea:	d503      	bpl.n	8000bf4 <calcVoltageModeFromElectAngle+0x104>
		voltageMode = 4;
 8000bec:	2304      	movs	r3, #4
 8000bee:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8000bf2:	e018      	b.n	8000c26 <calcVoltageModeFromElectAngle+0x136>
	}
	else if(electAngle >= voltageMode5_StartAngle && electAngle < voltageMode6_StartAngle ){
 8000bf4:	ed97 7a01 	vldr	s14, [r7, #4]
 8000bf8:	edd7 7a04 	vldr	s15, [r7, #16]
 8000bfc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000c00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c04:	db0c      	blt.n	8000c20 <calcVoltageModeFromElectAngle+0x130>
 8000c06:	ed97 7a01 	vldr	s14, [r7, #4]
 8000c0a:	edd7 7a03 	vldr	s15, [r7, #12]
 8000c0e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000c12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c16:	d503      	bpl.n	8000c20 <calcVoltageModeFromElectAngle+0x130>
		voltageMode = 5;
 8000c18:	2305      	movs	r3, #5
 8000c1a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8000c1e:	e002      	b.n	8000c26 <calcVoltageModeFromElectAngle+0x136>
	}
	else
		voltageMode = 0;
 8000c20:	2300      	movs	r3, #0
 8000c22:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	return voltageMode;
 8000c26:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	372c      	adds	r7, #44	; 0x2c
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c34:	4770      	bx	lr
 8000c36:	bf00      	nop
 8000c38:	c0278d36 	.word	0xc0278d36
 8000c3c:	bfc90fdb 	.word	0xbfc90fdb
 8000c40:	bf060a92 	.word	0xbf060a92
 8000c44:	3f060a92 	.word	0x3f060a92
 8000c48:	3fc90fdb 	.word	0x3fc90fdb
 8000c4c:	40278d36 	.word	0x40278d36

08000c50 <calcOutputMode>:

static void calcOutputMode(uint8_t voltageMode, int8_t* outputMode){
 8000c50:	b480      	push	{r7}
 8000c52:	b083      	sub	sp, #12
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	4603      	mov	r3, r0
 8000c58:	6039      	str	r1, [r7, #0]
 8000c5a:	71fb      	strb	r3, [r7, #7]
		// Decide output mode
		switch(voltageMode){
 8000c5c:	79fb      	ldrb	r3, [r7, #7]
 8000c5e:	3b01      	subs	r3, #1
 8000c60:	2b05      	cmp	r3, #5
 8000c62:	d857      	bhi.n	8000d14 <calcOutputMode+0xc4>
 8000c64:	a201      	add	r2, pc, #4	; (adr r2, 8000c6c <calcOutputMode+0x1c>)
 8000c66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c6a:	bf00      	nop
 8000c6c:	08000ce5 	.word	0x08000ce5
 8000c70:	08000cfd 	.word	0x08000cfd
 8000c74:	08000c85 	.word	0x08000c85
 8000c78:	08000c9d 	.word	0x08000c9d
 8000c7c:	08000cb5 	.word	0x08000cb5
 8000c80:	08000ccd 	.word	0x08000ccd
		  case 3:
			outputMode[0] = OUTPUTMODE_OPEN;
 8000c84:	683b      	ldr	r3, [r7, #0]
 8000c86:	2200      	movs	r2, #0
 8000c88:	701a      	strb	r2, [r3, #0]
			outputMode[1] = OUTPUTMODE_POSITIVE;
 8000c8a:	683b      	ldr	r3, [r7, #0]
 8000c8c:	3301      	adds	r3, #1
 8000c8e:	2201      	movs	r2, #1
 8000c90:	701a      	strb	r2, [r3, #0]
			outputMode[2] = OUTPUTMODE_NEGATIVE;
 8000c92:	683b      	ldr	r3, [r7, #0]
 8000c94:	3302      	adds	r3, #2
 8000c96:	22ff      	movs	r2, #255	; 0xff
 8000c98:	701a      	strb	r2, [r3, #0]
			break;
 8000c9a:	e047      	b.n	8000d2c <calcOutputMode+0xdc>
		  case 4:
			outputMode[0] = OUTPUTMODE_NEGATIVE;
 8000c9c:	683b      	ldr	r3, [r7, #0]
 8000c9e:	22ff      	movs	r2, #255	; 0xff
 8000ca0:	701a      	strb	r2, [r3, #0]
			outputMode[1] = OUTPUTMODE_POSITIVE;
 8000ca2:	683b      	ldr	r3, [r7, #0]
 8000ca4:	3301      	adds	r3, #1
 8000ca6:	2201      	movs	r2, #1
 8000ca8:	701a      	strb	r2, [r3, #0]
			outputMode[2] = OUTPUTMODE_OPEN;
 8000caa:	683b      	ldr	r3, [r7, #0]
 8000cac:	3302      	adds	r3, #2
 8000cae:	2200      	movs	r2, #0
 8000cb0:	701a      	strb	r2, [r3, #0]
			break;
 8000cb2:	e03b      	b.n	8000d2c <calcOutputMode+0xdc>
		  case 5:
			outputMode[0] = OUTPUTMODE_NEGATIVE;
 8000cb4:	683b      	ldr	r3, [r7, #0]
 8000cb6:	22ff      	movs	r2, #255	; 0xff
 8000cb8:	701a      	strb	r2, [r3, #0]
			outputMode[1] = OUTPUTMODE_OPEN;
 8000cba:	683b      	ldr	r3, [r7, #0]
 8000cbc:	3301      	adds	r3, #1
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	701a      	strb	r2, [r3, #0]
			outputMode[2] = OUTPUTMODE_POSITIVE;
 8000cc2:	683b      	ldr	r3, [r7, #0]
 8000cc4:	3302      	adds	r3, #2
 8000cc6:	2201      	movs	r2, #1
 8000cc8:	701a      	strb	r2, [r3, #0]
			break;
 8000cca:	e02f      	b.n	8000d2c <calcOutputMode+0xdc>
		  case 6:
			outputMode[0] = OUTPUTMODE_OPEN;
 8000ccc:	683b      	ldr	r3, [r7, #0]
 8000cce:	2200      	movs	r2, #0
 8000cd0:	701a      	strb	r2, [r3, #0]
			outputMode[1] = OUTPUTMODE_NEGATIVE;
 8000cd2:	683b      	ldr	r3, [r7, #0]
 8000cd4:	3301      	adds	r3, #1
 8000cd6:	22ff      	movs	r2, #255	; 0xff
 8000cd8:	701a      	strb	r2, [r3, #0]
			outputMode[2] = OUTPUTMODE_POSITIVE;
 8000cda:	683b      	ldr	r3, [r7, #0]
 8000cdc:	3302      	adds	r3, #2
 8000cde:	2201      	movs	r2, #1
 8000ce0:	701a      	strb	r2, [r3, #0]
			break;
 8000ce2:	e023      	b.n	8000d2c <calcOutputMode+0xdc>
		  case 1:
			outputMode[0] = OUTPUTMODE_POSITIVE;
 8000ce4:	683b      	ldr	r3, [r7, #0]
 8000ce6:	2201      	movs	r2, #1
 8000ce8:	701a      	strb	r2, [r3, #0]
			outputMode[1] = OUTPUTMODE_NEGATIVE;
 8000cea:	683b      	ldr	r3, [r7, #0]
 8000cec:	3301      	adds	r3, #1
 8000cee:	22ff      	movs	r2, #255	; 0xff
 8000cf0:	701a      	strb	r2, [r3, #0]
			outputMode[2] = OUTPUTMODE_OPEN;
 8000cf2:	683b      	ldr	r3, [r7, #0]
 8000cf4:	3302      	adds	r3, #2
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	701a      	strb	r2, [r3, #0]
			break;
 8000cfa:	e017      	b.n	8000d2c <calcOutputMode+0xdc>
		  case 2:
			outputMode[0] = OUTPUTMODE_POSITIVE;
 8000cfc:	683b      	ldr	r3, [r7, #0]
 8000cfe:	2201      	movs	r2, #1
 8000d00:	701a      	strb	r2, [r3, #0]
			outputMode[1] = OUTPUTMODE_OPEN;
 8000d02:	683b      	ldr	r3, [r7, #0]
 8000d04:	3301      	adds	r3, #1
 8000d06:	2200      	movs	r2, #0
 8000d08:	701a      	strb	r2, [r3, #0]
			outputMode[2] = OUTPUTMODE_NEGATIVE;
 8000d0a:	683b      	ldr	r3, [r7, #0]
 8000d0c:	3302      	adds	r3, #2
 8000d0e:	22ff      	movs	r2, #255	; 0xff
 8000d10:	701a      	strb	r2, [r3, #0]
			break;
 8000d12:	e00b      	b.n	8000d2c <calcOutputMode+0xdc>
		  default :
			outputMode[0] = OUTPUTMODE_OPEN;
 8000d14:	683b      	ldr	r3, [r7, #0]
 8000d16:	2200      	movs	r2, #0
 8000d18:	701a      	strb	r2, [r3, #0]
			outputMode[1] = OUTPUTMODE_OPEN;
 8000d1a:	683b      	ldr	r3, [r7, #0]
 8000d1c:	3301      	adds	r3, #1
 8000d1e:	2200      	movs	r2, #0
 8000d20:	701a      	strb	r2, [r3, #0]
			outputMode[2] = OUTPUTMODE_OPEN;
 8000d22:	683b      	ldr	r3, [r7, #0]
 8000d24:	3302      	adds	r3, #2
 8000d26:	2200      	movs	r2, #0
 8000d28:	701a      	strb	r2, [r3, #0]
		  break;
 8000d2a:	bf00      	nop
		}
}
 8000d2c:	bf00      	nop
 8000d2e:	370c      	adds	r7, #12
 8000d30:	46bd      	mov	sp, r7
 8000d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d36:	4770      	bx	lr

08000d38 <calcDuty>:

static void calcDuty(int8_t* outputMode, float DutyRef, float* Duty){
 8000d38:	b480      	push	{r7}
 8000d3a:	b087      	sub	sp, #28
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	60f8      	str	r0, [r7, #12]
 8000d40:	ed87 0a02 	vstr	s0, [r7, #8]
 8000d44:	6079      	str	r1, [r7, #4]

	// if DutyRef < 0, swap OUTPUTMODE_POSITIVE and OUTPUTMODE_NEGATIVE
	int8_t outputModeMulSwapGain[3];
	int8_t swapGain;

	if (DutyRef > 0)
 8000d46:	edd7 7a02 	vldr	s15, [r7, #8]
 8000d4a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000d4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d52:	dd02      	ble.n	8000d5a <calcDuty+0x22>
		swapGain = 1;
 8000d54:	2301      	movs	r3, #1
 8000d56:	75fb      	strb	r3, [r7, #23]
 8000d58:	e001      	b.n	8000d5e <calcDuty+0x26>
	else
		swapGain = -1;
 8000d5a:	23ff      	movs	r3, #255	; 0xff
 8000d5c:	75fb      	strb	r3, [r7, #23]


	outputModeMulSwapGain[0]  = outputMode[0] * swapGain;
 8000d5e:	68fb      	ldr	r3, [r7, #12]
 8000d60:	f993 3000 	ldrsb.w	r3, [r3]
 8000d64:	b2da      	uxtb	r2, r3
 8000d66:	7dfb      	ldrb	r3, [r7, #23]
 8000d68:	fb12 f303 	smulbb	r3, r2, r3
 8000d6c:	b2db      	uxtb	r3, r3
 8000d6e:	b25b      	sxtb	r3, r3
 8000d70:	753b      	strb	r3, [r7, #20]
	outputModeMulSwapGain[1]  = outputMode[1] * swapGain;
 8000d72:	68fb      	ldr	r3, [r7, #12]
 8000d74:	3301      	adds	r3, #1
 8000d76:	f993 3000 	ldrsb.w	r3, [r3]
 8000d7a:	b2da      	uxtb	r2, r3
 8000d7c:	7dfb      	ldrb	r3, [r7, #23]
 8000d7e:	fb12 f303 	smulbb	r3, r2, r3
 8000d82:	b2db      	uxtb	r3, r3
 8000d84:	b25b      	sxtb	r3, r3
 8000d86:	757b      	strb	r3, [r7, #21]
	outputModeMulSwapGain[2]  = outputMode[2] * swapGain;
 8000d88:	68fb      	ldr	r3, [r7, #12]
 8000d8a:	3302      	adds	r3, #2
 8000d8c:	f993 3000 	ldrsb.w	r3, [r3]
 8000d90:	b2da      	uxtb	r2, r3
 8000d92:	7dfb      	ldrb	r3, [r7, #23]
 8000d94:	fb12 f303 	smulbb	r3, r2, r3
 8000d98:	b2db      	uxtb	r3, r3
 8000d9a:	b25b      	sxtb	r3, r3
 8000d9c:	75bb      	strb	r3, [r7, #22]

	if( outputModeMulSwapGain[0] < 0) outputModeMulSwapGain[0] = 0;
 8000d9e:	f997 3014 	ldrsb.w	r3, [r7, #20]
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	da01      	bge.n	8000daa <calcDuty+0x72>
 8000da6:	2300      	movs	r3, #0
 8000da8:	753b      	strb	r3, [r7, #20]
	if( outputModeMulSwapGain[1] < 0) outputModeMulSwapGain[1] = 0;
 8000daa:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	da01      	bge.n	8000db6 <calcDuty+0x7e>
 8000db2:	2300      	movs	r3, #0
 8000db4:	757b      	strb	r3, [r7, #21]
	if( outputModeMulSwapGain[2] < 0) outputModeMulSwapGain[2] = 0;
 8000db6:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	da01      	bge.n	8000dc2 <calcDuty+0x8a>
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	75bb      	strb	r3, [r7, #22]


	Duty[0] = (float)(outputModeMulSwapGain[0] * DutyRef * swapGain);
 8000dc2:	f997 3014 	ldrsb.w	r3, [r7, #20]
 8000dc6:	ee07 3a90 	vmov	s15, r3
 8000dca:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000dce:	edd7 7a02 	vldr	s15, [r7, #8]
 8000dd2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000dd6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000dda:	ee07 3a90 	vmov	s15, r3
 8000dde:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000de2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	edc3 7a00 	vstr	s15, [r3]
	Duty[1] = (float)(outputModeMulSwapGain[1] * DutyRef * swapGain);
 8000dec:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8000df0:	ee07 3a90 	vmov	s15, r3
 8000df4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000df8:	edd7 7a02 	vldr	s15, [r7, #8]
 8000dfc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000e00:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000e04:	ee07 3a90 	vmov	s15, r3
 8000e08:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	3304      	adds	r3, #4
 8000e10:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e14:	edc3 7a00 	vstr	s15, [r3]
	Duty[2] = (float)(outputModeMulSwapGain[2] * DutyRef * swapGain);
 8000e18:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8000e1c:	ee07 3a90 	vmov	s15, r3
 8000e20:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000e24:	edd7 7a02 	vldr	s15, [r7, #8]
 8000e28:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000e2c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000e30:	ee07 3a90 	vmov	s15, r3
 8000e34:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	3308      	adds	r3, #8
 8000e3c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e40:	edc3 7a00 	vstr	s15, [r3]

}
 8000e44:	bf00      	nop
 8000e46:	371c      	adds	r7, #28
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4e:	4770      	bx	lr

08000e50 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e54:	f000 fe38 	bl	8001ac8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e58:	f000 f862 	bl	8000f20 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e5c:	f000 fada 	bl	8001414 <MX_GPIO_Init>
  MX_DMA_Init();
 8000e60:	f000 faba 	bl	80013d8 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000e64:	f000 fa88 	bl	8001378 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8000e68:	f000 f8b4 	bl	8000fd4 <MX_ADC1_Init>
  MX_TIM1_Init();
 8000e6c:	f000 f964 	bl	8001138 <MX_TIM1_Init>
  MX_TIM2_Init();
 8000e70:	f000 fa18 	bl	80012a4 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim1);
 8000e74:	4824      	ldr	r0, [pc, #144]	; (8000f08 <main+0xb8>)
 8000e76:	f004 fa8d 	bl	8005394 <HAL_TIM_Base_Start_IT>
  HAL_ADCEx_InjectedStart_IT(&hadc1);
 8000e7a:	4824      	ldr	r0, [pc, #144]	; (8000f0c <main+0xbc>)
 8000e7c:	f001 fa76 	bl	800236c <HAL_ADCEx_InjectedStart_IT>
  HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 8000e80:	2201      	movs	r2, #1
 8000e82:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e86:	4822      	ldr	r0, [pc, #136]	; (8000f10 <main+0xc0>)
 8000e88:	f002 fe4c 	bl	8003b24 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_SET);
 8000e8c:	2201      	movs	r2, #1
 8000e8e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000e92:	481f      	ldr	r0, [pc, #124]	; (8000f10 <main+0xc0>)
 8000e94:	f002 fe46 	bl	8003b24 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_SET);
 8000e98:	2201      	movs	r2, #1
 8000e9a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e9e:	481c      	ldr	r0, [pc, #112]	; (8000f10 <main+0xc0>)
 8000ea0:	f002 fe40 	bl	8003b24 <HAL_GPIO_WritePin>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8000ea4:	2100      	movs	r1, #0
 8000ea6:	4818      	ldr	r0, [pc, #96]	; (8000f08 <main+0xb8>)
 8000ea8:	f004 fb20 	bl	80054ec <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 8000eac:	2100      	movs	r1, #0
 8000eae:	4816      	ldr	r0, [pc, #88]	; (8000f08 <main+0xb8>)
 8000eb0:	f005 fb7e 	bl	80065b0 <HAL_TIMEx_PWMN_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8000eb4:	2104      	movs	r1, #4
 8000eb6:	4814      	ldr	r0, [pc, #80]	; (8000f08 <main+0xb8>)
 8000eb8:	f004 fb18 	bl	80054ec <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 8000ebc:	2104      	movs	r1, #4
 8000ebe:	4812      	ldr	r0, [pc, #72]	; (8000f08 <main+0xb8>)
 8000ec0:	f005 fb76 	bl	80065b0 <HAL_TIMEx_PWMN_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8000ec4:	2108      	movs	r1, #8
 8000ec6:	4810      	ldr	r0, [pc, #64]	; (8000f08 <main+0xb8>)
 8000ec8:	f004 fb10 	bl	80054ec <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);
 8000ecc:	2108      	movs	r1, #8
 8000ece:	480e      	ldr	r0, [pc, #56]	; (8000f08 <main+0xb8>)
 8000ed0:	f005 fb6e 	bl	80065b0 <HAL_TIMEx_PWMN_Start>

  TIM1 -> CCR4 = (TIM1 -> ARR) - 10;//for Carrier Top Interrupt
 8000ed4:	4b0f      	ldr	r3, [pc, #60]	; (8000f14 <main+0xc4>)
 8000ed6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ed8:	4a0e      	ldr	r2, [pc, #56]	; (8000f14 <main+0xc4>)
 8000eda:	3b0a      	subs	r3, #10
 8000edc:	6413      	str	r3, [r2, #64]	; 0x40

  // Start TIM2 Input Capture
  HAL_TIM_Base_Start_IT(&htim2);
 8000ede:	480e      	ldr	r0, [pc, #56]	; (8000f18 <main+0xc8>)
 8000ee0:	f004 fa58 	bl	8005394 <HAL_TIM_Base_Start_IT>
  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
 8000ee4:	2100      	movs	r1, #0
 8000ee6:	480c      	ldr	r0, [pc, #48]	; (8000f18 <main+0xc8>)
 8000ee8:	f004 fc3e 	bl	8005768 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_2);
 8000eec:	2104      	movs	r1, #4
 8000eee:	480a      	ldr	r0, [pc, #40]	; (8000f18 <main+0xc8>)
 8000ef0:	f004 fc3a 	bl	8005768 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_3);
 8000ef4:	2108      	movs	r1, #8
 8000ef6:	4808      	ldr	r0, [pc, #32]	; (8000f18 <main+0xc8>)
 8000ef8:	f004 fc36 	bl	8005768 <HAL_TIM_IC_Start_IT>

  // Start DMA (This function needs to be called after Starting TIM1 & TIM2)
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)gAdcValue, 2);
 8000efc:	2202      	movs	r2, #2
 8000efe:	4907      	ldr	r1, [pc, #28]	; (8000f1c <main+0xcc>)
 8000f00:	4802      	ldr	r0, [pc, #8]	; (8000f0c <main+0xbc>)
 8000f02:	f000 fff5 	bl	8001ef0 <HAL_ADC_Start_DMA>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000f06:	e7fe      	b.n	8000f06 <main+0xb6>
 8000f08:	20000188 	.word	0x20000188
 8000f0c:	200000f4 	.word	0x200000f4
 8000f10:	48000800 	.word	0x48000800
 8000f14:	40012c00 	.word	0x40012c00
 8000f18:	200001d4 	.word	0x200001d4
 8000f1c:	2000008c 	.word	0x2000008c

08000f20 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b09c      	sub	sp, #112	; 0x70
 8000f24:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f26:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000f2a:	2228      	movs	r2, #40	; 0x28
 8000f2c:	2100      	movs	r1, #0
 8000f2e:	4618      	mov	r0, r3
 8000f30:	f006 f8a4 	bl	800707c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f34:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000f38:	2200      	movs	r2, #0
 8000f3a:	601a      	str	r2, [r3, #0]
 8000f3c:	605a      	str	r2, [r3, #4]
 8000f3e:	609a      	str	r2, [r3, #8]
 8000f40:	60da      	str	r2, [r3, #12]
 8000f42:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000f44:	463b      	mov	r3, r7
 8000f46:	2234      	movs	r2, #52	; 0x34
 8000f48:	2100      	movs	r1, #0
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	f006 f896 	bl	800707c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f50:	2302      	movs	r3, #2
 8000f52:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f54:	2301      	movs	r3, #1
 8000f56:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f58:	2310      	movs	r3, #16
 8000f5a:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f5c:	2302      	movs	r3, #2
 8000f5e:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000f60:	2300      	movs	r3, #0
 8000f62:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8000f64:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8000f68:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f6a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000f6e:	4618      	mov	r0, r3
 8000f70:	f002 fe0a 	bl	8003b88 <HAL_RCC_OscConfig>
 8000f74:	4603      	mov	r3, r0
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d001      	beq.n	8000f7e <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8000f7a:	f000 fac9 	bl	8001510 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f7e:	230f      	movs	r3, #15
 8000f80:	637b      	str	r3, [r7, #52]	; 0x34
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f82:	2302      	movs	r3, #2
 8000f84:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f86:	2300      	movs	r3, #0
 8000f88:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000f8a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000f8e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f90:	2300      	movs	r3, #0
 8000f92:	647b      	str	r3, [r7, #68]	; 0x44

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000f94:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000f98:	2102      	movs	r1, #2
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	f003 fe32 	bl	8004c04 <HAL_RCC_ClockConfig>
 8000fa0:	4603      	mov	r3, r0
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d001      	beq.n	8000faa <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8000fa6:	f000 fab3 	bl	8001510 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM1|RCC_PERIPHCLK_ADC1;
 8000faa:	f44f 5384 	mov.w	r3, #4224	; 0x1080
 8000fae:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	623b      	str	r3, [r7, #32]
  PeriphClkInit.Adc1ClockSelection = RCC_ADC1PLLCLK_DIV1;
 8000fb4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000fb8:	61bb      	str	r3, [r7, #24]

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000fba:	463b      	mov	r3, r7
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	f004 f857 	bl	8005070 <HAL_RCCEx_PeriphCLKConfig>
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d001      	beq.n	8000fcc <SystemClock_Config+0xac>
  {
    Error_Handler();
 8000fc8:	f000 faa2 	bl	8001510 <Error_Handler>
  }
}
 8000fcc:	bf00      	nop
 8000fce:	3770      	adds	r7, #112	; 0x70
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	bd80      	pop	{r7, pc}

08000fd4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b090      	sub	sp, #64	; 0x40
 8000fd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000fda:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000fde:	2200      	movs	r2, #0
 8000fe0:	601a      	str	r2, [r3, #0]
 8000fe2:	605a      	str	r2, [r3, #4]
 8000fe4:	609a      	str	r2, [r3, #8]
 8000fe6:	60da      	str	r2, [r3, #12]
 8000fe8:	611a      	str	r2, [r3, #16]
 8000fea:	615a      	str	r2, [r3, #20]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000fec:	463b      	mov	r3, r7
 8000fee:	2228      	movs	r2, #40	; 0x28
 8000ff0:	2100      	movs	r1, #0
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	f006 f842 	bl	800707c <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000ff8:	4b4e      	ldr	r3, [pc, #312]	; (8001134 <MX_ADC1_Init+0x160>)
 8000ffa:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000ffe:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001000:	4b4c      	ldr	r3, [pc, #304]	; (8001134 <MX_ADC1_Init+0x160>)
 8001002:	2200      	movs	r2, #0
 8001004:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001006:	4b4b      	ldr	r3, [pc, #300]	; (8001134 <MX_ADC1_Init+0x160>)
 8001008:	2200      	movs	r2, #0
 800100a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800100c:	4b49      	ldr	r3, [pc, #292]	; (8001134 <MX_ADC1_Init+0x160>)
 800100e:	2201      	movs	r2, #1
 8001010:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001012:	4b48      	ldr	r3, [pc, #288]	; (8001134 <MX_ADC1_Init+0x160>)
 8001014:	2201      	movs	r2, #1
 8001016:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001018:	4b46      	ldr	r3, [pc, #280]	; (8001134 <MX_ADC1_Init+0x160>)
 800101a:	2200      	movs	r2, #0
 800101c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001020:	4b44      	ldr	r3, [pc, #272]	; (8001134 <MX_ADC1_Init+0x160>)
 8001022:	2200      	movs	r2, #0
 8001024:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001026:	4b43      	ldr	r3, [pc, #268]	; (8001134 <MX_ADC1_Init+0x160>)
 8001028:	2201      	movs	r2, #1
 800102a:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800102c:	4b41      	ldr	r3, [pc, #260]	; (8001134 <MX_ADC1_Init+0x160>)
 800102e:	2200      	movs	r2, #0
 8001030:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8001032:	4b40      	ldr	r3, [pc, #256]	; (8001134 <MX_ADC1_Init+0x160>)
 8001034:	2202      	movs	r2, #2
 8001036:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001038:	4b3e      	ldr	r3, [pc, #248]	; (8001134 <MX_ADC1_Init+0x160>)
 800103a:	2201      	movs	r2, #1
 800103c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001040:	4b3c      	ldr	r3, [pc, #240]	; (8001134 <MX_ADC1_Init+0x160>)
 8001042:	2204      	movs	r2, #4
 8001044:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001046:	4b3b      	ldr	r3, [pc, #236]	; (8001134 <MX_ADC1_Init+0x160>)
 8001048:	2200      	movs	r2, #0
 800104a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800104c:	4b39      	ldr	r3, [pc, #228]	; (8001134 <MX_ADC1_Init+0x160>)
 800104e:	2200      	movs	r2, #0
 8001050:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001052:	4838      	ldr	r0, [pc, #224]	; (8001134 <MX_ADC1_Init+0x160>)
 8001054:	f000 fdc6 	bl	8001be4 <HAL_ADC_Init>
 8001058:	4603      	mov	r3, r0
 800105a:	2b00      	cmp	r3, #0
 800105c:	d001      	beq.n	8001062 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 800105e:	f000 fa57 	bl	8001510 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001062:	2302      	movs	r3, #2
 8001064:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001066:	2301      	movs	r3, #1
 8001068:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800106a:	2300      	movs	r3, #0
 800106c:	637b      	str	r3, [r7, #52]	; 0x34
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800106e:	2300      	movs	r3, #0
 8001070:	633b      	str	r3, [r7, #48]	; 0x30
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001072:	2300      	movs	r3, #0
 8001074:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfig.Offset = 0;
 8001076:	2300      	movs	r3, #0
 8001078:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800107a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800107e:	4619      	mov	r1, r3
 8001080:	482c      	ldr	r0, [pc, #176]	; (8001134 <MX_ADC1_Init+0x160>)
 8001082:	f001 fa25 	bl	80024d0 <HAL_ADC_ConfigChannel>
 8001086:	4603      	mov	r3, r0
 8001088:	2b00      	cmp	r3, #0
 800108a:	d001      	beq.n	8001090 <MX_ADC1_Init+0xbc>
  {
    Error_Handler();
 800108c:	f000 fa40 	bl	8001510 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8001090:	2308      	movs	r3, #8
 8001092:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001094:	2302      	movs	r3, #2
 8001096:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001098:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800109c:	4619      	mov	r1, r3
 800109e:	4825      	ldr	r0, [pc, #148]	; (8001134 <MX_ADC1_Init+0x160>)
 80010a0:	f001 fa16 	bl	80024d0 <HAL_ADC_ConfigChannel>
 80010a4:	4603      	mov	r3, r0
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d001      	beq.n	80010ae <MX_ADC1_Init+0xda>
  {
    Error_Handler();
 80010aa:	f000 fa31 	bl	8001510 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_1;
 80010ae:	2301      	movs	r3, #1
 80010b0:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 80010b2:	2301      	movs	r3, #1
 80010b4:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 80010b6:	2300      	movs	r3, #0
 80010b8:	60fb      	str	r3, [r7, #12]
  sConfigInjected.InjectedNbrOfConversion = 3;
 80010ba:	2303      	movs	r3, #3
 80010bc:	61bb      	str	r3, [r7, #24]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80010be:	2300      	movs	r3, #0
 80010c0:	60bb      	str	r3, [r7, #8]
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 80010c2:	2340      	movs	r3, #64	; 0x40
 80010c4:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJECCONV_T1_TRGO;
 80010c6:	2300      	movs	r3, #0
 80010c8:	623b      	str	r3, [r7, #32]
  sConfigInjected.AutoInjectedConv = DISABLE;
 80010ca:	2300      	movs	r3, #0
 80010cc:	777b      	strb	r3, [r7, #29]
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 80010ce:	2300      	movs	r3, #0
 80010d0:	773b      	strb	r3, [r7, #28]
  sConfigInjected.QueueInjectedContext = DISABLE;
 80010d2:	2300      	movs	r3, #0
 80010d4:	77bb      	strb	r3, [r7, #30]
  sConfigInjected.InjectedOffset = 0;
 80010d6:	2300      	movs	r3, #0
 80010d8:	617b      	str	r3, [r7, #20]
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 80010da:	2300      	movs	r3, #0
 80010dc:	613b      	str	r3, [r7, #16]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 80010de:	463b      	mov	r3, r7
 80010e0:	4619      	mov	r1, r3
 80010e2:	4814      	ldr	r0, [pc, #80]	; (8001134 <MX_ADC1_Init+0x160>)
 80010e4:	f001 fcaa 	bl	8002a3c <HAL_ADCEx_InjectedConfigChannel>
 80010e8:	4603      	mov	r3, r0
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d001      	beq.n	80010f2 <MX_ADC1_Init+0x11e>
  {
    Error_Handler();
 80010ee:	f000 fa0f 	bl	8001510 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_6;
 80010f2:	2306      	movs	r3, #6
 80010f4:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 80010f6:	2302      	movs	r3, #2
 80010f8:	607b      	str	r3, [r7, #4]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 80010fa:	463b      	mov	r3, r7
 80010fc:	4619      	mov	r1, r3
 80010fe:	480d      	ldr	r0, [pc, #52]	; (8001134 <MX_ADC1_Init+0x160>)
 8001100:	f001 fc9c 	bl	8002a3c <HAL_ADCEx_InjectedConfigChannel>
 8001104:	4603      	mov	r3, r0
 8001106:	2b00      	cmp	r3, #0
 8001108:	d001      	beq.n	800110e <MX_ADC1_Init+0x13a>
  {
    Error_Handler();
 800110a:	f000 fa01 	bl	8001510 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_7;
 800110e:	2307      	movs	r3, #7
 8001110:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_3;
 8001112:	2303      	movs	r3, #3
 8001114:	607b      	str	r3, [r7, #4]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8001116:	463b      	mov	r3, r7
 8001118:	4619      	mov	r1, r3
 800111a:	4806      	ldr	r0, [pc, #24]	; (8001134 <MX_ADC1_Init+0x160>)
 800111c:	f001 fc8e 	bl	8002a3c <HAL_ADCEx_InjectedConfigChannel>
 8001120:	4603      	mov	r3, r0
 8001122:	2b00      	cmp	r3, #0
 8001124:	d001      	beq.n	800112a <MX_ADC1_Init+0x156>
  {
    Error_Handler();
 8001126:	f000 f9f3 	bl	8001510 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800112a:	bf00      	nop
 800112c:	3740      	adds	r7, #64	; 0x40
 800112e:	46bd      	mov	sp, r7
 8001130:	bd80      	pop	{r7, pc}
 8001132:	bf00      	nop
 8001134:	200000f4 	.word	0x200000f4

08001138 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b096      	sub	sp, #88	; 0x58
 800113c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800113e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001142:	2200      	movs	r2, #0
 8001144:	601a      	str	r2, [r3, #0]
 8001146:	605a      	str	r2, [r3, #4]
 8001148:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800114a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800114e:	2200      	movs	r2, #0
 8001150:	601a      	str	r2, [r3, #0]
 8001152:	605a      	str	r2, [r3, #4]
 8001154:	609a      	str	r2, [r3, #8]
 8001156:	60da      	str	r2, [r3, #12]
 8001158:	611a      	str	r2, [r3, #16]
 800115a:	615a      	str	r2, [r3, #20]
 800115c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800115e:	1d3b      	adds	r3, r7, #4
 8001160:	222c      	movs	r2, #44	; 0x2c
 8001162:	2100      	movs	r1, #0
 8001164:	4618      	mov	r0, r3
 8001166:	f005 ff89 	bl	800707c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800116a:	4b4c      	ldr	r3, [pc, #304]	; (800129c <MX_TIM1_Init+0x164>)
 800116c:	4a4c      	ldr	r2, [pc, #304]	; (80012a0 <MX_TIM1_Init+0x168>)
 800116e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001170:	4b4a      	ldr	r3, [pc, #296]	; (800129c <MX_TIM1_Init+0x164>)
 8001172:	2200      	movs	r2, #0
 8001174:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8001176:	4b49      	ldr	r3, [pc, #292]	; (800129c <MX_TIM1_Init+0x164>)
 8001178:	2220      	movs	r2, #32
 800117a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 2000 - 1;
 800117c:	4b47      	ldr	r3, [pc, #284]	; (800129c <MX_TIM1_Init+0x164>)
 800117e:	f240 72cf 	movw	r2, #1999	; 0x7cf
 8001182:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001184:	4b45      	ldr	r3, [pc, #276]	; (800129c <MX_TIM1_Init+0x164>)
 8001186:	2200      	movs	r2, #0
 8001188:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800118a:	4b44      	ldr	r3, [pc, #272]	; (800129c <MX_TIM1_Init+0x164>)
 800118c:	2200      	movs	r2, #0
 800118e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001190:	4b42      	ldr	r3, [pc, #264]	; (800129c <MX_TIM1_Init+0x164>)
 8001192:	2200      	movs	r2, #0
 8001194:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001196:	4841      	ldr	r0, [pc, #260]	; (800129c <MX_TIM1_Init+0x164>)
 8001198:	f004 f950 	bl	800543c <HAL_TIM_PWM_Init>
 800119c:	4603      	mov	r3, r0
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d001      	beq.n	80011a6 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 80011a2:	f000 f9b5 	bl	8001510 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 80011a6:	2370      	movs	r3, #112	; 0x70
 80011a8:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80011aa:	2300      	movs	r3, #0
 80011ac:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011ae:	2300      	movs	r3, #0
 80011b0:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80011b2:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80011b6:	4619      	mov	r1, r3
 80011b8:	4838      	ldr	r0, [pc, #224]	; (800129c <MX_TIM1_Init+0x164>)
 80011ba:	f005 fa97 	bl	80066ec <HAL_TIMEx_MasterConfigSynchronization>
 80011be:	4603      	mov	r3, r0
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d001      	beq.n	80011c8 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80011c4:	f000 f9a4 	bl	8001510 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80011c8:	2360      	movs	r3, #96	; 0x60
 80011ca:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 80011cc:	2300      	movs	r3, #0
 80011ce:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80011d0:	2300      	movs	r3, #0
 80011d2:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_LOW;
 80011d4:	2308      	movs	r3, #8
 80011d6:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80011d8:	2300      	movs	r3, #0
 80011da:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80011dc:	2300      	movs	r3, #0
 80011de:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80011e0:	2300      	movs	r3, #0
 80011e2:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80011e4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80011e8:	2200      	movs	r2, #0
 80011ea:	4619      	mov	r1, r3
 80011ec:	482b      	ldr	r0, [pc, #172]	; (800129c <MX_TIM1_Init+0x164>)
 80011ee:	f004 fc85 	bl	8005afc <HAL_TIM_PWM_ConfigChannel>
 80011f2:	4603      	mov	r3, r0
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d001      	beq.n	80011fc <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80011f8:	f000 f98a 	bl	8001510 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80011fc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001200:	2204      	movs	r2, #4
 8001202:	4619      	mov	r1, r3
 8001204:	4825      	ldr	r0, [pc, #148]	; (800129c <MX_TIM1_Init+0x164>)
 8001206:	f004 fc79 	bl	8005afc <HAL_TIM_PWM_ConfigChannel>
 800120a:	4603      	mov	r3, r0
 800120c:	2b00      	cmp	r3, #0
 800120e:	d001      	beq.n	8001214 <MX_TIM1_Init+0xdc>
  {
    Error_Handler();
 8001210:	f000 f97e 	bl	8001510 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001214:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001218:	2208      	movs	r2, #8
 800121a:	4619      	mov	r1, r3
 800121c:	481f      	ldr	r0, [pc, #124]	; (800129c <MX_TIM1_Init+0x164>)
 800121e:	f004 fc6d 	bl	8005afc <HAL_TIM_PWM_ConfigChannel>
 8001222:	4603      	mov	r3, r0
 8001224:	2b00      	cmp	r3, #0
 8001226:	d001      	beq.n	800122c <MX_TIM1_Init+0xf4>
  {
    Error_Handler();
 8001228:	f000 f972 	bl	8001510 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 800122c:	2370      	movs	r3, #112	; 0x70
 800122e:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001230:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001234:	220c      	movs	r2, #12
 8001236:	4619      	mov	r1, r3
 8001238:	4818      	ldr	r0, [pc, #96]	; (800129c <MX_TIM1_Init+0x164>)
 800123a:	f004 fc5f 	bl	8005afc <HAL_TIM_PWM_ConfigChannel>
 800123e:	4603      	mov	r3, r0
 8001240:	2b00      	cmp	r3, #0
 8001242:	d001      	beq.n	8001248 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8001244:	f000 f964 	bl	8001510 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001248:	2300      	movs	r3, #0
 800124a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800124c:	2300      	movs	r3, #0
 800124e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001250:	2300      	movs	r3, #0
 8001252:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 10;
 8001254:	230a      	movs	r3, #10
 8001256:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001258:	2300      	movs	r3, #0
 800125a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800125c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001260:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001262:	2300      	movs	r3, #0
 8001264:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001266:	2300      	movs	r3, #0
 8001268:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800126a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800126e:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001270:	2300      	movs	r3, #0
 8001272:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001274:	2300      	movs	r3, #0
 8001276:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001278:	1d3b      	adds	r3, r7, #4
 800127a:	4619      	mov	r1, r3
 800127c:	4807      	ldr	r0, [pc, #28]	; (800129c <MX_TIM1_Init+0x164>)
 800127e:	f005 fa9b 	bl	80067b8 <HAL_TIMEx_ConfigBreakDeadTime>
 8001282:	4603      	mov	r3, r0
 8001284:	2b00      	cmp	r3, #0
 8001286:	d001      	beq.n	800128c <MX_TIM1_Init+0x154>
  {
    Error_Handler();
 8001288:	f000 f942 	bl	8001510 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800128c:	4803      	ldr	r0, [pc, #12]	; (800129c <MX_TIM1_Init+0x164>)
 800128e:	f000 fa73 	bl	8001778 <HAL_TIM_MspPostInit>

}
 8001292:	bf00      	nop
 8001294:	3758      	adds	r7, #88	; 0x58
 8001296:	46bd      	mov	sp, r7
 8001298:	bd80      	pop	{r7, pc}
 800129a:	bf00      	nop
 800129c:	20000188 	.word	0x20000188
 80012a0:	40012c00 	.word	0x40012c00

080012a4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b088      	sub	sp, #32
 80012a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012aa:	f107 0314 	add.w	r3, r7, #20
 80012ae:	2200      	movs	r2, #0
 80012b0:	601a      	str	r2, [r3, #0]
 80012b2:	605a      	str	r2, [r3, #4]
 80012b4:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80012b6:	1d3b      	adds	r3, r7, #4
 80012b8:	2200      	movs	r2, #0
 80012ba:	601a      	str	r2, [r3, #0]
 80012bc:	605a      	str	r2, [r3, #4]
 80012be:	609a      	str	r2, [r3, #8]
 80012c0:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80012c2:	4b2c      	ldr	r3, [pc, #176]	; (8001374 <MX_TIM2_Init+0xd0>)
 80012c4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80012c8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80012ca:	4b2a      	ldr	r3, [pc, #168]	; (8001374 <MX_TIM2_Init+0xd0>)
 80012cc:	2200      	movs	r2, #0
 80012ce:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012d0:	4b28      	ldr	r3, [pc, #160]	; (8001374 <MX_TIM2_Init+0xd0>)
 80012d2:	2200      	movs	r2, #0
 80012d4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80012d6:	4b27      	ldr	r3, [pc, #156]	; (8001374 <MX_TIM2_Init+0xd0>)
 80012d8:	f04f 32ff 	mov.w	r2, #4294967295
 80012dc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012de:	4b25      	ldr	r3, [pc, #148]	; (8001374 <MX_TIM2_Init+0xd0>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012e4:	4b23      	ldr	r3, [pc, #140]	; (8001374 <MX_TIM2_Init+0xd0>)
 80012e6:	2200      	movs	r2, #0
 80012e8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 80012ea:	4822      	ldr	r0, [pc, #136]	; (8001374 <MX_TIM2_Init+0xd0>)
 80012ec:	f004 f9e4 	bl	80056b8 <HAL_TIM_IC_Init>
 80012f0:	4603      	mov	r3, r0
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d001      	beq.n	80012fa <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80012f6:	f000 f90b 	bl	8001510 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012fa:	2300      	movs	r3, #0
 80012fc:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012fe:	2300      	movs	r3, #0
 8001300:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001302:	f107 0314 	add.w	r3, r7, #20
 8001306:	4619      	mov	r1, r3
 8001308:	481a      	ldr	r0, [pc, #104]	; (8001374 <MX_TIM2_Init+0xd0>)
 800130a:	f005 f9ef 	bl	80066ec <HAL_TIMEx_MasterConfigSynchronization>
 800130e:	4603      	mov	r3, r0
 8001310:	2b00      	cmp	r3, #0
 8001312:	d001      	beq.n	8001318 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8001314:	f000 f8fc 	bl	8001510 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001318:	2300      	movs	r3, #0
 800131a:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800131c:	2301      	movs	r3, #1
 800131e:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001320:	2300      	movs	r3, #0
 8001322:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8001324:	2300      	movs	r3, #0
 8001326:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001328:	1d3b      	adds	r3, r7, #4
 800132a:	2200      	movs	r2, #0
 800132c:	4619      	mov	r1, r3
 800132e:	4811      	ldr	r0, [pc, #68]	; (8001374 <MX_TIM2_Init+0xd0>)
 8001330:	f004 fb48 	bl	80059c4 <HAL_TIM_IC_ConfigChannel>
 8001334:	4603      	mov	r3, r0
 8001336:	2b00      	cmp	r3, #0
 8001338:	d001      	beq.n	800133e <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 800133a:	f000 f8e9 	bl	8001510 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 800133e:	1d3b      	adds	r3, r7, #4
 8001340:	2204      	movs	r2, #4
 8001342:	4619      	mov	r1, r3
 8001344:	480b      	ldr	r0, [pc, #44]	; (8001374 <MX_TIM2_Init+0xd0>)
 8001346:	f004 fb3d 	bl	80059c4 <HAL_TIM_IC_ConfigChannel>
 800134a:	4603      	mov	r3, r0
 800134c:	2b00      	cmp	r3, #0
 800134e:	d001      	beq.n	8001354 <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 8001350:	f000 f8de 	bl	8001510 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8001354:	1d3b      	adds	r3, r7, #4
 8001356:	2208      	movs	r2, #8
 8001358:	4619      	mov	r1, r3
 800135a:	4806      	ldr	r0, [pc, #24]	; (8001374 <MX_TIM2_Init+0xd0>)
 800135c:	f004 fb32 	bl	80059c4 <HAL_TIM_IC_ConfigChannel>
 8001360:	4603      	mov	r3, r0
 8001362:	2b00      	cmp	r3, #0
 8001364:	d001      	beq.n	800136a <MX_TIM2_Init+0xc6>
  {
    Error_Handler();
 8001366:	f000 f8d3 	bl	8001510 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800136a:	bf00      	nop
 800136c:	3720      	adds	r7, #32
 800136e:	46bd      	mov	sp, r7
 8001370:	bd80      	pop	{r7, pc}
 8001372:	bf00      	nop
 8001374:	200001d4 	.word	0x200001d4

08001378 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800137c:	4b14      	ldr	r3, [pc, #80]	; (80013d0 <MX_USART2_UART_Init+0x58>)
 800137e:	4a15      	ldr	r2, [pc, #84]	; (80013d4 <MX_USART2_UART_Init+0x5c>)
 8001380:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8001382:	4b13      	ldr	r3, [pc, #76]	; (80013d0 <MX_USART2_UART_Init+0x58>)
 8001384:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8001388:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800138a:	4b11      	ldr	r3, [pc, #68]	; (80013d0 <MX_USART2_UART_Init+0x58>)
 800138c:	2200      	movs	r2, #0
 800138e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001390:	4b0f      	ldr	r3, [pc, #60]	; (80013d0 <MX_USART2_UART_Init+0x58>)
 8001392:	2200      	movs	r2, #0
 8001394:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001396:	4b0e      	ldr	r3, [pc, #56]	; (80013d0 <MX_USART2_UART_Init+0x58>)
 8001398:	2200      	movs	r2, #0
 800139a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800139c:	4b0c      	ldr	r3, [pc, #48]	; (80013d0 <MX_USART2_UART_Init+0x58>)
 800139e:	220c      	movs	r2, #12
 80013a0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013a2:	4b0b      	ldr	r3, [pc, #44]	; (80013d0 <MX_USART2_UART_Init+0x58>)
 80013a4:	2200      	movs	r2, #0
 80013a6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80013a8:	4b09      	ldr	r3, [pc, #36]	; (80013d0 <MX_USART2_UART_Init+0x58>)
 80013aa:	2200      	movs	r2, #0
 80013ac:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80013ae:	4b08      	ldr	r3, [pc, #32]	; (80013d0 <MX_USART2_UART_Init+0x58>)
 80013b0:	2200      	movs	r2, #0
 80013b2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80013b4:	4b06      	ldr	r3, [pc, #24]	; (80013d0 <MX_USART2_UART_Init+0x58>)
 80013b6:	2200      	movs	r2, #0
 80013b8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80013ba:	4805      	ldr	r0, [pc, #20]	; (80013d0 <MX_USART2_UART_Init+0x58>)
 80013bc:	f005 fa99 	bl	80068f2 <HAL_UART_Init>
 80013c0:	4603      	mov	r3, r0
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d001      	beq.n	80013ca <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80013c6:	f000 f8a3 	bl	8001510 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80013ca:	bf00      	nop
 80013cc:	bd80      	pop	{r7, pc}
 80013ce:	bf00      	nop
 80013d0:	20000220 	.word	0x20000220
 80013d4:	40004400 	.word	0x40004400

080013d8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b082      	sub	sp, #8
 80013dc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80013de:	4b0c      	ldr	r3, [pc, #48]	; (8001410 <MX_DMA_Init+0x38>)
 80013e0:	695b      	ldr	r3, [r3, #20]
 80013e2:	4a0b      	ldr	r2, [pc, #44]	; (8001410 <MX_DMA_Init+0x38>)
 80013e4:	f043 0301 	orr.w	r3, r3, #1
 80013e8:	6153      	str	r3, [r2, #20]
 80013ea:	4b09      	ldr	r3, [pc, #36]	; (8001410 <MX_DMA_Init+0x38>)
 80013ec:	695b      	ldr	r3, [r3, #20]
 80013ee:	f003 0301 	and.w	r3, r3, #1
 80013f2:	607b      	str	r3, [r7, #4]
 80013f4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80013f6:	2200      	movs	r2, #0
 80013f8:	2100      	movs	r1, #0
 80013fa:	200b      	movs	r0, #11
 80013fc:	f002 f83b 	bl	8003476 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001400:	200b      	movs	r0, #11
 8001402:	f002 f854 	bl	80034ae <HAL_NVIC_EnableIRQ>

}
 8001406:	bf00      	nop
 8001408:	3708      	adds	r7, #8
 800140a:	46bd      	mov	sp, r7
 800140c:	bd80      	pop	{r7, pc}
 800140e:	bf00      	nop
 8001410:	40021000 	.word	0x40021000

08001414 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	b08a      	sub	sp, #40	; 0x28
 8001418:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800141a:	f107 0314 	add.w	r3, r7, #20
 800141e:	2200      	movs	r2, #0
 8001420:	601a      	str	r2, [r3, #0]
 8001422:	605a      	str	r2, [r3, #4]
 8001424:	609a      	str	r2, [r3, #8]
 8001426:	60da      	str	r2, [r3, #12]
 8001428:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800142a:	4b36      	ldr	r3, [pc, #216]	; (8001504 <MX_GPIO_Init+0xf0>)
 800142c:	695b      	ldr	r3, [r3, #20]
 800142e:	4a35      	ldr	r2, [pc, #212]	; (8001504 <MX_GPIO_Init+0xf0>)
 8001430:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001434:	6153      	str	r3, [r2, #20]
 8001436:	4b33      	ldr	r3, [pc, #204]	; (8001504 <MX_GPIO_Init+0xf0>)
 8001438:	695b      	ldr	r3, [r3, #20]
 800143a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800143e:	613b      	str	r3, [r7, #16]
 8001440:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001442:	4b30      	ldr	r3, [pc, #192]	; (8001504 <MX_GPIO_Init+0xf0>)
 8001444:	695b      	ldr	r3, [r3, #20]
 8001446:	4a2f      	ldr	r2, [pc, #188]	; (8001504 <MX_GPIO_Init+0xf0>)
 8001448:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800144c:	6153      	str	r3, [r2, #20]
 800144e:	4b2d      	ldr	r3, [pc, #180]	; (8001504 <MX_GPIO_Init+0xf0>)
 8001450:	695b      	ldr	r3, [r3, #20]
 8001452:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001456:	60fb      	str	r3, [r7, #12]
 8001458:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800145a:	4b2a      	ldr	r3, [pc, #168]	; (8001504 <MX_GPIO_Init+0xf0>)
 800145c:	695b      	ldr	r3, [r3, #20]
 800145e:	4a29      	ldr	r2, [pc, #164]	; (8001504 <MX_GPIO_Init+0xf0>)
 8001460:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001464:	6153      	str	r3, [r2, #20]
 8001466:	4b27      	ldr	r3, [pc, #156]	; (8001504 <MX_GPIO_Init+0xf0>)
 8001468:	695b      	ldr	r3, [r3, #20]
 800146a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800146e:	60bb      	str	r3, [r7, #8]
 8001470:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001472:	4b24      	ldr	r3, [pc, #144]	; (8001504 <MX_GPIO_Init+0xf0>)
 8001474:	695b      	ldr	r3, [r3, #20]
 8001476:	4a23      	ldr	r2, [pc, #140]	; (8001504 <MX_GPIO_Init+0xf0>)
 8001478:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800147c:	6153      	str	r3, [r2, #20]
 800147e:	4b21      	ldr	r3, [pc, #132]	; (8001504 <MX_GPIO_Init+0xf0>)
 8001480:	695b      	ldr	r3, [r3, #20]
 8001482:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001486:	607b      	str	r3, [r7, #4]
 8001488:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800148a:	2200      	movs	r2, #0
 800148c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001490:	481d      	ldr	r0, [pc, #116]	; (8001508 <MX_GPIO_Init+0xf4>)
 8001492:	f002 fb47 	bl	8003b24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, EN1_Pin|EN2_Pin|EN3_Pin, GPIO_PIN_RESET);
 8001496:	2200      	movs	r2, #0
 8001498:	f44f 51e0 	mov.w	r1, #7168	; 0x1c00
 800149c:	481b      	ldr	r0, [pc, #108]	; (800150c <MX_GPIO_Init+0xf8>)
 800149e:	f002 fb41 	bl	8003b24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80014a2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80014a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80014a8:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80014ac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ae:	2300      	movs	r3, #0
 80014b0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80014b2:	f107 0314 	add.w	r3, r7, #20
 80014b6:	4619      	mov	r1, r3
 80014b8:	4814      	ldr	r0, [pc, #80]	; (800150c <MX_GPIO_Init+0xf8>)
 80014ba:	f002 f9a9 	bl	8003810 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80014be:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80014c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014c4:	2301      	movs	r3, #1
 80014c6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014c8:	2300      	movs	r3, #0
 80014ca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014cc:	2300      	movs	r3, #0
 80014ce:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80014d0:	f107 0314 	add.w	r3, r7, #20
 80014d4:	4619      	mov	r1, r3
 80014d6:	480c      	ldr	r0, [pc, #48]	; (8001508 <MX_GPIO_Init+0xf4>)
 80014d8:	f002 f99a 	bl	8003810 <HAL_GPIO_Init>

  /*Configure GPIO pins : EN1_Pin EN2_Pin EN3_Pin */
  GPIO_InitStruct.Pin = EN1_Pin|EN2_Pin|EN3_Pin;
 80014dc:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80014e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014e2:	2301      	movs	r3, #1
 80014e4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014e6:	2300      	movs	r3, #0
 80014e8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014ea:	2300      	movs	r3, #0
 80014ec:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80014ee:	f107 0314 	add.w	r3, r7, #20
 80014f2:	4619      	mov	r1, r3
 80014f4:	4805      	ldr	r0, [pc, #20]	; (800150c <MX_GPIO_Init+0xf8>)
 80014f6:	f002 f98b 	bl	8003810 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80014fa:	bf00      	nop
 80014fc:	3728      	adds	r7, #40	; 0x28
 80014fe:	46bd      	mov	sp, r7
 8001500:	bd80      	pop	{r7, pc}
 8001502:	bf00      	nop
 8001504:	40021000 	.word	0x40021000
 8001508:	48000400 	.word	0x48000400
 800150c:	48000800 	.word	0x48000800

08001510 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001510:	b480      	push	{r7}
 8001512:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001514:	b672      	cpsid	i
}
 8001516:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001518:	e7fe      	b.n	8001518 <Error_Handler+0x8>
	...

0800151c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b082      	sub	sp, #8
 8001520:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001522:	4b0f      	ldr	r3, [pc, #60]	; (8001560 <HAL_MspInit+0x44>)
 8001524:	699b      	ldr	r3, [r3, #24]
 8001526:	4a0e      	ldr	r2, [pc, #56]	; (8001560 <HAL_MspInit+0x44>)
 8001528:	f043 0301 	orr.w	r3, r3, #1
 800152c:	6193      	str	r3, [r2, #24]
 800152e:	4b0c      	ldr	r3, [pc, #48]	; (8001560 <HAL_MspInit+0x44>)
 8001530:	699b      	ldr	r3, [r3, #24]
 8001532:	f003 0301 	and.w	r3, r3, #1
 8001536:	607b      	str	r3, [r7, #4]
 8001538:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800153a:	4b09      	ldr	r3, [pc, #36]	; (8001560 <HAL_MspInit+0x44>)
 800153c:	69db      	ldr	r3, [r3, #28]
 800153e:	4a08      	ldr	r2, [pc, #32]	; (8001560 <HAL_MspInit+0x44>)
 8001540:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001544:	61d3      	str	r3, [r2, #28]
 8001546:	4b06      	ldr	r3, [pc, #24]	; (8001560 <HAL_MspInit+0x44>)
 8001548:	69db      	ldr	r3, [r3, #28]
 800154a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800154e:	603b      	str	r3, [r7, #0]
 8001550:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001552:	2007      	movs	r0, #7
 8001554:	f001 ff84 	bl	8003460 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001558:	bf00      	nop
 800155a:	3708      	adds	r7, #8
 800155c:	46bd      	mov	sp, r7
 800155e:	bd80      	pop	{r7, pc}
 8001560:	40021000 	.word	0x40021000

08001564 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b08a      	sub	sp, #40	; 0x28
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800156c:	f107 0314 	add.w	r3, r7, #20
 8001570:	2200      	movs	r2, #0
 8001572:	601a      	str	r2, [r3, #0]
 8001574:	605a      	str	r2, [r3, #4]
 8001576:	609a      	str	r2, [r3, #8]
 8001578:	60da      	str	r2, [r3, #12]
 800157a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001584:	d16c      	bne.n	8001660 <HAL_ADC_MspInit+0xfc>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001586:	4b38      	ldr	r3, [pc, #224]	; (8001668 <HAL_ADC_MspInit+0x104>)
 8001588:	695b      	ldr	r3, [r3, #20]
 800158a:	4a37      	ldr	r2, [pc, #220]	; (8001668 <HAL_ADC_MspInit+0x104>)
 800158c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001590:	6153      	str	r3, [r2, #20]
 8001592:	4b35      	ldr	r3, [pc, #212]	; (8001668 <HAL_ADC_MspInit+0x104>)
 8001594:	695b      	ldr	r3, [r3, #20]
 8001596:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800159a:	613b      	str	r3, [r7, #16]
 800159c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800159e:	4b32      	ldr	r3, [pc, #200]	; (8001668 <HAL_ADC_MspInit+0x104>)
 80015a0:	695b      	ldr	r3, [r3, #20]
 80015a2:	4a31      	ldr	r2, [pc, #196]	; (8001668 <HAL_ADC_MspInit+0x104>)
 80015a4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80015a8:	6153      	str	r3, [r2, #20]
 80015aa:	4b2f      	ldr	r3, [pc, #188]	; (8001668 <HAL_ADC_MspInit+0x104>)
 80015ac:	695b      	ldr	r3, [r3, #20]
 80015ae:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80015b2:	60fb      	str	r3, [r7, #12]
 80015b4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015b6:	4b2c      	ldr	r3, [pc, #176]	; (8001668 <HAL_ADC_MspInit+0x104>)
 80015b8:	695b      	ldr	r3, [r3, #20]
 80015ba:	4a2b      	ldr	r2, [pc, #172]	; (8001668 <HAL_ADC_MspInit+0x104>)
 80015bc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80015c0:	6153      	str	r3, [r2, #20]
 80015c2:	4b29      	ldr	r3, [pc, #164]	; (8001668 <HAL_ADC_MspInit+0x104>)
 80015c4:	695b      	ldr	r3, [r3, #20]
 80015c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015ca:	60bb      	str	r3, [r7, #8]
 80015cc:	68bb      	ldr	r3, [r7, #8]
    PC2     ------> ADC1_IN8
    PC3     ------> ADC1_IN9
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 80015ce:	230f      	movs	r3, #15
 80015d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80015d2:	2303      	movs	r3, #3
 80015d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015d6:	2300      	movs	r3, #0
 80015d8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015da:	f107 0314 	add.w	r3, r7, #20
 80015de:	4619      	mov	r1, r3
 80015e0:	4822      	ldr	r0, [pc, #136]	; (800166c <HAL_ADC_MspInit+0x108>)
 80015e2:	f002 f915 	bl	8003810 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80015e6:	2303      	movs	r3, #3
 80015e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80015ea:	2303      	movs	r3, #3
 80015ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ee:	2300      	movs	r3, #0
 80015f0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015f2:	f107 0314 	add.w	r3, r7, #20
 80015f6:	4619      	mov	r1, r3
 80015f8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015fc:	f002 f908 	bl	8003810 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001600:	4b1b      	ldr	r3, [pc, #108]	; (8001670 <HAL_ADC_MspInit+0x10c>)
 8001602:	4a1c      	ldr	r2, [pc, #112]	; (8001674 <HAL_ADC_MspInit+0x110>)
 8001604:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001606:	4b1a      	ldr	r3, [pc, #104]	; (8001670 <HAL_ADC_MspInit+0x10c>)
 8001608:	2200      	movs	r2, #0
 800160a:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800160c:	4b18      	ldr	r3, [pc, #96]	; (8001670 <HAL_ADC_MspInit+0x10c>)
 800160e:	2200      	movs	r2, #0
 8001610:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001612:	4b17      	ldr	r3, [pc, #92]	; (8001670 <HAL_ADC_MspInit+0x10c>)
 8001614:	2280      	movs	r2, #128	; 0x80
 8001616:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001618:	4b15      	ldr	r3, [pc, #84]	; (8001670 <HAL_ADC_MspInit+0x10c>)
 800161a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800161e:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001620:	4b13      	ldr	r3, [pc, #76]	; (8001670 <HAL_ADC_MspInit+0x10c>)
 8001622:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001626:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001628:	4b11      	ldr	r3, [pc, #68]	; (8001670 <HAL_ADC_MspInit+0x10c>)
 800162a:	2220      	movs	r2, #32
 800162c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800162e:	4b10      	ldr	r3, [pc, #64]	; (8001670 <HAL_ADC_MspInit+0x10c>)
 8001630:	2200      	movs	r2, #0
 8001632:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001634:	480e      	ldr	r0, [pc, #56]	; (8001670 <HAL_ADC_MspInit+0x10c>)
 8001636:	f001 ff54 	bl	80034e2 <HAL_DMA_Init>
 800163a:	4603      	mov	r3, r0
 800163c:	2b00      	cmp	r3, #0
 800163e:	d001      	beq.n	8001644 <HAL_ADC_MspInit+0xe0>
    {
      Error_Handler();
 8001640:	f7ff ff66 	bl	8001510 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	4a0a      	ldr	r2, [pc, #40]	; (8001670 <HAL_ADC_MspInit+0x10c>)
 8001648:	639a      	str	r2, [r3, #56]	; 0x38
 800164a:	4a09      	ldr	r2, [pc, #36]	; (8001670 <HAL_ADC_MspInit+0x10c>)
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	6253      	str	r3, [r2, #36]	; 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 8001650:	2200      	movs	r2, #0
 8001652:	2100      	movs	r1, #0
 8001654:	2012      	movs	r0, #18
 8001656:	f001 ff0e 	bl	8003476 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 800165a:	2012      	movs	r0, #18
 800165c:	f001 ff27 	bl	80034ae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001660:	bf00      	nop
 8001662:	3728      	adds	r7, #40	; 0x28
 8001664:	46bd      	mov	sp, r7
 8001666:	bd80      	pop	{r7, pc}
 8001668:	40021000 	.word	0x40021000
 800166c:	48000800 	.word	0x48000800
 8001670:	20000144 	.word	0x20000144
 8001674:	40020008 	.word	0x40020008

08001678 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001678:	b480      	push	{r7}
 800167a:	b085      	sub	sp, #20
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	4a0a      	ldr	r2, [pc, #40]	; (80016b0 <HAL_TIM_PWM_MspInit+0x38>)
 8001686:	4293      	cmp	r3, r2
 8001688:	d10b      	bne.n	80016a2 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800168a:	4b0a      	ldr	r3, [pc, #40]	; (80016b4 <HAL_TIM_PWM_MspInit+0x3c>)
 800168c:	699b      	ldr	r3, [r3, #24]
 800168e:	4a09      	ldr	r2, [pc, #36]	; (80016b4 <HAL_TIM_PWM_MspInit+0x3c>)
 8001690:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001694:	6193      	str	r3, [r2, #24]
 8001696:	4b07      	ldr	r3, [pc, #28]	; (80016b4 <HAL_TIM_PWM_MspInit+0x3c>)
 8001698:	699b      	ldr	r3, [r3, #24]
 800169a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800169e:	60fb      	str	r3, [r7, #12]
 80016a0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80016a2:	bf00      	nop
 80016a4:	3714      	adds	r7, #20
 80016a6:	46bd      	mov	sp, r7
 80016a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ac:	4770      	bx	lr
 80016ae:	bf00      	nop
 80016b0:	40012c00 	.word	0x40012c00
 80016b4:	40021000 	.word	0x40021000

080016b8 <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b08a      	sub	sp, #40	; 0x28
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016c0:	f107 0314 	add.w	r3, r7, #20
 80016c4:	2200      	movs	r2, #0
 80016c6:	601a      	str	r2, [r3, #0]
 80016c8:	605a      	str	r2, [r3, #4]
 80016ca:	609a      	str	r2, [r3, #8]
 80016cc:	60da      	str	r2, [r3, #12]
 80016ce:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM2)
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80016d8:	d146      	bne.n	8001768 <HAL_TIM_IC_MspInit+0xb0>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80016da:	4b25      	ldr	r3, [pc, #148]	; (8001770 <HAL_TIM_IC_MspInit+0xb8>)
 80016dc:	69db      	ldr	r3, [r3, #28]
 80016de:	4a24      	ldr	r2, [pc, #144]	; (8001770 <HAL_TIM_IC_MspInit+0xb8>)
 80016e0:	f043 0301 	orr.w	r3, r3, #1
 80016e4:	61d3      	str	r3, [r2, #28]
 80016e6:	4b22      	ldr	r3, [pc, #136]	; (8001770 <HAL_TIM_IC_MspInit+0xb8>)
 80016e8:	69db      	ldr	r3, [r3, #28]
 80016ea:	f003 0301 	and.w	r3, r3, #1
 80016ee:	613b      	str	r3, [r7, #16]
 80016f0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016f2:	4b1f      	ldr	r3, [pc, #124]	; (8001770 <HAL_TIM_IC_MspInit+0xb8>)
 80016f4:	695b      	ldr	r3, [r3, #20]
 80016f6:	4a1e      	ldr	r2, [pc, #120]	; (8001770 <HAL_TIM_IC_MspInit+0xb8>)
 80016f8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80016fc:	6153      	str	r3, [r2, #20]
 80016fe:	4b1c      	ldr	r3, [pc, #112]	; (8001770 <HAL_TIM_IC_MspInit+0xb8>)
 8001700:	695b      	ldr	r3, [r3, #20]
 8001702:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001706:	60fb      	str	r3, [r7, #12]
 8001708:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800170a:	4b19      	ldr	r3, [pc, #100]	; (8001770 <HAL_TIM_IC_MspInit+0xb8>)
 800170c:	695b      	ldr	r3, [r3, #20]
 800170e:	4a18      	ldr	r2, [pc, #96]	; (8001770 <HAL_TIM_IC_MspInit+0xb8>)
 8001710:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001714:	6153      	str	r3, [r2, #20]
 8001716:	4b16      	ldr	r3, [pc, #88]	; (8001770 <HAL_TIM_IC_MspInit+0xb8>)
 8001718:	695b      	ldr	r3, [r3, #20]
 800171a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800171e:	60bb      	str	r3, [r7, #8]
 8001720:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = H3_Pin|H2_Pin;
 8001722:	f44f 6381 	mov.w	r3, #1032	; 0x408
 8001726:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001728:	2302      	movs	r3, #2
 800172a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800172c:	2300      	movs	r3, #0
 800172e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001730:	2300      	movs	r3, #0
 8001732:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001734:	2301      	movs	r3, #1
 8001736:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001738:	f107 0314 	add.w	r3, r7, #20
 800173c:	4619      	mov	r1, r3
 800173e:	480d      	ldr	r0, [pc, #52]	; (8001774 <HAL_TIM_IC_MspInit+0xbc>)
 8001740:	f002 f866 	bl	8003810 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = H1_Pin;
 8001744:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001748:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800174a:	2302      	movs	r3, #2
 800174c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800174e:	2300      	movs	r3, #0
 8001750:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001752:	2300      	movs	r3, #0
 8001754:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001756:	2301      	movs	r3, #1
 8001758:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(H1_GPIO_Port, &GPIO_InitStruct);
 800175a:	f107 0314 	add.w	r3, r7, #20
 800175e:	4619      	mov	r1, r3
 8001760:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001764:	f002 f854 	bl	8003810 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001768:	bf00      	nop
 800176a:	3728      	adds	r7, #40	; 0x28
 800176c:	46bd      	mov	sp, r7
 800176e:	bd80      	pop	{r7, pc}
 8001770:	40021000 	.word	0x40021000
 8001774:	48000400 	.word	0x48000400

08001778 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b08a      	sub	sp, #40	; 0x28
 800177c:	af00      	add	r7, sp, #0
 800177e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001780:	f107 0314 	add.w	r3, r7, #20
 8001784:	2200      	movs	r2, #0
 8001786:	601a      	str	r2, [r3, #0]
 8001788:	605a      	str	r2, [r3, #4]
 800178a:	609a      	str	r2, [r3, #8]
 800178c:	60da      	str	r2, [r3, #12]
 800178e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	4a29      	ldr	r2, [pc, #164]	; (800183c <HAL_TIM_MspPostInit+0xc4>)
 8001796:	4293      	cmp	r3, r2
 8001798:	d14b      	bne.n	8001832 <HAL_TIM_MspPostInit+0xba>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800179a:	4b29      	ldr	r3, [pc, #164]	; (8001840 <HAL_TIM_MspPostInit+0xc8>)
 800179c:	695b      	ldr	r3, [r3, #20]
 800179e:	4a28      	ldr	r2, [pc, #160]	; (8001840 <HAL_TIM_MspPostInit+0xc8>)
 80017a0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80017a4:	6153      	str	r3, [r2, #20]
 80017a6:	4b26      	ldr	r3, [pc, #152]	; (8001840 <HAL_TIM_MspPostInit+0xc8>)
 80017a8:	695b      	ldr	r3, [r3, #20]
 80017aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017ae:	613b      	str	r3, [r7, #16]
 80017b0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017b2:	4b23      	ldr	r3, [pc, #140]	; (8001840 <HAL_TIM_MspPostInit+0xc8>)
 80017b4:	695b      	ldr	r3, [r3, #20]
 80017b6:	4a22      	ldr	r2, [pc, #136]	; (8001840 <HAL_TIM_MspPostInit+0xc8>)
 80017b8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80017bc:	6153      	str	r3, [r2, #20]
 80017be:	4b20      	ldr	r3, [pc, #128]	; (8001840 <HAL_TIM_MspPostInit+0xc8>)
 80017c0:	695b      	ldr	r3, [r3, #20]
 80017c2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80017c6:	60fb      	str	r3, [r7, #12]
 80017c8:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 80017ca:	f44f 63f0 	mov.w	r3, #1920	; 0x780
 80017ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017d0:	2302      	movs	r3, #2
 80017d2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017d4:	2300      	movs	r3, #0
 80017d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017d8:	2300      	movs	r3, #0
 80017da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80017dc:	2306      	movs	r3, #6
 80017de:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017e0:	f107 0314 	add.w	r3, r7, #20
 80017e4:	4619      	mov	r1, r3
 80017e6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80017ea:	f002 f811 	bl	8003810 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80017ee:	2303      	movs	r3, #3
 80017f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017f2:	2302      	movs	r3, #2
 80017f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017f6:	2300      	movs	r3, #0
 80017f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017fa:	2300      	movs	r3, #0
 80017fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80017fe:	2306      	movs	r3, #6
 8001800:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001802:	f107 0314 	add.w	r3, r7, #20
 8001806:	4619      	mov	r1, r3
 8001808:	480e      	ldr	r0, [pc, #56]	; (8001844 <HAL_TIM_MspPostInit+0xcc>)
 800180a:	f002 f801 	bl	8003810 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800180e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001812:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001814:	2302      	movs	r3, #2
 8001816:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001818:	2300      	movs	r3, #0
 800181a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800181c:	2300      	movs	r3, #0
 800181e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF11_TIM1;
 8001820:	230b      	movs	r3, #11
 8001822:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001824:	f107 0314 	add.w	r3, r7, #20
 8001828:	4619      	mov	r1, r3
 800182a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800182e:	f001 ffef 	bl	8003810 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001832:	bf00      	nop
 8001834:	3728      	adds	r7, #40	; 0x28
 8001836:	46bd      	mov	sp, r7
 8001838:	bd80      	pop	{r7, pc}
 800183a:	bf00      	nop
 800183c:	40012c00 	.word	0x40012c00
 8001840:	40021000 	.word	0x40021000
 8001844:	48000400 	.word	0x48000400

08001848 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b08a      	sub	sp, #40	; 0x28
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001850:	f107 0314 	add.w	r3, r7, #20
 8001854:	2200      	movs	r2, #0
 8001856:	601a      	str	r2, [r3, #0]
 8001858:	605a      	str	r2, [r3, #4]
 800185a:	609a      	str	r2, [r3, #8]
 800185c:	60da      	str	r2, [r3, #12]
 800185e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	4a17      	ldr	r2, [pc, #92]	; (80018c4 <HAL_UART_MspInit+0x7c>)
 8001866:	4293      	cmp	r3, r2
 8001868:	d128      	bne.n	80018bc <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800186a:	4b17      	ldr	r3, [pc, #92]	; (80018c8 <HAL_UART_MspInit+0x80>)
 800186c:	69db      	ldr	r3, [r3, #28]
 800186e:	4a16      	ldr	r2, [pc, #88]	; (80018c8 <HAL_UART_MspInit+0x80>)
 8001870:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001874:	61d3      	str	r3, [r2, #28]
 8001876:	4b14      	ldr	r3, [pc, #80]	; (80018c8 <HAL_UART_MspInit+0x80>)
 8001878:	69db      	ldr	r3, [r3, #28]
 800187a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800187e:	613b      	str	r3, [r7, #16]
 8001880:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001882:	4b11      	ldr	r3, [pc, #68]	; (80018c8 <HAL_UART_MspInit+0x80>)
 8001884:	695b      	ldr	r3, [r3, #20]
 8001886:	4a10      	ldr	r2, [pc, #64]	; (80018c8 <HAL_UART_MspInit+0x80>)
 8001888:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800188c:	6153      	str	r3, [r2, #20]
 800188e:	4b0e      	ldr	r3, [pc, #56]	; (80018c8 <HAL_UART_MspInit+0x80>)
 8001890:	695b      	ldr	r3, [r3, #20]
 8001892:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001896:	60fb      	str	r3, [r7, #12]
 8001898:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800189a:	230c      	movs	r3, #12
 800189c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800189e:	2302      	movs	r3, #2
 80018a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018a2:	2300      	movs	r3, #0
 80018a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018a6:	2300      	movs	r3, #0
 80018a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80018aa:	2307      	movs	r3, #7
 80018ac:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018ae:	f107 0314 	add.w	r3, r7, #20
 80018b2:	4619      	mov	r1, r3
 80018b4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018b8:	f001 ffaa 	bl	8003810 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80018bc:	bf00      	nop
 80018be:	3728      	adds	r7, #40	; 0x28
 80018c0:	46bd      	mov	sp, r7
 80018c2:	bd80      	pop	{r7, pc}
 80018c4:	40004400 	.word	0x40004400
 80018c8:	40021000 	.word	0x40021000

080018cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018cc:	b480      	push	{r7}
 80018ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80018d0:	e7fe      	b.n	80018d0 <NMI_Handler+0x4>

080018d2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018d2:	b480      	push	{r7}
 80018d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018d6:	e7fe      	b.n	80018d6 <HardFault_Handler+0x4>

080018d8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018d8:	b480      	push	{r7}
 80018da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018dc:	e7fe      	b.n	80018dc <MemManage_Handler+0x4>

080018de <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018de:	b480      	push	{r7}
 80018e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018e2:	e7fe      	b.n	80018e2 <BusFault_Handler+0x4>

080018e4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018e4:	b480      	push	{r7}
 80018e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018e8:	e7fe      	b.n	80018e8 <UsageFault_Handler+0x4>

080018ea <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80018ea:	b480      	push	{r7}
 80018ec:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80018ee:	bf00      	nop
 80018f0:	46bd      	mov	sp, r7
 80018f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f6:	4770      	bx	lr

080018f8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018f8:	b480      	push	{r7}
 80018fa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80018fc:	bf00      	nop
 80018fe:	46bd      	mov	sp, r7
 8001900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001904:	4770      	bx	lr

08001906 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001906:	b480      	push	{r7}
 8001908:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800190a:	bf00      	nop
 800190c:	46bd      	mov	sp, r7
 800190e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001912:	4770      	bx	lr

08001914 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001918:	f000 f91c 	bl	8001b54 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800191c:	bf00      	nop
 800191e:	bd80      	pop	{r7, pc}

08001920 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001924:	4802      	ldr	r0, [pc, #8]	; (8001930 <DMA1_Channel1_IRQHandler+0x10>)
 8001926:	f001 fe82 	bl	800362e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800192a:	bf00      	nop
 800192c:	bd80      	pop	{r7, pc}
 800192e:	bf00      	nop
 8001930:	20000144 	.word	0x20000144

08001934 <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC1 interrupt.
  */
void ADC1_IRQHandler(void)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b084      	sub	sp, #16
 8001938:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */
	int8_t rotDir;
	float ErectFreqRef = 100.0f;
 800193a:	4b38      	ldr	r3, [pc, #224]	; (8001a1c <ADC1_IRQHandler+0xe8>)
 800193c:	60bb      	str	r3, [r7, #8]
	float ErectFreqErr;
  uint8_t outputMode[3];
  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800193e:	4838      	ldr	r0, [pc, #224]	; (8001a20 <ADC1_IRQHandler+0xec>)
 8001940:	f000 fb72 	bl	8002028 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */
	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8001944:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001948:	4836      	ldr	r0, [pc, #216]	; (8001a24 <ADC1_IRQHandler+0xf0>)
 800194a:	f002 f903 	bl	8003b54 <HAL_GPIO_TogglePin>

	//read IO signals
	gButton1 = readButton1();
 800194e:	f7fe fcef 	bl	8000330 <readButton1>
 8001952:	4603      	mov	r3, r0
 8001954:	461a      	mov	r2, r3
 8001956:	4b34      	ldr	r3, [pc, #208]	; (8001a28 <ADC1_IRQHandler+0xf4>)
 8001958:	701a      	strb	r2, [r3, #0]
	gVolume = readVolume();
 800195a:	f7fe fd51 	bl	8000400 <readVolume>
 800195e:	eef0 7a40 	vmov.f32	s15, s0
 8001962:	4b32      	ldr	r3, [pc, #200]	; (8001a2c <ADC1_IRQHandler+0xf8>)
 8001964:	edc3 7a00 	vstr	s15, [r3]
  readCurrent(gIuvw_AD, gIuvw);
 8001968:	4931      	ldr	r1, [pc, #196]	; (8001a30 <ADC1_IRQHandler+0xfc>)
 800196a:	4832      	ldr	r0, [pc, #200]	; (8001a34 <ADC1_IRQHandler+0x100>)
 800196c:	f7fe fd8a 	bl	8000484 <readCurrent>
	gVdc = readVdc();
 8001970:	f7fe fd68 	bl	8000444 <readVdc>
 8001974:	eef0 7a40 	vmov.f32	s15, s0
 8001978:	4b2f      	ldr	r3, [pc, #188]	; (8001a38 <ADC1_IRQHandler+0x104>)
 800197a:	edc3 7a00 	vstr	s15, [r3]

	//DutyRef Calculation
	if ( gButton1 == 1 )
 800197e:	4b2a      	ldr	r3, [pc, #168]	; (8001a28 <ADC1_IRQHandler+0xf4>)
 8001980:	781b      	ldrb	r3, [r3, #0]
 8001982:	2b01      	cmp	r3, #1
 8001984:	d102      	bne.n	800198c <ADC1_IRQHandler+0x58>
	  rotDir = 1;
 8001986:	2301      	movs	r3, #1
 8001988:	73fb      	strb	r3, [r7, #15]
 800198a:	e001      	b.n	8001990 <ADC1_IRQHandler+0x5c>
	else
	  rotDir = -1;
 800198c:	23ff      	movs	r3, #255	; 0xff
 800198e:	73fb      	strb	r3, [r7, #15]
	ErectFreqErr = ErectFreqRef - gElectFreq;
	gDutyRef += ErectFreqErr * 0.0000001f;
	*/


	gDutyRef = (float)rotDir * gVolume;
 8001990:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001994:	ee07 3a90 	vmov	s15, r3
 8001998:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800199c:	4b23      	ldr	r3, [pc, #140]	; (8001a2c <ADC1_IRQHandler+0xf8>)
 800199e:	edd3 7a00 	vldr	s15, [r3]
 80019a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019a6:	4b25      	ldr	r3, [pc, #148]	; (8001a3c <ADC1_IRQHandler+0x108>)
 80019a8:	edc3 7a00 	vstr	s15, [r3]
	if (gDutyRef > 1.0f) gDutyRef = 1.0f;
 80019ac:	4b23      	ldr	r3, [pc, #140]	; (8001a3c <ADC1_IRQHandler+0x108>)
 80019ae:	edd3 7a00 	vldr	s15, [r3]
 80019b2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80019b6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019be:	dd03      	ble.n	80019c8 <ADC1_IRQHandler+0x94>
 80019c0:	4b1e      	ldr	r3, [pc, #120]	; (8001a3c <ADC1_IRQHandler+0x108>)
 80019c2:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80019c6:	601a      	str	r2, [r3, #0]
	if (gDutyRef < -1.0f) gDutyRef = -1.0f;
 80019c8:	4b1c      	ldr	r3, [pc, #112]	; (8001a3c <ADC1_IRQHandler+0x108>)
 80019ca:	edd3 7a00 	vldr	s15, [r3]
 80019ce:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 80019d2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019da:	d502      	bpl.n	80019e2 <ADC1_IRQHandler+0xae>
 80019dc:	4b17      	ldr	r3, [pc, #92]	; (8001a3c <ADC1_IRQHandler+0x108>)
 80019de:	4a18      	ldr	r2, [pc, #96]	; (8001a40 <ADC1_IRQHandler+0x10c>)
 80019e0:	601a      	str	r2, [r3, #0]

	//gDutyRef = 0.5f;

	//Input DutyRef, Lead Angle Output Duty
	sixStepTasks(gDutyRef, 0.0f, &gTheta, gDuty, outputMode);
 80019e2:	4b16      	ldr	r3, [pc, #88]	; (8001a3c <ADC1_IRQHandler+0x108>)
 80019e4:	edd3 7a00 	vldr	s15, [r3]
 80019e8:	1d3b      	adds	r3, r7, #4
 80019ea:	461a      	mov	r2, r3
 80019ec:	4915      	ldr	r1, [pc, #84]	; (8001a44 <ADC1_IRQHandler+0x110>)
 80019ee:	4816      	ldr	r0, [pc, #88]	; (8001a48 <ADC1_IRQHandler+0x114>)
 80019f0:	eddf 0a16 	vldr	s1, [pc, #88]	; 8001a4c <ADC1_IRQHandler+0x118>
 80019f4:	eeb0 0a67 	vmov.f32	s0, s15
 80019f8:	f7fe fe50 	bl	800069c <sixStepTasks>
  	//write IO signals
	writeOutputMode(outputMode);
 80019fc:	1d3b      	adds	r3, r7, #4
 80019fe:	4618      	mov	r0, r3
 8001a00:	f7fe fdc8 	bl	8000594 <writeOutputMode>
	writeDuty(gDuty);
 8001a04:	480f      	ldr	r0, [pc, #60]	; (8001a44 <ADC1_IRQHandler+0x110>)
 8001a06:	f7fe fe07 	bl	8000618 <writeDuty>
  
  //OpenLoopTasks(gDutyRef, 100.0f, gIuvw, gVdc, gDuty);
  //
  //VectorControlTasks(Idq_ref, gTheta, gIuvw, gVdc, gDuty);

	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8001a0a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001a0e:	4805      	ldr	r0, [pc, #20]	; (8001a24 <ADC1_IRQHandler+0xf0>)
 8001a10:	f002 f8a0 	bl	8003b54 <HAL_GPIO_TogglePin>
  /* USER CODE END ADC1_IRQn 1 */
}
 8001a14:	bf00      	nop
 8001a16:	3710      	adds	r7, #16
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	bd80      	pop	{r7, pc}
 8001a1c:	42c80000 	.word	0x42c80000
 8001a20:	200000f4 	.word	0x200000f4
 8001a24:	48000400 	.word	0x48000400
 8001a28:	20000093 	.word	0x20000093
 8001a2c:	200000a8 	.word	0x200000a8
 8001a30:	200000ac 	.word	0x200000ac
 8001a34:	200000b8 	.word	0x200000b8
 8001a38:	200000a4 	.word	0x200000a4
 8001a3c:	200000c0 	.word	0x200000c0
 8001a40:	bf800000 	.word	0xbf800000
 8001a44:	200000c4 	.word	0x200000c4
 8001a48:	200000a0 	.word	0x200000a0
 8001a4c:	00000000 	.word	0x00000000

08001a50 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001a50:	b480      	push	{r7}
 8001a52:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001a54:	4b06      	ldr	r3, [pc, #24]	; (8001a70 <SystemInit+0x20>)
 8001a56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001a5a:	4a05      	ldr	r2, [pc, #20]	; (8001a70 <SystemInit+0x20>)
 8001a5c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001a60:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a64:	bf00      	nop
 8001a66:	46bd      	mov	sp, r7
 8001a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6c:	4770      	bx	lr
 8001a6e:	bf00      	nop
 8001a70:	e000ed00 	.word	0xe000ed00

08001a74 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001a74:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001aac <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001a78:	f7ff ffea 	bl	8001a50 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001a7c:	480c      	ldr	r0, [pc, #48]	; (8001ab0 <LoopForever+0x6>)
  ldr r1, =_edata
 8001a7e:	490d      	ldr	r1, [pc, #52]	; (8001ab4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001a80:	4a0d      	ldr	r2, [pc, #52]	; (8001ab8 <LoopForever+0xe>)
  movs r3, #0
 8001a82:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a84:	e002      	b.n	8001a8c <LoopCopyDataInit>

08001a86 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a86:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a88:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a8a:	3304      	adds	r3, #4

08001a8c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a8c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a8e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a90:	d3f9      	bcc.n	8001a86 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a92:	4a0a      	ldr	r2, [pc, #40]	; (8001abc <LoopForever+0x12>)
  ldr r4, =_ebss
 8001a94:	4c0a      	ldr	r4, [pc, #40]	; (8001ac0 <LoopForever+0x16>)
  movs r3, #0
 8001a96:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a98:	e001      	b.n	8001a9e <LoopFillZerobss>

08001a9a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a9a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a9c:	3204      	adds	r2, #4

08001a9e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a9e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001aa0:	d3fb      	bcc.n	8001a9a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001aa2:	f005 fac7 	bl	8007034 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001aa6:	f7ff f9d3 	bl	8000e50 <main>

08001aaa <LoopForever>:

LoopForever:
    b LoopForever
 8001aaa:	e7fe      	b.n	8001aaa <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001aac:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8001ab0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ab4:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001ab8:	08007230 	.word	0x08007230
  ldr r2, =_sbss
 8001abc:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001ac0:	200002ac 	.word	0x200002ac

08001ac4 <CAN_RX1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001ac4:	e7fe      	b.n	8001ac4 <CAN_RX1_IRQHandler>
	...

08001ac8 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001acc:	4b08      	ldr	r3, [pc, #32]	; (8001af0 <HAL_Init+0x28>)
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	4a07      	ldr	r2, [pc, #28]	; (8001af0 <HAL_Init+0x28>)
 8001ad2:	f043 0310 	orr.w	r3, r3, #16
 8001ad6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ad8:	2003      	movs	r0, #3
 8001ada:	f001 fcc1 	bl	8003460 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001ade:	2000      	movs	r0, #0
 8001ae0:	f000 f808 	bl	8001af4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ae4:	f7ff fd1a 	bl	800151c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ae8:	2300      	movs	r3, #0
}
 8001aea:	4618      	mov	r0, r3
 8001aec:	bd80      	pop	{r7, pc}
 8001aee:	bf00      	nop
 8001af0:	40022000 	.word	0x40022000

08001af4 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b082      	sub	sp, #8
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001afc:	4b12      	ldr	r3, [pc, #72]	; (8001b48 <HAL_InitTick+0x54>)
 8001afe:	681a      	ldr	r2, [r3, #0]
 8001b00:	4b12      	ldr	r3, [pc, #72]	; (8001b4c <HAL_InitTick+0x58>)
 8001b02:	781b      	ldrb	r3, [r3, #0]
 8001b04:	4619      	mov	r1, r3
 8001b06:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b0a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b12:	4618      	mov	r0, r3
 8001b14:	f001 fcd9 	bl	80034ca <HAL_SYSTICK_Config>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d001      	beq.n	8001b22 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001b1e:	2301      	movs	r3, #1
 8001b20:	e00e      	b.n	8001b40 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	2b0f      	cmp	r3, #15
 8001b26:	d80a      	bhi.n	8001b3e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b28:	2200      	movs	r2, #0
 8001b2a:	6879      	ldr	r1, [r7, #4]
 8001b2c:	f04f 30ff 	mov.w	r0, #4294967295
 8001b30:	f001 fca1 	bl	8003476 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b34:	4a06      	ldr	r2, [pc, #24]	; (8001b50 <HAL_InitTick+0x5c>)
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	e000      	b.n	8001b40 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001b3e:	2301      	movs	r3, #1
}
 8001b40:	4618      	mov	r0, r3
 8001b42:	3708      	adds	r7, #8
 8001b44:	46bd      	mov	sp, r7
 8001b46:	bd80      	pop	{r7, pc}
 8001b48:	20000000 	.word	0x20000000
 8001b4c:	20000008 	.word	0x20000008
 8001b50:	20000004 	.word	0x20000004

08001b54 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b54:	b480      	push	{r7}
 8001b56:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b58:	4b06      	ldr	r3, [pc, #24]	; (8001b74 <HAL_IncTick+0x20>)
 8001b5a:	781b      	ldrb	r3, [r3, #0]
 8001b5c:	461a      	mov	r2, r3
 8001b5e:	4b06      	ldr	r3, [pc, #24]	; (8001b78 <HAL_IncTick+0x24>)
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	4413      	add	r3, r2
 8001b64:	4a04      	ldr	r2, [pc, #16]	; (8001b78 <HAL_IncTick+0x24>)
 8001b66:	6013      	str	r3, [r2, #0]
}
 8001b68:	bf00      	nop
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b70:	4770      	bx	lr
 8001b72:	bf00      	nop
 8001b74:	20000008 	.word	0x20000008
 8001b78:	200002a8 	.word	0x200002a8

08001b7c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	af00      	add	r7, sp, #0
  return uwTick;  
 8001b80:	4b03      	ldr	r3, [pc, #12]	; (8001b90 <HAL_GetTick+0x14>)
 8001b82:	681b      	ldr	r3, [r3, #0]
}
 8001b84:	4618      	mov	r0, r3
 8001b86:	46bd      	mov	sp, r7
 8001b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8c:	4770      	bx	lr
 8001b8e:	bf00      	nop
 8001b90:	200002a8 	.word	0x200002a8

08001b94 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001b94:	b480      	push	{r7}
 8001b96:	b083      	sub	sp, #12
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001b9c:	bf00      	nop
 8001b9e:	370c      	adds	r7, #12
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba6:	4770      	bx	lr

08001ba8 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	b083      	sub	sp, #12
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001bb0:	bf00      	nop
 8001bb2:	370c      	adds	r7, #12
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bba:	4770      	bx	lr

08001bbc <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8001bbc:	b480      	push	{r7}
 8001bbe:	b083      	sub	sp, #12
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindowCallback must be implemented in the user file.
  */
}
 8001bc4:	bf00      	nop
 8001bc6:	370c      	adds	r7, #12
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bce:	4770      	bx	lr

08001bd0 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	b083      	sub	sp, #12
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001bd8:	bf00      	nop
 8001bda:	370c      	adds	r7, #12
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be2:	4770      	bx	lr

08001be4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b09a      	sub	sp, #104	; 0x68
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001bec:	2300      	movs	r3, #0
 8001bee:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d101      	bne.n	8001c04 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8001c00:	2301      	movs	r3, #1
 8001c02:	e169      	b.n	8001ed8 <HAL_ADC_Init+0x2f4>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	691b      	ldr	r3, [r3, #16]
 8001c08:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c0e:	f003 0310 	and.w	r3, r3, #16
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d176      	bne.n	8001d04 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d152      	bne.n	8001cc4 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	2200      	movs	r2, #0
 8001c22:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	2200      	movs	r2, #0
 8001c28:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	2200      	movs	r2, #0
 8001c34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001c38:	6878      	ldr	r0, [r7, #4]
 8001c3a:	f7ff fc93 	bl	8001564 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	689b      	ldr	r3, [r3, #8]
 8001c44:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d13b      	bne.n	8001cc4 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8001c4c:	6878      	ldr	r0, [r7, #4]
 8001c4e:	f001 fad1 	bl	80031f4 <ADC_Disable>
 8001c52:	4603      	mov	r3, r0
 8001c54:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c5c:	f003 0310 	and.w	r3, r3, #16
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d12f      	bne.n	8001cc4 <HAL_ADC_Init+0xe0>
 8001c64:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d12b      	bne.n	8001cc4 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c70:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001c74:	f023 0302 	bic.w	r3, r3, #2
 8001c78:	f043 0202 	orr.w	r2, r3, #2
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	689a      	ldr	r2, [r3, #8]
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001c8e:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	689a      	ldr	r2, [r3, #8]
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001c9e:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001ca0:	4b8f      	ldr	r3, [pc, #572]	; (8001ee0 <HAL_ADC_Init+0x2fc>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	4a8f      	ldr	r2, [pc, #572]	; (8001ee4 <HAL_ADC_Init+0x300>)
 8001ca6:	fba2 2303 	umull	r2, r3, r2, r3
 8001caa:	0c9a      	lsrs	r2, r3, #18
 8001cac:	4613      	mov	r3, r2
 8001cae:	009b      	lsls	r3, r3, #2
 8001cb0:	4413      	add	r3, r2
 8001cb2:	005b      	lsls	r3, r3, #1
 8001cb4:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001cb6:	e002      	b.n	8001cbe <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8001cb8:	68bb      	ldr	r3, [r7, #8]
 8001cba:	3b01      	subs	r3, #1
 8001cbc:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001cbe:	68bb      	ldr	r3, [r7, #8]
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d1f9      	bne.n	8001cb8 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	689b      	ldr	r3, [r3, #8]
 8001cca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d007      	beq.n	8001ce2 <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	689b      	ldr	r3, [r3, #8]
 8001cd8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001cdc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001ce0:	d110      	bne.n	8001d04 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ce6:	f023 0312 	bic.w	r3, r3, #18
 8001cea:	f043 0210 	orr.w	r2, r3, #16
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cf6:	f043 0201 	orr.w	r2, r3, #1
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 8001cfe:	2301      	movs	r3, #1
 8001d00:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d08:	f003 0310 	and.w	r3, r3, #16
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	f040 80d6 	bne.w	8001ebe <HAL_ADC_Init+0x2da>
 8001d12:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	f040 80d1 	bne.w	8001ebe <HAL_ADC_Init+0x2da>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	689b      	ldr	r3, [r3, #8]
 8001d22:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	f040 80c9 	bne.w	8001ebe <HAL_ADC_Init+0x2da>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d30:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001d34:	f043 0202 	orr.w	r2, r3, #2
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001d3c:	4b6a      	ldr	r3, [pc, #424]	; (8001ee8 <HAL_ADC_Init+0x304>)
 8001d3e:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001d40:	2300      	movs	r3, #0
 8001d42:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	689b      	ldr	r3, [r3, #8]
 8001d4a:	f003 0303 	and.w	r3, r3, #3
 8001d4e:	2b01      	cmp	r3, #1
 8001d50:	d108      	bne.n	8001d64 <HAL_ADC_Init+0x180>
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	f003 0301 	and.w	r3, r3, #1
 8001d5c:	2b01      	cmp	r3, #1
 8001d5e:	d101      	bne.n	8001d64 <HAL_ADC_Init+0x180>
 8001d60:	2301      	movs	r3, #1
 8001d62:	e000      	b.n	8001d66 <HAL_ADC_Init+0x182>
 8001d64:	2300      	movs	r3, #0
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d11c      	bne.n	8001da4 <HAL_ADC_Init+0x1c0>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001d6a:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d010      	beq.n	8001d92 <HAL_ADC_Init+0x1ae>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	689b      	ldr	r3, [r3, #8]
 8001d74:	f003 0303 	and.w	r3, r3, #3
 8001d78:	2b01      	cmp	r3, #1
 8001d7a:	d107      	bne.n	8001d8c <HAL_ADC_Init+0x1a8>
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	f003 0301 	and.w	r3, r3, #1
 8001d84:	2b01      	cmp	r3, #1
 8001d86:	d101      	bne.n	8001d8c <HAL_ADC_Init+0x1a8>
 8001d88:	2301      	movs	r3, #1
 8001d8a:	e000      	b.n	8001d8e <HAL_ADC_Init+0x1aa>
 8001d8c:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d108      	bne.n	8001da4 <HAL_ADC_Init+0x1c0>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8001d92:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001d94:	689b      	ldr	r3, [r3, #8]
 8001d96:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	685b      	ldr	r3, [r3, #4]
 8001d9e:	431a      	orrs	r2, r3
 8001da0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001da2:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	7e5b      	ldrb	r3, [r3, #25]
 8001da8:	035b      	lsls	r3, r3, #13
 8001daa:	687a      	ldr	r2, [r7, #4]
 8001dac:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001dae:	2a01      	cmp	r2, #1
 8001db0:	d002      	beq.n	8001db8 <HAL_ADC_Init+0x1d4>
 8001db2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001db6:	e000      	b.n	8001dba <HAL_ADC_Init+0x1d6>
 8001db8:	2200      	movs	r2, #0
 8001dba:	431a      	orrs	r2, r3
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	68db      	ldr	r3, [r3, #12]
 8001dc0:	431a      	orrs	r2, r3
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	689b      	ldr	r3, [r3, #8]
 8001dc6:	4313      	orrs	r3, r2
 8001dc8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001dca:	4313      	orrs	r3, r2
 8001dcc:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001dd4:	2b01      	cmp	r3, #1
 8001dd6:	d11b      	bne.n	8001e10 <HAL_ADC_Init+0x22c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	7e5b      	ldrb	r3, [r3, #25]
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d109      	bne.n	8001df4 <HAL_ADC_Init+0x210>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001de4:	3b01      	subs	r3, #1
 8001de6:	045a      	lsls	r2, r3, #17
 8001de8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001dea:	4313      	orrs	r3, r2
 8001dec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001df0:	663b      	str	r3, [r7, #96]	; 0x60
 8001df2:	e00d      	b.n	8001e10 <HAL_ADC_Init+0x22c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001df8:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8001dfc:	f043 0220 	orr.w	r2, r3, #32
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e08:	f043 0201 	orr.w	r2, r3, #1
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e14:	2b01      	cmp	r3, #1
 8001e16:	d007      	beq.n	8001e28 <HAL_ADC_Init+0x244>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e20:	4313      	orrs	r3, r2
 8001e22:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001e24:	4313      	orrs	r3, r2
 8001e26:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	689b      	ldr	r3, [r3, #8]
 8001e2e:	f003 030c 	and.w	r3, r3, #12
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d114      	bne.n	8001e60 <HAL_ADC_Init+0x27c>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	68db      	ldr	r3, [r3, #12]
 8001e3c:	687a      	ldr	r2, [r7, #4]
 8001e3e:	6812      	ldr	r2, [r2, #0]
 8001e40:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001e44:	f023 0302 	bic.w	r3, r3, #2
 8001e48:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	7e1b      	ldrb	r3, [r3, #24]
 8001e4e:	039a      	lsls	r2, r3, #14
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001e56:	005b      	lsls	r3, r3, #1
 8001e58:	4313      	orrs	r3, r2
 8001e5a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001e5c:	4313      	orrs	r3, r2
 8001e5e:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	68da      	ldr	r2, [r3, #12]
 8001e66:	4b21      	ldr	r3, [pc, #132]	; (8001eec <HAL_ADC_Init+0x308>)
 8001e68:	4013      	ands	r3, r2
 8001e6a:	687a      	ldr	r2, [r7, #4]
 8001e6c:	6812      	ldr	r2, [r2, #0]
 8001e6e:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8001e70:	430b      	orrs	r3, r1
 8001e72:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	691b      	ldr	r3, [r3, #16]
 8001e78:	2b01      	cmp	r3, #1
 8001e7a:	d10c      	bne.n	8001e96 <HAL_ADC_Init+0x2b2>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e82:	f023 010f 	bic.w	r1, r3, #15
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	69db      	ldr	r3, [r3, #28]
 8001e8a:	1e5a      	subs	r2, r3, #1
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	430a      	orrs	r2, r1
 8001e92:	631a      	str	r2, [r3, #48]	; 0x30
 8001e94:	e007      	b.n	8001ea6 <HAL_ADC_Init+0x2c2>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	f022 020f 	bic.w	r2, r2, #15
 8001ea4:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eb0:	f023 0303 	bic.w	r3, r3, #3
 8001eb4:	f043 0201 	orr.w	r2, r3, #1
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	641a      	str	r2, [r3, #64]	; 0x40
 8001ebc:	e00a      	b.n	8001ed4 <HAL_ADC_Init+0x2f0>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ec2:	f023 0312 	bic.w	r3, r3, #18
 8001ec6:	f043 0210 	orr.w	r2, r3, #16
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8001ece:	2301      	movs	r3, #1
 8001ed0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8001ed4:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8001ed8:	4618      	mov	r0, r3
 8001eda:	3768      	adds	r7, #104	; 0x68
 8001edc:	46bd      	mov	sp, r7
 8001ede:	bd80      	pop	{r7, pc}
 8001ee0:	20000000 	.word	0x20000000
 8001ee4:	431bde83 	.word	0x431bde83
 8001ee8:	50000300 	.word	0x50000300
 8001eec:	fff0c007 	.word	0xfff0c007

08001ef0 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b086      	sub	sp, #24
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	60f8      	str	r0, [r7, #12]
 8001ef8:	60b9      	str	r1, [r7, #8]
 8001efa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001efc:	2300      	movs	r3, #0
 8001efe:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	689b      	ldr	r3, [r3, #8]
 8001f06:	f003 0304 	and.w	r3, r3, #4
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d17e      	bne.n	800200c <HAL_ADC_Start_DMA+0x11c>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001f14:	2b01      	cmp	r3, #1
 8001f16:	d101      	bne.n	8001f1c <HAL_ADC_Start_DMA+0x2c>
 8001f18:	2302      	movs	r3, #2
 8001f1a:	e07a      	b.n	8002012 <HAL_ADC_Start_DMA+0x122>
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	2201      	movs	r2, #1
 8001f20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    /* If multimode is enabled, dedicated function multimode conversion       */
    /* start DMA must be used.                                                */
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8001f24:	68f8      	ldr	r0, [r7, #12]
 8001f26:	f001 f901 	bl	800312c <ADC_Enable>
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	75fb      	strb	r3, [r7, #23]
      
      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8001f2e:	7dfb      	ldrb	r3, [r7, #23]
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d166      	bne.n	8002002 <HAL_ADC_Start_DMA+0x112>
      {
        /* Set ADC state                                                      */
        /* - Clear state bitfield related to regular group conversion results */
        /* - Set state bitfield related to regular operation                  */
        ADC_STATE_CLR_SET(hadc->State,
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f38:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001f3c:	f023 0301 	bic.w	r3, r3, #1
 8001f40:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	641a      	str	r2, [r3, #64]	; 0x40
        /* for all cases of multimode: independent mode, multimode ADC master */
        /* or multimode ADC slave (for devices with several ADCs):            */
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
        {
          /* Set ADC state (ADC independent or master) */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f4c:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	68db      	ldr	r3, [r3, #12]
 8001f5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d007      	beq.n	8001f72 <HAL_ADC_Start_DMA+0x82>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f66:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001f6a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	641a      	str	r2, [r3, #64]	; 0x40
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
          }
        }
        
        /* State machine update: Check if an injected conversion is ongoing */
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f76:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001f7a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001f7e:	d106      	bne.n	8001f8e <HAL_ADC_Start_DMA+0x9e>
        {
          /* Reset ADC error code fields related to conversions on group regular*/
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f84:	f023 0206 	bic.w	r2, r3, #6
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	645a      	str	r2, [r3, #68]	; 0x44
 8001f8c:	e002      	b.n	8001f94 <HAL_ADC_Start_DMA+0xa4>
        }
        else
        {
          /* Reset ADC all error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	2200      	movs	r2, #0
 8001f92:	645a      	str	r2, [r3, #68]	; 0x44
        }
        
        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	2200      	movs	r2, #0
 8001f98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        
        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001fa0:	4a1e      	ldr	r2, [pc, #120]	; (800201c <HAL_ADC_Start_DMA+0x12c>)
 8001fa2:	629a      	str	r2, [r3, #40]	; 0x28

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001fa8:	4a1d      	ldr	r2, [pc, #116]	; (8002020 <HAL_ADC_Start_DMA+0x130>)
 8001faa:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001fb0:	4a1c      	ldr	r2, [pc, #112]	; (8002024 <HAL_ADC_Start_DMA+0x134>)
 8001fb2:	631a      	str	r2, [r3, #48]	; 0x30
        /* start (in case of SW start):                                       */
        
        /* Clear regular group conversion flag and overrun flag */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	221c      	movs	r2, #28
 8001fba:	601a      	str	r2, [r3, #0]
        
        /* Enable ADC overrun interrupt */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	685a      	ldr	r2, [r3, #4]
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	f042 0210 	orr.w	r2, r2, #16
 8001fca:	605a      	str	r2, [r3, #4]
        
        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	68da      	ldr	r2, [r3, #12]
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	f042 0201 	orr.w	r2, r2, #1
 8001fda:	60da      	str	r2, [r3, #12]
        
        /* Start the DMA channel */
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	3340      	adds	r3, #64	; 0x40
 8001fe6:	4619      	mov	r1, r3
 8001fe8:	68ba      	ldr	r2, [r7, #8]
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	f001 fac0 	bl	8003570 <HAL_DMA_Start_IT>
                 
        /* Enable conversion of regular group.                                */
        /* If software start has been selected, conversion starts immediately.*/
        /* If external trigger has been selected, conversion will start at    */
        /* next trigger event.                                                */
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	689a      	ldr	r2, [r3, #8]
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	f042 0204 	orr.w	r2, r2, #4
 8001ffe:	609a      	str	r2, [r3, #8]
 8002000:	e006      	b.n	8002010 <HAL_ADC_Start_DMA+0x120>
        
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	2200      	movs	r2, #0
 8002006:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800200a:	e001      	b.n	8002010 <HAL_ADC_Start_DMA+0x120>
      __HAL_UNLOCK(hadc);
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800200c:	2302      	movs	r3, #2
 800200e:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002010:	7dfb      	ldrb	r3, [r7, #23]
}
 8002012:	4618      	mov	r0, r3
 8002014:	3718      	adds	r7, #24
 8002016:	46bd      	mov	sp, r7
 8002018:	bd80      	pop	{r7, pc}
 800201a:	bf00      	nop
 800201c:	08003061 	.word	0x08003061
 8002020:	080030db 	.word	0x080030db
 8002024:	080030f7 	.word	0x080030f7

08002028 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request.  
  * @param  hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b088      	sub	sp, #32
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0U; /* flag set if overrun occurrence has to be considered as an error */
 8002030:	2300      	movs	r3, #0
 8002032:	61fb      	str	r3, [r7, #28]
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 8002034:	2300      	movs	r3, #0
 8002036:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr_jqm = 0x0U;
 8002038:	2300      	movs	r3, #0
 800203a:	617b      	str	r3, [r7, #20]
  uint32_t tmp_isr = hadc->Instance->ISR;
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	613b      	str	r3, [r7, #16]
  uint32_t tmp_ier = hadc->Instance->IER;
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	685b      	ldr	r3, [r3, #4]
 800204a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if( (((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800204c:	693b      	ldr	r3, [r7, #16]
 800204e:	f003 0304 	and.w	r3, r3, #4
 8002052:	2b00      	cmp	r3, #0
 8002054:	d004      	beq.n	8002060 <HAL_ADC_IRQHandler+0x38>
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	f003 0304 	and.w	r3, r3, #4
 800205c:	2b00      	cmp	r3, #0
 800205e:	d109      	bne.n	8002074 <HAL_ADC_IRQHandler+0x4c>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS))   )
 8002060:	693b      	ldr	r3, [r7, #16]
 8002062:	f003 0308 	and.w	r3, r3, #8
  if( (((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002066:	2b00      	cmp	r3, #0
 8002068:	d05a      	beq.n	8002120 <HAL_ADC_IRQHandler+0xf8>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS))   )
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	f003 0308 	and.w	r3, r3, #8
 8002070:	2b00      	cmp	r3, #0
 8002072:	d055      	beq.n	8002120 <HAL_ADC_IRQHandler+0xf8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002078:	f003 0310 	and.w	r3, r3, #16
 800207c:	2b00      	cmp	r3, #0
 800207e:	d105      	bne.n	800208c <HAL_ADC_IRQHandler+0x64>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002084:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	641a      	str	r2, [r3, #64]	; 0x40
    /* Get relevant register CFGR in ADC instance of ADC master or slave    */
    /* in function of multimode state (for devices with multimode           */
    /* available).                                                          */
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	68db      	ldr	r3, [r3, #12]
 8002092:	61bb      	str	r3, [r7, #24]
    }
    
    /* Disable interruption if no further conversion upcoming by regular      */
    /* external trigger or by continuous mode,                                */
    /* and if scan sequence if completed.                                     */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	68db      	ldr	r3, [r3, #12]
 800209a:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d137      	bne.n	8002112 <HAL_ADC_IRQHandler+0xea>
       (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == RESET)  )
 80020a2:	69bb      	ldr	r3, [r7, #24]
 80020a4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d132      	bne.n	8002112 <HAL_ADC_IRQHandler+0xea>
    {
      /* If End of Sequence is reached, disable interrupts */
      if((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS)
 80020ac:	693b      	ldr	r3, [r7, #16]
 80020ae:	f003 0308 	and.w	r3, r3, #8
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d02d      	beq.n	8002112 <HAL_ADC_IRQHandler+0xea>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	689b      	ldr	r3, [r3, #8]
 80020bc:	f003 0304 	and.w	r3, r3, #4
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d11a      	bne.n	80020fa <HAL_ADC_IRQHandler+0xd2>
        {
          /* Disable ADC end of sequence conversion interrupt */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	685a      	ldr	r2, [r3, #4]
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	f022 020c 	bic.w	r2, r2, #12
 80020d2:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020d8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	641a      	str	r2, [r3, #64]	; 0x40
          
          if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020e4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d112      	bne.n	8002112 <HAL_ADC_IRQHandler+0xea>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020f0:	f043 0201 	orr.w	r2, r3, #1
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	641a      	str	r2, [r3, #64]	; 0x40
 80020f8:	e00b      	b.n	8002112 <HAL_ADC_IRQHandler+0xea>
          }
        }
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020fe:	f043 0210 	orr.w	r2, r3, #16
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	641a      	str	r2, [r3, #64]	; 0x40
        
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800210a:	f043 0201 	orr.w	r2, r3, #1
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	645a      	str	r2, [r3, #68]	; 0x44
    /*       from EOC or EOS, possibility to use:                             */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8002112:	6878      	ldr	r0, [r7, #4]
 8002114:	f7ff fd3e 	bl	8001b94 <HAL_ADC_ConvCpltCallback>
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved      */
    /*       data.                                                            */
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS) );
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	220c      	movs	r2, #12
 800211e:	601a      	str	r2, [r3, #0]
  }
  
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if( (((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002120:	693b      	ldr	r3, [r7, #16]
 8002122:	f003 0320 	and.w	r3, r3, #32
 8002126:	2b00      	cmp	r3, #0
 8002128:	d004      	beq.n	8002134 <HAL_ADC_IRQHandler+0x10c>
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	f003 0320 	and.w	r3, r3, #32
 8002130:	2b00      	cmp	r3, #0
 8002132:	d109      	bne.n	8002148 <HAL_ADC_IRQHandler+0x120>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS))   )
 8002134:	693b      	ldr	r3, [r7, #16]
 8002136:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if( (((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800213a:	2b00      	cmp	r3, #0
 800213c:	d069      	beq.n	8002212 <HAL_ADC_IRQHandler+0x1ea>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS))   )
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002144:	2b00      	cmp	r3, #0
 8002146:	d064      	beq.n	8002212 <HAL_ADC_IRQHandler+0x1ea>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800214c:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	641a      	str	r2, [r3, #64]	; 0x40
    /* Get relevant register CFGR in ADC instance of ADC master or slave      */
    /* in function of multimode state (for devices with multimode             */
    /* available).                                                            */
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	68db      	ldr	r3, [r3, #12]
 800215a:	61bb      	str	r3, [r7, #24]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc))
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002162:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8002166:	2b00      	cmp	r3, #0
 8002168:	d14c      	bne.n	8002204 <HAL_ADC_IRQHandler+0x1dc>
    {
      if((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    ||
 800216a:	69bb      	ldr	r3, [r7, #24]
 800216c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002170:	2b00      	cmp	r3, #0
 8002172:	d00b      	beq.n	800218c <HAL_ADC_IRQHandler+0x164>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	68db      	ldr	r3, [r3, #12]
 800217a:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
      if((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    ||
 800217e:	2b00      	cmp	r3, #0
 8002180:	d140      	bne.n	8002204 <HAL_ADC_IRQHandler+0x1dc>
          (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )   )
 8002182:	69bb      	ldr	r3, [r7, #24]
 8002184:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 8002188:	2b00      	cmp	r3, #0
 800218a:	d13b      	bne.n	8002204 <HAL_ADC_IRQHandler+0x1dc>
      {
        /* If End of Sequence is reached, disable interrupts */
        if((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS)
 800218c:	693b      	ldr	r3, [r7, #16]
 800218e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002192:	2b00      	cmp	r3, #0
 8002194:	d036      	beq.n	8002204 <HAL_ADC_IRQHandler+0x1dc>
          /* Get relevant register CFGR in ADC instance of ADC master or slave  */
          /* in function of multimode state (for devices with multimode         */
          /* available).                                                        */
          if (ADC_NONMULTIMODE_INJ_OR_MULTIMODEMASTER(hadc))
          {
            tmp_cfgr_jqm = READ_REG(hadc->Instance->CFGR); 
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	68db      	ldr	r3, [r3, #12]
 800219c:	617b      	str	r3, [r7, #20]
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if(READ_BIT(tmp_cfgr_jqm, ADC_CFGR_JQM) == RESET)
 800219e:	697b      	ldr	r3, [r7, #20]
 80021a0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d12d      	bne.n	8002204 <HAL_ADC_IRQHandler+0x1dc>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (ADC_IS_CONVERSION_ONGOING_INJECTED(hadc) == RESET)
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	689b      	ldr	r3, [r3, #8]
 80021ae:	f003 0308 	and.w	r3, r3, #8
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d11a      	bne.n	80021ec <HAL_ADC_IRQHandler+0x1c4>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	685a      	ldr	r2, [r3, #4]
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80021c4:	605a      	str	r2, [r3, #4]
              
              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021ca:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	641a      	str	r2, [r3, #64]	; 0x40
              
              if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d112      	bne.n	8002204 <HAL_ADC_IRQHandler+0x1dc>
              { 
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021e2:	f043 0201 	orr.w	r2, r3, #1
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	641a      	str	r2, [r3, #64]	; 0x40
 80021ea:	e00b      	b.n	8002204 <HAL_ADC_IRQHandler+0x1dc>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021f0:	f043 0210 	orr.w	r2, r3, #16
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	641a      	str	r2, [r3, #64]	; 0x40
              
              /* Set ADC error code to ADC IP internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021fc:	f043 0201 	orr.w	r2, r3, #1
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	645a      	str	r2, [r3, #68]	; 0x44
    /*       from JEOC or JEOS, possibility to use:                           */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_JEOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002204:	6878      	ldr	r0, [r7, #4]
 8002206:	f000 f93b 	bl	8002480 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	2260      	movs	r2, #96	; 0x60
 8002210:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 1 flag ========== */
  if(((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8002212:	693b      	ldr	r3, [r7, #16]
 8002214:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002218:	2b00      	cmp	r3, #0
 800221a:	d011      	beq.n	8002240 <HAL_ADC_IRQHandler+0x218>
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002222:	2b00      	cmp	r3, #0
 8002224:	d00c      	beq.n	8002240 <HAL_ADC_IRQHandler+0x218>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800222a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002232:	6878      	ldr	r0, [r7, #4]
 8002234:	f7ff fcc2 	bl	8001bbc <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	2280      	movs	r2, #128	; 0x80
 800223e:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 2 flag ========== */
  if(((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8002240:	693b      	ldr	r3, [r7, #16]
 8002242:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002246:	2b00      	cmp	r3, #0
 8002248:	d012      	beq.n	8002270 <HAL_ADC_IRQHandler+0x248>
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002250:	2b00      	cmp	r3, #0
 8002252:	d00d      	beq.n	8002270 <HAL_ADC_IRQHandler+0x248>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002258:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 2 callback */
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8002260:	6878      	ldr	r0, [r7, #4]
 8002262:	f000 f921 	bl	80024a8 <HAL_ADCEx_LevelOutOfWindow2Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800226e:	601a      	str	r2, [r3, #0]
  } 
  
  /* ========== Check analog watchdog 3 flag ========== */
  if(((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8002270:	693b      	ldr	r3, [r7, #16]
 8002272:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002276:	2b00      	cmp	r3, #0
 8002278:	d012      	beq.n	80022a0 <HAL_ADC_IRQHandler+0x278>
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002280:	2b00      	cmp	r3, #0
 8002282:	d00d      	beq.n	80022a0 <HAL_ADC_IRQHandler+0x278>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002288:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 3 callback */
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8002290:	6878      	ldr	r0, [r7, #4]
 8002292:	f000 f913 	bl	80024bc <HAL_ADCEx_LevelOutOfWindow3Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800229e:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check Overrun flag ========== */
  if(((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 80022a0:	693b      	ldr	r3, [r7, #16]
 80022a2:	f003 0310 	and.w	r3, r3, #16
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d03b      	beq.n	8002322 <HAL_ADC_IRQHandler+0x2fa>
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	f003 0310 	and.w	r3, r3, #16
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d036      	beq.n	8002322 <HAL_ADC_IRQHandler+0x2fa>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and         */
    /* without overrun ")                                                     */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80022b8:	2b01      	cmp	r3, #1
 80022ba:	d102      	bne.n	80022c2 <HAL_ADC_IRQHandler+0x29a>
    {
      overrun_error = 1U;
 80022bc:	2301      	movs	r3, #1
 80022be:	61fb      	str	r3, [r7, #28]
 80022c0:	e019      	b.n	80022f6 <HAL_ADC_IRQHandler+0x2ce>
    else
    {
      /* Pointer to the common control register to which is belonging hadc    */
      /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common */
      /* control registers)                                                   */
      tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80022c2:	4b29      	ldr	r3, [pc, #164]	; (8002368 <HAL_ADC_IRQHandler+0x340>)
 80022c4:	60bb      	str	r3, [r7, #8]
      
      /* Check DMA configuration, depending on MultiMode set or not */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 80022c6:	68bb      	ldr	r3, [r7, #8]
 80022c8:	689b      	ldr	r3, [r3, #8]
 80022ca:	f003 031f 	and.w	r3, r3, #31
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d109      	bne.n	80022e6 <HAL_ADC_IRQHandler+0x2be>
      {
        if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	68db      	ldr	r3, [r3, #12]
 80022d8:	f003 0301 	and.w	r3, r3, #1
 80022dc:	2b01      	cmp	r3, #1
 80022de:	d10a      	bne.n	80022f6 <HAL_ADC_IRQHandler+0x2ce>
        {
          overrun_error = 1U;  
 80022e0:	2301      	movs	r3, #1
 80022e2:	61fb      	str	r3, [r7, #28]
 80022e4:	e007      	b.n	80022f6 <HAL_ADC_IRQHandler+0x2ce>
        }
      }
      else
      {
        /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
        if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 80022e6:	68bb      	ldr	r3, [r7, #8]
 80022e8:	689b      	ldr	r3, [r3, #8]
 80022ea:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d001      	beq.n	80022f6 <HAL_ADC_IRQHandler+0x2ce>
        {
          overrun_error = 1U;  
 80022f2:	2301      	movs	r3, #1
 80022f4:	61fb      	str	r3, [r7, #28]
        }
      }
    }
    
    if (overrun_error == 1U)
 80022f6:	69fb      	ldr	r3, [r7, #28]
 80022f8:	2b01      	cmp	r3, #1
 80022fa:	d10e      	bne.n	800231a <HAL_ADC_IRQHandler+0x2f2>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002300:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	641a      	str	r2, [r3, #64]	; 0x40
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800230c:	f043 0202 	orr.w	r2, r3, #2
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002314:	6878      	ldr	r0, [r7, #4]
 8002316:	f7ff fc5b 	bl	8001bd0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	2210      	movs	r2, #16
 8002320:	601a      	str	r2, [r3, #0]

  }
  
  
  /* ========== Check Injected context queue overflow flag ========== */
  if(((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8002322:	693b      	ldr	r3, [r7, #16]
 8002324:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002328:	2b00      	cmp	r3, #0
 800232a:	d018      	beq.n	800235e <HAL_ADC_IRQHandler+0x336>
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002332:	2b00      	cmp	r3, #0
 8002334:	d013      	beq.n	800235e <HAL_ADC_IRQHandler+0x336>
  {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800233a:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	641a      	str	r2, [r3, #64]	; 0x40
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002346:	f043 0208 	orr.w	r2, r3, #8
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002356:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8002358:	6878      	ldr	r0, [r7, #4]
 800235a:	f000 f89b 	bl	8002494 <HAL_ADCEx_InjectedQueueOverflowCallback>
  }
  
}
 800235e:	bf00      	nop
 8002360:	3720      	adds	r7, #32
 8002362:	46bd      	mov	sp, r7
 8002364:	bd80      	pop	{r7, pc}
 8002366:	bf00      	nop
 8002368:	50000300 	.word	0x50000300

0800236c <HAL_ADCEx_InjectedStart_IT>:
  *         For ADC master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStart_IT(ADC_HandleTypeDef* hadc)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	b084      	sub	sp, #16
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002374:	2300      	movs	r3, #0
 8002376:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_INJECTED(hadc) == RESET)
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	689b      	ldr	r3, [r3, #8]
 800237e:	f003 0308 	and.w	r3, r3, #8
 8002382:	2b00      	cmp	r3, #0
 8002384:	d175      	bne.n	8002472 <HAL_ADCEx_InjectedStart_IT+0x106>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800238c:	2b01      	cmp	r3, #1
 800238e:	d101      	bne.n	8002394 <HAL_ADCEx_InjectedStart_IT+0x28>
 8002390:	2302      	movs	r3, #2
 8002392:	e071      	b.n	8002478 <HAL_ADCEx_InjectedStart_IT+0x10c>
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	2201      	movs	r2, #1
 8002398:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800239c:	6878      	ldr	r0, [r7, #4]
 800239e:	f000 fec5 	bl	800312c <ADC_Enable>
 80023a2:	4603      	mov	r3, r0
 80023a4:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
      /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80023a6:	7bfb      	ldrb	r3, [r7, #15]
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d15d      	bne.n	8002468 <HAL_ADCEx_InjectedStart_IT+0xfc>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to injected group conversion results  */
      /* - Set state bitfield related to injected operation                   */
      ADC_STATE_CLR_SET(hadc->State,
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023b0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80023b4:	f023 0301 	bic.w	r3, r3, #1
 80023b8:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Case of independent mode or multimode(for devices with several ADCs):*/
      /* Set multimode state.                                                 */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023c4:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Check if a regular conversion is ongoing */
      /* Note: On this device, there is no ADC error code fields related to   */
      /*       conversions on group injected only. In case of conversion on   */
      /*       going on group regular, no error code is reset.                */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d102      	bne.n	80023de <HAL_ADCEx_InjectedStart_IT+0x72>
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	2200      	movs	r2, #0
 80023dc:	645a      	str	r2, [r3, #68]	; 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	2200      	movs	r2, #0
 80023e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      
      /* Clear injected group conversion flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JEOC | ADC_FLAG_JEOS));
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	2260      	movs	r2, #96	; 0x60
 80023ec:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC Injected context queue overflow interrupt if this feature */
      /* is enabled.                                                          */
      if ((hadc->Instance->CFGR & ADC_CFGR_JQM) != RESET)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	68db      	ldr	r3, [r3, #12]
 80023f4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d007      	beq.n	800240c <HAL_ADCEx_InjectedStart_IT+0xa0>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_FLAG_JQOVF);
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	685a      	ldr	r2, [r3, #4]
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800240a:	605a      	str	r2, [r3, #4]
      }
      
      /* Enable ADC end of conversion interrupt */
      switch(hadc->Init.EOCSelection)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	695b      	ldr	r3, [r3, #20]
 8002410:	2b08      	cmp	r3, #8
 8002412:	d110      	bne.n	8002436 <HAL_ADCEx_InjectedStart_IT+0xca>
      {
        case ADC_EOC_SEQ_CONV: 
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	685a      	ldr	r2, [r3, #4]
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f022 0220 	bic.w	r2, r2, #32
 8002422:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	685a      	ldr	r2, [r3, #4]
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002432:	605a      	str	r2, [r3, #4]
          break;
 8002434:	e008      	b.n	8002448 <HAL_ADCEx_InjectedStart_IT+0xdc>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	685a      	ldr	r2, [r3, #4]
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 8002444:	605a      	str	r2, [r3, #4]
          break;
 8002446:	bf00      	nop
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (HAL_IS_BIT_CLR(hadc->Instance->CFGR, ADC_CFGR_JAUTO) && 
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	68db      	ldr	r3, [r3, #12]
 800244e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002452:	2b00      	cmp	r3, #0
 8002454:	d10f      	bne.n	8002476 <HAL_ADCEx_InjectedStart_IT+0x10a>
          ADC_NONMULTIMODE_INJ_OR_MULTIMODEMASTER(hadc)          )
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_JADSTART);
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	689a      	ldr	r2, [r3, #8]
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	f042 0208 	orr.w	r2, r2, #8
 8002464:	609a      	str	r2, [r3, #8]
 8002466:	e006      	b.n	8002476 <HAL_ADCEx_InjectedStart_IT+0x10a>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	2200      	movs	r2, #0
 800246c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8002470:	e001      	b.n	8002476 <HAL_ADCEx_InjectedStart_IT+0x10a>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002472:	2302      	movs	r3, #2
 8002474:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002476:	7bfb      	ldrb	r3, [r7, #15]
}
 8002478:	4618      	mov	r0, r3
 800247a:	3710      	adds	r7, #16
 800247c:	46bd      	mov	sp, r7
 800247e:	bd80      	pop	{r7, pc}

08002480 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002480:	b480      	push	{r7}
 8002482:	b083      	sub	sp, #12
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8002488:	bf00      	nop
 800248a:	370c      	adds	r7, #12
 800248c:	46bd      	mov	sp, r7
 800248e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002492:	4770      	bx	lr

08002494 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef* hadc)
{
 8002494:	b480      	push	{r7}
 8002496:	b083      	sub	sp, #12
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented 
            in the user file.
  */
}
 800249c:	bf00      	nop
 800249e:	370c      	adds	r7, #12
 80024a0:	46bd      	mov	sp, r7
 80024a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a6:	4770      	bx	lr

080024a8 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef* hadc)
{
 80024a8:	b480      	push	{r7}
 80024aa:	b083      	sub	sp, #12
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindow2Callback must be implemented in the user file.
  */
}
 80024b0:	bf00      	nop
 80024b2:	370c      	adds	r7, #12
 80024b4:	46bd      	mov	sp, r7
 80024b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ba:	4770      	bx	lr

080024bc <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef* hadc)
{
 80024bc:	b480      	push	{r7}
 80024be:	b083      	sub	sp, #12
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindow3Callback must be implemented in the user file.
  */
}
 80024c4:	bf00      	nop
 80024c6:	370c      	adds	r7, #12
 80024c8:	46bd      	mov	sp, r7
 80024ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ce:	4770      	bx	lr

080024d0 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80024d0:	b480      	push	{r7}
 80024d2:	b09b      	sub	sp, #108	; 0x6c
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
 80024d8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80024da:	2300      	movs	r3, #0
 80024dc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 80024e0:	2300      	movs	r3, #0
 80024e2:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80024ea:	2b01      	cmp	r3, #1
 80024ec:	d101      	bne.n	80024f2 <HAL_ADC_ConfigChannel+0x22>
 80024ee:	2302      	movs	r3, #2
 80024f0:	e299      	b.n	8002a26 <HAL_ADC_ConfigChannel+0x556>
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	2201      	movs	r2, #1
 80024f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	689b      	ldr	r3, [r3, #8]
 8002500:	f003 0304 	and.w	r3, r3, #4
 8002504:	2b00      	cmp	r3, #0
 8002506:	f040 827d 	bne.w	8002a04 <HAL_ADC_ConfigChannel+0x534>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	685b      	ldr	r3, [r3, #4]
 800250e:	2b04      	cmp	r3, #4
 8002510:	d81c      	bhi.n	800254c <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002518:	683b      	ldr	r3, [r7, #0]
 800251a:	685a      	ldr	r2, [r3, #4]
 800251c:	4613      	mov	r3, r2
 800251e:	005b      	lsls	r3, r3, #1
 8002520:	4413      	add	r3, r2
 8002522:	005b      	lsls	r3, r3, #1
 8002524:	461a      	mov	r2, r3
 8002526:	231f      	movs	r3, #31
 8002528:	4093      	lsls	r3, r2
 800252a:	43db      	mvns	r3, r3
 800252c:	4019      	ands	r1, r3
 800252e:	683b      	ldr	r3, [r7, #0]
 8002530:	6818      	ldr	r0, [r3, #0]
 8002532:	683b      	ldr	r3, [r7, #0]
 8002534:	685a      	ldr	r2, [r3, #4]
 8002536:	4613      	mov	r3, r2
 8002538:	005b      	lsls	r3, r3, #1
 800253a:	4413      	add	r3, r2
 800253c:	005b      	lsls	r3, r3, #1
 800253e:	fa00 f203 	lsl.w	r2, r0, r3
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	430a      	orrs	r2, r1
 8002548:	631a      	str	r2, [r3, #48]	; 0x30
 800254a:	e063      	b.n	8002614 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 800254c:	683b      	ldr	r3, [r7, #0]
 800254e:	685b      	ldr	r3, [r3, #4]
 8002550:	2b09      	cmp	r3, #9
 8002552:	d81e      	bhi.n	8002592 <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800255a:	683b      	ldr	r3, [r7, #0]
 800255c:	685a      	ldr	r2, [r3, #4]
 800255e:	4613      	mov	r3, r2
 8002560:	005b      	lsls	r3, r3, #1
 8002562:	4413      	add	r3, r2
 8002564:	005b      	lsls	r3, r3, #1
 8002566:	3b1e      	subs	r3, #30
 8002568:	221f      	movs	r2, #31
 800256a:	fa02 f303 	lsl.w	r3, r2, r3
 800256e:	43db      	mvns	r3, r3
 8002570:	4019      	ands	r1, r3
 8002572:	683b      	ldr	r3, [r7, #0]
 8002574:	6818      	ldr	r0, [r3, #0]
 8002576:	683b      	ldr	r3, [r7, #0]
 8002578:	685a      	ldr	r2, [r3, #4]
 800257a:	4613      	mov	r3, r2
 800257c:	005b      	lsls	r3, r3, #1
 800257e:	4413      	add	r3, r2
 8002580:	005b      	lsls	r3, r3, #1
 8002582:	3b1e      	subs	r3, #30
 8002584:	fa00 f203 	lsl.w	r2, r0, r3
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	430a      	orrs	r2, r1
 800258e:	635a      	str	r2, [r3, #52]	; 0x34
 8002590:	e040      	b.n	8002614 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8002592:	683b      	ldr	r3, [r7, #0]
 8002594:	685b      	ldr	r3, [r3, #4]
 8002596:	2b0e      	cmp	r3, #14
 8002598:	d81e      	bhi.n	80025d8 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80025a0:	683b      	ldr	r3, [r7, #0]
 80025a2:	685a      	ldr	r2, [r3, #4]
 80025a4:	4613      	mov	r3, r2
 80025a6:	005b      	lsls	r3, r3, #1
 80025a8:	4413      	add	r3, r2
 80025aa:	005b      	lsls	r3, r3, #1
 80025ac:	3b3c      	subs	r3, #60	; 0x3c
 80025ae:	221f      	movs	r2, #31
 80025b0:	fa02 f303 	lsl.w	r3, r2, r3
 80025b4:	43db      	mvns	r3, r3
 80025b6:	4019      	ands	r1, r3
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	6818      	ldr	r0, [r3, #0]
 80025bc:	683b      	ldr	r3, [r7, #0]
 80025be:	685a      	ldr	r2, [r3, #4]
 80025c0:	4613      	mov	r3, r2
 80025c2:	005b      	lsls	r3, r3, #1
 80025c4:	4413      	add	r3, r2
 80025c6:	005b      	lsls	r3, r3, #1
 80025c8:	3b3c      	subs	r3, #60	; 0x3c
 80025ca:	fa00 f203 	lsl.w	r2, r0, r3
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	430a      	orrs	r2, r1
 80025d4:	639a      	str	r2, [r3, #56]	; 0x38
 80025d6:	e01d      	b.n	8002614 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 80025de:	683b      	ldr	r3, [r7, #0]
 80025e0:	685a      	ldr	r2, [r3, #4]
 80025e2:	4613      	mov	r3, r2
 80025e4:	005b      	lsls	r3, r3, #1
 80025e6:	4413      	add	r3, r2
 80025e8:	005b      	lsls	r3, r3, #1
 80025ea:	3b5a      	subs	r3, #90	; 0x5a
 80025ec:	221f      	movs	r2, #31
 80025ee:	fa02 f303 	lsl.w	r3, r2, r3
 80025f2:	43db      	mvns	r3, r3
 80025f4:	4019      	ands	r1, r3
 80025f6:	683b      	ldr	r3, [r7, #0]
 80025f8:	6818      	ldr	r0, [r3, #0]
 80025fa:	683b      	ldr	r3, [r7, #0]
 80025fc:	685a      	ldr	r2, [r3, #4]
 80025fe:	4613      	mov	r3, r2
 8002600:	005b      	lsls	r3, r3, #1
 8002602:	4413      	add	r3, r2
 8002604:	005b      	lsls	r3, r3, #1
 8002606:	3b5a      	subs	r3, #90	; 0x5a
 8002608:	fa00 f203 	lsl.w	r2, r0, r3
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	430a      	orrs	r2, r1
 8002612:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	689b      	ldr	r3, [r3, #8]
 800261a:	f003 030c 	and.w	r3, r3, #12
 800261e:	2b00      	cmp	r3, #0
 8002620:	f040 80e5 	bne.w	80027ee <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8002624:	683b      	ldr	r3, [r7, #0]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	2b09      	cmp	r3, #9
 800262a:	d91c      	bls.n	8002666 <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	6999      	ldr	r1, [r3, #24]
 8002632:	683b      	ldr	r3, [r7, #0]
 8002634:	681a      	ldr	r2, [r3, #0]
 8002636:	4613      	mov	r3, r2
 8002638:	005b      	lsls	r3, r3, #1
 800263a:	4413      	add	r3, r2
 800263c:	3b1e      	subs	r3, #30
 800263e:	2207      	movs	r2, #7
 8002640:	fa02 f303 	lsl.w	r3, r2, r3
 8002644:	43db      	mvns	r3, r3
 8002646:	4019      	ands	r1, r3
 8002648:	683b      	ldr	r3, [r7, #0]
 800264a:	6898      	ldr	r0, [r3, #8]
 800264c:	683b      	ldr	r3, [r7, #0]
 800264e:	681a      	ldr	r2, [r3, #0]
 8002650:	4613      	mov	r3, r2
 8002652:	005b      	lsls	r3, r3, #1
 8002654:	4413      	add	r3, r2
 8002656:	3b1e      	subs	r3, #30
 8002658:	fa00 f203 	lsl.w	r2, r0, r3
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	430a      	orrs	r2, r1
 8002662:	619a      	str	r2, [r3, #24]
 8002664:	e019      	b.n	800269a <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	6959      	ldr	r1, [r3, #20]
 800266c:	683b      	ldr	r3, [r7, #0]
 800266e:	681a      	ldr	r2, [r3, #0]
 8002670:	4613      	mov	r3, r2
 8002672:	005b      	lsls	r3, r3, #1
 8002674:	4413      	add	r3, r2
 8002676:	2207      	movs	r2, #7
 8002678:	fa02 f303 	lsl.w	r3, r2, r3
 800267c:	43db      	mvns	r3, r3
 800267e:	4019      	ands	r1, r3
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	6898      	ldr	r0, [r3, #8]
 8002684:	683b      	ldr	r3, [r7, #0]
 8002686:	681a      	ldr	r2, [r3, #0]
 8002688:	4613      	mov	r3, r2
 800268a:	005b      	lsls	r3, r3, #1
 800268c:	4413      	add	r3, r2
 800268e:	fa00 f203 	lsl.w	r2, r0, r3
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	430a      	orrs	r2, r1
 8002698:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 800269a:	683b      	ldr	r3, [r7, #0]
 800269c:	695a      	ldr	r2, [r3, #20]
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	68db      	ldr	r3, [r3, #12]
 80026a4:	08db      	lsrs	r3, r3, #3
 80026a6:	f003 0303 	and.w	r3, r3, #3
 80026aa:	005b      	lsls	r3, r3, #1
 80026ac:	fa02 f303 	lsl.w	r3, r2, r3
 80026b0:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	691b      	ldr	r3, [r3, #16]
 80026b6:	3b01      	subs	r3, #1
 80026b8:	2b03      	cmp	r3, #3
 80026ba:	d84f      	bhi.n	800275c <HAL_ADC_ConfigChannel+0x28c>
 80026bc:	a201      	add	r2, pc, #4	; (adr r2, 80026c4 <HAL_ADC_ConfigChannel+0x1f4>)
 80026be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026c2:	bf00      	nop
 80026c4:	080026d5 	.word	0x080026d5
 80026c8:	080026f7 	.word	0x080026f7
 80026cc:	08002719 	.word	0x08002719
 80026d0:	0800273b 	.word	0x0800273b
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80026da:	4b99      	ldr	r3, [pc, #612]	; (8002940 <HAL_ADC_ConfigChannel+0x470>)
 80026dc:	4013      	ands	r3, r2
 80026de:	683a      	ldr	r2, [r7, #0]
 80026e0:	6812      	ldr	r2, [r2, #0]
 80026e2:	0691      	lsls	r1, r2, #26
 80026e4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80026e6:	430a      	orrs	r2, r1
 80026e8:	431a      	orrs	r2, r3
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80026f2:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80026f4:	e07e      	b.n	80027f4 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80026fc:	4b90      	ldr	r3, [pc, #576]	; (8002940 <HAL_ADC_ConfigChannel+0x470>)
 80026fe:	4013      	ands	r3, r2
 8002700:	683a      	ldr	r2, [r7, #0]
 8002702:	6812      	ldr	r2, [r2, #0]
 8002704:	0691      	lsls	r1, r2, #26
 8002706:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002708:	430a      	orrs	r2, r1
 800270a:	431a      	orrs	r2, r3
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002714:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002716:	e06d      	b.n	80027f4 <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800271e:	4b88      	ldr	r3, [pc, #544]	; (8002940 <HAL_ADC_ConfigChannel+0x470>)
 8002720:	4013      	ands	r3, r2
 8002722:	683a      	ldr	r2, [r7, #0]
 8002724:	6812      	ldr	r2, [r2, #0]
 8002726:	0691      	lsls	r1, r2, #26
 8002728:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800272a:	430a      	orrs	r2, r1
 800272c:	431a      	orrs	r2, r3
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002736:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002738:	e05c      	b.n	80027f4 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8002740:	4b7f      	ldr	r3, [pc, #508]	; (8002940 <HAL_ADC_ConfigChannel+0x470>)
 8002742:	4013      	ands	r3, r2
 8002744:	683a      	ldr	r2, [r7, #0]
 8002746:	6812      	ldr	r2, [r2, #0]
 8002748:	0691      	lsls	r1, r2, #26
 800274a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800274c:	430a      	orrs	r2, r1
 800274e:	431a      	orrs	r2, r3
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002758:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800275a:	e04b      	b.n	80027f4 <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002762:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	069b      	lsls	r3, r3, #26
 800276c:	429a      	cmp	r2, r3
 800276e:	d107      	bne.n	8002780 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800277e:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002786:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800278a:	683b      	ldr	r3, [r7, #0]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	069b      	lsls	r3, r3, #26
 8002790:	429a      	cmp	r2, r3
 8002792:	d107      	bne.n	80027a4 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80027a2:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80027aa:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80027ae:	683b      	ldr	r3, [r7, #0]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	069b      	lsls	r3, r3, #26
 80027b4:	429a      	cmp	r2, r3
 80027b6:	d107      	bne.n	80027c8 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80027c6:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80027ce:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80027d2:	683b      	ldr	r3, [r7, #0]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	069b      	lsls	r3, r3, #26
 80027d8:	429a      	cmp	r2, r3
 80027da:	d10a      	bne.n	80027f2 <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80027ea:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 80027ec:	e001      	b.n	80027f2 <HAL_ADC_ConfigChannel+0x322>
    }

  }
 80027ee:	bf00      	nop
 80027f0:	e000      	b.n	80027f4 <HAL_ADC_ConfigChannel+0x324>
      break;
 80027f2:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	689b      	ldr	r3, [r3, #8]
 80027fa:	f003 0303 	and.w	r3, r3, #3
 80027fe:	2b01      	cmp	r3, #1
 8002800:	d108      	bne.n	8002814 <HAL_ADC_ConfigChannel+0x344>
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f003 0301 	and.w	r3, r3, #1
 800280c:	2b01      	cmp	r3, #1
 800280e:	d101      	bne.n	8002814 <HAL_ADC_ConfigChannel+0x344>
 8002810:	2301      	movs	r3, #1
 8002812:	e000      	b.n	8002816 <HAL_ADC_ConfigChannel+0x346>
 8002814:	2300      	movs	r3, #0
 8002816:	2b00      	cmp	r3, #0
 8002818:	f040 80ff 	bne.w	8002a1a <HAL_ADC_ConfigChannel+0x54a>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 800281c:	683b      	ldr	r3, [r7, #0]
 800281e:	68db      	ldr	r3, [r3, #12]
 8002820:	2b01      	cmp	r3, #1
 8002822:	d00f      	beq.n	8002844 <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 800282c:	683b      	ldr	r3, [r7, #0]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	2201      	movs	r2, #1
 8002832:	fa02 f303 	lsl.w	r3, r2, r3
 8002836:	43da      	mvns	r2, r3
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	400a      	ands	r2, r1
 800283e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8002842:	e049      	b.n	80028d8 <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 800284c:	683b      	ldr	r3, [r7, #0]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	2201      	movs	r2, #1
 8002852:	409a      	lsls	r2, r3
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	430a      	orrs	r2, r1
 800285a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 800285e:	683b      	ldr	r3, [r7, #0]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	2b09      	cmp	r3, #9
 8002864:	d91c      	bls.n	80028a0 <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	6999      	ldr	r1, [r3, #24]
 800286c:	683b      	ldr	r3, [r7, #0]
 800286e:	681a      	ldr	r2, [r3, #0]
 8002870:	4613      	mov	r3, r2
 8002872:	005b      	lsls	r3, r3, #1
 8002874:	4413      	add	r3, r2
 8002876:	3b1b      	subs	r3, #27
 8002878:	2207      	movs	r2, #7
 800287a:	fa02 f303 	lsl.w	r3, r2, r3
 800287e:	43db      	mvns	r3, r3
 8002880:	4019      	ands	r1, r3
 8002882:	683b      	ldr	r3, [r7, #0]
 8002884:	6898      	ldr	r0, [r3, #8]
 8002886:	683b      	ldr	r3, [r7, #0]
 8002888:	681a      	ldr	r2, [r3, #0]
 800288a:	4613      	mov	r3, r2
 800288c:	005b      	lsls	r3, r3, #1
 800288e:	4413      	add	r3, r2
 8002890:	3b1b      	subs	r3, #27
 8002892:	fa00 f203 	lsl.w	r2, r0, r3
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	430a      	orrs	r2, r1
 800289c:	619a      	str	r2, [r3, #24]
 800289e:	e01b      	b.n	80028d8 <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	6959      	ldr	r1, [r3, #20]
 80028a6:	683b      	ldr	r3, [r7, #0]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	1c5a      	adds	r2, r3, #1
 80028ac:	4613      	mov	r3, r2
 80028ae:	005b      	lsls	r3, r3, #1
 80028b0:	4413      	add	r3, r2
 80028b2:	2207      	movs	r2, #7
 80028b4:	fa02 f303 	lsl.w	r3, r2, r3
 80028b8:	43db      	mvns	r3, r3
 80028ba:	4019      	ands	r1, r3
 80028bc:	683b      	ldr	r3, [r7, #0]
 80028be:	6898      	ldr	r0, [r3, #8]
 80028c0:	683b      	ldr	r3, [r7, #0]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	1c5a      	adds	r2, r3, #1
 80028c6:	4613      	mov	r3, r2
 80028c8:	005b      	lsls	r3, r3, #1
 80028ca:	4413      	add	r3, r2
 80028cc:	fa00 f203 	lsl.w	r2, r0, r3
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	430a      	orrs	r2, r1
 80028d6:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80028d8:	4b1a      	ldr	r3, [pc, #104]	; (8002944 <HAL_ADC_ConfigChannel+0x474>)
 80028da:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80028dc:	683b      	ldr	r3, [r7, #0]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	2b10      	cmp	r3, #16
 80028e2:	d105      	bne.n	80028f0 <HAL_ADC_ConfigChannel+0x420>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80028e4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80028e6:	689b      	ldr	r3, [r3, #8]
 80028e8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d014      	beq.n	800291a <HAL_ADC_ConfigChannel+0x44a>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80028f0:	683b      	ldr	r3, [r7, #0]
 80028f2:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80028f4:	2b11      	cmp	r3, #17
 80028f6:	d105      	bne.n	8002904 <HAL_ADC_ConfigChannel+0x434>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80028f8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80028fa:	689b      	ldr	r3, [r3, #8]
 80028fc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8002900:	2b00      	cmp	r3, #0
 8002902:	d00a      	beq.n	800291a <HAL_ADC_ConfigChannel+0x44a>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8002904:	683b      	ldr	r3, [r7, #0]
 8002906:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8002908:	2b12      	cmp	r3, #18
 800290a:	f040 8086 	bne.w	8002a1a <HAL_ADC_ConfigChannel+0x54a>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 800290e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002910:	689b      	ldr	r3, [r3, #8]
 8002912:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8002916:	2b00      	cmp	r3, #0
 8002918:	d17f      	bne.n	8002a1a <HAL_ADC_ConfigChannel+0x54a>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 800291a:	2300      	movs	r3, #0
 800291c:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	689b      	ldr	r3, [r3, #8]
 8002924:	f003 0303 	and.w	r3, r3, #3
 8002928:	2b01      	cmp	r3, #1
 800292a:	d10d      	bne.n	8002948 <HAL_ADC_ConfigChannel+0x478>
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f003 0301 	and.w	r3, r3, #1
 8002936:	2b01      	cmp	r3, #1
 8002938:	d106      	bne.n	8002948 <HAL_ADC_ConfigChannel+0x478>
 800293a:	2301      	movs	r3, #1
 800293c:	e005      	b.n	800294a <HAL_ADC_ConfigChannel+0x47a>
 800293e:	bf00      	nop
 8002940:	83fff000 	.word	0x83fff000
 8002944:	50000300 	.word	0x50000300
 8002948:	2300      	movs	r3, #0
 800294a:	2b00      	cmp	r3, #0
 800294c:	d150      	bne.n	80029f0 <HAL_ADC_ConfigChannel+0x520>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800294e:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8002950:	2b00      	cmp	r3, #0
 8002952:	d010      	beq.n	8002976 <HAL_ADC_ConfigChannel+0x4a6>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	689b      	ldr	r3, [r3, #8]
 8002958:	f003 0303 	and.w	r3, r3, #3
 800295c:	2b01      	cmp	r3, #1
 800295e:	d107      	bne.n	8002970 <HAL_ADC_ConfigChannel+0x4a0>
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f003 0301 	and.w	r3, r3, #1
 8002968:	2b01      	cmp	r3, #1
 800296a:	d101      	bne.n	8002970 <HAL_ADC_ConfigChannel+0x4a0>
 800296c:	2301      	movs	r3, #1
 800296e:	e000      	b.n	8002972 <HAL_ADC_ConfigChannel+0x4a2>
 8002970:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002972:	2b00      	cmp	r3, #0
 8002974:	d13c      	bne.n	80029f0 <HAL_ADC_ConfigChannel+0x520>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002976:	683b      	ldr	r3, [r7, #0]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	2b10      	cmp	r3, #16
 800297c:	d11d      	bne.n	80029ba <HAL_ADC_ConfigChannel+0x4ea>
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002986:	d118      	bne.n	80029ba <HAL_ADC_ConfigChannel+0x4ea>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8002988:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800298a:	689b      	ldr	r3, [r3, #8]
 800298c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002990:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002992:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002994:	4b27      	ldr	r3, [pc, #156]	; (8002a34 <HAL_ADC_ConfigChannel+0x564>)
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	4a27      	ldr	r2, [pc, #156]	; (8002a38 <HAL_ADC_ConfigChannel+0x568>)
 800299a:	fba2 2303 	umull	r2, r3, r2, r3
 800299e:	0c9a      	lsrs	r2, r3, #18
 80029a0:	4613      	mov	r3, r2
 80029a2:	009b      	lsls	r3, r3, #2
 80029a4:	4413      	add	r3, r2
 80029a6:	005b      	lsls	r3, r3, #1
 80029a8:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80029aa:	e002      	b.n	80029b2 <HAL_ADC_ConfigChannel+0x4e2>
          {
            wait_loop_index--;
 80029ac:	68bb      	ldr	r3, [r7, #8]
 80029ae:	3b01      	subs	r3, #1
 80029b0:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80029b2:	68bb      	ldr	r3, [r7, #8]
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d1f9      	bne.n	80029ac <HAL_ADC_ConfigChannel+0x4dc>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80029b8:	e02e      	b.n	8002a18 <HAL_ADC_ConfigChannel+0x548>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 80029ba:	683b      	ldr	r3, [r7, #0]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	2b11      	cmp	r3, #17
 80029c0:	d10b      	bne.n	80029da <HAL_ADC_ConfigChannel+0x50a>
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80029ca:	d106      	bne.n	80029da <HAL_ADC_ConfigChannel+0x50a>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 80029cc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80029ce:	689b      	ldr	r3, [r3, #8]
 80029d0:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 80029d4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80029d6:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80029d8:	e01e      	b.n	8002a18 <HAL_ADC_ConfigChannel+0x548>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 80029da:	683b      	ldr	r3, [r7, #0]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	2b12      	cmp	r3, #18
 80029e0:	d11a      	bne.n	8002a18 <HAL_ADC_ConfigChannel+0x548>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 80029e2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80029e4:	689b      	ldr	r3, [r3, #8]
 80029e6:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80029ea:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80029ec:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80029ee:	e013      	b.n	8002a18 <HAL_ADC_ConfigChannel+0x548>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029f4:	f043 0220 	orr.w	r2, r3, #32
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 80029fc:	2301      	movs	r3, #1
 80029fe:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8002a02:	e00a      	b.n	8002a1a <HAL_ADC_ConfigChannel+0x54a>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a08:	f043 0220 	orr.w	r2, r3, #32
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8002a10:	2301      	movs	r3, #1
 8002a12:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8002a16:	e000      	b.n	8002a1a <HAL_ADC_ConfigChannel+0x54a>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002a18:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002a22:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8002a26:	4618      	mov	r0, r3
 8002a28:	376c      	adds	r7, #108	; 0x6c
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a30:	4770      	bx	lr
 8002a32:	bf00      	nop
 8002a34:	20000000 	.word	0x20000000
 8002a38:	431bde83 	.word	0x431bde83

08002a3c <HAL_ADCEx_InjectedConfigChannel>:
  * @param  sConfigInjected Structure of ADC injected group and ADC channel for
  *         injected group.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef* hadc, ADC_InjectionConfTypeDef* sConfigInjected)
{
 8002a3c:	b480      	push	{r7}
 8002a3e:	b09d      	sub	sp, #116	; 0x74
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	6078      	str	r0, [r7, #4]
 8002a44:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a46:	2300      	movs	r3, #0
 8002a48:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	60fb      	str	r3, [r7, #12]
  
  /* Injected context queue feature: temporary JSQR variables defined in      */
  /* static to be passed over calls of this function                          */
  uint32_t tmp_JSQR_ContextQueueBeingBuilt = 0U;
 8002a50:	2300      	movs	r3, #0
 8002a52:	66bb      	str	r3, [r7, #104]	; 0x68
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfigInjected->InjectedChannel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002a5a:	2b01      	cmp	r3, #1
 8002a5c:	d101      	bne.n	8002a62 <HAL_ADCEx_InjectedConfigChannel+0x26>
 8002a5e:	2302      	movs	r3, #2
 8002a60:	e2f3      	b.n	800304a <HAL_ADCEx_InjectedConfigChannel+0x60e>
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	2201      	movs	r2, #1
 8002a66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /*      injected channel rank. It is entered into queue only when all       */
  /*      injected ranks have been set.                                       */
  /*   Note: Scan mode is not present by hardware on this device, but used    */
  /*   by software for alignment over all STM32 devices.                      */
  
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	691b      	ldr	r3, [r3, #16]
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d003      	beq.n	8002a7a <HAL_ADCEx_InjectedConfigChannel+0x3e>
      (sConfigInjected->InjectedNbrOfConversion == 1U)  )
 8002a72:	683b      	ldr	r3, [r7, #0]
 8002a74:	699b      	ldr	r3, [r3, #24]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8002a76:	2b01      	cmp	r3, #1
 8002a78:	d132      	bne.n	8002ae0 <HAL_ADCEx_InjectedConfigChannel+0xa4>
    /*    (scan mode disabled, only rank 1 used)                              */
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - channel set to rank 1 (scan mode disabled, only rank 1 used)        */
    
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8002a7a:	683b      	ldr	r3, [r7, #0]
 8002a7c:	685b      	ldr	r3, [r3, #4]
 8002a7e:	2b01      	cmp	r3, #1
 8002a80:	d124      	bne.n	8002acc <HAL_ADCEx_InjectedConfigChannel+0x90>
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8002a82:	683b      	ldr	r3, [r7, #0]
 8002a84:	6a1b      	ldr	r3, [r3, #32]
 8002a86:	2b01      	cmp	r3, #1
 8002a88:	d00c      	beq.n	8002aa4 <HAL_ADCEx_InjectedConfigChannel+0x68>
      {
        SET_BIT(tmp_JSQR_ContextQueueBeingBuilt, ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1) |
 8002a8a:	683b      	ldr	r3, [r7, #0]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	021a      	lsls	r2, r3, #8
 8002a90:	683b      	ldr	r3, [r7, #0]
 8002a92:	6a1b      	ldr	r3, [r3, #32]
 8002a94:	431a      	orrs	r2, r3
 8002a96:	683b      	ldr	r3, [r7, #0]
 8002a98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a9a:	4313      	orrs	r3, r2
 8002a9c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8002a9e:	4313      	orrs	r3, r2
 8002aa0:	66bb      	str	r3, [r7, #104]	; 0x68
 8002aa2:	e005      	b.n	8002ab0 <HAL_ADCEx_InjectedConfigChannel+0x74>
                                                 ADC_JSQR_JEXTSEL_SET(hadc, sConfigInjected->ExternalTrigInjecConv) |
                                                 sConfigInjected->ExternalTrigInjecConvEdge                          );
      }
      else
      {
        SET_BIT(tmp_JSQR_ContextQueueBeingBuilt, ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1) );
 8002aa4:	683b      	ldr	r3, [r7, #0]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	021b      	lsls	r3, r3, #8
 8002aaa:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8002aac:	4313      	orrs	r3, r2
 8002aae:	66bb      	str	r3, [r7, #104]	; 0x68
      }
      
      /* Update ADC register JSQR */
      MODIFY_REG(hadc->Instance->JSQR           ,
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002ab6:	4b9c      	ldr	r3, [pc, #624]	; (8002d28 <HAL_ADCEx_InjectedConfigChannel+0x2ec>)
 8002ab8:	4013      	ands	r3, r2
 8002aba:	687a      	ldr	r2, [r7, #4]
 8002abc:	6812      	ldr	r2, [r2, #0]
 8002abe:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8002ac0:	430b      	orrs	r3, r1
 8002ac2:	64d3      	str	r3, [r2, #76]	; 0x4c
                 ADC_JSQR_JEXTSEL |
                 ADC_JSQR_JL                    ,
                 tmp_JSQR_ContextQueueBeingBuilt );
      
      /* For debug and informative reasons, hadc handle saves JSQR setting */
      hadc->InjectionConfig.ContextQueue = tmp_JSQR_ContextQueueBeingBuilt;
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8002ac8:	649a      	str	r2, [r3, #72]	; 0x48
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8002aca:	e060      	b.n	8002b8e <HAL_ADCEx_InjectedConfigChannel+0x152>
    /* If another injected rank than rank1 was intended to be set, and could  */
    /* not due to ScanConvMode disabled, error is reported.                   */
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ad0:	f043 0220 	orr.w	r2, r3, #32
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	641a      	str	r2, [r3, #64]	; 0x40
      
      tmp_hal_status = HAL_ERROR;
 8002ad8:	2301      	movs	r3, #1
 8002ada:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8002ade:	e056      	b.n	8002b8e <HAL_ADCEx_InjectedConfigChannel+0x152>
    /* Procedure to define injected context register JSQR over successive     */
    /* calls of this function, for each injected channel rank:                */
    
    /* 1. Start new context and set parameters related to all injected        */
    /*    channels: injected sequence length and trigger                      */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d121      	bne.n	8002b2c <HAL_ADCEx_InjectedConfigChannel+0xf0>
    {
      /* Initialize number of channels that will be configured on the context */
      /*  being built                                                         */
      hadc->InjectionConfig.ChannelCount = sConfigInjected->InjectedNbrOfConversion;
 8002ae8:	683b      	ldr	r3, [r7, #0]
 8002aea:	699a      	ldr	r2, [r3, #24]
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	64da      	str	r2, [r3, #76]	; 0x4c
      /* Initialize value that will be set into register JSQR */
      hadc->InjectionConfig.ContextQueue = 0x00000000U;
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	2200      	movs	r2, #0
 8002af4:	649a      	str	r2, [r3, #72]	; 0x48
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8002af6:	683b      	ldr	r3, [r7, #0]
 8002af8:	6a1b      	ldr	r3, [r3, #32]
 8002afa:	2b01      	cmp	r3, #1
 8002afc:	d00e      	beq.n	8002b1c <HAL_ADCEx_InjectedConfigChannel+0xe0>
      {
        SET_BIT(hadc->InjectionConfig.ContextQueue, (sConfigInjected->InjectedNbrOfConversion - 1U)           |
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002b02:	683b      	ldr	r3, [r7, #0]
 8002b04:	699b      	ldr	r3, [r3, #24]
 8002b06:	1e59      	subs	r1, r3, #1
 8002b08:	683b      	ldr	r3, [r7, #0]
 8002b0a:	6a1b      	ldr	r3, [r3, #32]
 8002b0c:	4319      	orrs	r1, r3
 8002b0e:	683b      	ldr	r3, [r7, #0]
 8002b10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b12:	430b      	orrs	r3, r1
 8002b14:	431a      	orrs	r2, r3
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	649a      	str	r2, [r3, #72]	; 0x48
 8002b1a:	e007      	b.n	8002b2c <HAL_ADCEx_InjectedConfigChannel+0xf0>
                                                    ADC_JSQR_JEXTSEL_SET(hadc, sConfigInjected->ExternalTrigInjecConv) |
                                                    sConfigInjected->ExternalTrigInjecConvEdge                          );        
      }
      else
      {
        SET_BIT(hadc->InjectionConfig.ContextQueue, (sConfigInjected->InjectedNbrOfConversion - 1U) );        
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002b20:	683b      	ldr	r3, [r7, #0]
 8002b22:	699b      	ldr	r3, [r3, #24]
 8002b24:	3b01      	subs	r3, #1
 8002b26:	431a      	orrs	r2, r3
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	649a      	str	r2, [r3, #72]	; 0x48

      /* 2. Continue setting of context under definition with parameter       */
      /*    related to each channel: channel rank sequence                    */
      
      /* Set the JSQx bits for the selected rank */
      MODIFY_REG(hadc->InjectionConfig.ContextQueue                                          ,
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	6c99      	ldr	r1, [r3, #72]	; 0x48
 8002b30:	683b      	ldr	r3, [r7, #0]
 8002b32:	685a      	ldr	r2, [r3, #4]
 8002b34:	4613      	mov	r3, r2
 8002b36:	005b      	lsls	r3, r3, #1
 8002b38:	4413      	add	r3, r2
 8002b3a:	005b      	lsls	r3, r3, #1
 8002b3c:	3302      	adds	r3, #2
 8002b3e:	221f      	movs	r2, #31
 8002b40:	fa02 f303 	lsl.w	r3, r2, r3
 8002b44:	43db      	mvns	r3, r3
 8002b46:	4019      	ands	r1, r3
 8002b48:	683b      	ldr	r3, [r7, #0]
 8002b4a:	6818      	ldr	r0, [r3, #0]
 8002b4c:	683b      	ldr	r3, [r7, #0]
 8002b4e:	685a      	ldr	r2, [r3, #4]
 8002b50:	4613      	mov	r3, r2
 8002b52:	005b      	lsls	r3, r3, #1
 8002b54:	4413      	add	r3, r2
 8002b56:	005b      	lsls	r3, r3, #1
 8002b58:	3302      	adds	r3, #2
 8002b5a:	fa00 f303 	lsl.w	r3, r0, r3
 8002b5e:	ea41 0203 	orr.w	r2, r1, r3
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	649a      	str	r2, [r3, #72]	; 0x48
                 ADC_JSQR_RK(ADC_SQR3_SQ10, sConfigInjected->InjectedRank)                   ,
                 ADC_JSQR_RK(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank) );
      
      /* Decrease channel count after setting into temporary JSQR variable */
      hadc->InjectionConfig.ChannelCount --;
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b6a:	1e5a      	subs	r2, r3, #1
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	64da      	str	r2, [r3, #76]	; 0x4c
      
      /* 3. End of context setting: If last channel set, then write context   */
      /*    into register JSQR and make it enter into queue                   */
      if (hadc->InjectionConfig.ChannelCount == 0U)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d10a      	bne.n	8002b8e <HAL_ADCEx_InjectedConfigChannel+0x152>
      {
        /* Update ADC register JSQR */
        MODIFY_REG(hadc->Instance->JSQR              ,
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002b7e:	4b6a      	ldr	r3, [pc, #424]	; (8002d28 <HAL_ADCEx_InjectedConfigChannel+0x2ec>)
 8002b80:	4013      	ands	r3, r2
 8002b82:	687a      	ldr	r2, [r7, #4]
 8002b84:	6c91      	ldr	r1, [r2, #72]	; 0x48
 8002b86:	687a      	ldr	r2, [r7, #4]
 8002b88:	6812      	ldr	r2, [r2, #0]
 8002b8a:	430b      	orrs	r3, r1
 8002b8c:	64d3      	str	r3, [r2, #76]	; 0x4c
  /* conversion on going on injected group:                                   */
  /*  - Injected context queue: Queue disable (active context is kept) or     */
  /*    enable (context decremented, up to 2 contexts queued)                 */
  /*  - Injected discontinuous mode: can be enabled only if auto-injected     */
  /*    mode is disabled.                                                     */
  if (ADC_IS_CONVERSION_ONGOING_INJECTED(hadc) == RESET)
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	689b      	ldr	r3, [r3, #8]
 8002b94:	f003 0308 	and.w	r3, r3, #8
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d12d      	bne.n	8002bf8 <HAL_ADCEx_InjectedConfigChannel+0x1bc>
  {     
    /* If auto-injected mode is disabled: no constraint                       */
    if (sConfigInjected->AutoInjectedConv == DISABLE)
 8002b9c:	683b      	ldr	r3, [r7, #0]
 8002b9e:	7f5b      	ldrb	r3, [r3, #29]
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d110      	bne.n	8002bc6 <HAL_ADCEx_InjectedConfigChannel+0x18a>
    {
      MODIFY_REG(hadc->Instance->CFGR                                                            ,
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	68db      	ldr	r3, [r3, #12]
 8002baa:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8002bae:	683b      	ldr	r3, [r7, #0]
 8002bb0:	7f9b      	ldrb	r3, [r3, #30]
 8002bb2:	055a      	lsls	r2, r3, #21
 8002bb4:	683b      	ldr	r3, [r7, #0]
 8002bb6:	7f1b      	ldrb	r3, [r3, #28]
 8002bb8:	051b      	lsls	r3, r3, #20
 8002bba:	431a      	orrs	r2, r3
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	430a      	orrs	r2, r1
 8002bc2:	60da      	str	r2, [r3, #12]
 8002bc4:	e018      	b.n	8002bf8 <HAL_ADCEx_InjectedConfigChannel+0x1bc>
    }
    /* If auto-injected mode is enabled: Injected discontinuous setting is    */
    /* discarded.                                                             */
    else
    {
      MODIFY_REG(hadc->Instance->CFGR                                                ,
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	68db      	ldr	r3, [r3, #12]
 8002bcc:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	7f9b      	ldrb	r3, [r3, #30]
 8002bd4:	055a      	lsls	r2, r3, #21
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	430a      	orrs	r2, r1
 8002bdc:	60da      	str	r2, [r3, #12]
                 ADC_CFGR_JDISCEN                                                    ,
                 ADC_CFGR_INJECT_CONTEXT_QUEUE((uint32_t)sConfigInjected->QueueInjectedContext) );
      
      /* If injected discontinuous mode was intended to be set and could not  */
      /* due to auto-injected enabled, error is reported.                     */
      if (sConfigInjected->InjectedDiscontinuousConvMode == ENABLE)
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	7f1b      	ldrb	r3, [r3, #28]
 8002be2:	2b01      	cmp	r3, #1
 8002be4:	d108      	bne.n	8002bf8 <HAL_ADCEx_InjectedConfigChannel+0x1bc>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bea:	f043 0220 	orr.w	r2, r3, #32
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 8002bf2:	2301      	movs	r3, #1
 8002bf4:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  /* conversion on going on regular and injected groups:                      */
  /*  - Automatic injected conversion: can be enabled if injected group       */
  /*    external triggers are disabled.                                       */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	689b      	ldr	r3, [r3, #8]
 8002bfe:	f003 030c 	and.w	r3, r3, #12
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	f040 8110 	bne.w	8002e28 <HAL_ADCEx_InjectedConfigChannel+0x3ec>
  {    
    /* If injected group external triggers are disabled (set to injected      */
    /* software start): no constraint                                         */
    if (sConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 8002c08:	683b      	ldr	r3, [r7, #0]
 8002c0a:	6a1b      	ldr	r3, [r3, #32]
 8002c0c:	2b01      	cmp	r3, #1
 8002c0e:	d10c      	bne.n	8002c2a <HAL_ADCEx_InjectedConfigChannel+0x1ee>
    {
      MODIFY_REG(hadc->Instance->CFGR                                              ,
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	68db      	ldr	r3, [r3, #12]
 8002c16:	f023 7100 	bic.w	r1, r3, #33554432	; 0x2000000
 8002c1a:	683b      	ldr	r3, [r7, #0]
 8002c1c:	7f5b      	ldrb	r3, [r3, #29]
 8002c1e:	065a      	lsls	r2, r3, #25
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	430a      	orrs	r2, r1
 8002c26:	60da      	str	r2, [r3, #12]
 8002c28:	e014      	b.n	8002c54 <HAL_ADCEx_InjectedConfigChannel+0x218>
    /* If Automatic injected conversion was intended to be set and could not  */
    /* due to injected group external triggers enabled, error is reported.    */
    else
    {
      /* Disable Automatic injected conversion */
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	68da      	ldr	r2, [r3, #12]
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 8002c38:	60da      	str	r2, [r3, #12]
      
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 8002c3a:	683b      	ldr	r3, [r7, #0]
 8002c3c:	7f5b      	ldrb	r3, [r3, #29]
 8002c3e:	2b01      	cmp	r3, #1
 8002c40:	d108      	bne.n	8002c54 <HAL_ADCEx_InjectedConfigChannel+0x218>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c46:	f043 0220 	orr.w	r2, r3, #32
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 8002c4e:	2301      	movs	r3, #1
 8002c50:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
    }
      

    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfigInjected->InjectedChannel >= ADC_CHANNEL_10)
 8002c54:	683b      	ldr	r3, [r7, #0]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	2b09      	cmp	r3, #9
 8002c5a:	d91c      	bls.n	8002c96 <HAL_ADCEx_InjectedConfigChannel+0x25a>
    {
      MODIFY_REG(hadc->Instance->SMPR2                                                             ,
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	6999      	ldr	r1, [r3, #24]
 8002c62:	683b      	ldr	r3, [r7, #0]
 8002c64:	681a      	ldr	r2, [r3, #0]
 8002c66:	4613      	mov	r3, r2
 8002c68:	005b      	lsls	r3, r3, #1
 8002c6a:	4413      	add	r3, r2
 8002c6c:	3b1e      	subs	r3, #30
 8002c6e:	2207      	movs	r2, #7
 8002c70:	fa02 f303 	lsl.w	r3, r2, r3
 8002c74:	43db      	mvns	r3, r3
 8002c76:	4019      	ands	r1, r3
 8002c78:	683b      	ldr	r3, [r7, #0]
 8002c7a:	6898      	ldr	r0, [r3, #8]
 8002c7c:	683b      	ldr	r3, [r7, #0]
 8002c7e:	681a      	ldr	r2, [r3, #0]
 8002c80:	4613      	mov	r3, r2
 8002c82:	005b      	lsls	r3, r3, #1
 8002c84:	4413      	add	r3, r2
 8002c86:	3b1e      	subs	r3, #30
 8002c88:	fa00 f203 	lsl.w	r2, r0, r3
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	430a      	orrs	r2, r1
 8002c92:	619a      	str	r2, [r3, #24]
 8002c94:	e019      	b.n	8002cca <HAL_ADCEx_InjectedConfigChannel+0x28e>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfigInjected->InjectedChannel)                      ,
                 ADC_SMPR2(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                                                             ,
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	6959      	ldr	r1, [r3, #20]
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	681a      	ldr	r2, [r3, #0]
 8002ca0:	4613      	mov	r3, r2
 8002ca2:	005b      	lsls	r3, r3, #1
 8002ca4:	4413      	add	r3, r2
 8002ca6:	2207      	movs	r2, #7
 8002ca8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cac:	43db      	mvns	r3, r3
 8002cae:	4019      	ands	r1, r3
 8002cb0:	683b      	ldr	r3, [r7, #0]
 8002cb2:	6898      	ldr	r0, [r3, #8]
 8002cb4:	683b      	ldr	r3, [r7, #0]
 8002cb6:	681a      	ldr	r2, [r3, #0]
 8002cb8:	4613      	mov	r3, r2
 8002cba:	005b      	lsls	r3, r3, #1
 8002cbc:	4413      	add	r3, r2
 8002cbe:	fa00 f203 	lsl.w	r2, r0, r3
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	430a      	orrs	r2, r1
 8002cc8:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */
    
    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfigInjected->InjectedOffset);
 8002cca:	683b      	ldr	r3, [r7, #0]
 8002ccc:	695a      	ldr	r2, [r3, #20]
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	68db      	ldr	r3, [r3, #12]
 8002cd4:	08db      	lsrs	r3, r3, #3
 8002cd6:	f003 0303 	and.w	r3, r3, #3
 8002cda:	005b      	lsls	r3, r3, #1
 8002cdc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ce0:	667b      	str	r3, [r7, #100]	; 0x64
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfigInjected->InjectedOffsetNumber)
 8002ce2:	683b      	ldr	r3, [r7, #0]
 8002ce4:	691b      	ldr	r3, [r3, #16]
 8002ce6:	3b01      	subs	r3, #1
 8002ce8:	2b03      	cmp	r3, #3
 8002cea:	d854      	bhi.n	8002d96 <HAL_ADCEx_InjectedConfigChannel+0x35a>
 8002cec:	a201      	add	r2, pc, #4	; (adr r2, 8002cf4 <HAL_ADCEx_InjectedConfigChannel+0x2b8>)
 8002cee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cf2:	bf00      	nop
 8002cf4:	08002d05 	.word	0x08002d05
 8002cf8:	08002d31 	.word	0x08002d31
 8002cfc:	08002d53 	.word	0x08002d53
 8002d00:	08002d75 	.word	0x08002d75
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1                               ,
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002d0a:	4b08      	ldr	r3, [pc, #32]	; (8002d2c <HAL_ADCEx_InjectedConfigChannel+0x2f0>)
 8002d0c:	4013      	ands	r3, r2
 8002d0e:	683a      	ldr	r2, [r7, #0]
 8002d10:	6812      	ldr	r2, [r2, #0]
 8002d12:	0691      	lsls	r1, r2, #26
 8002d14:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8002d16:	430a      	orrs	r2, r1
 8002d18:	431a      	orrs	r2, r3
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002d22:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                                   ,
                 ADC_OFR1_OFFSET1_EN                               |
                 ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel) |
                 tmpOffsetShifted                                    );
      break;
 8002d24:	e083      	b.n	8002e2e <HAL_ADCEx_InjectedConfigChannel+0x3f2>
 8002d26:	bf00      	nop
 8002d28:	82082000 	.word	0x82082000
 8002d2c:	83fff000 	.word	0x83fff000
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2                               ,
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8002d36:	4b9a      	ldr	r3, [pc, #616]	; (8002fa0 <HAL_ADCEx_InjectedConfigChannel+0x564>)
 8002d38:	4013      	ands	r3, r2
 8002d3a:	683a      	ldr	r2, [r7, #0]
 8002d3c:	6812      	ldr	r2, [r2, #0]
 8002d3e:	0691      	lsls	r1, r2, #26
 8002d40:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8002d42:	430a      	orrs	r2, r1
 8002d44:	431a      	orrs	r2, r3
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002d4e:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                                   ,
                 ADC_OFR2_OFFSET2_EN                               |
                 ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel) |
                 tmpOffsetShifted                                    );
      break;
 8002d50:	e06d      	b.n	8002e2e <HAL_ADCEx_InjectedConfigChannel+0x3f2>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3                               ,
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8002d58:	4b91      	ldr	r3, [pc, #580]	; (8002fa0 <HAL_ADCEx_InjectedConfigChannel+0x564>)
 8002d5a:	4013      	ands	r3, r2
 8002d5c:	683a      	ldr	r2, [r7, #0]
 8002d5e:	6812      	ldr	r2, [r2, #0]
 8002d60:	0691      	lsls	r1, r2, #26
 8002d62:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8002d64:	430a      	orrs	r2, r1
 8002d66:	431a      	orrs	r2, r3
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002d70:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                                   ,
                 ADC_OFR3_OFFSET3_EN                               |
                 ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel) |
                 tmpOffsetShifted                                    );
      break;
 8002d72:	e05c      	b.n	8002e2e <HAL_ADCEx_InjectedConfigChannel+0x3f2>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4                               ,
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8002d7a:	4b89      	ldr	r3, [pc, #548]	; (8002fa0 <HAL_ADCEx_InjectedConfigChannel+0x564>)
 8002d7c:	4013      	ands	r3, r2
 8002d7e:	683a      	ldr	r2, [r7, #0]
 8002d80:	6812      	ldr	r2, [r2, #0]
 8002d82:	0691      	lsls	r1, r2, #26
 8002d84:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8002d86:	430a      	orrs	r2, r1
 8002d88:	431a      	orrs	r2, r3
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002d92:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                                   ,
                 ADC_OFR4_OFFSET4_EN                               |
                 ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel) |
                 tmpOffsetShifted                                    );
      break;
 8002d94:	e04b      	b.n	8002e2e <HAL_ADCEx_InjectedConfigChannel+0x3f2>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel))
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002d9c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002da0:	683b      	ldr	r3, [r7, #0]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	069b      	lsls	r3, r3, #26
 8002da6:	429a      	cmp	r2, r3
 8002da8:	d107      	bne.n	8002dba <HAL_ADCEx_InjectedConfigChannel+0x37e>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002db8:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel))
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002dc0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002dc4:	683b      	ldr	r3, [r7, #0]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	069b      	lsls	r3, r3, #26
 8002dca:	429a      	cmp	r2, r3
 8002dcc:	d107      	bne.n	8002dde <HAL_ADCEx_InjectedConfigChannel+0x3a2>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002ddc:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel))
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002de4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002de8:	683b      	ldr	r3, [r7, #0]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	069b      	lsls	r3, r3, #26
 8002dee:	429a      	cmp	r2, r3
 8002df0:	d107      	bne.n	8002e02 <HAL_ADCEx_InjectedConfigChannel+0x3c6>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002e00:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel))
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002e08:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002e0c:	683b      	ldr	r3, [r7, #0]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	069b      	lsls	r3, r3, #26
 8002e12:	429a      	cmp	r2, r3
 8002e14:	d10a      	bne.n	8002e2c <HAL_ADCEx_InjectedConfigChannel+0x3f0>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002e24:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 8002e26:	e001      	b.n	8002e2c <HAL_ADCEx_InjectedConfigChannel+0x3f0>
    }
    
  }
 8002e28:	bf00      	nop
 8002e2a:	e000      	b.n	8002e2e <HAL_ADCEx_InjectedConfigChannel+0x3f2>
      break;
 8002e2c:	bf00      	nop
  
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	689b      	ldr	r3, [r3, #8]
 8002e34:	f003 0303 	and.w	r3, r3, #3
 8002e38:	2b01      	cmp	r3, #1
 8002e3a:	d108      	bne.n	8002e4e <HAL_ADCEx_InjectedConfigChannel+0x412>
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f003 0301 	and.w	r3, r3, #1
 8002e46:	2b01      	cmp	r3, #1
 8002e48:	d101      	bne.n	8002e4e <HAL_ADCEx_InjectedConfigChannel+0x412>
 8002e4a:	2301      	movs	r3, #1
 8002e4c:	e000      	b.n	8002e50 <HAL_ADCEx_InjectedConfigChannel+0x414>
 8002e4e:	2300      	movs	r3, #0
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	f040 80f4 	bne.w	800303e <HAL_ADCEx_InjectedConfigChannel+0x602>
  {
    /* Configuration of differential mode */
    if (sConfigInjected->InjectedSingleDiff != ADC_DIFFERENTIAL_ENDED)
 8002e56:	683b      	ldr	r3, [r7, #0]
 8002e58:	68db      	ldr	r3, [r3, #12]
 8002e5a:	2b01      	cmp	r3, #1
 8002e5c:	d00f      	beq.n	8002e7e <HAL_ADCEx_InjectedConfigChannel+0x442>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfigInjected->InjectedChannel));
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8002e66:	683b      	ldr	r3, [r7, #0]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	2201      	movs	r2, #1
 8002e6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e70:	43da      	mvns	r2, r3
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	400a      	ands	r2, r1
 8002e78:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8002e7c:	e049      	b.n	8002f12 <HAL_ADCEx_InjectedConfigChannel+0x4d6>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfigInjected->InjectedChannel));
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8002e86:	683b      	ldr	r3, [r7, #0]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	2201      	movs	r2, #1
 8002e8c:	409a      	lsls	r2, r3
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	430a      	orrs	r2, r1
 8002e94:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfigInjected->InjectedChannel >= ADC_CHANNEL_10)
 8002e98:	683b      	ldr	r3, [r7, #0]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	2b09      	cmp	r3, #9
 8002e9e:	d91c      	bls.n	8002eda <HAL_ADCEx_InjectedConfigChannel+0x49e>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	6999      	ldr	r1, [r3, #24]
 8002ea6:	683b      	ldr	r3, [r7, #0]
 8002ea8:	681a      	ldr	r2, [r3, #0]
 8002eaa:	4613      	mov	r3, r2
 8002eac:	005b      	lsls	r3, r3, #1
 8002eae:	4413      	add	r3, r2
 8002eb0:	3b1b      	subs	r3, #27
 8002eb2:	2207      	movs	r2, #7
 8002eb4:	fa02 f303 	lsl.w	r3, r2, r3
 8002eb8:	43db      	mvns	r3, r3
 8002eba:	4019      	ands	r1, r3
 8002ebc:	683b      	ldr	r3, [r7, #0]
 8002ebe:	6898      	ldr	r0, [r3, #8]
 8002ec0:	683b      	ldr	r3, [r7, #0]
 8002ec2:	681a      	ldr	r2, [r3, #0]
 8002ec4:	4613      	mov	r3, r2
 8002ec6:	005b      	lsls	r3, r3, #1
 8002ec8:	4413      	add	r3, r2
 8002eca:	3b1b      	subs	r3, #27
 8002ecc:	fa00 f203 	lsl.w	r2, r0, r3
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	430a      	orrs	r2, r1
 8002ed6:	619a      	str	r2, [r3, #24]
 8002ed8:	e01b      	b.n	8002f12 <HAL_ADCEx_InjectedConfigChannel+0x4d6>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfigInjected->InjectedChannel +1U),
                   ADC_SMPR2(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	6959      	ldr	r1, [r3, #20]
 8002ee0:	683b      	ldr	r3, [r7, #0]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	1c5a      	adds	r2, r3, #1
 8002ee6:	4613      	mov	r3, r2
 8002ee8:	005b      	lsls	r3, r3, #1
 8002eea:	4413      	add	r3, r2
 8002eec:	2207      	movs	r2, #7
 8002eee:	fa02 f303 	lsl.w	r3, r2, r3
 8002ef2:	43db      	mvns	r3, r3
 8002ef4:	4019      	ands	r1, r3
 8002ef6:	683b      	ldr	r3, [r7, #0]
 8002ef8:	6898      	ldr	r0, [r3, #8]
 8002efa:	683b      	ldr	r3, [r7, #0]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	1c5a      	adds	r2, r3, #1
 8002f00:	4613      	mov	r3, r2
 8002f02:	005b      	lsls	r3, r3, #1
 8002f04:	4413      	add	r3, r2
 8002f06:	fa00 f203 	lsl.w	r2, r0, r3
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	430a      	orrs	r2, r1
 8002f10:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002f12:	4b24      	ldr	r3, [pc, #144]	; (8002fa4 <HAL_ADCEx_InjectedConfigChannel+0x568>)
 8002f14:	663b      	str	r3, [r7, #96]	; 0x60
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) &&
 8002f16:	683b      	ldr	r3, [r7, #0]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	2b10      	cmp	r3, #16
 8002f1c:	d105      	bne.n	8002f2a <HAL_ADCEx_InjectedConfigChannel+0x4ee>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8002f1e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002f20:	689b      	ldr	r3, [r3, #8]
 8002f22:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) &&
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d013      	beq.n	8002f52 <HAL_ADCEx_InjectedConfigChannel+0x516>
        ( (sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)       &&
 8002f2a:	683b      	ldr	r3, [r7, #0]
 8002f2c:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8002f2e:	2b11      	cmp	r3, #17
 8002f30:	d105      	bne.n	8002f3e <HAL_ADCEx_InjectedConfigChannel+0x502>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8002f32:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002f34:	689b      	ldr	r3, [r3, #8]
 8002f36:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)       &&
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d009      	beq.n	8002f52 <HAL_ADCEx_InjectedConfigChannel+0x516>
        ( (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)    &&
 8002f3e:	683b      	ldr	r3, [r7, #0]
 8002f40:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8002f42:	2b12      	cmp	r3, #18
 8002f44:	d17b      	bne.n	800303e <HAL_ADCEx_InjectedConfigChannel+0x602>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8002f46:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002f48:	689b      	ldr	r3, [r3, #8]
 8002f4a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)    &&
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d175      	bne.n	800303e <HAL_ADCEx_InjectedConfigChannel+0x602>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002f52:	2300      	movs	r3, #0
 8002f54:	613b      	str	r3, [r7, #16]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	689b      	ldr	r3, [r3, #8]
 8002f5c:	f003 0303 	and.w	r3, r3, #3
 8002f60:	2b01      	cmp	r3, #1
 8002f62:	d108      	bne.n	8002f76 <HAL_ADCEx_InjectedConfigChannel+0x53a>
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f003 0301 	and.w	r3, r3, #1
 8002f6e:	2b01      	cmp	r3, #1
 8002f70:	d101      	bne.n	8002f76 <HAL_ADCEx_InjectedConfigChannel+0x53a>
 8002f72:	2301      	movs	r3, #1
 8002f74:	e000      	b.n	8002f78 <HAL_ADCEx_InjectedConfigChannel+0x53c>
 8002f76:	2300      	movs	r3, #0
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d155      	bne.n	8003028 <HAL_ADCEx_InjectedConfigChannel+0x5ec>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002f7c:	693b      	ldr	r3, [r7, #16]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d015      	beq.n	8002fae <HAL_ADCEx_InjectedConfigChannel+0x572>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8002f82:	693b      	ldr	r3, [r7, #16]
 8002f84:	689b      	ldr	r3, [r3, #8]
 8002f86:	f003 0303 	and.w	r3, r3, #3
 8002f8a:	2b01      	cmp	r3, #1
 8002f8c:	d10c      	bne.n	8002fa8 <HAL_ADCEx_InjectedConfigChannel+0x56c>
 8002f8e:	693b      	ldr	r3, [r7, #16]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f003 0301 	and.w	r3, r3, #1
 8002f96:	2b01      	cmp	r3, #1
 8002f98:	d106      	bne.n	8002fa8 <HAL_ADCEx_InjectedConfigChannel+0x56c>
 8002f9a:	2301      	movs	r3, #1
 8002f9c:	e005      	b.n	8002faa <HAL_ADCEx_InjectedConfigChannel+0x56e>
 8002f9e:	bf00      	nop
 8002fa0:	83fff000 	.word	0x83fff000
 8002fa4:	50000300 	.word	0x50000300
 8002fa8:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d13c      	bne.n	8003028 <HAL_ADCEx_InjectedConfigChannel+0x5ec>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002fae:	683b      	ldr	r3, [r7, #0]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	2b10      	cmp	r3, #16
 8002fb4:	d11d      	bne.n	8002ff2 <HAL_ADCEx_InjectedConfigChannel+0x5b6>
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002fbe:	d118      	bne.n	8002ff2 <HAL_ADCEx_InjectedConfigChannel+0x5b6>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8002fc0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002fc2:	689b      	ldr	r3, [r3, #8]
 8002fc4:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002fc8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002fca:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002fcc:	4b22      	ldr	r3, [pc, #136]	; (8003058 <HAL_ADCEx_InjectedConfigChannel+0x61c>)
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	4a22      	ldr	r2, [pc, #136]	; (800305c <HAL_ADCEx_InjectedConfigChannel+0x620>)
 8002fd2:	fba2 2303 	umull	r2, r3, r2, r3
 8002fd6:	0c9a      	lsrs	r2, r3, #18
 8002fd8:	4613      	mov	r3, r2
 8002fda:	009b      	lsls	r3, r3, #2
 8002fdc:	4413      	add	r3, r2
 8002fde:	005b      	lsls	r3, r3, #1
 8002fe0:	60fb      	str	r3, [r7, #12]
          while(wait_loop_index != 0U)
 8002fe2:	e002      	b.n	8002fea <HAL_ADCEx_InjectedConfigChannel+0x5ae>
          {
            wait_loop_index--;
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	3b01      	subs	r3, #1
 8002fe8:	60fb      	str	r3, [r7, #12]
          while(wait_loop_index != 0U)
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d1f9      	bne.n	8002fe4 <HAL_ADCEx_InjectedConfigChannel+0x5a8>
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002ff0:	e024      	b.n	800303c <HAL_ADCEx_InjectedConfigChannel+0x600>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8002ff2:	683b      	ldr	r3, [r7, #0]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	2b11      	cmp	r3, #17
 8002ff8:	d10b      	bne.n	8003012 <HAL_ADCEx_InjectedConfigChannel+0x5d6>
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003002:	d106      	bne.n	8003012 <HAL_ADCEx_InjectedConfigChannel+0x5d6>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8003004:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003006:	689b      	ldr	r3, [r3, #8]
 8003008:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 800300c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800300e:	609a      	str	r2, [r3, #8]
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003010:	e014      	b.n	800303c <HAL_ADCEx_InjectedConfigChannel+0x600>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)
 8003012:	683b      	ldr	r3, [r7, #0]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	2b12      	cmp	r3, #18
 8003018:	d110      	bne.n	800303c <HAL_ADCEx_InjectedConfigChannel+0x600>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 800301a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800301c:	689b      	ldr	r3, [r3, #8]
 800301e:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003022:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003024:	609a      	str	r2, [r3, #8]
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003026:	e009      	b.n	800303c <HAL_ADCEx_InjectedConfigChannel+0x600>
      /* and other ADC of the common group are enabled, internal              */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800302c:	f043 0220 	orr.w	r2, r3, #32
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 8003034:	2301      	movs	r3, #1
 8003036:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
 800303a:	e000      	b.n	800303e <HAL_ADCEx_InjectedConfigChannel+0x602>
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800303c:	bf00      	nop
    }
    
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	2200      	movs	r2, #0
 8003042:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8003046:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
}
 800304a:	4618      	mov	r0, r3
 800304c:	3774      	adds	r7, #116	; 0x74
 800304e:	46bd      	mov	sp, r7
 8003050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003054:	4770      	bx	lr
 8003056:	bf00      	nop
 8003058:	20000000 	.word	0x20000000
 800305c:	431bde83 	.word	0x431bde83

08003060 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003060:	b580      	push	{r7, lr}
 8003062:	b084      	sub	sp, #16
 8003064:	af00      	add	r7, sp, #0
 8003066:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800306c:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003072:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003076:	2b00      	cmp	r3, #0
 8003078:	d126      	bne.n	80030c8 <ADC_DMAConvCplt+0x68>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800307e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	641a      	str	r2, [r3, #64]	; 0x40
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F3 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	68db      	ldr	r3, [r3, #12]
 800308c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003090:	2b00      	cmp	r3, #0
 8003092:	d115      	bne.n	80030c0 <ADC_DMAConvCplt+0x60>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	7e5b      	ldrb	r3, [r3, #25]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003098:	2b00      	cmp	r3, #0
 800309a:	d111      	bne.n	80030c0 <ADC_DMAConvCplt+0x60>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030a0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030ac:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d105      	bne.n	80030c0 <ADC_DMAConvCplt+0x60>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030b8:	f043 0201 	orr.w	r2, r3, #1
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 80030c0:	68f8      	ldr	r0, [r7, #12]
 80030c2:	f7fe fd67 	bl	8001b94 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 80030c6:	e004      	b.n	80030d2 <ADC_DMAConvCplt+0x72>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030ce:	6878      	ldr	r0, [r7, #4]
 80030d0:	4798      	blx	r3
}
 80030d2:	bf00      	nop
 80030d4:	3710      	adds	r7, #16
 80030d6:	46bd      	mov	sp, r7
 80030d8:	bd80      	pop	{r7, pc}

080030da <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80030da:	b580      	push	{r7, lr}
 80030dc:	b084      	sub	sp, #16
 80030de:	af00      	add	r7, sp, #0
 80030e0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030e6:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80030e8:	68f8      	ldr	r0, [r7, #12]
 80030ea:	f7fe fd5d 	bl	8001ba8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */ 
}
 80030ee:	bf00      	nop
 80030f0:	3710      	adds	r7, #16
 80030f2:	46bd      	mov	sp, r7
 80030f4:	bd80      	pop	{r7, pc}

080030f6 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80030f6:	b580      	push	{r7, lr}
 80030f8:	b084      	sub	sp, #16
 80030fa:	af00      	add	r7, sp, #0
 80030fc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003102:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003108:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003114:	f043 0204 	orr.w	r2, r3, #4
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800311c:	68f8      	ldr	r0, [r7, #12]
 800311e:	f7fe fd57 	bl	8001bd0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003122:	bf00      	nop
 8003124:	3710      	adds	r7, #16
 8003126:	46bd      	mov	sp, r7
 8003128:	bd80      	pop	{r7, pc}
	...

0800312c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	b084      	sub	sp, #16
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003134:	2300      	movs	r3, #0
 8003136:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	689b      	ldr	r3, [r3, #8]
 800313e:	f003 0303 	and.w	r3, r3, #3
 8003142:	2b01      	cmp	r3, #1
 8003144:	d108      	bne.n	8003158 <ADC_Enable+0x2c>
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f003 0301 	and.w	r3, r3, #1
 8003150:	2b01      	cmp	r3, #1
 8003152:	d101      	bne.n	8003158 <ADC_Enable+0x2c>
 8003154:	2301      	movs	r3, #1
 8003156:	e000      	b.n	800315a <ADC_Enable+0x2e>
 8003158:	2300      	movs	r3, #0
 800315a:	2b00      	cmp	r3, #0
 800315c:	d143      	bne.n	80031e6 <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	689a      	ldr	r2, [r3, #8]
 8003164:	4b22      	ldr	r3, [pc, #136]	; (80031f0 <ADC_Enable+0xc4>)
 8003166:	4013      	ands	r3, r2
 8003168:	2b00      	cmp	r3, #0
 800316a:	d00d      	beq.n	8003188 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003170:	f043 0210 	orr.w	r2, r3, #16
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800317c:	f043 0201 	orr.w	r2, r3, #1
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 8003184:	2301      	movs	r3, #1
 8003186:	e02f      	b.n	80031e8 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	689a      	ldr	r2, [r3, #8]
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f042 0201 	orr.w	r2, r2, #1
 8003196:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8003198:	f7fe fcf0 	bl	8001b7c <HAL_GetTick>
 800319c:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800319e:	e01b      	b.n	80031d8 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80031a0:	f7fe fcec 	bl	8001b7c <HAL_GetTick>
 80031a4:	4602      	mov	r2, r0
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	1ad3      	subs	r3, r2, r3
 80031aa:	2b02      	cmp	r3, #2
 80031ac:	d914      	bls.n	80031d8 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f003 0301 	and.w	r3, r3, #1
 80031b8:	2b01      	cmp	r3, #1
 80031ba:	d00d      	beq.n	80031d8 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031c0:	f043 0210 	orr.w	r2, r3, #16
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031cc:	f043 0201 	orr.w	r2, r3, #1
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 80031d4:	2301      	movs	r3, #1
 80031d6:	e007      	b.n	80031e8 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f003 0301 	and.w	r3, r3, #1
 80031e2:	2b01      	cmp	r3, #1
 80031e4:	d1dc      	bne.n	80031a0 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80031e6:	2300      	movs	r3, #0
}
 80031e8:	4618      	mov	r0, r3
 80031ea:	3710      	adds	r7, #16
 80031ec:	46bd      	mov	sp, r7
 80031ee:	bd80      	pop	{r7, pc}
 80031f0:	8000003f 	.word	0x8000003f

080031f4 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 80031f4:	b580      	push	{r7, lr}
 80031f6:	b084      	sub	sp, #16
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80031fc:	2300      	movs	r3, #0
 80031fe:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	689b      	ldr	r3, [r3, #8]
 8003206:	f003 0303 	and.w	r3, r3, #3
 800320a:	2b01      	cmp	r3, #1
 800320c:	d108      	bne.n	8003220 <ADC_Disable+0x2c>
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f003 0301 	and.w	r3, r3, #1
 8003218:	2b01      	cmp	r3, #1
 800321a:	d101      	bne.n	8003220 <ADC_Disable+0x2c>
 800321c:	2301      	movs	r3, #1
 800321e:	e000      	b.n	8003222 <ADC_Disable+0x2e>
 8003220:	2300      	movs	r3, #0
 8003222:	2b00      	cmp	r3, #0
 8003224:	d047      	beq.n	80032b6 <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	689b      	ldr	r3, [r3, #8]
 800322c:	f003 030d 	and.w	r3, r3, #13
 8003230:	2b01      	cmp	r3, #1
 8003232:	d10f      	bne.n	8003254 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	689a      	ldr	r2, [r3, #8]
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f042 0202 	orr.w	r2, r2, #2
 8003242:	609a      	str	r2, [r3, #8]
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	2203      	movs	r2, #3
 800324a:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 800324c:	f7fe fc96 	bl	8001b7c <HAL_GetTick>
 8003250:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003252:	e029      	b.n	80032a8 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003258:	f043 0210 	orr.w	r2, r3, #16
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003264:	f043 0201 	orr.w	r2, r3, #1
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 800326c:	2301      	movs	r3, #1
 800326e:	e023      	b.n	80032b8 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003270:	f7fe fc84 	bl	8001b7c <HAL_GetTick>
 8003274:	4602      	mov	r2, r0
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	1ad3      	subs	r3, r2, r3
 800327a:	2b02      	cmp	r3, #2
 800327c:	d914      	bls.n	80032a8 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	689b      	ldr	r3, [r3, #8]
 8003284:	f003 0301 	and.w	r3, r3, #1
 8003288:	2b01      	cmp	r3, #1
 800328a:	d10d      	bne.n	80032a8 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003290:	f043 0210 	orr.w	r2, r3, #16
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800329c:	f043 0201 	orr.w	r2, r3, #1
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 80032a4:	2301      	movs	r3, #1
 80032a6:	e007      	b.n	80032b8 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	689b      	ldr	r3, [r3, #8]
 80032ae:	f003 0301 	and.w	r3, r3, #1
 80032b2:	2b01      	cmp	r3, #1
 80032b4:	d0dc      	beq.n	8003270 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80032b6:	2300      	movs	r3, #0
}
 80032b8:	4618      	mov	r0, r3
 80032ba:	3710      	adds	r7, #16
 80032bc:	46bd      	mov	sp, r7
 80032be:	bd80      	pop	{r7, pc}

080032c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80032c0:	b480      	push	{r7}
 80032c2:	b085      	sub	sp, #20
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	f003 0307 	and.w	r3, r3, #7
 80032ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80032d0:	4b0c      	ldr	r3, [pc, #48]	; (8003304 <__NVIC_SetPriorityGrouping+0x44>)
 80032d2:	68db      	ldr	r3, [r3, #12]
 80032d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80032d6:	68ba      	ldr	r2, [r7, #8]
 80032d8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80032dc:	4013      	ands	r3, r2
 80032de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80032e4:	68bb      	ldr	r3, [r7, #8]
 80032e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80032e8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80032ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80032f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80032f2:	4a04      	ldr	r2, [pc, #16]	; (8003304 <__NVIC_SetPriorityGrouping+0x44>)
 80032f4:	68bb      	ldr	r3, [r7, #8]
 80032f6:	60d3      	str	r3, [r2, #12]
}
 80032f8:	bf00      	nop
 80032fa:	3714      	adds	r7, #20
 80032fc:	46bd      	mov	sp, r7
 80032fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003302:	4770      	bx	lr
 8003304:	e000ed00 	.word	0xe000ed00

08003308 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003308:	b480      	push	{r7}
 800330a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800330c:	4b04      	ldr	r3, [pc, #16]	; (8003320 <__NVIC_GetPriorityGrouping+0x18>)
 800330e:	68db      	ldr	r3, [r3, #12]
 8003310:	0a1b      	lsrs	r3, r3, #8
 8003312:	f003 0307 	and.w	r3, r3, #7
}
 8003316:	4618      	mov	r0, r3
 8003318:	46bd      	mov	sp, r7
 800331a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800331e:	4770      	bx	lr
 8003320:	e000ed00 	.word	0xe000ed00

08003324 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003324:	b480      	push	{r7}
 8003326:	b083      	sub	sp, #12
 8003328:	af00      	add	r7, sp, #0
 800332a:	4603      	mov	r3, r0
 800332c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800332e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003332:	2b00      	cmp	r3, #0
 8003334:	db0b      	blt.n	800334e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003336:	79fb      	ldrb	r3, [r7, #7]
 8003338:	f003 021f 	and.w	r2, r3, #31
 800333c:	4907      	ldr	r1, [pc, #28]	; (800335c <__NVIC_EnableIRQ+0x38>)
 800333e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003342:	095b      	lsrs	r3, r3, #5
 8003344:	2001      	movs	r0, #1
 8003346:	fa00 f202 	lsl.w	r2, r0, r2
 800334a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800334e:	bf00      	nop
 8003350:	370c      	adds	r7, #12
 8003352:	46bd      	mov	sp, r7
 8003354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003358:	4770      	bx	lr
 800335a:	bf00      	nop
 800335c:	e000e100 	.word	0xe000e100

08003360 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003360:	b480      	push	{r7}
 8003362:	b083      	sub	sp, #12
 8003364:	af00      	add	r7, sp, #0
 8003366:	4603      	mov	r3, r0
 8003368:	6039      	str	r1, [r7, #0]
 800336a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800336c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003370:	2b00      	cmp	r3, #0
 8003372:	db0a      	blt.n	800338a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003374:	683b      	ldr	r3, [r7, #0]
 8003376:	b2da      	uxtb	r2, r3
 8003378:	490c      	ldr	r1, [pc, #48]	; (80033ac <__NVIC_SetPriority+0x4c>)
 800337a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800337e:	0112      	lsls	r2, r2, #4
 8003380:	b2d2      	uxtb	r2, r2
 8003382:	440b      	add	r3, r1
 8003384:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003388:	e00a      	b.n	80033a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800338a:	683b      	ldr	r3, [r7, #0]
 800338c:	b2da      	uxtb	r2, r3
 800338e:	4908      	ldr	r1, [pc, #32]	; (80033b0 <__NVIC_SetPriority+0x50>)
 8003390:	79fb      	ldrb	r3, [r7, #7]
 8003392:	f003 030f 	and.w	r3, r3, #15
 8003396:	3b04      	subs	r3, #4
 8003398:	0112      	lsls	r2, r2, #4
 800339a:	b2d2      	uxtb	r2, r2
 800339c:	440b      	add	r3, r1
 800339e:	761a      	strb	r2, [r3, #24]
}
 80033a0:	bf00      	nop
 80033a2:	370c      	adds	r7, #12
 80033a4:	46bd      	mov	sp, r7
 80033a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033aa:	4770      	bx	lr
 80033ac:	e000e100 	.word	0xe000e100
 80033b0:	e000ed00 	.word	0xe000ed00

080033b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80033b4:	b480      	push	{r7}
 80033b6:	b089      	sub	sp, #36	; 0x24
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	60f8      	str	r0, [r7, #12]
 80033bc:	60b9      	str	r1, [r7, #8]
 80033be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	f003 0307 	and.w	r3, r3, #7
 80033c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80033c8:	69fb      	ldr	r3, [r7, #28]
 80033ca:	f1c3 0307 	rsb	r3, r3, #7
 80033ce:	2b04      	cmp	r3, #4
 80033d0:	bf28      	it	cs
 80033d2:	2304      	movcs	r3, #4
 80033d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80033d6:	69fb      	ldr	r3, [r7, #28]
 80033d8:	3304      	adds	r3, #4
 80033da:	2b06      	cmp	r3, #6
 80033dc:	d902      	bls.n	80033e4 <NVIC_EncodePriority+0x30>
 80033de:	69fb      	ldr	r3, [r7, #28]
 80033e0:	3b03      	subs	r3, #3
 80033e2:	e000      	b.n	80033e6 <NVIC_EncodePriority+0x32>
 80033e4:	2300      	movs	r3, #0
 80033e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033e8:	f04f 32ff 	mov.w	r2, #4294967295
 80033ec:	69bb      	ldr	r3, [r7, #24]
 80033ee:	fa02 f303 	lsl.w	r3, r2, r3
 80033f2:	43da      	mvns	r2, r3
 80033f4:	68bb      	ldr	r3, [r7, #8]
 80033f6:	401a      	ands	r2, r3
 80033f8:	697b      	ldr	r3, [r7, #20]
 80033fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80033fc:	f04f 31ff 	mov.w	r1, #4294967295
 8003400:	697b      	ldr	r3, [r7, #20]
 8003402:	fa01 f303 	lsl.w	r3, r1, r3
 8003406:	43d9      	mvns	r1, r3
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800340c:	4313      	orrs	r3, r2
         );
}
 800340e:	4618      	mov	r0, r3
 8003410:	3724      	adds	r7, #36	; 0x24
 8003412:	46bd      	mov	sp, r7
 8003414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003418:	4770      	bx	lr
	...

0800341c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800341c:	b580      	push	{r7, lr}
 800341e:	b082      	sub	sp, #8
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	3b01      	subs	r3, #1
 8003428:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800342c:	d301      	bcc.n	8003432 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800342e:	2301      	movs	r3, #1
 8003430:	e00f      	b.n	8003452 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003432:	4a0a      	ldr	r2, [pc, #40]	; (800345c <SysTick_Config+0x40>)
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	3b01      	subs	r3, #1
 8003438:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800343a:	210f      	movs	r1, #15
 800343c:	f04f 30ff 	mov.w	r0, #4294967295
 8003440:	f7ff ff8e 	bl	8003360 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003444:	4b05      	ldr	r3, [pc, #20]	; (800345c <SysTick_Config+0x40>)
 8003446:	2200      	movs	r2, #0
 8003448:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800344a:	4b04      	ldr	r3, [pc, #16]	; (800345c <SysTick_Config+0x40>)
 800344c:	2207      	movs	r2, #7
 800344e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003450:	2300      	movs	r3, #0
}
 8003452:	4618      	mov	r0, r3
 8003454:	3708      	adds	r7, #8
 8003456:	46bd      	mov	sp, r7
 8003458:	bd80      	pop	{r7, pc}
 800345a:	bf00      	nop
 800345c:	e000e010 	.word	0xe000e010

08003460 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003460:	b580      	push	{r7, lr}
 8003462:	b082      	sub	sp, #8
 8003464:	af00      	add	r7, sp, #0
 8003466:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003468:	6878      	ldr	r0, [r7, #4]
 800346a:	f7ff ff29 	bl	80032c0 <__NVIC_SetPriorityGrouping>
}
 800346e:	bf00      	nop
 8003470:	3708      	adds	r7, #8
 8003472:	46bd      	mov	sp, r7
 8003474:	bd80      	pop	{r7, pc}

08003476 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003476:	b580      	push	{r7, lr}
 8003478:	b086      	sub	sp, #24
 800347a:	af00      	add	r7, sp, #0
 800347c:	4603      	mov	r3, r0
 800347e:	60b9      	str	r1, [r7, #8]
 8003480:	607a      	str	r2, [r7, #4]
 8003482:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003484:	2300      	movs	r3, #0
 8003486:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003488:	f7ff ff3e 	bl	8003308 <__NVIC_GetPriorityGrouping>
 800348c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800348e:	687a      	ldr	r2, [r7, #4]
 8003490:	68b9      	ldr	r1, [r7, #8]
 8003492:	6978      	ldr	r0, [r7, #20]
 8003494:	f7ff ff8e 	bl	80033b4 <NVIC_EncodePriority>
 8003498:	4602      	mov	r2, r0
 800349a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800349e:	4611      	mov	r1, r2
 80034a0:	4618      	mov	r0, r3
 80034a2:	f7ff ff5d 	bl	8003360 <__NVIC_SetPriority>
}
 80034a6:	bf00      	nop
 80034a8:	3718      	adds	r7, #24
 80034aa:	46bd      	mov	sp, r7
 80034ac:	bd80      	pop	{r7, pc}

080034ae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80034ae:	b580      	push	{r7, lr}
 80034b0:	b082      	sub	sp, #8
 80034b2:	af00      	add	r7, sp, #0
 80034b4:	4603      	mov	r3, r0
 80034b6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80034b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034bc:	4618      	mov	r0, r3
 80034be:	f7ff ff31 	bl	8003324 <__NVIC_EnableIRQ>
}
 80034c2:	bf00      	nop
 80034c4:	3708      	adds	r7, #8
 80034c6:	46bd      	mov	sp, r7
 80034c8:	bd80      	pop	{r7, pc}

080034ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80034ca:	b580      	push	{r7, lr}
 80034cc:	b082      	sub	sp, #8
 80034ce:	af00      	add	r7, sp, #0
 80034d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80034d2:	6878      	ldr	r0, [r7, #4]
 80034d4:	f7ff ffa2 	bl	800341c <SysTick_Config>
 80034d8:	4603      	mov	r3, r0
}
 80034da:	4618      	mov	r0, r3
 80034dc:	3708      	adds	r7, #8
 80034de:	46bd      	mov	sp, r7
 80034e0:	bd80      	pop	{r7, pc}

080034e2 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 80034e2:	b580      	push	{r7, lr}
 80034e4:	b084      	sub	sp, #16
 80034e6:	af00      	add	r7, sp, #0
 80034e8:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80034ea:	2300      	movs	r3, #0
 80034ec:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d101      	bne.n	80034f8 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80034f4:	2301      	movs	r3, #1
 80034f6:	e037      	b.n	8003568 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	2202      	movs	r2, #2
 80034fc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800350e:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8003512:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 800351c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	68db      	ldr	r3, [r3, #12]
 8003522:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003528:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	695b      	ldr	r3, [r3, #20]
 800352e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003534:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	69db      	ldr	r3, [r3, #28]
 800353a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800353c:	68fa      	ldr	r2, [r7, #12]
 800353e:	4313      	orrs	r3, r2
 8003540:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	68fa      	ldr	r2, [r7, #12]
 8003548:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 800354a:	6878      	ldr	r0, [r7, #4]
 800354c:	f000 f940 	bl	80037d0 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	2200      	movs	r2, #0
 8003554:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	2201      	movs	r2, #1
 800355a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	2200      	movs	r2, #0
 8003562:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8003566:	2300      	movs	r3, #0
}  
 8003568:	4618      	mov	r0, r3
 800356a:	3710      	adds	r7, #16
 800356c:	46bd      	mov	sp, r7
 800356e:	bd80      	pop	{r7, pc}

08003570 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003570:	b580      	push	{r7, lr}
 8003572:	b086      	sub	sp, #24
 8003574:	af00      	add	r7, sp, #0
 8003576:	60f8      	str	r0, [r7, #12]
 8003578:	60b9      	str	r1, [r7, #8]
 800357a:	607a      	str	r2, [r7, #4]
 800357c:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 800357e:	2300      	movs	r3, #0
 8003580:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003588:	2b01      	cmp	r3, #1
 800358a:	d101      	bne.n	8003590 <HAL_DMA_Start_IT+0x20>
 800358c:	2302      	movs	r3, #2
 800358e:	e04a      	b.n	8003626 <HAL_DMA_Start_IT+0xb6>
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	2201      	movs	r2, #1
 8003594:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800359e:	2b01      	cmp	r3, #1
 80035a0:	d13a      	bne.n	8003618 <HAL_DMA_Start_IT+0xa8>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	2202      	movs	r2, #2
 80035a6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	2200      	movs	r2, #0
 80035ae:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	681a      	ldr	r2, [r3, #0]
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f022 0201 	bic.w	r2, r2, #1
 80035be:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	687a      	ldr	r2, [r7, #4]
 80035c4:	68b9      	ldr	r1, [r7, #8]
 80035c6:	68f8      	ldr	r0, [r7, #12]
 80035c8:	f000 f8d4 	bl	8003774 <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d008      	beq.n	80035e6 <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	681a      	ldr	r2, [r3, #0]
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f042 020e 	orr.w	r2, r2, #14
 80035e2:	601a      	str	r2, [r3, #0]
 80035e4:	e00f      	b.n	8003606 <HAL_DMA_Start_IT+0x96>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	681a      	ldr	r2, [r3, #0]
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f042 020a 	orr.w	r2, r2, #10
 80035f4:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	681a      	ldr	r2, [r3, #0]
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	f022 0204 	bic.w	r2, r2, #4
 8003604:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	681a      	ldr	r2, [r3, #0]
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	f042 0201 	orr.w	r2, r2, #1
 8003614:	601a      	str	r2, [r3, #0]
 8003616:	e005      	b.n	8003624 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	2200      	movs	r2, #0
 800361c:	f883 2020 	strb.w	r2, [r3, #32]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8003620:	2302      	movs	r3, #2
 8003622:	75fb      	strb	r3, [r7, #23]
  }     
  
  return status;    
 8003624:	7dfb      	ldrb	r3, [r7, #23]
} 
 8003626:	4618      	mov	r0, r3
 8003628:	3718      	adds	r7, #24
 800362a:	46bd      	mov	sp, r7
 800362c:	bd80      	pop	{r7, pc}

0800362e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800362e:	b580      	push	{r7, lr}
 8003630:	b084      	sub	sp, #16
 8003632:	af00      	add	r7, sp, #0
 8003634:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800364a:	2204      	movs	r2, #4
 800364c:	409a      	lsls	r2, r3
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	4013      	ands	r3, r2
 8003652:	2b00      	cmp	r3, #0
 8003654:	d024      	beq.n	80036a0 <HAL_DMA_IRQHandler+0x72>
 8003656:	68bb      	ldr	r3, [r7, #8]
 8003658:	f003 0304 	and.w	r3, r3, #4
 800365c:	2b00      	cmp	r3, #0
 800365e:	d01f      	beq.n	80036a0 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f003 0320 	and.w	r3, r3, #32
 800366a:	2b00      	cmp	r3, #0
 800366c:	d107      	bne.n	800367e <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	681a      	ldr	r2, [r3, #0]
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f022 0204 	bic.w	r2, r2, #4
 800367c:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003686:	2104      	movs	r1, #4
 8003688:	fa01 f202 	lsl.w	r2, r1, r2
 800368c:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003692:	2b00      	cmp	r3, #0
 8003694:	d06a      	beq.n	800376c <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800369a:	6878      	ldr	r0, [r7, #4]
 800369c:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 800369e:	e065      	b.n	800376c <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036a4:	2202      	movs	r2, #2
 80036a6:	409a      	lsls	r2, r3
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	4013      	ands	r3, r2
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d02c      	beq.n	800370a <HAL_DMA_IRQHandler+0xdc>
 80036b0:	68bb      	ldr	r3, [r7, #8]
 80036b2:	f003 0302 	and.w	r3, r3, #2
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d027      	beq.n	800370a <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f003 0320 	and.w	r3, r3, #32
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d10b      	bne.n	80036e0 <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	681a      	ldr	r2, [r3, #0]
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f022 020a 	bic.w	r2, r2, #10
 80036d6:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	2201      	movs	r2, #1
 80036dc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036e8:	2102      	movs	r1, #2
 80036ea:	fa01 f202 	lsl.w	r2, r1, r2
 80036ee:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	2200      	movs	r2, #0
 80036f4:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d035      	beq.n	800376c <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003704:	6878      	ldr	r0, [r7, #4]
 8003706:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8003708:	e030      	b.n	800376c <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800370e:	2208      	movs	r2, #8
 8003710:	409a      	lsls	r2, r3
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	4013      	ands	r3, r2
 8003716:	2b00      	cmp	r3, #0
 8003718:	d028      	beq.n	800376c <HAL_DMA_IRQHandler+0x13e>
 800371a:	68bb      	ldr	r3, [r7, #8]
 800371c:	f003 0308 	and.w	r3, r3, #8
 8003720:	2b00      	cmp	r3, #0
 8003722:	d023      	beq.n	800376c <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	681a      	ldr	r2, [r3, #0]
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f022 020e 	bic.w	r2, r2, #14
 8003732:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800373c:	2101      	movs	r1, #1
 800373e:	fa01 f202 	lsl.w	r2, r1, r2
 8003742:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	2201      	movs	r2, #1
 8003748:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	2201      	movs	r2, #1
 800374e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	2200      	movs	r2, #0
 8003756:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800375e:	2b00      	cmp	r3, #0
 8003760:	d004      	beq.n	800376c <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003766:	6878      	ldr	r0, [r7, #4]
 8003768:	4798      	blx	r3
    }
  }
}  
 800376a:	e7ff      	b.n	800376c <HAL_DMA_IRQHandler+0x13e>
 800376c:	bf00      	nop
 800376e:	3710      	adds	r7, #16
 8003770:	46bd      	mov	sp, r7
 8003772:	bd80      	pop	{r7, pc}

08003774 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003774:	b480      	push	{r7}
 8003776:	b085      	sub	sp, #20
 8003778:	af00      	add	r7, sp, #0
 800377a:	60f8      	str	r0, [r7, #12]
 800377c:	60b9      	str	r1, [r7, #8]
 800377e:	607a      	str	r2, [r7, #4]
 8003780:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800378a:	2101      	movs	r1, #1
 800378c:	fa01 f202 	lsl.w	r2, r1, r2
 8003790:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	683a      	ldr	r2, [r7, #0]
 8003798:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	685b      	ldr	r3, [r3, #4]
 800379e:	2b10      	cmp	r3, #16
 80037a0:	d108      	bne.n	80037b4 <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	687a      	ldr	r2, [r7, #4]
 80037a8:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	68ba      	ldr	r2, [r7, #8]
 80037b0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80037b2:	e007      	b.n	80037c4 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	68ba      	ldr	r2, [r7, #8]
 80037ba:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	687a      	ldr	r2, [r7, #4]
 80037c2:	60da      	str	r2, [r3, #12]
}
 80037c4:	bf00      	nop
 80037c6:	3714      	adds	r7, #20
 80037c8:	46bd      	mov	sp, r7
 80037ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ce:	4770      	bx	lr

080037d0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80037d0:	b480      	push	{r7}
 80037d2:	b083      	sub	sp, #12
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	461a      	mov	r2, r3
 80037de:	4b09      	ldr	r3, [pc, #36]	; (8003804 <DMA_CalcBaseAndBitshift+0x34>)
 80037e0:	4413      	add	r3, r2
 80037e2:	4a09      	ldr	r2, [pc, #36]	; (8003808 <DMA_CalcBaseAndBitshift+0x38>)
 80037e4:	fba2 2303 	umull	r2, r3, r2, r3
 80037e8:	091b      	lsrs	r3, r3, #4
 80037ea:	009a      	lsls	r2, r3, #2
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	4a06      	ldr	r2, [pc, #24]	; (800380c <DMA_CalcBaseAndBitshift+0x3c>)
 80037f4:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 80037f6:	bf00      	nop
 80037f8:	370c      	adds	r7, #12
 80037fa:	46bd      	mov	sp, r7
 80037fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003800:	4770      	bx	lr
 8003802:	bf00      	nop
 8003804:	bffdfff8 	.word	0xbffdfff8
 8003808:	cccccccd 	.word	0xcccccccd
 800380c:	40020000 	.word	0x40020000

08003810 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003810:	b480      	push	{r7}
 8003812:	b087      	sub	sp, #28
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
 8003818:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800381a:	2300      	movs	r3, #0
 800381c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800381e:	e14e      	b.n	8003abe <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003820:	683b      	ldr	r3, [r7, #0]
 8003822:	681a      	ldr	r2, [r3, #0]
 8003824:	2101      	movs	r1, #1
 8003826:	697b      	ldr	r3, [r7, #20]
 8003828:	fa01 f303 	lsl.w	r3, r1, r3
 800382c:	4013      	ands	r3, r2
 800382e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	2b00      	cmp	r3, #0
 8003834:	f000 8140 	beq.w	8003ab8 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003838:	683b      	ldr	r3, [r7, #0]
 800383a:	685b      	ldr	r3, [r3, #4]
 800383c:	f003 0303 	and.w	r3, r3, #3
 8003840:	2b01      	cmp	r3, #1
 8003842:	d005      	beq.n	8003850 <HAL_GPIO_Init+0x40>
 8003844:	683b      	ldr	r3, [r7, #0]
 8003846:	685b      	ldr	r3, [r3, #4]
 8003848:	f003 0303 	and.w	r3, r3, #3
 800384c:	2b02      	cmp	r3, #2
 800384e:	d130      	bne.n	80038b2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	689b      	ldr	r3, [r3, #8]
 8003854:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8003856:	697b      	ldr	r3, [r7, #20]
 8003858:	005b      	lsls	r3, r3, #1
 800385a:	2203      	movs	r2, #3
 800385c:	fa02 f303 	lsl.w	r3, r2, r3
 8003860:	43db      	mvns	r3, r3
 8003862:	693a      	ldr	r2, [r7, #16]
 8003864:	4013      	ands	r3, r2
 8003866:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003868:	683b      	ldr	r3, [r7, #0]
 800386a:	68da      	ldr	r2, [r3, #12]
 800386c:	697b      	ldr	r3, [r7, #20]
 800386e:	005b      	lsls	r3, r3, #1
 8003870:	fa02 f303 	lsl.w	r3, r2, r3
 8003874:	693a      	ldr	r2, [r7, #16]
 8003876:	4313      	orrs	r3, r2
 8003878:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	693a      	ldr	r2, [r7, #16]
 800387e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	685b      	ldr	r3, [r3, #4]
 8003884:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003886:	2201      	movs	r2, #1
 8003888:	697b      	ldr	r3, [r7, #20]
 800388a:	fa02 f303 	lsl.w	r3, r2, r3
 800388e:	43db      	mvns	r3, r3
 8003890:	693a      	ldr	r2, [r7, #16]
 8003892:	4013      	ands	r3, r2
 8003894:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003896:	683b      	ldr	r3, [r7, #0]
 8003898:	685b      	ldr	r3, [r3, #4]
 800389a:	091b      	lsrs	r3, r3, #4
 800389c:	f003 0201 	and.w	r2, r3, #1
 80038a0:	697b      	ldr	r3, [r7, #20]
 80038a2:	fa02 f303 	lsl.w	r3, r2, r3
 80038a6:	693a      	ldr	r2, [r7, #16]
 80038a8:	4313      	orrs	r3, r2
 80038aa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	693a      	ldr	r2, [r7, #16]
 80038b0:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80038b2:	683b      	ldr	r3, [r7, #0]
 80038b4:	685b      	ldr	r3, [r3, #4]
 80038b6:	f003 0303 	and.w	r3, r3, #3
 80038ba:	2b03      	cmp	r3, #3
 80038bc:	d017      	beq.n	80038ee <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	68db      	ldr	r3, [r3, #12]
 80038c2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80038c4:	697b      	ldr	r3, [r7, #20]
 80038c6:	005b      	lsls	r3, r3, #1
 80038c8:	2203      	movs	r2, #3
 80038ca:	fa02 f303 	lsl.w	r3, r2, r3
 80038ce:	43db      	mvns	r3, r3
 80038d0:	693a      	ldr	r2, [r7, #16]
 80038d2:	4013      	ands	r3, r2
 80038d4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80038d6:	683b      	ldr	r3, [r7, #0]
 80038d8:	689a      	ldr	r2, [r3, #8]
 80038da:	697b      	ldr	r3, [r7, #20]
 80038dc:	005b      	lsls	r3, r3, #1
 80038de:	fa02 f303 	lsl.w	r3, r2, r3
 80038e2:	693a      	ldr	r2, [r7, #16]
 80038e4:	4313      	orrs	r3, r2
 80038e6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	693a      	ldr	r2, [r7, #16]
 80038ec:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80038ee:	683b      	ldr	r3, [r7, #0]
 80038f0:	685b      	ldr	r3, [r3, #4]
 80038f2:	f003 0303 	and.w	r3, r3, #3
 80038f6:	2b02      	cmp	r3, #2
 80038f8:	d123      	bne.n	8003942 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80038fa:	697b      	ldr	r3, [r7, #20]
 80038fc:	08da      	lsrs	r2, r3, #3
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	3208      	adds	r2, #8
 8003902:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003906:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003908:	697b      	ldr	r3, [r7, #20]
 800390a:	f003 0307 	and.w	r3, r3, #7
 800390e:	009b      	lsls	r3, r3, #2
 8003910:	220f      	movs	r2, #15
 8003912:	fa02 f303 	lsl.w	r3, r2, r3
 8003916:	43db      	mvns	r3, r3
 8003918:	693a      	ldr	r2, [r7, #16]
 800391a:	4013      	ands	r3, r2
 800391c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	691a      	ldr	r2, [r3, #16]
 8003922:	697b      	ldr	r3, [r7, #20]
 8003924:	f003 0307 	and.w	r3, r3, #7
 8003928:	009b      	lsls	r3, r3, #2
 800392a:	fa02 f303 	lsl.w	r3, r2, r3
 800392e:	693a      	ldr	r2, [r7, #16]
 8003930:	4313      	orrs	r3, r2
 8003932:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003934:	697b      	ldr	r3, [r7, #20]
 8003936:	08da      	lsrs	r2, r3, #3
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	3208      	adds	r2, #8
 800393c:	6939      	ldr	r1, [r7, #16]
 800393e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8003948:	697b      	ldr	r3, [r7, #20]
 800394a:	005b      	lsls	r3, r3, #1
 800394c:	2203      	movs	r2, #3
 800394e:	fa02 f303 	lsl.w	r3, r2, r3
 8003952:	43db      	mvns	r3, r3
 8003954:	693a      	ldr	r2, [r7, #16]
 8003956:	4013      	ands	r3, r2
 8003958:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800395a:	683b      	ldr	r3, [r7, #0]
 800395c:	685b      	ldr	r3, [r3, #4]
 800395e:	f003 0203 	and.w	r2, r3, #3
 8003962:	697b      	ldr	r3, [r7, #20]
 8003964:	005b      	lsls	r3, r3, #1
 8003966:	fa02 f303 	lsl.w	r3, r2, r3
 800396a:	693a      	ldr	r2, [r7, #16]
 800396c:	4313      	orrs	r3, r2
 800396e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	693a      	ldr	r2, [r7, #16]
 8003974:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003976:	683b      	ldr	r3, [r7, #0]
 8003978:	685b      	ldr	r3, [r3, #4]
 800397a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800397e:	2b00      	cmp	r3, #0
 8003980:	f000 809a 	beq.w	8003ab8 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003984:	4b55      	ldr	r3, [pc, #340]	; (8003adc <HAL_GPIO_Init+0x2cc>)
 8003986:	699b      	ldr	r3, [r3, #24]
 8003988:	4a54      	ldr	r2, [pc, #336]	; (8003adc <HAL_GPIO_Init+0x2cc>)
 800398a:	f043 0301 	orr.w	r3, r3, #1
 800398e:	6193      	str	r3, [r2, #24]
 8003990:	4b52      	ldr	r3, [pc, #328]	; (8003adc <HAL_GPIO_Init+0x2cc>)
 8003992:	699b      	ldr	r3, [r3, #24]
 8003994:	f003 0301 	and.w	r3, r3, #1
 8003998:	60bb      	str	r3, [r7, #8]
 800399a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800399c:	4a50      	ldr	r2, [pc, #320]	; (8003ae0 <HAL_GPIO_Init+0x2d0>)
 800399e:	697b      	ldr	r3, [r7, #20]
 80039a0:	089b      	lsrs	r3, r3, #2
 80039a2:	3302      	adds	r3, #2
 80039a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80039a8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80039aa:	697b      	ldr	r3, [r7, #20]
 80039ac:	f003 0303 	and.w	r3, r3, #3
 80039b0:	009b      	lsls	r3, r3, #2
 80039b2:	220f      	movs	r2, #15
 80039b4:	fa02 f303 	lsl.w	r3, r2, r3
 80039b8:	43db      	mvns	r3, r3
 80039ba:	693a      	ldr	r2, [r7, #16]
 80039bc:	4013      	ands	r3, r2
 80039be:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80039c6:	d013      	beq.n	80039f0 <HAL_GPIO_Init+0x1e0>
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	4a46      	ldr	r2, [pc, #280]	; (8003ae4 <HAL_GPIO_Init+0x2d4>)
 80039cc:	4293      	cmp	r3, r2
 80039ce:	d00d      	beq.n	80039ec <HAL_GPIO_Init+0x1dc>
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	4a45      	ldr	r2, [pc, #276]	; (8003ae8 <HAL_GPIO_Init+0x2d8>)
 80039d4:	4293      	cmp	r3, r2
 80039d6:	d007      	beq.n	80039e8 <HAL_GPIO_Init+0x1d8>
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	4a44      	ldr	r2, [pc, #272]	; (8003aec <HAL_GPIO_Init+0x2dc>)
 80039dc:	4293      	cmp	r3, r2
 80039de:	d101      	bne.n	80039e4 <HAL_GPIO_Init+0x1d4>
 80039e0:	2303      	movs	r3, #3
 80039e2:	e006      	b.n	80039f2 <HAL_GPIO_Init+0x1e2>
 80039e4:	2305      	movs	r3, #5
 80039e6:	e004      	b.n	80039f2 <HAL_GPIO_Init+0x1e2>
 80039e8:	2302      	movs	r3, #2
 80039ea:	e002      	b.n	80039f2 <HAL_GPIO_Init+0x1e2>
 80039ec:	2301      	movs	r3, #1
 80039ee:	e000      	b.n	80039f2 <HAL_GPIO_Init+0x1e2>
 80039f0:	2300      	movs	r3, #0
 80039f2:	697a      	ldr	r2, [r7, #20]
 80039f4:	f002 0203 	and.w	r2, r2, #3
 80039f8:	0092      	lsls	r2, r2, #2
 80039fa:	4093      	lsls	r3, r2
 80039fc:	693a      	ldr	r2, [r7, #16]
 80039fe:	4313      	orrs	r3, r2
 8003a00:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003a02:	4937      	ldr	r1, [pc, #220]	; (8003ae0 <HAL_GPIO_Init+0x2d0>)
 8003a04:	697b      	ldr	r3, [r7, #20]
 8003a06:	089b      	lsrs	r3, r3, #2
 8003a08:	3302      	adds	r3, #2
 8003a0a:	693a      	ldr	r2, [r7, #16]
 8003a0c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003a10:	4b37      	ldr	r3, [pc, #220]	; (8003af0 <HAL_GPIO_Init+0x2e0>)
 8003a12:	689b      	ldr	r3, [r3, #8]
 8003a14:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	43db      	mvns	r3, r3
 8003a1a:	693a      	ldr	r2, [r7, #16]
 8003a1c:	4013      	ands	r3, r2
 8003a1e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003a20:	683b      	ldr	r3, [r7, #0]
 8003a22:	685b      	ldr	r3, [r3, #4]
 8003a24:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d003      	beq.n	8003a34 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8003a2c:	693a      	ldr	r2, [r7, #16]
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	4313      	orrs	r3, r2
 8003a32:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003a34:	4a2e      	ldr	r2, [pc, #184]	; (8003af0 <HAL_GPIO_Init+0x2e0>)
 8003a36:	693b      	ldr	r3, [r7, #16]
 8003a38:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003a3a:	4b2d      	ldr	r3, [pc, #180]	; (8003af0 <HAL_GPIO_Init+0x2e0>)
 8003a3c:	68db      	ldr	r3, [r3, #12]
 8003a3e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	43db      	mvns	r3, r3
 8003a44:	693a      	ldr	r2, [r7, #16]
 8003a46:	4013      	ands	r3, r2
 8003a48:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003a4a:	683b      	ldr	r3, [r7, #0]
 8003a4c:	685b      	ldr	r3, [r3, #4]
 8003a4e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d003      	beq.n	8003a5e <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8003a56:	693a      	ldr	r2, [r7, #16]
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	4313      	orrs	r3, r2
 8003a5c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003a5e:	4a24      	ldr	r2, [pc, #144]	; (8003af0 <HAL_GPIO_Init+0x2e0>)
 8003a60:	693b      	ldr	r3, [r7, #16]
 8003a62:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003a64:	4b22      	ldr	r3, [pc, #136]	; (8003af0 <HAL_GPIO_Init+0x2e0>)
 8003a66:	685b      	ldr	r3, [r3, #4]
 8003a68:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	43db      	mvns	r3, r3
 8003a6e:	693a      	ldr	r2, [r7, #16]
 8003a70:	4013      	ands	r3, r2
 8003a72:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003a74:	683b      	ldr	r3, [r7, #0]
 8003a76:	685b      	ldr	r3, [r3, #4]
 8003a78:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d003      	beq.n	8003a88 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8003a80:	693a      	ldr	r2, [r7, #16]
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	4313      	orrs	r3, r2
 8003a86:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003a88:	4a19      	ldr	r2, [pc, #100]	; (8003af0 <HAL_GPIO_Init+0x2e0>)
 8003a8a:	693b      	ldr	r3, [r7, #16]
 8003a8c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003a8e:	4b18      	ldr	r3, [pc, #96]	; (8003af0 <HAL_GPIO_Init+0x2e0>)
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	43db      	mvns	r3, r3
 8003a98:	693a      	ldr	r2, [r7, #16]
 8003a9a:	4013      	ands	r3, r2
 8003a9c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003a9e:	683b      	ldr	r3, [r7, #0]
 8003aa0:	685b      	ldr	r3, [r3, #4]
 8003aa2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d003      	beq.n	8003ab2 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8003aaa:	693a      	ldr	r2, [r7, #16]
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	4313      	orrs	r3, r2
 8003ab0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8003ab2:	4a0f      	ldr	r2, [pc, #60]	; (8003af0 <HAL_GPIO_Init+0x2e0>)
 8003ab4:	693b      	ldr	r3, [r7, #16]
 8003ab6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003ab8:	697b      	ldr	r3, [r7, #20]
 8003aba:	3301      	adds	r3, #1
 8003abc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003abe:	683b      	ldr	r3, [r7, #0]
 8003ac0:	681a      	ldr	r2, [r3, #0]
 8003ac2:	697b      	ldr	r3, [r7, #20]
 8003ac4:	fa22 f303 	lsr.w	r3, r2, r3
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	f47f aea9 	bne.w	8003820 <HAL_GPIO_Init+0x10>
  }
}
 8003ace:	bf00      	nop
 8003ad0:	bf00      	nop
 8003ad2:	371c      	adds	r7, #28
 8003ad4:	46bd      	mov	sp, r7
 8003ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ada:	4770      	bx	lr
 8003adc:	40021000 	.word	0x40021000
 8003ae0:	40010000 	.word	0x40010000
 8003ae4:	48000400 	.word	0x48000400
 8003ae8:	48000800 	.word	0x48000800
 8003aec:	48000c00 	.word	0x48000c00
 8003af0:	40010400 	.word	0x40010400

08003af4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003af4:	b480      	push	{r7}
 8003af6:	b085      	sub	sp, #20
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	6078      	str	r0, [r7, #4]
 8003afc:	460b      	mov	r3, r1
 8003afe:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	691a      	ldr	r2, [r3, #16]
 8003b04:	887b      	ldrh	r3, [r7, #2]
 8003b06:	4013      	ands	r3, r2
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d002      	beq.n	8003b12 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003b0c:	2301      	movs	r3, #1
 8003b0e:	73fb      	strb	r3, [r7, #15]
 8003b10:	e001      	b.n	8003b16 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003b12:	2300      	movs	r3, #0
 8003b14:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003b16:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b18:	4618      	mov	r0, r3
 8003b1a:	3714      	adds	r7, #20
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b22:	4770      	bx	lr

08003b24 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003b24:	b480      	push	{r7}
 8003b26:	b083      	sub	sp, #12
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	6078      	str	r0, [r7, #4]
 8003b2c:	460b      	mov	r3, r1
 8003b2e:	807b      	strh	r3, [r7, #2]
 8003b30:	4613      	mov	r3, r2
 8003b32:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003b34:	787b      	ldrb	r3, [r7, #1]
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d003      	beq.n	8003b42 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003b3a:	887a      	ldrh	r2, [r7, #2]
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003b40:	e002      	b.n	8003b48 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003b42:	887a      	ldrh	r2, [r7, #2]
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003b48:	bf00      	nop
 8003b4a:	370c      	adds	r7, #12
 8003b4c:	46bd      	mov	sp, r7
 8003b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b52:	4770      	bx	lr

08003b54 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003b54:	b480      	push	{r7}
 8003b56:	b085      	sub	sp, #20
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	6078      	str	r0, [r7, #4]
 8003b5c:	460b      	mov	r3, r1
 8003b5e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	695b      	ldr	r3, [r3, #20]
 8003b64:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003b66:	887a      	ldrh	r2, [r7, #2]
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	4013      	ands	r3, r2
 8003b6c:	041a      	lsls	r2, r3, #16
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	43d9      	mvns	r1, r3
 8003b72:	887b      	ldrh	r3, [r7, #2]
 8003b74:	400b      	ands	r3, r1
 8003b76:	431a      	orrs	r2, r3
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	619a      	str	r2, [r3, #24]
}
 8003b7c:	bf00      	nop
 8003b7e:	3714      	adds	r7, #20
 8003b80:	46bd      	mov	sp, r7
 8003b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b86:	4770      	bx	lr

08003b88 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003b88:	b580      	push	{r7, lr}
 8003b8a:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8003b8e:	af00      	add	r7, sp, #0
 8003b90:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003b94:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003b98:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003b9a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003b9e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d102      	bne.n	8003bae <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8003ba8:	2301      	movs	r3, #1
 8003baa:	f001 b823 	b.w	8004bf4 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003bae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003bb2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	f003 0301 	and.w	r3, r3, #1
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	f000 817d 	beq.w	8003ebe <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8003bc4:	4bbc      	ldr	r3, [pc, #752]	; (8003eb8 <HAL_RCC_OscConfig+0x330>)
 8003bc6:	685b      	ldr	r3, [r3, #4]
 8003bc8:	f003 030c 	and.w	r3, r3, #12
 8003bcc:	2b04      	cmp	r3, #4
 8003bce:	d00c      	beq.n	8003bea <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003bd0:	4bb9      	ldr	r3, [pc, #740]	; (8003eb8 <HAL_RCC_OscConfig+0x330>)
 8003bd2:	685b      	ldr	r3, [r3, #4]
 8003bd4:	f003 030c 	and.w	r3, r3, #12
 8003bd8:	2b08      	cmp	r3, #8
 8003bda:	d15c      	bne.n	8003c96 <HAL_RCC_OscConfig+0x10e>
 8003bdc:	4bb6      	ldr	r3, [pc, #728]	; (8003eb8 <HAL_RCC_OscConfig+0x330>)
 8003bde:	685b      	ldr	r3, [r3, #4]
 8003be0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003be4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003be8:	d155      	bne.n	8003c96 <HAL_RCC_OscConfig+0x10e>
 8003bea:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003bee:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bf2:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8003bf6:	fa93 f3a3 	rbit	r3, r3
 8003bfa:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003bfe:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c02:	fab3 f383 	clz	r3, r3
 8003c06:	b2db      	uxtb	r3, r3
 8003c08:	095b      	lsrs	r3, r3, #5
 8003c0a:	b2db      	uxtb	r3, r3
 8003c0c:	f043 0301 	orr.w	r3, r3, #1
 8003c10:	b2db      	uxtb	r3, r3
 8003c12:	2b01      	cmp	r3, #1
 8003c14:	d102      	bne.n	8003c1c <HAL_RCC_OscConfig+0x94>
 8003c16:	4ba8      	ldr	r3, [pc, #672]	; (8003eb8 <HAL_RCC_OscConfig+0x330>)
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	e015      	b.n	8003c48 <HAL_RCC_OscConfig+0xc0>
 8003c1c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003c20:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c24:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8003c28:	fa93 f3a3 	rbit	r3, r3
 8003c2c:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8003c30:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003c34:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8003c38:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8003c3c:	fa93 f3a3 	rbit	r3, r3
 8003c40:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8003c44:	4b9c      	ldr	r3, [pc, #624]	; (8003eb8 <HAL_RCC_OscConfig+0x330>)
 8003c46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c48:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003c4c:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8003c50:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8003c54:	fa92 f2a2 	rbit	r2, r2
 8003c58:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8003c5c:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8003c60:	fab2 f282 	clz	r2, r2
 8003c64:	b2d2      	uxtb	r2, r2
 8003c66:	f042 0220 	orr.w	r2, r2, #32
 8003c6a:	b2d2      	uxtb	r2, r2
 8003c6c:	f002 021f 	and.w	r2, r2, #31
 8003c70:	2101      	movs	r1, #1
 8003c72:	fa01 f202 	lsl.w	r2, r1, r2
 8003c76:	4013      	ands	r3, r2
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	f000 811f 	beq.w	8003ebc <HAL_RCC_OscConfig+0x334>
 8003c7e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003c82:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	685b      	ldr	r3, [r3, #4]
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	f040 8116 	bne.w	8003ebc <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8003c90:	2301      	movs	r3, #1
 8003c92:	f000 bfaf 	b.w	8004bf4 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003c96:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003c9a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	685b      	ldr	r3, [r3, #4]
 8003ca2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ca6:	d106      	bne.n	8003cb6 <HAL_RCC_OscConfig+0x12e>
 8003ca8:	4b83      	ldr	r3, [pc, #524]	; (8003eb8 <HAL_RCC_OscConfig+0x330>)
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	4a82      	ldr	r2, [pc, #520]	; (8003eb8 <HAL_RCC_OscConfig+0x330>)
 8003cae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003cb2:	6013      	str	r3, [r2, #0]
 8003cb4:	e036      	b.n	8003d24 <HAL_RCC_OscConfig+0x19c>
 8003cb6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003cba:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	685b      	ldr	r3, [r3, #4]
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d10c      	bne.n	8003ce0 <HAL_RCC_OscConfig+0x158>
 8003cc6:	4b7c      	ldr	r3, [pc, #496]	; (8003eb8 <HAL_RCC_OscConfig+0x330>)
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	4a7b      	ldr	r2, [pc, #492]	; (8003eb8 <HAL_RCC_OscConfig+0x330>)
 8003ccc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003cd0:	6013      	str	r3, [r2, #0]
 8003cd2:	4b79      	ldr	r3, [pc, #484]	; (8003eb8 <HAL_RCC_OscConfig+0x330>)
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	4a78      	ldr	r2, [pc, #480]	; (8003eb8 <HAL_RCC_OscConfig+0x330>)
 8003cd8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003cdc:	6013      	str	r3, [r2, #0]
 8003cde:	e021      	b.n	8003d24 <HAL_RCC_OscConfig+0x19c>
 8003ce0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003ce4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	685b      	ldr	r3, [r3, #4]
 8003cec:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003cf0:	d10c      	bne.n	8003d0c <HAL_RCC_OscConfig+0x184>
 8003cf2:	4b71      	ldr	r3, [pc, #452]	; (8003eb8 <HAL_RCC_OscConfig+0x330>)
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	4a70      	ldr	r2, [pc, #448]	; (8003eb8 <HAL_RCC_OscConfig+0x330>)
 8003cf8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003cfc:	6013      	str	r3, [r2, #0]
 8003cfe:	4b6e      	ldr	r3, [pc, #440]	; (8003eb8 <HAL_RCC_OscConfig+0x330>)
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	4a6d      	ldr	r2, [pc, #436]	; (8003eb8 <HAL_RCC_OscConfig+0x330>)
 8003d04:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d08:	6013      	str	r3, [r2, #0]
 8003d0a:	e00b      	b.n	8003d24 <HAL_RCC_OscConfig+0x19c>
 8003d0c:	4b6a      	ldr	r3, [pc, #424]	; (8003eb8 <HAL_RCC_OscConfig+0x330>)
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	4a69      	ldr	r2, [pc, #420]	; (8003eb8 <HAL_RCC_OscConfig+0x330>)
 8003d12:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003d16:	6013      	str	r3, [r2, #0]
 8003d18:	4b67      	ldr	r3, [pc, #412]	; (8003eb8 <HAL_RCC_OscConfig+0x330>)
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	4a66      	ldr	r2, [pc, #408]	; (8003eb8 <HAL_RCC_OscConfig+0x330>)
 8003d1e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003d22:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003d24:	4b64      	ldr	r3, [pc, #400]	; (8003eb8 <HAL_RCC_OscConfig+0x330>)
 8003d26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d28:	f023 020f 	bic.w	r2, r3, #15
 8003d2c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003d30:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	689b      	ldr	r3, [r3, #8]
 8003d38:	495f      	ldr	r1, [pc, #380]	; (8003eb8 <HAL_RCC_OscConfig+0x330>)
 8003d3a:	4313      	orrs	r3, r2
 8003d3c:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003d3e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003d42:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	685b      	ldr	r3, [r3, #4]
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d059      	beq.n	8003e02 <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d4e:	f7fd ff15 	bl	8001b7c <HAL_GetTick>
 8003d52:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d56:	e00a      	b.n	8003d6e <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003d58:	f7fd ff10 	bl	8001b7c <HAL_GetTick>
 8003d5c:	4602      	mov	r2, r0
 8003d5e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003d62:	1ad3      	subs	r3, r2, r3
 8003d64:	2b64      	cmp	r3, #100	; 0x64
 8003d66:	d902      	bls.n	8003d6e <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8003d68:	2303      	movs	r3, #3
 8003d6a:	f000 bf43 	b.w	8004bf4 <HAL_RCC_OscConfig+0x106c>
 8003d6e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003d72:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d76:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8003d7a:	fa93 f3a3 	rbit	r3, r3
 8003d7e:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8003d82:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d86:	fab3 f383 	clz	r3, r3
 8003d8a:	b2db      	uxtb	r3, r3
 8003d8c:	095b      	lsrs	r3, r3, #5
 8003d8e:	b2db      	uxtb	r3, r3
 8003d90:	f043 0301 	orr.w	r3, r3, #1
 8003d94:	b2db      	uxtb	r3, r3
 8003d96:	2b01      	cmp	r3, #1
 8003d98:	d102      	bne.n	8003da0 <HAL_RCC_OscConfig+0x218>
 8003d9a:	4b47      	ldr	r3, [pc, #284]	; (8003eb8 <HAL_RCC_OscConfig+0x330>)
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	e015      	b.n	8003dcc <HAL_RCC_OscConfig+0x244>
 8003da0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003da4:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003da8:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8003dac:	fa93 f3a3 	rbit	r3, r3
 8003db0:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8003db4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003db8:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8003dbc:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8003dc0:	fa93 f3a3 	rbit	r3, r3
 8003dc4:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8003dc8:	4b3b      	ldr	r3, [pc, #236]	; (8003eb8 <HAL_RCC_OscConfig+0x330>)
 8003dca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dcc:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003dd0:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8003dd4:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8003dd8:	fa92 f2a2 	rbit	r2, r2
 8003ddc:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8003de0:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8003de4:	fab2 f282 	clz	r2, r2
 8003de8:	b2d2      	uxtb	r2, r2
 8003dea:	f042 0220 	orr.w	r2, r2, #32
 8003dee:	b2d2      	uxtb	r2, r2
 8003df0:	f002 021f 	and.w	r2, r2, #31
 8003df4:	2101      	movs	r1, #1
 8003df6:	fa01 f202 	lsl.w	r2, r1, r2
 8003dfa:	4013      	ands	r3, r2
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d0ab      	beq.n	8003d58 <HAL_RCC_OscConfig+0x1d0>
 8003e00:	e05d      	b.n	8003ebe <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e02:	f7fd febb 	bl	8001b7c <HAL_GetTick>
 8003e06:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e0a:	e00a      	b.n	8003e22 <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003e0c:	f7fd feb6 	bl	8001b7c <HAL_GetTick>
 8003e10:	4602      	mov	r2, r0
 8003e12:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003e16:	1ad3      	subs	r3, r2, r3
 8003e18:	2b64      	cmp	r3, #100	; 0x64
 8003e1a:	d902      	bls.n	8003e22 <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8003e1c:	2303      	movs	r3, #3
 8003e1e:	f000 bee9 	b.w	8004bf4 <HAL_RCC_OscConfig+0x106c>
 8003e22:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003e26:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e2a:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8003e2e:	fa93 f3a3 	rbit	r3, r3
 8003e32:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8003e36:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e3a:	fab3 f383 	clz	r3, r3
 8003e3e:	b2db      	uxtb	r3, r3
 8003e40:	095b      	lsrs	r3, r3, #5
 8003e42:	b2db      	uxtb	r3, r3
 8003e44:	f043 0301 	orr.w	r3, r3, #1
 8003e48:	b2db      	uxtb	r3, r3
 8003e4a:	2b01      	cmp	r3, #1
 8003e4c:	d102      	bne.n	8003e54 <HAL_RCC_OscConfig+0x2cc>
 8003e4e:	4b1a      	ldr	r3, [pc, #104]	; (8003eb8 <HAL_RCC_OscConfig+0x330>)
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	e015      	b.n	8003e80 <HAL_RCC_OscConfig+0x2f8>
 8003e54:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003e58:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e5c:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8003e60:	fa93 f3a3 	rbit	r3, r3
 8003e64:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8003e68:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003e6c:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8003e70:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8003e74:	fa93 f3a3 	rbit	r3, r3
 8003e78:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8003e7c:	4b0e      	ldr	r3, [pc, #56]	; (8003eb8 <HAL_RCC_OscConfig+0x330>)
 8003e7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e80:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003e84:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8003e88:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8003e8c:	fa92 f2a2 	rbit	r2, r2
 8003e90:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8003e94:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8003e98:	fab2 f282 	clz	r2, r2
 8003e9c:	b2d2      	uxtb	r2, r2
 8003e9e:	f042 0220 	orr.w	r2, r2, #32
 8003ea2:	b2d2      	uxtb	r2, r2
 8003ea4:	f002 021f 	and.w	r2, r2, #31
 8003ea8:	2101      	movs	r1, #1
 8003eaa:	fa01 f202 	lsl.w	r2, r1, r2
 8003eae:	4013      	ands	r3, r2
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d1ab      	bne.n	8003e0c <HAL_RCC_OscConfig+0x284>
 8003eb4:	e003      	b.n	8003ebe <HAL_RCC_OscConfig+0x336>
 8003eb6:	bf00      	nop
 8003eb8:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ebc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003ebe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003ec2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f003 0302 	and.w	r3, r3, #2
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	f000 817d 	beq.w	80041ce <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003ed4:	4ba6      	ldr	r3, [pc, #664]	; (8004170 <HAL_RCC_OscConfig+0x5e8>)
 8003ed6:	685b      	ldr	r3, [r3, #4]
 8003ed8:	f003 030c 	and.w	r3, r3, #12
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d00b      	beq.n	8003ef8 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003ee0:	4ba3      	ldr	r3, [pc, #652]	; (8004170 <HAL_RCC_OscConfig+0x5e8>)
 8003ee2:	685b      	ldr	r3, [r3, #4]
 8003ee4:	f003 030c 	and.w	r3, r3, #12
 8003ee8:	2b08      	cmp	r3, #8
 8003eea:	d172      	bne.n	8003fd2 <HAL_RCC_OscConfig+0x44a>
 8003eec:	4ba0      	ldr	r3, [pc, #640]	; (8004170 <HAL_RCC_OscConfig+0x5e8>)
 8003eee:	685b      	ldr	r3, [r3, #4]
 8003ef0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d16c      	bne.n	8003fd2 <HAL_RCC_OscConfig+0x44a>
 8003ef8:	2302      	movs	r3, #2
 8003efa:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003efe:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8003f02:	fa93 f3a3 	rbit	r3, r3
 8003f06:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8003f0a:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003f0e:	fab3 f383 	clz	r3, r3
 8003f12:	b2db      	uxtb	r3, r3
 8003f14:	095b      	lsrs	r3, r3, #5
 8003f16:	b2db      	uxtb	r3, r3
 8003f18:	f043 0301 	orr.w	r3, r3, #1
 8003f1c:	b2db      	uxtb	r3, r3
 8003f1e:	2b01      	cmp	r3, #1
 8003f20:	d102      	bne.n	8003f28 <HAL_RCC_OscConfig+0x3a0>
 8003f22:	4b93      	ldr	r3, [pc, #588]	; (8004170 <HAL_RCC_OscConfig+0x5e8>)
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	e013      	b.n	8003f50 <HAL_RCC_OscConfig+0x3c8>
 8003f28:	2302      	movs	r3, #2
 8003f2a:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f2e:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8003f32:	fa93 f3a3 	rbit	r3, r3
 8003f36:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8003f3a:	2302      	movs	r3, #2
 8003f3c:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8003f40:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8003f44:	fa93 f3a3 	rbit	r3, r3
 8003f48:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8003f4c:	4b88      	ldr	r3, [pc, #544]	; (8004170 <HAL_RCC_OscConfig+0x5e8>)
 8003f4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f50:	2202      	movs	r2, #2
 8003f52:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8003f56:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8003f5a:	fa92 f2a2 	rbit	r2, r2
 8003f5e:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8003f62:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8003f66:	fab2 f282 	clz	r2, r2
 8003f6a:	b2d2      	uxtb	r2, r2
 8003f6c:	f042 0220 	orr.w	r2, r2, #32
 8003f70:	b2d2      	uxtb	r2, r2
 8003f72:	f002 021f 	and.w	r2, r2, #31
 8003f76:	2101      	movs	r1, #1
 8003f78:	fa01 f202 	lsl.w	r2, r1, r2
 8003f7c:	4013      	ands	r3, r2
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d00a      	beq.n	8003f98 <HAL_RCC_OscConfig+0x410>
 8003f82:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003f86:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	691b      	ldr	r3, [r3, #16]
 8003f8e:	2b01      	cmp	r3, #1
 8003f90:	d002      	beq.n	8003f98 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8003f92:	2301      	movs	r3, #1
 8003f94:	f000 be2e 	b.w	8004bf4 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f98:	4b75      	ldr	r3, [pc, #468]	; (8004170 <HAL_RCC_OscConfig+0x5e8>)
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003fa0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003fa4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	695b      	ldr	r3, [r3, #20]
 8003fac:	21f8      	movs	r1, #248	; 0xf8
 8003fae:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fb2:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8003fb6:	fa91 f1a1 	rbit	r1, r1
 8003fba:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8003fbe:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8003fc2:	fab1 f181 	clz	r1, r1
 8003fc6:	b2c9      	uxtb	r1, r1
 8003fc8:	408b      	lsls	r3, r1
 8003fca:	4969      	ldr	r1, [pc, #420]	; (8004170 <HAL_RCC_OscConfig+0x5e8>)
 8003fcc:	4313      	orrs	r3, r2
 8003fce:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003fd0:	e0fd      	b.n	80041ce <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003fd2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003fd6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	691b      	ldr	r3, [r3, #16]
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	f000 8088 	beq.w	80040f4 <HAL_RCC_OscConfig+0x56c>
 8003fe4:	2301      	movs	r3, #1
 8003fe6:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fea:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8003fee:	fa93 f3a3 	rbit	r3, r3
 8003ff2:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8003ff6:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003ffa:	fab3 f383 	clz	r3, r3
 8003ffe:	b2db      	uxtb	r3, r3
 8004000:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004004:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004008:	009b      	lsls	r3, r3, #2
 800400a:	461a      	mov	r2, r3
 800400c:	2301      	movs	r3, #1
 800400e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004010:	f7fd fdb4 	bl	8001b7c <HAL_GetTick>
 8004014:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004018:	e00a      	b.n	8004030 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800401a:	f7fd fdaf 	bl	8001b7c <HAL_GetTick>
 800401e:	4602      	mov	r2, r0
 8004020:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004024:	1ad3      	subs	r3, r2, r3
 8004026:	2b02      	cmp	r3, #2
 8004028:	d902      	bls.n	8004030 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 800402a:	2303      	movs	r3, #3
 800402c:	f000 bde2 	b.w	8004bf4 <HAL_RCC_OscConfig+0x106c>
 8004030:	2302      	movs	r3, #2
 8004032:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004036:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 800403a:	fa93 f3a3 	rbit	r3, r3
 800403e:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8004042:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004046:	fab3 f383 	clz	r3, r3
 800404a:	b2db      	uxtb	r3, r3
 800404c:	095b      	lsrs	r3, r3, #5
 800404e:	b2db      	uxtb	r3, r3
 8004050:	f043 0301 	orr.w	r3, r3, #1
 8004054:	b2db      	uxtb	r3, r3
 8004056:	2b01      	cmp	r3, #1
 8004058:	d102      	bne.n	8004060 <HAL_RCC_OscConfig+0x4d8>
 800405a:	4b45      	ldr	r3, [pc, #276]	; (8004170 <HAL_RCC_OscConfig+0x5e8>)
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	e013      	b.n	8004088 <HAL_RCC_OscConfig+0x500>
 8004060:	2302      	movs	r3, #2
 8004062:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004066:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 800406a:	fa93 f3a3 	rbit	r3, r3
 800406e:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8004072:	2302      	movs	r3, #2
 8004074:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8004078:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 800407c:	fa93 f3a3 	rbit	r3, r3
 8004080:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8004084:	4b3a      	ldr	r3, [pc, #232]	; (8004170 <HAL_RCC_OscConfig+0x5e8>)
 8004086:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004088:	2202      	movs	r2, #2
 800408a:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 800408e:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8004092:	fa92 f2a2 	rbit	r2, r2
 8004096:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 800409a:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 800409e:	fab2 f282 	clz	r2, r2
 80040a2:	b2d2      	uxtb	r2, r2
 80040a4:	f042 0220 	orr.w	r2, r2, #32
 80040a8:	b2d2      	uxtb	r2, r2
 80040aa:	f002 021f 	and.w	r2, r2, #31
 80040ae:	2101      	movs	r1, #1
 80040b0:	fa01 f202 	lsl.w	r2, r1, r2
 80040b4:	4013      	ands	r3, r2
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d0af      	beq.n	800401a <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040ba:	4b2d      	ldr	r3, [pc, #180]	; (8004170 <HAL_RCC_OscConfig+0x5e8>)
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80040c2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80040c6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	695b      	ldr	r3, [r3, #20]
 80040ce:	21f8      	movs	r1, #248	; 0xf8
 80040d0:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040d4:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 80040d8:	fa91 f1a1 	rbit	r1, r1
 80040dc:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 80040e0:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 80040e4:	fab1 f181 	clz	r1, r1
 80040e8:	b2c9      	uxtb	r1, r1
 80040ea:	408b      	lsls	r3, r1
 80040ec:	4920      	ldr	r1, [pc, #128]	; (8004170 <HAL_RCC_OscConfig+0x5e8>)
 80040ee:	4313      	orrs	r3, r2
 80040f0:	600b      	str	r3, [r1, #0]
 80040f2:	e06c      	b.n	80041ce <HAL_RCC_OscConfig+0x646>
 80040f4:	2301      	movs	r3, #1
 80040f6:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040fa:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 80040fe:	fa93 f3a3 	rbit	r3, r3
 8004102:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8004106:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800410a:	fab3 f383 	clz	r3, r3
 800410e:	b2db      	uxtb	r3, r3
 8004110:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004114:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004118:	009b      	lsls	r3, r3, #2
 800411a:	461a      	mov	r2, r3
 800411c:	2300      	movs	r3, #0
 800411e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004120:	f7fd fd2c 	bl	8001b7c <HAL_GetTick>
 8004124:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004128:	e00a      	b.n	8004140 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800412a:	f7fd fd27 	bl	8001b7c <HAL_GetTick>
 800412e:	4602      	mov	r2, r0
 8004130:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004134:	1ad3      	subs	r3, r2, r3
 8004136:	2b02      	cmp	r3, #2
 8004138:	d902      	bls.n	8004140 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 800413a:	2303      	movs	r3, #3
 800413c:	f000 bd5a 	b.w	8004bf4 <HAL_RCC_OscConfig+0x106c>
 8004140:	2302      	movs	r3, #2
 8004142:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004146:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800414a:	fa93 f3a3 	rbit	r3, r3
 800414e:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8004152:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004156:	fab3 f383 	clz	r3, r3
 800415a:	b2db      	uxtb	r3, r3
 800415c:	095b      	lsrs	r3, r3, #5
 800415e:	b2db      	uxtb	r3, r3
 8004160:	f043 0301 	orr.w	r3, r3, #1
 8004164:	b2db      	uxtb	r3, r3
 8004166:	2b01      	cmp	r3, #1
 8004168:	d104      	bne.n	8004174 <HAL_RCC_OscConfig+0x5ec>
 800416a:	4b01      	ldr	r3, [pc, #4]	; (8004170 <HAL_RCC_OscConfig+0x5e8>)
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	e015      	b.n	800419c <HAL_RCC_OscConfig+0x614>
 8004170:	40021000 	.word	0x40021000
 8004174:	2302      	movs	r3, #2
 8004176:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800417a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800417e:	fa93 f3a3 	rbit	r3, r3
 8004182:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8004186:	2302      	movs	r3, #2
 8004188:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 800418c:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8004190:	fa93 f3a3 	rbit	r3, r3
 8004194:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8004198:	4bc8      	ldr	r3, [pc, #800]	; (80044bc <HAL_RCC_OscConfig+0x934>)
 800419a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800419c:	2202      	movs	r2, #2
 800419e:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 80041a2:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 80041a6:	fa92 f2a2 	rbit	r2, r2
 80041aa:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 80041ae:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 80041b2:	fab2 f282 	clz	r2, r2
 80041b6:	b2d2      	uxtb	r2, r2
 80041b8:	f042 0220 	orr.w	r2, r2, #32
 80041bc:	b2d2      	uxtb	r2, r2
 80041be:	f002 021f 	and.w	r2, r2, #31
 80041c2:	2101      	movs	r1, #1
 80041c4:	fa01 f202 	lsl.w	r2, r1, r2
 80041c8:	4013      	ands	r3, r2
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d1ad      	bne.n	800412a <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80041ce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80041d2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	f003 0308 	and.w	r3, r3, #8
 80041de:	2b00      	cmp	r3, #0
 80041e0:	f000 8110 	beq.w	8004404 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80041e4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80041e8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	699b      	ldr	r3, [r3, #24]
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d079      	beq.n	80042e8 <HAL_RCC_OscConfig+0x760>
 80041f4:	2301      	movs	r3, #1
 80041f6:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041fa:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80041fe:	fa93 f3a3 	rbit	r3, r3
 8004202:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8004206:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800420a:	fab3 f383 	clz	r3, r3
 800420e:	b2db      	uxtb	r3, r3
 8004210:	461a      	mov	r2, r3
 8004212:	4bab      	ldr	r3, [pc, #684]	; (80044c0 <HAL_RCC_OscConfig+0x938>)
 8004214:	4413      	add	r3, r2
 8004216:	009b      	lsls	r3, r3, #2
 8004218:	461a      	mov	r2, r3
 800421a:	2301      	movs	r3, #1
 800421c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800421e:	f7fd fcad 	bl	8001b7c <HAL_GetTick>
 8004222:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004226:	e00a      	b.n	800423e <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004228:	f7fd fca8 	bl	8001b7c <HAL_GetTick>
 800422c:	4602      	mov	r2, r0
 800422e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004232:	1ad3      	subs	r3, r2, r3
 8004234:	2b02      	cmp	r3, #2
 8004236:	d902      	bls.n	800423e <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8004238:	2303      	movs	r3, #3
 800423a:	f000 bcdb 	b.w	8004bf4 <HAL_RCC_OscConfig+0x106c>
 800423e:	2302      	movs	r3, #2
 8004240:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004244:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8004248:	fa93 f3a3 	rbit	r3, r3
 800424c:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8004250:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004254:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8004258:	2202      	movs	r2, #2
 800425a:	601a      	str	r2, [r3, #0]
 800425c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004260:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	fa93 f2a3 	rbit	r2, r3
 800426a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800426e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8004272:	601a      	str	r2, [r3, #0]
 8004274:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004278:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800427c:	2202      	movs	r2, #2
 800427e:	601a      	str	r2, [r3, #0]
 8004280:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004284:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	fa93 f2a3 	rbit	r2, r3
 800428e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004292:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8004296:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004298:	4b88      	ldr	r3, [pc, #544]	; (80044bc <HAL_RCC_OscConfig+0x934>)
 800429a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800429c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80042a0:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80042a4:	2102      	movs	r1, #2
 80042a6:	6019      	str	r1, [r3, #0]
 80042a8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80042ac:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	fa93 f1a3 	rbit	r1, r3
 80042b6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80042ba:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80042be:	6019      	str	r1, [r3, #0]
  return result;
 80042c0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80042c4:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	fab3 f383 	clz	r3, r3
 80042ce:	b2db      	uxtb	r3, r3
 80042d0:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80042d4:	b2db      	uxtb	r3, r3
 80042d6:	f003 031f 	and.w	r3, r3, #31
 80042da:	2101      	movs	r1, #1
 80042dc:	fa01 f303 	lsl.w	r3, r1, r3
 80042e0:	4013      	ands	r3, r2
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d0a0      	beq.n	8004228 <HAL_RCC_OscConfig+0x6a0>
 80042e6:	e08d      	b.n	8004404 <HAL_RCC_OscConfig+0x87c>
 80042e8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80042ec:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80042f0:	2201      	movs	r2, #1
 80042f2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042f4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80042f8:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	fa93 f2a3 	rbit	r2, r3
 8004302:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004306:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800430a:	601a      	str	r2, [r3, #0]
  return result;
 800430c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004310:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8004314:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004316:	fab3 f383 	clz	r3, r3
 800431a:	b2db      	uxtb	r3, r3
 800431c:	461a      	mov	r2, r3
 800431e:	4b68      	ldr	r3, [pc, #416]	; (80044c0 <HAL_RCC_OscConfig+0x938>)
 8004320:	4413      	add	r3, r2
 8004322:	009b      	lsls	r3, r3, #2
 8004324:	461a      	mov	r2, r3
 8004326:	2300      	movs	r3, #0
 8004328:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800432a:	f7fd fc27 	bl	8001b7c <HAL_GetTick>
 800432e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004332:	e00a      	b.n	800434a <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004334:	f7fd fc22 	bl	8001b7c <HAL_GetTick>
 8004338:	4602      	mov	r2, r0
 800433a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800433e:	1ad3      	subs	r3, r2, r3
 8004340:	2b02      	cmp	r3, #2
 8004342:	d902      	bls.n	800434a <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8004344:	2303      	movs	r3, #3
 8004346:	f000 bc55 	b.w	8004bf4 <HAL_RCC_OscConfig+0x106c>
 800434a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800434e:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8004352:	2202      	movs	r2, #2
 8004354:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004356:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800435a:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	fa93 f2a3 	rbit	r2, r3
 8004364:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004368:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 800436c:	601a      	str	r2, [r3, #0]
 800436e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004372:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8004376:	2202      	movs	r2, #2
 8004378:	601a      	str	r2, [r3, #0]
 800437a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800437e:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	fa93 f2a3 	rbit	r2, r3
 8004388:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800438c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8004390:	601a      	str	r2, [r3, #0]
 8004392:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004396:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800439a:	2202      	movs	r2, #2
 800439c:	601a      	str	r2, [r3, #0]
 800439e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80043a2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	fa93 f2a3 	rbit	r2, r3
 80043ac:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80043b0:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 80043b4:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80043b6:	4b41      	ldr	r3, [pc, #260]	; (80044bc <HAL_RCC_OscConfig+0x934>)
 80043b8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80043ba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80043be:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 80043c2:	2102      	movs	r1, #2
 80043c4:	6019      	str	r1, [r3, #0]
 80043c6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80043ca:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	fa93 f1a3 	rbit	r1, r3
 80043d4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80043d8:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 80043dc:	6019      	str	r1, [r3, #0]
  return result;
 80043de:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80043e2:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	fab3 f383 	clz	r3, r3
 80043ec:	b2db      	uxtb	r3, r3
 80043ee:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80043f2:	b2db      	uxtb	r3, r3
 80043f4:	f003 031f 	and.w	r3, r3, #31
 80043f8:	2101      	movs	r1, #1
 80043fa:	fa01 f303 	lsl.w	r3, r1, r3
 80043fe:	4013      	ands	r3, r2
 8004400:	2b00      	cmp	r3, #0
 8004402:	d197      	bne.n	8004334 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004404:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004408:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f003 0304 	and.w	r3, r3, #4
 8004414:	2b00      	cmp	r3, #0
 8004416:	f000 81a1 	beq.w	800475c <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 800441a:	2300      	movs	r3, #0
 800441c:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004420:	4b26      	ldr	r3, [pc, #152]	; (80044bc <HAL_RCC_OscConfig+0x934>)
 8004422:	69db      	ldr	r3, [r3, #28]
 8004424:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004428:	2b00      	cmp	r3, #0
 800442a:	d116      	bne.n	800445a <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800442c:	4b23      	ldr	r3, [pc, #140]	; (80044bc <HAL_RCC_OscConfig+0x934>)
 800442e:	69db      	ldr	r3, [r3, #28]
 8004430:	4a22      	ldr	r2, [pc, #136]	; (80044bc <HAL_RCC_OscConfig+0x934>)
 8004432:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004436:	61d3      	str	r3, [r2, #28]
 8004438:	4b20      	ldr	r3, [pc, #128]	; (80044bc <HAL_RCC_OscConfig+0x934>)
 800443a:	69db      	ldr	r3, [r3, #28]
 800443c:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8004440:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004444:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8004448:	601a      	str	r2, [r3, #0]
 800444a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800444e:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8004452:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8004454:	2301      	movs	r3, #1
 8004456:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800445a:	4b1a      	ldr	r3, [pc, #104]	; (80044c4 <HAL_RCC_OscConfig+0x93c>)
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004462:	2b00      	cmp	r3, #0
 8004464:	d11a      	bne.n	800449c <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004466:	4b17      	ldr	r3, [pc, #92]	; (80044c4 <HAL_RCC_OscConfig+0x93c>)
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	4a16      	ldr	r2, [pc, #88]	; (80044c4 <HAL_RCC_OscConfig+0x93c>)
 800446c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004470:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004472:	f7fd fb83 	bl	8001b7c <HAL_GetTick>
 8004476:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800447a:	e009      	b.n	8004490 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800447c:	f7fd fb7e 	bl	8001b7c <HAL_GetTick>
 8004480:	4602      	mov	r2, r0
 8004482:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004486:	1ad3      	subs	r3, r2, r3
 8004488:	2b64      	cmp	r3, #100	; 0x64
 800448a:	d901      	bls.n	8004490 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 800448c:	2303      	movs	r3, #3
 800448e:	e3b1      	b.n	8004bf4 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004490:	4b0c      	ldr	r3, [pc, #48]	; (80044c4 <HAL_RCC_OscConfig+0x93c>)
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004498:	2b00      	cmp	r3, #0
 800449a:	d0ef      	beq.n	800447c <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800449c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80044a0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	68db      	ldr	r3, [r3, #12]
 80044a8:	2b01      	cmp	r3, #1
 80044aa:	d10d      	bne.n	80044c8 <HAL_RCC_OscConfig+0x940>
 80044ac:	4b03      	ldr	r3, [pc, #12]	; (80044bc <HAL_RCC_OscConfig+0x934>)
 80044ae:	6a1b      	ldr	r3, [r3, #32]
 80044b0:	4a02      	ldr	r2, [pc, #8]	; (80044bc <HAL_RCC_OscConfig+0x934>)
 80044b2:	f043 0301 	orr.w	r3, r3, #1
 80044b6:	6213      	str	r3, [r2, #32]
 80044b8:	e03c      	b.n	8004534 <HAL_RCC_OscConfig+0x9ac>
 80044ba:	bf00      	nop
 80044bc:	40021000 	.word	0x40021000
 80044c0:	10908120 	.word	0x10908120
 80044c4:	40007000 	.word	0x40007000
 80044c8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80044cc:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	68db      	ldr	r3, [r3, #12]
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d10c      	bne.n	80044f2 <HAL_RCC_OscConfig+0x96a>
 80044d8:	4bc1      	ldr	r3, [pc, #772]	; (80047e0 <HAL_RCC_OscConfig+0xc58>)
 80044da:	6a1b      	ldr	r3, [r3, #32]
 80044dc:	4ac0      	ldr	r2, [pc, #768]	; (80047e0 <HAL_RCC_OscConfig+0xc58>)
 80044de:	f023 0301 	bic.w	r3, r3, #1
 80044e2:	6213      	str	r3, [r2, #32]
 80044e4:	4bbe      	ldr	r3, [pc, #760]	; (80047e0 <HAL_RCC_OscConfig+0xc58>)
 80044e6:	6a1b      	ldr	r3, [r3, #32]
 80044e8:	4abd      	ldr	r2, [pc, #756]	; (80047e0 <HAL_RCC_OscConfig+0xc58>)
 80044ea:	f023 0304 	bic.w	r3, r3, #4
 80044ee:	6213      	str	r3, [r2, #32]
 80044f0:	e020      	b.n	8004534 <HAL_RCC_OscConfig+0x9ac>
 80044f2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80044f6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	68db      	ldr	r3, [r3, #12]
 80044fe:	2b05      	cmp	r3, #5
 8004500:	d10c      	bne.n	800451c <HAL_RCC_OscConfig+0x994>
 8004502:	4bb7      	ldr	r3, [pc, #732]	; (80047e0 <HAL_RCC_OscConfig+0xc58>)
 8004504:	6a1b      	ldr	r3, [r3, #32]
 8004506:	4ab6      	ldr	r2, [pc, #728]	; (80047e0 <HAL_RCC_OscConfig+0xc58>)
 8004508:	f043 0304 	orr.w	r3, r3, #4
 800450c:	6213      	str	r3, [r2, #32]
 800450e:	4bb4      	ldr	r3, [pc, #720]	; (80047e0 <HAL_RCC_OscConfig+0xc58>)
 8004510:	6a1b      	ldr	r3, [r3, #32]
 8004512:	4ab3      	ldr	r2, [pc, #716]	; (80047e0 <HAL_RCC_OscConfig+0xc58>)
 8004514:	f043 0301 	orr.w	r3, r3, #1
 8004518:	6213      	str	r3, [r2, #32]
 800451a:	e00b      	b.n	8004534 <HAL_RCC_OscConfig+0x9ac>
 800451c:	4bb0      	ldr	r3, [pc, #704]	; (80047e0 <HAL_RCC_OscConfig+0xc58>)
 800451e:	6a1b      	ldr	r3, [r3, #32]
 8004520:	4aaf      	ldr	r2, [pc, #700]	; (80047e0 <HAL_RCC_OscConfig+0xc58>)
 8004522:	f023 0301 	bic.w	r3, r3, #1
 8004526:	6213      	str	r3, [r2, #32]
 8004528:	4bad      	ldr	r3, [pc, #692]	; (80047e0 <HAL_RCC_OscConfig+0xc58>)
 800452a:	6a1b      	ldr	r3, [r3, #32]
 800452c:	4aac      	ldr	r2, [pc, #688]	; (80047e0 <HAL_RCC_OscConfig+0xc58>)
 800452e:	f023 0304 	bic.w	r3, r3, #4
 8004532:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004534:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004538:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	68db      	ldr	r3, [r3, #12]
 8004540:	2b00      	cmp	r3, #0
 8004542:	f000 8081 	beq.w	8004648 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004546:	f7fd fb19 	bl	8001b7c <HAL_GetTick>
 800454a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800454e:	e00b      	b.n	8004568 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004550:	f7fd fb14 	bl	8001b7c <HAL_GetTick>
 8004554:	4602      	mov	r2, r0
 8004556:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800455a:	1ad3      	subs	r3, r2, r3
 800455c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004560:	4293      	cmp	r3, r2
 8004562:	d901      	bls.n	8004568 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8004564:	2303      	movs	r3, #3
 8004566:	e345      	b.n	8004bf4 <HAL_RCC_OscConfig+0x106c>
 8004568:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800456c:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8004570:	2202      	movs	r2, #2
 8004572:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004574:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004578:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	fa93 f2a3 	rbit	r2, r3
 8004582:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004586:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 800458a:	601a      	str	r2, [r3, #0]
 800458c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004590:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8004594:	2202      	movs	r2, #2
 8004596:	601a      	str	r2, [r3, #0]
 8004598:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800459c:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	fa93 f2a3 	rbit	r2, r3
 80045a6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80045aa:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 80045ae:	601a      	str	r2, [r3, #0]
  return result;
 80045b0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80045b4:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 80045b8:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045ba:	fab3 f383 	clz	r3, r3
 80045be:	b2db      	uxtb	r3, r3
 80045c0:	095b      	lsrs	r3, r3, #5
 80045c2:	b2db      	uxtb	r3, r3
 80045c4:	f043 0302 	orr.w	r3, r3, #2
 80045c8:	b2db      	uxtb	r3, r3
 80045ca:	2b02      	cmp	r3, #2
 80045cc:	d102      	bne.n	80045d4 <HAL_RCC_OscConfig+0xa4c>
 80045ce:	4b84      	ldr	r3, [pc, #528]	; (80047e0 <HAL_RCC_OscConfig+0xc58>)
 80045d0:	6a1b      	ldr	r3, [r3, #32]
 80045d2:	e013      	b.n	80045fc <HAL_RCC_OscConfig+0xa74>
 80045d4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80045d8:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 80045dc:	2202      	movs	r2, #2
 80045de:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045e0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80045e4:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	fa93 f2a3 	rbit	r2, r3
 80045ee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80045f2:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 80045f6:	601a      	str	r2, [r3, #0]
 80045f8:	4b79      	ldr	r3, [pc, #484]	; (80047e0 <HAL_RCC_OscConfig+0xc58>)
 80045fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045fc:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004600:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8004604:	2102      	movs	r1, #2
 8004606:	6011      	str	r1, [r2, #0]
 8004608:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800460c:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8004610:	6812      	ldr	r2, [r2, #0]
 8004612:	fa92 f1a2 	rbit	r1, r2
 8004616:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800461a:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 800461e:	6011      	str	r1, [r2, #0]
  return result;
 8004620:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004624:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8004628:	6812      	ldr	r2, [r2, #0]
 800462a:	fab2 f282 	clz	r2, r2
 800462e:	b2d2      	uxtb	r2, r2
 8004630:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004634:	b2d2      	uxtb	r2, r2
 8004636:	f002 021f 	and.w	r2, r2, #31
 800463a:	2101      	movs	r1, #1
 800463c:	fa01 f202 	lsl.w	r2, r1, r2
 8004640:	4013      	ands	r3, r2
 8004642:	2b00      	cmp	r3, #0
 8004644:	d084      	beq.n	8004550 <HAL_RCC_OscConfig+0x9c8>
 8004646:	e07f      	b.n	8004748 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004648:	f7fd fa98 	bl	8001b7c <HAL_GetTick>
 800464c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004650:	e00b      	b.n	800466a <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004652:	f7fd fa93 	bl	8001b7c <HAL_GetTick>
 8004656:	4602      	mov	r2, r0
 8004658:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800465c:	1ad3      	subs	r3, r2, r3
 800465e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004662:	4293      	cmp	r3, r2
 8004664:	d901      	bls.n	800466a <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 8004666:	2303      	movs	r3, #3
 8004668:	e2c4      	b.n	8004bf4 <HAL_RCC_OscConfig+0x106c>
 800466a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800466e:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8004672:	2202      	movs	r2, #2
 8004674:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004676:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800467a:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	fa93 f2a3 	rbit	r2, r3
 8004684:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004688:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 800468c:	601a      	str	r2, [r3, #0]
 800468e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004692:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8004696:	2202      	movs	r2, #2
 8004698:	601a      	str	r2, [r3, #0]
 800469a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800469e:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	fa93 f2a3 	rbit	r2, r3
 80046a8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80046ac:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 80046b0:	601a      	str	r2, [r3, #0]
  return result;
 80046b2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80046b6:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 80046ba:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80046bc:	fab3 f383 	clz	r3, r3
 80046c0:	b2db      	uxtb	r3, r3
 80046c2:	095b      	lsrs	r3, r3, #5
 80046c4:	b2db      	uxtb	r3, r3
 80046c6:	f043 0302 	orr.w	r3, r3, #2
 80046ca:	b2db      	uxtb	r3, r3
 80046cc:	2b02      	cmp	r3, #2
 80046ce:	d102      	bne.n	80046d6 <HAL_RCC_OscConfig+0xb4e>
 80046d0:	4b43      	ldr	r3, [pc, #268]	; (80047e0 <HAL_RCC_OscConfig+0xc58>)
 80046d2:	6a1b      	ldr	r3, [r3, #32]
 80046d4:	e013      	b.n	80046fe <HAL_RCC_OscConfig+0xb76>
 80046d6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80046da:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 80046de:	2202      	movs	r2, #2
 80046e0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046e2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80046e6:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	fa93 f2a3 	rbit	r2, r3
 80046f0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80046f4:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 80046f8:	601a      	str	r2, [r3, #0]
 80046fa:	4b39      	ldr	r3, [pc, #228]	; (80047e0 <HAL_RCC_OscConfig+0xc58>)
 80046fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046fe:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004702:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8004706:	2102      	movs	r1, #2
 8004708:	6011      	str	r1, [r2, #0]
 800470a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800470e:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8004712:	6812      	ldr	r2, [r2, #0]
 8004714:	fa92 f1a2 	rbit	r1, r2
 8004718:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800471c:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8004720:	6011      	str	r1, [r2, #0]
  return result;
 8004722:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004726:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 800472a:	6812      	ldr	r2, [r2, #0]
 800472c:	fab2 f282 	clz	r2, r2
 8004730:	b2d2      	uxtb	r2, r2
 8004732:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004736:	b2d2      	uxtb	r2, r2
 8004738:	f002 021f 	and.w	r2, r2, #31
 800473c:	2101      	movs	r1, #1
 800473e:	fa01 f202 	lsl.w	r2, r1, r2
 8004742:	4013      	ands	r3, r2
 8004744:	2b00      	cmp	r3, #0
 8004746:	d184      	bne.n	8004652 <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004748:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 800474c:	2b01      	cmp	r3, #1
 800474e:	d105      	bne.n	800475c <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004750:	4b23      	ldr	r3, [pc, #140]	; (80047e0 <HAL_RCC_OscConfig+0xc58>)
 8004752:	69db      	ldr	r3, [r3, #28]
 8004754:	4a22      	ldr	r2, [pc, #136]	; (80047e0 <HAL_RCC_OscConfig+0xc58>)
 8004756:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800475a:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800475c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004760:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	69db      	ldr	r3, [r3, #28]
 8004768:	2b00      	cmp	r3, #0
 800476a:	f000 8242 	beq.w	8004bf2 <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800476e:	4b1c      	ldr	r3, [pc, #112]	; (80047e0 <HAL_RCC_OscConfig+0xc58>)
 8004770:	685b      	ldr	r3, [r3, #4]
 8004772:	f003 030c 	and.w	r3, r3, #12
 8004776:	2b08      	cmp	r3, #8
 8004778:	f000 8213 	beq.w	8004ba2 <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800477c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004780:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	69db      	ldr	r3, [r3, #28]
 8004788:	2b02      	cmp	r3, #2
 800478a:	f040 8162 	bne.w	8004a52 <HAL_RCC_OscConfig+0xeca>
 800478e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004792:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8004796:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800479a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800479c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80047a0:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	fa93 f2a3 	rbit	r2, r3
 80047aa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80047ae:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 80047b2:	601a      	str	r2, [r3, #0]
  return result;
 80047b4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80047b8:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 80047bc:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80047be:	fab3 f383 	clz	r3, r3
 80047c2:	b2db      	uxtb	r3, r3
 80047c4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80047c8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80047cc:	009b      	lsls	r3, r3, #2
 80047ce:	461a      	mov	r2, r3
 80047d0:	2300      	movs	r3, #0
 80047d2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047d4:	f7fd f9d2 	bl	8001b7c <HAL_GetTick>
 80047d8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80047dc:	e00c      	b.n	80047f8 <HAL_RCC_OscConfig+0xc70>
 80047de:	bf00      	nop
 80047e0:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80047e4:	f7fd f9ca 	bl	8001b7c <HAL_GetTick>
 80047e8:	4602      	mov	r2, r0
 80047ea:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80047ee:	1ad3      	subs	r3, r2, r3
 80047f0:	2b02      	cmp	r3, #2
 80047f2:	d901      	bls.n	80047f8 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 80047f4:	2303      	movs	r3, #3
 80047f6:	e1fd      	b.n	8004bf4 <HAL_RCC_OscConfig+0x106c>
 80047f8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80047fc:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8004800:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004804:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004806:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800480a:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	fa93 f2a3 	rbit	r2, r3
 8004814:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004818:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 800481c:	601a      	str	r2, [r3, #0]
  return result;
 800481e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004822:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8004826:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004828:	fab3 f383 	clz	r3, r3
 800482c:	b2db      	uxtb	r3, r3
 800482e:	095b      	lsrs	r3, r3, #5
 8004830:	b2db      	uxtb	r3, r3
 8004832:	f043 0301 	orr.w	r3, r3, #1
 8004836:	b2db      	uxtb	r3, r3
 8004838:	2b01      	cmp	r3, #1
 800483a:	d102      	bne.n	8004842 <HAL_RCC_OscConfig+0xcba>
 800483c:	4bb0      	ldr	r3, [pc, #704]	; (8004b00 <HAL_RCC_OscConfig+0xf78>)
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	e027      	b.n	8004892 <HAL_RCC_OscConfig+0xd0a>
 8004842:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004846:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 800484a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800484e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004850:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004854:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	fa93 f2a3 	rbit	r2, r3
 800485e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004862:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8004866:	601a      	str	r2, [r3, #0]
 8004868:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800486c:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8004870:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004874:	601a      	str	r2, [r3, #0]
 8004876:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800487a:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	fa93 f2a3 	rbit	r2, r3
 8004884:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004888:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 800488c:	601a      	str	r2, [r3, #0]
 800488e:	4b9c      	ldr	r3, [pc, #624]	; (8004b00 <HAL_RCC_OscConfig+0xf78>)
 8004890:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004892:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004896:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 800489a:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800489e:	6011      	str	r1, [r2, #0]
 80048a0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80048a4:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 80048a8:	6812      	ldr	r2, [r2, #0]
 80048aa:	fa92 f1a2 	rbit	r1, r2
 80048ae:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80048b2:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 80048b6:	6011      	str	r1, [r2, #0]
  return result;
 80048b8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80048bc:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 80048c0:	6812      	ldr	r2, [r2, #0]
 80048c2:	fab2 f282 	clz	r2, r2
 80048c6:	b2d2      	uxtb	r2, r2
 80048c8:	f042 0220 	orr.w	r2, r2, #32
 80048cc:	b2d2      	uxtb	r2, r2
 80048ce:	f002 021f 	and.w	r2, r2, #31
 80048d2:	2101      	movs	r1, #1
 80048d4:	fa01 f202 	lsl.w	r2, r1, r2
 80048d8:	4013      	ands	r3, r2
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d182      	bne.n	80047e4 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80048de:	4b88      	ldr	r3, [pc, #544]	; (8004b00 <HAL_RCC_OscConfig+0xf78>)
 80048e0:	685b      	ldr	r3, [r3, #4]
 80048e2:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80048e6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80048ea:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80048f2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80048f6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	6a1b      	ldr	r3, [r3, #32]
 80048fe:	430b      	orrs	r3, r1
 8004900:	497f      	ldr	r1, [pc, #508]	; (8004b00 <HAL_RCC_OscConfig+0xf78>)
 8004902:	4313      	orrs	r3, r2
 8004904:	604b      	str	r3, [r1, #4]
 8004906:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800490a:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 800490e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004912:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004914:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004918:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	fa93 f2a3 	rbit	r2, r3
 8004922:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004926:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 800492a:	601a      	str	r2, [r3, #0]
  return result;
 800492c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004930:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8004934:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004936:	fab3 f383 	clz	r3, r3
 800493a:	b2db      	uxtb	r3, r3
 800493c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004940:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004944:	009b      	lsls	r3, r3, #2
 8004946:	461a      	mov	r2, r3
 8004948:	2301      	movs	r3, #1
 800494a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800494c:	f7fd f916 	bl	8001b7c <HAL_GetTick>
 8004950:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004954:	e009      	b.n	800496a <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004956:	f7fd f911 	bl	8001b7c <HAL_GetTick>
 800495a:	4602      	mov	r2, r0
 800495c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004960:	1ad3      	subs	r3, r2, r3
 8004962:	2b02      	cmp	r3, #2
 8004964:	d901      	bls.n	800496a <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8004966:	2303      	movs	r3, #3
 8004968:	e144      	b.n	8004bf4 <HAL_RCC_OscConfig+0x106c>
 800496a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800496e:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8004972:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004976:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004978:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800497c:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	fa93 f2a3 	rbit	r2, r3
 8004986:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800498a:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 800498e:	601a      	str	r2, [r3, #0]
  return result;
 8004990:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004994:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8004998:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800499a:	fab3 f383 	clz	r3, r3
 800499e:	b2db      	uxtb	r3, r3
 80049a0:	095b      	lsrs	r3, r3, #5
 80049a2:	b2db      	uxtb	r3, r3
 80049a4:	f043 0301 	orr.w	r3, r3, #1
 80049a8:	b2db      	uxtb	r3, r3
 80049aa:	2b01      	cmp	r3, #1
 80049ac:	d102      	bne.n	80049b4 <HAL_RCC_OscConfig+0xe2c>
 80049ae:	4b54      	ldr	r3, [pc, #336]	; (8004b00 <HAL_RCC_OscConfig+0xf78>)
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	e027      	b.n	8004a04 <HAL_RCC_OscConfig+0xe7c>
 80049b4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80049b8:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 80049bc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80049c0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049c2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80049c6:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	fa93 f2a3 	rbit	r2, r3
 80049d0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80049d4:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 80049d8:	601a      	str	r2, [r3, #0]
 80049da:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80049de:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 80049e2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80049e6:	601a      	str	r2, [r3, #0]
 80049e8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80049ec:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	fa93 f2a3 	rbit	r2, r3
 80049f6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80049fa:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 80049fe:	601a      	str	r2, [r3, #0]
 8004a00:	4b3f      	ldr	r3, [pc, #252]	; (8004b00 <HAL_RCC_OscConfig+0xf78>)
 8004a02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a04:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004a08:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8004a0c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8004a10:	6011      	str	r1, [r2, #0]
 8004a12:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004a16:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8004a1a:	6812      	ldr	r2, [r2, #0]
 8004a1c:	fa92 f1a2 	rbit	r1, r2
 8004a20:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004a24:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8004a28:	6011      	str	r1, [r2, #0]
  return result;
 8004a2a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004a2e:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8004a32:	6812      	ldr	r2, [r2, #0]
 8004a34:	fab2 f282 	clz	r2, r2
 8004a38:	b2d2      	uxtb	r2, r2
 8004a3a:	f042 0220 	orr.w	r2, r2, #32
 8004a3e:	b2d2      	uxtb	r2, r2
 8004a40:	f002 021f 	and.w	r2, r2, #31
 8004a44:	2101      	movs	r1, #1
 8004a46:	fa01 f202 	lsl.w	r2, r1, r2
 8004a4a:	4013      	ands	r3, r2
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d082      	beq.n	8004956 <HAL_RCC_OscConfig+0xdce>
 8004a50:	e0cf      	b.n	8004bf2 <HAL_RCC_OscConfig+0x106a>
 8004a52:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004a56:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8004a5a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004a5e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a60:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004a64:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	fa93 f2a3 	rbit	r2, r3
 8004a6e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004a72:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8004a76:	601a      	str	r2, [r3, #0]
  return result;
 8004a78:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004a7c:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8004a80:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a82:	fab3 f383 	clz	r3, r3
 8004a86:	b2db      	uxtb	r3, r3
 8004a88:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004a8c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004a90:	009b      	lsls	r3, r3, #2
 8004a92:	461a      	mov	r2, r3
 8004a94:	2300      	movs	r3, #0
 8004a96:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a98:	f7fd f870 	bl	8001b7c <HAL_GetTick>
 8004a9c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004aa0:	e009      	b.n	8004ab6 <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004aa2:	f7fd f86b 	bl	8001b7c <HAL_GetTick>
 8004aa6:	4602      	mov	r2, r0
 8004aa8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004aac:	1ad3      	subs	r3, r2, r3
 8004aae:	2b02      	cmp	r3, #2
 8004ab0:	d901      	bls.n	8004ab6 <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8004ab2:	2303      	movs	r3, #3
 8004ab4:	e09e      	b.n	8004bf4 <HAL_RCC_OscConfig+0x106c>
 8004ab6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004aba:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8004abe:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004ac2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ac4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004ac8:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	fa93 f2a3 	rbit	r2, r3
 8004ad2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004ad6:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8004ada:	601a      	str	r2, [r3, #0]
  return result;
 8004adc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004ae0:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8004ae4:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004ae6:	fab3 f383 	clz	r3, r3
 8004aea:	b2db      	uxtb	r3, r3
 8004aec:	095b      	lsrs	r3, r3, #5
 8004aee:	b2db      	uxtb	r3, r3
 8004af0:	f043 0301 	orr.w	r3, r3, #1
 8004af4:	b2db      	uxtb	r3, r3
 8004af6:	2b01      	cmp	r3, #1
 8004af8:	d104      	bne.n	8004b04 <HAL_RCC_OscConfig+0xf7c>
 8004afa:	4b01      	ldr	r3, [pc, #4]	; (8004b00 <HAL_RCC_OscConfig+0xf78>)
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	e029      	b.n	8004b54 <HAL_RCC_OscConfig+0xfcc>
 8004b00:	40021000 	.word	0x40021000
 8004b04:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004b08:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8004b0c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004b10:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b12:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004b16:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	fa93 f2a3 	rbit	r2, r3
 8004b20:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004b24:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8004b28:	601a      	str	r2, [r3, #0]
 8004b2a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004b2e:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8004b32:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004b36:	601a      	str	r2, [r3, #0]
 8004b38:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004b3c:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	fa93 f2a3 	rbit	r2, r3
 8004b46:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004b4a:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8004b4e:	601a      	str	r2, [r3, #0]
 8004b50:	4b2b      	ldr	r3, [pc, #172]	; (8004c00 <HAL_RCC_OscConfig+0x1078>)
 8004b52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b54:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004b58:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8004b5c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8004b60:	6011      	str	r1, [r2, #0]
 8004b62:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004b66:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8004b6a:	6812      	ldr	r2, [r2, #0]
 8004b6c:	fa92 f1a2 	rbit	r1, r2
 8004b70:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004b74:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8004b78:	6011      	str	r1, [r2, #0]
  return result;
 8004b7a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004b7e:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8004b82:	6812      	ldr	r2, [r2, #0]
 8004b84:	fab2 f282 	clz	r2, r2
 8004b88:	b2d2      	uxtb	r2, r2
 8004b8a:	f042 0220 	orr.w	r2, r2, #32
 8004b8e:	b2d2      	uxtb	r2, r2
 8004b90:	f002 021f 	and.w	r2, r2, #31
 8004b94:	2101      	movs	r1, #1
 8004b96:	fa01 f202 	lsl.w	r2, r1, r2
 8004b9a:	4013      	ands	r3, r2
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d180      	bne.n	8004aa2 <HAL_RCC_OscConfig+0xf1a>
 8004ba0:	e027      	b.n	8004bf2 <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004ba2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004ba6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	69db      	ldr	r3, [r3, #28]
 8004bae:	2b01      	cmp	r3, #1
 8004bb0:	d101      	bne.n	8004bb6 <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8004bb2:	2301      	movs	r3, #1
 8004bb4:	e01e      	b.n	8004bf4 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004bb6:	4b12      	ldr	r3, [pc, #72]	; (8004c00 <HAL_RCC_OscConfig+0x1078>)
 8004bb8:	685b      	ldr	r3, [r3, #4]
 8004bba:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8004bbe:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8004bc2:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004bc6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004bca:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	6a1b      	ldr	r3, [r3, #32]
 8004bd2:	429a      	cmp	r2, r3
 8004bd4:	d10b      	bne.n	8004bee <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8004bd6:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8004bda:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8004bde:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004be2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8004bea:	429a      	cmp	r2, r3
 8004bec:	d001      	beq.n	8004bf2 <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 8004bee:	2301      	movs	r3, #1
 8004bf0:	e000      	b.n	8004bf4 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8004bf2:	2300      	movs	r3, #0
}
 8004bf4:	4618      	mov	r0, r3
 8004bf6:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8004bfa:	46bd      	mov	sp, r7
 8004bfc:	bd80      	pop	{r7, pc}
 8004bfe:	bf00      	nop
 8004c00:	40021000 	.word	0x40021000

08004c04 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004c04:	b580      	push	{r7, lr}
 8004c06:	b09e      	sub	sp, #120	; 0x78
 8004c08:	af00      	add	r7, sp, #0
 8004c0a:	6078      	str	r0, [r7, #4]
 8004c0c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8004c0e:	2300      	movs	r3, #0
 8004c10:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d101      	bne.n	8004c1c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004c18:	2301      	movs	r3, #1
 8004c1a:	e162      	b.n	8004ee2 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004c1c:	4b90      	ldr	r3, [pc, #576]	; (8004e60 <HAL_RCC_ClockConfig+0x25c>)
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f003 0307 	and.w	r3, r3, #7
 8004c24:	683a      	ldr	r2, [r7, #0]
 8004c26:	429a      	cmp	r2, r3
 8004c28:	d910      	bls.n	8004c4c <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c2a:	4b8d      	ldr	r3, [pc, #564]	; (8004e60 <HAL_RCC_ClockConfig+0x25c>)
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	f023 0207 	bic.w	r2, r3, #7
 8004c32:	498b      	ldr	r1, [pc, #556]	; (8004e60 <HAL_RCC_ClockConfig+0x25c>)
 8004c34:	683b      	ldr	r3, [r7, #0]
 8004c36:	4313      	orrs	r3, r2
 8004c38:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c3a:	4b89      	ldr	r3, [pc, #548]	; (8004e60 <HAL_RCC_ClockConfig+0x25c>)
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	f003 0307 	and.w	r3, r3, #7
 8004c42:	683a      	ldr	r2, [r7, #0]
 8004c44:	429a      	cmp	r2, r3
 8004c46:	d001      	beq.n	8004c4c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004c48:	2301      	movs	r3, #1
 8004c4a:	e14a      	b.n	8004ee2 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	f003 0302 	and.w	r3, r3, #2
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d008      	beq.n	8004c6a <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004c58:	4b82      	ldr	r3, [pc, #520]	; (8004e64 <HAL_RCC_ClockConfig+0x260>)
 8004c5a:	685b      	ldr	r3, [r3, #4]
 8004c5c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	689b      	ldr	r3, [r3, #8]
 8004c64:	497f      	ldr	r1, [pc, #508]	; (8004e64 <HAL_RCC_ClockConfig+0x260>)
 8004c66:	4313      	orrs	r3, r2
 8004c68:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	f003 0301 	and.w	r3, r3, #1
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	f000 80dc 	beq.w	8004e30 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	685b      	ldr	r3, [r3, #4]
 8004c7c:	2b01      	cmp	r3, #1
 8004c7e:	d13c      	bne.n	8004cfa <HAL_RCC_ClockConfig+0xf6>
 8004c80:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004c84:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c86:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004c88:	fa93 f3a3 	rbit	r3, r3
 8004c8c:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8004c8e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c90:	fab3 f383 	clz	r3, r3
 8004c94:	b2db      	uxtb	r3, r3
 8004c96:	095b      	lsrs	r3, r3, #5
 8004c98:	b2db      	uxtb	r3, r3
 8004c9a:	f043 0301 	orr.w	r3, r3, #1
 8004c9e:	b2db      	uxtb	r3, r3
 8004ca0:	2b01      	cmp	r3, #1
 8004ca2:	d102      	bne.n	8004caa <HAL_RCC_ClockConfig+0xa6>
 8004ca4:	4b6f      	ldr	r3, [pc, #444]	; (8004e64 <HAL_RCC_ClockConfig+0x260>)
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	e00f      	b.n	8004cca <HAL_RCC_ClockConfig+0xc6>
 8004caa:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004cae:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004cb0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004cb2:	fa93 f3a3 	rbit	r3, r3
 8004cb6:	667b      	str	r3, [r7, #100]	; 0x64
 8004cb8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004cbc:	663b      	str	r3, [r7, #96]	; 0x60
 8004cbe:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004cc0:	fa93 f3a3 	rbit	r3, r3
 8004cc4:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004cc6:	4b67      	ldr	r3, [pc, #412]	; (8004e64 <HAL_RCC_ClockConfig+0x260>)
 8004cc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cca:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004cce:	65ba      	str	r2, [r7, #88]	; 0x58
 8004cd0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004cd2:	fa92 f2a2 	rbit	r2, r2
 8004cd6:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8004cd8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8004cda:	fab2 f282 	clz	r2, r2
 8004cde:	b2d2      	uxtb	r2, r2
 8004ce0:	f042 0220 	orr.w	r2, r2, #32
 8004ce4:	b2d2      	uxtb	r2, r2
 8004ce6:	f002 021f 	and.w	r2, r2, #31
 8004cea:	2101      	movs	r1, #1
 8004cec:	fa01 f202 	lsl.w	r2, r1, r2
 8004cf0:	4013      	ands	r3, r2
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d17b      	bne.n	8004dee <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8004cf6:	2301      	movs	r3, #1
 8004cf8:	e0f3      	b.n	8004ee2 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	685b      	ldr	r3, [r3, #4]
 8004cfe:	2b02      	cmp	r3, #2
 8004d00:	d13c      	bne.n	8004d7c <HAL_RCC_ClockConfig+0x178>
 8004d02:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004d06:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d08:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004d0a:	fa93 f3a3 	rbit	r3, r3
 8004d0e:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8004d10:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d12:	fab3 f383 	clz	r3, r3
 8004d16:	b2db      	uxtb	r3, r3
 8004d18:	095b      	lsrs	r3, r3, #5
 8004d1a:	b2db      	uxtb	r3, r3
 8004d1c:	f043 0301 	orr.w	r3, r3, #1
 8004d20:	b2db      	uxtb	r3, r3
 8004d22:	2b01      	cmp	r3, #1
 8004d24:	d102      	bne.n	8004d2c <HAL_RCC_ClockConfig+0x128>
 8004d26:	4b4f      	ldr	r3, [pc, #316]	; (8004e64 <HAL_RCC_ClockConfig+0x260>)
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	e00f      	b.n	8004d4c <HAL_RCC_ClockConfig+0x148>
 8004d2c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004d30:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d32:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004d34:	fa93 f3a3 	rbit	r3, r3
 8004d38:	647b      	str	r3, [r7, #68]	; 0x44
 8004d3a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004d3e:	643b      	str	r3, [r7, #64]	; 0x40
 8004d40:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004d42:	fa93 f3a3 	rbit	r3, r3
 8004d46:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004d48:	4b46      	ldr	r3, [pc, #280]	; (8004e64 <HAL_RCC_ClockConfig+0x260>)
 8004d4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d4c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004d50:	63ba      	str	r2, [r7, #56]	; 0x38
 8004d52:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004d54:	fa92 f2a2 	rbit	r2, r2
 8004d58:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8004d5a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004d5c:	fab2 f282 	clz	r2, r2
 8004d60:	b2d2      	uxtb	r2, r2
 8004d62:	f042 0220 	orr.w	r2, r2, #32
 8004d66:	b2d2      	uxtb	r2, r2
 8004d68:	f002 021f 	and.w	r2, r2, #31
 8004d6c:	2101      	movs	r1, #1
 8004d6e:	fa01 f202 	lsl.w	r2, r1, r2
 8004d72:	4013      	ands	r3, r2
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d13a      	bne.n	8004dee <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8004d78:	2301      	movs	r3, #1
 8004d7a:	e0b2      	b.n	8004ee2 <HAL_RCC_ClockConfig+0x2de>
 8004d7c:	2302      	movs	r3, #2
 8004d7e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d82:	fa93 f3a3 	rbit	r3, r3
 8004d86:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8004d88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d8a:	fab3 f383 	clz	r3, r3
 8004d8e:	b2db      	uxtb	r3, r3
 8004d90:	095b      	lsrs	r3, r3, #5
 8004d92:	b2db      	uxtb	r3, r3
 8004d94:	f043 0301 	orr.w	r3, r3, #1
 8004d98:	b2db      	uxtb	r3, r3
 8004d9a:	2b01      	cmp	r3, #1
 8004d9c:	d102      	bne.n	8004da4 <HAL_RCC_ClockConfig+0x1a0>
 8004d9e:	4b31      	ldr	r3, [pc, #196]	; (8004e64 <HAL_RCC_ClockConfig+0x260>)
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	e00d      	b.n	8004dc0 <HAL_RCC_ClockConfig+0x1bc>
 8004da4:	2302      	movs	r3, #2
 8004da6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004da8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004daa:	fa93 f3a3 	rbit	r3, r3
 8004dae:	627b      	str	r3, [r7, #36]	; 0x24
 8004db0:	2302      	movs	r3, #2
 8004db2:	623b      	str	r3, [r7, #32]
 8004db4:	6a3b      	ldr	r3, [r7, #32]
 8004db6:	fa93 f3a3 	rbit	r3, r3
 8004dba:	61fb      	str	r3, [r7, #28]
 8004dbc:	4b29      	ldr	r3, [pc, #164]	; (8004e64 <HAL_RCC_ClockConfig+0x260>)
 8004dbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dc0:	2202      	movs	r2, #2
 8004dc2:	61ba      	str	r2, [r7, #24]
 8004dc4:	69ba      	ldr	r2, [r7, #24]
 8004dc6:	fa92 f2a2 	rbit	r2, r2
 8004dca:	617a      	str	r2, [r7, #20]
  return result;
 8004dcc:	697a      	ldr	r2, [r7, #20]
 8004dce:	fab2 f282 	clz	r2, r2
 8004dd2:	b2d2      	uxtb	r2, r2
 8004dd4:	f042 0220 	orr.w	r2, r2, #32
 8004dd8:	b2d2      	uxtb	r2, r2
 8004dda:	f002 021f 	and.w	r2, r2, #31
 8004dde:	2101      	movs	r1, #1
 8004de0:	fa01 f202 	lsl.w	r2, r1, r2
 8004de4:	4013      	ands	r3, r2
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d101      	bne.n	8004dee <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8004dea:	2301      	movs	r3, #1
 8004dec:	e079      	b.n	8004ee2 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004dee:	4b1d      	ldr	r3, [pc, #116]	; (8004e64 <HAL_RCC_ClockConfig+0x260>)
 8004df0:	685b      	ldr	r3, [r3, #4]
 8004df2:	f023 0203 	bic.w	r2, r3, #3
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	685b      	ldr	r3, [r3, #4]
 8004dfa:	491a      	ldr	r1, [pc, #104]	; (8004e64 <HAL_RCC_ClockConfig+0x260>)
 8004dfc:	4313      	orrs	r3, r2
 8004dfe:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004e00:	f7fc febc 	bl	8001b7c <HAL_GetTick>
 8004e04:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e06:	e00a      	b.n	8004e1e <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004e08:	f7fc feb8 	bl	8001b7c <HAL_GetTick>
 8004e0c:	4602      	mov	r2, r0
 8004e0e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004e10:	1ad3      	subs	r3, r2, r3
 8004e12:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e16:	4293      	cmp	r3, r2
 8004e18:	d901      	bls.n	8004e1e <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8004e1a:	2303      	movs	r3, #3
 8004e1c:	e061      	b.n	8004ee2 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e1e:	4b11      	ldr	r3, [pc, #68]	; (8004e64 <HAL_RCC_ClockConfig+0x260>)
 8004e20:	685b      	ldr	r3, [r3, #4]
 8004e22:	f003 020c 	and.w	r2, r3, #12
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	685b      	ldr	r3, [r3, #4]
 8004e2a:	009b      	lsls	r3, r3, #2
 8004e2c:	429a      	cmp	r2, r3
 8004e2e:	d1eb      	bne.n	8004e08 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004e30:	4b0b      	ldr	r3, [pc, #44]	; (8004e60 <HAL_RCC_ClockConfig+0x25c>)
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	f003 0307 	and.w	r3, r3, #7
 8004e38:	683a      	ldr	r2, [r7, #0]
 8004e3a:	429a      	cmp	r2, r3
 8004e3c:	d214      	bcs.n	8004e68 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e3e:	4b08      	ldr	r3, [pc, #32]	; (8004e60 <HAL_RCC_ClockConfig+0x25c>)
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f023 0207 	bic.w	r2, r3, #7
 8004e46:	4906      	ldr	r1, [pc, #24]	; (8004e60 <HAL_RCC_ClockConfig+0x25c>)
 8004e48:	683b      	ldr	r3, [r7, #0]
 8004e4a:	4313      	orrs	r3, r2
 8004e4c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e4e:	4b04      	ldr	r3, [pc, #16]	; (8004e60 <HAL_RCC_ClockConfig+0x25c>)
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f003 0307 	and.w	r3, r3, #7
 8004e56:	683a      	ldr	r2, [r7, #0]
 8004e58:	429a      	cmp	r2, r3
 8004e5a:	d005      	beq.n	8004e68 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8004e5c:	2301      	movs	r3, #1
 8004e5e:	e040      	b.n	8004ee2 <HAL_RCC_ClockConfig+0x2de>
 8004e60:	40022000 	.word	0x40022000
 8004e64:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	f003 0304 	and.w	r3, r3, #4
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d008      	beq.n	8004e86 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004e74:	4b1d      	ldr	r3, [pc, #116]	; (8004eec <HAL_RCC_ClockConfig+0x2e8>)
 8004e76:	685b      	ldr	r3, [r3, #4]
 8004e78:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	68db      	ldr	r3, [r3, #12]
 8004e80:	491a      	ldr	r1, [pc, #104]	; (8004eec <HAL_RCC_ClockConfig+0x2e8>)
 8004e82:	4313      	orrs	r3, r2
 8004e84:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f003 0308 	and.w	r3, r3, #8
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d009      	beq.n	8004ea6 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004e92:	4b16      	ldr	r3, [pc, #88]	; (8004eec <HAL_RCC_ClockConfig+0x2e8>)
 8004e94:	685b      	ldr	r3, [r3, #4]
 8004e96:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	691b      	ldr	r3, [r3, #16]
 8004e9e:	00db      	lsls	r3, r3, #3
 8004ea0:	4912      	ldr	r1, [pc, #72]	; (8004eec <HAL_RCC_ClockConfig+0x2e8>)
 8004ea2:	4313      	orrs	r3, r2
 8004ea4:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8004ea6:	f000 f829 	bl	8004efc <HAL_RCC_GetSysClockFreq>
 8004eaa:	4601      	mov	r1, r0
 8004eac:	4b0f      	ldr	r3, [pc, #60]	; (8004eec <HAL_RCC_ClockConfig+0x2e8>)
 8004eae:	685b      	ldr	r3, [r3, #4]
 8004eb0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004eb4:	22f0      	movs	r2, #240	; 0xf0
 8004eb6:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004eb8:	693a      	ldr	r2, [r7, #16]
 8004eba:	fa92 f2a2 	rbit	r2, r2
 8004ebe:	60fa      	str	r2, [r7, #12]
  return result;
 8004ec0:	68fa      	ldr	r2, [r7, #12]
 8004ec2:	fab2 f282 	clz	r2, r2
 8004ec6:	b2d2      	uxtb	r2, r2
 8004ec8:	40d3      	lsrs	r3, r2
 8004eca:	4a09      	ldr	r2, [pc, #36]	; (8004ef0 <HAL_RCC_ClockConfig+0x2ec>)
 8004ecc:	5cd3      	ldrb	r3, [r2, r3]
 8004ece:	fa21 f303 	lsr.w	r3, r1, r3
 8004ed2:	4a08      	ldr	r2, [pc, #32]	; (8004ef4 <HAL_RCC_ClockConfig+0x2f0>)
 8004ed4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8004ed6:	4b08      	ldr	r3, [pc, #32]	; (8004ef8 <HAL_RCC_ClockConfig+0x2f4>)
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	4618      	mov	r0, r3
 8004edc:	f7fc fe0a 	bl	8001af4 <HAL_InitTick>
  
  return HAL_OK;
 8004ee0:	2300      	movs	r3, #0
}
 8004ee2:	4618      	mov	r0, r3
 8004ee4:	3778      	adds	r7, #120	; 0x78
 8004ee6:	46bd      	mov	sp, r7
 8004ee8:	bd80      	pop	{r7, pc}
 8004eea:	bf00      	nop
 8004eec:	40021000 	.word	0x40021000
 8004ef0:	080071e8 	.word	0x080071e8
 8004ef4:	20000000 	.word	0x20000000
 8004ef8:	20000004 	.word	0x20000004

08004efc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004efc:	b480      	push	{r7}
 8004efe:	b08b      	sub	sp, #44	; 0x2c
 8004f00:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004f02:	2300      	movs	r3, #0
 8004f04:	61fb      	str	r3, [r7, #28]
 8004f06:	2300      	movs	r3, #0
 8004f08:	61bb      	str	r3, [r7, #24]
 8004f0a:	2300      	movs	r3, #0
 8004f0c:	627b      	str	r3, [r7, #36]	; 0x24
 8004f0e:	2300      	movs	r3, #0
 8004f10:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8004f12:	2300      	movs	r3, #0
 8004f14:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8004f16:	4b29      	ldr	r3, [pc, #164]	; (8004fbc <HAL_RCC_GetSysClockFreq+0xc0>)
 8004f18:	685b      	ldr	r3, [r3, #4]
 8004f1a:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004f1c:	69fb      	ldr	r3, [r7, #28]
 8004f1e:	f003 030c 	and.w	r3, r3, #12
 8004f22:	2b04      	cmp	r3, #4
 8004f24:	d002      	beq.n	8004f2c <HAL_RCC_GetSysClockFreq+0x30>
 8004f26:	2b08      	cmp	r3, #8
 8004f28:	d003      	beq.n	8004f32 <HAL_RCC_GetSysClockFreq+0x36>
 8004f2a:	e03c      	b.n	8004fa6 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004f2c:	4b24      	ldr	r3, [pc, #144]	; (8004fc0 <HAL_RCC_GetSysClockFreq+0xc4>)
 8004f2e:	623b      	str	r3, [r7, #32]
      break;
 8004f30:	e03c      	b.n	8004fac <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8004f32:	69fb      	ldr	r3, [r7, #28]
 8004f34:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8004f38:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8004f3c:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f3e:	68ba      	ldr	r2, [r7, #8]
 8004f40:	fa92 f2a2 	rbit	r2, r2
 8004f44:	607a      	str	r2, [r7, #4]
  return result;
 8004f46:	687a      	ldr	r2, [r7, #4]
 8004f48:	fab2 f282 	clz	r2, r2
 8004f4c:	b2d2      	uxtb	r2, r2
 8004f4e:	40d3      	lsrs	r3, r2
 8004f50:	4a1c      	ldr	r2, [pc, #112]	; (8004fc4 <HAL_RCC_GetSysClockFreq+0xc8>)
 8004f52:	5cd3      	ldrb	r3, [r2, r3]
 8004f54:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8004f56:	4b19      	ldr	r3, [pc, #100]	; (8004fbc <HAL_RCC_GetSysClockFreq+0xc0>)
 8004f58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f5a:	f003 030f 	and.w	r3, r3, #15
 8004f5e:	220f      	movs	r2, #15
 8004f60:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f62:	693a      	ldr	r2, [r7, #16]
 8004f64:	fa92 f2a2 	rbit	r2, r2
 8004f68:	60fa      	str	r2, [r7, #12]
  return result;
 8004f6a:	68fa      	ldr	r2, [r7, #12]
 8004f6c:	fab2 f282 	clz	r2, r2
 8004f70:	b2d2      	uxtb	r2, r2
 8004f72:	40d3      	lsrs	r3, r2
 8004f74:	4a14      	ldr	r2, [pc, #80]	; (8004fc8 <HAL_RCC_GetSysClockFreq+0xcc>)
 8004f76:	5cd3      	ldrb	r3, [r2, r3]
 8004f78:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8004f7a:	69fb      	ldr	r3, [r7, #28]
 8004f7c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d008      	beq.n	8004f96 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004f84:	4a0e      	ldr	r2, [pc, #56]	; (8004fc0 <HAL_RCC_GetSysClockFreq+0xc4>)
 8004f86:	69bb      	ldr	r3, [r7, #24]
 8004f88:	fbb2 f2f3 	udiv	r2, r2, r3
 8004f8c:	697b      	ldr	r3, [r7, #20]
 8004f8e:	fb02 f303 	mul.w	r3, r2, r3
 8004f92:	627b      	str	r3, [r7, #36]	; 0x24
 8004f94:	e004      	b.n	8004fa0 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8004f96:	697b      	ldr	r3, [r7, #20]
 8004f98:	4a0c      	ldr	r2, [pc, #48]	; (8004fcc <HAL_RCC_GetSysClockFreq+0xd0>)
 8004f9a:	fb02 f303 	mul.w	r3, r2, r3
 8004f9e:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8004fa0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fa2:	623b      	str	r3, [r7, #32]
      break;
 8004fa4:	e002      	b.n	8004fac <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004fa6:	4b06      	ldr	r3, [pc, #24]	; (8004fc0 <HAL_RCC_GetSysClockFreq+0xc4>)
 8004fa8:	623b      	str	r3, [r7, #32]
      break;
 8004faa:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004fac:	6a3b      	ldr	r3, [r7, #32]
}
 8004fae:	4618      	mov	r0, r3
 8004fb0:	372c      	adds	r7, #44	; 0x2c
 8004fb2:	46bd      	mov	sp, r7
 8004fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb8:	4770      	bx	lr
 8004fba:	bf00      	nop
 8004fbc:	40021000 	.word	0x40021000
 8004fc0:	007a1200 	.word	0x007a1200
 8004fc4:	08007200 	.word	0x08007200
 8004fc8:	08007210 	.word	0x08007210
 8004fcc:	003d0900 	.word	0x003d0900

08004fd0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004fd0:	b480      	push	{r7}
 8004fd2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004fd4:	4b03      	ldr	r3, [pc, #12]	; (8004fe4 <HAL_RCC_GetHCLKFreq+0x14>)
 8004fd6:	681b      	ldr	r3, [r3, #0]
}
 8004fd8:	4618      	mov	r0, r3
 8004fda:	46bd      	mov	sp, r7
 8004fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe0:	4770      	bx	lr
 8004fe2:	bf00      	nop
 8004fe4:	20000000 	.word	0x20000000

08004fe8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004fe8:	b580      	push	{r7, lr}
 8004fea:	b082      	sub	sp, #8
 8004fec:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8004fee:	f7ff ffef 	bl	8004fd0 <HAL_RCC_GetHCLKFreq>
 8004ff2:	4601      	mov	r1, r0
 8004ff4:	4b0b      	ldr	r3, [pc, #44]	; (8005024 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8004ff6:	685b      	ldr	r3, [r3, #4]
 8004ff8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004ffc:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8005000:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005002:	687a      	ldr	r2, [r7, #4]
 8005004:	fa92 f2a2 	rbit	r2, r2
 8005008:	603a      	str	r2, [r7, #0]
  return result;
 800500a:	683a      	ldr	r2, [r7, #0]
 800500c:	fab2 f282 	clz	r2, r2
 8005010:	b2d2      	uxtb	r2, r2
 8005012:	40d3      	lsrs	r3, r2
 8005014:	4a04      	ldr	r2, [pc, #16]	; (8005028 <HAL_RCC_GetPCLK1Freq+0x40>)
 8005016:	5cd3      	ldrb	r3, [r2, r3]
 8005018:	fa21 f303 	lsr.w	r3, r1, r3
}    
 800501c:	4618      	mov	r0, r3
 800501e:	3708      	adds	r7, #8
 8005020:	46bd      	mov	sp, r7
 8005022:	bd80      	pop	{r7, pc}
 8005024:	40021000 	.word	0x40021000
 8005028:	080071f8 	.word	0x080071f8

0800502c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800502c:	b580      	push	{r7, lr}
 800502e:	b082      	sub	sp, #8
 8005030:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8005032:	f7ff ffcd 	bl	8004fd0 <HAL_RCC_GetHCLKFreq>
 8005036:	4601      	mov	r1, r0
 8005038:	4b0b      	ldr	r3, [pc, #44]	; (8005068 <HAL_RCC_GetPCLK2Freq+0x3c>)
 800503a:	685b      	ldr	r3, [r3, #4]
 800503c:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8005040:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8005044:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005046:	687a      	ldr	r2, [r7, #4]
 8005048:	fa92 f2a2 	rbit	r2, r2
 800504c:	603a      	str	r2, [r7, #0]
  return result;
 800504e:	683a      	ldr	r2, [r7, #0]
 8005050:	fab2 f282 	clz	r2, r2
 8005054:	b2d2      	uxtb	r2, r2
 8005056:	40d3      	lsrs	r3, r2
 8005058:	4a04      	ldr	r2, [pc, #16]	; (800506c <HAL_RCC_GetPCLK2Freq+0x40>)
 800505a:	5cd3      	ldrb	r3, [r2, r3]
 800505c:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8005060:	4618      	mov	r0, r3
 8005062:	3708      	adds	r7, #8
 8005064:	46bd      	mov	sp, r7
 8005066:	bd80      	pop	{r7, pc}
 8005068:	40021000 	.word	0x40021000
 800506c:	080071f8 	.word	0x080071f8

08005070 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005070:	b580      	push	{r7, lr}
 8005072:	b092      	sub	sp, #72	; 0x48
 8005074:	af00      	add	r7, sp, #0
 8005076:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005078:	2300      	movs	r3, #0
 800507a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 800507c:	2300      	movs	r3, #0
 800507e:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8005080:	2300      	movs	r3, #0
 8005082:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800508e:	2b00      	cmp	r3, #0
 8005090:	f000 80d4 	beq.w	800523c <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005094:	4b4e      	ldr	r3, [pc, #312]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005096:	69db      	ldr	r3, [r3, #28]
 8005098:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800509c:	2b00      	cmp	r3, #0
 800509e:	d10e      	bne.n	80050be <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80050a0:	4b4b      	ldr	r3, [pc, #300]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80050a2:	69db      	ldr	r3, [r3, #28]
 80050a4:	4a4a      	ldr	r2, [pc, #296]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80050a6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80050aa:	61d3      	str	r3, [r2, #28]
 80050ac:	4b48      	ldr	r3, [pc, #288]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80050ae:	69db      	ldr	r3, [r3, #28]
 80050b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80050b4:	60bb      	str	r3, [r7, #8]
 80050b6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80050b8:	2301      	movs	r3, #1
 80050ba:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80050be:	4b45      	ldr	r3, [pc, #276]	; (80051d4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d118      	bne.n	80050fc <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80050ca:	4b42      	ldr	r3, [pc, #264]	; (80051d4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	4a41      	ldr	r2, [pc, #260]	; (80051d4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80050d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80050d4:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80050d6:	f7fc fd51 	bl	8001b7c <HAL_GetTick>
 80050da:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80050dc:	e008      	b.n	80050f0 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80050de:	f7fc fd4d 	bl	8001b7c <HAL_GetTick>
 80050e2:	4602      	mov	r2, r0
 80050e4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80050e6:	1ad3      	subs	r3, r2, r3
 80050e8:	2b64      	cmp	r3, #100	; 0x64
 80050ea:	d901      	bls.n	80050f0 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80050ec:	2303      	movs	r3, #3
 80050ee:	e14b      	b.n	8005388 <HAL_RCCEx_PeriphCLKConfig+0x318>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80050f0:	4b38      	ldr	r3, [pc, #224]	; (80051d4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d0f0      	beq.n	80050de <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80050fc:	4b34      	ldr	r3, [pc, #208]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80050fe:	6a1b      	ldr	r3, [r3, #32]
 8005100:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005104:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005106:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005108:	2b00      	cmp	r3, #0
 800510a:	f000 8084 	beq.w	8005216 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	685b      	ldr	r3, [r3, #4]
 8005112:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005116:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005118:	429a      	cmp	r2, r3
 800511a:	d07c      	beq.n	8005216 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800511c:	4b2c      	ldr	r3, [pc, #176]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800511e:	6a1b      	ldr	r3, [r3, #32]
 8005120:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005124:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005126:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800512a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800512c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800512e:	fa93 f3a3 	rbit	r3, r3
 8005132:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8005134:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005136:	fab3 f383 	clz	r3, r3
 800513a:	b2db      	uxtb	r3, r3
 800513c:	461a      	mov	r2, r3
 800513e:	4b26      	ldr	r3, [pc, #152]	; (80051d8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005140:	4413      	add	r3, r2
 8005142:	009b      	lsls	r3, r3, #2
 8005144:	461a      	mov	r2, r3
 8005146:	2301      	movs	r3, #1
 8005148:	6013      	str	r3, [r2, #0]
 800514a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800514e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005150:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005152:	fa93 f3a3 	rbit	r3, r3
 8005156:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8005158:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 800515a:	fab3 f383 	clz	r3, r3
 800515e:	b2db      	uxtb	r3, r3
 8005160:	461a      	mov	r2, r3
 8005162:	4b1d      	ldr	r3, [pc, #116]	; (80051d8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005164:	4413      	add	r3, r2
 8005166:	009b      	lsls	r3, r3, #2
 8005168:	461a      	mov	r2, r3
 800516a:	2300      	movs	r3, #0
 800516c:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800516e:	4a18      	ldr	r2, [pc, #96]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005170:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005172:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005174:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005176:	f003 0301 	and.w	r3, r3, #1
 800517a:	2b00      	cmp	r3, #0
 800517c:	d04b      	beq.n	8005216 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800517e:	f7fc fcfd 	bl	8001b7c <HAL_GetTick>
 8005182:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005184:	e00a      	b.n	800519c <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005186:	f7fc fcf9 	bl	8001b7c <HAL_GetTick>
 800518a:	4602      	mov	r2, r0
 800518c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800518e:	1ad3      	subs	r3, r2, r3
 8005190:	f241 3288 	movw	r2, #5000	; 0x1388
 8005194:	4293      	cmp	r3, r2
 8005196:	d901      	bls.n	800519c <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8005198:	2303      	movs	r3, #3
 800519a:	e0f5      	b.n	8005388 <HAL_RCCEx_PeriphCLKConfig+0x318>
 800519c:	2302      	movs	r3, #2
 800519e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051a2:	fa93 f3a3 	rbit	r3, r3
 80051a6:	627b      	str	r3, [r7, #36]	; 0x24
 80051a8:	2302      	movs	r3, #2
 80051aa:	623b      	str	r3, [r7, #32]
 80051ac:	6a3b      	ldr	r3, [r7, #32]
 80051ae:	fa93 f3a3 	rbit	r3, r3
 80051b2:	61fb      	str	r3, [r7, #28]
  return result;
 80051b4:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80051b6:	fab3 f383 	clz	r3, r3
 80051ba:	b2db      	uxtb	r3, r3
 80051bc:	095b      	lsrs	r3, r3, #5
 80051be:	b2db      	uxtb	r3, r3
 80051c0:	f043 0302 	orr.w	r3, r3, #2
 80051c4:	b2db      	uxtb	r3, r3
 80051c6:	2b02      	cmp	r3, #2
 80051c8:	d108      	bne.n	80051dc <HAL_RCCEx_PeriphCLKConfig+0x16c>
 80051ca:	4b01      	ldr	r3, [pc, #4]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80051cc:	6a1b      	ldr	r3, [r3, #32]
 80051ce:	e00d      	b.n	80051ec <HAL_RCCEx_PeriphCLKConfig+0x17c>
 80051d0:	40021000 	.word	0x40021000
 80051d4:	40007000 	.word	0x40007000
 80051d8:	10908100 	.word	0x10908100
 80051dc:	2302      	movs	r3, #2
 80051de:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051e0:	69bb      	ldr	r3, [r7, #24]
 80051e2:	fa93 f3a3 	rbit	r3, r3
 80051e6:	617b      	str	r3, [r7, #20]
 80051e8:	4b69      	ldr	r3, [pc, #420]	; (8005390 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80051ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051ec:	2202      	movs	r2, #2
 80051ee:	613a      	str	r2, [r7, #16]
 80051f0:	693a      	ldr	r2, [r7, #16]
 80051f2:	fa92 f2a2 	rbit	r2, r2
 80051f6:	60fa      	str	r2, [r7, #12]
  return result;
 80051f8:	68fa      	ldr	r2, [r7, #12]
 80051fa:	fab2 f282 	clz	r2, r2
 80051fe:	b2d2      	uxtb	r2, r2
 8005200:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005204:	b2d2      	uxtb	r2, r2
 8005206:	f002 021f 	and.w	r2, r2, #31
 800520a:	2101      	movs	r1, #1
 800520c:	fa01 f202 	lsl.w	r2, r1, r2
 8005210:	4013      	ands	r3, r2
 8005212:	2b00      	cmp	r3, #0
 8005214:	d0b7      	beq.n	8005186 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8005216:	4b5e      	ldr	r3, [pc, #376]	; (8005390 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8005218:	6a1b      	ldr	r3, [r3, #32]
 800521a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	685b      	ldr	r3, [r3, #4]
 8005222:	495b      	ldr	r1, [pc, #364]	; (8005390 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8005224:	4313      	orrs	r3, r2
 8005226:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005228:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800522c:	2b01      	cmp	r3, #1
 800522e:	d105      	bne.n	800523c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005230:	4b57      	ldr	r3, [pc, #348]	; (8005390 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8005232:	69db      	ldr	r3, [r3, #28]
 8005234:	4a56      	ldr	r2, [pc, #344]	; (8005390 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8005236:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800523a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	f003 0301 	and.w	r3, r3, #1
 8005244:	2b00      	cmp	r3, #0
 8005246:	d008      	beq.n	800525a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005248:	4b51      	ldr	r3, [pc, #324]	; (8005390 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800524a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800524c:	f023 0203 	bic.w	r2, r3, #3
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	689b      	ldr	r3, [r3, #8]
 8005254:	494e      	ldr	r1, [pc, #312]	; (8005390 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8005256:	4313      	orrs	r3, r2
 8005258:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	f003 0320 	and.w	r3, r3, #32
 8005262:	2b00      	cmp	r3, #0
 8005264:	d008      	beq.n	8005278 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005266:	4b4a      	ldr	r3, [pc, #296]	; (8005390 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8005268:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800526a:	f023 0210 	bic.w	r2, r3, #16
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	68db      	ldr	r3, [r3, #12]
 8005272:	4947      	ldr	r1, [pc, #284]	; (8005390 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8005274:	4313      	orrs	r3, r2
 8005276:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005280:	2b00      	cmp	r3, #0
 8005282:	d008      	beq.n	8005296 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8005284:	4b42      	ldr	r3, [pc, #264]	; (8005390 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8005286:	685b      	ldr	r3, [r3, #4]
 8005288:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005290:	493f      	ldr	r1, [pc, #252]	; (8005390 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8005292:	4313      	orrs	r3, r2
 8005294:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d008      	beq.n	80052b4 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80052a2:	4b3b      	ldr	r3, [pc, #236]	; (8005390 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80052a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052a6:	f023 0220 	bic.w	r2, r3, #32
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	691b      	ldr	r3, [r3, #16]
 80052ae:	4938      	ldr	r1, [pc, #224]	; (8005390 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80052b0:	4313      	orrs	r3, r2
 80052b2:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d008      	beq.n	80052d2 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80052c0:	4b33      	ldr	r3, [pc, #204]	; (8005390 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80052c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052c4:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	695b      	ldr	r3, [r3, #20]
 80052cc:	4930      	ldr	r1, [pc, #192]	; (8005390 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80052ce:	4313      	orrs	r3, r2
 80052d0:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d008      	beq.n	80052f0 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80052de:	4b2c      	ldr	r3, [pc, #176]	; (8005390 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80052e0:	685b      	ldr	r3, [r3, #4]
 80052e2:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	69db      	ldr	r3, [r3, #28]
 80052ea:	4929      	ldr	r1, [pc, #164]	; (8005390 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80052ec:	4313      	orrs	r3, r2
 80052ee:	604b      	str	r3, [r1, #4]
       /* STM32F301x8 || STM32F302x8 || STM32F318xx    */
  
#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
      
  /*------------------------------ ADC1 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC1) == RCC_PERIPHCLK_ADC1)
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d008      	beq.n	800530e <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC1PLLCLK_DIV(PeriphClkInit->Adc1ClockSelection));
    
    /* Configure the ADC1 clock source */
    __HAL_RCC_ADC1_CONFIG(PeriphClkInit->Adc1ClockSelection);
 80052fc:	4b24      	ldr	r3, [pc, #144]	; (8005390 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80052fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005300:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	699b      	ldr	r3, [r3, #24]
 8005308:	4921      	ldr	r1, [pc, #132]	; (8005390 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800530a:	4313      	orrs	r3, r2
 800530c:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005316:	2b00      	cmp	r3, #0
 8005318:	d008      	beq.n	800532c <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800531a:	4b1d      	ldr	r3, [pc, #116]	; (8005390 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800531c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800531e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	6a1b      	ldr	r3, [r3, #32]
 8005326:	491a      	ldr	r1, [pc, #104]	; (8005390 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8005328:	4313      	orrs	r3, r2
 800532a:	630b      	str	r3, [r1, #48]	; 0x30
       /* STM32F303xC || STM32F358xx    */

#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM15 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005334:	2b00      	cmp	r3, #0
 8005336:	d008      	beq.n	800534a <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8005338:	4b15      	ldr	r3, [pc, #84]	; (8005390 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800533a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800533c:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005344:	4912      	ldr	r1, [pc, #72]	; (8005390 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8005346:	4313      	orrs	r3, r2
 8005348:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005352:	2b00      	cmp	r3, #0
 8005354:	d008      	beq.n	8005368 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the TIM16 clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8005356:	4b0e      	ldr	r3, [pc, #56]	; (8005390 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8005358:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800535a:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005362:	490b      	ldr	r1, [pc, #44]	; (8005390 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8005364:	4313      	orrs	r3, r2
 8005366:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005370:	2b00      	cmp	r3, #0
 8005372:	d008      	beq.n	8005386 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the TIM17 clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8005374:	4b06      	ldr	r3, [pc, #24]	; (8005390 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8005376:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005378:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005380:	4903      	ldr	r1, [pc, #12]	; (8005390 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8005382:	4313      	orrs	r3, r2
 8005384:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8005386:	2300      	movs	r3, #0
}
 8005388:	4618      	mov	r0, r3
 800538a:	3748      	adds	r7, #72	; 0x48
 800538c:	46bd      	mov	sp, r7
 800538e:	bd80      	pop	{r7, pc}
 8005390:	40021000 	.word	0x40021000

08005394 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005394:	b480      	push	{r7}
 8005396:	b085      	sub	sp, #20
 8005398:	af00      	add	r7, sp, #0
 800539a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80053a2:	b2db      	uxtb	r3, r3
 80053a4:	2b01      	cmp	r3, #1
 80053a6:	d001      	beq.n	80053ac <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80053a8:	2301      	movs	r3, #1
 80053aa:	e03b      	b.n	8005424 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	2202      	movs	r2, #2
 80053b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	68da      	ldr	r2, [r3, #12]
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	f042 0201 	orr.w	r2, r2, #1
 80053c2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	4a19      	ldr	r2, [pc, #100]	; (8005430 <HAL_TIM_Base_Start_IT+0x9c>)
 80053ca:	4293      	cmp	r3, r2
 80053cc:	d009      	beq.n	80053e2 <HAL_TIM_Base_Start_IT+0x4e>
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80053d6:	d004      	beq.n	80053e2 <HAL_TIM_Base_Start_IT+0x4e>
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	4a15      	ldr	r2, [pc, #84]	; (8005434 <HAL_TIM_Base_Start_IT+0xa0>)
 80053de:	4293      	cmp	r3, r2
 80053e0:	d115      	bne.n	800540e <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	689a      	ldr	r2, [r3, #8]
 80053e8:	4b13      	ldr	r3, [pc, #76]	; (8005438 <HAL_TIM_Base_Start_IT+0xa4>)
 80053ea:	4013      	ands	r3, r2
 80053ec:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	2b06      	cmp	r3, #6
 80053f2:	d015      	beq.n	8005420 <HAL_TIM_Base_Start_IT+0x8c>
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80053fa:	d011      	beq.n	8005420 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	681a      	ldr	r2, [r3, #0]
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	f042 0201 	orr.w	r2, r2, #1
 800540a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800540c:	e008      	b.n	8005420 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	681a      	ldr	r2, [r3, #0]
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	f042 0201 	orr.w	r2, r2, #1
 800541c:	601a      	str	r2, [r3, #0]
 800541e:	e000      	b.n	8005422 <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005420:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005422:	2300      	movs	r3, #0
}
 8005424:	4618      	mov	r0, r3
 8005426:	3714      	adds	r7, #20
 8005428:	46bd      	mov	sp, r7
 800542a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800542e:	4770      	bx	lr
 8005430:	40012c00 	.word	0x40012c00
 8005434:	40014000 	.word	0x40014000
 8005438:	00010007 	.word	0x00010007

0800543c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800543c:	b580      	push	{r7, lr}
 800543e:	b082      	sub	sp, #8
 8005440:	af00      	add	r7, sp, #0
 8005442:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	2b00      	cmp	r3, #0
 8005448:	d101      	bne.n	800544e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800544a:	2301      	movs	r3, #1
 800544c:	e049      	b.n	80054e2 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005454:	b2db      	uxtb	r3, r3
 8005456:	2b00      	cmp	r3, #0
 8005458:	d106      	bne.n	8005468 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	2200      	movs	r2, #0
 800545e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005462:	6878      	ldr	r0, [r7, #4]
 8005464:	f7fc f908 	bl	8001678 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	2202      	movs	r2, #2
 800546c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681a      	ldr	r2, [r3, #0]
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	3304      	adds	r3, #4
 8005478:	4619      	mov	r1, r3
 800547a:	4610      	mov	r0, r2
 800547c:	f000 fc52 	bl	8005d24 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	2201      	movs	r2, #1
 8005484:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	2201      	movs	r2, #1
 800548c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	2201      	movs	r2, #1
 8005494:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	2201      	movs	r2, #1
 800549c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	2201      	movs	r2, #1
 80054a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	2201      	movs	r2, #1
 80054ac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	2201      	movs	r2, #1
 80054b4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	2201      	movs	r2, #1
 80054bc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	2201      	movs	r2, #1
 80054c4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	2201      	movs	r2, #1
 80054cc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	2201      	movs	r2, #1
 80054d4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	2201      	movs	r2, #1
 80054dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80054e0:	2300      	movs	r3, #0
}
 80054e2:	4618      	mov	r0, r3
 80054e4:	3708      	adds	r7, #8
 80054e6:	46bd      	mov	sp, r7
 80054e8:	bd80      	pop	{r7, pc}
	...

080054ec <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80054ec:	b580      	push	{r7, lr}
 80054ee:	b084      	sub	sp, #16
 80054f0:	af00      	add	r7, sp, #0
 80054f2:	6078      	str	r0, [r7, #4]
 80054f4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80054f6:	683b      	ldr	r3, [r7, #0]
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d109      	bne.n	8005510 <HAL_TIM_PWM_Start+0x24>
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005502:	b2db      	uxtb	r3, r3
 8005504:	2b01      	cmp	r3, #1
 8005506:	bf14      	ite	ne
 8005508:	2301      	movne	r3, #1
 800550a:	2300      	moveq	r3, #0
 800550c:	b2db      	uxtb	r3, r3
 800550e:	e03c      	b.n	800558a <HAL_TIM_PWM_Start+0x9e>
 8005510:	683b      	ldr	r3, [r7, #0]
 8005512:	2b04      	cmp	r3, #4
 8005514:	d109      	bne.n	800552a <HAL_TIM_PWM_Start+0x3e>
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800551c:	b2db      	uxtb	r3, r3
 800551e:	2b01      	cmp	r3, #1
 8005520:	bf14      	ite	ne
 8005522:	2301      	movne	r3, #1
 8005524:	2300      	moveq	r3, #0
 8005526:	b2db      	uxtb	r3, r3
 8005528:	e02f      	b.n	800558a <HAL_TIM_PWM_Start+0x9e>
 800552a:	683b      	ldr	r3, [r7, #0]
 800552c:	2b08      	cmp	r3, #8
 800552e:	d109      	bne.n	8005544 <HAL_TIM_PWM_Start+0x58>
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005536:	b2db      	uxtb	r3, r3
 8005538:	2b01      	cmp	r3, #1
 800553a:	bf14      	ite	ne
 800553c:	2301      	movne	r3, #1
 800553e:	2300      	moveq	r3, #0
 8005540:	b2db      	uxtb	r3, r3
 8005542:	e022      	b.n	800558a <HAL_TIM_PWM_Start+0x9e>
 8005544:	683b      	ldr	r3, [r7, #0]
 8005546:	2b0c      	cmp	r3, #12
 8005548:	d109      	bne.n	800555e <HAL_TIM_PWM_Start+0x72>
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005550:	b2db      	uxtb	r3, r3
 8005552:	2b01      	cmp	r3, #1
 8005554:	bf14      	ite	ne
 8005556:	2301      	movne	r3, #1
 8005558:	2300      	moveq	r3, #0
 800555a:	b2db      	uxtb	r3, r3
 800555c:	e015      	b.n	800558a <HAL_TIM_PWM_Start+0x9e>
 800555e:	683b      	ldr	r3, [r7, #0]
 8005560:	2b10      	cmp	r3, #16
 8005562:	d109      	bne.n	8005578 <HAL_TIM_PWM_Start+0x8c>
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800556a:	b2db      	uxtb	r3, r3
 800556c:	2b01      	cmp	r3, #1
 800556e:	bf14      	ite	ne
 8005570:	2301      	movne	r3, #1
 8005572:	2300      	moveq	r3, #0
 8005574:	b2db      	uxtb	r3, r3
 8005576:	e008      	b.n	800558a <HAL_TIM_PWM_Start+0x9e>
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800557e:	b2db      	uxtb	r3, r3
 8005580:	2b01      	cmp	r3, #1
 8005582:	bf14      	ite	ne
 8005584:	2301      	movne	r3, #1
 8005586:	2300      	moveq	r3, #0
 8005588:	b2db      	uxtb	r3, r3
 800558a:	2b00      	cmp	r3, #0
 800558c:	d001      	beq.n	8005592 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800558e:	2301      	movs	r3, #1
 8005590:	e083      	b.n	800569a <HAL_TIM_PWM_Start+0x1ae>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005592:	683b      	ldr	r3, [r7, #0]
 8005594:	2b00      	cmp	r3, #0
 8005596:	d104      	bne.n	80055a2 <HAL_TIM_PWM_Start+0xb6>
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	2202      	movs	r2, #2
 800559c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80055a0:	e023      	b.n	80055ea <HAL_TIM_PWM_Start+0xfe>
 80055a2:	683b      	ldr	r3, [r7, #0]
 80055a4:	2b04      	cmp	r3, #4
 80055a6:	d104      	bne.n	80055b2 <HAL_TIM_PWM_Start+0xc6>
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	2202      	movs	r2, #2
 80055ac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80055b0:	e01b      	b.n	80055ea <HAL_TIM_PWM_Start+0xfe>
 80055b2:	683b      	ldr	r3, [r7, #0]
 80055b4:	2b08      	cmp	r3, #8
 80055b6:	d104      	bne.n	80055c2 <HAL_TIM_PWM_Start+0xd6>
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	2202      	movs	r2, #2
 80055bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80055c0:	e013      	b.n	80055ea <HAL_TIM_PWM_Start+0xfe>
 80055c2:	683b      	ldr	r3, [r7, #0]
 80055c4:	2b0c      	cmp	r3, #12
 80055c6:	d104      	bne.n	80055d2 <HAL_TIM_PWM_Start+0xe6>
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	2202      	movs	r2, #2
 80055cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80055d0:	e00b      	b.n	80055ea <HAL_TIM_PWM_Start+0xfe>
 80055d2:	683b      	ldr	r3, [r7, #0]
 80055d4:	2b10      	cmp	r3, #16
 80055d6:	d104      	bne.n	80055e2 <HAL_TIM_PWM_Start+0xf6>
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	2202      	movs	r2, #2
 80055dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80055e0:	e003      	b.n	80055ea <HAL_TIM_PWM_Start+0xfe>
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	2202      	movs	r2, #2
 80055e6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	2201      	movs	r2, #1
 80055f0:	6839      	ldr	r1, [r7, #0]
 80055f2:	4618      	mov	r0, r3
 80055f4:	f000 ffb6 	bl	8006564 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	4a29      	ldr	r2, [pc, #164]	; (80056a4 <HAL_TIM_PWM_Start+0x1b8>)
 80055fe:	4293      	cmp	r3, r2
 8005600:	d00e      	beq.n	8005620 <HAL_TIM_PWM_Start+0x134>
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	4a28      	ldr	r2, [pc, #160]	; (80056a8 <HAL_TIM_PWM_Start+0x1bc>)
 8005608:	4293      	cmp	r3, r2
 800560a:	d009      	beq.n	8005620 <HAL_TIM_PWM_Start+0x134>
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	4a26      	ldr	r2, [pc, #152]	; (80056ac <HAL_TIM_PWM_Start+0x1c0>)
 8005612:	4293      	cmp	r3, r2
 8005614:	d004      	beq.n	8005620 <HAL_TIM_PWM_Start+0x134>
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	4a25      	ldr	r2, [pc, #148]	; (80056b0 <HAL_TIM_PWM_Start+0x1c4>)
 800561c:	4293      	cmp	r3, r2
 800561e:	d101      	bne.n	8005624 <HAL_TIM_PWM_Start+0x138>
 8005620:	2301      	movs	r3, #1
 8005622:	e000      	b.n	8005626 <HAL_TIM_PWM_Start+0x13a>
 8005624:	2300      	movs	r3, #0
 8005626:	2b00      	cmp	r3, #0
 8005628:	d007      	beq.n	800563a <HAL_TIM_PWM_Start+0x14e>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005638:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	4a19      	ldr	r2, [pc, #100]	; (80056a4 <HAL_TIM_PWM_Start+0x1b8>)
 8005640:	4293      	cmp	r3, r2
 8005642:	d009      	beq.n	8005658 <HAL_TIM_PWM_Start+0x16c>
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800564c:	d004      	beq.n	8005658 <HAL_TIM_PWM_Start+0x16c>
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	4a15      	ldr	r2, [pc, #84]	; (80056a8 <HAL_TIM_PWM_Start+0x1bc>)
 8005654:	4293      	cmp	r3, r2
 8005656:	d115      	bne.n	8005684 <HAL_TIM_PWM_Start+0x198>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	689a      	ldr	r2, [r3, #8]
 800565e:	4b15      	ldr	r3, [pc, #84]	; (80056b4 <HAL_TIM_PWM_Start+0x1c8>)
 8005660:	4013      	ands	r3, r2
 8005662:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	2b06      	cmp	r3, #6
 8005668:	d015      	beq.n	8005696 <HAL_TIM_PWM_Start+0x1aa>
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005670:	d011      	beq.n	8005696 <HAL_TIM_PWM_Start+0x1aa>
    {
      __HAL_TIM_ENABLE(htim);
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	681a      	ldr	r2, [r3, #0]
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	f042 0201 	orr.w	r2, r2, #1
 8005680:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005682:	e008      	b.n	8005696 <HAL_TIM_PWM_Start+0x1aa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	681a      	ldr	r2, [r3, #0]
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	f042 0201 	orr.w	r2, r2, #1
 8005692:	601a      	str	r2, [r3, #0]
 8005694:	e000      	b.n	8005698 <HAL_TIM_PWM_Start+0x1ac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005696:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005698:	2300      	movs	r3, #0
}
 800569a:	4618      	mov	r0, r3
 800569c:	3710      	adds	r7, #16
 800569e:	46bd      	mov	sp, r7
 80056a0:	bd80      	pop	{r7, pc}
 80056a2:	bf00      	nop
 80056a4:	40012c00 	.word	0x40012c00
 80056a8:	40014000 	.word	0x40014000
 80056ac:	40014400 	.word	0x40014400
 80056b0:	40014800 	.word	0x40014800
 80056b4:	00010007 	.word	0x00010007

080056b8 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80056b8:	b580      	push	{r7, lr}
 80056ba:	b082      	sub	sp, #8
 80056bc:	af00      	add	r7, sp, #0
 80056be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d101      	bne.n	80056ca <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80056c6:	2301      	movs	r3, #1
 80056c8:	e049      	b.n	800575e <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80056d0:	b2db      	uxtb	r3, r3
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d106      	bne.n	80056e4 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	2200      	movs	r2, #0
 80056da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80056de:	6878      	ldr	r0, [r7, #4]
 80056e0:	f7fb ffea 	bl	80016b8 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	2202      	movs	r2, #2
 80056e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681a      	ldr	r2, [r3, #0]
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	3304      	adds	r3, #4
 80056f4:	4619      	mov	r1, r3
 80056f6:	4610      	mov	r0, r2
 80056f8:	f000 fb14 	bl	8005d24 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	2201      	movs	r2, #1
 8005700:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	2201      	movs	r2, #1
 8005708:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	2201      	movs	r2, #1
 8005710:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	2201      	movs	r2, #1
 8005718:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	2201      	movs	r2, #1
 8005720:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	2201      	movs	r2, #1
 8005728:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	2201      	movs	r2, #1
 8005730:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	2201      	movs	r2, #1
 8005738:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	2201      	movs	r2, #1
 8005740:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	2201      	movs	r2, #1
 8005748:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	2201      	movs	r2, #1
 8005750:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	2201      	movs	r2, #1
 8005758:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800575c:	2300      	movs	r3, #0
}
 800575e:	4618      	mov	r0, r3
 8005760:	3708      	adds	r7, #8
 8005762:	46bd      	mov	sp, r7
 8005764:	bd80      	pop	{r7, pc}
	...

08005768 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005768:	b580      	push	{r7, lr}
 800576a:	b084      	sub	sp, #16
 800576c:	af00      	add	r7, sp, #0
 800576e:	6078      	str	r0, [r7, #4]
 8005770:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005772:	2300      	movs	r3, #0
 8005774:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8005776:	683b      	ldr	r3, [r7, #0]
 8005778:	2b00      	cmp	r3, #0
 800577a:	d104      	bne.n	8005786 <HAL_TIM_IC_Start_IT+0x1e>
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005782:	b2db      	uxtb	r3, r3
 8005784:	e023      	b.n	80057ce <HAL_TIM_IC_Start_IT+0x66>
 8005786:	683b      	ldr	r3, [r7, #0]
 8005788:	2b04      	cmp	r3, #4
 800578a:	d104      	bne.n	8005796 <HAL_TIM_IC_Start_IT+0x2e>
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005792:	b2db      	uxtb	r3, r3
 8005794:	e01b      	b.n	80057ce <HAL_TIM_IC_Start_IT+0x66>
 8005796:	683b      	ldr	r3, [r7, #0]
 8005798:	2b08      	cmp	r3, #8
 800579a:	d104      	bne.n	80057a6 <HAL_TIM_IC_Start_IT+0x3e>
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80057a2:	b2db      	uxtb	r3, r3
 80057a4:	e013      	b.n	80057ce <HAL_TIM_IC_Start_IT+0x66>
 80057a6:	683b      	ldr	r3, [r7, #0]
 80057a8:	2b0c      	cmp	r3, #12
 80057aa:	d104      	bne.n	80057b6 <HAL_TIM_IC_Start_IT+0x4e>
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80057b2:	b2db      	uxtb	r3, r3
 80057b4:	e00b      	b.n	80057ce <HAL_TIM_IC_Start_IT+0x66>
 80057b6:	683b      	ldr	r3, [r7, #0]
 80057b8:	2b10      	cmp	r3, #16
 80057ba:	d104      	bne.n	80057c6 <HAL_TIM_IC_Start_IT+0x5e>
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80057c2:	b2db      	uxtb	r3, r3
 80057c4:	e003      	b.n	80057ce <HAL_TIM_IC_Start_IT+0x66>
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80057cc:	b2db      	uxtb	r3, r3
 80057ce:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80057d0:	683b      	ldr	r3, [r7, #0]
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d104      	bne.n	80057e0 <HAL_TIM_IC_Start_IT+0x78>
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80057dc:	b2db      	uxtb	r3, r3
 80057de:	e013      	b.n	8005808 <HAL_TIM_IC_Start_IT+0xa0>
 80057e0:	683b      	ldr	r3, [r7, #0]
 80057e2:	2b04      	cmp	r3, #4
 80057e4:	d104      	bne.n	80057f0 <HAL_TIM_IC_Start_IT+0x88>
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80057ec:	b2db      	uxtb	r3, r3
 80057ee:	e00b      	b.n	8005808 <HAL_TIM_IC_Start_IT+0xa0>
 80057f0:	683b      	ldr	r3, [r7, #0]
 80057f2:	2b08      	cmp	r3, #8
 80057f4:	d104      	bne.n	8005800 <HAL_TIM_IC_Start_IT+0x98>
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 80057fc:	b2db      	uxtb	r3, r3
 80057fe:	e003      	b.n	8005808 <HAL_TIM_IC_Start_IT+0xa0>
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8005806:	b2db      	uxtb	r3, r3
 8005808:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800580a:	7bbb      	ldrb	r3, [r7, #14]
 800580c:	2b01      	cmp	r3, #1
 800580e:	d102      	bne.n	8005816 <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8005810:	7b7b      	ldrb	r3, [r7, #13]
 8005812:	2b01      	cmp	r3, #1
 8005814:	d001      	beq.n	800581a <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 8005816:	2301      	movs	r3, #1
 8005818:	e0c9      	b.n	80059ae <HAL_TIM_IC_Start_IT+0x246>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800581a:	683b      	ldr	r3, [r7, #0]
 800581c:	2b00      	cmp	r3, #0
 800581e:	d104      	bne.n	800582a <HAL_TIM_IC_Start_IT+0xc2>
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	2202      	movs	r2, #2
 8005824:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005828:	e023      	b.n	8005872 <HAL_TIM_IC_Start_IT+0x10a>
 800582a:	683b      	ldr	r3, [r7, #0]
 800582c:	2b04      	cmp	r3, #4
 800582e:	d104      	bne.n	800583a <HAL_TIM_IC_Start_IT+0xd2>
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	2202      	movs	r2, #2
 8005834:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005838:	e01b      	b.n	8005872 <HAL_TIM_IC_Start_IT+0x10a>
 800583a:	683b      	ldr	r3, [r7, #0]
 800583c:	2b08      	cmp	r3, #8
 800583e:	d104      	bne.n	800584a <HAL_TIM_IC_Start_IT+0xe2>
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	2202      	movs	r2, #2
 8005844:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005848:	e013      	b.n	8005872 <HAL_TIM_IC_Start_IT+0x10a>
 800584a:	683b      	ldr	r3, [r7, #0]
 800584c:	2b0c      	cmp	r3, #12
 800584e:	d104      	bne.n	800585a <HAL_TIM_IC_Start_IT+0xf2>
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	2202      	movs	r2, #2
 8005854:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005858:	e00b      	b.n	8005872 <HAL_TIM_IC_Start_IT+0x10a>
 800585a:	683b      	ldr	r3, [r7, #0]
 800585c:	2b10      	cmp	r3, #16
 800585e:	d104      	bne.n	800586a <HAL_TIM_IC_Start_IT+0x102>
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	2202      	movs	r2, #2
 8005864:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005868:	e003      	b.n	8005872 <HAL_TIM_IC_Start_IT+0x10a>
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	2202      	movs	r2, #2
 800586e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005872:	683b      	ldr	r3, [r7, #0]
 8005874:	2b00      	cmp	r3, #0
 8005876:	d104      	bne.n	8005882 <HAL_TIM_IC_Start_IT+0x11a>
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	2202      	movs	r2, #2
 800587c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005880:	e013      	b.n	80058aa <HAL_TIM_IC_Start_IT+0x142>
 8005882:	683b      	ldr	r3, [r7, #0]
 8005884:	2b04      	cmp	r3, #4
 8005886:	d104      	bne.n	8005892 <HAL_TIM_IC_Start_IT+0x12a>
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	2202      	movs	r2, #2
 800588c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005890:	e00b      	b.n	80058aa <HAL_TIM_IC_Start_IT+0x142>
 8005892:	683b      	ldr	r3, [r7, #0]
 8005894:	2b08      	cmp	r3, #8
 8005896:	d104      	bne.n	80058a2 <HAL_TIM_IC_Start_IT+0x13a>
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	2202      	movs	r2, #2
 800589c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80058a0:	e003      	b.n	80058aa <HAL_TIM_IC_Start_IT+0x142>
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	2202      	movs	r2, #2
 80058a6:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  switch (Channel)
 80058aa:	683b      	ldr	r3, [r7, #0]
 80058ac:	2b0c      	cmp	r3, #12
 80058ae:	d841      	bhi.n	8005934 <HAL_TIM_IC_Start_IT+0x1cc>
 80058b0:	a201      	add	r2, pc, #4	; (adr r2, 80058b8 <HAL_TIM_IC_Start_IT+0x150>)
 80058b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058b6:	bf00      	nop
 80058b8:	080058ed 	.word	0x080058ed
 80058bc:	08005935 	.word	0x08005935
 80058c0:	08005935 	.word	0x08005935
 80058c4:	08005935 	.word	0x08005935
 80058c8:	080058ff 	.word	0x080058ff
 80058cc:	08005935 	.word	0x08005935
 80058d0:	08005935 	.word	0x08005935
 80058d4:	08005935 	.word	0x08005935
 80058d8:	08005911 	.word	0x08005911
 80058dc:	08005935 	.word	0x08005935
 80058e0:	08005935 	.word	0x08005935
 80058e4:	08005935 	.word	0x08005935
 80058e8:	08005923 	.word	0x08005923
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	68da      	ldr	r2, [r3, #12]
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	f042 0202 	orr.w	r2, r2, #2
 80058fa:	60da      	str	r2, [r3, #12]
      break;
 80058fc:	e01d      	b.n	800593a <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	68da      	ldr	r2, [r3, #12]
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	f042 0204 	orr.w	r2, r2, #4
 800590c:	60da      	str	r2, [r3, #12]
      break;
 800590e:	e014      	b.n	800593a <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	68da      	ldr	r2, [r3, #12]
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	f042 0208 	orr.w	r2, r2, #8
 800591e:	60da      	str	r2, [r3, #12]
      break;
 8005920:	e00b      	b.n	800593a <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	68da      	ldr	r2, [r3, #12]
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	f042 0210 	orr.w	r2, r2, #16
 8005930:	60da      	str	r2, [r3, #12]
      break;
 8005932:	e002      	b.n	800593a <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 8005934:	2301      	movs	r3, #1
 8005936:	73fb      	strb	r3, [r7, #15]
      break;
 8005938:	bf00      	nop
  }

  if (status == HAL_OK)
 800593a:	7bfb      	ldrb	r3, [r7, #15]
 800593c:	2b00      	cmp	r3, #0
 800593e:	d135      	bne.n	80059ac <HAL_TIM_IC_Start_IT+0x244>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	2201      	movs	r2, #1
 8005946:	6839      	ldr	r1, [r7, #0]
 8005948:	4618      	mov	r0, r3
 800594a:	f000 fe0b 	bl	8006564 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	4a19      	ldr	r2, [pc, #100]	; (80059b8 <HAL_TIM_IC_Start_IT+0x250>)
 8005954:	4293      	cmp	r3, r2
 8005956:	d009      	beq.n	800596c <HAL_TIM_IC_Start_IT+0x204>
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005960:	d004      	beq.n	800596c <HAL_TIM_IC_Start_IT+0x204>
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	4a15      	ldr	r2, [pc, #84]	; (80059bc <HAL_TIM_IC_Start_IT+0x254>)
 8005968:	4293      	cmp	r3, r2
 800596a:	d115      	bne.n	8005998 <HAL_TIM_IC_Start_IT+0x230>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	689a      	ldr	r2, [r3, #8]
 8005972:	4b13      	ldr	r3, [pc, #76]	; (80059c0 <HAL_TIM_IC_Start_IT+0x258>)
 8005974:	4013      	ands	r3, r2
 8005976:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005978:	68bb      	ldr	r3, [r7, #8]
 800597a:	2b06      	cmp	r3, #6
 800597c:	d015      	beq.n	80059aa <HAL_TIM_IC_Start_IT+0x242>
 800597e:	68bb      	ldr	r3, [r7, #8]
 8005980:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005984:	d011      	beq.n	80059aa <HAL_TIM_IC_Start_IT+0x242>
      {
        __HAL_TIM_ENABLE(htim);
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	681a      	ldr	r2, [r3, #0]
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	f042 0201 	orr.w	r2, r2, #1
 8005994:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005996:	e008      	b.n	80059aa <HAL_TIM_IC_Start_IT+0x242>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	681a      	ldr	r2, [r3, #0]
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	f042 0201 	orr.w	r2, r2, #1
 80059a6:	601a      	str	r2, [r3, #0]
 80059a8:	e000      	b.n	80059ac <HAL_TIM_IC_Start_IT+0x244>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80059aa:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 80059ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80059ae:	4618      	mov	r0, r3
 80059b0:	3710      	adds	r7, #16
 80059b2:	46bd      	mov	sp, r7
 80059b4:	bd80      	pop	{r7, pc}
 80059b6:	bf00      	nop
 80059b8:	40012c00 	.word	0x40012c00
 80059bc:	40014000 	.word	0x40014000
 80059c0:	00010007 	.word	0x00010007

080059c4 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80059c4:	b580      	push	{r7, lr}
 80059c6:	b086      	sub	sp, #24
 80059c8:	af00      	add	r7, sp, #0
 80059ca:	60f8      	str	r0, [r7, #12]
 80059cc:	60b9      	str	r1, [r7, #8]
 80059ce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80059d0:	2300      	movs	r3, #0
 80059d2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80059da:	2b01      	cmp	r3, #1
 80059dc:	d101      	bne.n	80059e2 <HAL_TIM_IC_ConfigChannel+0x1e>
 80059de:	2302      	movs	r3, #2
 80059e0:	e088      	b.n	8005af4 <HAL_TIM_IC_ConfigChannel+0x130>
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	2201      	movs	r2, #1
 80059e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d11b      	bne.n	8005a28 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	6818      	ldr	r0, [r3, #0]
 80059f4:	68bb      	ldr	r3, [r7, #8]
 80059f6:	6819      	ldr	r1, [r3, #0]
 80059f8:	68bb      	ldr	r3, [r7, #8]
 80059fa:	685a      	ldr	r2, [r3, #4]
 80059fc:	68bb      	ldr	r3, [r7, #8]
 80059fe:	68db      	ldr	r3, [r3, #12]
 8005a00:	f000 fca4 	bl	800634c <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	699a      	ldr	r2, [r3, #24]
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	f022 020c 	bic.w	r2, r2, #12
 8005a12:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	6999      	ldr	r1, [r3, #24]
 8005a1a:	68bb      	ldr	r3, [r7, #8]
 8005a1c:	689a      	ldr	r2, [r3, #8]
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	430a      	orrs	r2, r1
 8005a24:	619a      	str	r2, [r3, #24]
 8005a26:	e060      	b.n	8005aea <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	2b04      	cmp	r3, #4
 8005a2c:	d11c      	bne.n	8005a68 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	6818      	ldr	r0, [r3, #0]
 8005a32:	68bb      	ldr	r3, [r7, #8]
 8005a34:	6819      	ldr	r1, [r3, #0]
 8005a36:	68bb      	ldr	r3, [r7, #8]
 8005a38:	685a      	ldr	r2, [r3, #4]
 8005a3a:	68bb      	ldr	r3, [r7, #8]
 8005a3c:	68db      	ldr	r3, [r3, #12]
 8005a3e:	f000 fcdb 	bl	80063f8 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	699a      	ldr	r2, [r3, #24]
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8005a50:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	6999      	ldr	r1, [r3, #24]
 8005a58:	68bb      	ldr	r3, [r7, #8]
 8005a5a:	689b      	ldr	r3, [r3, #8]
 8005a5c:	021a      	lsls	r2, r3, #8
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	430a      	orrs	r2, r1
 8005a64:	619a      	str	r2, [r3, #24]
 8005a66:	e040      	b.n	8005aea <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	2b08      	cmp	r3, #8
 8005a6c:	d11b      	bne.n	8005aa6 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	6818      	ldr	r0, [r3, #0]
 8005a72:	68bb      	ldr	r3, [r7, #8]
 8005a74:	6819      	ldr	r1, [r3, #0]
 8005a76:	68bb      	ldr	r3, [r7, #8]
 8005a78:	685a      	ldr	r2, [r3, #4]
 8005a7a:	68bb      	ldr	r3, [r7, #8]
 8005a7c:	68db      	ldr	r3, [r3, #12]
 8005a7e:	f000 fcf8 	bl	8006472 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	69da      	ldr	r2, [r3, #28]
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	f022 020c 	bic.w	r2, r2, #12
 8005a90:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	69d9      	ldr	r1, [r3, #28]
 8005a98:	68bb      	ldr	r3, [r7, #8]
 8005a9a:	689a      	ldr	r2, [r3, #8]
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	430a      	orrs	r2, r1
 8005aa2:	61da      	str	r2, [r3, #28]
 8005aa4:	e021      	b.n	8005aea <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	2b0c      	cmp	r3, #12
 8005aaa:	d11c      	bne.n	8005ae6 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	6818      	ldr	r0, [r3, #0]
 8005ab0:	68bb      	ldr	r3, [r7, #8]
 8005ab2:	6819      	ldr	r1, [r3, #0]
 8005ab4:	68bb      	ldr	r3, [r7, #8]
 8005ab6:	685a      	ldr	r2, [r3, #4]
 8005ab8:	68bb      	ldr	r3, [r7, #8]
 8005aba:	68db      	ldr	r3, [r3, #12]
 8005abc:	f000 fd15 	bl	80064ea <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	69da      	ldr	r2, [r3, #28]
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8005ace:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	69d9      	ldr	r1, [r3, #28]
 8005ad6:	68bb      	ldr	r3, [r7, #8]
 8005ad8:	689b      	ldr	r3, [r3, #8]
 8005ada:	021a      	lsls	r2, r3, #8
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	430a      	orrs	r2, r1
 8005ae2:	61da      	str	r2, [r3, #28]
 8005ae4:	e001      	b.n	8005aea <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8005ae6:	2301      	movs	r3, #1
 8005ae8:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	2200      	movs	r2, #0
 8005aee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005af2:	7dfb      	ldrb	r3, [r7, #23]
}
 8005af4:	4618      	mov	r0, r3
 8005af6:	3718      	adds	r7, #24
 8005af8:	46bd      	mov	sp, r7
 8005afa:	bd80      	pop	{r7, pc}

08005afc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005afc:	b580      	push	{r7, lr}
 8005afe:	b086      	sub	sp, #24
 8005b00:	af00      	add	r7, sp, #0
 8005b02:	60f8      	str	r0, [r7, #12]
 8005b04:	60b9      	str	r1, [r7, #8]
 8005b06:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005b08:	2300      	movs	r3, #0
 8005b0a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005b12:	2b01      	cmp	r3, #1
 8005b14:	d101      	bne.n	8005b1a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005b16:	2302      	movs	r3, #2
 8005b18:	e0ff      	b.n	8005d1a <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	2201      	movs	r2, #1
 8005b1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	2b14      	cmp	r3, #20
 8005b26:	f200 80f0 	bhi.w	8005d0a <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005b2a:	a201      	add	r2, pc, #4	; (adr r2, 8005b30 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005b2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b30:	08005b85 	.word	0x08005b85
 8005b34:	08005d0b 	.word	0x08005d0b
 8005b38:	08005d0b 	.word	0x08005d0b
 8005b3c:	08005d0b 	.word	0x08005d0b
 8005b40:	08005bc5 	.word	0x08005bc5
 8005b44:	08005d0b 	.word	0x08005d0b
 8005b48:	08005d0b 	.word	0x08005d0b
 8005b4c:	08005d0b 	.word	0x08005d0b
 8005b50:	08005c07 	.word	0x08005c07
 8005b54:	08005d0b 	.word	0x08005d0b
 8005b58:	08005d0b 	.word	0x08005d0b
 8005b5c:	08005d0b 	.word	0x08005d0b
 8005b60:	08005c47 	.word	0x08005c47
 8005b64:	08005d0b 	.word	0x08005d0b
 8005b68:	08005d0b 	.word	0x08005d0b
 8005b6c:	08005d0b 	.word	0x08005d0b
 8005b70:	08005c89 	.word	0x08005c89
 8005b74:	08005d0b 	.word	0x08005d0b
 8005b78:	08005d0b 	.word	0x08005d0b
 8005b7c:	08005d0b 	.word	0x08005d0b
 8005b80:	08005cc9 	.word	0x08005cc9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	68b9      	ldr	r1, [r7, #8]
 8005b8a:	4618      	mov	r0, r3
 8005b8c:	f000 f938 	bl	8005e00 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	699a      	ldr	r2, [r3, #24]
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	f042 0208 	orr.w	r2, r2, #8
 8005b9e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	699a      	ldr	r2, [r3, #24]
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	f022 0204 	bic.w	r2, r2, #4
 8005bae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	6999      	ldr	r1, [r3, #24]
 8005bb6:	68bb      	ldr	r3, [r7, #8]
 8005bb8:	691a      	ldr	r2, [r3, #16]
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	430a      	orrs	r2, r1
 8005bc0:	619a      	str	r2, [r3, #24]
      break;
 8005bc2:	e0a5      	b.n	8005d10 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	68b9      	ldr	r1, [r7, #8]
 8005bca:	4618      	mov	r0, r3
 8005bcc:	f000 f99e 	bl	8005f0c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	699a      	ldr	r2, [r3, #24]
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005bde:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	699a      	ldr	r2, [r3, #24]
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005bee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	6999      	ldr	r1, [r3, #24]
 8005bf6:	68bb      	ldr	r3, [r7, #8]
 8005bf8:	691b      	ldr	r3, [r3, #16]
 8005bfa:	021a      	lsls	r2, r3, #8
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	430a      	orrs	r2, r1
 8005c02:	619a      	str	r2, [r3, #24]
      break;
 8005c04:	e084      	b.n	8005d10 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	68b9      	ldr	r1, [r7, #8]
 8005c0c:	4618      	mov	r0, r3
 8005c0e:	f000 f9fd 	bl	800600c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	69da      	ldr	r2, [r3, #28]
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	f042 0208 	orr.w	r2, r2, #8
 8005c20:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	69da      	ldr	r2, [r3, #28]
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	f022 0204 	bic.w	r2, r2, #4
 8005c30:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	69d9      	ldr	r1, [r3, #28]
 8005c38:	68bb      	ldr	r3, [r7, #8]
 8005c3a:	691a      	ldr	r2, [r3, #16]
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	430a      	orrs	r2, r1
 8005c42:	61da      	str	r2, [r3, #28]
      break;
 8005c44:	e064      	b.n	8005d10 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	68b9      	ldr	r1, [r7, #8]
 8005c4c:	4618      	mov	r0, r3
 8005c4e:	f000 fa5b 	bl	8006108 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	69da      	ldr	r2, [r3, #28]
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005c60:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	69da      	ldr	r2, [r3, #28]
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005c70:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	69d9      	ldr	r1, [r3, #28]
 8005c78:	68bb      	ldr	r3, [r7, #8]
 8005c7a:	691b      	ldr	r3, [r3, #16]
 8005c7c:	021a      	lsls	r2, r3, #8
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	430a      	orrs	r2, r1
 8005c84:	61da      	str	r2, [r3, #28]
      break;
 8005c86:	e043      	b.n	8005d10 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	68b9      	ldr	r1, [r7, #8]
 8005c8e:	4618      	mov	r0, r3
 8005c90:	f000 fa9e 	bl	80061d0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	f042 0208 	orr.w	r2, r2, #8
 8005ca2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	f022 0204 	bic.w	r2, r2, #4
 8005cb2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005cba:	68bb      	ldr	r3, [r7, #8]
 8005cbc:	691a      	ldr	r2, [r3, #16]
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	430a      	orrs	r2, r1
 8005cc4:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005cc6:	e023      	b.n	8005d10 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	68b9      	ldr	r1, [r7, #8]
 8005cce:	4618      	mov	r0, r3
 8005cd0:	f000 fadc 	bl	800628c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005ce2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005cf2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005cfa:	68bb      	ldr	r3, [r7, #8]
 8005cfc:	691b      	ldr	r3, [r3, #16]
 8005cfe:	021a      	lsls	r2, r3, #8
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	430a      	orrs	r2, r1
 8005d06:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005d08:	e002      	b.n	8005d10 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 8005d0a:	2301      	movs	r3, #1
 8005d0c:	75fb      	strb	r3, [r7, #23]
      break;
 8005d0e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	2200      	movs	r2, #0
 8005d14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005d18:	7dfb      	ldrb	r3, [r7, #23]
}
 8005d1a:	4618      	mov	r0, r3
 8005d1c:	3718      	adds	r7, #24
 8005d1e:	46bd      	mov	sp, r7
 8005d20:	bd80      	pop	{r7, pc}
 8005d22:	bf00      	nop

08005d24 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005d24:	b480      	push	{r7}
 8005d26:	b085      	sub	sp, #20
 8005d28:	af00      	add	r7, sp, #0
 8005d2a:	6078      	str	r0, [r7, #4]
 8005d2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	4a2e      	ldr	r2, [pc, #184]	; (8005df0 <TIM_Base_SetConfig+0xcc>)
 8005d38:	4293      	cmp	r3, r2
 8005d3a:	d003      	beq.n	8005d44 <TIM_Base_SetConfig+0x20>
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d42:	d108      	bne.n	8005d56 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d4a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005d4c:	683b      	ldr	r3, [r7, #0]
 8005d4e:	685b      	ldr	r3, [r3, #4]
 8005d50:	68fa      	ldr	r2, [r7, #12]
 8005d52:	4313      	orrs	r3, r2
 8005d54:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	4a25      	ldr	r2, [pc, #148]	; (8005df0 <TIM_Base_SetConfig+0xcc>)
 8005d5a:	4293      	cmp	r3, r2
 8005d5c:	d00f      	beq.n	8005d7e <TIM_Base_SetConfig+0x5a>
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d64:	d00b      	beq.n	8005d7e <TIM_Base_SetConfig+0x5a>
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	4a22      	ldr	r2, [pc, #136]	; (8005df4 <TIM_Base_SetConfig+0xd0>)
 8005d6a:	4293      	cmp	r3, r2
 8005d6c:	d007      	beq.n	8005d7e <TIM_Base_SetConfig+0x5a>
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	4a21      	ldr	r2, [pc, #132]	; (8005df8 <TIM_Base_SetConfig+0xd4>)
 8005d72:	4293      	cmp	r3, r2
 8005d74:	d003      	beq.n	8005d7e <TIM_Base_SetConfig+0x5a>
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	4a20      	ldr	r2, [pc, #128]	; (8005dfc <TIM_Base_SetConfig+0xd8>)
 8005d7a:	4293      	cmp	r3, r2
 8005d7c:	d108      	bne.n	8005d90 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005d84:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005d86:	683b      	ldr	r3, [r7, #0]
 8005d88:	68db      	ldr	r3, [r3, #12]
 8005d8a:	68fa      	ldr	r2, [r7, #12]
 8005d8c:	4313      	orrs	r3, r2
 8005d8e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005d96:	683b      	ldr	r3, [r7, #0]
 8005d98:	695b      	ldr	r3, [r3, #20]
 8005d9a:	4313      	orrs	r3, r2
 8005d9c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	68fa      	ldr	r2, [r7, #12]
 8005da2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005da4:	683b      	ldr	r3, [r7, #0]
 8005da6:	689a      	ldr	r2, [r3, #8]
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005dac:	683b      	ldr	r3, [r7, #0]
 8005dae:	681a      	ldr	r2, [r3, #0]
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	4a0e      	ldr	r2, [pc, #56]	; (8005df0 <TIM_Base_SetConfig+0xcc>)
 8005db8:	4293      	cmp	r3, r2
 8005dba:	d00b      	beq.n	8005dd4 <TIM_Base_SetConfig+0xb0>
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	4a0d      	ldr	r2, [pc, #52]	; (8005df4 <TIM_Base_SetConfig+0xd0>)
 8005dc0:	4293      	cmp	r3, r2
 8005dc2:	d007      	beq.n	8005dd4 <TIM_Base_SetConfig+0xb0>
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	4a0c      	ldr	r2, [pc, #48]	; (8005df8 <TIM_Base_SetConfig+0xd4>)
 8005dc8:	4293      	cmp	r3, r2
 8005dca:	d003      	beq.n	8005dd4 <TIM_Base_SetConfig+0xb0>
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	4a0b      	ldr	r2, [pc, #44]	; (8005dfc <TIM_Base_SetConfig+0xd8>)
 8005dd0:	4293      	cmp	r3, r2
 8005dd2:	d103      	bne.n	8005ddc <TIM_Base_SetConfig+0xb8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005dd4:	683b      	ldr	r3, [r7, #0]
 8005dd6:	691a      	ldr	r2, [r3, #16]
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	2201      	movs	r2, #1
 8005de0:	615a      	str	r2, [r3, #20]
}
 8005de2:	bf00      	nop
 8005de4:	3714      	adds	r7, #20
 8005de6:	46bd      	mov	sp, r7
 8005de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dec:	4770      	bx	lr
 8005dee:	bf00      	nop
 8005df0:	40012c00 	.word	0x40012c00
 8005df4:	40014000 	.word	0x40014000
 8005df8:	40014400 	.word	0x40014400
 8005dfc:	40014800 	.word	0x40014800

08005e00 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005e00:	b480      	push	{r7}
 8005e02:	b087      	sub	sp, #28
 8005e04:	af00      	add	r7, sp, #0
 8005e06:	6078      	str	r0, [r7, #4]
 8005e08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	6a1b      	ldr	r3, [r3, #32]
 8005e0e:	f023 0201 	bic.w	r2, r3, #1
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	6a1b      	ldr	r3, [r3, #32]
 8005e1a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	685b      	ldr	r3, [r3, #4]
 8005e20:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	699b      	ldr	r3, [r3, #24]
 8005e26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005e2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e32:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	f023 0303 	bic.w	r3, r3, #3
 8005e3a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005e3c:	683b      	ldr	r3, [r7, #0]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	68fa      	ldr	r2, [r7, #12]
 8005e42:	4313      	orrs	r3, r2
 8005e44:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005e46:	697b      	ldr	r3, [r7, #20]
 8005e48:	f023 0302 	bic.w	r3, r3, #2
 8005e4c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005e4e:	683b      	ldr	r3, [r7, #0]
 8005e50:	689b      	ldr	r3, [r3, #8]
 8005e52:	697a      	ldr	r2, [r7, #20]
 8005e54:	4313      	orrs	r3, r2
 8005e56:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	4a28      	ldr	r2, [pc, #160]	; (8005efc <TIM_OC1_SetConfig+0xfc>)
 8005e5c:	4293      	cmp	r3, r2
 8005e5e:	d00b      	beq.n	8005e78 <TIM_OC1_SetConfig+0x78>
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	4a27      	ldr	r2, [pc, #156]	; (8005f00 <TIM_OC1_SetConfig+0x100>)
 8005e64:	4293      	cmp	r3, r2
 8005e66:	d007      	beq.n	8005e78 <TIM_OC1_SetConfig+0x78>
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	4a26      	ldr	r2, [pc, #152]	; (8005f04 <TIM_OC1_SetConfig+0x104>)
 8005e6c:	4293      	cmp	r3, r2
 8005e6e:	d003      	beq.n	8005e78 <TIM_OC1_SetConfig+0x78>
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	4a25      	ldr	r2, [pc, #148]	; (8005f08 <TIM_OC1_SetConfig+0x108>)
 8005e74:	4293      	cmp	r3, r2
 8005e76:	d10c      	bne.n	8005e92 <TIM_OC1_SetConfig+0x92>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005e78:	697b      	ldr	r3, [r7, #20]
 8005e7a:	f023 0308 	bic.w	r3, r3, #8
 8005e7e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005e80:	683b      	ldr	r3, [r7, #0]
 8005e82:	68db      	ldr	r3, [r3, #12]
 8005e84:	697a      	ldr	r2, [r7, #20]
 8005e86:	4313      	orrs	r3, r2
 8005e88:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005e8a:	697b      	ldr	r3, [r7, #20]
 8005e8c:	f023 0304 	bic.w	r3, r3, #4
 8005e90:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	4a19      	ldr	r2, [pc, #100]	; (8005efc <TIM_OC1_SetConfig+0xfc>)
 8005e96:	4293      	cmp	r3, r2
 8005e98:	d00b      	beq.n	8005eb2 <TIM_OC1_SetConfig+0xb2>
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	4a18      	ldr	r2, [pc, #96]	; (8005f00 <TIM_OC1_SetConfig+0x100>)
 8005e9e:	4293      	cmp	r3, r2
 8005ea0:	d007      	beq.n	8005eb2 <TIM_OC1_SetConfig+0xb2>
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	4a17      	ldr	r2, [pc, #92]	; (8005f04 <TIM_OC1_SetConfig+0x104>)
 8005ea6:	4293      	cmp	r3, r2
 8005ea8:	d003      	beq.n	8005eb2 <TIM_OC1_SetConfig+0xb2>
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	4a16      	ldr	r2, [pc, #88]	; (8005f08 <TIM_OC1_SetConfig+0x108>)
 8005eae:	4293      	cmp	r3, r2
 8005eb0:	d111      	bne.n	8005ed6 <TIM_OC1_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005eb2:	693b      	ldr	r3, [r7, #16]
 8005eb4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005eb8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005eba:	693b      	ldr	r3, [r7, #16]
 8005ebc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005ec0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005ec2:	683b      	ldr	r3, [r7, #0]
 8005ec4:	695b      	ldr	r3, [r3, #20]
 8005ec6:	693a      	ldr	r2, [r7, #16]
 8005ec8:	4313      	orrs	r3, r2
 8005eca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005ecc:	683b      	ldr	r3, [r7, #0]
 8005ece:	699b      	ldr	r3, [r3, #24]
 8005ed0:	693a      	ldr	r2, [r7, #16]
 8005ed2:	4313      	orrs	r3, r2
 8005ed4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	693a      	ldr	r2, [r7, #16]
 8005eda:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	68fa      	ldr	r2, [r7, #12]
 8005ee0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005ee2:	683b      	ldr	r3, [r7, #0]
 8005ee4:	685a      	ldr	r2, [r3, #4]
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	697a      	ldr	r2, [r7, #20]
 8005eee:	621a      	str	r2, [r3, #32]
}
 8005ef0:	bf00      	nop
 8005ef2:	371c      	adds	r7, #28
 8005ef4:	46bd      	mov	sp, r7
 8005ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005efa:	4770      	bx	lr
 8005efc:	40012c00 	.word	0x40012c00
 8005f00:	40014000 	.word	0x40014000
 8005f04:	40014400 	.word	0x40014400
 8005f08:	40014800 	.word	0x40014800

08005f0c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005f0c:	b480      	push	{r7}
 8005f0e:	b087      	sub	sp, #28
 8005f10:	af00      	add	r7, sp, #0
 8005f12:	6078      	str	r0, [r7, #4]
 8005f14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	6a1b      	ldr	r3, [r3, #32]
 8005f1a:	f023 0210 	bic.w	r2, r3, #16
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	6a1b      	ldr	r3, [r3, #32]
 8005f26:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	685b      	ldr	r3, [r3, #4]
 8005f2c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	699b      	ldr	r3, [r3, #24]
 8005f32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005f3a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005f3e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005f46:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005f48:	683b      	ldr	r3, [r7, #0]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	021b      	lsls	r3, r3, #8
 8005f4e:	68fa      	ldr	r2, [r7, #12]
 8005f50:	4313      	orrs	r3, r2
 8005f52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005f54:	697b      	ldr	r3, [r7, #20]
 8005f56:	f023 0320 	bic.w	r3, r3, #32
 8005f5a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005f5c:	683b      	ldr	r3, [r7, #0]
 8005f5e:	689b      	ldr	r3, [r3, #8]
 8005f60:	011b      	lsls	r3, r3, #4
 8005f62:	697a      	ldr	r2, [r7, #20]
 8005f64:	4313      	orrs	r3, r2
 8005f66:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	4a24      	ldr	r2, [pc, #144]	; (8005ffc <TIM_OC2_SetConfig+0xf0>)
 8005f6c:	4293      	cmp	r3, r2
 8005f6e:	d10d      	bne.n	8005f8c <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005f70:	697b      	ldr	r3, [r7, #20]
 8005f72:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005f76:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005f78:	683b      	ldr	r3, [r7, #0]
 8005f7a:	68db      	ldr	r3, [r3, #12]
 8005f7c:	011b      	lsls	r3, r3, #4
 8005f7e:	697a      	ldr	r2, [r7, #20]
 8005f80:	4313      	orrs	r3, r2
 8005f82:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005f84:	697b      	ldr	r3, [r7, #20]
 8005f86:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005f8a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	4a1b      	ldr	r2, [pc, #108]	; (8005ffc <TIM_OC2_SetConfig+0xf0>)
 8005f90:	4293      	cmp	r3, r2
 8005f92:	d00b      	beq.n	8005fac <TIM_OC2_SetConfig+0xa0>
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	4a1a      	ldr	r2, [pc, #104]	; (8006000 <TIM_OC2_SetConfig+0xf4>)
 8005f98:	4293      	cmp	r3, r2
 8005f9a:	d007      	beq.n	8005fac <TIM_OC2_SetConfig+0xa0>
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	4a19      	ldr	r2, [pc, #100]	; (8006004 <TIM_OC2_SetConfig+0xf8>)
 8005fa0:	4293      	cmp	r3, r2
 8005fa2:	d003      	beq.n	8005fac <TIM_OC2_SetConfig+0xa0>
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	4a18      	ldr	r2, [pc, #96]	; (8006008 <TIM_OC2_SetConfig+0xfc>)
 8005fa8:	4293      	cmp	r3, r2
 8005faa:	d113      	bne.n	8005fd4 <TIM_OC2_SetConfig+0xc8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005fac:	693b      	ldr	r3, [r7, #16]
 8005fae:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005fb2:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005fb4:	693b      	ldr	r3, [r7, #16]
 8005fb6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005fba:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005fbc:	683b      	ldr	r3, [r7, #0]
 8005fbe:	695b      	ldr	r3, [r3, #20]
 8005fc0:	009b      	lsls	r3, r3, #2
 8005fc2:	693a      	ldr	r2, [r7, #16]
 8005fc4:	4313      	orrs	r3, r2
 8005fc6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005fc8:	683b      	ldr	r3, [r7, #0]
 8005fca:	699b      	ldr	r3, [r3, #24]
 8005fcc:	009b      	lsls	r3, r3, #2
 8005fce:	693a      	ldr	r2, [r7, #16]
 8005fd0:	4313      	orrs	r3, r2
 8005fd2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	693a      	ldr	r2, [r7, #16]
 8005fd8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	68fa      	ldr	r2, [r7, #12]
 8005fde:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005fe0:	683b      	ldr	r3, [r7, #0]
 8005fe2:	685a      	ldr	r2, [r3, #4]
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	697a      	ldr	r2, [r7, #20]
 8005fec:	621a      	str	r2, [r3, #32]
}
 8005fee:	bf00      	nop
 8005ff0:	371c      	adds	r7, #28
 8005ff2:	46bd      	mov	sp, r7
 8005ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff8:	4770      	bx	lr
 8005ffa:	bf00      	nop
 8005ffc:	40012c00 	.word	0x40012c00
 8006000:	40014000 	.word	0x40014000
 8006004:	40014400 	.word	0x40014400
 8006008:	40014800 	.word	0x40014800

0800600c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800600c:	b480      	push	{r7}
 800600e:	b087      	sub	sp, #28
 8006010:	af00      	add	r7, sp, #0
 8006012:	6078      	str	r0, [r7, #4]
 8006014:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	6a1b      	ldr	r3, [r3, #32]
 800601a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	6a1b      	ldr	r3, [r3, #32]
 8006026:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	685b      	ldr	r3, [r3, #4]
 800602c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	69db      	ldr	r3, [r3, #28]
 8006032:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800603a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800603e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	f023 0303 	bic.w	r3, r3, #3
 8006046:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006048:	683b      	ldr	r3, [r7, #0]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	68fa      	ldr	r2, [r7, #12]
 800604e:	4313      	orrs	r3, r2
 8006050:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006052:	697b      	ldr	r3, [r7, #20]
 8006054:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006058:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800605a:	683b      	ldr	r3, [r7, #0]
 800605c:	689b      	ldr	r3, [r3, #8]
 800605e:	021b      	lsls	r3, r3, #8
 8006060:	697a      	ldr	r2, [r7, #20]
 8006062:	4313      	orrs	r3, r2
 8006064:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	4a23      	ldr	r2, [pc, #140]	; (80060f8 <TIM_OC3_SetConfig+0xec>)
 800606a:	4293      	cmp	r3, r2
 800606c:	d10d      	bne.n	800608a <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800606e:	697b      	ldr	r3, [r7, #20]
 8006070:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006074:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006076:	683b      	ldr	r3, [r7, #0]
 8006078:	68db      	ldr	r3, [r3, #12]
 800607a:	021b      	lsls	r3, r3, #8
 800607c:	697a      	ldr	r2, [r7, #20]
 800607e:	4313      	orrs	r3, r2
 8006080:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006082:	697b      	ldr	r3, [r7, #20]
 8006084:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006088:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	4a1a      	ldr	r2, [pc, #104]	; (80060f8 <TIM_OC3_SetConfig+0xec>)
 800608e:	4293      	cmp	r3, r2
 8006090:	d00b      	beq.n	80060aa <TIM_OC3_SetConfig+0x9e>
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	4a19      	ldr	r2, [pc, #100]	; (80060fc <TIM_OC3_SetConfig+0xf0>)
 8006096:	4293      	cmp	r3, r2
 8006098:	d007      	beq.n	80060aa <TIM_OC3_SetConfig+0x9e>
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	4a18      	ldr	r2, [pc, #96]	; (8006100 <TIM_OC3_SetConfig+0xf4>)
 800609e:	4293      	cmp	r3, r2
 80060a0:	d003      	beq.n	80060aa <TIM_OC3_SetConfig+0x9e>
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	4a17      	ldr	r2, [pc, #92]	; (8006104 <TIM_OC3_SetConfig+0xf8>)
 80060a6:	4293      	cmp	r3, r2
 80060a8:	d113      	bne.n	80060d2 <TIM_OC3_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80060aa:	693b      	ldr	r3, [r7, #16]
 80060ac:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80060b0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80060b2:	693b      	ldr	r3, [r7, #16]
 80060b4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80060b8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80060ba:	683b      	ldr	r3, [r7, #0]
 80060bc:	695b      	ldr	r3, [r3, #20]
 80060be:	011b      	lsls	r3, r3, #4
 80060c0:	693a      	ldr	r2, [r7, #16]
 80060c2:	4313      	orrs	r3, r2
 80060c4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80060c6:	683b      	ldr	r3, [r7, #0]
 80060c8:	699b      	ldr	r3, [r3, #24]
 80060ca:	011b      	lsls	r3, r3, #4
 80060cc:	693a      	ldr	r2, [r7, #16]
 80060ce:	4313      	orrs	r3, r2
 80060d0:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	693a      	ldr	r2, [r7, #16]
 80060d6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	68fa      	ldr	r2, [r7, #12]
 80060dc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80060de:	683b      	ldr	r3, [r7, #0]
 80060e0:	685a      	ldr	r2, [r3, #4]
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	697a      	ldr	r2, [r7, #20]
 80060ea:	621a      	str	r2, [r3, #32]
}
 80060ec:	bf00      	nop
 80060ee:	371c      	adds	r7, #28
 80060f0:	46bd      	mov	sp, r7
 80060f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f6:	4770      	bx	lr
 80060f8:	40012c00 	.word	0x40012c00
 80060fc:	40014000 	.word	0x40014000
 8006100:	40014400 	.word	0x40014400
 8006104:	40014800 	.word	0x40014800

08006108 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006108:	b480      	push	{r7}
 800610a:	b087      	sub	sp, #28
 800610c:	af00      	add	r7, sp, #0
 800610e:	6078      	str	r0, [r7, #4]
 8006110:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	6a1b      	ldr	r3, [r3, #32]
 8006116:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	6a1b      	ldr	r3, [r3, #32]
 8006122:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	685b      	ldr	r3, [r3, #4]
 8006128:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	69db      	ldr	r3, [r3, #28]
 800612e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006136:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800613a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006142:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006144:	683b      	ldr	r3, [r7, #0]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	021b      	lsls	r3, r3, #8
 800614a:	68fa      	ldr	r2, [r7, #12]
 800614c:	4313      	orrs	r3, r2
 800614e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006150:	693b      	ldr	r3, [r7, #16]
 8006152:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006156:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006158:	683b      	ldr	r3, [r7, #0]
 800615a:	689b      	ldr	r3, [r3, #8]
 800615c:	031b      	lsls	r3, r3, #12
 800615e:	693a      	ldr	r2, [r7, #16]
 8006160:	4313      	orrs	r3, r2
 8006162:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	4a16      	ldr	r2, [pc, #88]	; (80061c0 <TIM_OC4_SetConfig+0xb8>)
 8006168:	4293      	cmp	r3, r2
 800616a:	d00b      	beq.n	8006184 <TIM_OC4_SetConfig+0x7c>
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	4a15      	ldr	r2, [pc, #84]	; (80061c4 <TIM_OC4_SetConfig+0xbc>)
 8006170:	4293      	cmp	r3, r2
 8006172:	d007      	beq.n	8006184 <TIM_OC4_SetConfig+0x7c>
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	4a14      	ldr	r2, [pc, #80]	; (80061c8 <TIM_OC4_SetConfig+0xc0>)
 8006178:	4293      	cmp	r3, r2
 800617a:	d003      	beq.n	8006184 <TIM_OC4_SetConfig+0x7c>
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	4a13      	ldr	r2, [pc, #76]	; (80061cc <TIM_OC4_SetConfig+0xc4>)
 8006180:	4293      	cmp	r3, r2
 8006182:	d109      	bne.n	8006198 <TIM_OC4_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006184:	697b      	ldr	r3, [r7, #20]
 8006186:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800618a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800618c:	683b      	ldr	r3, [r7, #0]
 800618e:	695b      	ldr	r3, [r3, #20]
 8006190:	019b      	lsls	r3, r3, #6
 8006192:	697a      	ldr	r2, [r7, #20]
 8006194:	4313      	orrs	r3, r2
 8006196:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	697a      	ldr	r2, [r7, #20]
 800619c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	68fa      	ldr	r2, [r7, #12]
 80061a2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80061a4:	683b      	ldr	r3, [r7, #0]
 80061a6:	685a      	ldr	r2, [r3, #4]
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	693a      	ldr	r2, [r7, #16]
 80061b0:	621a      	str	r2, [r3, #32]
}
 80061b2:	bf00      	nop
 80061b4:	371c      	adds	r7, #28
 80061b6:	46bd      	mov	sp, r7
 80061b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061bc:	4770      	bx	lr
 80061be:	bf00      	nop
 80061c0:	40012c00 	.word	0x40012c00
 80061c4:	40014000 	.word	0x40014000
 80061c8:	40014400 	.word	0x40014400
 80061cc:	40014800 	.word	0x40014800

080061d0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80061d0:	b480      	push	{r7}
 80061d2:	b087      	sub	sp, #28
 80061d4:	af00      	add	r7, sp, #0
 80061d6:	6078      	str	r0, [r7, #4]
 80061d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	6a1b      	ldr	r3, [r3, #32]
 80061de:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	6a1b      	ldr	r3, [r3, #32]
 80061ea:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	685b      	ldr	r3, [r3, #4]
 80061f0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80061f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80061fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006202:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006204:	683b      	ldr	r3, [r7, #0]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	68fa      	ldr	r2, [r7, #12]
 800620a:	4313      	orrs	r3, r2
 800620c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800620e:	693b      	ldr	r3, [r7, #16]
 8006210:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8006214:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006216:	683b      	ldr	r3, [r7, #0]
 8006218:	689b      	ldr	r3, [r3, #8]
 800621a:	041b      	lsls	r3, r3, #16
 800621c:	693a      	ldr	r2, [r7, #16]
 800621e:	4313      	orrs	r3, r2
 8006220:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	4a15      	ldr	r2, [pc, #84]	; (800627c <TIM_OC5_SetConfig+0xac>)
 8006226:	4293      	cmp	r3, r2
 8006228:	d00b      	beq.n	8006242 <TIM_OC5_SetConfig+0x72>
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	4a14      	ldr	r2, [pc, #80]	; (8006280 <TIM_OC5_SetConfig+0xb0>)
 800622e:	4293      	cmp	r3, r2
 8006230:	d007      	beq.n	8006242 <TIM_OC5_SetConfig+0x72>
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	4a13      	ldr	r2, [pc, #76]	; (8006284 <TIM_OC5_SetConfig+0xb4>)
 8006236:	4293      	cmp	r3, r2
 8006238:	d003      	beq.n	8006242 <TIM_OC5_SetConfig+0x72>
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	4a12      	ldr	r2, [pc, #72]	; (8006288 <TIM_OC5_SetConfig+0xb8>)
 800623e:	4293      	cmp	r3, r2
 8006240:	d109      	bne.n	8006256 <TIM_OC5_SetConfig+0x86>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006242:	697b      	ldr	r3, [r7, #20]
 8006244:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006248:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800624a:	683b      	ldr	r3, [r7, #0]
 800624c:	695b      	ldr	r3, [r3, #20]
 800624e:	021b      	lsls	r3, r3, #8
 8006250:	697a      	ldr	r2, [r7, #20]
 8006252:	4313      	orrs	r3, r2
 8006254:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	697a      	ldr	r2, [r7, #20]
 800625a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	68fa      	ldr	r2, [r7, #12]
 8006260:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006262:	683b      	ldr	r3, [r7, #0]
 8006264:	685a      	ldr	r2, [r3, #4]
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	693a      	ldr	r2, [r7, #16]
 800626e:	621a      	str	r2, [r3, #32]
}
 8006270:	bf00      	nop
 8006272:	371c      	adds	r7, #28
 8006274:	46bd      	mov	sp, r7
 8006276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800627a:	4770      	bx	lr
 800627c:	40012c00 	.word	0x40012c00
 8006280:	40014000 	.word	0x40014000
 8006284:	40014400 	.word	0x40014400
 8006288:	40014800 	.word	0x40014800

0800628c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800628c:	b480      	push	{r7}
 800628e:	b087      	sub	sp, #28
 8006290:	af00      	add	r7, sp, #0
 8006292:	6078      	str	r0, [r7, #4]
 8006294:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	6a1b      	ldr	r3, [r3, #32]
 800629a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	6a1b      	ldr	r3, [r3, #32]
 80062a6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	685b      	ldr	r3, [r3, #4]
 80062ac:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80062b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80062ba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80062be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80062c0:	683b      	ldr	r3, [r7, #0]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	021b      	lsls	r3, r3, #8
 80062c6:	68fa      	ldr	r2, [r7, #12]
 80062c8:	4313      	orrs	r3, r2
 80062ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80062cc:	693b      	ldr	r3, [r7, #16]
 80062ce:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80062d2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80062d4:	683b      	ldr	r3, [r7, #0]
 80062d6:	689b      	ldr	r3, [r3, #8]
 80062d8:	051b      	lsls	r3, r3, #20
 80062da:	693a      	ldr	r2, [r7, #16]
 80062dc:	4313      	orrs	r3, r2
 80062de:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	4a16      	ldr	r2, [pc, #88]	; (800633c <TIM_OC6_SetConfig+0xb0>)
 80062e4:	4293      	cmp	r3, r2
 80062e6:	d00b      	beq.n	8006300 <TIM_OC6_SetConfig+0x74>
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	4a15      	ldr	r2, [pc, #84]	; (8006340 <TIM_OC6_SetConfig+0xb4>)
 80062ec:	4293      	cmp	r3, r2
 80062ee:	d007      	beq.n	8006300 <TIM_OC6_SetConfig+0x74>
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	4a14      	ldr	r2, [pc, #80]	; (8006344 <TIM_OC6_SetConfig+0xb8>)
 80062f4:	4293      	cmp	r3, r2
 80062f6:	d003      	beq.n	8006300 <TIM_OC6_SetConfig+0x74>
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	4a13      	ldr	r2, [pc, #76]	; (8006348 <TIM_OC6_SetConfig+0xbc>)
 80062fc:	4293      	cmp	r3, r2
 80062fe:	d109      	bne.n	8006314 <TIM_OC6_SetConfig+0x88>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006300:	697b      	ldr	r3, [r7, #20]
 8006302:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006306:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006308:	683b      	ldr	r3, [r7, #0]
 800630a:	695b      	ldr	r3, [r3, #20]
 800630c:	029b      	lsls	r3, r3, #10
 800630e:	697a      	ldr	r2, [r7, #20]
 8006310:	4313      	orrs	r3, r2
 8006312:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	697a      	ldr	r2, [r7, #20]
 8006318:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	68fa      	ldr	r2, [r7, #12]
 800631e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006320:	683b      	ldr	r3, [r7, #0]
 8006322:	685a      	ldr	r2, [r3, #4]
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	693a      	ldr	r2, [r7, #16]
 800632c:	621a      	str	r2, [r3, #32]
}
 800632e:	bf00      	nop
 8006330:	371c      	adds	r7, #28
 8006332:	46bd      	mov	sp, r7
 8006334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006338:	4770      	bx	lr
 800633a:	bf00      	nop
 800633c:	40012c00 	.word	0x40012c00
 8006340:	40014000 	.word	0x40014000
 8006344:	40014400 	.word	0x40014400
 8006348:	40014800 	.word	0x40014800

0800634c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800634c:	b480      	push	{r7}
 800634e:	b087      	sub	sp, #28
 8006350:	af00      	add	r7, sp, #0
 8006352:	60f8      	str	r0, [r7, #12]
 8006354:	60b9      	str	r1, [r7, #8]
 8006356:	607a      	str	r2, [r7, #4]
 8006358:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	6a1b      	ldr	r3, [r3, #32]
 800635e:	f023 0201 	bic.w	r2, r3, #1
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	699b      	ldr	r3, [r3, #24]
 800636a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	6a1b      	ldr	r3, [r3, #32]
 8006370:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	4a1e      	ldr	r2, [pc, #120]	; (80063f0 <TIM_TI1_SetConfig+0xa4>)
 8006376:	4293      	cmp	r3, r2
 8006378:	d007      	beq.n	800638a <TIM_TI1_SetConfig+0x3e>
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006380:	d003      	beq.n	800638a <TIM_TI1_SetConfig+0x3e>
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	4a1b      	ldr	r2, [pc, #108]	; (80063f4 <TIM_TI1_SetConfig+0xa8>)
 8006386:	4293      	cmp	r3, r2
 8006388:	d101      	bne.n	800638e <TIM_TI1_SetConfig+0x42>
 800638a:	2301      	movs	r3, #1
 800638c:	e000      	b.n	8006390 <TIM_TI1_SetConfig+0x44>
 800638e:	2300      	movs	r3, #0
 8006390:	2b00      	cmp	r3, #0
 8006392:	d008      	beq.n	80063a6 <TIM_TI1_SetConfig+0x5a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8006394:	697b      	ldr	r3, [r7, #20]
 8006396:	f023 0303 	bic.w	r3, r3, #3
 800639a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800639c:	697a      	ldr	r2, [r7, #20]
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	4313      	orrs	r3, r2
 80063a2:	617b      	str	r3, [r7, #20]
 80063a4:	e003      	b.n	80063ae <TIM_TI1_SetConfig+0x62>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80063a6:	697b      	ldr	r3, [r7, #20]
 80063a8:	f043 0301 	orr.w	r3, r3, #1
 80063ac:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80063ae:	697b      	ldr	r3, [r7, #20]
 80063b0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80063b4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80063b6:	683b      	ldr	r3, [r7, #0]
 80063b8:	011b      	lsls	r3, r3, #4
 80063ba:	b2db      	uxtb	r3, r3
 80063bc:	697a      	ldr	r2, [r7, #20]
 80063be:	4313      	orrs	r3, r2
 80063c0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80063c2:	693b      	ldr	r3, [r7, #16]
 80063c4:	f023 030a 	bic.w	r3, r3, #10
 80063c8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80063ca:	68bb      	ldr	r3, [r7, #8]
 80063cc:	f003 030a 	and.w	r3, r3, #10
 80063d0:	693a      	ldr	r2, [r7, #16]
 80063d2:	4313      	orrs	r3, r2
 80063d4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	697a      	ldr	r2, [r7, #20]
 80063da:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	693a      	ldr	r2, [r7, #16]
 80063e0:	621a      	str	r2, [r3, #32]
}
 80063e2:	bf00      	nop
 80063e4:	371c      	adds	r7, #28
 80063e6:	46bd      	mov	sp, r7
 80063e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ec:	4770      	bx	lr
 80063ee:	bf00      	nop
 80063f0:	40012c00 	.word	0x40012c00
 80063f4:	40014000 	.word	0x40014000

080063f8 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80063f8:	b480      	push	{r7}
 80063fa:	b087      	sub	sp, #28
 80063fc:	af00      	add	r7, sp, #0
 80063fe:	60f8      	str	r0, [r7, #12]
 8006400:	60b9      	str	r1, [r7, #8]
 8006402:	607a      	str	r2, [r7, #4]
 8006404:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	6a1b      	ldr	r3, [r3, #32]
 800640a:	f023 0210 	bic.w	r2, r3, #16
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	699b      	ldr	r3, [r3, #24]
 8006416:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	6a1b      	ldr	r3, [r3, #32]
 800641c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800641e:	697b      	ldr	r3, [r7, #20]
 8006420:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006424:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	021b      	lsls	r3, r3, #8
 800642a:	697a      	ldr	r2, [r7, #20]
 800642c:	4313      	orrs	r3, r2
 800642e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006430:	697b      	ldr	r3, [r7, #20]
 8006432:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006436:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8006438:	683b      	ldr	r3, [r7, #0]
 800643a:	031b      	lsls	r3, r3, #12
 800643c:	b29b      	uxth	r3, r3
 800643e:	697a      	ldr	r2, [r7, #20]
 8006440:	4313      	orrs	r3, r2
 8006442:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006444:	693b      	ldr	r3, [r7, #16]
 8006446:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800644a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800644c:	68bb      	ldr	r3, [r7, #8]
 800644e:	011b      	lsls	r3, r3, #4
 8006450:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8006454:	693a      	ldr	r2, [r7, #16]
 8006456:	4313      	orrs	r3, r2
 8006458:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	697a      	ldr	r2, [r7, #20]
 800645e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	693a      	ldr	r2, [r7, #16]
 8006464:	621a      	str	r2, [r3, #32]
}
 8006466:	bf00      	nop
 8006468:	371c      	adds	r7, #28
 800646a:	46bd      	mov	sp, r7
 800646c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006470:	4770      	bx	lr

08006472 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006472:	b480      	push	{r7}
 8006474:	b087      	sub	sp, #28
 8006476:	af00      	add	r7, sp, #0
 8006478:	60f8      	str	r0, [r7, #12]
 800647a:	60b9      	str	r1, [r7, #8]
 800647c:	607a      	str	r2, [r7, #4]
 800647e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	6a1b      	ldr	r3, [r3, #32]
 8006484:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	69db      	ldr	r3, [r3, #28]
 8006490:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	6a1b      	ldr	r3, [r3, #32]
 8006496:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8006498:	697b      	ldr	r3, [r7, #20]
 800649a:	f023 0303 	bic.w	r3, r3, #3
 800649e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80064a0:	697a      	ldr	r2, [r7, #20]
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	4313      	orrs	r3, r2
 80064a6:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80064a8:	697b      	ldr	r3, [r7, #20]
 80064aa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80064ae:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80064b0:	683b      	ldr	r3, [r7, #0]
 80064b2:	011b      	lsls	r3, r3, #4
 80064b4:	b2db      	uxtb	r3, r3
 80064b6:	697a      	ldr	r2, [r7, #20]
 80064b8:	4313      	orrs	r3, r2
 80064ba:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80064bc:	693b      	ldr	r3, [r7, #16]
 80064be:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 80064c2:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80064c4:	68bb      	ldr	r3, [r7, #8]
 80064c6:	021b      	lsls	r3, r3, #8
 80064c8:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 80064cc:	693a      	ldr	r2, [r7, #16]
 80064ce:	4313      	orrs	r3, r2
 80064d0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	697a      	ldr	r2, [r7, #20]
 80064d6:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	693a      	ldr	r2, [r7, #16]
 80064dc:	621a      	str	r2, [r3, #32]
}
 80064de:	bf00      	nop
 80064e0:	371c      	adds	r7, #28
 80064e2:	46bd      	mov	sp, r7
 80064e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e8:	4770      	bx	lr

080064ea <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80064ea:	b480      	push	{r7}
 80064ec:	b087      	sub	sp, #28
 80064ee:	af00      	add	r7, sp, #0
 80064f0:	60f8      	str	r0, [r7, #12]
 80064f2:	60b9      	str	r1, [r7, #8]
 80064f4:	607a      	str	r2, [r7, #4]
 80064f6:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	6a1b      	ldr	r3, [r3, #32]
 80064fc:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	69db      	ldr	r3, [r3, #28]
 8006508:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	6a1b      	ldr	r3, [r3, #32]
 800650e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8006510:	697b      	ldr	r3, [r7, #20]
 8006512:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006516:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	021b      	lsls	r3, r3, #8
 800651c:	697a      	ldr	r2, [r7, #20]
 800651e:	4313      	orrs	r3, r2
 8006520:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8006522:	697b      	ldr	r3, [r7, #20]
 8006524:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006528:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800652a:	683b      	ldr	r3, [r7, #0]
 800652c:	031b      	lsls	r3, r3, #12
 800652e:	b29b      	uxth	r3, r3
 8006530:	697a      	ldr	r2, [r7, #20]
 8006532:	4313      	orrs	r3, r2
 8006534:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8006536:	693b      	ldr	r3, [r7, #16]
 8006538:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800653c:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800653e:	68bb      	ldr	r3, [r7, #8]
 8006540:	031b      	lsls	r3, r3, #12
 8006542:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8006546:	693a      	ldr	r2, [r7, #16]
 8006548:	4313      	orrs	r3, r2
 800654a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	697a      	ldr	r2, [r7, #20]
 8006550:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	693a      	ldr	r2, [r7, #16]
 8006556:	621a      	str	r2, [r3, #32]
}
 8006558:	bf00      	nop
 800655a:	371c      	adds	r7, #28
 800655c:	46bd      	mov	sp, r7
 800655e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006562:	4770      	bx	lr

08006564 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006564:	b480      	push	{r7}
 8006566:	b087      	sub	sp, #28
 8006568:	af00      	add	r7, sp, #0
 800656a:	60f8      	str	r0, [r7, #12]
 800656c:	60b9      	str	r1, [r7, #8]
 800656e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006570:	68bb      	ldr	r3, [r7, #8]
 8006572:	f003 031f 	and.w	r3, r3, #31
 8006576:	2201      	movs	r2, #1
 8006578:	fa02 f303 	lsl.w	r3, r2, r3
 800657c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	6a1a      	ldr	r2, [r3, #32]
 8006582:	697b      	ldr	r3, [r7, #20]
 8006584:	43db      	mvns	r3, r3
 8006586:	401a      	ands	r2, r3
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	6a1a      	ldr	r2, [r3, #32]
 8006590:	68bb      	ldr	r3, [r7, #8]
 8006592:	f003 031f 	and.w	r3, r3, #31
 8006596:	6879      	ldr	r1, [r7, #4]
 8006598:	fa01 f303 	lsl.w	r3, r1, r3
 800659c:	431a      	orrs	r2, r3
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	621a      	str	r2, [r3, #32]
}
 80065a2:	bf00      	nop
 80065a4:	371c      	adds	r7, #28
 80065a6:	46bd      	mov	sp, r7
 80065a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ac:	4770      	bx	lr
	...

080065b0 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80065b0:	b580      	push	{r7, lr}
 80065b2:	b084      	sub	sp, #16
 80065b4:	af00      	add	r7, sp, #0
 80065b6:	6078      	str	r0, [r7, #4]
 80065b8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80065ba:	683b      	ldr	r3, [r7, #0]
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d109      	bne.n	80065d4 <HAL_TIMEx_PWMN_Start+0x24>
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80065c6:	b2db      	uxtb	r3, r3
 80065c8:	2b01      	cmp	r3, #1
 80065ca:	bf14      	ite	ne
 80065cc:	2301      	movne	r3, #1
 80065ce:	2300      	moveq	r3, #0
 80065d0:	b2db      	uxtb	r3, r3
 80065d2:	e022      	b.n	800661a <HAL_TIMEx_PWMN_Start+0x6a>
 80065d4:	683b      	ldr	r3, [r7, #0]
 80065d6:	2b04      	cmp	r3, #4
 80065d8:	d109      	bne.n	80065ee <HAL_TIMEx_PWMN_Start+0x3e>
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80065e0:	b2db      	uxtb	r3, r3
 80065e2:	2b01      	cmp	r3, #1
 80065e4:	bf14      	ite	ne
 80065e6:	2301      	movne	r3, #1
 80065e8:	2300      	moveq	r3, #0
 80065ea:	b2db      	uxtb	r3, r3
 80065ec:	e015      	b.n	800661a <HAL_TIMEx_PWMN_Start+0x6a>
 80065ee:	683b      	ldr	r3, [r7, #0]
 80065f0:	2b08      	cmp	r3, #8
 80065f2:	d109      	bne.n	8006608 <HAL_TIMEx_PWMN_Start+0x58>
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 80065fa:	b2db      	uxtb	r3, r3
 80065fc:	2b01      	cmp	r3, #1
 80065fe:	bf14      	ite	ne
 8006600:	2301      	movne	r3, #1
 8006602:	2300      	moveq	r3, #0
 8006604:	b2db      	uxtb	r3, r3
 8006606:	e008      	b.n	800661a <HAL_TIMEx_PWMN_Start+0x6a>
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800660e:	b2db      	uxtb	r3, r3
 8006610:	2b01      	cmp	r3, #1
 8006612:	bf14      	ite	ne
 8006614:	2301      	movne	r3, #1
 8006616:	2300      	moveq	r3, #0
 8006618:	b2db      	uxtb	r3, r3
 800661a:	2b00      	cmp	r3, #0
 800661c:	d001      	beq.n	8006622 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 800661e:	2301      	movs	r3, #1
 8006620:	e05a      	b.n	80066d8 <HAL_TIMEx_PWMN_Start+0x128>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006622:	683b      	ldr	r3, [r7, #0]
 8006624:	2b00      	cmp	r3, #0
 8006626:	d104      	bne.n	8006632 <HAL_TIMEx_PWMN_Start+0x82>
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	2202      	movs	r2, #2
 800662c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006630:	e013      	b.n	800665a <HAL_TIMEx_PWMN_Start+0xaa>
 8006632:	683b      	ldr	r3, [r7, #0]
 8006634:	2b04      	cmp	r3, #4
 8006636:	d104      	bne.n	8006642 <HAL_TIMEx_PWMN_Start+0x92>
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	2202      	movs	r2, #2
 800663c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006640:	e00b      	b.n	800665a <HAL_TIMEx_PWMN_Start+0xaa>
 8006642:	683b      	ldr	r3, [r7, #0]
 8006644:	2b08      	cmp	r3, #8
 8006646:	d104      	bne.n	8006652 <HAL_TIMEx_PWMN_Start+0xa2>
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	2202      	movs	r2, #2
 800664c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006650:	e003      	b.n	800665a <HAL_TIMEx_PWMN_Start+0xaa>
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	2202      	movs	r2, #2
 8006656:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	2204      	movs	r2, #4
 8006660:	6839      	ldr	r1, [r7, #0]
 8006662:	4618      	mov	r0, r3
 8006664:	f000 f920 	bl	80068a8 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006676:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	4a18      	ldr	r2, [pc, #96]	; (80066e0 <HAL_TIMEx_PWMN_Start+0x130>)
 800667e:	4293      	cmp	r3, r2
 8006680:	d009      	beq.n	8006696 <HAL_TIMEx_PWMN_Start+0xe6>
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800668a:	d004      	beq.n	8006696 <HAL_TIMEx_PWMN_Start+0xe6>
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	4a14      	ldr	r2, [pc, #80]	; (80066e4 <HAL_TIMEx_PWMN_Start+0x134>)
 8006692:	4293      	cmp	r3, r2
 8006694:	d115      	bne.n	80066c2 <HAL_TIMEx_PWMN_Start+0x112>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	689a      	ldr	r2, [r3, #8]
 800669c:	4b12      	ldr	r3, [pc, #72]	; (80066e8 <HAL_TIMEx_PWMN_Start+0x138>)
 800669e:	4013      	ands	r3, r2
 80066a0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	2b06      	cmp	r3, #6
 80066a6:	d015      	beq.n	80066d4 <HAL_TIMEx_PWMN_Start+0x124>
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80066ae:	d011      	beq.n	80066d4 <HAL_TIMEx_PWMN_Start+0x124>
    {
      __HAL_TIM_ENABLE(htim);
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	681a      	ldr	r2, [r3, #0]
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	f042 0201 	orr.w	r2, r2, #1
 80066be:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80066c0:	e008      	b.n	80066d4 <HAL_TIMEx_PWMN_Start+0x124>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	681a      	ldr	r2, [r3, #0]
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	f042 0201 	orr.w	r2, r2, #1
 80066d0:	601a      	str	r2, [r3, #0]
 80066d2:	e000      	b.n	80066d6 <HAL_TIMEx_PWMN_Start+0x126>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80066d4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80066d6:	2300      	movs	r3, #0
}
 80066d8:	4618      	mov	r0, r3
 80066da:	3710      	adds	r7, #16
 80066dc:	46bd      	mov	sp, r7
 80066de:	bd80      	pop	{r7, pc}
 80066e0:	40012c00 	.word	0x40012c00
 80066e4:	40014000 	.word	0x40014000
 80066e8:	00010007 	.word	0x00010007

080066ec <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80066ec:	b480      	push	{r7}
 80066ee:	b085      	sub	sp, #20
 80066f0:	af00      	add	r7, sp, #0
 80066f2:	6078      	str	r0, [r7, #4]
 80066f4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80066fc:	2b01      	cmp	r3, #1
 80066fe:	d101      	bne.n	8006704 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006700:	2302      	movs	r3, #2
 8006702:	e04f      	b.n	80067a4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	2201      	movs	r2, #1
 8006708:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	2202      	movs	r2, #2
 8006710:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	685b      	ldr	r3, [r3, #4]
 800671a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	689b      	ldr	r3, [r3, #8]
 8006722:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	4a21      	ldr	r2, [pc, #132]	; (80067b0 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800672a:	4293      	cmp	r3, r2
 800672c:	d108      	bne.n	8006740 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006734:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006736:	683b      	ldr	r3, [r7, #0]
 8006738:	685b      	ldr	r3, [r3, #4]
 800673a:	68fa      	ldr	r2, [r7, #12]
 800673c:	4313      	orrs	r3, r2
 800673e:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006746:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006748:	683b      	ldr	r3, [r7, #0]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	68fa      	ldr	r2, [r7, #12]
 800674e:	4313      	orrs	r3, r2
 8006750:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	68fa      	ldr	r2, [r7, #12]
 8006758:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	4a14      	ldr	r2, [pc, #80]	; (80067b0 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8006760:	4293      	cmp	r3, r2
 8006762:	d009      	beq.n	8006778 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800676c:	d004      	beq.n	8006778 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	4a10      	ldr	r2, [pc, #64]	; (80067b4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006774:	4293      	cmp	r3, r2
 8006776:	d10c      	bne.n	8006792 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006778:	68bb      	ldr	r3, [r7, #8]
 800677a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800677e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006780:	683b      	ldr	r3, [r7, #0]
 8006782:	689b      	ldr	r3, [r3, #8]
 8006784:	68ba      	ldr	r2, [r7, #8]
 8006786:	4313      	orrs	r3, r2
 8006788:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	68ba      	ldr	r2, [r7, #8]
 8006790:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	2201      	movs	r2, #1
 8006796:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	2200      	movs	r2, #0
 800679e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80067a2:	2300      	movs	r3, #0
}
 80067a4:	4618      	mov	r0, r3
 80067a6:	3714      	adds	r7, #20
 80067a8:	46bd      	mov	sp, r7
 80067aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ae:	4770      	bx	lr
 80067b0:	40012c00 	.word	0x40012c00
 80067b4:	40014000 	.word	0x40014000

080067b8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80067b8:	b480      	push	{r7}
 80067ba:	b085      	sub	sp, #20
 80067bc:	af00      	add	r7, sp, #0
 80067be:	6078      	str	r0, [r7, #4]
 80067c0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80067c2:	2300      	movs	r3, #0
 80067c4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
#endif /* TIM_BDTR_BKF */
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80067cc:	2b01      	cmp	r3, #1
 80067ce:	d101      	bne.n	80067d4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80067d0:	2302      	movs	r3, #2
 80067d2:	e060      	b.n	8006896 <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	2201      	movs	r2, #1
 80067d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80067e2:	683b      	ldr	r3, [r7, #0]
 80067e4:	68db      	ldr	r3, [r3, #12]
 80067e6:	4313      	orrs	r3, r2
 80067e8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80067f0:	683b      	ldr	r3, [r7, #0]
 80067f2:	689b      	ldr	r3, [r3, #8]
 80067f4:	4313      	orrs	r3, r2
 80067f6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80067fe:	683b      	ldr	r3, [r7, #0]
 8006800:	685b      	ldr	r3, [r3, #4]
 8006802:	4313      	orrs	r3, r2
 8006804:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800680c:	683b      	ldr	r3, [r7, #0]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	4313      	orrs	r3, r2
 8006812:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800681a:	683b      	ldr	r3, [r7, #0]
 800681c:	691b      	ldr	r3, [r3, #16]
 800681e:	4313      	orrs	r3, r2
 8006820:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8006828:	683b      	ldr	r3, [r7, #0]
 800682a:	695b      	ldr	r3, [r3, #20]
 800682c:	4313      	orrs	r3, r2
 800682e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8006836:	683b      	ldr	r3, [r7, #0]
 8006838:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800683a:	4313      	orrs	r3, r2
 800683c:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKF)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8006844:	683b      	ldr	r3, [r7, #0]
 8006846:	699b      	ldr	r3, [r3, #24]
 8006848:	041b      	lsls	r3, r3, #16
 800684a:	4313      	orrs	r3, r2
 800684c:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKF */

#if defined(TIM_BDTR_BK2E)
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	4a14      	ldr	r2, [pc, #80]	; (80068a4 <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 8006854:	4293      	cmp	r3, r2
 8006856:	d115      	bne.n	8006884 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800685e:	683b      	ldr	r3, [r7, #0]
 8006860:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006862:	051b      	lsls	r3, r3, #20
 8006864:	4313      	orrs	r3, r2
 8006866:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800686e:	683b      	ldr	r3, [r7, #0]
 8006870:	69db      	ldr	r3, [r3, #28]
 8006872:	4313      	orrs	r3, r2
 8006874:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800687c:	683b      	ldr	r3, [r7, #0]
 800687e:	6a1b      	ldr	r3, [r3, #32]
 8006880:	4313      	orrs	r3, r2
 8006882:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_BDTR_BK2E */

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	68fa      	ldr	r2, [r7, #12]
 800688a:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	2200      	movs	r2, #0
 8006890:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006894:	2300      	movs	r3, #0
}
 8006896:	4618      	mov	r0, r3
 8006898:	3714      	adds	r7, #20
 800689a:	46bd      	mov	sp, r7
 800689c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a0:	4770      	bx	lr
 80068a2:	bf00      	nop
 80068a4:	40012c00 	.word	0x40012c00

080068a8 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 80068a8:	b480      	push	{r7}
 80068aa:	b087      	sub	sp, #28
 80068ac:	af00      	add	r7, sp, #0
 80068ae:	60f8      	str	r0, [r7, #12]
 80068b0:	60b9      	str	r1, [r7, #8]
 80068b2:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80068b4:	68bb      	ldr	r3, [r7, #8]
 80068b6:	f003 031f 	and.w	r3, r3, #31
 80068ba:	2204      	movs	r2, #4
 80068bc:	fa02 f303 	lsl.w	r3, r2, r3
 80068c0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	6a1a      	ldr	r2, [r3, #32]
 80068c6:	697b      	ldr	r3, [r7, #20]
 80068c8:	43db      	mvns	r3, r3
 80068ca:	401a      	ands	r2, r3
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	6a1a      	ldr	r2, [r3, #32]
 80068d4:	68bb      	ldr	r3, [r7, #8]
 80068d6:	f003 031f 	and.w	r3, r3, #31
 80068da:	6879      	ldr	r1, [r7, #4]
 80068dc:	fa01 f303 	lsl.w	r3, r1, r3
 80068e0:	431a      	orrs	r2, r3
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	621a      	str	r2, [r3, #32]
}
 80068e6:	bf00      	nop
 80068e8:	371c      	adds	r7, #28
 80068ea:	46bd      	mov	sp, r7
 80068ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f0:	4770      	bx	lr

080068f2 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80068f2:	b580      	push	{r7, lr}
 80068f4:	b082      	sub	sp, #8
 80068f6:	af00      	add	r7, sp, #0
 80068f8:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d101      	bne.n	8006904 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006900:	2301      	movs	r3, #1
 8006902:	e040      	b.n	8006986 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006908:	2b00      	cmp	r3, #0
 800690a:	d106      	bne.n	800691a <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	2200      	movs	r2, #0
 8006910:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006914:	6878      	ldr	r0, [r7, #4]
 8006916:	f7fa ff97 	bl	8001848 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	2224      	movs	r2, #36	; 0x24
 800691e:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	681a      	ldr	r2, [r3, #0]
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	f022 0201 	bic.w	r2, r2, #1
 800692e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006930:	6878      	ldr	r0, [r7, #4]
 8006932:	f000 f82d 	bl	8006990 <UART_SetConfig>
 8006936:	4603      	mov	r3, r0
 8006938:	2b01      	cmp	r3, #1
 800693a:	d101      	bne.n	8006940 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800693c:	2301      	movs	r3, #1
 800693e:	e022      	b.n	8006986 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006944:	2b00      	cmp	r3, #0
 8006946:	d002      	beq.n	800694e <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8006948:	6878      	ldr	r0, [r7, #4]
 800694a:	f000 f957 	bl	8006bfc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	685a      	ldr	r2, [r3, #4]
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800695c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	689a      	ldr	r2, [r3, #8]
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800696c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	681a      	ldr	r2, [r3, #0]
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	f042 0201 	orr.w	r2, r2, #1
 800697c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800697e:	6878      	ldr	r0, [r7, #4]
 8006980:	f000 f9de 	bl	8006d40 <UART_CheckIdleState>
 8006984:	4603      	mov	r3, r0
}
 8006986:	4618      	mov	r0, r3
 8006988:	3708      	adds	r7, #8
 800698a:	46bd      	mov	sp, r7
 800698c:	bd80      	pop	{r7, pc}
	...

08006990 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006990:	b580      	push	{r7, lr}
 8006992:	b088      	sub	sp, #32
 8006994:	af00      	add	r7, sp, #0
 8006996:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006998:	2300      	movs	r3, #0
 800699a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	689a      	ldr	r2, [r3, #8]
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	691b      	ldr	r3, [r3, #16]
 80069a4:	431a      	orrs	r2, r3
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	695b      	ldr	r3, [r3, #20]
 80069aa:	431a      	orrs	r2, r3
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	69db      	ldr	r3, [r3, #28]
 80069b0:	4313      	orrs	r3, r2
 80069b2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	681a      	ldr	r2, [r3, #0]
 80069ba:	4b8a      	ldr	r3, [pc, #552]	; (8006be4 <UART_SetConfig+0x254>)
 80069bc:	4013      	ands	r3, r2
 80069be:	687a      	ldr	r2, [r7, #4]
 80069c0:	6812      	ldr	r2, [r2, #0]
 80069c2:	6979      	ldr	r1, [r7, #20]
 80069c4:	430b      	orrs	r3, r1
 80069c6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	685b      	ldr	r3, [r3, #4]
 80069ce:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	68da      	ldr	r2, [r3, #12]
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	430a      	orrs	r2, r1
 80069dc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	699b      	ldr	r3, [r3, #24]
 80069e2:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	6a1b      	ldr	r3, [r3, #32]
 80069e8:	697a      	ldr	r2, [r7, #20]
 80069ea:	4313      	orrs	r3, r2
 80069ec:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	689b      	ldr	r3, [r3, #8]
 80069f4:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	697a      	ldr	r2, [r7, #20]
 80069fe:	430a      	orrs	r2, r1
 8006a00:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	4a78      	ldr	r2, [pc, #480]	; (8006be8 <UART_SetConfig+0x258>)
 8006a08:	4293      	cmp	r3, r2
 8006a0a:	d120      	bne.n	8006a4e <UART_SetConfig+0xbe>
 8006a0c:	4b77      	ldr	r3, [pc, #476]	; (8006bec <UART_SetConfig+0x25c>)
 8006a0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a10:	f003 0303 	and.w	r3, r3, #3
 8006a14:	2b03      	cmp	r3, #3
 8006a16:	d817      	bhi.n	8006a48 <UART_SetConfig+0xb8>
 8006a18:	a201      	add	r2, pc, #4	; (adr r2, 8006a20 <UART_SetConfig+0x90>)
 8006a1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a1e:	bf00      	nop
 8006a20:	08006a31 	.word	0x08006a31
 8006a24:	08006a3d 	.word	0x08006a3d
 8006a28:	08006a43 	.word	0x08006a43
 8006a2c:	08006a37 	.word	0x08006a37
 8006a30:	2300      	movs	r3, #0
 8006a32:	77fb      	strb	r3, [r7, #31]
 8006a34:	e01d      	b.n	8006a72 <UART_SetConfig+0xe2>
 8006a36:	2302      	movs	r3, #2
 8006a38:	77fb      	strb	r3, [r7, #31]
 8006a3a:	e01a      	b.n	8006a72 <UART_SetConfig+0xe2>
 8006a3c:	2304      	movs	r3, #4
 8006a3e:	77fb      	strb	r3, [r7, #31]
 8006a40:	e017      	b.n	8006a72 <UART_SetConfig+0xe2>
 8006a42:	2308      	movs	r3, #8
 8006a44:	77fb      	strb	r3, [r7, #31]
 8006a46:	e014      	b.n	8006a72 <UART_SetConfig+0xe2>
 8006a48:	2310      	movs	r3, #16
 8006a4a:	77fb      	strb	r3, [r7, #31]
 8006a4c:	e011      	b.n	8006a72 <UART_SetConfig+0xe2>
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	4a67      	ldr	r2, [pc, #412]	; (8006bf0 <UART_SetConfig+0x260>)
 8006a54:	4293      	cmp	r3, r2
 8006a56:	d102      	bne.n	8006a5e <UART_SetConfig+0xce>
 8006a58:	2300      	movs	r3, #0
 8006a5a:	77fb      	strb	r3, [r7, #31]
 8006a5c:	e009      	b.n	8006a72 <UART_SetConfig+0xe2>
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	4a64      	ldr	r2, [pc, #400]	; (8006bf4 <UART_SetConfig+0x264>)
 8006a64:	4293      	cmp	r3, r2
 8006a66:	d102      	bne.n	8006a6e <UART_SetConfig+0xde>
 8006a68:	2300      	movs	r3, #0
 8006a6a:	77fb      	strb	r3, [r7, #31]
 8006a6c:	e001      	b.n	8006a72 <UART_SetConfig+0xe2>
 8006a6e:	2310      	movs	r3, #16
 8006a70:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	69db      	ldr	r3, [r3, #28]
 8006a76:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006a7a:	d15a      	bne.n	8006b32 <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 8006a7c:	7ffb      	ldrb	r3, [r7, #31]
 8006a7e:	2b08      	cmp	r3, #8
 8006a80:	d827      	bhi.n	8006ad2 <UART_SetConfig+0x142>
 8006a82:	a201      	add	r2, pc, #4	; (adr r2, 8006a88 <UART_SetConfig+0xf8>)
 8006a84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a88:	08006aad 	.word	0x08006aad
 8006a8c:	08006ab5 	.word	0x08006ab5
 8006a90:	08006abd 	.word	0x08006abd
 8006a94:	08006ad3 	.word	0x08006ad3
 8006a98:	08006ac3 	.word	0x08006ac3
 8006a9c:	08006ad3 	.word	0x08006ad3
 8006aa0:	08006ad3 	.word	0x08006ad3
 8006aa4:	08006ad3 	.word	0x08006ad3
 8006aa8:	08006acb 	.word	0x08006acb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006aac:	f7fe fa9c 	bl	8004fe8 <HAL_RCC_GetPCLK1Freq>
 8006ab0:	61b8      	str	r0, [r7, #24]
        break;
 8006ab2:	e013      	b.n	8006adc <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006ab4:	f7fe faba 	bl	800502c <HAL_RCC_GetPCLK2Freq>
 8006ab8:	61b8      	str	r0, [r7, #24]
        break;
 8006aba:	e00f      	b.n	8006adc <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006abc:	4b4e      	ldr	r3, [pc, #312]	; (8006bf8 <UART_SetConfig+0x268>)
 8006abe:	61bb      	str	r3, [r7, #24]
        break;
 8006ac0:	e00c      	b.n	8006adc <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006ac2:	f7fe fa1b 	bl	8004efc <HAL_RCC_GetSysClockFreq>
 8006ac6:	61b8      	str	r0, [r7, #24]
        break;
 8006ac8:	e008      	b.n	8006adc <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006aca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006ace:	61bb      	str	r3, [r7, #24]
        break;
 8006ad0:	e004      	b.n	8006adc <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 8006ad2:	2300      	movs	r3, #0
 8006ad4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006ad6:	2301      	movs	r3, #1
 8006ad8:	77bb      	strb	r3, [r7, #30]
        break;
 8006ada:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006adc:	69bb      	ldr	r3, [r7, #24]
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d074      	beq.n	8006bcc <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006ae2:	69bb      	ldr	r3, [r7, #24]
 8006ae4:	005a      	lsls	r2, r3, #1
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	685b      	ldr	r3, [r3, #4]
 8006aea:	085b      	lsrs	r3, r3, #1
 8006aec:	441a      	add	r2, r3
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	685b      	ldr	r3, [r3, #4]
 8006af2:	fbb2 f3f3 	udiv	r3, r2, r3
 8006af6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006af8:	693b      	ldr	r3, [r7, #16]
 8006afa:	2b0f      	cmp	r3, #15
 8006afc:	d916      	bls.n	8006b2c <UART_SetConfig+0x19c>
 8006afe:	693b      	ldr	r3, [r7, #16]
 8006b00:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006b04:	d212      	bcs.n	8006b2c <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006b06:	693b      	ldr	r3, [r7, #16]
 8006b08:	b29b      	uxth	r3, r3
 8006b0a:	f023 030f 	bic.w	r3, r3, #15
 8006b0e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006b10:	693b      	ldr	r3, [r7, #16]
 8006b12:	085b      	lsrs	r3, r3, #1
 8006b14:	b29b      	uxth	r3, r3
 8006b16:	f003 0307 	and.w	r3, r3, #7
 8006b1a:	b29a      	uxth	r2, r3
 8006b1c:	89fb      	ldrh	r3, [r7, #14]
 8006b1e:	4313      	orrs	r3, r2
 8006b20:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	89fa      	ldrh	r2, [r7, #14]
 8006b28:	60da      	str	r2, [r3, #12]
 8006b2a:	e04f      	b.n	8006bcc <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8006b2c:	2301      	movs	r3, #1
 8006b2e:	77bb      	strb	r3, [r7, #30]
 8006b30:	e04c      	b.n	8006bcc <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006b32:	7ffb      	ldrb	r3, [r7, #31]
 8006b34:	2b08      	cmp	r3, #8
 8006b36:	d828      	bhi.n	8006b8a <UART_SetConfig+0x1fa>
 8006b38:	a201      	add	r2, pc, #4	; (adr r2, 8006b40 <UART_SetConfig+0x1b0>)
 8006b3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b3e:	bf00      	nop
 8006b40:	08006b65 	.word	0x08006b65
 8006b44:	08006b6d 	.word	0x08006b6d
 8006b48:	08006b75 	.word	0x08006b75
 8006b4c:	08006b8b 	.word	0x08006b8b
 8006b50:	08006b7b 	.word	0x08006b7b
 8006b54:	08006b8b 	.word	0x08006b8b
 8006b58:	08006b8b 	.word	0x08006b8b
 8006b5c:	08006b8b 	.word	0x08006b8b
 8006b60:	08006b83 	.word	0x08006b83
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006b64:	f7fe fa40 	bl	8004fe8 <HAL_RCC_GetPCLK1Freq>
 8006b68:	61b8      	str	r0, [r7, #24]
        break;
 8006b6a:	e013      	b.n	8006b94 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006b6c:	f7fe fa5e 	bl	800502c <HAL_RCC_GetPCLK2Freq>
 8006b70:	61b8      	str	r0, [r7, #24]
        break;
 8006b72:	e00f      	b.n	8006b94 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006b74:	4b20      	ldr	r3, [pc, #128]	; (8006bf8 <UART_SetConfig+0x268>)
 8006b76:	61bb      	str	r3, [r7, #24]
        break;
 8006b78:	e00c      	b.n	8006b94 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006b7a:	f7fe f9bf 	bl	8004efc <HAL_RCC_GetSysClockFreq>
 8006b7e:	61b8      	str	r0, [r7, #24]
        break;
 8006b80:	e008      	b.n	8006b94 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006b82:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006b86:	61bb      	str	r3, [r7, #24]
        break;
 8006b88:	e004      	b.n	8006b94 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8006b8a:	2300      	movs	r3, #0
 8006b8c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006b8e:	2301      	movs	r3, #1
 8006b90:	77bb      	strb	r3, [r7, #30]
        break;
 8006b92:	bf00      	nop
    }

    if (pclk != 0U)
 8006b94:	69bb      	ldr	r3, [r7, #24]
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d018      	beq.n	8006bcc <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	685b      	ldr	r3, [r3, #4]
 8006b9e:	085a      	lsrs	r2, r3, #1
 8006ba0:	69bb      	ldr	r3, [r7, #24]
 8006ba2:	441a      	add	r2, r3
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	685b      	ldr	r3, [r3, #4]
 8006ba8:	fbb2 f3f3 	udiv	r3, r2, r3
 8006bac:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006bae:	693b      	ldr	r3, [r7, #16]
 8006bb0:	2b0f      	cmp	r3, #15
 8006bb2:	d909      	bls.n	8006bc8 <UART_SetConfig+0x238>
 8006bb4:	693b      	ldr	r3, [r7, #16]
 8006bb6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006bba:	d205      	bcs.n	8006bc8 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006bbc:	693b      	ldr	r3, [r7, #16]
 8006bbe:	b29a      	uxth	r2, r3
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	60da      	str	r2, [r3, #12]
 8006bc6:	e001      	b.n	8006bcc <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8006bc8:	2301      	movs	r3, #1
 8006bca:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	2200      	movs	r2, #0
 8006bd0:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	2200      	movs	r2, #0
 8006bd6:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8006bd8:	7fbb      	ldrb	r3, [r7, #30]
}
 8006bda:	4618      	mov	r0, r3
 8006bdc:	3720      	adds	r7, #32
 8006bde:	46bd      	mov	sp, r7
 8006be0:	bd80      	pop	{r7, pc}
 8006be2:	bf00      	nop
 8006be4:	efff69f3 	.word	0xefff69f3
 8006be8:	40013800 	.word	0x40013800
 8006bec:	40021000 	.word	0x40021000
 8006bf0:	40004400 	.word	0x40004400
 8006bf4:	40004800 	.word	0x40004800
 8006bf8:	007a1200 	.word	0x007a1200

08006bfc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006bfc:	b480      	push	{r7}
 8006bfe:	b083      	sub	sp, #12
 8006c00:	af00      	add	r7, sp, #0
 8006c02:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c08:	f003 0301 	and.w	r3, r3, #1
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d00a      	beq.n	8006c26 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	685b      	ldr	r3, [r3, #4]
 8006c16:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	430a      	orrs	r2, r1
 8006c24:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c2a:	f003 0302 	and.w	r3, r3, #2
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d00a      	beq.n	8006c48 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	685b      	ldr	r3, [r3, #4]
 8006c38:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	430a      	orrs	r2, r1
 8006c46:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c4c:	f003 0304 	and.w	r3, r3, #4
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d00a      	beq.n	8006c6a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	685b      	ldr	r3, [r3, #4]
 8006c5a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	430a      	orrs	r2, r1
 8006c68:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c6e:	f003 0308 	and.w	r3, r3, #8
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d00a      	beq.n	8006c8c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	685b      	ldr	r3, [r3, #4]
 8006c7c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	430a      	orrs	r2, r1
 8006c8a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c90:	f003 0310 	and.w	r3, r3, #16
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d00a      	beq.n	8006cae <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	689b      	ldr	r3, [r3, #8]
 8006c9e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	430a      	orrs	r2, r1
 8006cac:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cb2:	f003 0320 	and.w	r3, r3, #32
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d00a      	beq.n	8006cd0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	689b      	ldr	r3, [r3, #8]
 8006cc0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	430a      	orrs	r2, r1
 8006cce:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cd4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d01a      	beq.n	8006d12 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	685b      	ldr	r3, [r3, #4]
 8006ce2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	430a      	orrs	r2, r1
 8006cf0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cf6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006cfa:	d10a      	bne.n	8006d12 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	685b      	ldr	r3, [r3, #4]
 8006d02:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	430a      	orrs	r2, r1
 8006d10:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d00a      	beq.n	8006d34 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	685b      	ldr	r3, [r3, #4]
 8006d24:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	430a      	orrs	r2, r1
 8006d32:	605a      	str	r2, [r3, #4]
  }
}
 8006d34:	bf00      	nop
 8006d36:	370c      	adds	r7, #12
 8006d38:	46bd      	mov	sp, r7
 8006d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d3e:	4770      	bx	lr

08006d40 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006d40:	b580      	push	{r7, lr}
 8006d42:	b098      	sub	sp, #96	; 0x60
 8006d44:	af02      	add	r7, sp, #8
 8006d46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	2200      	movs	r2, #0
 8006d4c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006d50:	f7fa ff14 	bl	8001b7c <HAL_GetTick>
 8006d54:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	f003 0308 	and.w	r3, r3, #8
 8006d60:	2b08      	cmp	r3, #8
 8006d62:	d12e      	bne.n	8006dc2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006d64:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006d68:	9300      	str	r3, [sp, #0]
 8006d6a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006d6c:	2200      	movs	r2, #0
 8006d6e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006d72:	6878      	ldr	r0, [r7, #4]
 8006d74:	f000 f88c 	bl	8006e90 <UART_WaitOnFlagUntilTimeout>
 8006d78:	4603      	mov	r3, r0
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d021      	beq.n	8006dc2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d86:	e853 3f00 	ldrex	r3, [r3]
 8006d8a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006d8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006d8e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006d92:	653b      	str	r3, [r7, #80]	; 0x50
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	461a      	mov	r2, r3
 8006d9a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006d9c:	647b      	str	r3, [r7, #68]	; 0x44
 8006d9e:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006da0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006da2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006da4:	e841 2300 	strex	r3, r2, [r1]
 8006da8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006daa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d1e6      	bne.n	8006d7e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	2220      	movs	r2, #32
 8006db4:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	2200      	movs	r2, #0
 8006dba:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006dbe:	2303      	movs	r3, #3
 8006dc0:	e062      	b.n	8006e88 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	f003 0304 	and.w	r3, r3, #4
 8006dcc:	2b04      	cmp	r3, #4
 8006dce:	d149      	bne.n	8006e64 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006dd0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006dd4:	9300      	str	r3, [sp, #0]
 8006dd6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006dd8:	2200      	movs	r2, #0
 8006dda:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006dde:	6878      	ldr	r0, [r7, #4]
 8006de0:	f000 f856 	bl	8006e90 <UART_WaitOnFlagUntilTimeout>
 8006de4:	4603      	mov	r3, r0
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d03c      	beq.n	8006e64 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006df0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006df2:	e853 3f00 	ldrex	r3, [r3]
 8006df6:	623b      	str	r3, [r7, #32]
   return(result);
 8006df8:	6a3b      	ldr	r3, [r7, #32]
 8006dfa:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006dfe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	461a      	mov	r2, r3
 8006e06:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006e08:	633b      	str	r3, [r7, #48]	; 0x30
 8006e0a:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e0c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006e0e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006e10:	e841 2300 	strex	r3, r2, [r1]
 8006e14:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006e16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d1e6      	bne.n	8006dea <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	3308      	adds	r3, #8
 8006e22:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e24:	693b      	ldr	r3, [r7, #16]
 8006e26:	e853 3f00 	ldrex	r3, [r3]
 8006e2a:	60fb      	str	r3, [r7, #12]
   return(result);
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	f023 0301 	bic.w	r3, r3, #1
 8006e32:	64bb      	str	r3, [r7, #72]	; 0x48
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	3308      	adds	r3, #8
 8006e3a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006e3c:	61fa      	str	r2, [r7, #28]
 8006e3e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e40:	69b9      	ldr	r1, [r7, #24]
 8006e42:	69fa      	ldr	r2, [r7, #28]
 8006e44:	e841 2300 	strex	r3, r2, [r1]
 8006e48:	617b      	str	r3, [r7, #20]
   return(result);
 8006e4a:	697b      	ldr	r3, [r7, #20]
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d1e5      	bne.n	8006e1c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	2220      	movs	r2, #32
 8006e54:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	2200      	movs	r2, #0
 8006e5c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006e60:	2303      	movs	r3, #3
 8006e62:	e011      	b.n	8006e88 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	2220      	movs	r2, #32
 8006e68:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	2220      	movs	r2, #32
 8006e6e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	2200      	movs	r2, #0
 8006e76:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	2200      	movs	r2, #0
 8006e7c:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	2200      	movs	r2, #0
 8006e82:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8006e86:	2300      	movs	r3, #0
}
 8006e88:	4618      	mov	r0, r3
 8006e8a:	3758      	adds	r7, #88	; 0x58
 8006e8c:	46bd      	mov	sp, r7
 8006e8e:	bd80      	pop	{r7, pc}

08006e90 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006e90:	b580      	push	{r7, lr}
 8006e92:	b084      	sub	sp, #16
 8006e94:	af00      	add	r7, sp, #0
 8006e96:	60f8      	str	r0, [r7, #12]
 8006e98:	60b9      	str	r1, [r7, #8]
 8006e9a:	603b      	str	r3, [r7, #0]
 8006e9c:	4613      	mov	r3, r2
 8006e9e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006ea0:	e049      	b.n	8006f36 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006ea2:	69bb      	ldr	r3, [r7, #24]
 8006ea4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ea8:	d045      	beq.n	8006f36 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006eaa:	f7fa fe67 	bl	8001b7c <HAL_GetTick>
 8006eae:	4602      	mov	r2, r0
 8006eb0:	683b      	ldr	r3, [r7, #0]
 8006eb2:	1ad3      	subs	r3, r2, r3
 8006eb4:	69ba      	ldr	r2, [r7, #24]
 8006eb6:	429a      	cmp	r2, r3
 8006eb8:	d302      	bcc.n	8006ec0 <UART_WaitOnFlagUntilTimeout+0x30>
 8006eba:	69bb      	ldr	r3, [r7, #24]
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d101      	bne.n	8006ec4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006ec0:	2303      	movs	r3, #3
 8006ec2:	e048      	b.n	8006f56 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	f003 0304 	and.w	r3, r3, #4
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d031      	beq.n	8006f36 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	69db      	ldr	r3, [r3, #28]
 8006ed8:	f003 0308 	and.w	r3, r3, #8
 8006edc:	2b08      	cmp	r3, #8
 8006ede:	d110      	bne.n	8006f02 <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	2208      	movs	r2, #8
 8006ee6:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8006ee8:	68f8      	ldr	r0, [r7, #12]
 8006eea:	f000 f838 	bl	8006f5e <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	2208      	movs	r2, #8
 8006ef2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	2200      	movs	r2, #0
 8006efa:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

           return HAL_ERROR;
 8006efe:	2301      	movs	r3, #1
 8006f00:	e029      	b.n	8006f56 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	69db      	ldr	r3, [r3, #28]
 8006f08:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006f0c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006f10:	d111      	bne.n	8006f36 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006f1a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006f1c:	68f8      	ldr	r0, [r7, #12]
 8006f1e:	f000 f81e 	bl	8006f5e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	2220      	movs	r2, #32
 8006f26:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	2200      	movs	r2, #0
 8006f2e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8006f32:	2303      	movs	r3, #3
 8006f34:	e00f      	b.n	8006f56 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	69da      	ldr	r2, [r3, #28]
 8006f3c:	68bb      	ldr	r3, [r7, #8]
 8006f3e:	4013      	ands	r3, r2
 8006f40:	68ba      	ldr	r2, [r7, #8]
 8006f42:	429a      	cmp	r2, r3
 8006f44:	bf0c      	ite	eq
 8006f46:	2301      	moveq	r3, #1
 8006f48:	2300      	movne	r3, #0
 8006f4a:	b2db      	uxtb	r3, r3
 8006f4c:	461a      	mov	r2, r3
 8006f4e:	79fb      	ldrb	r3, [r7, #7]
 8006f50:	429a      	cmp	r2, r3
 8006f52:	d0a6      	beq.n	8006ea2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006f54:	2300      	movs	r3, #0
}
 8006f56:	4618      	mov	r0, r3
 8006f58:	3710      	adds	r7, #16
 8006f5a:	46bd      	mov	sp, r7
 8006f5c:	bd80      	pop	{r7, pc}

08006f5e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006f5e:	b480      	push	{r7}
 8006f60:	b095      	sub	sp, #84	; 0x54
 8006f62:	af00      	add	r7, sp, #0
 8006f64:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f6c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006f6e:	e853 3f00 	ldrex	r3, [r3]
 8006f72:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006f74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f76:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006f7a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	461a      	mov	r2, r3
 8006f82:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006f84:	643b      	str	r3, [r7, #64]	; 0x40
 8006f86:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f88:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006f8a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006f8c:	e841 2300 	strex	r3, r2, [r1]
 8006f90:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006f92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d1e6      	bne.n	8006f66 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	3308      	adds	r3, #8
 8006f9e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fa0:	6a3b      	ldr	r3, [r7, #32]
 8006fa2:	e853 3f00 	ldrex	r3, [r3]
 8006fa6:	61fb      	str	r3, [r7, #28]
   return(result);
 8006fa8:	69fb      	ldr	r3, [r7, #28]
 8006faa:	f023 0301 	bic.w	r3, r3, #1
 8006fae:	64bb      	str	r3, [r7, #72]	; 0x48
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	3308      	adds	r3, #8
 8006fb6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006fb8:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006fba:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fbc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006fbe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006fc0:	e841 2300 	strex	r3, r2, [r1]
 8006fc4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006fc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d1e5      	bne.n	8006f98 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006fd0:	2b01      	cmp	r3, #1
 8006fd2:	d118      	bne.n	8007006 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	e853 3f00 	ldrex	r3, [r3]
 8006fe0:	60bb      	str	r3, [r7, #8]
   return(result);
 8006fe2:	68bb      	ldr	r3, [r7, #8]
 8006fe4:	f023 0310 	bic.w	r3, r3, #16
 8006fe8:	647b      	str	r3, [r7, #68]	; 0x44
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	461a      	mov	r2, r3
 8006ff0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006ff2:	61bb      	str	r3, [r7, #24]
 8006ff4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ff6:	6979      	ldr	r1, [r7, #20]
 8006ff8:	69ba      	ldr	r2, [r7, #24]
 8006ffa:	e841 2300 	strex	r3, r2, [r1]
 8006ffe:	613b      	str	r3, [r7, #16]
   return(result);
 8007000:	693b      	ldr	r3, [r7, #16]
 8007002:	2b00      	cmp	r3, #0
 8007004:	d1e6      	bne.n	8006fd4 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	2220      	movs	r2, #32
 800700a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	2200      	movs	r2, #0
 8007012:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	2200      	movs	r2, #0
 8007018:	669a      	str	r2, [r3, #104]	; 0x68
}
 800701a:	bf00      	nop
 800701c:	3754      	adds	r7, #84	; 0x54
 800701e:	46bd      	mov	sp, r7
 8007020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007024:	4770      	bx	lr
	...

08007028 <__errno>:
 8007028:	4b01      	ldr	r3, [pc, #4]	; (8007030 <__errno+0x8>)
 800702a:	6818      	ldr	r0, [r3, #0]
 800702c:	4770      	bx	lr
 800702e:	bf00      	nop
 8007030:	2000000c 	.word	0x2000000c

08007034 <__libc_init_array>:
 8007034:	b570      	push	{r4, r5, r6, lr}
 8007036:	4d0d      	ldr	r5, [pc, #52]	; (800706c <__libc_init_array+0x38>)
 8007038:	4c0d      	ldr	r4, [pc, #52]	; (8007070 <__libc_init_array+0x3c>)
 800703a:	1b64      	subs	r4, r4, r5
 800703c:	10a4      	asrs	r4, r4, #2
 800703e:	2600      	movs	r6, #0
 8007040:	42a6      	cmp	r6, r4
 8007042:	d109      	bne.n	8007058 <__libc_init_array+0x24>
 8007044:	4d0b      	ldr	r5, [pc, #44]	; (8007074 <__libc_init_array+0x40>)
 8007046:	4c0c      	ldr	r4, [pc, #48]	; (8007078 <__libc_init_array+0x44>)
 8007048:	f000 f8c2 	bl	80071d0 <_init>
 800704c:	1b64      	subs	r4, r4, r5
 800704e:	10a4      	asrs	r4, r4, #2
 8007050:	2600      	movs	r6, #0
 8007052:	42a6      	cmp	r6, r4
 8007054:	d105      	bne.n	8007062 <__libc_init_array+0x2e>
 8007056:	bd70      	pop	{r4, r5, r6, pc}
 8007058:	f855 3b04 	ldr.w	r3, [r5], #4
 800705c:	4798      	blx	r3
 800705e:	3601      	adds	r6, #1
 8007060:	e7ee      	b.n	8007040 <__libc_init_array+0xc>
 8007062:	f855 3b04 	ldr.w	r3, [r5], #4
 8007066:	4798      	blx	r3
 8007068:	3601      	adds	r6, #1
 800706a:	e7f2      	b.n	8007052 <__libc_init_array+0x1e>
 800706c:	08007228 	.word	0x08007228
 8007070:	08007228 	.word	0x08007228
 8007074:	08007228 	.word	0x08007228
 8007078:	0800722c 	.word	0x0800722c

0800707c <memset>:
 800707c:	4402      	add	r2, r0
 800707e:	4603      	mov	r3, r0
 8007080:	4293      	cmp	r3, r2
 8007082:	d100      	bne.n	8007086 <memset+0xa>
 8007084:	4770      	bx	lr
 8007086:	f803 1b01 	strb.w	r1, [r3], #1
 800708a:	e7f9      	b.n	8007080 <memset+0x4>

0800708c <fmodf>:
 800708c:	b508      	push	{r3, lr}
 800708e:	ed2d 8b02 	vpush	{d8}
 8007092:	eef0 8a40 	vmov.f32	s17, s0
 8007096:	eeb0 8a60 	vmov.f32	s16, s1
 800709a:	f000 f817 	bl	80070cc <__ieee754_fmodf>
 800709e:	eef4 8a48 	vcmp.f32	s17, s16
 80070a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80070a6:	d60c      	bvs.n	80070c2 <fmodf+0x36>
 80070a8:	eddf 8a07 	vldr	s17, [pc, #28]	; 80070c8 <fmodf+0x3c>
 80070ac:	eeb4 8a68 	vcmp.f32	s16, s17
 80070b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80070b4:	d105      	bne.n	80070c2 <fmodf+0x36>
 80070b6:	f7ff ffb7 	bl	8007028 <__errno>
 80070ba:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 80070be:	2321      	movs	r3, #33	; 0x21
 80070c0:	6003      	str	r3, [r0, #0]
 80070c2:	ecbd 8b02 	vpop	{d8}
 80070c6:	bd08      	pop	{r3, pc}
 80070c8:	00000000 	.word	0x00000000

080070cc <__ieee754_fmodf>:
 80070cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80070ce:	ee10 5a90 	vmov	r5, s1
 80070d2:	f035 4400 	bics.w	r4, r5, #2147483648	; 0x80000000
 80070d6:	d009      	beq.n	80070ec <__ieee754_fmodf+0x20>
 80070d8:	ee10 2a10 	vmov	r2, s0
 80070dc:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 80070e0:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80070e4:	da02      	bge.n	80070ec <__ieee754_fmodf+0x20>
 80070e6:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 80070ea:	dd04      	ble.n	80070f6 <__ieee754_fmodf+0x2a>
 80070ec:	ee60 0a20 	vmul.f32	s1, s0, s1
 80070f0:	ee80 0aa0 	vdiv.f32	s0, s1, s1
 80070f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80070f6:	42a3      	cmp	r3, r4
 80070f8:	dbfc      	blt.n	80070f4 <__ieee754_fmodf+0x28>
 80070fa:	f002 4600 	and.w	r6, r2, #2147483648	; 0x80000000
 80070fe:	d105      	bne.n	800710c <__ieee754_fmodf+0x40>
 8007100:	4b32      	ldr	r3, [pc, #200]	; (80071cc <__ieee754_fmodf+0x100>)
 8007102:	eb03 7356 	add.w	r3, r3, r6, lsr #29
 8007106:	ed93 0a00 	vldr	s0, [r3]
 800710a:	e7f3      	b.n	80070f4 <__ieee754_fmodf+0x28>
 800710c:	f012 4fff 	tst.w	r2, #2139095040	; 0x7f800000
 8007110:	d13f      	bne.n	8007192 <__ieee754_fmodf+0xc6>
 8007112:	0219      	lsls	r1, r3, #8
 8007114:	f06f 007d 	mvn.w	r0, #125	; 0x7d
 8007118:	2900      	cmp	r1, #0
 800711a:	dc37      	bgt.n	800718c <__ieee754_fmodf+0xc0>
 800711c:	f015 4fff 	tst.w	r5, #2139095040	; 0x7f800000
 8007120:	d13d      	bne.n	800719e <__ieee754_fmodf+0xd2>
 8007122:	0227      	lsls	r7, r4, #8
 8007124:	f06f 017d 	mvn.w	r1, #125	; 0x7d
 8007128:	2f00      	cmp	r7, #0
 800712a:	da35      	bge.n	8007198 <__ieee754_fmodf+0xcc>
 800712c:	f110 0f7e 	cmn.w	r0, #126	; 0x7e
 8007130:	bfbb      	ittet	lt
 8007132:	f06f 027d 	mvnlt.w	r2, #125	; 0x7d
 8007136:	1a12      	sublt	r2, r2, r0
 8007138:	f3c2 0316 	ubfxge	r3, r2, #0, #23
 800713c:	4093      	lsllt	r3, r2
 800713e:	bfa8      	it	ge
 8007140:	f443 0300 	orrge.w	r3, r3, #8388608	; 0x800000
 8007144:	f111 0f7e 	cmn.w	r1, #126	; 0x7e
 8007148:	bfb5      	itete	lt
 800714a:	f06f 027d 	mvnlt.w	r2, #125	; 0x7d
 800714e:	f3c5 0416 	ubfxge	r4, r5, #0, #23
 8007152:	1a52      	sublt	r2, r2, r1
 8007154:	f444 0400 	orrge.w	r4, r4, #8388608	; 0x800000
 8007158:	bfb8      	it	lt
 800715a:	4094      	lsllt	r4, r2
 800715c:	1a40      	subs	r0, r0, r1
 800715e:	1b1a      	subs	r2, r3, r4
 8007160:	bb00      	cbnz	r0, 80071a4 <__ieee754_fmodf+0xd8>
 8007162:	ea13 0322 	ands.w	r3, r3, r2, asr #32
 8007166:	bf38      	it	cc
 8007168:	4613      	movcc	r3, r2
 800716a:	2b00      	cmp	r3, #0
 800716c:	d0c8      	beq.n	8007100 <__ieee754_fmodf+0x34>
 800716e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007172:	db1f      	blt.n	80071b4 <__ieee754_fmodf+0xe8>
 8007174:	f111 0f7e 	cmn.w	r1, #126	; 0x7e
 8007178:	db1f      	blt.n	80071ba <__ieee754_fmodf+0xee>
 800717a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800717e:	317f      	adds	r1, #127	; 0x7f
 8007180:	4333      	orrs	r3, r6
 8007182:	ea43 53c1 	orr.w	r3, r3, r1, lsl #23
 8007186:	ee00 3a10 	vmov	s0, r3
 800718a:	e7b3      	b.n	80070f4 <__ieee754_fmodf+0x28>
 800718c:	3801      	subs	r0, #1
 800718e:	0049      	lsls	r1, r1, #1
 8007190:	e7c2      	b.n	8007118 <__ieee754_fmodf+0x4c>
 8007192:	15d8      	asrs	r0, r3, #23
 8007194:	387f      	subs	r0, #127	; 0x7f
 8007196:	e7c1      	b.n	800711c <__ieee754_fmodf+0x50>
 8007198:	3901      	subs	r1, #1
 800719a:	007f      	lsls	r7, r7, #1
 800719c:	e7c4      	b.n	8007128 <__ieee754_fmodf+0x5c>
 800719e:	15e1      	asrs	r1, r4, #23
 80071a0:	397f      	subs	r1, #127	; 0x7f
 80071a2:	e7c3      	b.n	800712c <__ieee754_fmodf+0x60>
 80071a4:	2a00      	cmp	r2, #0
 80071a6:	da02      	bge.n	80071ae <__ieee754_fmodf+0xe2>
 80071a8:	005b      	lsls	r3, r3, #1
 80071aa:	3801      	subs	r0, #1
 80071ac:	e7d7      	b.n	800715e <__ieee754_fmodf+0x92>
 80071ae:	d0a7      	beq.n	8007100 <__ieee754_fmodf+0x34>
 80071b0:	0053      	lsls	r3, r2, #1
 80071b2:	e7fa      	b.n	80071aa <__ieee754_fmodf+0xde>
 80071b4:	005b      	lsls	r3, r3, #1
 80071b6:	3901      	subs	r1, #1
 80071b8:	e7d9      	b.n	800716e <__ieee754_fmodf+0xa2>
 80071ba:	f1c1 21ff 	rsb	r1, r1, #4278255360	; 0xff00ff00
 80071be:	f501 017f 	add.w	r1, r1, #16711680	; 0xff0000
 80071c2:	3182      	adds	r1, #130	; 0x82
 80071c4:	410b      	asrs	r3, r1
 80071c6:	4333      	orrs	r3, r6
 80071c8:	e7dd      	b.n	8007186 <__ieee754_fmodf+0xba>
 80071ca:	bf00      	nop
 80071cc:	08007220 	.word	0x08007220

080071d0 <_init>:
 80071d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071d2:	bf00      	nop
 80071d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80071d6:	bc08      	pop	{r3}
 80071d8:	469e      	mov	lr, r3
 80071da:	4770      	bx	lr

080071dc <_fini>:
 80071dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071de:	bf00      	nop
 80071e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80071e2:	bc08      	pop	{r3}
 80071e4:	469e      	mov	lr, r3
 80071e6:	4770      	bx	lr
