
T85AllTest.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000003ae  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00800060  00800060  00000422  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000002  00800060  00800060  00000422  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000422  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00000454  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000050  00000000  00000000  00000490  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000b85  00000000  00000000  000004e0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000060d  00000000  00000000  00001065  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000561  00000000  00000000  00001672  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000000ac  00000000  00000000  00001bd4  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000386  00000000  00000000  00001c80  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000055c  00000000  00000000  00002006  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000090  00000000  00000000  00002562  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0e c0       	rjmp	.+28     	; 0x1e <__ctors_end>
   2:	1d c0       	rjmp	.+58     	; 0x3e <__bad_interrupt>
   4:	1c c0       	rjmp	.+56     	; 0x3e <__bad_interrupt>
   6:	1b c0       	rjmp	.+54     	; 0x3e <__bad_interrupt>
   8:	1a c0       	rjmp	.+52     	; 0x3e <__bad_interrupt>
   a:	19 c0       	rjmp	.+50     	; 0x3e <__bad_interrupt>
   c:	18 c0       	rjmp	.+48     	; 0x3e <__bad_interrupt>
   e:	17 c0       	rjmp	.+46     	; 0x3e <__bad_interrupt>
  10:	16 c0       	rjmp	.+44     	; 0x3e <__bad_interrupt>
  12:	15 c0       	rjmp	.+42     	; 0x3e <__bad_interrupt>
  14:	14 c0       	rjmp	.+40     	; 0x3e <__bad_interrupt>
  16:	13 c0       	rjmp	.+38     	; 0x3e <__bad_interrupt>
  18:	84 c0       	rjmp	.+264    	; 0x122 <__vector_12>
  1a:	11 c0       	rjmp	.+34     	; 0x3e <__bad_interrupt>
  1c:	10 c0       	rjmp	.+32     	; 0x3e <__bad_interrupt>

0000001e <__ctors_end>:
  1e:	11 24       	eor	r1, r1
  20:	1f be       	out	0x3f, r1	; 63
  22:	cf e5       	ldi	r28, 0x5F	; 95
  24:	d2 e0       	ldi	r29, 0x02	; 2
  26:	de bf       	out	0x3e, r29	; 62
  28:	cd bf       	out	0x3d, r28	; 61

0000002a <__do_clear_bss>:
  2a:	20 e0       	ldi	r18, 0x00	; 0
  2c:	a0 e6       	ldi	r26, 0x60	; 96
  2e:	b0 e0       	ldi	r27, 0x00	; 0
  30:	01 c0       	rjmp	.+2      	; 0x34 <.do_clear_bss_start>

00000032 <.do_clear_bss_loop>:
  32:	1d 92       	st	X+, r1

00000034 <.do_clear_bss_start>:
  34:	a2 36       	cpi	r26, 0x62	; 98
  36:	b2 07       	cpc	r27, r18
  38:	e1 f7       	brne	.-8      	; 0x32 <.do_clear_bss_loop>
  3a:	8a d0       	rcall	.+276    	; 0x150 <main>
  3c:	b6 c1       	rjmp	.+876    	; 0x3aa <_exit>

0000003e <__bad_interrupt>:
  3e:	e0 cf       	rjmp	.-64     	; 0x0 <__vectors>

00000040 <var_delay_10us>:
volatile uint16_t wdtcnt = 0;

//Variable delay
void var_delay_10us(uint16_t ten_us)
{
	for (uint16_t i=0; i<ten_us; i++) _delay_us(10);
  40:	00 97       	sbiw	r24, 0x00	; 0
  42:	59 f0       	breq	.+22     	; 0x5a <var_delay_10us+0x1a>
  44:	20 e0       	ldi	r18, 0x00	; 0
  46:	30 e0       	ldi	r19, 0x00	; 0
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
  48:	4a e1       	ldi	r20, 0x1A	; 26
  4a:	4a 95       	dec	r20
  4c:	f1 f7       	brne	.-4      	; 0x4a <var_delay_10us+0xa>
  4e:	00 c0       	rjmp	.+0      	; 0x50 <var_delay_10us+0x10>
  50:	2f 5f       	subi	r18, 0xFF	; 255
  52:	3f 4f       	sbci	r19, 0xFF	; 255
  54:	82 17       	cp	r24, r18
  56:	93 07       	cpc	r25, r19
  58:	b9 f7       	brne	.-18     	; 0x48 <var_delay_10us+0x8>
  5a:	08 95       	ret

0000005c <piepsen>:
}

//Pieps
void piepsen(uint16_t n, uint16_t t)
{
  5c:	0f 93       	push	r16
  5e:	1f 93       	push	r17
  60:	cf 93       	push	r28
  62:	df 93       	push	r29
  64:	ec 01       	movw	r28, r24
  66:	8b 01       	movw	r16, r22
	MYDDR  |=  ((1<<PIEPA) | (1<<PIEPB));
  68:	87 b3       	in	r24, 0x17	; 23
  6a:	88 61       	ori	r24, 0x18	; 24
  6c:	87 bb       	out	0x17, r24	; 23
	MYPORT |=  (1<<PIEPA);
  6e:	c3 9a       	sbi	0x18, 3	; 24
	MYPORT &= ~(1<<PIEPB);
  70:	c4 98       	cbi	0x18, 4	; 24
	while(n)
  72:	20 97       	sbiw	r28, 0x00	; 0
  74:	41 f0       	breq	.+16     	; 0x86 <piepsen+0x2a>
	{
		n--;
  76:	21 97       	sbiw	r28, 0x01	; 1
		MYPIN |= ((1<<PIEPB) | (1<<PIEPA));
  78:	86 b3       	in	r24, 0x16	; 22
  7a:	88 61       	ori	r24, 0x18	; 24
  7c:	86 bb       	out	0x16, r24	; 22
		var_delay_10us(t);
  7e:	c8 01       	movw	r24, r16
  80:	df df       	rcall	.-66     	; 0x40 <var_delay_10us>
void piepsen(uint16_t n, uint16_t t)
{
	MYDDR  |=  ((1<<PIEPA) | (1<<PIEPB));
	MYPORT |=  (1<<PIEPA);
	MYPORT &= ~(1<<PIEPB);
	while(n)
  82:	20 97       	sbiw	r28, 0x00	; 0
  84:	c1 f7       	brne	.-16     	; 0x76 <piepsen+0x1a>
	{
		n--;
		MYPIN |= ((1<<PIEPB) | (1<<PIEPA));
		var_delay_10us(t);
	}
	MYPORT &= ~((1<<PIEPA) | (1<<PIEPB));
  86:	88 b3       	in	r24, 0x18	; 24
  88:	87 7e       	andi	r24, 0xE7	; 231
  8a:	88 bb       	out	0x18, r24	; 24
  8c:	8a e1       	ldi	r24, 0x1A	; 26
  8e:	8a 95       	dec	r24
  90:	f1 f7       	brne	.-4      	; 0x8e <piepsen+0x32>
  92:	00 c0       	rjmp	.+0      	; 0x94 <piepsen+0x38>
	_delay_us(10);
	// PINSTATE: booth piezopins are GND
}
  94:	df 91       	pop	r29
  96:	cf 91       	pop	r28
  98:	1f 91       	pop	r17
  9a:	0f 91       	pop	r16
  9c:	08 95       	ret

0000009e <get_darkness>:
 //How dark is it
uint16_t get_darkness()
{
	uint16_t darkness = 0;
	//booth junctions invers charging
	MYDDR  |=  ((1<<LEDANODE1) | (1<<LEDANODE2) | (1<<LEDKATHODES));
  9e:	87 b3       	in	r24, 0x17	; 23
  a0:	87 60       	ori	r24, 0x07	; 7
  a2:	87 bb       	out	0x17, r24	; 23
	MYPORT &= ~((1<<LEDANODE1) | (1<<LEDANODE2));
  a4:	88 b3       	in	r24, 0x18	; 24
  a6:	8c 7f       	andi	r24, 0xFC	; 252
  a8:	88 bb       	out	0x18, r24	; 24
	MYPORT |=  (1<<LEDKATHODES);
  aa:	c2 9a       	sbi	0x18, 2	; 24
  ac:	8a e1       	ldi	r24, 0x1A	; 26
  ae:	8a 95       	dec	r24
  b0:	f1 f7       	brne	.-4      	; 0xae <get_darkness+0x10>
  b2:	00 c0       	rjmp	.+0      	; 0xb4 <get_darkness+0x16>
	_delay_us(10);
	//discharge junctions to HIGH
	MYDDR &= ~((1<<LEDANODE1 | 1<<LEDANODE2));
  b4:	87 b3       	in	r24, 0x17	; 23
  b6:	8c 7f       	andi	r24, 0xFC	; 252
  b8:	87 bb       	out	0x17, r24	; 23
	while(!(MYPIN & ((1<<LEDANODE1) | (1<<LEDANODE2))) && (darkness < MAXDARKNESS))
  ba:	86 b3       	in	r24, 0x16	; 22
  bc:	83 70       	andi	r24, 0x03	; 3
  be:	81 f4       	brne	.+32     	; 0xe0 <get_darkness+0x42>
  c0:	20 e0       	ldi	r18, 0x00	; 0
  c2:	30 e0       	ldi	r19, 0x00	; 0
	{
		darkness++;
  c4:	2f 5f       	subi	r18, 0xFF	; 255
  c6:	3f 4f       	sbci	r19, 0xFF	; 255
  c8:	8a e1       	ldi	r24, 0x1A	; 26
  ca:	8a 95       	dec	r24
  cc:	f1 f7       	brne	.-4      	; 0xca <get_darkness+0x2c>
  ce:	00 c0       	rjmp	.+0      	; 0xd0 <get_darkness+0x32>
	MYPORT &= ~((1<<LEDANODE1) | (1<<LEDANODE2));
	MYPORT |=  (1<<LEDKATHODES);
	_delay_us(10);
	//discharge junctions to HIGH
	MYDDR &= ~((1<<LEDANODE1 | 1<<LEDANODE2));
	while(!(MYPIN & ((1<<LEDANODE1) | (1<<LEDANODE2))) && (darkness < MAXDARKNESS))
  d0:	96 b3       	in	r25, 0x16	; 22
  d2:	93 70       	andi	r25, 0x03	; 3
  d4:	39 f4       	brne	.+14     	; 0xe4 <get_darkness+0x46>
  d6:	20 32       	cpi	r18, 0x20	; 32
  d8:	8e e4       	ldi	r24, 0x4E	; 78
  da:	38 07       	cpc	r19, r24
  dc:	99 f7       	brne	.-26     	; 0xc4 <get_darkness+0x26>
  de:	02 c0       	rjmp	.+4      	; 0xe4 <get_darkness+0x46>
}

 //How dark is it
uint16_t get_darkness()
{
	uint16_t darkness = 0;
  e0:	20 e0       	ldi	r18, 0x00	; 0
  e2:	30 e0       	ldi	r19, 0x00	; 0
	while(!(MYPIN & ((1<<LEDANODE1) | (1<<LEDANODE2))) && (darkness < MAXDARKNESS))
	{
		darkness++;
		_delay_us(10);
	}
	MYPORT &= ~(1<<LEDKATHODES);
  e4:	c2 98       	cbi	0x18, 2	; 24
	MYPORT &= ~((1<<LEDANODE1) | (1<<LEDANODE2));
  e6:	88 b3       	in	r24, 0x18	; 24
  e8:	8c 7f       	andi	r24, 0xFC	; 252
  ea:	88 bb       	out	0x18, r24	; 24
	MYDDR  |=  ((1<<LEDANODE1) | (1<<LEDANODE2) | (1<<LEDKATHODES));
  ec:	87 b3       	in	r24, 0x17	; 23
  ee:	87 60       	ori	r24, 0x07	; 7
  f0:	87 bb       	out	0x17, r24	; 23
	return(darkness);
	// PINSTATE: anodes are GND, kathodes are GND
}
  f2:	c9 01       	movw	r24, r18
  f4:	08 95       	ret

000000f6 <flash_leds>:

 //Flash the LEDs
 void flash_leds(uint16_t ontime)
 {
	 MYDDR  |= ((1<<LEDANODE1) | (1<<LEDANODE2) | (1<<LEDKATHODES));
  f6:	27 b3       	in	r18, 0x17	; 23
  f8:	27 60       	ori	r18, 0x07	; 7
  fa:	27 bb       	out	0x17, r18	; 23
	 MYPORT &= ~(1<<LEDKATHODES);
  fc:	c2 98       	cbi	0x18, 2	; 24
	 MYPORT |= ((1<<LEDANODE1) | (1<<LEDANODE2));
  fe:	28 b3       	in	r18, 0x18	; 24
 100:	23 60       	ori	r18, 0x03	; 3
 102:	28 bb       	out	0x18, r18	; 24
	 var_delay_10us(ontime);
 104:	9d df       	rcall	.-198    	; 0x40 <var_delay_10us>
	 MYPORT &= ~((1<<LEDANODE1) | (1<<LEDANODE2));
 106:	88 b3       	in	r24, 0x18	; 24
 108:	8c 7f       	andi	r24, 0xFC	; 252
 10a:	88 bb       	out	0x18, r24	; 24
 10c:	08 95       	ret

0000010e <init_wdt>:

// WDT-Interrupt-init
// START 8s TIMER, current is 6uA
void init_wdt()
{
	cli();
 10e:	f8 94       	cli
	MCUSR &= ~(1<<WDRF);
 110:	84 b7       	in	r24, 0x34	; 52
 112:	87 7f       	andi	r24, 0xF7	; 247
 114:	84 bf       	out	0x34, r24	; 52
	WDTCR |= ((1<<WDIE) | (1<<WDP3) | (1<<WDP0)) ;
 116:	81 b5       	in	r24, 0x21	; 33
 118:	81 66       	ori	r24, 0x61	; 97
 11a:	81 bd       	out	0x21, r24	; 33
	wdt_reset();
 11c:	a8 95       	wdr
	sei();
 11e:	78 94       	sei
 120:	08 95       	ret

00000122 <__vector_12>:
}


// WDT-Interrupt, w<keup from sleeping without RESET
ISR(WDT_vect)
{
 122:	1f 92       	push	r1
 124:	0f 92       	push	r0
 126:	0f b6       	in	r0, 0x3f	; 63
 128:	0f 92       	push	r0
 12a:	11 24       	eor	r1, r1
 12c:	8f 93       	push	r24
 12e:	9f 93       	push	r25
	wdtcnt++;
 130:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
 134:	90 91 61 00 	lds	r25, 0x0061	; 0x800061 <__DATA_REGION_ORIGIN__+0x1>
 138:	01 96       	adiw	r24, 0x01	; 1
 13a:	90 93 61 00 	sts	0x0061, r25	; 0x800061 <__DATA_REGION_ORIGIN__+0x1>
 13e:	80 93 60 00 	sts	0x0060, r24	; 0x800060 <__DATA_REGION_ORIGIN__>
}
 142:	9f 91       	pop	r25
 144:	8f 91       	pop	r24
 146:	0f 90       	pop	r0
 148:	0f be       	out	0x3f, r0	; 63
 14a:	0f 90       	pop	r0
 14c:	1f 90       	pop	r1
 14e:	18 95       	reti

00000150 <main>:

int main(void)
{
    // init
	MYDDR |= ((1<<PIEPA) | (1<<PIEPB));
 150:	87 b3       	in	r24, 0x17	; 23
 152:	88 61       	ori	r24, 0x18	; 24
 154:	87 bb       	out	0x17, r24	; 23
	MYDDR |= (1<<LEDKATHODES);
 156:	ba 9a       	sbi	0x17, 2	; 23
	
	// LOWLIGHT LEDs VIA PULLUP
	MYPORT |= (1<<LEDANODE1);
 158:	c0 9a       	sbi	0x18, 0	; 24
	MYPORT |= (1<<LEDANODE2);
 15a:	c1 9a       	sbi	0x18, 1	; 24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 15c:	2f ef       	ldi	r18, 0xFF	; 255
 15e:	49 e6       	ldi	r20, 0x69	; 105
 160:	68 e1       	ldi	r22, 0x18	; 24
 162:	21 50       	subi	r18, 0x01	; 1
 164:	40 40       	sbci	r20, 0x00	; 0
 166:	60 40       	sbci	r22, 0x00	; 0
 168:	e1 f7       	brne	.-8      	; 0x162 <main+0x12>
 16a:	00 c0       	rjmp	.+0      	; 0x16c <main+0x1c>
 16c:	00 00       	nop
	_delay_ms(1000);
	MYPORT &= ~(1<<LEDANODE1);
 16e:	c0 98       	cbi	0x18, 0	; 24
	MYPORT &= ~(1<<LEDANODE2);
 170:	c1 98       	cbi	0x18, 1	; 24
	// PINSTATE: anodes are HiZ, kathodes and piezopins are GND
	
	set_sleep_mode(SLEEP_MODE_PWR_DOWN);
 172:	85 b7       	in	r24, 0x35	; 53
 174:	87 7e       	andi	r24, 0xE7	; 231
 176:	80 61       	ori	r24, 0x10	; 16
 178:	85 bf       	out	0x35, r24	; 53
	init_wdt();
 17a:	c9 df       	rcall	.-110    	; 0x10e <init_wdt>
			MYPORT &= ~(1<<PIEPB);
			uint16_t lfsr_state = 1;
			for (uint16_t i=0; i<44100; i++)
			{
				_delay_us(23);
				lfsr_state=(lfsr_state >> 1)^(-(lfsr_state & 1) & 0xB400u); // nach E.Galois
 17c:	c1 2c       	mov	r12, r1
 17e:	0f 2e       	mov	r0, r31
 180:	f4 eb       	ldi	r31, 0xB4	; 180
 182:	df 2e       	mov	r13, r31
 184:	f0 2d       	mov	r31, r0
			// make 10s noise filtered with 2 LFSR (flanger)
			MYDDR  |=  ((1<<PIEPA) | (1<<PIEPB));
			MYPORT |=  (1<<PIEPA);
			MYPORT |=  (1<<PIEPB);
			uint16_t lfsr_stateA = 44257; // Startwert für A
			uint16_t lfsr_stateB = 38051; // Wert 100 Schritte vor A (B hat 2,3ms Vorsprung vor A)
 186:	03 ea       	ldi	r16, 0xA3	; 163
 188:	14 e9       	ldi	r17, 0x94	; 148
			
			// make 10s noise filtered with 2 LFSR (flanger)
			MYDDR  |=  ((1<<PIEPA) | (1<<PIEPB));
			MYPORT |=  (1<<PIEPA);
			MYPORT |=  (1<<PIEPB);
			uint16_t lfsr_stateA = 44257; // Startwert für A
 18a:	d1 ee       	ldi	r29, 0xE1	; 225
 18c:	cc ea       	ldi	r28, 0xAC	; 172
	init_wdt();
		
	// Job	
	while(1) 
    {
		if (wdtcnt == 1)
 18e:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
 192:	90 91 61 00 	lds	r25, 0x0061	; 0x800061 <__DATA_REGION_ORIGIN__+0x1>
 196:	01 97       	sbiw	r24, 0x01	; 1
 198:	c1 f4       	brne	.+48     	; 0x1ca <main+0x7a>
 19a:	0f 2e       	mov	r0, r31
 19c:	f8 ee       	ldi	r31, 0xE8	; 232
 19e:	ef 2e       	mov	r14, r31
 1a0:	f3 e0       	ldi	r31, 0x03	; 3
 1a2:	ff 2e       	mov	r15, r31
 1a4:	f0 2d       	mov	r31, r0
		{
			for (uint16_t i=0; i<1000; i++)
			{
				piepsen(10, (5+(get_darkness()>>3)));
 1a6:	7b df       	rcall	.-266    	; 0x9e <get_darkness>
 1a8:	96 95       	lsr	r25
 1aa:	87 95       	ror	r24
 1ac:	96 95       	lsr	r25
 1ae:	87 95       	ror	r24
 1b0:	96 95       	lsr	r25
 1b2:	87 95       	ror	r24
 1b4:	bc 01       	movw	r22, r24
 1b6:	6b 5f       	subi	r22, 0xFB	; 251
 1b8:	7f 4f       	sbci	r23, 0xFF	; 255
 1ba:	8a e0       	ldi	r24, 0x0A	; 10
 1bc:	90 e0       	ldi	r25, 0x00	; 0
 1be:	4e df       	rcall	.-356    	; 0x5c <piepsen>
 1c0:	81 e0       	ldi	r24, 0x01	; 1
 1c2:	e8 1a       	sub	r14, r24
 1c4:	f1 08       	sbc	r15, r1
	// Job	
	while(1) 
    {
		if (wdtcnt == 1)
		{
			for (uint16_t i=0; i<1000; i++)
 1c6:	79 f7       	brne	.-34     	; 0x1a6 <main+0x56>
 1c8:	e6 c0       	rjmp	.+460    	; 0x396 <__stack+0x137>
			{
				piepsen(10, (5+(get_darkness()>>3)));
			}			
		}
		// MAGIC!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
		else if (wdtcnt & 2U)
 1ca:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
 1ce:	90 91 61 00 	lds	r25, 0x0061	; 0x800061 <__DATA_REGION_ORIGIN__+0x1>
 1d2:	81 ff       	sbrs	r24, 1
 1d4:	6c c0       	rjmp	.+216    	; 0x2ae <__stack+0x4f>
		{
			// make 1s noise with LFSR
			MYDDR  |=  ((1<<PIEPA) | (1<<PIEPB));
 1d6:	87 b3       	in	r24, 0x17	; 23
 1d8:	88 61       	ori	r24, 0x18	; 24
 1da:	87 bb       	out	0x17, r24	; 23
			MYPORT |=  (1<<PIEPA);
 1dc:	c3 9a       	sbi	0x18, 3	; 24
			MYPORT &= ~(1<<PIEPB);
 1de:	c4 98       	cbi	0x18, 4	; 24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 1e0:	9d e3       	ldi	r25, 0x3D	; 61
 1e2:	9a 95       	dec	r25
 1e4:	f1 f7       	brne	.-4      	; 0x1e2 <main+0x92>
 1e6:	00 00       	nop
 1e8:	24 e4       	ldi	r18, 0x44	; 68
 1ea:	3c ea       	ldi	r19, 0xAC	; 172
			uint16_t lfsr_state = 1;
			for (uint16_t i=0; i<44100; i++)
			{
				_delay_us(23);
				lfsr_state=(lfsr_state >> 1)^(-(lfsr_state & 1) & 0xB400u); // nach E.Galois
 1ec:	8c 2d       	mov	r24, r12
 1ee:	9d 2d       	mov	r25, r13
 1f0:	15 c0       	rjmp	.+42     	; 0x21c <main+0xcc>
 1f2:	4d e3       	ldi	r20, 0x3D	; 61
 1f4:	4a 95       	dec	r20
 1f6:	f1 f7       	brne	.-4      	; 0x1f4 <main+0xa4>
 1f8:	00 00       	nop
 1fa:	ac 01       	movw	r20, r24
 1fc:	56 95       	lsr	r21
 1fe:	47 95       	ror	r20
 200:	81 70       	andi	r24, 0x01	; 1
 202:	99 27       	eor	r25, r25
 204:	91 95       	neg	r25
 206:	81 95       	neg	r24
 208:	91 09       	sbc	r25, r1
 20a:	88 27       	eor	r24, r24
 20c:	94 7b       	andi	r25, 0xB4	; 180
 20e:	84 27       	eor	r24, r20
 210:	95 27       	eor	r25, r21
				if (lfsr_state & 1)	MYPIN |= ((1<<PIEPB) | (1<<PIEPA));
 212:	80 ff       	sbrs	r24, 0
 214:	03 c0       	rjmp	.+6      	; 0x21c <main+0xcc>
 216:	46 b3       	in	r20, 0x16	; 22
 218:	48 61       	ori	r20, 0x18	; 24
 21a:	46 bb       	out	0x16, r20	; 22
 21c:	21 50       	subi	r18, 0x01	; 1
 21e:	31 09       	sbc	r19, r1
			// make 1s noise with LFSR
			MYDDR  |=  ((1<<PIEPA) | (1<<PIEPB));
			MYPORT |=  (1<<PIEPA);
			MYPORT &= ~(1<<PIEPB);
			uint16_t lfsr_state = 1;
			for (uint16_t i=0; i<44100; i++)
 220:	41 f7       	brne	.-48     	; 0x1f2 <main+0xa2>
			{
				_delay_us(23);
				lfsr_state=(lfsr_state >> 1)^(-(lfsr_state & 1) & 0xB400u); // nach E.Galois
				if (lfsr_state & 1)	MYPIN |= ((1<<PIEPB) | (1<<PIEPA));
			}
			MYPORT &= ~((1<<PIEPA) | (1<<PIEPB));
 222:	88 b3       	in	r24, 0x18	; 24
 224:	87 7e       	andi	r24, 0xE7	; 231
 226:	88 bb       	out	0x18, r24	; 24
			// PINSTATE: booth piezopins are GND
			
			piepsen(1000, 5);
 228:	65 e0       	ldi	r22, 0x05	; 5
 22a:	70 e0       	ldi	r23, 0x00	; 0
 22c:	88 ee       	ldi	r24, 0xE8	; 232
 22e:	93 e0       	ldi	r25, 0x03	; 3
 230:	15 df       	rcall	.-470    	; 0x5c <piepsen>
			
			// make 10s noise filtered with 2 LFSR (flanger)
			MYDDR  |=  ((1<<PIEPA) | (1<<PIEPB));
 232:	87 b3       	in	r24, 0x17	; 23
 234:	88 61       	ori	r24, 0x18	; 24
 236:	87 bb       	out	0x17, r24	; 23
			MYPORT |=  (1<<PIEPA);
 238:	c3 9a       	sbi	0x18, 3	; 24
			MYPORT |=  (1<<PIEPB);
 23a:	c4 9a       	sbi	0x18, 4	; 24
 23c:	e8 ec       	ldi	r30, 0xC8	; 200
 23e:	f0 e0       	ldi	r31, 0x00	; 0
			uint16_t lfsr_stateA = 44257; // Startwert für A
			uint16_t lfsr_stateB = 38051; // Wert 100 Schritte vor A (B hat 2,3ms Vorsprung vor A)
 240:	20 2f       	mov	r18, r16
 242:	31 2f       	mov	r19, r17
			
			// make 10s noise filtered with 2 LFSR (flanger)
			MYDDR  |=  ((1<<PIEPA) | (1<<PIEPB));
			MYPORT |=  (1<<PIEPA);
			MYPORT |=  (1<<PIEPB);
			uint16_t lfsr_stateA = 44257; // Startwert für A
 244:	8d 2f       	mov	r24, r29
 246:	9c 2f       	mov	r25, r28
 248:	2b c0       	rjmp	.+86     	; 0x2a0 <__stack+0x41>
 24a:	6d e3       	ldi	r22, 0x3D	; 61
 24c:	6a 95       	dec	r22
 24e:	f1 f7       	brne	.-4      	; 0x24c <main+0xfc>
 250:	00 00       	nop
			{
				for (uint16_t j=0; j<2205; j++)
				{
					_delay_us(23);
					// nach E.Galois
					lfsr_stateA=(lfsr_stateA >> 1)^(-(lfsr_stateA & 1) & 0xB400U);
 252:	bc 01       	movw	r22, r24
 254:	76 95       	lsr	r23
 256:	67 95       	ror	r22
 258:	81 70       	andi	r24, 0x01	; 1
 25a:	99 27       	eor	r25, r25
 25c:	91 95       	neg	r25
 25e:	81 95       	neg	r24
 260:	91 09       	sbc	r25, r1
 262:	88 27       	eor	r24, r24
 264:	94 7b       	andi	r25, 0xB4	; 180
 266:	86 27       	eor	r24, r22
 268:	97 27       	eor	r25, r23
					// jedes 200te Sample verpennen (Abstand A B verkürzt sich zu 0 und wird wieder länger)
					if (j != 1) lfsr_stateB=(lfsr_stateB >> 1)^(-(lfsr_stateB & 1) & 0xB400U);
 26a:	41 30       	cpi	r20, 0x01	; 1
 26c:	51 05       	cpc	r21, r1
 26e:	61 f0       	breq	.+24     	; 0x288 <__stack+0x29>
 270:	b9 01       	movw	r22, r18
 272:	76 95       	lsr	r23
 274:	67 95       	ror	r22
 276:	21 70       	andi	r18, 0x01	; 1
 278:	33 27       	eor	r19, r19
 27a:	31 95       	neg	r19
 27c:	21 95       	neg	r18
 27e:	31 09       	sbc	r19, r1
 280:	22 27       	eor	r18, r18
 282:	34 7b       	andi	r19, 0xB4	; 180
 284:	26 27       	eor	r18, r22
 286:	37 27       	eor	r19, r23
					// Mixer
					if (lfsr_stateA & 1) MYPIN |= (1<<PIEPA);
 288:	80 fd       	sbrc	r24, 0
 28a:	b3 9a       	sbi	0x16, 3	; 22
					if (lfsr_stateB & 1) MYPIN |= (1<<PIEPB);
 28c:	20 fd       	sbrc	r18, 0
 28e:	b4 9a       	sbi	0x16, 4	; 22
			MYPORT |=  (1<<PIEPB);
			uint16_t lfsr_stateA = 44257; // Startwert für A
			uint16_t lfsr_stateB = 38051; // Wert 100 Schritte vor A (B hat 2,3ms Vorsprung vor A)
			for (uint16_t i=0; i<200; i++)
			{
				for (uint16_t j=0; j<2205; j++)
 290:	4f 5f       	subi	r20, 0xFF	; 255
 292:	5f 4f       	sbci	r21, 0xFF	; 255
 294:	4d 39       	cpi	r20, 0x9D	; 157
 296:	68 e0       	ldi	r22, 0x08	; 8
 298:	56 07       	cpc	r21, r22
 29a:	b9 f6       	brne	.-82     	; 0x24a <main+0xfa>
 29c:	31 97       	sbiw	r30, 0x01	; 1
			MYDDR  |=  ((1<<PIEPA) | (1<<PIEPB));
			MYPORT |=  (1<<PIEPA);
			MYPORT |=  (1<<PIEPB);
			uint16_t lfsr_stateA = 44257; // Startwert für A
			uint16_t lfsr_stateB = 38051; // Wert 100 Schritte vor A (B hat 2,3ms Vorsprung vor A)
			for (uint16_t i=0; i<200; i++)
 29e:	19 f0       	breq	.+6      	; 0x2a6 <__stack+0x47>
			MYPORT &= ~(1<<PIEPB);
			uint16_t lfsr_state = 1;
			for (uint16_t i=0; i<44100; i++)
			{
				_delay_us(23);
				lfsr_state=(lfsr_state >> 1)^(-(lfsr_state & 1) & 0xB400u); // nach E.Galois
 2a0:	40 e0       	ldi	r20, 0x00	; 0
 2a2:	50 e0       	ldi	r21, 0x00	; 0
 2a4:	d2 cf       	rjmp	.-92     	; 0x24a <main+0xfa>
					// Mixer
					if (lfsr_stateA & 1) MYPIN |= (1<<PIEPA);
					if (lfsr_stateB & 1) MYPIN |= (1<<PIEPB);
				}
			}
			MYPORT &= ~((1<<PIEPA) | (1<<PIEPB));
 2a6:	88 b3       	in	r24, 0x18	; 24
 2a8:	87 7e       	andi	r24, 0xE7	; 231
 2aa:	88 bb       	out	0x18, r24	; 24
 2ac:	74 c0       	rjmp	.+232    	; 0x396 <__stack+0x137>
			// PINSTATE: booth piezopins are GND
		// MAGIC END!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!	
			
		}
		
		else if(wdtcnt & 4U)
 2ae:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
 2b2:	90 91 61 00 	lds	r25, 0x0061	; 0x800061 <__DATA_REGION_ORIGIN__+0x1>
 2b6:	82 ff       	sbrs	r24, 2
 2b8:	33 c0       	rjmp	.+102    	; 0x320 <__stack+0xc1>
		{
			piepsen(1000, 5);
 2ba:	65 e0       	ldi	r22, 0x05	; 5
 2bc:	70 e0       	ldi	r23, 0x00	; 0
 2be:	88 ee       	ldi	r24, 0xE8	; 232
 2c0:	93 e0       	ldi	r25, 0x03	; 3
 2c2:	cc de       	rcall	.-616    	; 0x5c <piepsen>
			piepsen(25, 200);
 2c4:	68 ec       	ldi	r22, 0xC8	; 200
 2c6:	70 e0       	ldi	r23, 0x00	; 0
 2c8:	89 e1       	ldi	r24, 0x19	; 25
 2ca:	90 e0       	ldi	r25, 0x00	; 0
 2cc:	c7 de       	rcall	.-626    	; 0x5c <piepsen>
			piepsen(50, 100);
 2ce:	64 e6       	ldi	r22, 0x64	; 100
 2d0:	70 e0       	ldi	r23, 0x00	; 0
 2d2:	82 e3       	ldi	r24, 0x32	; 50
 2d4:	90 e0       	ldi	r25, 0x00	; 0
 2d6:	c2 de       	rcall	.-636    	; 0x5c <piepsen>
			piepsen(100, 50);
 2d8:	62 e3       	ldi	r22, 0x32	; 50
 2da:	70 e0       	ldi	r23, 0x00	; 0
 2dc:	84 e6       	ldi	r24, 0x64	; 100
 2de:	90 e0       	ldi	r25, 0x00	; 0
 2e0:	bd de       	rcall	.-646    	; 0x5c <piepsen>
			piepsen(200, 25);
 2e2:	69 e1       	ldi	r22, 0x19	; 25
 2e4:	70 e0       	ldi	r23, 0x00	; 0
 2e6:	88 ec       	ldi	r24, 0xC8	; 200
 2e8:	90 e0       	ldi	r25, 0x00	; 0
 2ea:	b8 de       	rcall	.-656    	; 0x5c <piepsen>
			piepsen(500, 10);
 2ec:	6a e0       	ldi	r22, 0x0A	; 10
 2ee:	70 e0       	ldi	r23, 0x00	; 0
 2f0:	84 ef       	ldi	r24, 0xF4	; 244
 2f2:	91 e0       	ldi	r25, 0x01	; 1
 2f4:	b3 de       	rcall	.-666    	; 0x5c <piepsen>
			piepsen(600, 8);
 2f6:	68 e0       	ldi	r22, 0x08	; 8
 2f8:	70 e0       	ldi	r23, 0x00	; 0
 2fa:	88 e5       	ldi	r24, 0x58	; 88
 2fc:	92 e0       	ldi	r25, 0x02	; 2
 2fe:	ae de       	rcall	.-676    	; 0x5c <piepsen>
			piepsen(700, 7);
 300:	67 e0       	ldi	r22, 0x07	; 7
 302:	70 e0       	ldi	r23, 0x00	; 0
 304:	8c eb       	ldi	r24, 0xBC	; 188
 306:	92 e0       	ldi	r25, 0x02	; 2
 308:	a9 de       	rcall	.-686    	; 0x5c <piepsen>
			piepsen(800, 6);
 30a:	66 e0       	ldi	r22, 0x06	; 6
 30c:	70 e0       	ldi	r23, 0x00	; 0
 30e:	80 e2       	ldi	r24, 0x20	; 32
 310:	93 e0       	ldi	r25, 0x03	; 3
 312:	a4 de       	rcall	.-696    	; 0x5c <piepsen>
			piepsen(1000, 5);
 314:	65 e0       	ldi	r22, 0x05	; 5
 316:	70 e0       	ldi	r23, 0x00	; 0
 318:	88 ee       	ldi	r24, 0xE8	; 232
 31a:	93 e0       	ldi	r25, 0x03	; 3
 31c:	9f de       	rcall	.-706    	; 0x5c <piepsen>
 31e:	3b c0       	rjmp	.+118    	; 0x396 <__stack+0x137>
		}
		
		else if (wdtcnt & 8U)
 320:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
 324:	90 91 61 00 	lds	r25, 0x0061	; 0x800061 <__DATA_REGION_ORIGIN__+0x1>
 328:	83 ff       	sbrs	r24, 3
 32a:	23 c0       	rjmp	.+70     	; 0x372 <__stack+0x113>
		{
			piepsen(600, 40);
 32c:	68 e2       	ldi	r22, 0x28	; 40
 32e:	70 e0       	ldi	r23, 0x00	; 0
 330:	88 e5       	ldi	r24, 0x58	; 88
 332:	92 e0       	ldi	r25, 0x02	; 2
 334:	93 de       	rcall	.-730    	; 0x5c <piepsen>
			piepsen(800, 30);
 336:	6e e1       	ldi	r22, 0x1E	; 30
 338:	70 e0       	ldi	r23, 0x00	; 0
 33a:	80 e2       	ldi	r24, 0x20	; 32
 33c:	93 e0       	ldi	r25, 0x03	; 3
 33e:	8e de       	rcall	.-740    	; 0x5c <piepsen>
			piepsen(600, 40);
 340:	68 e2       	ldi	r22, 0x28	; 40
 342:	70 e0       	ldi	r23, 0x00	; 0
 344:	88 e5       	ldi	r24, 0x58	; 88
 346:	92 e0       	ldi	r25, 0x02	; 2
 348:	89 de       	rcall	.-750    	; 0x5c <piepsen>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 34a:	8f ef       	ldi	r24, 0xFF	; 255
 34c:	9b ed       	ldi	r25, 0xDB	; 219
 34e:	25 e0       	ldi	r18, 0x05	; 5
 350:	81 50       	subi	r24, 0x01	; 1
 352:	90 40       	sbci	r25, 0x00	; 0
 354:	20 40       	sbci	r18, 0x00	; 0
 356:	e1 f7       	brne	.-8      	; 0x350 <__stack+0xf1>
 358:	00 c0       	rjmp	.+0      	; 0x35a <__stack+0xfb>
 35a:	00 00       	nop
			_delay_ms(240);
			piepsen(600, 40);
 35c:	68 e2       	ldi	r22, 0x28	; 40
 35e:	70 e0       	ldi	r23, 0x00	; 0
 360:	88 e5       	ldi	r24, 0x58	; 88
 362:	92 e0       	ldi	r25, 0x02	; 2
 364:	7b de       	rcall	.-778    	; 0x5c <piepsen>
			piepsen(800, 30);
 366:	6e e1       	ldi	r22, 0x1E	; 30
 368:	70 e0       	ldi	r23, 0x00	; 0
 36a:	80 e2       	ldi	r24, 0x20	; 32
 36c:	93 e0       	ldi	r25, 0x03	; 3
 36e:	76 de       	rcall	.-788    	; 0x5c <piepsen>
 370:	12 c0       	rjmp	.+36     	; 0x396 <__stack+0x137>
			
		}
		
		else if (wdtcnt & 16U)
 372:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
 376:	90 91 61 00 	lds	r25, 0x0061	; 0x800061 <__DATA_REGION_ORIGIN__+0x1>
 37a:	84 ff       	sbrs	r24, 4
 37c:	0c c0       	rjmp	.+24     	; 0x396 <__stack+0x137>
		{
			piepsen(300, 40);
 37e:	68 e2       	ldi	r22, 0x28	; 40
 380:	70 e0       	ldi	r23, 0x00	; 0
 382:	8c e2       	ldi	r24, 0x2C	; 44
 384:	91 e0       	ldi	r25, 0x01	; 1
 386:	6a de       	rcall	.-812    	; 0x5c <piepsen>
			flash_leds(get_darkness());
 388:	8a de       	rcall	.-748    	; 0x9e <get_darkness>
 38a:	b5 de       	rcall	.-662    	; 0xf6 <flash_leds>
			piepsen(400, 30);
 38c:	6e e1       	ldi	r22, 0x1E	; 30
 38e:	70 e0       	ldi	r23, 0x00	; 0
 390:	80 e9       	ldi	r24, 0x90	; 144
 392:	91 e0       	ldi	r25, 0x01	; 1
 394:	63 de       	rcall	.-826    	; 0x5c <piepsen>
		}
		else;
		sei();
 396:	78 94       	sei
		sleep_mode();
 398:	85 b7       	in	r24, 0x35	; 53
 39a:	80 62       	ori	r24, 0x20	; 32
 39c:	85 bf       	out	0x35, r24	; 53
 39e:	88 95       	sleep
 3a0:	85 b7       	in	r24, 0x35	; 53
 3a2:	8f 7d       	andi	r24, 0xDF	; 223
 3a4:	85 bf       	out	0x35, r24	; 53
		cli();
 3a6:	f8 94       	cli
	}
 3a8:	f2 ce       	rjmp	.-540    	; 0x18e <main+0x3e>

000003aa <_exit>:
 3aa:	f8 94       	cli

000003ac <__stop_program>:
 3ac:	ff cf       	rjmp	.-2      	; 0x3ac <__stop_program>
