rom_ip.v,verilog,xil_defaultlib,../../../../rom_test.gen/sources_1/ip/rom_ip/sim/rom_ip.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
