2018-05-25 09:58:34,682 INFO The file: ./tests\TRS.RTECONFIG.CHECK.002.1\input\ASWC_A26\arxml\ASWC_A26.aswc.arxml is well-formed
2018-05-25 09:58:34,697 INFO The file: ./tests\TRS.RTECONFIG.CHECK.002.1\input\ASWC_A26\arxml\ASWC_A26.aswc.arxml is valid with the provided xsd schema
2018-05-25 09:58:34,697 INFO The file: ./tests\TRS.RTECONFIG.CHECK.002.1\rte_config\ExempleEventsConstraints.xml is well-formed
2018-05-25 09:58:34,697 INFO The file: ./tests\TRS.RTECONFIG.CHECK.002.1\rte_config\ExempleEventsConstraints.xml is valid with the provided xsd schema
2018-05-25 09:58:34,697 INFO The file: ./tests\TRS.RTECONFIG.CHECK.002.1\rte_config\ExempleSwcAllocation.xml is well-formed
2018-05-25 09:58:34,697 WARNING The file: ./tests\TRS.RTECONFIG.CHECK.002.1\rte_config\ExempleSwcAllocation.xml is NOT valid with the provided xsd schema
2018-05-25 09:58:34,697 INFO The file: ./tests\TRS.RTECONFIG.CHECK.002.1\rte_config\ExempleEventsConstraints.xml is well-formed
2018-05-25 09:58:34,697 WARNING The file: ./tests\TRS.RTECONFIG.CHECK.002.1\rte_config\ExempleEventsConstraints.xml is NOT valid with the provided xsd schema
2018-05-25 09:58:34,697 INFO The file: ./tests\TRS.RTECONFIG.CHECK.002.1\rte_config\ExempleSwcAllocation.xml is well-formed
2018-05-25 09:58:34,697 INFO The file: ./tests\TRS.RTECONFIG.CHECK.002.1\rte_config\ExempleSwcAllocation.xml is valid with the provided xsd schema
