<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/sam0_common/include/cmsis/saml21/include/instance/dsu.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_8a5890fbb7b122a90f356d448a51e7c5.html">sam0_common</a></li><li class="navelem"><a class="el" href="dir_88fcb9d0f54a094aff6c26b28e4b4de0.html">include</a></li><li class="navelem"><a class="el" href="dir_d70cd3d7f2d394ee3dc5252ded1ef40b.html">cmsis</a></li><li class="navelem"><a class="el" href="dir_ae49d243095018e016cf1af9d42af9ba.html">saml21</a></li><li class="navelem"><a class="el" href="dir_009dcca423445cc190b3fe85209c64a3.html">include</a></li><li class="navelem"><a class="el" href="dir_11e95a94d3f9556f110b58f7563aecc7.html">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">dsu.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Instance description for DSU.  
<a href="#details">More...</a></p>

<p><a href="saml21_2include_2instance_2dsu_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ae17c72b6a745f941327bfa46a6692ce8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="saml21_2include_2instance_2dsu_8h.html#ae17c72b6a745f941327bfa46a6692ce8">REG_DSU_CTRL</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga12995cc01a255235621d0597f60fc214">WoReg8</a> *)0x41002000U)</td></tr>
<tr class="memdesc:ae17c72b6a745f941327bfa46a6692ce8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DSU) Control  <a href="#ae17c72b6a745f941327bfa46a6692ce8">More...</a><br /></td></tr>
<tr class="separator:ae17c72b6a745f941327bfa46a6692ce8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae06d68d5e28613ccb51ed17dca062817"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="saml21_2include_2instance_2dsu_8h.html#ae06d68d5e28613ccb51ed17dca062817">REG_DSU_STATUSA</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x41002001U)</td></tr>
<tr class="memdesc:ae06d68d5e28613ccb51ed17dca062817"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DSU) Status A  <a href="#ae06d68d5e28613ccb51ed17dca062817">More...</a><br /></td></tr>
<tr class="separator:ae06d68d5e28613ccb51ed17dca062817"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fc027dd9bd0cec26cf63d267fe154f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="saml21_2include_2instance_2dsu_8h.html#a0fc027dd9bd0cec26cf63d267fe154f7">REG_DSU_STATUSB</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> *)0x41002002U)</td></tr>
<tr class="memdesc:a0fc027dd9bd0cec26cf63d267fe154f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DSU) Status B  <a href="#a0fc027dd9bd0cec26cf63d267fe154f7">More...</a><br /></td></tr>
<tr class="separator:a0fc027dd9bd0cec26cf63d267fe154f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ee1fbb234a693105acadc785d24efae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="saml21_2include_2instance_2dsu_8h.html#a2ee1fbb234a693105acadc785d24efae">REG_DSU_ADDR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x41002004U)</td></tr>
<tr class="memdesc:a2ee1fbb234a693105acadc785d24efae"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DSU) Address  <a href="#a2ee1fbb234a693105acadc785d24efae">More...</a><br /></td></tr>
<tr class="separator:a2ee1fbb234a693105acadc785d24efae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacdf19047f3059012446eb9563bc9e2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="saml21_2include_2instance_2dsu_8h.html#aacdf19047f3059012446eb9563bc9e2e">REG_DSU_LENGTH</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x41002008U)</td></tr>
<tr class="memdesc:aacdf19047f3059012446eb9563bc9e2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DSU) Length  <a href="#aacdf19047f3059012446eb9563bc9e2e">More...</a><br /></td></tr>
<tr class="separator:aacdf19047f3059012446eb9563bc9e2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4dea8f8bf99b393b669470fcd047ace"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="saml21_2include_2instance_2dsu_8h.html#af4dea8f8bf99b393b669470fcd047ace">REG_DSU_DATA</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x4100200CU)</td></tr>
<tr class="memdesc:af4dea8f8bf99b393b669470fcd047ace"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DSU) Data  <a href="#af4dea8f8bf99b393b669470fcd047ace">More...</a><br /></td></tr>
<tr class="separator:af4dea8f8bf99b393b669470fcd047ace"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30c2baa6ed6e0977650fa2db6619919f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="saml21_2include_2instance_2dsu_8h.html#a30c2baa6ed6e0977650fa2db6619919f">REG_DSU_DCC0</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x41002010U)</td></tr>
<tr class="memdesc:a30c2baa6ed6e0977650fa2db6619919f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DSU) Debug Communication Channel 0  <a href="#a30c2baa6ed6e0977650fa2db6619919f">More...</a><br /></td></tr>
<tr class="separator:a30c2baa6ed6e0977650fa2db6619919f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a593d74e4d66b106f7deec50cf190a7fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="saml21_2include_2instance_2dsu_8h.html#a593d74e4d66b106f7deec50cf190a7fd">REG_DSU_DCC1</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x41002014U)</td></tr>
<tr class="memdesc:a593d74e4d66b106f7deec50cf190a7fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DSU) Debug Communication Channel 1  <a href="#a593d74e4d66b106f7deec50cf190a7fd">More...</a><br /></td></tr>
<tr class="separator:a593d74e4d66b106f7deec50cf190a7fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed16fccc4ab0e060b2a3dbaddd7b683a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="saml21_2include_2instance_2dsu_8h.html#aed16fccc4ab0e060b2a3dbaddd7b683a">REG_DSU_DID</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>  *)0x41002018U)</td></tr>
<tr class="memdesc:aed16fccc4ab0e060b2a3dbaddd7b683a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DSU) Device Identification  <a href="#aed16fccc4ab0e060b2a3dbaddd7b683a">More...</a><br /></td></tr>
<tr class="separator:aed16fccc4ab0e060b2a3dbaddd7b683a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc9c7975417aca11b4e82f7e4ecbb27c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="saml21_2include_2instance_2dsu_8h.html#afc9c7975417aca11b4e82f7e4ecbb27c">REG_DSU_DCFG0</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x410020F0U)</td></tr>
<tr class="memdesc:afc9c7975417aca11b4e82f7e4ecbb27c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DSU) Device Configuration 0  <a href="#afc9c7975417aca11b4e82f7e4ecbb27c">More...</a><br /></td></tr>
<tr class="separator:afc9c7975417aca11b4e82f7e4ecbb27c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a920389ceb50b0579bcfdc38919e19e94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="saml21_2include_2instance_2dsu_8h.html#a920389ceb50b0579bcfdc38919e19e94">REG_DSU_DCFG1</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x410020F4U)</td></tr>
<tr class="memdesc:a920389ceb50b0579bcfdc38919e19e94"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DSU) Device Configuration 1  <a href="#a920389ceb50b0579bcfdc38919e19e94">More...</a><br /></td></tr>
<tr class="separator:a920389ceb50b0579bcfdc38919e19e94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8af65a30bc18e5ff87c52e6177300f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="saml21_2include_2instance_2dsu_8h.html#ad8af65a30bc18e5ff87c52e6177300f8">REG_DSU_ENTRY0</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>  *)0x41003000U)</td></tr>
<tr class="memdesc:ad8af65a30bc18e5ff87c52e6177300f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DSU) Coresight ROM Table Entry 0  <a href="#ad8af65a30bc18e5ff87c52e6177300f8">More...</a><br /></td></tr>
<tr class="separator:ad8af65a30bc18e5ff87c52e6177300f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b38af2a82d68d8a73c22296df883346"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="saml21_2include_2instance_2dsu_8h.html#a1b38af2a82d68d8a73c22296df883346">REG_DSU_ENTRY1</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>  *)0x41003004U)</td></tr>
<tr class="memdesc:a1b38af2a82d68d8a73c22296df883346"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DSU) Coresight ROM Table Entry 1  <a href="#a1b38af2a82d68d8a73c22296df883346">More...</a><br /></td></tr>
<tr class="separator:a1b38af2a82d68d8a73c22296df883346"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7396a90608b11defadbff9f636863a1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="saml21_2include_2instance_2dsu_8h.html#a7396a90608b11defadbff9f636863a1c">REG_DSU_END</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>  *)0x41003008U)</td></tr>
<tr class="memdesc:a7396a90608b11defadbff9f636863a1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DSU) Coresight ROM Table End  <a href="#a7396a90608b11defadbff9f636863a1c">More...</a><br /></td></tr>
<tr class="separator:a7396a90608b11defadbff9f636863a1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acec2f871a280f435396bcc69e2948d0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="saml21_2include_2instance_2dsu_8h.html#acec2f871a280f435396bcc69e2948d0f">REG_DSU_MEMTYPE</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>  *)0x41003FCCU)</td></tr>
<tr class="memdesc:acec2f871a280f435396bcc69e2948d0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DSU) Coresight ROM Table Memory Type  <a href="#acec2f871a280f435396bcc69e2948d0f">More...</a><br /></td></tr>
<tr class="separator:acec2f871a280f435396bcc69e2948d0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30ceced7787ad791bafa40d2ec6838a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="saml21_2include_2instance_2dsu_8h.html#a30ceced7787ad791bafa40d2ec6838a4">REG_DSU_PID4</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>  *)0x41003FD0U)</td></tr>
<tr class="memdesc:a30ceced7787ad791bafa40d2ec6838a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DSU) Peripheral Identification 4  <a href="#a30ceced7787ad791bafa40d2ec6838a4">More...</a><br /></td></tr>
<tr class="separator:a30ceced7787ad791bafa40d2ec6838a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5413add31ded06422b78505d808cf6bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="saml21_2include_2instance_2dsu_8h.html#a5413add31ded06422b78505d808cf6bf">REG_DSU_PID5</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>  *)0x41003FD4U)</td></tr>
<tr class="memdesc:a5413add31ded06422b78505d808cf6bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DSU) Peripheral Identification 5  <a href="#a5413add31ded06422b78505d808cf6bf">More...</a><br /></td></tr>
<tr class="separator:a5413add31ded06422b78505d808cf6bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e725f47dfbce1a7aa567c1ccabbb94d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="saml21_2include_2instance_2dsu_8h.html#a4e725f47dfbce1a7aa567c1ccabbb94d">REG_DSU_PID6</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>  *)0x41003FD8U)</td></tr>
<tr class="memdesc:a4e725f47dfbce1a7aa567c1ccabbb94d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DSU) Peripheral Identification 6  <a href="#a4e725f47dfbce1a7aa567c1ccabbb94d">More...</a><br /></td></tr>
<tr class="separator:a4e725f47dfbce1a7aa567c1ccabbb94d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a740bf32b8af9f432c2d78a5159d3964f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="saml21_2include_2instance_2dsu_8h.html#a740bf32b8af9f432c2d78a5159d3964f">REG_DSU_PID7</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>  *)0x41003FDCU)</td></tr>
<tr class="memdesc:a740bf32b8af9f432c2d78a5159d3964f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DSU) Peripheral Identification 7  <a href="#a740bf32b8af9f432c2d78a5159d3964f">More...</a><br /></td></tr>
<tr class="separator:a740bf32b8af9f432c2d78a5159d3964f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5aaa625886c89be3c72fba3823eff34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="saml21_2include_2instance_2dsu_8h.html#ad5aaa625886c89be3c72fba3823eff34">REG_DSU_PID0</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>  *)0x41003FE0U)</td></tr>
<tr class="memdesc:ad5aaa625886c89be3c72fba3823eff34"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DSU) Peripheral Identification 0  <a href="#ad5aaa625886c89be3c72fba3823eff34">More...</a><br /></td></tr>
<tr class="separator:ad5aaa625886c89be3c72fba3823eff34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a173e7bcfc7dfaac976882f1bc4bdc735"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="saml21_2include_2instance_2dsu_8h.html#a173e7bcfc7dfaac976882f1bc4bdc735">REG_DSU_PID1</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>  *)0x41003FE4U)</td></tr>
<tr class="memdesc:a173e7bcfc7dfaac976882f1bc4bdc735"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DSU) Peripheral Identification 1  <a href="#a173e7bcfc7dfaac976882f1bc4bdc735">More...</a><br /></td></tr>
<tr class="separator:a173e7bcfc7dfaac976882f1bc4bdc735"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10216c226fd45ee30ca466f25867395a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="saml21_2include_2instance_2dsu_8h.html#a10216c226fd45ee30ca466f25867395a">REG_DSU_PID2</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>  *)0x41003FE8U)</td></tr>
<tr class="memdesc:a10216c226fd45ee30ca466f25867395a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DSU) Peripheral Identification 2  <a href="#a10216c226fd45ee30ca466f25867395a">More...</a><br /></td></tr>
<tr class="separator:a10216c226fd45ee30ca466f25867395a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a463fa28d9787bbaeb82afd253e1d8acf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="saml21_2include_2instance_2dsu_8h.html#a463fa28d9787bbaeb82afd253e1d8acf">REG_DSU_PID3</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>  *)0x41003FECU)</td></tr>
<tr class="memdesc:a463fa28d9787bbaeb82afd253e1d8acf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DSU) Peripheral Identification 3  <a href="#a463fa28d9787bbaeb82afd253e1d8acf">More...</a><br /></td></tr>
<tr class="separator:a463fa28d9787bbaeb82afd253e1d8acf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f9e40fce594549bbf87b0fb45e8e8d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="saml21_2include_2instance_2dsu_8h.html#a0f9e40fce594549bbf87b0fb45e8e8d3">REG_DSU_CID0</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>  *)0x41003FF0U)</td></tr>
<tr class="memdesc:a0f9e40fce594549bbf87b0fb45e8e8d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DSU) Component Identification 0  <a href="#a0f9e40fce594549bbf87b0fb45e8e8d3">More...</a><br /></td></tr>
<tr class="separator:a0f9e40fce594549bbf87b0fb45e8e8d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab009a9f2376853164a097c90af1dcda8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="saml21_2include_2instance_2dsu_8h.html#ab009a9f2376853164a097c90af1dcda8">REG_DSU_CID1</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>  *)0x41003FF4U)</td></tr>
<tr class="memdesc:ab009a9f2376853164a097c90af1dcda8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DSU) Component Identification 1  <a href="#ab009a9f2376853164a097c90af1dcda8">More...</a><br /></td></tr>
<tr class="separator:ab009a9f2376853164a097c90af1dcda8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0bbcd6daf6851e1cd49f001d7478997"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="saml21_2include_2instance_2dsu_8h.html#ac0bbcd6daf6851e1cd49f001d7478997">REG_DSU_CID2</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>  *)0x41003FF8U)</td></tr>
<tr class="memdesc:ac0bbcd6daf6851e1cd49f001d7478997"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DSU) Component Identification 2  <a href="#ac0bbcd6daf6851e1cd49f001d7478997">More...</a><br /></td></tr>
<tr class="separator:ac0bbcd6daf6851e1cd49f001d7478997"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6c8fbe20ec18ace2351c51eb28266b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="saml21_2include_2instance_2dsu_8h.html#ac6c8fbe20ec18ace2351c51eb28266b4">REG_DSU_CID3</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>  *)0x41003FFCU)</td></tr>
<tr class="memdesc:ac6c8fbe20ec18ace2351c51eb28266b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DSU) Component Identification 3  <a href="#ac6c8fbe20ec18ace2351c51eb28266b4">More...</a><br /></td></tr>
<tr class="separator:ac6c8fbe20ec18ace2351c51eb28266b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb0a96ed90b2631a32707ed4b0a7dafb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="saml21_2include_2instance_2dsu_8h.html#acb0a96ed90b2631a32707ed4b0a7dafb">DSU_CLK_AHB_ID</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:acb0a96ed90b2631a32707ed4b0a7dafb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Instance description for DSU. </p>
<p>Copyright (c) 2015 Atmel Corporation. All rights reserved.</p>

<p class="definition">Definition in file <a class="el" href="saml21_2include_2instance_2dsu_8h_source.html">dsu.h</a>.</p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="acb0a96ed90b2631a32707ed4b0a7dafb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb0a96ed90b2631a32707ed4b0a7dafb">&#9670;&nbsp;</a></span>DSU_CLK_AHB_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSU_CLK_AHB_ID&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="saml21_2include_2instance_2dsu_8h_source.html#l00107">107</a> of file <a class="el" href="saml21_2include_2instance_2dsu_8h_source.html">dsu.h</a>.</p>

</div>
</div>
<a id="a2ee1fbb234a693105acadc785d24efae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ee1fbb234a693105acadc785d24efae">&#9670;&nbsp;</a></span>REG_DSU_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DSU_ADDR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x41002004U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DSU) Address </p>

<p class="definition">Definition at line <a class="el" href="saml21_2include_2instance_2dsu_8h_source.html#l00080">80</a> of file <a class="el" href="saml21_2include_2instance_2dsu_8h_source.html">dsu.h</a>.</p>

</div>
</div>
<a id="a0f9e40fce594549bbf87b0fb45e8e8d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f9e40fce594549bbf87b0fb45e8e8d3">&#9670;&nbsp;</a></span>REG_DSU_CID0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DSU_CID0&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>  *)0x41003FF0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DSU) Component Identification 0 </p>

<p class="definition">Definition at line <a class="el" href="saml21_2include_2instance_2dsu_8h_source.html#l00100">100</a> of file <a class="el" href="saml21_2include_2instance_2dsu_8h_source.html">dsu.h</a>.</p>

</div>
</div>
<a id="ab009a9f2376853164a097c90af1dcda8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab009a9f2376853164a097c90af1dcda8">&#9670;&nbsp;</a></span>REG_DSU_CID1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DSU_CID1&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>  *)0x41003FF4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DSU) Component Identification 1 </p>

<p class="definition">Definition at line <a class="el" href="saml21_2include_2instance_2dsu_8h_source.html#l00101">101</a> of file <a class="el" href="saml21_2include_2instance_2dsu_8h_source.html">dsu.h</a>.</p>

</div>
</div>
<a id="ac0bbcd6daf6851e1cd49f001d7478997"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0bbcd6daf6851e1cd49f001d7478997">&#9670;&nbsp;</a></span>REG_DSU_CID2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DSU_CID2&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>  *)0x41003FF8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DSU) Component Identification 2 </p>

<p class="definition">Definition at line <a class="el" href="saml21_2include_2instance_2dsu_8h_source.html#l00102">102</a> of file <a class="el" href="saml21_2include_2instance_2dsu_8h_source.html">dsu.h</a>.</p>

</div>
</div>
<a id="ac6c8fbe20ec18ace2351c51eb28266b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6c8fbe20ec18ace2351c51eb28266b4">&#9670;&nbsp;</a></span>REG_DSU_CID3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DSU_CID3&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>  *)0x41003FFCU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DSU) Component Identification 3 </p>

<p class="definition">Definition at line <a class="el" href="saml21_2include_2instance_2dsu_8h_source.html#l00103">103</a> of file <a class="el" href="saml21_2include_2instance_2dsu_8h_source.html">dsu.h</a>.</p>

</div>
</div>
<a id="ae17c72b6a745f941327bfa46a6692ce8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae17c72b6a745f941327bfa46a6692ce8">&#9670;&nbsp;</a></span>REG_DSU_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DSU_CTRL&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga12995cc01a255235621d0597f60fc214">WoReg8</a> *)0x41002000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DSU) Control </p>

<p class="definition">Definition at line <a class="el" href="saml21_2include_2instance_2dsu_8h_source.html#l00077">77</a> of file <a class="el" href="saml21_2include_2instance_2dsu_8h_source.html">dsu.h</a>.</p>

</div>
</div>
<a id="af4dea8f8bf99b393b669470fcd047ace"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4dea8f8bf99b393b669470fcd047ace">&#9670;&nbsp;</a></span>REG_DSU_DATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DSU_DATA&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x4100200CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DSU) Data </p>

<p class="definition">Definition at line <a class="el" href="saml21_2include_2instance_2dsu_8h_source.html#l00082">82</a> of file <a class="el" href="saml21_2include_2instance_2dsu_8h_source.html">dsu.h</a>.</p>

</div>
</div>
<a id="a30c2baa6ed6e0977650fa2db6619919f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30c2baa6ed6e0977650fa2db6619919f">&#9670;&nbsp;</a></span>REG_DSU_DCC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DSU_DCC0&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x41002010U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DSU) Debug Communication Channel 0 </p>

<p class="definition">Definition at line <a class="el" href="saml21_2include_2instance_2dsu_8h_source.html#l00083">83</a> of file <a class="el" href="saml21_2include_2instance_2dsu_8h_source.html">dsu.h</a>.</p>

</div>
</div>
<a id="a593d74e4d66b106f7deec50cf190a7fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a593d74e4d66b106f7deec50cf190a7fd">&#9670;&nbsp;</a></span>REG_DSU_DCC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DSU_DCC1&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x41002014U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DSU) Debug Communication Channel 1 </p>

<p class="definition">Definition at line <a class="el" href="saml21_2include_2instance_2dsu_8h_source.html#l00084">84</a> of file <a class="el" href="saml21_2include_2instance_2dsu_8h_source.html">dsu.h</a>.</p>

</div>
</div>
<a id="afc9c7975417aca11b4e82f7e4ecbb27c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc9c7975417aca11b4e82f7e4ecbb27c">&#9670;&nbsp;</a></span>REG_DSU_DCFG0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DSU_DCFG0&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x410020F0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DSU) Device Configuration 0 </p>

<p class="definition">Definition at line <a class="el" href="saml21_2include_2instance_2dsu_8h_source.html#l00086">86</a> of file <a class="el" href="saml21_2include_2instance_2dsu_8h_source.html">dsu.h</a>.</p>

</div>
</div>
<a id="a920389ceb50b0579bcfdc38919e19e94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a920389ceb50b0579bcfdc38919e19e94">&#9670;&nbsp;</a></span>REG_DSU_DCFG1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DSU_DCFG1&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x410020F4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DSU) Device Configuration 1 </p>

<p class="definition">Definition at line <a class="el" href="saml21_2include_2instance_2dsu_8h_source.html#l00087">87</a> of file <a class="el" href="saml21_2include_2instance_2dsu_8h_source.html">dsu.h</a>.</p>

</div>
</div>
<a id="aed16fccc4ab0e060b2a3dbaddd7b683a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed16fccc4ab0e060b2a3dbaddd7b683a">&#9670;&nbsp;</a></span>REG_DSU_DID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DSU_DID&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>  *)0x41002018U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DSU) Device Identification </p>

<p class="definition">Definition at line <a class="el" href="saml21_2include_2instance_2dsu_8h_source.html#l00085">85</a> of file <a class="el" href="saml21_2include_2instance_2dsu_8h_source.html">dsu.h</a>.</p>

</div>
</div>
<a id="a7396a90608b11defadbff9f636863a1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7396a90608b11defadbff9f636863a1c">&#9670;&nbsp;</a></span>REG_DSU_END</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DSU_END&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>  *)0x41003008U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DSU) Coresight ROM Table End </p>

<p class="definition">Definition at line <a class="el" href="saml21_2include_2instance_2dsu_8h_source.html#l00090">90</a> of file <a class="el" href="saml21_2include_2instance_2dsu_8h_source.html">dsu.h</a>.</p>

</div>
</div>
<a id="ad8af65a30bc18e5ff87c52e6177300f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8af65a30bc18e5ff87c52e6177300f8">&#9670;&nbsp;</a></span>REG_DSU_ENTRY0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DSU_ENTRY0&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>  *)0x41003000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DSU) Coresight ROM Table Entry 0 </p>

<p class="definition">Definition at line <a class="el" href="saml21_2include_2instance_2dsu_8h_source.html#l00088">88</a> of file <a class="el" href="saml21_2include_2instance_2dsu_8h_source.html">dsu.h</a>.</p>

</div>
</div>
<a id="a1b38af2a82d68d8a73c22296df883346"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b38af2a82d68d8a73c22296df883346">&#9670;&nbsp;</a></span>REG_DSU_ENTRY1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DSU_ENTRY1&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>  *)0x41003004U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DSU) Coresight ROM Table Entry 1 </p>

<p class="definition">Definition at line <a class="el" href="saml21_2include_2instance_2dsu_8h_source.html#l00089">89</a> of file <a class="el" href="saml21_2include_2instance_2dsu_8h_source.html">dsu.h</a>.</p>

</div>
</div>
<a id="aacdf19047f3059012446eb9563bc9e2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacdf19047f3059012446eb9563bc9e2e">&#9670;&nbsp;</a></span>REG_DSU_LENGTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DSU_LENGTH&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x41002008U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DSU) Length </p>

<p class="definition">Definition at line <a class="el" href="saml21_2include_2instance_2dsu_8h_source.html#l00081">81</a> of file <a class="el" href="saml21_2include_2instance_2dsu_8h_source.html">dsu.h</a>.</p>

</div>
</div>
<a id="acec2f871a280f435396bcc69e2948d0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acec2f871a280f435396bcc69e2948d0f">&#9670;&nbsp;</a></span>REG_DSU_MEMTYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DSU_MEMTYPE&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>  *)0x41003FCCU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DSU) Coresight ROM Table Memory Type </p>

<p class="definition">Definition at line <a class="el" href="saml21_2include_2instance_2dsu_8h_source.html#l00091">91</a> of file <a class="el" href="saml21_2include_2instance_2dsu_8h_source.html">dsu.h</a>.</p>

</div>
</div>
<a id="ad5aaa625886c89be3c72fba3823eff34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5aaa625886c89be3c72fba3823eff34">&#9670;&nbsp;</a></span>REG_DSU_PID0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DSU_PID0&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>  *)0x41003FE0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DSU) Peripheral Identification 0 </p>

<p class="definition">Definition at line <a class="el" href="saml21_2include_2instance_2dsu_8h_source.html#l00096">96</a> of file <a class="el" href="saml21_2include_2instance_2dsu_8h_source.html">dsu.h</a>.</p>

</div>
</div>
<a id="a173e7bcfc7dfaac976882f1bc4bdc735"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a173e7bcfc7dfaac976882f1bc4bdc735">&#9670;&nbsp;</a></span>REG_DSU_PID1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DSU_PID1&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>  *)0x41003FE4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DSU) Peripheral Identification 1 </p>

<p class="definition">Definition at line <a class="el" href="saml21_2include_2instance_2dsu_8h_source.html#l00097">97</a> of file <a class="el" href="saml21_2include_2instance_2dsu_8h_source.html">dsu.h</a>.</p>

</div>
</div>
<a id="a10216c226fd45ee30ca466f25867395a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10216c226fd45ee30ca466f25867395a">&#9670;&nbsp;</a></span>REG_DSU_PID2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DSU_PID2&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>  *)0x41003FE8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DSU) Peripheral Identification 2 </p>

<p class="definition">Definition at line <a class="el" href="saml21_2include_2instance_2dsu_8h_source.html#l00098">98</a> of file <a class="el" href="saml21_2include_2instance_2dsu_8h_source.html">dsu.h</a>.</p>

</div>
</div>
<a id="a463fa28d9787bbaeb82afd253e1d8acf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a463fa28d9787bbaeb82afd253e1d8acf">&#9670;&nbsp;</a></span>REG_DSU_PID3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DSU_PID3&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>  *)0x41003FECU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DSU) Peripheral Identification 3 </p>

<p class="definition">Definition at line <a class="el" href="saml21_2include_2instance_2dsu_8h_source.html#l00099">99</a> of file <a class="el" href="saml21_2include_2instance_2dsu_8h_source.html">dsu.h</a>.</p>

</div>
</div>
<a id="a30ceced7787ad791bafa40d2ec6838a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30ceced7787ad791bafa40d2ec6838a4">&#9670;&nbsp;</a></span>REG_DSU_PID4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DSU_PID4&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>  *)0x41003FD0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DSU) Peripheral Identification 4 </p>

<p class="definition">Definition at line <a class="el" href="saml21_2include_2instance_2dsu_8h_source.html#l00092">92</a> of file <a class="el" href="saml21_2include_2instance_2dsu_8h_source.html">dsu.h</a>.</p>

</div>
</div>
<a id="a5413add31ded06422b78505d808cf6bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5413add31ded06422b78505d808cf6bf">&#9670;&nbsp;</a></span>REG_DSU_PID5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DSU_PID5&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>  *)0x41003FD4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DSU) Peripheral Identification 5 </p>

<p class="definition">Definition at line <a class="el" href="saml21_2include_2instance_2dsu_8h_source.html#l00093">93</a> of file <a class="el" href="saml21_2include_2instance_2dsu_8h_source.html">dsu.h</a>.</p>

</div>
</div>
<a id="a4e725f47dfbce1a7aa567c1ccabbb94d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e725f47dfbce1a7aa567c1ccabbb94d">&#9670;&nbsp;</a></span>REG_DSU_PID6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DSU_PID6&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>  *)0x41003FD8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DSU) Peripheral Identification 6 </p>

<p class="definition">Definition at line <a class="el" href="saml21_2include_2instance_2dsu_8h_source.html#l00094">94</a> of file <a class="el" href="saml21_2include_2instance_2dsu_8h_source.html">dsu.h</a>.</p>

</div>
</div>
<a id="a740bf32b8af9f432c2d78a5159d3964f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a740bf32b8af9f432c2d78a5159d3964f">&#9670;&nbsp;</a></span>REG_DSU_PID7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DSU_PID7&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>  *)0x41003FDCU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DSU) Peripheral Identification 7 </p>

<p class="definition">Definition at line <a class="el" href="saml21_2include_2instance_2dsu_8h_source.html#l00095">95</a> of file <a class="el" href="saml21_2include_2instance_2dsu_8h_source.html">dsu.h</a>.</p>

</div>
</div>
<a id="ae06d68d5e28613ccb51ed17dca062817"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae06d68d5e28613ccb51ed17dca062817">&#9670;&nbsp;</a></span>REG_DSU_STATUSA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DSU_STATUSA&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x41002001U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DSU) Status A </p>

<p class="definition">Definition at line <a class="el" href="saml21_2include_2instance_2dsu_8h_source.html#l00078">78</a> of file <a class="el" href="saml21_2include_2instance_2dsu_8h_source.html">dsu.h</a>.</p>

</div>
</div>
<a id="a0fc027dd9bd0cec26cf63d267fe154f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fc027dd9bd0cec26cf63d267fe154f7">&#9670;&nbsp;</a></span>REG_DSU_STATUSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DSU_STATUSB&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> *)0x41002002U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DSU) Status B </p>

<p class="definition">Definition at line <a class="el" href="saml21_2include_2instance_2dsu_8h_source.html#l00079">79</a> of file <a class="el" href="saml21_2include_2instance_2dsu_8h_source.html">dsu.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:16 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
