

================================================================
== Vitis HLS Report for 'fpadd503_58_59'
================================================================
* Date:           Tue May 20 14:37:54 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       57|       57|  0.570 us|  0.570 us|   57|   57|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                   |                                         |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                      Instance                     |                  Module                 |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +---------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_fpadd503_58_59_Pipeline_VITIS_LOOP_23_1_fu_18  |fpadd503_58_59_Pipeline_VITIS_LOOP_23_1  |       20|       20|  0.200 us|  0.200 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_fpadd503_58_59_Pipeline_VITIS_LOOP_28_2_fu_26  |fpadd503_58_59_Pipeline_VITIS_LOOP_28_2  |       12|       12|  0.120 us|  0.120 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_fpadd503_58_59_Pipeline_VITIS_LOOP_34_3_fu_37  |fpadd503_58_59_Pipeline_VITIS_LOOP_34_3  |       20|       20|  0.200 us|  0.200 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +---------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|    1036|   2304|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    215|    -|
|Register         |        -|    -|       9|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1045|   2519|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |                      Instance                     |                  Module                 | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |grp_fpadd503_58_59_Pipeline_VITIS_LOOP_23_1_fu_18  |fpadd503_58_59_Pipeline_VITIS_LOOP_23_1  |        0|   0|  218|  725|    0|
    |grp_fpadd503_58_59_Pipeline_VITIS_LOOP_28_2_fu_26  |fpadd503_58_59_Pipeline_VITIS_LOOP_28_2  |        0|   0|  408|  780|    0|
    |grp_fpadd503_58_59_Pipeline_VITIS_LOOP_34_3_fu_37  |fpadd503_58_59_Pipeline_VITIS_LOOP_34_3  |        0|   0|  410|  799|    0|
    +---------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |Total                                              |                                         |        0|   0| 1036| 2304|    0|
    +---------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  37|          7|    1|          7|
    |c_0_address0  |  20|          4|    3|         12|
    |c_0_ce0       |  20|          4|    1|          4|
    |c_0_ce1       |   9|          2|    1|          2|
    |c_0_d0        |  20|          4|   64|        256|
    |c_0_we0       |  20|          4|    1|          4|
    |c_1_address0  |  20|          4|    3|         12|
    |c_1_ce0       |  20|          4|    1|          4|
    |c_1_ce1       |   9|          2|    1|          2|
    |c_1_d0        |  20|          4|   64|        256|
    |c_1_we0       |  20|          4|    1|          4|
    +--------------+----+-----------+-----+-----------+
    |Total         | 215|         43|  141|        563|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+---+----+-----+-----------+
    |                              Name                              | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                       |  6|   0|    6|          0|
    |grp_fpadd503_58_59_Pipeline_VITIS_LOOP_23_1_fu_18_ap_start_reg  |  1|   0|    1|          0|
    |grp_fpadd503_58_59_Pipeline_VITIS_LOOP_28_2_fu_26_ap_start_reg  |  1|   0|    1|          0|
    |grp_fpadd503_58_59_Pipeline_VITIS_LOOP_34_3_fu_37_ap_start_reg  |  1|   0|    1|          0|
    +----------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                           |  9|   0|    9|          0|
    +----------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+--------------+-----+-----+------------+----------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  fpadd503.58.59|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  fpadd503.58.59|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  fpadd503.58.59|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  fpadd503.58.59|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  fpadd503.58.59|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  fpadd503.58.59|  return value|
|c_0_address0  |  out|    3|   ap_memory|             c_0|         array|
|c_0_ce0       |  out|    1|   ap_memory|             c_0|         array|
|c_0_we0       |  out|    1|   ap_memory|             c_0|         array|
|c_0_d0        |  out|   64|   ap_memory|             c_0|         array|
|c_0_q0        |   in|   64|   ap_memory|             c_0|         array|
|c_0_address1  |  out|    3|   ap_memory|             c_0|         array|
|c_0_ce1       |  out|    1|   ap_memory|             c_0|         array|
|c_0_q1        |   in|   64|   ap_memory|             c_0|         array|
|c_1_address0  |  out|    3|   ap_memory|             c_1|         array|
|c_1_ce0       |  out|    1|   ap_memory|             c_1|         array|
|c_1_we0       |  out|    1|   ap_memory|             c_1|         array|
|c_1_d0        |  out|   64|   ap_memory|             c_1|         array|
|c_1_q0        |   in|   64|   ap_memory|             c_1|         array|
|c_1_address1  |  out|    3|   ap_memory|             c_1|         array|
|c_1_ce1       |  out|    1|   ap_memory|             c_1|         array|
|c_1_q1        |   in|   64|   ap_memory|             c_1|         array|
+--------------+-----+-----+------------+----------------+--------------+

