
---------- Begin Simulation Statistics ----------
final_tick                               70893018850000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  54860                       # Simulator instruction rate (inst/s)
host_mem_usage                                 791880                       # Number of bytes of host memory used
host_op_rate                                    87931                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   182.28                       # Real time elapsed on the host
host_tick_rate                               15413173                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      16028373                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002810                       # Number of seconds simulated
sim_ticks                                  2809573750                       # Number of ticks simulated
system.cpu.committedInsts                          10                       # Number of instructions committed
system.cpu.committedOps                            14                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           5                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          15                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               19                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         19                       # Number of busy cycles
system.cpu.num_cc_register_reads                   20                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   6                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    14                       # Number of integer alu accesses
system.cpu.num_int_insts                           14                       # number of integer instructions
system.cpu.num_int_register_reads                  41                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 12                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             7                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         7     50.00%     50.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::MemRead                        5     35.71%     85.71% # Class of executed instruction
system.cpu.op_class::MemWrite                       2     14.29%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         14                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         4246                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         10703                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       616059                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        18968                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       859211                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       495216                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       616059                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       120843                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          938210                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           39079                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         2243                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          14092366                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          7118889                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        18995                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             714318                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1283279                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      1191238                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16028359                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples      5449346                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.941336                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.139176                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      1213342     22.27%     22.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1873559     34.38%     56.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       411218      7.55%     64.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       186892      3.43%     67.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       142606      2.62%     70.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       146225      2.68%     72.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       141668      2.60%     75.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        50557      0.93%     76.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1283279     23.55%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      5449346                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            1417974                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        31902                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          14812880                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3609577                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        95071      0.59%      0.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9822899     61.28%     61.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        84240      0.53%     62.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     62.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        32039      0.20%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd        21142      0.13%     62.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       327752      2.04%     64.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt       126470      0.79%     65.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       158042      0.99%     66.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift        63426      0.40%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       107090      0.67%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp           27      0.00%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       149566      0.93%     68.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        21087      0.13%     68.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     68.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        10842      0.07%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3386158     21.13%     89.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1398812      8.73%     98.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       223419      1.39%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite          277      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16028359                       # Class of committed instruction
system.switch_cpus.commit.refs                5008666                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16028359                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.561913                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.561913                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       2720794                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       17553675                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           557695                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1521990                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          19215                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        788882                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3687906                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    77                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1409196                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   116                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              938210                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            844161                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles               4731815                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          3249                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10913784                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           27                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          164                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           38430                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.166967                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       857361                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       534295                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.942256                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples      5608582                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.169946                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.536763                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          2814281     50.18%     50.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           138336      2.47%     52.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           103099      1.84%     54.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           145071      2.59%     57.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           179598      3.20%     60.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           334862      5.97%     66.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           171339      3.05%     69.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           197550      3.52%     72.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1524446     27.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      5608582                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           2734886                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          1362337                       # number of floating regfile writes
system.switch_cpus.idleCycles                   10545                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        32697                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           776254                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.976601                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5091822                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1409196                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          145091                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3713864                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            6                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          377                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1423376                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     17219609                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3682626                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        30305                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      16725898                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            133                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents         93477                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          19215                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         94297                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          207                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       388381                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           40                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          251                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       104275                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        24277                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          251                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        27931                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         4766                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          26929731                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              16710120                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.497908                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          13408523                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.973793                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               16716614                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         28983120                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        13059898                       # number of integer regfile writes
system.switch_cpus.ipc                       1.779636                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.779636                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        99757      0.60%      0.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      10370215     61.89%     62.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        85865      0.51%     63.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     63.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        34536      0.21%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        21142      0.13%     63.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       341298      2.04%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       128832      0.77%     66.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       159974      0.95%     67.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift        63482      0.38%     67.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       138738      0.83%     68.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp           45      0.00%     68.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       175497      1.05%     69.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        23002      0.14%     69.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        12803      0.08%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3411742     20.36%     89.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1410304      8.42%     98.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       278583      1.66%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite          389      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       16756204                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         1575861                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      3132949                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      1539871                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      1887082                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              186586                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011135                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          113268     60.71%     60.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     60.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     60.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     60.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     60.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     60.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     60.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     60.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     60.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     60.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     60.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     60.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     60.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu             75      0.04%     60.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     60.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt           3390      1.82%     62.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            26      0.01%     62.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     62.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     62.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     62.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     62.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     62.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     62.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd         1987      1.06%     63.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     63.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     63.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt         9935      5.32%     68.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          53344     28.59%     97.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           836      0.45%     98.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead         3725      2.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       15267172                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     36252354                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     15170249                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     16523970                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           17219589                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          16756204                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           20                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1191194                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        77728                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1725419                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      5608582                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.987601                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.317727                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1104429     19.69%     19.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       596134     10.63%     30.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       886296     15.80%     46.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       821530     14.65%     60.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       718841     12.82%     73.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       617175     11.00%     84.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       346306      6.17%     90.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       259155      4.62%     95.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       258716      4.61%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      5608582                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.981994                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              844189                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    45                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       382873                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       301412                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3713864                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1423376                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         6713702                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                  5619127                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          303078                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20724563                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         135864                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles           869566                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         534798                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          3658                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      54809745                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       17441930                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     22417226                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           1988516                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1492803                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          19215                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2428201                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1692582                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      2999800                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     29953604                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4150315                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             21385664                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            34599074                       # The number of ROB writes
system.switch_cpus.timesIdled                     154                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        24582                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2727                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        50317                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2727                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 70893018850000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1873                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2997                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1249                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4584                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4584                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1873                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        17160                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        17160                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  17160                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       605056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       605056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  605056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6457                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6457    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6457                       # Request fanout histogram
system.membus.reqLayer2.occupancy            24341000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy           34404000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   2809573750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 70893018850000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 70893018850000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 70893018850000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              5847                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        22561                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          211                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            8242                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19888                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19887                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           339                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         5508                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          889                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        75162                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 76051                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        35200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2877376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2912576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            6432                       # Total snoops (count)
system.tol2bus.snoopTraffic                    191808                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            32167                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.084776                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.278553                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  29440     91.52%     91.52% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2727      8.48%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              32167                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           44929500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          38083500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            505500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 70893018850000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          185                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        19093                       # number of demand (read+write) hits
system.l2.demand_hits::total                    19278                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          185                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        19093                       # number of overall hits
system.l2.overall_hits::total                   19278                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          152                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         6297                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6457                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 6                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          152                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         6297                       # number of overall misses
system.l2.overall_misses::total                  6457                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     12029500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    509044500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        521074000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     12029500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    509044500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       521074000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                6                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          337                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        25390                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                25735                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               6                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          337                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        25390                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               25735                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.451039                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.248011                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.250903                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.451039                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.248011                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.250903                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 79141.447368                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 80839.209147                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80699.086263                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 79141.447368                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 80839.209147                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80699.086263                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                2997                       # number of writebacks
system.l2.writebacks::total                      2997                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          152                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         6297                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6449                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          152                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         6297                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6449                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     10509500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    446074500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    456584000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     10509500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    446074500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    456584000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.451039                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.248011                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.250593                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.451039                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.248011                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.250593                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 69141.447368                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 70839.209147                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70799.193673                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 69141.447368                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 70839.209147                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70799.193673                       # average overall mshr miss latency
system.l2.replacements                           6432                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        19564                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            19564                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        19564                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        19564                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          211                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              211                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          211                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          211                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          541                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           541                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        15304                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 15304                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data         4582                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4584                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    358542500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     358542500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        19886                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19888                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.230413                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.230491                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 78250.218245                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78216.077661                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         4582                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4582                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    312722500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    312722500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.230413                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.230390                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 68250.218245                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68250.218245                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          185                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                185                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          152                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              154                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     12029500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     12029500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          337                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            339                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.451039                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.454277                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 79141.447368                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78113.636364                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          152                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          152                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     10509500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     10509500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.451039                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.448378                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 69141.447368                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69141.447368                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         3789                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3789                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data         1715                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1719                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    150502000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    150502000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data         5504                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          5508                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.311592                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.312092                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 87756.268222                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87552.065154                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         1715                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1715                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    133352000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    133352000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.311592                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.311365                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 77756.268222                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77756.268222                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 70893018850000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1911.930258                       # Cycle average of tags in use
system.l2.tags.total_refs                       26481                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      6432                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.117071                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              70890209277000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     408.342028                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.267713                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         2.304593                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    23.059829                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1477.956095                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.199386                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000131                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.001125                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.011260                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.721658                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.933560                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           70                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          618                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1355                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    411016                       # Number of tag accesses
system.l2.tags.data_accesses                   411016                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 70893018850000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         9728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       403008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             413248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         9728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          9856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       191808                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          191808                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          152                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         6297                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6457                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2997                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2997                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             45559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            136676                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      3462447                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    143440976                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             147085657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        45559                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3462447                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3508005                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       68269431                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             68269431                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       68269431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            45559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           136676                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3462447                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    143440976                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            215355087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2994.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       152.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      6053.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000561810750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          170                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          170                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               15800                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2806                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        6449                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2997                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6449                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2997                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    244                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                99                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               775                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              627                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              335                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               47                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                88                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                59                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               621                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              195                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               79                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               16                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               35                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.13                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     77252500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   31025000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               193596250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12450.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31200.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     4216                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2473                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.95                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                82.60                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6449                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2997                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5418                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     594                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2491                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    235.857086                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   160.890799                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   236.233685                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          839     33.68%     33.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          870     34.93%     68.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          274     11.00%     79.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          201      8.07%     87.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           92      3.69%     91.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           50      2.01%     93.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           50      2.01%     95.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           31      1.24%     96.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           84      3.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2491                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          170                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.464706                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.396166                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    150.831037                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            167     98.24%     98.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            2      1.18%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            1      0.59%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           170                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          170                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.505882                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.474053                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.050483                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               49     28.82%     28.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                6      3.53%     32.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               98     57.65%     90.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               14      8.24%     98.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      1.76%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           170                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 397120                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   15616                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  190464                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  412736                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               191808                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       141.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        67.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    146.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     68.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.63                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.10                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.53                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2803230000                       # Total gap between requests
system.mem_ctrls.avgGap                     296763.71                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         9728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       387392                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       190464                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3462446.928114985116                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 137882837.209736883640                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 67791066.171514451504                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          152                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data         6297                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2997                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      4246000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    189350250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  56823412000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     27934.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     30069.91                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  18960097.43                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    72.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              7025760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              3730485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            18185580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            4322160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     221270400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        634441350                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        544581120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1433556855                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        510.239980                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1409706500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     93600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1306257250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             10767120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              5722860                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            26118120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           11212560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     221270400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        720172200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        472387200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1467650460                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        522.374777                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1220864250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     93600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1495099500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 70890209276250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     2809563750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 70893018850000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           13                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       843771                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           843784                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           13                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       843771                       # number of overall hits
system.cpu.icache.overall_hits::total          843784                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          390                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            392                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          390                       # number of overall misses
system.cpu.icache.overall_misses::total           392                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     16578000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     16578000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     16578000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     16578000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           15                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       844161                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       844176                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           15                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       844161                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       844176                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.133333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000462                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000464                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.133333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000462                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000464                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 42507.692308                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 42290.816327                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 42507.692308                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 42290.816327                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          211                       # number of writebacks
system.cpu.icache.writebacks::total               211                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           53                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           53                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           53                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           53                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          337                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          337                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          337                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          337                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     14490500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     14490500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     14490500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     14490500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000399                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000399                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000399                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000399                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 42998.516320                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42998.516320                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 42998.516320                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42998.516320                       # average overall mshr miss latency
system.cpu.icache.replacements                    211                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           13                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       843771                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          843784                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          390                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           392                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     16578000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     16578000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           15                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       844161                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       844176                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.133333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000462                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000464                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 42507.692308                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 42290.816327                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           53                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           53                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          337                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          337                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     14490500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     14490500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000399                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000399                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 42998.516320                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42998.516320                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 70893018850000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.004720                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               45951                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               211                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            217.777251                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      70890209277000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000079                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.004641                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000009                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000009                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          113                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.250000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1688691                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1688691                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 70893018850000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 70893018850000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 70893018850000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 70893018850000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 70893018850000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 70893018850000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 70893018850000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      4672033                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4672034                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4672033                       # number of overall hits
system.cpu.dcache.overall_hits::total         4672034                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        26455                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          26461                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        26455                       # number of overall misses
system.cpu.dcache.overall_misses::total         26461                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    805088498                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    805088498                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    805088498                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    805088498                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      4698488                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4698495                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4698488                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4698495                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.857143                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005631                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005632                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.857143                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005631                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005632                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 30432.375657                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 30425.475152                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 30432.375657                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 30425.475152                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         6094                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               240                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    25.391667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        19564                       # number of writebacks
system.cpu.dcache.writebacks::total             19564                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data         1065                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1065                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data         1065                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1065                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        25390                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        25390                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        25390                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        25390                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    748935998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    748935998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    748935998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    748935998                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005404                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005404                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005404                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005404                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 29497.282316                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 29497.282316                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 29497.282316                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 29497.282316                       # average overall mshr miss latency
system.cpu.dcache.replacements                  24371                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3292857                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3292858                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         6564                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          6568                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    235823500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    235823500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3299421                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3299426                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.800000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.001989                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001991                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 35926.797684                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 35904.917783                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         1060                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1060                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         5504                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5504                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    199661000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    199661000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001668                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001668                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 36275.617733                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 36275.617733                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1379176                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1379176                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        19891                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19893                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    569264998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    569264998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1399067                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1399069                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014217                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014219                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 28619.224674                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 28616.347358                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        19886                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        19886                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    549274998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    549274998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014214                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014214                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 27621.190687                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 27621.190687                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 70893018850000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.039397                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2272036                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             24371                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             93.227032                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      70890209278500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000123                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.039275                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000038                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000038                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          156                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          392                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          445                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9422385                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9422385                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               70901610118500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  68844                       # Simulator instruction rate (inst/s)
host_mem_usage                                 795944                       # Number of bytes of host memory used
host_op_rate                                   110434                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   581.02                       # Real time elapsed on the host
host_tick_rate                               14786445                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000012                       # Number of instructions simulated
sim_ops                                      64164497                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008591                       # Number of seconds simulated
sim_ticks                                  8591268500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        19429                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         39017                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1849734                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        57035                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      2621963                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1528649                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1849734                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       321085                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         2860731                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          118115                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         6327                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          42344222                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         21545003                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        57035                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2155001                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       3859483                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls            6                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      4329710                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       48136124                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     16591077                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.901326                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.136384                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      3899302     23.50%     23.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      5579742     33.63%     57.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1226477      7.39%     64.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       570770      3.44%     67.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       467313      2.82%     70.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       427241      2.58%     73.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       415446      2.50%     75.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       145303      0.88%     76.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      3859483     23.26%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     16591077                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            4302814                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        96525                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          44481802                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              10819236                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       284534      0.59%      0.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     29500422     61.29%     61.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       254721      0.53%     62.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     62.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        96550      0.20%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd        63124      0.13%     62.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       982962      2.04%     64.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt       379880      0.79%     65.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       476182      0.99%     66.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift       189372      0.39%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       324893      0.67%     67.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp           91      0.00%     67.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       453435      0.94%     68.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        63771      0.13%     68.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     68.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        32900      0.07%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     10127304     21.04%     89.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      4195855      8.72%     98.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       691932      1.44%     99.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        18196      0.04%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     48136124                       # Class of committed instruction
system.switch_cpus.commit.refs               15033287                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              48136124                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.572751                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.572751                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       8312438                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       53707143                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1701224                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           4738128                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          66293                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2349672                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            11298365                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                   227                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             4528764                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   343                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             2860731                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2604988                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              14460690                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          9988                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               33275682                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles          132586                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.166491                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      2640772                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1646764                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.936599                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     17167755                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.187046                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.541072                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          8558708     49.85%     49.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           450099      2.62%     52.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           309227      1.80%     54.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           455010      2.65%     56.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           558475      3.25%     60.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1008402      5.87%     66.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           502084      2.92%     68.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           613578      3.57%     72.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4712172     27.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     17167755                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           8435365                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          4303024                       # number of floating regfile writes
system.switch_cpus.idleCycles                   14782                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        98418                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2367624                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.976111                       # Inst execution rate
system.switch_cpus.iew.exec_refs             15810881                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            4528764                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          527675                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      11374356                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           29                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         1239                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      4574033                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     52623396                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      11282117                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        91691                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      51137133                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            460                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        259566                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          66293                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        260408                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          601                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1164571                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          148                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          784                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       555128                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       359992                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          784                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        83949                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        14469                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          81134601                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              50985252                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.500139                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          40578576                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.967271                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               51108329                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         88296807                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        39477843                       # number of integer regfile writes
system.switch_cpus.ipc                       1.745959                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.745959                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       401460      0.78%      0.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      31420793     61.33%     62.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       259633      0.51%     62.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     62.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       103762      0.20%     62.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     62.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     62.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     62.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     62.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     62.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     62.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     62.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        63124      0.12%     62.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     62.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1023163      2.00%     64.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     64.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       387655      0.76%     65.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       481993      0.94%     66.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     66.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     66.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift       189442      0.37%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       420079      0.82%     67.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp          133      0.00%     67.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       531131      1.04%     68.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        69484      0.14%     69.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        38782      0.08%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     10258106     20.02%     89.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      4326492      8.45%     97.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      1046723      2.04%     99.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       206874      0.40%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       51228829                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         5234649                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     10333103                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      5045797                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      6471565                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              706545                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.013792                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          351843     49.80%     49.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     49.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     49.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     49.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     49.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     49.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     49.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     49.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     49.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     49.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     49.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     49.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     49.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            285      0.04%     49.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     49.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt          10281      1.46%     51.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            72      0.01%     51.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     51.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     51.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            1      0.00%     51.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     51.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     51.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     51.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd        10137      1.43%     52.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     52.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     52.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        30167      4.27%     57.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     57.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     57.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     57.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     57.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     57.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     57.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     57.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     57.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     57.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     57.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     57.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     57.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     57.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     57.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     57.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     57.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     57.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     57.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         185146     26.20%     83.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         32102      4.54%     87.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        77858     11.02%     98.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         8653      1.22%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       46299265                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    110231858                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     45939455                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     50639865                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           52623213                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          51228829                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          183                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      4487266                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       233008                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          177                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      5211814                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     17167755                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.984014                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.347423                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      3548660     20.67%     20.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1786343     10.41%     31.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2583654     15.05%     46.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2476975     14.43%     60.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2181069     12.70%     73.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1882863     10.97%     84.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1080026      6.29%     90.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       799814      4.66%     95.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       828351      4.83%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     17167755                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.981447                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2604988                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     8                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      1073237                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       898730                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     11374356                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4574033                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        20756955                       # number of misc regfile reads
system.switch_cpus.numCycles                 17182537                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          939941                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      62192305                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         376436                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          2635712                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1444788                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         10888                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     166721592                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       53291875                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     67961311                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           6113600                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        4803373                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          66293                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       7412209                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          5768983                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      9232864                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     91221909                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          12522398                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             65085784                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           105509992                       # The number of ROB writes
system.switch_cpus.timesIdled                     306                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        80455                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        10880                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       161038                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          10880                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   8591268500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6091                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        14232                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5197                       # Transaction distribution
system.membus.trans_dist::ReadExReq             13497                       # Transaction distribution
system.membus.trans_dist::ReadExResp            13497                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6091                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        58605                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        58605                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  58605                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2164480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2164480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2164480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             19588                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   19588    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               19588                       # Request fanout histogram
system.membus.reqLayer2.occupancy           100976500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          104201000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   8591268500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED   8591268500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED   8591268500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   8591268500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             19118                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        77810                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          756                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           29895                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            61465                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           61466                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           885                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18233                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2526                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       239096                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                241622                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       105024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9169728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9274752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           28006                       # Total snoops (count)
system.tol2bus.snoopTraffic                    910848                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           108589                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.100194                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.300260                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  97709     89.98%     89.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  10880     10.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             108589                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          144853000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         119548500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1329995                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED   8591268500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          669                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        60326                       # number of demand (read+write) hits
system.l2.demand_hits::total                    60995                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          669                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        60326                       # number of overall hits
system.l2.overall_hits::total                   60995                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst          216                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        19372                       # number of demand (read+write) misses
system.l2.demand_misses::total                  19588                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst          216                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        19372                       # number of overall misses
system.l2.overall_misses::total                 19588                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     19331500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   1552585500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1571917000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     19331500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   1552585500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1571917000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst          885                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        79698                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                80583                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          885                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        79698                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               80583                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.244068                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.243068                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.243079                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.244068                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.243068                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.243079                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 89497.685185                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 80145.854842                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80248.978967                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 89497.685185                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 80145.854842                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80248.978967                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               14232                       # number of writebacks
system.l2.writebacks::total                     14232                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          216                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        19372                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             19588                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          216                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        19372                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            19588                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     17171500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   1358865500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1376037000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     17171500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   1358865500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1376037000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.244068                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.243068                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.243079                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.244068                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.243068                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.243079                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 79497.685185                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 70145.854842                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70248.978967                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 79497.685185                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 70145.854842                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70248.978967                       # average overall mshr miss latency
system.l2.replacements                          28006                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        63578                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            63578                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        63578                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        63578                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          756                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              756                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          756                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          756                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         2303                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          2303                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        47968                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 47968                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        13497                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               13497                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   1055250500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1055250500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        61465                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             61465                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.219588                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.219588                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 78184.077943                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78184.077943                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        13497                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          13497                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    920280500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    920280500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.219588                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.219588                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 68184.077943                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68184.077943                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          669                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                669                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst          216                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              216                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     19331500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     19331500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          885                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            885                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.244068                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.244068                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 89497.685185                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89497.685185                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          216                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          216                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     17171500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     17171500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.244068                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.244068                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 79497.685185                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79497.685185                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        12358                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             12358                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data         5875                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5875                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    497335000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    497335000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        18233                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18233                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.322218                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.322218                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 84652.765957                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84652.765957                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         5875                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         5875                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    438585000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    438585000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.322218                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.322218                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 74652.765957                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74652.765957                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   8591268500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                      182030                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     30054                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.056764                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     614.739762                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.324962                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     6.351991                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1426.583285                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.300166                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000159                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.003102                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.696574                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1969                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1316310                       # Number of tag accesses
system.l2.tags.data_accesses                  1316310                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   8591268500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst        13824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      1239808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1253632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        13824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         13824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       910848                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          910848                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          216                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        19372                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               19588                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        14232                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              14232                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      1609076                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    144310238                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             145919313                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      1609076                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1609076                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      106020199                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            106020199                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      106020199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      1609076                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    144310238                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            251939513                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     14219.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       216.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     18606.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001175454750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          820                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          820                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               52972                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              13419                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       19588                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      14232                       # Number of write requests accepted
system.mem_ctrls.readBursts                     19588                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    14232                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    766                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    13                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1803                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              629                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               791                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               494                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               693                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1355                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              389                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              530                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.99                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    225247500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   94110000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               578160000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11967.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30717.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    13691                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   11872                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.74                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.49                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 19588                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                14232                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   16742                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1749                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     283                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         7480                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    282.720856                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   183.429731                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   281.755219                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2333     31.19%     31.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2244     30.00%     61.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          952     12.73%     73.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          569      7.61%     81.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          337      4.51%     86.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          245      3.28%     89.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          158      2.11%     91.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          155      2.07%     93.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          487      6.51%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         7480                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          820                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.953659                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.282557                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     10.722623                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7               6      0.73%      0.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            132     16.10%     16.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23           384     46.83%     63.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           189     23.05%     86.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            73      8.90%     95.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            21      2.56%     98.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            11      1.34%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            1      0.12%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            2      0.24%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.12%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           820                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          820                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.341463                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.304680                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.129248                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              308     37.56%     37.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               27      3.29%     40.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              399     48.66%     89.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               71      8.66%     98.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               13      1.59%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.24%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           820                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                1204608                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   49024                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  910080                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1253632                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               910848                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       140.21                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       105.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    145.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    106.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.92                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.10                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.83                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8587662000                       # Total gap between requests
system.mem_ctrls.avgGap                     253922.59                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        13824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      1190784                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       910080                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 1609075.539892624598                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 138603979.144639700651                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 105930806.376264452934                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          216                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        19372                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        14232                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      8276500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    569883500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 207022003250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     38317.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     29417.90                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14546234.07                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    77.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             23012220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             12235080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            57391320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           25645860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     678562560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1889868630                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1707578880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4394294550                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        511.483787                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   4421206500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    287040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   3883022000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             30387840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             16151520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            76997760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           48582540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     678562560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       2037845190                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1582967040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4471494450                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        520.469643                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4095745250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    287040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4208483250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 70890209276250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    11400832250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 70901610118500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           13                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      3447775                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3447788                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           13                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      3447775                       # number of overall hits
system.cpu.icache.overall_hits::total         3447788                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1374                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1376                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1374                       # number of overall misses
system.cpu.icache.overall_misses::total          1376                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     48373500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     48373500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     48373500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     48373500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           15                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      3449149                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3449164                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           15                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      3449149                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3449164                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.133333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000398                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000399                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.133333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000398                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000399                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 35206.331878                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 35155.159884                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 35206.331878                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 35155.159884                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           59                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    29.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          967                       # number of writebacks
system.cpu.icache.writebacks::total               967                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          152                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          152                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          152                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          152                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         1222                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1222                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         1222                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1222                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     42220500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     42220500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     42220500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     42220500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000354                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000354                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000354                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000354                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 34550.327332                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 34550.327332                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 34550.327332                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 34550.327332                       # average overall mshr miss latency
system.cpu.icache.replacements                    967                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           13                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      3447775                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3447788                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1374                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1376                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     48373500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     48373500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           15                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      3449149                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3449164                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.133333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000398                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000399                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 35206.331878                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 35155.159884                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          152                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          152                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         1222                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1222                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     42220500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     42220500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000354                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000354                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 34550.327332                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 34550.327332                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 70901610118500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.023498                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3449012                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1224                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2817.820261                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      70890209277000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000322                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.023177                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000045                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000046                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          257                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          136                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           99                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.501953                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6899552                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6899552                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 70901610118500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 70901610118500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 70901610118500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 70901610118500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 70901610118500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 70901610118500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 70901610118500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     18887305                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         18887306                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     18932977                       # number of overall hits
system.cpu.dcache.overall_hits::total        18932978                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       107392                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         107398                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       113096                       # number of overall misses
system.cpu.dcache.overall_misses::total        113102                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   3146947490                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3146947490                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   3146947490                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3146947490                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     18994697                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     18994704                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     19046073                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     19046080                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.857143                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005654                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005654                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.857143                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005938                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005938                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 29303.369804                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 29301.732714                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 27825.453509                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 27823.977383                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        19598                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          584                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               928                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    21.118534                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    97.333333                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        83142                       # number of writebacks
system.cpu.dcache.writebacks::total             83142                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data         4372                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4372                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data         4372                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4372                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       103020                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       103020                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       105088                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       105088                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   2915636992                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2915636992                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   3058818992                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3058818992                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005424                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005424                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005518                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005518                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 28301.659794                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 28301.659794                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 29107.214829                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 29107.214829                       # average overall mshr miss latency
system.cpu.dcache.replacements                 104070                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     13355541                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        13355542                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        26016                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         26020                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    864139000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    864139000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     13381557                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     13381562                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.800000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.001944                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001944                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 33215.674969                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 33210.568793                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         4347                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4347                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        21669                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        21669                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    714685000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    714685000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001619                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001619                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 32981.909641                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 32981.909641                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      5531764                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5531764                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        81376                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        81378                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2282808490                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2282808490                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      5613140                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5613142                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014497                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014498                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 28052.601381                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 28051.911942                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           25                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           25                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        81351                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        81351                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2200951992                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2200951992                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014493                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014493                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 27055.008445                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 27055.008445                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        45672                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         45672                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         5704                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         5704                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        51376                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        51376                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.111025                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.111025                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         2068                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         2068                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    143182000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    143182000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.040252                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.040252                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 69236.943907                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 69236.943907                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 70901610118500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.163472                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            19038072                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            105094                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            181.152797                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      70890209278500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000422                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.163050                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000159                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000160                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          525                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          446                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           40                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          38197254                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         38197254                       # Number of data accesses

---------- End Simulation Statistics   ----------
