
<html><head><title>Vec/Vcd/Evcd Digital Stimulus (vector)</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="rrohit" />
<meta name="CreateDate" content="2023-08-31" />
<meta name="CreateTime" content="1693484715" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Provides reference information on the Spectre circuit simulator." />
<meta name="DocTitle" content="Spectre Circuit Simulator Reference" />
<meta name="DocType" content="Reference" />
<meta name="FileTitle" content="Vec/Vcd/Evcd Digital Stimulus (vector)" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-4.0.0" />
<meta name="Keyword" content="spectreref" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-08-31" />
<meta name="ModifiedTime" content="1693484715" />
<meta name="NextFile" content="chap4_re_Verilog-A_Usage_and_Language_Summary_veriloga.html" />
<meta name="Order" content="2" />
<meta name="Group" content="Spectre Simulator" />
<meta name="Platform" content="Custom IC Design" />
<meta name="PrevFile" content="chap4_re_Subcircuit_Definitions_subckt.html" />
<meta name="c_product" content="Spectre" />
<meta name="Product" content="Spectre" />
<meta name="ProductFamily" content="Spectre" />
<meta name="ProductVersion" content="23.1" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Spectre Circuit Simulator Reference -- Vec/Vcd/Evcd Digital Stimulus (vector)" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="" />
<meta name="prod_subfeature" content="" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="0" />
<meta name="Version" content="23.1" />
<meta name="SpaceKey" content="spectreref231" />
<meta name="webflare-version" content="2.5" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" />


  <script>/*<![CDATA[*/
 document.addEventListener("DOMContentLoaded", function(event) {  document.querySelectorAll("img").forEach((img, index) => {
if (img.hasAttribute("usemap")){return;}else{img.classList.add("cursorclass");} img.addEventListener("click", (e) => {if(img.hasAttribute("usemap")){            img.setAttribute("style","cursor:none;");return;};document.querySelector("#cad_image_modal").classList.add("opac");document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0;margin: auto;max-height:95%;"  src="${e.target.src}">`;});});});
/*]]>*/</script> 




 <style>/*<![CDATA[*/
.cursorclass{cursor:pointer;}#cad_image_modal{position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;}#cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;}#cad_image_modal span{position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;}
/*]]>*/</style> 
</head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="spectrerefTOC.html">Contents</a></li><li><a class="prev" href="chap4_re_Subcircuit_Definitions_subckt.html" title="Subcircuit Definitions (subckt)">Subcircuit Definitions (subckt ...</a></li><li style="float: right;"><a class="viewPrint" href="spectreref.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="chap4_re_Verilog-A_Usage_and_Language_Summary_veriloga.html" title="Verilog-A Usage and Language Summary (veriloga)">Verilog-A Usage and Language S ...</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Spectre Circuit Simulator Reference<br />Product Version 23.1, September 2023</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<a id="Filename:re_Vec_Vcd_Evcd_Digital_Stimulus_vector" title="Vec/Vcd/Evcd Digital Stimulus (vector)"></a><h2>
<a id="pgfId-1049176"></a><a id="33767"></a>Vec/Vcd/Evcd Digital Stimulus (vector)<a id="marker-1049175"></a></h2>
<h4>
<a id="pgfId-1049178"></a>Description<a id="marker-1049177"></a></h4>

<p>
<a id="pgfId-1049179"></a>Spectre supports Digital Vector (VEC), Verilog-Value Change Dump (VCD), and Extended Verilog-Value Change Dump (EVCD).</p>

<h4>
<a id="pgfId-1062628"></a>VEC </h4>

<p>
<a id="pgfId-1049182"></a>To process digital vector files, the following command card needs to be specified in the netlist.</p>
<p>
<a id="pgfId-1049184"></a>In Spice netlist:</p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1049185"></a>.vec &quot;vector_filename&quot; [HLCheck = 0|1]</pre>

<p>
<a id="pgfId-1049186"></a> or </p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1049187"></a>.vec vector_filename [HLCheck = 0|1]</pre>

<p>
<a id="pgfId-1049188"></a>Quotation marks can be double or single in Spice Netlist.</p>
<p>
<a id="pgfId-1049189"></a>In Spectre netlist,</p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1062674"></a>vec_include &quot;vector_filename&quot; [HLCheck = 0|1]</pre>

<p>
<a id="pgfId-1049191"></a>where,</p>
<p>
<a id="pgfId-1065232"></a><code>vector_filename</code> is the filename of the digital vector file.</p>
<p>
<a id="pgfId-1049192"></a><code>HLCheck = 0 | 1</code> is a special flag (default = off) to create the vector output check for the H and L states of input signals. Bidirectional and output signals always check H and L states and are unaffected by the HLCheck flag.</p>
<p>
<a id="pgfId-1049195"></a>Normally, you do not need to use the HLCheck flag.</p>
<p>
<a id="pgfId-1049196"></a>Each command card specifies only one VEC file. If a netlist needs to include multiple VEC files, <code>multiple.vec</code>/<code>vec_include</code> cards must be used. For example, if a netlist contains three VEC files, it needs three .vec cards, as given below:</p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1049199"></a>.vec &quot;file1.vec&quot;</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1049200"></a>.vec &quot;file2.vec&quot;</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1049201"></a>.vec &quot;file3.vec&quot;</pre>
<h4>
<a id="pgfId-1049202"></a>VCD/EVCD </h4>

<p>
<a id="pgfId-1049203"></a>VCD and EVCD formats are widely used in digital circuit design and contain different kinds of information for transistor-level simulation. You need to provide signal information, such as timing characteristics, voltage threshold, and driving ability of input signals, for each VCD or EVCD file.</p>
<p>
<a id="pgfId-1049207"></a>Because VCD and EVCD formats are compatible, the same signal information file can be shared between them.</p>
<p>
<a id="pgfId-1049209"></a>The VCD file (ASCII format) contains information about value changes for selected variables in the circuit design. Spectre simulator supports two types of VCD files:</p>
<p>
<a id="pgfId-1049211"></a><code>Four states</code> - represents variable changes in 0, 1, x (unknown or not needed), and z (tri-state) without providing strength information and port direction.</p>
<p>
<a id="pgfId-1049213"></a><code>Extended</code> - represents variable changes in all states and provides strength information and port direction.</p>
<p>
<a id="pgfId-1049215"></a>To process the VCD/EVCD file in Spectre, the following command card needs to be specified in the netlist.</p>
<p>
<a id="pgfId-1049217"></a>In Spice netlist:</p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1049218"></a>.vcd &quot;vcd_filename&quot; &quot;signal_info_filename&quot;</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1049219"></a>.evcd &quot;evcd_filename&quot; &quot;signal_info_filename&quot;</pre>

<p>
<a id="pgfId-1049220"></a>In Spectre netlist:</p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1049221"></a>vcd_include&#160;&#160;&quot;vcd_filename&quot; &quot;signal_info_filename&quot;</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1049222"></a>evcd_include &quot;evcd_filename&quot; &quot;signal_info_filename&quot;</pre>

<p>
<a id="pgfId-1049223"></a>Each command card specifies only one VCD file. If a netlist needs to include multiple VCD files, <code>multiple.vcd</code>/<code>vcd_include</code> cards must be used. For example, if a netlist contains three VCD files, it needs three<code>.vcd</code> cards, as given below:</p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1049226"></a>.vcd &quot;file1.vcd&quot; &quot;file1.signal&quot;</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1049227"></a>.vcd &quot;file2.vcd&quot; &quot;file2.signal&quot;</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1049228"></a>.vcd &quot;file3.vcd&quot; &quot;file3.signal&quot;</pre>
<h4>
<a id="pgfId-1049229"></a>Output Check</h4>

<p>
<a id="pgfId-1049230"></a>For VEC, VCD, and EVCD output check, the results are written in two files under the raw directory, one a check error report file <code>%A.vecerr</code> and the other a check summary report file <code>%A.veclog </code>where, <code>%A</code> is the analysis name.</p>
<p>
<a id="pgfId-1049236"></a>To find VEC VCD and EVCD file, <code>signal_info</code> file format description and examples, refer to the<em><a actuate="user" class="URL" href="../spectreuser/appD.html#firstpage" show="replace" xml:link="simple"> Digital Vector File Format</a></em> chapter in the <em>Spectre Classic Simulator, Spectre APS, Spectre X, and Spectre XPS User Guide</em> for details.</p>

<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="chap4_re_Subcircuit_Definitions_subckt.html" id="prev" title="Subcircuit Definitions (subckt)">Subcircuit Definitions (subckt ...</a></em></b><b><em><a href="chap4_re_Verilog-A_Usage_and_Language_Summary_veriloga.html" id="nex" title="Verilog-A Usage and Language Summary (veriloga)">Verilog-A Usage and Language S ...</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
 

 <div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;â € </center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div> 

</body></html>