
---------- Begin Simulation Statistics ----------
final_tick                               112460401000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 173413                       # Simulator instruction rate (inst/s)
host_mem_usage                                 681916                       # Number of bytes of host memory used
host_op_rate                                   189770                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   576.66                       # Real time elapsed on the host
host_tick_rate                              195021369                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109431937                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.112460                       # Number of seconds simulated
sim_ticks                                112460401000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             87.716429                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 8743550                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9967973                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                348                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            155053                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          16496530                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             300028                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          526298                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           226270                       # Number of indirect misses.
system.cpu.branchPred.lookups                20603616                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1050690                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1238                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109431937                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.124604                       # CPI: cycles per instruction
system.cpu.discardedOps                        720431                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49942853                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          17195602                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         10035265                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         3478397                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.889202                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        112460401                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72955303     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568365      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241252      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154720      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120626      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44544      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166465      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20646465     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534197     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431937                       # Class of committed instruction
system.cpu.tickCycles                       108982004                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        21830                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         48024                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         3259                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        63633                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          271                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       128044                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            271                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 112460401000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6782                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        21725                       # Transaction distribution
system.membus.trans_dist::CleanEvict              105                       # Transaction distribution
system.membus.trans_dist::ReadExReq             19412                       # Transaction distribution
system.membus.trans_dist::ReadExResp            19412                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6782                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        74218                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  74218                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6133632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6133632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             26194                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   26194    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               26194                       # Request fanout histogram
system.membus.respLayer1.occupancy          247871500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           221824000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 112460401000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             38458                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        69115                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          638                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           15976                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            25958                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           25958                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           914                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        37544                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2466                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       189994                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                192460                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       198656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     14194176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               14392832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           22101                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2780800                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            86517                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.040859                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.197965                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  82982     95.91%     95.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3535      4.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              86517                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          320156000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         317513996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4570000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 112460401000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  579                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                37639                       # number of demand (read+write) hits
system.l2.demand_hits::total                    38218                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 579                       # number of overall hits
system.l2.overall_hits::.cpu.data               37639                       # number of overall hits
system.l2.overall_hits::total                   38218                       # number of overall hits
system.l2.demand_misses::.cpu.inst                335                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              25863                       # number of demand (read+write) misses
system.l2.demand_misses::total                  26198                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               335                       # number of overall misses
system.l2.overall_misses::.cpu.data             25863                       # number of overall misses
system.l2.overall_misses::total                 26198                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     34495000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   2917330000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2951825000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     34495000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   2917330000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2951825000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              914                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            63502                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                64416                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             914                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           63502                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               64416                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.366521                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.407279                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.406700                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.366521                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.407279                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.406700                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 102970.149254                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 112799.365889                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 112673.677380                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 102970.149254                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 112799.365889                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 112673.677380                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               21725                       # number of writebacks
system.l2.writebacks::total                     21725                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           335                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         25859                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             26194                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          335                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        25859                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            26194                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     27795000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2399801000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2427596000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     27795000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2399801000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2427596000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.366521                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.407216                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.406638                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.366521                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.407216                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.406638                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 82970.149254                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 92803.317994                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92677.559747                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 82970.149254                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 92803.317994                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92677.559747                       # average overall mshr miss latency
system.l2.replacements                          22101                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        47390                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            47390                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        47390                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        47390                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          573                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              573                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          573                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          573                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              6546                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6546                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           19412                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               19412                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2182195000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2182195000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         25958                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             25958                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.747823                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.747823                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 112414.743458                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 112414.743458                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        19412                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          19412                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1793955000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1793955000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.747823                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.747823                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 92414.743458                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92414.743458                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            579                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                579                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          335                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              335                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     34495000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     34495000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          914                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            914                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.366521                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.366521                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 102970.149254                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 102970.149254                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          335                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          335                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     27795000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     27795000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.366521                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.366521                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 82970.149254                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 82970.149254                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         31093                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             31093                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         6451                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6451                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    735135000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    735135000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        37544                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         37544                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.171825                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.171825                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 113956.750891                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 113956.750891                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         6447                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6447                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    605846000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    605846000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.171719                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.171719                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 93973.320924                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93973.320924                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 112460401000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4013.090383                       # Cycle average of tags in use
system.l2.tags.total_refs                      124781                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     26197                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.763179                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.944326                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        23.177218                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3987.968839                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000475                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.005659                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.973625                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.979758                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          133                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1547                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2407                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1024477                       # Number of tag accesses
system.l2.tags.data_accesses                  1024477                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 112460401000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        3309952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3352832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2780800                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2780800                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             335                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           25859                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               26194                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        21725                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              21725                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            381290                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          29432155                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              29813445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       381290                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           381290                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       24726926                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             24726926                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       24726926                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           381290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         29432155                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             54540371                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     43450.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       670.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     51683.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003111989500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2411                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2411                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              128739                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              41033                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       26194                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      21725                       # Number of write requests accepted
system.mem_ctrls.readBursts                     52388                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    43450                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     35                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3598                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              3248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              3246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             3188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             3362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             3382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             3198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             3241                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2682                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2662                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2713                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2594                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2804                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2670                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.05                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1046340500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  261765000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2027959250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     19986.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38736.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    30657                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   30673                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 58.56                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.59                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 52388                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                43450                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   25357                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   25358                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     817                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     817                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        34442                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    177.963184                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   154.107853                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   130.750037                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1550      4.50%      4.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        25428     73.83%     78.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4500     13.07%     91.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1644      4.77%     96.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          500      1.45%     97.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          334      0.97%     98.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          182      0.53%     99.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          137      0.40%     99.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          167      0.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        34442                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2411                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.707590                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.229313                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    157.809916                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2409     99.92%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-7935            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2411                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2411                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.008710                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.993316                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.743106                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              161      6.68%      6.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.04%      6.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2076     86.11%     92.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      0.08%     92.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              171      7.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2411                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                3350592                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2240                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2778816                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3352832                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2780800                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        29.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        24.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     29.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     24.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.43                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.19                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  112454265000                       # Total gap between requests
system.mem_ctrls.avgGap                    2346757.34                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      3307712                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2778816                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 381289.766164002940                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 29412237.290528599173                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 24709284.115037079901                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          670                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        51718                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        43450                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     19521000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2008438250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2481888682000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29135.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     38834.41                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  57120568.06                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    64.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            122950800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             65349900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           187046580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          112412700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     8877245520.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      19550109660                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      26721543840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        55636659000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        494.722218                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  69253318750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3755180000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  39451902250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            122965080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             65357490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           186753840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          114234480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     8877245520.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      19524668850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      26742967680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        55634192940                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        494.700290                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  69309869000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3755180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  39395352000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    112460401000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 112460401000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     27161507                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         27161507                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     27161507                       # number of overall hits
system.cpu.icache.overall_hits::total        27161507                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          914                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            914                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          914                       # number of overall misses
system.cpu.icache.overall_misses::total           914                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     51502000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     51502000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     51502000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     51502000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     27162421                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     27162421                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     27162421                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     27162421                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000034                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000034                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 56347.921225                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56347.921225                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 56347.921225                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56347.921225                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          638                       # number of writebacks
system.cpu.icache.writebacks::total               638                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          914                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          914                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          914                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          914                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     49674000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     49674000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     49674000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     49674000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 54347.921225                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54347.921225                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 54347.921225                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54347.921225                       # average overall mshr miss latency
system.cpu.icache.replacements                    638                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     27161507                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        27161507                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          914                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           914                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     51502000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     51502000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     27162421                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     27162421                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 56347.921225                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56347.921225                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          914                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          914                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     49674000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     49674000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 54347.921225                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54347.921225                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 112460401000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           275.800390                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            27162421                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               914                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          29718.184902                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   275.800390                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.538673                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.538673                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          276                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          272                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.539062                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          27163335                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         27163335                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 112460401000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 112460401000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 112460401000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     34756365                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34756365                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34759640                       # number of overall hits
system.cpu.dcache.overall_hits::total        34759640                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        80453                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          80453                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        80539                       # number of overall misses
system.cpu.dcache.overall_misses::total         80539                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5046821000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5046821000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5046821000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5046821000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34836818                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34836818                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34840179                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34840179                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002309                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002309                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002312                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002312                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 62730.053572                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62730.053572                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 62663.070065                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62663.070065                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        47390                       # number of writebacks
system.cpu.dcache.writebacks::total             47390                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        16996                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        16996                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        16996                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        16996                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        63457                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        63457                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        63501                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        63501                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3971897000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3971897000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3973687000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3973687000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001822                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001822                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001823                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001823                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62591.944151                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62591.944151                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62576.762571                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62576.762571                       # average overall mshr miss latency
system.cpu.dcache.replacements                  62990                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20585876                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20585876                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        40765                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         40765                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1728668000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1728668000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20626641                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20626641                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001976                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001976                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 42405.691157                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42405.691157                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3266                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3266                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        37499                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        37499                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1539760000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1539760000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001818                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001818                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 41061.361636                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 41061.361636                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14170489                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14170489                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        39688                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        39688                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3318153000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3318153000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14210177                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14210177                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002793                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002793                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 83605.951421                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83605.951421                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        13730                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        13730                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        25958                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        25958                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2432137000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2432137000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001827                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001827                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 93695.084367                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 93695.084367                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3275                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3275                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           86                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           86                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.025588                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.025588                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           44                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           44                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1790000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1790000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.013091                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.013091                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 40681.818182                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 40681.818182                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89081                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89081                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        26000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        26000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        26000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        26000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        24000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        24000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        24000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        24000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 112460401000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.747305                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35001305                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             63502                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            551.184293                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            255000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.747305                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995600                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995600                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          174                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          312                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          35081845                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         35081845                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 112460401000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 112460401000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
