$date
	Sun Oct 23 03:51:48 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#831688
b10000 !
1"
#831690
b10000 &
b10000 %
1$
#831691
0"
#831694
b1000 &
b1000 %
#831698
b100 &
b100 %
#831702
b10 &
b10 %
#831706
b1 &
b1 %
1#
#831710
b0 &
0#
b0 %
0$
#1838527
b100 !
1"
#1838530
b100 &
b100 %
1$
#1838531
0"
#1838534
b10 &
b10 %
#1838538
b1 &
b1 %
1#
#1838542
b0 &
0#
b0 %
0$
#2744259
b1001 !
1"
#2744262
b1001 &
b1001 %
1$
#2744263
0"
#2744266
b11100 &
b11100 %
#2744270
b1110 &
b1110 %
#2744274
b111 &
b111 %
#2744278
b10110 &
b10110 %
#2744282
b1011 &
b1011 %
#2744286
b100010 &
b100010 %
#2744290
b10001 &
b10001 %
#2744294
b110100 &
b110100 %
#2744298
b11010 &
b11010 %
#2744302
b1101 &
b1101 %
#2744306
b101000 &
b101000 %
#2744310
b10100 &
b10100 %
#2744314
b1010 &
b1010 %
#2744318
b101 &
b101 %
#2744322
b10000 &
b10000 %
#2744326
b1000 &
b1000 %
#2744330
b100 &
b100 %
#2744334
b10 &
b10 %
#2744338
b1 &
b1 %
1#
#2744342
b0 &
0#
b0 %
0$
#4500012
