placed { cell: "state[0]~FF" site: eft }
placed { cell: "data_valid~FF" site: eft }
placed { cell: "post_wait_state[0]~FF" site: eft }
placed { cell: "length[0]~FF" site: eft }
placed { cell: "write_data[0]~FF" site: eft }
placed { cell: "data_address[0]~FF" site: eft }
placed { cell: "address[0]~FF" site: eft }
placed { cell: "Fun_cmd[0]~FF" site: eft }
placed { cell: "address_count~FF" site: eft }
placed { cell: "UID_Data[0]~FF" site: eft }
placed { cell: "r_data[0]~FF" site: eft }
placed { cell: "byte_count[0]~FF" site: eft }
placed { cell: "ROM_command[0]~FF" site: eft }
placed { cell: "data_length[0]~FF" site: eft }
placed { cell: "read_match~FF" site: eft }
placed { cell: "read_write~FF" site: eft }
placed { cell: "fifo_read_enable~FF" site: eft }
placed { cell: "write~FF" site: eft }
placed { cell: "state[1]~FF" site: eft }
placed { cell: "state[2]~FF" site: eft }
placed { cell: "state[3]~FF" site: eft }
placed { cell: "post_wait_state[1]~FF" site: eft }
placed { cell: "post_wait_state[2]~FF" site: eft }
placed { cell: "post_wait_state[3]~FF" site: eft }
placed { cell: "length[1]~FF" site: eft }
placed { cell: "length[2]~FF" site: eft }
placed { cell: "length[3]~FF" site: eft }
placed { cell: "length[4]~FF" site: eft }
placed { cell: "length[5]~FF" site: eft }
placed { cell: "write_data[1]~FF" site: eft }
placed { cell: "write_data[2]~FF" site: eft }
placed { cell: "write_data[3]~FF" site: eft }
placed { cell: "write_data[4]~FF" site: eft }
placed { cell: "write_data[5]~FF" site: eft }
placed { cell: "write_data[6]~FF" site: eft }
placed { cell: "write_data[7]~FF" site: eft }
placed { cell: "data_address[1]~FF" site: eft }
placed { cell: "data_address[2]~FF" site: eft }
placed { cell: "data_address[3]~FF" site: eft }
placed { cell: "data_address[4]~FF" site: eft }
placed { cell: "address[1]~FF" site: eft }
placed { cell: "address[2]~FF" site: eft }
placed { cell: "address[3]~FF" site: eft }
placed { cell: "address[4]~FF" site: eft }
placed { cell: "address[5]~FF" site: eft }
placed { cell: "address[6]~FF" site: eft }
placed { cell: "address[7]~FF" site: eft }
placed { cell: "address[8]~FF" site: eft }
placed { cell: "address[9]~FF" site: eft }
placed { cell: "address[10]~FF" site: eft }
placed { cell: "address[11]~FF" site: eft }
placed { cell: "address[12]~FF" site: eft }
placed { cell: "address[13]~FF" site: eft }
placed { cell: "address[14]~FF" site: eft }
placed { cell: "address[15]~FF" site: eft }
placed { cell: "Fun_cmd[1]~FF" site: eft }
placed { cell: "Fun_cmd[2]~FF" site: eft }
placed { cell: "Fun_cmd[3]~FF" site: eft }
placed { cell: "Fun_cmd[4]~FF" site: eft }
placed { cell: "Fun_cmd[5]~FF" site: eft }
placed { cell: "Fun_cmd[6]~FF" site: eft }
placed { cell: "Fun_cmd[7]~FF" site: eft }
placed { cell: "UID_Data[1]~FF" site: eft }
placed { cell: "UID_Data[2]~FF" site: eft }
placed { cell: "UID_Data[3]~FF" site: eft }
placed { cell: "UID_Data[4]~FF" site: eft }
placed { cell: "UID_Data[5]~FF" site: eft }
placed { cell: "UID_Data[6]~FF" site: eft }
placed { cell: "UID_Data[7]~FF" site: eft }
placed { cell: "UID_Data[8]~FF" site: eft }
placed { cell: "UID_Data[9]~FF" site: eft }
placed { cell: "UID_Data[10]~FF" site: eft }
placed { cell: "UID_Data[11]~FF" site: eft }
placed { cell: "UID_Data[12]~FF" site: eft }
placed { cell: "UID_Data[13]~FF" site: eft }
placed { cell: "r_data[1]~FF" site: eft }
placed { cell: "r_data[2]~FF" site: eft }
placed { cell: "r_data[3]~FF" site: eft }
placed { cell: "r_data[4]~FF" site: eft }
placed { cell: "r_data[5]~FF" site: eft }
placed { cell: "r_data[6]~FF" site: eft }
placed { cell: "r_data[7]~FF" site: eft }
placed { cell: "byte_count[1]~FF" site: eft }
placed { cell: "byte_count[2]~FF" site: eft }
placed { cell: "ROM_command[1]~FF" site: eft }
placed { cell: "ROM_command[2]~FF" site: eft }
placed { cell: "ROM_command[3]~FF" site: eft }
placed { cell: "ROM_command[4]~FF" site: eft }
placed { cell: "ROM_command[5]~FF" site: eft }
placed { cell: "ROM_command[6]~FF" site: eft }
placed { cell: "ROM_command[7]~FF" site: eft }
placed { cell: "data_length[1]~FF" site: eft }
placed { cell: "data_length[2]~FF" site: eft }
placed { cell: "data_length[3]~FF" site: eft }
placed { cell: "data_length[4]~FF" site: eft }
placed { cell: "data_length[5]~FF" site: eft }
placed { cell: "clk" site: io }
placed { cell: "fifo_empty" site: io }
placed { cell: "fifo_read_data[7]" site: io }
placed { cell: "fifo_read_data[6]" site: io }
placed { cell: "fifo_read_data[5]" site: io }
placed { cell: "fifo_read_data[4]" site: io }
placed { cell: "fifo_read_data[3]" site: io }
placed { cell: "fifo_read_data[2]" site: io }
placed { cell: "fifo_read_data[1]" site: io }
placed { cell: "fifo_read_data[0]" site: io }
placed { cell: "fifo_read_enable" site: io }
placed { cell: "data_valid" site: io }
placed { cell: "UID_Data[55]" site: io }
placed { cell: "UID_Data[54]" site: io }
placed { cell: "UID_Data[53]" site: io }
placed { cell: "UID_Data[52]" site: io }
placed { cell: "UID_Data[51]" site: io }
placed { cell: "UID_Data[50]" site: io }
placed { cell: "UID_Data[49]" site: io }
placed { cell: "UID_Data[48]" site: io }
placed { cell: "UID_Data[47]" site: io }
placed { cell: "UID_Data[46]" site: io }
placed { cell: "UID_Data[45]" site: io }
placed { cell: "UID_Data[44]" site: io }
placed { cell: "UID_Data[43]" site: io }
placed { cell: "UID_Data[42]" site: io }
placed { cell: "UID_Data[41]" site: io }
placed { cell: "UID_Data[40]" site: io }
placed { cell: "UID_Data[39]" site: io }
placed { cell: "UID_Data[38]" site: io }
placed { cell: "UID_Data[37]" site: io }
placed { cell: "UID_Data[36]" site: io }
placed { cell: "UID_Data[35]" site: io }
placed { cell: "UID_Data[34]" site: io }
placed { cell: "UID_Data[33]" site: io }
placed { cell: "UID_Data[32]" site: io }
placed { cell: "UID_Data[31]" site: io }
placed { cell: "UID_Data[30]" site: io }
placed { cell: "UID_Data[29]" site: io }
placed { cell: "UID_Data[28]" site: io }
placed { cell: "UID_Data[27]" site: io }
placed { cell: "UID_Data[26]" site: io }
placed { cell: "UID_Data[25]" site: io }
placed { cell: "UID_Data[24]" site: io }
placed { cell: "UID_Data[23]" site: io }
placed { cell: "UID_Data[22]" site: io }
placed { cell: "UID_Data[21]" site: io }
placed { cell: "UID_Data[20]" site: io }
placed { cell: "UID_Data[19]" site: io }
placed { cell: "UID_Data[18]" site: io }
placed { cell: "UID_Data[17]" site: io }
placed { cell: "UID_Data[16]" site: io }
placed { cell: "UID_Data[15]" site: io }
placed { cell: "UID_Data[14]" site: io }
placed { cell: "UID_Data[13]" site: io }
placed { cell: "UID_Data[12]" site: io }
placed { cell: "UID_Data[11]" site: io }
placed { cell: "UID_Data[10]" site: io }
placed { cell: "UID_Data[9]" site: io }
placed { cell: "UID_Data[8]" site: io }
placed { cell: "UID_Data[7]" site: io }
placed { cell: "UID_Data[6]" site: io }
placed { cell: "UID_Data[5]" site: io }
placed { cell: "UID_Data[4]" site: io }
placed { cell: "UID_Data[3]" site: io }
placed { cell: "UID_Data[2]" site: io }
placed { cell: "UID_Data[1]" site: io }
placed { cell: "UID_Data[0]" site: io }
placed { cell: "read_match" site: io }
placed { cell: "read_write" site: io }
placed { cell: "ROM_command[7]" site: io }
placed { cell: "ROM_command[6]" site: io }
placed { cell: "ROM_command[5]" site: io }
placed { cell: "ROM_command[4]" site: io }
placed { cell: "ROM_command[3]" site: io }
placed { cell: "ROM_command[2]" site: io }
placed { cell: "ROM_command[1]" site: io }
placed { cell: "ROM_command[0]" site: io }
placed { cell: "data_length[5]" site: io }
placed { cell: "data_length[4]" site: io }
placed { cell: "data_length[3]" site: io }
placed { cell: "data_length[2]" site: io }
placed { cell: "data_length[1]" site: io }
placed { cell: "data_length[0]" site: io }
placed { cell: "Fun_cmd[7]" site: io }
placed { cell: "Fun_cmd[6]" site: io }
placed { cell: "Fun_cmd[5]" site: io }
placed { cell: "Fun_cmd[4]" site: io }
placed { cell: "Fun_cmd[3]" site: io }
placed { cell: "Fun_cmd[2]" site: io }
placed { cell: "Fun_cmd[1]" site: io }
placed { cell: "Fun_cmd[0]" site: io }
placed { cell: "address[15]" site: io }
placed { cell: "address[14]" site: io }
placed { cell: "address[13]" site: io }
placed { cell: "address[12]" site: io }
placed { cell: "address[11]" site: io }
placed { cell: "address[10]" site: io }
placed { cell: "address[9]" site: io }
placed { cell: "address[8]" site: io }
placed { cell: "address[7]" site: io }
placed { cell: "address[6]" site: io }
placed { cell: "address[5]" site: io }
placed { cell: "address[4]" site: io }
placed { cell: "address[3]" site: io }
placed { cell: "address[2]" site: io }
placed { cell: "address[1]" site: io }
placed { cell: "address[0]" site: io }
placed { cell: "write_data[7]" site: io }
placed { cell: "write_data[6]" site: io }
placed { cell: "write_data[5]" site: io }
placed { cell: "write_data[4]" site: io }
placed { cell: "write_data[3]" site: io }
placed { cell: "write_data[2]" site: io }
placed { cell: "write_data[1]" site: io }
placed { cell: "write_data[0]" site: io }
placed { cell: "data_address[4]" site: io }
placed { cell: "data_address[3]" site: io }
placed { cell: "data_address[2]" site: io }
placed { cell: "data_address[1]" site: io }
placed { cell: "data_address[0]" site: io }
placed { cell: "write" site: io }
placed { cell: "VCC" site: efl }
placed { cell: "GND" site: eft }
placed { cell: "LUT__433" site: eft }
placed { cell: "LUT__434" site: eft }
placed { cell: "LUT__435" site: eft }
placed { cell: "LUT__437" site: eft }
placed { cell: "LUT__438" site: efl }
placed { cell: "LUT__439" site: eft }
placed { cell: "LUT__440" site: eft }
placed { cell: "LUT__441" site: efl }
placed { cell: "LUT__442" site: eft }
placed { cell: "LUT__444" site: efl }
placed { cell: "LUT__445" site: efl }
placed { cell: "LUT__446" site: efl }
placed { cell: "LUT__447" site: eft }
placed { cell: "LUT__449" site: efl }
placed { cell: "LUT__450" site: eft }
placed { cell: "LUT__451" site: efl }
placed { cell: "LUT__452" site: efl }
placed { cell: "LUT__453" site: efl }
placed { cell: "LUT__455" site: efl }
placed { cell: "LUT__457" site: eft }
placed { cell: "LUT__458" site: eft }
placed { cell: "LUT__459" site: eft }
placed { cell: "LUT__460" site: eft }
placed { cell: "LUT__463" site: eft }
placed { cell: "LUT__465" site: efl }
placed { cell: "LUT__466" site: efl }
placed { cell: "LUT__467" site: eft }
placed { cell: "LUT__468" site: eft }
placed { cell: "LUT__469" site: efl }
placed { cell: "LUT__471" site: eft }
placed { cell: "LUT__474" site: efl }
placed { cell: "LUT__477" site: eft }
placed { cell: "LUT__478" site: eft }
placed { cell: "LUT__479" site: efl }
placed { cell: "LUT__480" site: eft }
placed { cell: "LUT__481" site: eft }
placed { cell: "LUT__482" site: efl }
placed { cell: "LUT__484" site: eft }
placed { cell: "LUT__486" site: efl }
placed { cell: "LUT__487" site: efl }
placed { cell: "LUT__488" site: efl }
placed { cell: "LUT__490" site: eft }
placed { cell: "LUT__491" site: eft }
placed { cell: "LUT__493" site: eft }
placed { cell: "LUT__494" site: efl }
placed { cell: "LUT__496" site: efl }
placed { cell: "LUT__498" site: efl }
placed { cell: "LUT__500" site: efl }
placed { cell: "LUT__502" site: eft }
placed { cell: "LUT__503" site: efl }
placed { cell: "LUT__505" site: eft }
placed { cell: "LUT__507" site: eft }
placed { cell: "LUT__516" site: eft }
placed { cell: "LUT__517" site: efl }
placed { cell: "LUT__520" site: efl }
placed { cell: "LUT__521" site: efl }
placed { cell: "LUT__531" site: efl }
placed { cell: "LUT__533" site: eft }
placed { cell: "LUT__534" site: eft }
placed { cell: "LUT__535" site: efl }
placed { cell: "LUT__536" site: efl }
placed { cell: "LUT__537" site: eft }
placed { cell: "LUT__538" site: efl }
placed { cell: "LUT__540" site: efl }
placed { cell: "LUT__541" site: eft }
placed { cell: "LUT__542" site: efl }
placed { cell: "LUT__543" site: efl }
placed { cell: "LUT__545" site: eft }
placed { cell: "LUT__546" site: efl }
placed { cell: "LUT__547" site: eft }
placed { cell: "LUT__548" site: eft }
placed { cell: "LUT__549" site: eft }
placed { cell: "LUT__550" site: efl }
placed { cell: "LUT__552" site: efl }
placed { cell: "LUT__553" site: efl }
placed { cell: "LUT__554" site: efl }
placed { cell: "LUT__555" site: efl }
placed { cell: "LUT__556" site: eft }
placed { cell: "LUT__557" site: eft }
placed { cell: "LUT__559" site: eft }
placed { cell: "LUT__560" site: eft }
placed { cell: "LUT__561" site: efl }
placed { cell: "LUT__562" site: efl }
placed { cell: "LUT__564" site: eft }
placed { cell: "LUT__565" site: efl }
placed { cell: "LUT__566" site: efl }
placed { cell: "LUT__568" site: efl }
placed { cell: "LUT__569" site: efl }
placed { cell: "LUT__570" site: efl }
placed { cell: "LUT__571" site: eft }
placed { cell: "LUT__573" site: eft }
placed { cell: "LUT__574" site: efl }
placed { cell: "LUT__575" site: eft }
placed { cell: "LUT__577" site: efl }
placed { cell: "LUT__579" site: efl }
placed { cell: "LUT__581" site: eft }
placed { cell: "LUT__583" site: eft }
placed { cell: "LUT__585" site: efl }
placed { cell: "CLKBUF__0" site: gbuf_block }
route { driver { cell: "state[0]~FF" port: "O_seq" } sink { cell: "state[0]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "state[0]~FF" port: "O_seq" } sink { cell: "write_data[0]~FF" port: "I[2]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "state[0]~FF" port: "O_seq" } sink { cell: "data_address[0]~FF" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "state[0]~FF" port: "O_seq" } sink { cell: "r_data[0]~FF" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "state[0]~FF" port: "O_seq" } sink { cell: "byte_count[0]~FF" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "state[0]~FF" port: "O_seq" } sink { cell: "write_data[1]~FF" port: "I[2]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "state[0]~FF" port: "O_seq" } sink { cell: "write_data[2]~FF" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "state[0]~FF" port: "O_seq" } sink { cell: "write_data[3]~FF" port: "I[2]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "state[0]~FF" port: "O_seq" } sink { cell: "write_data[4]~FF" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "state[0]~FF" port: "O_seq" } sink { cell: "write_data[5]~FF" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "state[0]~FF" port: "O_seq" } sink { cell: "write_data[6]~FF" port: "I[2]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "state[0]~FF" port: "O_seq" } sink { cell: "write_data[7]~FF" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "state[0]~FF" port: "O_seq" } sink { cell: "r_data[1]~FF" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "state[0]~FF" port: "O_seq" } sink { cell: "r_data[2]~FF" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "state[0]~FF" port: "O_seq" } sink { cell: "r_data[3]~FF" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "state[0]~FF" port: "O_seq" } sink { cell: "r_data[4]~FF" port: "I[2]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "state[0]~FF" port: "O_seq" } sink { cell: "r_data[5]~FF" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "state[0]~FF" port: "O_seq" } sink { cell: "r_data[6]~FF" port: "I[2]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "state[0]~FF" port: "O_seq" } sink { cell: "r_data[7]~FF" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "state[0]~FF" port: "O_seq" } sink { cell: "byte_count[1]~FF" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "state[0]~FF" port: "O_seq" } sink { cell: "byte_count[2]~FF" port: "I[0]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "state[0]~FF" port: "O_seq" } sink { cell: "LUT__434" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "state[0]~FF" port: "O_seq" } sink { cell: "LUT__437" port: "I[0]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "state[0]~FF" port: "O_seq" } sink { cell: "LUT__444" port: "I[2]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "state[0]~FF" port: "O_seq" } sink { cell: "LUT__445" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "state[0]~FF" port: "O_seq" } sink { cell: "LUT__449" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "state[0]~FF" port: "O_seq" } sink { cell: "LUT__451" port: "I[2]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "state[0]~FF" port: "O_seq" } sink { cell: "LUT__455" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "state[0]~FF" port: "O_seq" } sink { cell: "LUT__457" port: "I[0]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "state[0]~FF" port: "O_seq" } sink { cell: "LUT__465" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "state[0]~FF" port: "O_seq" } sink { cell: "LUT__468" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "state[0]~FF" port: "O_seq" } sink { cell: "LUT__474" port: "I[3]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "state[0]~FF" port: "O_seq" } sink { cell: "LUT__478" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "state[0]~FF" port: "O_seq" } sink { cell: "LUT__479" port: "I[3]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "state[0]~FF" port: "O_seq" } sink { cell: "LUT__481" port: "I[2]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "state[0]~FF" port: "O_seq" } sink { cell: "LUT__482" port: "I[1]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "state[0]~FF" port: "O_seq" } sink { cell: "LUT__484" port: "I[3]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "state[0]~FF" port: "O_seq" } sink { cell: "LUT__486" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "state[0]~FF" port: "O_seq" } sink { cell: "LUT__487" port: "I[2]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "state[0]~FF" port: "O_seq" } sink { cell: "LUT__490" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "state[0]~FF" port: "O_seq" } sink { cell: "LUT__491" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "state[0]~FF" port: "O_seq" } sink { cell: "LUT__493" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "state[0]~FF" port: "O_seq" } sink { cell: "LUT__516" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "state[0]~FF" port: "O_seq" } sink { cell: "LUT__534" port: "I[3]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "state[0]~FF" port: "O_seq" } sink { cell: "LUT__545" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "post_wait_state[0]~FF" port: "O_seq" } sink { cell: "state[0]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "post_wait_state[0]~FF" port: "O_seq" } sink { cell: "LUT__447" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__433" port: "O" } sink { cell: "state[0]~FF" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__435" port: "O" } sink { cell: "state[0]~FF" port: "I[3]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__435" port: "O" } sink { cell: "fifo_read_enable~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__439" port: "O" } sink { cell: "state[0]~FF" port: "CE" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "LUT__439" port: "O" } sink { cell: "state[1]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__439" port: "O" } sink { cell: "state[2]~FF" port: "CE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__439" port: "O" } sink { cell: "state[3]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "state[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "data_valid~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "post_wait_state[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "length[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "write_data[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "data_address[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "address[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "Fun_cmd[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "address_count~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "UID_Data[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "r_data[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "byte_count[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ROM_command[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "data_length[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "read_match~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "read_write~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "fifo_read_enable~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "write~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "state[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "state[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "state[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "post_wait_state[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "post_wait_state[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "post_wait_state[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "length[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "length[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "length[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "length[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "length[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "write_data[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "write_data[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "write_data[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "write_data[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "write_data[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "write_data[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "write_data[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "data_address[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "data_address[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "data_address[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "data_address[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "address[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "address[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "address[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "address[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "address[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "address[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "address[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "address[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "address[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "address[10]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "address[11]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "address[12]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "address[13]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "address[14]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "address[15]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "Fun_cmd[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "Fun_cmd[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "Fun_cmd[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "Fun_cmd[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "Fun_cmd[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "Fun_cmd[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "Fun_cmd[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "UID_Data[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "UID_Data[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "UID_Data[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "UID_Data[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "UID_Data[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "UID_Data[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "UID_Data[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "UID_Data[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "UID_Data[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "UID_Data[10]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "UID_Data[11]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "UID_Data[12]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "UID_Data[13]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "r_data[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "r_data[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "r_data[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "r_data[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "r_data[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "r_data[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "r_data[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "byte_count[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "byte_count[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ROM_command[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ROM_command[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ROM_command[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ROM_command[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ROM_command[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ROM_command[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ROM_command[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "data_length[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "data_length[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "data_length[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "data_length[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "data_length[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "UID_Data[55]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "UID_Data[54]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "UID_Data[53]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "UID_Data[52]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "UID_Data[51]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "UID_Data[50]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "UID_Data[49]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "UID_Data[48]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "UID_Data[47]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "UID_Data[46]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "UID_Data[45]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "UID_Data[44]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "UID_Data[43]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "UID_Data[42]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "UID_Data[41]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "UID_Data[40]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "UID_Data[39]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "UID_Data[38]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "UID_Data[37]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "UID_Data[36]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "UID_Data[35]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "UID_Data[34]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "UID_Data[33]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "UID_Data[32]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "UID_Data[31]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "UID_Data[30]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "UID_Data[29]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "UID_Data[28]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "UID_Data[27]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "UID_Data[26]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "UID_Data[25]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "UID_Data[24]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "UID_Data[23]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "UID_Data[22]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "UID_Data[21]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "UID_Data[20]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "UID_Data[19]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "UID_Data[18]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "UID_Data[17]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "UID_Data[16]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "UID_Data[15]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "UID_Data[14]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "state[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "data_valid~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "post_wait_state[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "length[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "write_data[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "data_address[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "address[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "Fun_cmd[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "address_count~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "UID_Data[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "r_data[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "byte_count[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ROM_command[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "data_length[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "read_match~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "read_write~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "fifo_read_enable~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "write~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "state[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "state[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "state[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "post_wait_state[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "post_wait_state[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "post_wait_state[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "length[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "length[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "length[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "length[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "length[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "write_data[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "write_data[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "write_data[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "write_data[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "write_data[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "write_data[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "write_data[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "data_address[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "data_address[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "data_address[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "data_address[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "address[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "address[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "address[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "address[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "address[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "address[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "address[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "address[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "address[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "address[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "address[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "address[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "address[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "address[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "address[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "Fun_cmd[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "Fun_cmd[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "Fun_cmd[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "Fun_cmd[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "Fun_cmd[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "Fun_cmd[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "Fun_cmd[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "UID_Data[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "UID_Data[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "UID_Data[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "UID_Data[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "UID_Data[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "UID_Data[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "UID_Data[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "UID_Data[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "UID_Data[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "UID_Data[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "UID_Data[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "UID_Data[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "UID_Data[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "r_data[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "r_data[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "r_data[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "r_data[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "r_data[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "r_data[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "r_data[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "byte_count[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "byte_count[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ROM_command[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ROM_command[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ROM_command[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ROM_command[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ROM_command[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ROM_command[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ROM_command[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "data_length[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "data_length[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "data_length[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "data_length[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "data_length[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "LUT__441" port: "O" } sink { cell: "data_valid~FF" port: "I[0]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "LUT__441" port: "O" } sink { cell: "LUT__451" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__441" port: "O" } sink { cell: "LUT__480" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__441" port: "O" } sink { cell: "LUT__488" port: "I[0]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "LUT__441" port: "O" } sink { cell: "LUT__583" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__440" port: "O" } sink { cell: "data_valid~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__442" port: "O" } sink { cell: "data_valid~FF" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__442" port: "O" } sink { cell: "data_length[0]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__442" port: "O" } sink { cell: "post_wait_state[2]~FF" port: "I[3]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "LUT__442" port: "O" } sink { cell: "post_wait_state[3]~FF" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__442" port: "O" } sink { cell: "data_length[1]~FF" port: "CE" } delay_max: 3321 delay_min: 0  }
route { driver { cell: "LUT__442" port: "O" } sink { cell: "data_length[2]~FF" port: "CE" } delay_max: 2054 delay_min: 0  }
route { driver { cell: "LUT__442" port: "O" } sink { cell: "data_length[3]~FF" port: "CE" } delay_max: 3308 delay_min: 0  }
route { driver { cell: "LUT__442" port: "O" } sink { cell: "data_length[4]~FF" port: "CE" } delay_max: 2844 delay_min: 0  }
route { driver { cell: "LUT__442" port: "O" } sink { cell: "data_length[5]~FF" port: "CE" } delay_max: 3528 delay_min: 0  }
route { driver { cell: "data_valid~FF" port: "O_seq" } sink { cell: "data_valid~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "data_valid~FF" port: "O_seq" } sink { cell: "data_valid" port: "outpad" } delay_max: 1410 delay_min: 0  }
route { driver { cell: "LUT__444" port: "O" } sink { cell: "data_valid~FF" port: "CE" } delay_max: 865 delay_min: 0  }
route { driver { cell: "state[3]~FF" port: "O_seq" } sink { cell: "post_wait_state[0]~FF" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "state[3]~FF" port: "O_seq" } sink { cell: "length[0]~FF" port: "I[3]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "state[3]~FF" port: "O_seq" } sink { cell: "write_data[0]~FF" port: "I[3]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "state[3]~FF" port: "O_seq" } sink { cell: "data_address[0]~FF" port: "I[3]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "state[3]~FF" port: "O_seq" } sink { cell: "address[0]~FF" port: "I[1]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "state[3]~FF" port: "O_seq" } sink { cell: "address_count~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "state[3]~FF" port: "O_seq" } sink { cell: "state[1]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "state[3]~FF" port: "O_seq" } sink { cell: "state[3]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "state[3]~FF" port: "O_seq" } sink { cell: "length[1]~FF" port: "I[3]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "state[3]~FF" port: "O_seq" } sink { cell: "length[2]~FF" port: "I[3]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "state[3]~FF" port: "O_seq" } sink { cell: "length[3]~FF" port: "I[3]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "state[3]~FF" port: "O_seq" } sink { cell: "length[4]~FF" port: "I[3]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "state[3]~FF" port: "O_seq" } sink { cell: "length[5]~FF" port: "I[3]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "state[3]~FF" port: "O_seq" } sink { cell: "write_data[1]~FF" port: "I[3]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "state[3]~FF" port: "O_seq" } sink { cell: "write_data[2]~FF" port: "I[3]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "state[3]~FF" port: "O_seq" } sink { cell: "write_data[3]~FF" port: "I[3]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "state[3]~FF" port: "O_seq" } sink { cell: "write_data[4]~FF" port: "I[3]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "state[3]~FF" port: "O_seq" } sink { cell: "write_data[5]~FF" port: "I[3]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "state[3]~FF" port: "O_seq" } sink { cell: "write_data[6]~FF" port: "I[3]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "state[3]~FF" port: "O_seq" } sink { cell: "write_data[7]~FF" port: "I[3]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "state[3]~FF" port: "O_seq" } sink { cell: "data_address[1]~FF" port: "I[2]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "state[3]~FF" port: "O_seq" } sink { cell: "data_address[2]~FF" port: "I[3]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "state[3]~FF" port: "O_seq" } sink { cell: "data_address[3]~FF" port: "I[2]" } delay_max: 1110 delay_min: 0  }
route { driver { cell: "state[3]~FF" port: "O_seq" } sink { cell: "data_address[4]~FF" port: "I[3]" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "state[3]~FF" port: "O_seq" } sink { cell: "address[1]~FF" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "state[3]~FF" port: "O_seq" } sink { cell: "address[2]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "state[3]~FF" port: "O_seq" } sink { cell: "address[3]~FF" port: "I[1]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "state[3]~FF" port: "O_seq" } sink { cell: "address[4]~FF" port: "I[1]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "state[3]~FF" port: "O_seq" } sink { cell: "address[5]~FF" port: "I[1]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "state[3]~FF" port: "O_seq" } sink { cell: "address[6]~FF" port: "I[1]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "state[3]~FF" port: "O_seq" } sink { cell: "address[7]~FF" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "state[3]~FF" port: "O_seq" } sink { cell: "LUT__433" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "state[3]~FF" port: "O_seq" } sink { cell: "LUT__435" port: "I[1]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "state[3]~FF" port: "O_seq" } sink { cell: "LUT__438" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "state[3]~FF" port: "O_seq" } sink { cell: "LUT__440" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "state[3]~FF" port: "O_seq" } sink { cell: "LUT__442" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "state[3]~FF" port: "O_seq" } sink { cell: "LUT__444" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "state[3]~FF" port: "O_seq" } sink { cell: "LUT__445" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "state[3]~FF" port: "O_seq" } sink { cell: "LUT__446" port: "I[0]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "state[3]~FF" port: "O_seq" } sink { cell: "LUT__449" port: "I[3]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "state[3]~FF" port: "O_seq" } sink { cell: "LUT__450" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "state[3]~FF" port: "O_seq" } sink { cell: "LUT__452" port: "I[2]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "state[3]~FF" port: "O_seq" } sink { cell: "LUT__455" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "state[3]~FF" port: "O_seq" } sink { cell: "LUT__457" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "state[3]~FF" port: "O_seq" } sink { cell: "LUT__468" port: "I[3]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "state[3]~FF" port: "O_seq" } sink { cell: "LUT__474" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "state[3]~FF" port: "O_seq" } sink { cell: "LUT__477" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "state[3]~FF" port: "O_seq" } sink { cell: "LUT__478" port: "I[3]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "state[3]~FF" port: "O_seq" } sink { cell: "LUT__482" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "state[3]~FF" port: "O_seq" } sink { cell: "LUT__484" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "state[3]~FF" port: "O_seq" } sink { cell: "LUT__490" port: "I[3]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "state[3]~FF" port: "O_seq" } sink { cell: "LUT__491" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "state[3]~FF" port: "O_seq" } sink { cell: "LUT__494" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "state[3]~FF" port: "O_seq" } sink { cell: "LUT__496" port: "I[2]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "state[1]~FF" port: "O_seq" } sink { cell: "post_wait_state[0]~FF" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "state[1]~FF" port: "O_seq" } sink { cell: "length[0]~FF" port: "I[0]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "state[1]~FF" port: "O_seq" } sink { cell: "fifo_read_enable~FF" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "state[1]~FF" port: "O_seq" } sink { cell: "state[2]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "state[1]~FF" port: "O_seq" } sink { cell: "post_wait_state[1]~FF" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "state[1]~FF" port: "O_seq" } sink { cell: "length[1]~FF" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "state[1]~FF" port: "O_seq" } sink { cell: "length[2]~FF" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "state[1]~FF" port: "O_seq" } sink { cell: "length[4]~FF" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "state[1]~FF" port: "O_seq" } sink { cell: "length[5]~FF" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "state[1]~FF" port: "O_seq" } sink { cell: "LUT__433" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "state[1]~FF" port: "O_seq" } sink { cell: "LUT__434" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "state[1]~FF" port: "O_seq" } sink { cell: "LUT__437" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "state[1]~FF" port: "O_seq" } sink { cell: "LUT__444" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "state[1]~FF" port: "O_seq" } sink { cell: "LUT__445" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "state[1]~FF" port: "O_seq" } sink { cell: "LUT__446" port: "I[2]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "state[1]~FF" port: "O_seq" } sink { cell: "LUT__449" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "state[1]~FF" port: "O_seq" } sink { cell: "LUT__451" port: "I[3]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "state[1]~FF" port: "O_seq" } sink { cell: "LUT__455" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "state[1]~FF" port: "O_seq" } sink { cell: "LUT__457" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "state[1]~FF" port: "O_seq" } sink { cell: "LUT__465" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "state[1]~FF" port: "O_seq" } sink { cell: "LUT__468" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "state[1]~FF" port: "O_seq" } sink { cell: "LUT__471" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "state[1]~FF" port: "O_seq" } sink { cell: "LUT__474" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "state[1]~FF" port: "O_seq" } sink { cell: "LUT__478" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "state[1]~FF" port: "O_seq" } sink { cell: "LUT__479" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "state[1]~FF" port: "O_seq" } sink { cell: "LUT__481" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "state[1]~FF" port: "O_seq" } sink { cell: "LUT__486" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "state[1]~FF" port: "O_seq" } sink { cell: "LUT__488" port: "I[3]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "state[1]~FF" port: "O_seq" } sink { cell: "LUT__493" port: "I[3]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "state[1]~FF" port: "O_seq" } sink { cell: "LUT__502" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "state[1]~FF" port: "O_seq" } sink { cell: "LUT__534" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "state[1]~FF" port: "O_seq" } sink { cell: "LUT__545" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__445" port: "O" } sink { cell: "post_wait_state[0]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__447" port: "O" } sink { cell: "post_wait_state[0]~FF" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__452" port: "O" } sink { cell: "post_wait_state[0]~FF" port: "CE" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__452" port: "O" } sink { cell: "post_wait_state[1]~FF" port: "CE" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__452" port: "O" } sink { cell: "post_wait_state[2]~FF" port: "CE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__452" port: "O" } sink { cell: "post_wait_state[3]~FF" port: "CE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "fifo_read_data[0]" port: "inpad" } sink { cell: "length[0]~FF" port: "I[1]" } delay_max: 3629 delay_min: 0  }
route { driver { cell: "fifo_read_data[0]" port: "inpad" } sink { cell: "write_data[0]~FF" port: "I[1]" } delay_max: 3489 delay_min: 0  }
route { driver { cell: "fifo_read_data[0]" port: "inpad" } sink { cell: "address[0]~FF" port: "I[0]" } delay_max: 3902 delay_min: 0  }
route { driver { cell: "fifo_read_data[0]" port: "inpad" } sink { cell: "r_data[0]~FF" port: "I[1]" } delay_max: 3266 delay_min: 0  }
route { driver { cell: "fifo_read_data[0]" port: "inpad" } sink { cell: "ROM_command[0]~FF" port: "I[0]" } delay_max: 3732 delay_min: 0  }
route { driver { cell: "LUT__453" port: "O" } sink { cell: "length[0]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__455" port: "O" } sink { cell: "length[0]~FF" port: "CE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__455" port: "O" } sink { cell: "length[1]~FF" port: "CE" } delay_max: 814 delay_min: 0  }
route { driver { cell: "LUT__455" port: "O" } sink { cell: "length[2]~FF" port: "CE" } delay_max: 814 delay_min: 0  }
route { driver { cell: "LUT__455" port: "O" } sink { cell: "length[3]~FF" port: "CE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__455" port: "O" } sink { cell: "length[4]~FF" port: "CE" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__455" port: "O" } sink { cell: "length[5]~FF" port: "CE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "length[0]~FF" port: "O_seq" } sink { cell: "LUT__453" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "length[0]~FF" port: "O_seq" } sink { cell: "LUT__458" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "length[0]~FF" port: "O_seq" } sink { cell: "LUT__498" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "length[0]~FF" port: "O_seq" } sink { cell: "LUT__500" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "length[0]~FF" port: "O_seq" } sink { cell: "LUT__503" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "write_data[0]~FF" port: "O_seq" } sink { cell: "write_data[0]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "write_data[0]~FF" port: "O_seq" } sink { cell: "write_data[0]" port: "outpad" } delay_max: 8545 delay_min: 0  }
route { driver { cell: "LUT__457" port: "O" } sink { cell: "write_data[0]~FF" port: "CE" } delay_max: 803 delay_min: 0  }
route { driver { cell: "LUT__457" port: "O" } sink { cell: "data_address[0]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__457" port: "O" } sink { cell: "write_data[1]~FF" port: "CE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__457" port: "O" } sink { cell: "write_data[2]~FF" port: "CE" } delay_max: 803 delay_min: 0  }
route { driver { cell: "LUT__457" port: "O" } sink { cell: "write_data[3]~FF" port: "CE" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "LUT__457" port: "O" } sink { cell: "write_data[4]~FF" port: "CE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__457" port: "O" } sink { cell: "write_data[5]~FF" port: "CE" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__457" port: "O" } sink { cell: "write_data[6]~FF" port: "CE" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "LUT__457" port: "O" } sink { cell: "write_data[7]~FF" port: "CE" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__457" port: "O" } sink { cell: "data_address[1]~FF" port: "CE" } delay_max: 867 delay_min: 0  }
route { driver { cell: "LUT__457" port: "O" } sink { cell: "data_address[2]~FF" port: "CE" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__457" port: "O" } sink { cell: "data_address[3]~FF" port: "CE" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "LUT__457" port: "O" } sink { cell: "data_address[4]~FF" port: "CE" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "LUT__460" port: "O" } sink { cell: "data_address[0]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "data_address[0]~FF" port: "O_seq" } sink { cell: "data_address[0]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "data_address[0]~FF" port: "O_seq" } sink { cell: "data_address[0]" port: "outpad" } delay_max: 1923 delay_min: 0  }
route { driver { cell: "data_address[0]~FF" port: "O_seq" } sink { cell: "LUT__516" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__450" port: "O" } sink { cell: "address[0]~FF" port: "CE" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "LUT__450" port: "O" } sink { cell: "address[1]~FF" port: "CE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__450" port: "O" } sink { cell: "address[2]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "LUT__450" port: "O" } sink { cell: "address[3]~FF" port: "CE" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "LUT__450" port: "O" } sink { cell: "address[4]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__450" port: "O" } sink { cell: "address[5]~FF" port: "CE" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "LUT__450" port: "O" } sink { cell: "address[6]~FF" port: "CE" } delay_max: 1359 delay_min: 0  }
route { driver { cell: "LUT__450" port: "O" } sink { cell: "address[7]~FF" port: "CE" } delay_max: 845 delay_min: 0  }
route { driver { cell: "LUT__450" port: "O" } sink { cell: "LUT__452" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "address[0]~FF" port: "O" } sink { cell: "Fun_cmd[0]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "address[0]~FF" port: "O" } sink { cell: "address[8]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "address[0]~FF" port: "O_seq" } sink { cell: "address[0]" port: "outpad" } delay_max: 2194 delay_min: 0  }
route { driver { cell: "LUT__463" port: "O" } sink { cell: "Fun_cmd[0]~FF" port: "CE" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "LUT__463" port: "O" } sink { cell: "Fun_cmd[1]~FF" port: "CE" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "LUT__463" port: "O" } sink { cell: "Fun_cmd[2]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__463" port: "O" } sink { cell: "Fun_cmd[3]~FF" port: "CE" } delay_max: 865 delay_min: 0  }
route { driver { cell: "LUT__463" port: "O" } sink { cell: "Fun_cmd[4]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__463" port: "O" } sink { cell: "Fun_cmd[5]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__463" port: "O" } sink { cell: "Fun_cmd[6]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__463" port: "O" } sink { cell: "Fun_cmd[7]~FF" port: "CE" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "Fun_cmd[0]~FF" port: "O_seq" } sink { cell: "Fun_cmd[0]" port: "outpad" } delay_max: 2869 delay_min: 0  }
route { driver { cell: "LUT__449" port: "O" } sink { cell: "address_count~FF" port: "CE" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__449" port: "O" } sink { cell: "address[8]~FF" port: "CE" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "LUT__449" port: "O" } sink { cell: "address[9]~FF" port: "CE" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "LUT__449" port: "O" } sink { cell: "address[10]~FF" port: "CE" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__449" port: "O" } sink { cell: "address[11]~FF" port: "CE" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__449" port: "O" } sink { cell: "address[12]~FF" port: "CE" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__449" port: "O" } sink { cell: "address[13]~FF" port: "CE" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__449" port: "O" } sink { cell: "address[14]~FF" port: "CE" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "LUT__449" port: "O" } sink { cell: "address[15]~FF" port: "CE" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "LUT__449" port: "O" } sink { cell: "LUT__450" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "address_count~FF" port: "O_seq" } sink { cell: "LUT__450" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "address_count~FF" port: "O_seq" } sink { cell: "LUT__482" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "r_data[0]~FF" port: "O_seq" } sink { cell: "UID_Data[0]~FF" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "r_data[0]~FF" port: "O_seq" } sink { cell: "r_data[0]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_data[0]~FF" port: "O_seq" } sink { cell: "UID_Data[1]~FF" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "r_data[0]~FF" port: "O_seq" } sink { cell: "LUT__537" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "r_data[0]~FF" port: "O_seq" } sink { cell: "LUT__541" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "r_data[0]~FF" port: "O_seq" } sink { cell: "LUT__547" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "state[2]~FF" port: "O_seq" } sink { cell: "UID_Data[0]~FF" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "state[2]~FF" port: "O_seq" } sink { cell: "r_data[0]~FF" port: "I[3]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "state[2]~FF" port: "O_seq" } sink { cell: "byte_count[0]~FF" port: "I[2]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "state[2]~FF" port: "O_seq" } sink { cell: "ROM_command[0]~FF" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "state[2]~FF" port: "O_seq" } sink { cell: "read_match~FF" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "state[2]~FF" port: "O_seq" } sink { cell: "write~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "state[2]~FF" port: "O_seq" } sink { cell: "state[3]~FF" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "state[2]~FF" port: "O_seq" } sink { cell: "UID_Data[1]~FF" port: "I[3]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "state[2]~FF" port: "O_seq" } sink { cell: "UID_Data[2]~FF" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "state[2]~FF" port: "O_seq" } sink { cell: "UID_Data[3]~FF" port: "I[3]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "state[2]~FF" port: "O_seq" } sink { cell: "UID_Data[4]~FF" port: "I[3]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "state[2]~FF" port: "O_seq" } sink { cell: "UID_Data[5]~FF" port: "I[3]" } delay_max: 1358 delay_min: 0  }
route { driver { cell: "state[2]~FF" port: "O_seq" } sink { cell: "UID_Data[6]~FF" port: "I[3]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "state[2]~FF" port: "O_seq" } sink { cell: "UID_Data[7]~FF" port: "I[3]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "state[2]~FF" port: "O_seq" } sink { cell: "UID_Data[8]~FF" port: "I[3]" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "state[2]~FF" port: "O_seq" } sink { cell: "r_data[1]~FF" port: "I[3]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "state[2]~FF" port: "O_seq" } sink { cell: "r_data[2]~FF" port: "I[3]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "state[2]~FF" port: "O_seq" } sink { cell: "r_data[3]~FF" port: "I[3]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "state[2]~FF" port: "O_seq" } sink { cell: "r_data[4]~FF" port: "I[3]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "state[2]~FF" port: "O_seq" } sink { cell: "r_data[5]~FF" port: "I[3]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "state[2]~FF" port: "O_seq" } sink { cell: "r_data[6]~FF" port: "I[3]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "state[2]~FF" port: "O_seq" } sink { cell: "r_data[7]~FF" port: "I[3]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "state[2]~FF" port: "O_seq" } sink { cell: "byte_count[1]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "state[2]~FF" port: "O_seq" } sink { cell: "byte_count[2]~FF" port: "I[3]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "state[2]~FF" port: "O_seq" } sink { cell: "ROM_command[2]~FF" port: "I[1]" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "state[2]~FF" port: "O_seq" } sink { cell: "ROM_command[3]~FF" port: "I[1]" } delay_max: 1579 delay_min: 0  }
route { driver { cell: "state[2]~FF" port: "O_seq" } sink { cell: "ROM_command[4]~FF" port: "I[1]" } delay_max: 1371 delay_min: 0  }
route { driver { cell: "state[2]~FF" port: "O_seq" } sink { cell: "ROM_command[5]~FF" port: "I[1]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "state[2]~FF" port: "O_seq" } sink { cell: "ROM_command[6]~FF" port: "I[1]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "state[2]~FF" port: "O_seq" } sink { cell: "ROM_command[7]~FF" port: "I[1]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "state[2]~FF" port: "O_seq" } sink { cell: "LUT__433" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "state[2]~FF" port: "O_seq" } sink { cell: "LUT__435" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "state[2]~FF" port: "O_seq" } sink { cell: "LUT__438" port: "I[0]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "state[2]~FF" port: "O_seq" } sink { cell: "LUT__442" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "state[2]~FF" port: "O_seq" } sink { cell: "LUT__444" port: "I[3]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "state[2]~FF" port: "O_seq" } sink { cell: "LUT__445" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "state[2]~FF" port: "O_seq" } sink { cell: "LUT__446" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "state[2]~FF" port: "O_seq" } sink { cell: "LUT__449" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "state[2]~FF" port: "O_seq" } sink { cell: "LUT__451" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "state[2]~FF" port: "O_seq" } sink { cell: "LUT__453" port: "I[1]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "state[2]~FF" port: "O_seq" } sink { cell: "LUT__455" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "state[2]~FF" port: "O_seq" } sink { cell: "LUT__457" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "state[2]~FF" port: "O_seq" } sink { cell: "LUT__463" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "state[2]~FF" port: "O_seq" } sink { cell: "LUT__468" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "state[2]~FF" port: "O_seq" } sink { cell: "LUT__469" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "state[2]~FF" port: "O_seq" } sink { cell: "LUT__471" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "state[2]~FF" port: "O_seq" } sink { cell: "LUT__474" port: "I[2]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "state[2]~FF" port: "O_seq" } sink { cell: "LUT__478" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "state[2]~FF" port: "O_seq" } sink { cell: "LUT__480" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "state[2]~FF" port: "O_seq" } sink { cell: "LUT__482" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "state[2]~FF" port: "O_seq" } sink { cell: "LUT__484" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "state[2]~FF" port: "O_seq" } sink { cell: "LUT__487" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "state[2]~FF" port: "O_seq" } sink { cell: "LUT__488" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "state[2]~FF" port: "O_seq" } sink { cell: "LUT__490" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "state[2]~FF" port: "O_seq" } sink { cell: "LUT__491" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "state[2]~FF" port: "O_seq" } sink { cell: "LUT__493" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "state[2]~FF" port: "O_seq" } sink { cell: "LUT__498" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "state[2]~FF" port: "O_seq" } sink { cell: "LUT__500" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "state[2]~FF" port: "O_seq" } sink { cell: "LUT__503" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "state[2]~FF" port: "O_seq" } sink { cell: "LUT__505" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "state[2]~FF" port: "O_seq" } sink { cell: "LUT__535" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "state[2]~FF" port: "O_seq" } sink { cell: "LUT__536" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "state[2]~FF" port: "O_seq" } sink { cell: "LUT__545" port: "I[3]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "state[2]~FF" port: "O_seq" } sink { cell: "LUT__552" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "state[2]~FF" port: "O_seq" } sink { cell: "LUT__573" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "state[2]~FF" port: "O_seq" } sink { cell: "LUT__575" port: "I[3]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "state[2]~FF" port: "O_seq" } sink { cell: "LUT__581" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "state[2]~FF" port: "O_seq" } sink { cell: "LUT__583" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "state[2]~FF" port: "O_seq" } sink { cell: "LUT__585" port: "I[1]" } delay_max: 1257 delay_min: 0  }
route { driver { cell: "LUT__469" port: "O" } sink { cell: "UID_Data[0]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "UID_Data[0]~FF" port: "O_seq" } sink { cell: "UID_Data[0]" port: "outpad" } delay_max: 2877 delay_min: 0  }
route { driver { cell: "LUT__471" port: "O" } sink { cell: "r_data[0]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__471" port: "O" } sink { cell: "byte_count[0]~FF" port: "CE" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "LUT__471" port: "O" } sink { cell: "r_data[1]~FF" port: "CE" } delay_max: 878 delay_min: 0  }
route { driver { cell: "LUT__471" port: "O" } sink { cell: "r_data[2]~FF" port: "CE" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__471" port: "O" } sink { cell: "r_data[3]~FF" port: "CE" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "LUT__471" port: "O" } sink { cell: "r_data[4]~FF" port: "CE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__471" port: "O" } sink { cell: "r_data[5]~FF" port: "CE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__471" port: "O" } sink { cell: "r_data[6]~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__471" port: "O" } sink { cell: "r_data[7]~FF" port: "CE" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__471" port: "O" } sink { cell: "byte_count[1]~FF" port: "CE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__471" port: "O" } sink { cell: "byte_count[2]~FF" port: "CE" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "byte_count[0]~FF" port: "O_seq" } sink { cell: "byte_count[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "byte_count[0]~FF" port: "O_seq" } sink { cell: "UID_Data[4]~FF" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "byte_count[0]~FF" port: "O_seq" } sink { cell: "byte_count[1]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "byte_count[0]~FF" port: "O_seq" } sink { cell: "LUT__467" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "byte_count[0]~FF" port: "O_seq" } sink { cell: "LUT__531" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "byte_count[0]~FF" port: "O_seq" } sink { cell: "LUT__533" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "byte_count[0]~FF" port: "O_seq" } sink { cell: "LUT__534" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "byte_count[0]~FF" port: "O_seq" } sink { cell: "LUT__538" port: "I[3]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "byte_count[0]~FF" port: "O_seq" } sink { cell: "LUT__540" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "byte_count[0]~FF" port: "O_seq" } sink { cell: "LUT__543" port: "I[3]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "byte_count[0]~FF" port: "O_seq" } sink { cell: "LUT__555" port: "I[3]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "byte_count[0]~FF" port: "O_seq" } sink { cell: "LUT__556" port: "I[3]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "byte_count[0]~FF" port: "O_seq" } sink { cell: "LUT__557" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "byte_count[0]~FF" port: "O_seq" } sink { cell: "LUT__560" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "byte_count[0]~FF" port: "O_seq" } sink { cell: "LUT__562" port: "I[3]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "byte_count[0]~FF" port: "O_seq" } sink { cell: "LUT__564" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "byte_count[0]~FF" port: "O_seq" } sink { cell: "LUT__566" port: "I[3]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "byte_count[0]~FF" port: "O_seq" } sink { cell: "LUT__568" port: "I[2]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "byte_count[0]~FF" port: "O_seq" } sink { cell: "LUT__569" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "byte_count[0]~FF" port: "O_seq" } sink { cell: "LUT__571" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "byte_count[0]~FF" port: "O_seq" } sink { cell: "LUT__574" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__474" port: "O" } sink { cell: "ROM_command[0]~FF" port: "CE" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__474" port: "O" } sink { cell: "ROM_command[1]~FF" port: "CE" } delay_max: 881 delay_min: 0  }
route { driver { cell: "LUT__474" port: "O" } sink { cell: "ROM_command[2]~FF" port: "CE" } delay_max: 881 delay_min: 0  }
route { driver { cell: "LUT__474" port: "O" } sink { cell: "ROM_command[3]~FF" port: "CE" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "LUT__474" port: "O" } sink { cell: "ROM_command[4]~FF" port: "CE" } delay_max: 887 delay_min: 0  }
route { driver { cell: "LUT__474" port: "O" } sink { cell: "ROM_command[5]~FF" port: "CE" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "LUT__474" port: "O" } sink { cell: "ROM_command[6]~FF" port: "CE" } delay_max: 801 delay_min: 0  }
route { driver { cell: "LUT__474" port: "O" } sink { cell: "ROM_command[7]~FF" port: "CE" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "ROM_command[0]~FF" port: "O" } sink { cell: "read_write~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "ROM_command[0]~FF" port: "O_seq" } sink { cell: "ROM_command[0]" port: "outpad" } delay_max: 8300 delay_min: 0  }
route { driver { cell: "data_length[0]~FF" port: "O_seq" } sink { cell: "data_length[0]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "data_length[0]~FF" port: "O_seq" } sink { cell: "data_length[0]" port: "outpad" } delay_max: 2076 delay_min: 0  }
route { driver { cell: "fifo_read_data[2]" port: "inpad" } sink { cell: "data_length[0]~FF" port: "I[1]" } delay_max: 7440 delay_min: 0  }
route { driver { cell: "fifo_read_data[2]" port: "inpad" } sink { cell: "length[2]~FF" port: "I[1]" } delay_max: 7370 delay_min: 0  }
route { driver { cell: "fifo_read_data[2]" port: "inpad" } sink { cell: "write_data[2]~FF" port: "I[1]" } delay_max: 6942 delay_min: 0  }
route { driver { cell: "fifo_read_data[2]" port: "inpad" } sink { cell: "address[2]~FF" port: "I[0]" } delay_max: 7186 delay_min: 0  }
route { driver { cell: "fifo_read_data[2]" port: "inpad" } sink { cell: "r_data[2]~FF" port: "I[1]" } delay_max: 7238 delay_min: 0  }
route { driver { cell: "fifo_read_data[2]" port: "inpad" } sink { cell: "ROM_command[2]~FF" port: "I[0]" } delay_max: 7509 delay_min: 0  }
route { driver { cell: "LUT__437" port: "O" } sink { cell: "data_length[0]~FF" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__437" port: "O" } sink { cell: "data_length[1]~FF" port: "I[2]" } delay_max: 3346 delay_min: 0  }
route { driver { cell: "LUT__437" port: "O" } sink { cell: "data_length[2]~FF" port: "I[2]" } delay_max: 2255 delay_min: 0  }
route { driver { cell: "LUT__437" port: "O" } sink { cell: "data_length[3]~FF" port: "I[2]" } delay_max: 3030 delay_min: 0  }
route { driver { cell: "LUT__437" port: "O" } sink { cell: "data_length[4]~FF" port: "I[2]" } delay_max: 3346 delay_min: 0  }
route { driver { cell: "LUT__437" port: "O" } sink { cell: "data_length[5]~FF" port: "I[2]" } delay_max: 3346 delay_min: 0  }
route { driver { cell: "LUT__437" port: "O" } sink { cell: "LUT__439" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "LUT__437" port: "O" } sink { cell: "LUT__440" port: "I[0]" } delay_max: 1074 delay_min: 0  }
route { driver { cell: "LUT__437" port: "O" } sink { cell: "LUT__447" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "LUT__437" port: "O" } sink { cell: "LUT__463" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__437" port: "O" } sink { cell: "LUT__477" port: "I[1]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "fifo_read_data[1]" port: "inpad" } sink { cell: "read_match~FF" port: "I[0]" } delay_max: 1668 delay_min: 0  }
route { driver { cell: "fifo_read_data[1]" port: "inpad" } sink { cell: "length[1]~FF" port: "I[1]" } delay_max: 2347 delay_min: 0  }
route { driver { cell: "fifo_read_data[1]" port: "inpad" } sink { cell: "write_data[1]~FF" port: "I[1]" } delay_max: 2116 delay_min: 0  }
route { driver { cell: "fifo_read_data[1]" port: "inpad" } sink { cell: "address[1]~FF" port: "I[0]" } delay_max: 1952 delay_min: 0  }
route { driver { cell: "fifo_read_data[1]" port: "inpad" } sink { cell: "r_data[1]~FF" port: "I[1]" } delay_max: 1935 delay_min: 0  }
route { driver { cell: "LUT__477" port: "O" } sink { cell: "read_match~FF" port: "CE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__477" port: "O" } sink { cell: "read_write~FF" port: "CE" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "read_match~FF" port: "O" } sink { cell: "ROM_command[1]~FF" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "read_match~FF" port: "O_seq" } sink { cell: "read_match" port: "outpad" } delay_max: 2697 delay_min: 0  }
route { driver { cell: "read_write~FF" port: "O_seq" } sink { cell: "read_write" port: "outpad" } delay_max: 3339 delay_min: 0  }
route { driver { cell: "read_write~FF" port: "O_seq" } sink { cell: "LUT__433" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "read_write~FF" port: "O_seq" } sink { cell: "LUT__447" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "read_write~FF" port: "O_seq" } sink { cell: "LUT__490" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "read_write~FF" port: "O_seq" } sink { cell: "LUT__493" port: "I[1]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "fifo_read_enable~FF" port: "O_seq" } sink { cell: "fifo_read_enable" port: "outpad" } delay_max: 8083 delay_min: 0  }
route { driver { cell: "LUT__478" port: "O" } sink { cell: "write~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "write~FF" port: "O_seq" } sink { cell: "write" port: "outpad" } delay_max: 2867 delay_min: 0  }
route { driver { cell: "LUT__481" port: "O" } sink { cell: "state[1]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__482" port: "O" } sink { cell: "state[1]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__480" port: "O" } sink { cell: "state[1]~FF" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__484" port: "O" } sink { cell: "state[2]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__486" port: "O" } sink { cell: "state[3]~FF" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__488" port: "O" } sink { cell: "state[3]~FF" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__438" port: "O" } sink { cell: "post_wait_state[1]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__438" port: "O" } sink { cell: "LUT__439" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__490" port: "O" } sink { cell: "post_wait_state[1]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__491" port: "O" } sink { cell: "post_wait_state[1]~FF" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "post_wait_state[1]~FF" port: "O_seq" } sink { cell: "LUT__479" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "post_wait_state[1]~FF" port: "O_seq" } sink { cell: "LUT__491" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__494" port: "O" } sink { cell: "post_wait_state[2]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__493" port: "O" } sink { cell: "post_wait_state[2]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__493" port: "O" } sink { cell: "LUT__496" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__465" port: "O" } sink { cell: "post_wait_state[2]~FF" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__465" port: "O" } sink { cell: "post_wait_state[3]~FF" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "LUT__465" port: "O" } sink { cell: "LUT__467" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "LUT__465" port: "O" } sink { cell: "LUT__480" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__465" port: "O" } sink { cell: "LUT__573" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__465" port: "O" } sink { cell: "LUT__577" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__465" port: "O" } sink { cell: "LUT__583" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "post_wait_state[2]~FF" port: "O_seq" } sink { cell: "LUT__484" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "post_wait_state[2]~FF" port: "O_seq" } sink { cell: "LUT__494" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__496" port: "O" } sink { cell: "post_wait_state[3]~FF" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "post_wait_state[3]~FF" port: "O_seq" } sink { cell: "LUT__487" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "post_wait_state[3]~FF" port: "O_seq" } sink { cell: "LUT__496" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__498" port: "O" } sink { cell: "length[1]~FF" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "length[1]~FF" port: "O_seq" } sink { cell: "LUT__458" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "length[1]~FF" port: "O_seq" } sink { cell: "LUT__498" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "length[1]~FF" port: "O_seq" } sink { cell: "LUT__500" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "length[1]~FF" port: "O_seq" } sink { cell: "LUT__503" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__500" port: "O" } sink { cell: "length[2]~FF" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "length[2]~FF" port: "O_seq" } sink { cell: "LUT__458" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "length[2]~FF" port: "O_seq" } sink { cell: "LUT__500" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "length[2]~FF" port: "O_seq" } sink { cell: "LUT__503" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__502" port: "O" } sink { cell: "length[3]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "length[3]~FF" port: "O_seq" } sink { cell: "length[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "length[3]~FF" port: "O_seq" } sink { cell: "LUT__458" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "length[3]~FF" port: "O_seq" } sink { cell: "LUT__507" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__503" port: "O" } sink { cell: "length[3]~FF" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__503" port: "O" } sink { cell: "LUT__507" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "fifo_read_data[4]" port: "inpad" } sink { cell: "length[4]~FF" port: "I[1]" } delay_max: 6979 delay_min: 0  }
route { driver { cell: "fifo_read_data[4]" port: "inpad" } sink { cell: "write_data[4]~FF" port: "I[1]" } delay_max: 7396 delay_min: 0  }
route { driver { cell: "fifo_read_data[4]" port: "inpad" } sink { cell: "address[4]~FF" port: "I[0]" } delay_max: 6986 delay_min: 0  }
route { driver { cell: "fifo_read_data[4]" port: "inpad" } sink { cell: "r_data[4]~FF" port: "I[1]" } delay_max: 7394 delay_min: 0  }
route { driver { cell: "fifo_read_data[4]" port: "inpad" } sink { cell: "ROM_command[4]~FF" port: "I[0]" } delay_max: 7242 delay_min: 0  }
route { driver { cell: "fifo_read_data[4]" port: "inpad" } sink { cell: "data_length[2]~FF" port: "I[1]" } delay_max: 6439 delay_min: 0  }
route { driver { cell: "LUT__505" port: "O" } sink { cell: "length[4]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "length[4]~FF" port: "O_seq" } sink { cell: "LUT__459" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "length[4]~FF" port: "O_seq" } sink { cell: "LUT__505" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "length[4]~FF" port: "O_seq" } sink { cell: "LUT__507" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "fifo_read_data[5]" port: "inpad" } sink { cell: "length[5]~FF" port: "I[1]" } delay_max: 7428 delay_min: 0  }
route { driver { cell: "fifo_read_data[5]" port: "inpad" } sink { cell: "write_data[5]~FF" port: "I[1]" } delay_max: 7634 delay_min: 0  }
route { driver { cell: "fifo_read_data[5]" port: "inpad" } sink { cell: "address[5]~FF" port: "I[0]" } delay_max: 7149 delay_min: 0  }
route { driver { cell: "fifo_read_data[5]" port: "inpad" } sink { cell: "r_data[5]~FF" port: "I[1]" } delay_max: 7668 delay_min: 0  }
route { driver { cell: "fifo_read_data[5]" port: "inpad" } sink { cell: "ROM_command[5]~FF" port: "I[0]" } delay_max: 7238 delay_min: 0  }
route { driver { cell: "fifo_read_data[5]" port: "inpad" } sink { cell: "data_length[3]~FF" port: "I[1]" } delay_max: 4801 delay_min: 0  }
route { driver { cell: "LUT__507" port: "O" } sink { cell: "length[5]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "length[5]~FF" port: "O_seq" } sink { cell: "LUT__459" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "length[5]~FF" port: "O_seq" } sink { cell: "LUT__507" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "write_data[1]~FF" port: "O_seq" } sink { cell: "write_data[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "write_data[1]~FF" port: "O_seq" } sink { cell: "write_data[1]" port: "outpad" } delay_max: 7226 delay_min: 0  }
route { driver { cell: "write_data[2]~FF" port: "O_seq" } sink { cell: "write_data[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "write_data[2]~FF" port: "O_seq" } sink { cell: "write_data[2]" port: "outpad" } delay_max: 8269 delay_min: 0  }
route { driver { cell: "write_data[3]~FF" port: "O_seq" } sink { cell: "write_data[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "write_data[3]~FF" port: "O_seq" } sink { cell: "write_data[3]" port: "outpad" } delay_max: 2282 delay_min: 0  }
route { driver { cell: "fifo_read_data[3]" port: "inpad" } sink { cell: "write_data[3]~FF" port: "I[1]" } delay_max: 7187 delay_min: 0  }
route { driver { cell: "fifo_read_data[3]" port: "inpad" } sink { cell: "address[3]~FF" port: "I[0]" } delay_max: 7227 delay_min: 0  }
route { driver { cell: "fifo_read_data[3]" port: "inpad" } sink { cell: "r_data[3]~FF" port: "I[1]" } delay_max: 7242 delay_min: 0  }
route { driver { cell: "fifo_read_data[3]" port: "inpad" } sink { cell: "ROM_command[3]~FF" port: "I[0]" } delay_max: 7211 delay_min: 0  }
route { driver { cell: "fifo_read_data[3]" port: "inpad" } sink { cell: "data_length[1]~FF" port: "I[1]" } delay_max: 4519 delay_min: 0  }
route { driver { cell: "fifo_read_data[3]" port: "inpad" } sink { cell: "LUT__502" port: "I[0]" } delay_max: 7469 delay_min: 0  }
route { driver { cell: "write_data[4]~FF" port: "O_seq" } sink { cell: "write_data[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "write_data[4]~FF" port: "O_seq" } sink { cell: "write_data[4]" port: "outpad" } delay_max: 2395 delay_min: 0  }
route { driver { cell: "write_data[5]~FF" port: "O_seq" } sink { cell: "write_data[5]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "write_data[5]~FF" port: "O_seq" } sink { cell: "write_data[5]" port: "outpad" } delay_max: 1923 delay_min: 0  }
route { driver { cell: "write_data[6]~FF" port: "O_seq" } sink { cell: "write_data[6]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "write_data[6]~FF" port: "O_seq" } sink { cell: "write_data[6]" port: "outpad" } delay_max: 1923 delay_min: 0  }
route { driver { cell: "fifo_read_data[6]" port: "inpad" } sink { cell: "write_data[6]~FF" port: "I[1]" } delay_max: 4916 delay_min: 0  }
route { driver { cell: "fifo_read_data[6]" port: "inpad" } sink { cell: "address[6]~FF" port: "I[0]" } delay_max: 4737 delay_min: 0  }
route { driver { cell: "fifo_read_data[6]" port: "inpad" } sink { cell: "r_data[6]~FF" port: "I[1]" } delay_max: 4937 delay_min: 0  }
route { driver { cell: "fifo_read_data[6]" port: "inpad" } sink { cell: "ROM_command[6]~FF" port: "I[0]" } delay_max: 4787 delay_min: 0  }
route { driver { cell: "fifo_read_data[6]" port: "inpad" } sink { cell: "data_length[4]~FF" port: "I[1]" } delay_max: 2246 delay_min: 0  }
route { driver { cell: "write_data[7]~FF" port: "O_seq" } sink { cell: "write_data[7]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "write_data[7]~FF" port: "O_seq" } sink { cell: "write_data[7]" port: "outpad" } delay_max: 2361 delay_min: 0  }
route { driver { cell: "fifo_read_data[7]" port: "inpad" } sink { cell: "write_data[7]~FF" port: "I[1]" } delay_max: 8173 delay_min: 0  }
route { driver { cell: "fifo_read_data[7]" port: "inpad" } sink { cell: "address[7]~FF" port: "I[0]" } delay_max: 8651 delay_min: 0  }
route { driver { cell: "fifo_read_data[7]" port: "inpad" } sink { cell: "r_data[7]~FF" port: "I[1]" } delay_max: 8895 delay_min: 0  }
route { driver { cell: "fifo_read_data[7]" port: "inpad" } sink { cell: "ROM_command[7]~FF" port: "I[0]" } delay_max: 8474 delay_min: 0  }
route { driver { cell: "fifo_read_data[7]" port: "inpad" } sink { cell: "data_length[5]~FF" port: "I[1]" } delay_max: 6018 delay_min: 0  }
route { driver { cell: "data_address[1]~FF" port: "O_seq" } sink { cell: "data_address[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "data_address[1]~FF" port: "O_seq" } sink { cell: "data_address[2]~FF" port: "I[0]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "data_address[1]~FF" port: "O_seq" } sink { cell: "data_address[1]" port: "outpad" } delay_max: 3075 delay_min: 0  }
route { driver { cell: "data_address[1]~FF" port: "O_seq" } sink { cell: "LUT__520" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__517" port: "O" } sink { cell: "data_address[1]~FF" port: "I[1]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "LUT__517" port: "O" } sink { cell: "data_address[2]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "data_address[2]~FF" port: "O_seq" } sink { cell: "data_address[2]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "data_address[2]~FF" port: "O_seq" } sink { cell: "data_address[2]" port: "outpad" } delay_max: 7504 delay_min: 0  }
route { driver { cell: "data_address[2]~FF" port: "O_seq" } sink { cell: "LUT__520" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "data_address[3]~FF" port: "O_seq" } sink { cell: "data_address[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "data_address[3]~FF" port: "O_seq" } sink { cell: "data_address[4]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "data_address[3]~FF" port: "O_seq" } sink { cell: "data_address[3]" port: "outpad" } delay_max: 8072 delay_min: 0  }
route { driver { cell: "LUT__521" port: "O" } sink { cell: "data_address[3]~FF" port: "I[1]" } delay_max: 1111 delay_min: 0  }
route { driver { cell: "LUT__521" port: "O" } sink { cell: "data_address[4]~FF" port: "I[1]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "data_address[4]~FF" port: "O_seq" } sink { cell: "data_address[4]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "data_address[4]~FF" port: "O_seq" } sink { cell: "data_address[4]" port: "outpad" } delay_max: 7275 delay_min: 0  }
route { driver { cell: "address[1]~FF" port: "O" } sink { cell: "address[9]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "address[1]~FF" port: "O" } sink { cell: "Fun_cmd[1]~FF" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "address[1]~FF" port: "O_seq" } sink { cell: "address[1]" port: "outpad" } delay_max: 2661 delay_min: 0  }
route { driver { cell: "address[2]~FF" port: "O" } sink { cell: "address[10]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "address[2]~FF" port: "O" } sink { cell: "Fun_cmd[2]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "address[2]~FF" port: "O_seq" } sink { cell: "address[2]" port: "outpad" } delay_max: 8270 delay_min: 0  }
route { driver { cell: "address[3]~FF" port: "O" } sink { cell: "address[11]~FF" port: "I[1]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "address[3]~FF" port: "O" } sink { cell: "Fun_cmd[3]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "address[3]~FF" port: "O_seq" } sink { cell: "address[3]" port: "outpad" } delay_max: 8307 delay_min: 0  }
route { driver { cell: "address[4]~FF" port: "O" } sink { cell: "address[12]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "address[4]~FF" port: "O" } sink { cell: "Fun_cmd[4]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "address[4]~FF" port: "O_seq" } sink { cell: "address[4]" port: "outpad" } delay_max: 8304 delay_min: 0  }
route { driver { cell: "address[5]~FF" port: "O" } sink { cell: "address[13]~FF" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "address[5]~FF" port: "O" } sink { cell: "Fun_cmd[5]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "address[5]~FF" port: "O_seq" } sink { cell: "address[5]" port: "outpad" } delay_max: 3645 delay_min: 0  }
route { driver { cell: "address[6]~FF" port: "O" } sink { cell: "address[14]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "address[6]~FF" port: "O" } sink { cell: "Fun_cmd[6]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "address[6]~FF" port: "O_seq" } sink { cell: "address[6]" port: "outpad" } delay_max: 7525 delay_min: 0  }
route { driver { cell: "address[7]~FF" port: "O" } sink { cell: "address[15]~FF" port: "I[1]" } delay_max: 788 delay_min: 0  }
route { driver { cell: "address[7]~FF" port: "O" } sink { cell: "Fun_cmd[7]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "address[7]~FF" port: "O_seq" } sink { cell: "address[7]" port: "outpad" } delay_max: 8450 delay_min: 0  }
route { driver { cell: "address[8]~FF" port: "O_seq" } sink { cell: "address[8]" port: "outpad" } delay_max: 1923 delay_min: 0  }
route { driver { cell: "address[9]~FF" port: "O_seq" } sink { cell: "address[9]" port: "outpad" } delay_max: 2182 delay_min: 0  }
route { driver { cell: "address[10]~FF" port: "O_seq" } sink { cell: "address[10]" port: "outpad" } delay_max: 2122 delay_min: 0  }
route { driver { cell: "address[11]~FF" port: "O_seq" } sink { cell: "address[11]" port: "outpad" } delay_max: 7709 delay_min: 0  }
route { driver { cell: "address[12]~FF" port: "O_seq" } sink { cell: "address[12]" port: "outpad" } delay_max: 2425 delay_min: 0  }
route { driver { cell: "address[13]~FF" port: "O_seq" } sink { cell: "address[13]" port: "outpad" } delay_max: 7406 delay_min: 0  }
route { driver { cell: "address[14]~FF" port: "O_seq" } sink { cell: "address[14]" port: "outpad" } delay_max: 2982 delay_min: 0  }
route { driver { cell: "address[15]~FF" port: "O_seq" } sink { cell: "address[15]" port: "outpad" } delay_max: 1487 delay_min: 0  }
route { driver { cell: "Fun_cmd[1]~FF" port: "O_seq" } sink { cell: "Fun_cmd[1]" port: "outpad" } delay_max: 2218 delay_min: 0  }
route { driver { cell: "Fun_cmd[2]~FF" port: "O_seq" } sink { cell: "Fun_cmd[2]" port: "outpad" } delay_max: 7672 delay_min: 0  }
route { driver { cell: "Fun_cmd[3]~FF" port: "O_seq" } sink { cell: "Fun_cmd[3]" port: "outpad" } delay_max: 2908 delay_min: 0  }
route { driver { cell: "Fun_cmd[4]~FF" port: "O_seq" } sink { cell: "Fun_cmd[4]" port: "outpad" } delay_max: 8741 delay_min: 0  }
route { driver { cell: "Fun_cmd[5]~FF" port: "O_seq" } sink { cell: "Fun_cmd[5]" port: "outpad" } delay_max: 8245 delay_min: 0  }
route { driver { cell: "Fun_cmd[6]~FF" port: "O_seq" } sink { cell: "Fun_cmd[6]" port: "outpad" } delay_max: 7709 delay_min: 0  }
route { driver { cell: "Fun_cmd[7]~FF" port: "O_seq" } sink { cell: "Fun_cmd[7]" port: "outpad" } delay_max: 2522 delay_min: 0  }
route { driver { cell: "r_data[1]~FF" port: "O_seq" } sink { cell: "UID_Data[1]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "r_data[1]~FF" port: "O_seq" } sink { cell: "r_data[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_data[1]~FF" port: "O_seq" } sink { cell: "LUT__538" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "r_data[1]~FF" port: "O_seq" } sink { cell: "LUT__542" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "r_data[1]~FF" port: "O_seq" } sink { cell: "LUT__550" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "r_data[1]~FF" port: "O_seq" } sink { cell: "LUT__555" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__531" port: "O" } sink { cell: "UID_Data[1]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__536" port: "O" } sink { cell: "UID_Data[1]~FF" port: "CE" } delay_max: 765 delay_min: 0  }
route { driver { cell: "UID_Data[1]~FF" port: "O_seq" } sink { cell: "UID_Data[1]" port: "outpad" } delay_max: 8006 delay_min: 0  }
route { driver { cell: "byte_count[2]~FF" port: "O_seq" } sink { cell: "UID_Data[2]~FF" port: "I[0]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "byte_count[2]~FF" port: "O_seq" } sink { cell: "UID_Data[3]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "byte_count[2]~FF" port: "O_seq" } sink { cell: "UID_Data[5]~FF" port: "I[2]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "byte_count[2]~FF" port: "O_seq" } sink { cell: "UID_Data[6]~FF" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "byte_count[2]~FF" port: "O_seq" } sink { cell: "UID_Data[7]~FF" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "byte_count[2]~FF" port: "O_seq" } sink { cell: "UID_Data[9]~FF" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "byte_count[2]~FF" port: "O_seq" } sink { cell: "byte_count[2]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "byte_count[2]~FF" port: "O_seq" } sink { cell: "LUT__441" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "byte_count[2]~FF" port: "O_seq" } sink { cell: "LUT__466" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "byte_count[2]~FF" port: "O_seq" } sink { cell: "LUT__531" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "byte_count[2]~FF" port: "O_seq" } sink { cell: "LUT__535" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "byte_count[2]~FF" port: "O_seq" } sink { cell: "LUT__545" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "byte_count[2]~FF" port: "O_seq" } sink { cell: "LUT__549" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "byte_count[2]~FF" port: "O_seq" } sink { cell: "LUT__550" port: "I[2]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "byte_count[2]~FF" port: "O_seq" } sink { cell: "LUT__552" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "byte_count[2]~FF" port: "O_seq" } sink { cell: "LUT__570" port: "I[3]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "byte_count[2]~FF" port: "O_seq" } sink { cell: "LUT__575" port: "I[2]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "LUT__538" port: "O" } sink { cell: "UID_Data[2]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__535" port: "O" } sink { cell: "UID_Data[2]~FF" port: "CE" } delay_max: 814 delay_min: 0  }
route { driver { cell: "LUT__535" port: "O" } sink { cell: "LUT__536" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "UID_Data[2]~FF" port: "O_seq" } sink { cell: "UID_Data[2]" port: "outpad" } delay_max: 2386 delay_min: 0  }
route { driver { cell: "LUT__543" port: "O" } sink { cell: "UID_Data[3]~FF" port: "I[0]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "LUT__541" port: "O" } sink { cell: "UID_Data[3]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__546" port: "O" } sink { cell: "UID_Data[3]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "UID_Data[3]~FF" port: "O_seq" } sink { cell: "UID_Data[3]" port: "outpad" } delay_max: 2122 delay_min: 0  }
route { driver { cell: "LUT__550" port: "O" } sink { cell: "UID_Data[4]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__549" port: "O" } sink { cell: "UID_Data[4]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__554" port: "O" } sink { cell: "UID_Data[4]~FF" port: "CE" } delay_max: 814 delay_min: 0  }
route { driver { cell: "UID_Data[4]~FF" port: "O_seq" } sink { cell: "UID_Data[4]" port: "outpad" } delay_max: 8022 delay_min: 0  }
route { driver { cell: "LUT__557" port: "O" } sink { cell: "UID_Data[5]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__555" port: "O" } sink { cell: "UID_Data[5]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__559" port: "O" } sink { cell: "UID_Data[5]~FF" port: "CE" } delay_max: 765 delay_min: 0  }
route { driver { cell: "UID_Data[5]~FF" port: "O_seq" } sink { cell: "UID_Data[5]" port: "outpad" } delay_max: 2662 delay_min: 0  }
route { driver { cell: "LUT__562" port: "O" } sink { cell: "UID_Data[6]~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__560" port: "O" } sink { cell: "UID_Data[6]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__553" port: "O" } sink { cell: "UID_Data[6]~FF" port: "CE" } delay_max: 814 delay_min: 0  }
route { driver { cell: "LUT__553" port: "O" } sink { cell: "UID_Data[7]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__553" port: "O" } sink { cell: "LUT__554" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__553" port: "O" } sink { cell: "LUT__559" port: "I[2]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "UID_Data[6]~FF" port: "O_seq" } sink { cell: "UID_Data[6]" port: "outpad" } delay_max: 6510 delay_min: 0  }
route { driver { cell: "LUT__566" port: "O" } sink { cell: "UID_Data[7]~FF" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__566" port: "O" } sink { cell: "UID_Data[11]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__564" port: "O" } sink { cell: "UID_Data[7]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "UID_Data[7]~FF" port: "O_seq" } sink { cell: "UID_Data[7]" port: "outpad" } delay_max: 3085 delay_min: 0  }
route { driver { cell: "LUT__571" port: "O" } sink { cell: "UID_Data[8]~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__571" port: "O" } sink { cell: "UID_Data[10]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "byte_count[1]~FF" port: "O_seq" } sink { cell: "UID_Data[8]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "byte_count[1]~FF" port: "O_seq" } sink { cell: "UID_Data[10]~FF" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "byte_count[1]~FF" port: "O_seq" } sink { cell: "UID_Data[12]~FF" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "byte_count[1]~FF" port: "O_seq" } sink { cell: "byte_count[1]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "byte_count[1]~FF" port: "O_seq" } sink { cell: "LUT__441" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "byte_count[1]~FF" port: "O_seq" } sink { cell: "LUT__466" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "byte_count[1]~FF" port: "O_seq" } sink { cell: "LUT__531" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "byte_count[1]~FF" port: "O_seq" } sink { cell: "LUT__533" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "byte_count[1]~FF" port: "O_seq" } sink { cell: "LUT__534" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "byte_count[1]~FF" port: "O_seq" } sink { cell: "LUT__537" port: "I[2]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "byte_count[1]~FF" port: "O_seq" } sink { cell: "LUT__538" port: "I[1]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "byte_count[1]~FF" port: "O_seq" } sink { cell: "LUT__540" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "byte_count[1]~FF" port: "O_seq" } sink { cell: "LUT__542" port: "I[2]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "byte_count[1]~FF" port: "O_seq" } sink { cell: "LUT__543" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "byte_count[1]~FF" port: "O_seq" } sink { cell: "LUT__547" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "byte_count[1]~FF" port: "O_seq" } sink { cell: "LUT__548" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "byte_count[1]~FF" port: "O_seq" } sink { cell: "LUT__550" port: "I[3]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "byte_count[1]~FF" port: "O_seq" } sink { cell: "LUT__554" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "byte_count[1]~FF" port: "O_seq" } sink { cell: "LUT__555" port: "I[0]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "byte_count[1]~FF" port: "O_seq" } sink { cell: "LUT__556" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "byte_count[1]~FF" port: "O_seq" } sink { cell: "LUT__557" port: "I[1]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "byte_count[1]~FF" port: "O_seq" } sink { cell: "LUT__561" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "byte_count[1]~FF" port: "O_seq" } sink { cell: "LUT__562" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "byte_count[1]~FF" port: "O_seq" } sink { cell: "LUT__565" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "byte_count[1]~FF" port: "O_seq" } sink { cell: "LUT__566" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "byte_count[1]~FF" port: "O_seq" } sink { cell: "LUT__570" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__570" port: "O" } sink { cell: "UID_Data[8]~FF" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__573" port: "O" } sink { cell: "UID_Data[8]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "UID_Data[8]~FF" port: "O_seq" } sink { cell: "UID_Data[8]" port: "outpad" } delay_max: 7109 delay_min: 0  }
route { driver { cell: "LUT__556" port: "O" } sink { cell: "UID_Data[9]~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__556" port: "O" } sink { cell: "LUT__557" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__574" port: "O" } sink { cell: "UID_Data[9]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__575" port: "O" } sink { cell: "UID_Data[9]~FF" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__577" port: "O" } sink { cell: "UID_Data[9]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "UID_Data[9]~FF" port: "O_seq" } sink { cell: "UID_Data[9]" port: "outpad" } delay_max: 2095 delay_min: 0  }
route { driver { cell: "LUT__568" port: "O" } sink { cell: "UID_Data[10]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__568" port: "O" } sink { cell: "UID_Data[12]~FF" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__568" port: "O" } sink { cell: "LUT__570" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__552" port: "O" } sink { cell: "UID_Data[10]~FF" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__552" port: "O" } sink { cell: "UID_Data[11]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__552" port: "O" } sink { cell: "UID_Data[12]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__552" port: "O" } sink { cell: "UID_Data[13]~FF" port: "I[2]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "LUT__552" port: "O" } sink { cell: "LUT__554" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__552" port: "O" } sink { cell: "LUT__559" port: "I[1]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "LUT__579" port: "O" } sink { cell: "UID_Data[10]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__579" port: "O" } sink { cell: "LUT__581" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__579" port: "O" } sink { cell: "LUT__585" port: "I[2]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "UID_Data[10]~FF" port: "O_seq" } sink { cell: "UID_Data[10]" port: "outpad" } delay_max: 2100 delay_min: 0  }
route { driver { cell: "LUT__581" port: "O" } sink { cell: "UID_Data[11]~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "UID_Data[11]~FF" port: "O_seq" } sink { cell: "UID_Data[11]" port: "outpad" } delay_max: 8775 delay_min: 0  }
route { driver { cell: "LUT__583" port: "O" } sink { cell: "UID_Data[12]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "UID_Data[12]~FF" port: "O_seq" } sink { cell: "UID_Data[12]" port: "outpad" } delay_max: 7984 delay_min: 0  }
route { driver { cell: "r_data[7]~FF" port: "O_seq" } sink { cell: "UID_Data[13]~FF" port: "I[0]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "r_data[7]~FF" port: "O_seq" } sink { cell: "r_data[7]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_data[7]~FF" port: "O_seq" } sink { cell: "LUT__565" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "r_data[7]~FF" port: "O_seq" } sink { cell: "LUT__568" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "r_data[7]~FF" port: "O_seq" } sink { cell: "LUT__575" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__533" port: "O" } sink { cell: "UID_Data[13]~FF" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "LUT__533" port: "O" } sink { cell: "byte_count[2]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__533" port: "O" } sink { cell: "LUT__536" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__533" port: "O" } sink { cell: "LUT__559" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__533" port: "O" } sink { cell: "LUT__575" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__533" port: "O" } sink { cell: "LUT__577" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__533" port: "O" } sink { cell: "LUT__585" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__585" port: "O" } sink { cell: "UID_Data[13]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "UID_Data[13]~FF" port: "O_seq" } sink { cell: "UID_Data[13]" port: "outpad" } delay_max: 1847 delay_min: 0  }
route { driver { cell: "r_data[2]~FF" port: "O_seq" } sink { cell: "r_data[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_data[2]~FF" port: "O_seq" } sink { cell: "LUT__537" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "r_data[2]~FF" port: "O_seq" } sink { cell: "LUT__543" port: "I[0]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "r_data[2]~FF" port: "O_seq" } sink { cell: "LUT__548" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "r_data[2]~FF" port: "O_seq" } sink { cell: "LUT__569" port: "I[1]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "r_data[3]~FF" port: "O_seq" } sink { cell: "r_data[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_data[3]~FF" port: "O_seq" } sink { cell: "LUT__542" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "r_data[3]~FF" port: "O_seq" } sink { cell: "LUT__550" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "r_data[3]~FF" port: "O_seq" } sink { cell: "LUT__556" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "r_data[3]~FF" port: "O_seq" } sink { cell: "LUT__569" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "r_data[4]~FF" port: "O_seq" } sink { cell: "r_data[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_data[4]~FF" port: "O_seq" } sink { cell: "LUT__548" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "r_data[4]~FF" port: "O_seq" } sink { cell: "LUT__557" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "r_data[4]~FF" port: "O_seq" } sink { cell: "LUT__561" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "r_data[4]~FF" port: "O_seq" } sink { cell: "LUT__571" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "r_data[5]~FF" port: "O_seq" } sink { cell: "r_data[5]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_data[5]~FF" port: "O_seq" } sink { cell: "LUT__556" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "r_data[5]~FF" port: "O_seq" } sink { cell: "LUT__562" port: "I[0]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "r_data[5]~FF" port: "O_seq" } sink { cell: "LUT__565" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "r_data[5]~FF" port: "O_seq" } sink { cell: "LUT__571" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "r_data[6]~FF" port: "O_seq" } sink { cell: "r_data[6]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_data[6]~FF" port: "O_seq" } sink { cell: "LUT__561" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "r_data[6]~FF" port: "O_seq" } sink { cell: "LUT__566" port: "I[0]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "r_data[6]~FF" port: "O_seq" } sink { cell: "LUT__568" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "ROM_command[1]~FF" port: "O_seq" } sink { cell: "ROM_command[1]" port: "outpad" } delay_max: 7106 delay_min: 0  }
route { driver { cell: "ROM_command[2]~FF" port: "O_seq" } sink { cell: "ROM_command[2]" port: "outpad" } delay_max: 3980 delay_min: 0  }
route { driver { cell: "ROM_command[3]~FF" port: "O_seq" } sink { cell: "ROM_command[3]" port: "outpad" } delay_max: 2548 delay_min: 0  }
route { driver { cell: "ROM_command[4]~FF" port: "O_seq" } sink { cell: "ROM_command[4]" port: "outpad" } delay_max: 2092 delay_min: 0  }
route { driver { cell: "ROM_command[5]~FF" port: "O_seq" } sink { cell: "ROM_command[5]" port: "outpad" } delay_max: 2812 delay_min: 0  }
route { driver { cell: "ROM_command[6]~FF" port: "O_seq" } sink { cell: "ROM_command[6]" port: "outpad" } delay_max: 7331 delay_min: 0  }
route { driver { cell: "ROM_command[7]~FF" port: "O_seq" } sink { cell: "ROM_command[7]" port: "outpad" } delay_max: 2352 delay_min: 0  }
route { driver { cell: "data_length[1]~FF" port: "O_seq" } sink { cell: "data_length[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "data_length[1]~FF" port: "O_seq" } sink { cell: "data_length[1]" port: "outpad" } delay_max: 5061 delay_min: 0  }
route { driver { cell: "data_length[2]~FF" port: "O_seq" } sink { cell: "data_length[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "data_length[2]~FF" port: "O_seq" } sink { cell: "data_length[2]" port: "outpad" } delay_max: 3363 delay_min: 0  }
route { driver { cell: "data_length[3]~FF" port: "O_seq" } sink { cell: "data_length[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "data_length[3]~FF" port: "O_seq" } sink { cell: "data_length[3]" port: "outpad" } delay_max: 4845 delay_min: 0  }
route { driver { cell: "data_length[4]~FF" port: "O_seq" } sink { cell: "data_length[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "data_length[4]~FF" port: "O_seq" } sink { cell: "data_length[4]" port: "outpad" } delay_max: 5087 delay_min: 0  }
route { driver { cell: "data_length[5]~FF" port: "O_seq" } sink { cell: "data_length[5]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "data_length[5]~FF" port: "O_seq" } sink { cell: "data_length[5]" port: "outpad" } delay_max: 5811 delay_min: 0  }
route { driver { cell: "clk" port: "inpad" } sink { cell: "CLKBUF__0" port: "IO_in" } delay_max: 7844 delay_min: 0  }
route { driver { cell: "fifo_empty" port: "inpad" } sink { cell: "LUT__434" port: "I[0]" } delay_max: 7023 delay_min: 0  }
route { driver { cell: "fifo_empty" port: "inpad" } sink { cell: "LUT__479" port: "I[1]" } delay_max: 7222 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "CLKBUF__0" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "LUT__434" port: "O" } sink { cell: "LUT__435" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__446" port: "O" } sink { cell: "LUT__447" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__451" port: "O" } sink { cell: "LUT__452" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__458" port: "O" } sink { cell: "LUT__460" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__458" port: "O" } sink { cell: "LUT__481" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__458" port: "O" } sink { cell: "LUT__486" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__458" port: "O" } sink { cell: "LUT__505" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__458" port: "O" } sink { cell: "LUT__517" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__458" port: "O" } sink { cell: "LUT__521" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__459" port: "O" } sink { cell: "LUT__460" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__459" port: "O" } sink { cell: "LUT__481" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__459" port: "O" } sink { cell: "LUT__486" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__459" port: "O" } sink { cell: "LUT__517" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__459" port: "O" } sink { cell: "LUT__521" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__466" port: "O" } sink { cell: "LUT__467" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__466" port: "O" } sink { cell: "LUT__573" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__467" port: "O" } sink { cell: "LUT__469" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__468" port: "O" } sink { cell: "LUT__469" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__468" port: "O" } sink { cell: "LUT__471" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__468" port: "O" } sink { cell: "LUT__535" port: "I[3]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "LUT__468" port: "O" } sink { cell: "LUT__546" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__468" port: "O" } sink { cell: "LUT__553" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__468" port: "O" } sink { cell: "LUT__573" port: "I[3]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__468" port: "O" } sink { cell: "LUT__577" port: "I[3]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__468" port: "O" } sink { cell: "LUT__579" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__468" port: "O" } sink { cell: "LUT__583" port: "I[3]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__479" port: "O" } sink { cell: "LUT__480" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__487" port: "O" } sink { cell: "LUT__488" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__516" port: "O" } sink { cell: "LUT__517" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__516" port: "O" } sink { cell: "LUT__521" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__520" port: "O" } sink { cell: "LUT__521" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__534" port: "O" } sink { cell: "LUT__535" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__534" port: "O" } sink { cell: "LUT__546" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__534" port: "O" } sink { cell: "LUT__553" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__537" port: "O" } sink { cell: "LUT__538" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__537" port: "O" } sink { cell: "LUT__555" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__537" port: "O" } sink { cell: "LUT__560" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__540" port: "O" } sink { cell: "LUT__541" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__540" port: "O" } sink { cell: "LUT__581" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__542" port: "O" } sink { cell: "LUT__543" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__542" port: "O" } sink { cell: "LUT__560" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__542" port: "O" } sink { cell: "LUT__564" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__545" port: "O" } sink { cell: "LUT__546" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "LUT__545" port: "O" } sink { cell: "LUT__553" port: "I[1]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "LUT__545" port: "O" } sink { cell: "LUT__577" port: "I[2]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__545" port: "O" } sink { cell: "LUT__579" port: "I[0]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "LUT__547" port: "O" } sink { cell: "LUT__549" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__548" port: "O" } sink { cell: "LUT__549" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__548" port: "O" } sink { cell: "LUT__564" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__561" port: "O" } sink { cell: "LUT__562" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__561" port: "O" } sink { cell: "LUT__574" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__565" port: "O" } sink { cell: "LUT__566" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__569" port: "O" } sink { cell: "LUT__570" port: "I[0]" } delay_max: 370 delay_min: 0  }
