Analysis & Synthesis report for Line_Following
Tue Jan  2 14:02:50 2024
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. Logic Cells Representing Combinational Loops
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for sld_signaltap:auto_signaltap_0
 17. Parameter Settings for User Entity Instance: Line_Following:b2v_inst2
 18. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 19. Parameter Settings for Inferred Entity Instance: Line_Following:b2v_inst2|lpm_divide:Div0
 20. Port Connectivity Checks: "pwm_generator2:b2v_inst7"
 21. Port Connectivity Checks: "pwm_generator1:b2v_inst6"
 22. Signal Tap Logic Analyzer Settings
 23. Post-Synthesis Netlist Statistics for Top Partition
 24. Elapsed Time Per Partition
 25. Connections to In-System Debugging Instance "auto_signaltap_0"
 26. Analysis & Synthesis Messages
 27. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jan  2 14:02:49 2024       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; Line_Following                              ;
; Top-level Entity Name              ; line_follower                               ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 2,562                                       ;
;     Total combinational functions  ; 1,249                                       ;
;     Dedicated logic registers      ; 1,868                                       ;
; Total registers                    ; 1868                                        ;
; Total pins                         ; 18                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 15,104                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; line_follower      ; Line_Following     ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-12        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------+
; line_follower.v                                                    ; yes             ; User Verilog HDL File                        ; /home/atharvak/E-yantra23/Line_Following/line_follower.v                                                    ;             ;
; pwm_generator1.v                                                   ; yes             ; User Verilog HDL File                        ; /home/atharvak/E-yantra23/Line_Following/pwm_generator1.v                                                   ;             ;
; pwm_generator2.v                                                   ; yes             ; User Verilog HDL File                        ; /home/atharvak/E-yantra23/Line_Following/pwm_generator2.v                                                   ;             ;
; Line_Following.v                                                   ; yes             ; User Verilog HDL File                        ; /home/atharvak/E-yantra23/Line_Following/Line_Following.v                                                   ;             ;
; frequency_scaling.v                                                ; yes             ; User Verilog HDL File                        ; /home/atharvak/E-yantra23/Line_Following/frequency_scaling.v                                                ;             ;
; demux_2.v                                                          ; yes             ; User Verilog HDL File                        ; /home/atharvak/E-yantra23/Line_Following/demux_2.v                                                          ;             ;
; demux_1.v                                                          ; yes             ; User Verilog HDL File                        ; /home/atharvak/E-yantra23/Line_Following/demux_1.v                                                          ;             ;
; adc_controller.v                                                   ; yes             ; User Verilog HDL File                        ; /home/atharvak/E-yantra23/Line_Following/adc_controller.v                                                   ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; /home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_signaltap.vhd                                  ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; /home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                             ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; /home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_ela_control.vhd                                ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; /home/atharvak/./Quartus/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                   ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; /home/atharvak/./Quartus/quartus/libraries/megafunctions/lpm_constant.inc                                   ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; /home/atharvak/./Quartus/quartus/libraries/megafunctions/dffeea.inc                                         ;             ;
; aglobal201.inc                                                     ; yes             ; Megafunction                                 ; /home/atharvak/./Quartus/quartus/libraries/megafunctions/aglobal201.inc                                     ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; /home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_mbpmg.vhd                                      ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; /home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                       ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; /home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_buffer_manager.vhd                             ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; /home/atharvak/./Quartus/quartus/libraries/megafunctions/altsyncram.tdf                                     ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; /home/atharvak/./Quartus/quartus/libraries/megafunctions/stratix_ram_block.inc                              ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; /home/atharvak/./Quartus/quartus/libraries/megafunctions/lpm_mux.inc                                        ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; /home/atharvak/./Quartus/quartus/libraries/megafunctions/lpm_decode.inc                                     ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; /home/atharvak/./Quartus/quartus/libraries/megafunctions/a_rdenreg.inc                                      ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; /home/atharvak/./Quartus/quartus/libraries/megafunctions/altrom.inc                                         ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; /home/atharvak/./Quartus/quartus/libraries/megafunctions/altram.inc                                         ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; /home/atharvak/./Quartus/quartus/libraries/megafunctions/altdpram.inc                                       ;             ;
; db/altsyncram_a824.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/atharvak/E-yantra23/Line_Following/db/altsyncram_a824.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; /home/atharvak/./Quartus/quartus/libraries/megafunctions/altdpram.tdf                                       ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; /home/atharvak/./Quartus/quartus/libraries/others/maxplus2/memmodes.inc                                     ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; /home/atharvak/./Quartus/quartus/libraries/megafunctions/a_hdffe.inc                                        ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; /home/atharvak/./Quartus/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; /home/atharvak/./Quartus/quartus/libraries/megafunctions/altsyncram.inc                                     ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; /home/atharvak/./Quartus/quartus/libraries/megafunctions/lpm_mux.tdf                                        ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; /home/atharvak/./Quartus/quartus/libraries/megafunctions/muxlut.inc                                         ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; /home/atharvak/./Quartus/quartus/libraries/megafunctions/bypassff.inc                                       ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; /home/atharvak/./Quartus/quartus/libraries/megafunctions/altshift.inc                                       ;             ;
; db/mux_ssc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/atharvak/E-yantra23/Line_Following/db/mux_ssc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; /home/atharvak/./Quartus/quartus/libraries/megafunctions/lpm_decode.tdf                                     ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; /home/atharvak/./Quartus/quartus/libraries/megafunctions/declut.inc                                         ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; /home/atharvak/./Quartus/quartus/libraries/megafunctions/lpm_compare.inc                                    ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/atharvak/E-yantra23/Line_Following/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; /home/atharvak/./Quartus/quartus/libraries/megafunctions/lpm_counter.tdf                                    ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; /home/atharvak/./Quartus/quartus/libraries/megafunctions/lpm_add_sub.inc                                    ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; /home/atharvak/./Quartus/quartus/libraries/megafunctions/cmpconst.inc                                       ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; /home/atharvak/./Quartus/quartus/libraries/megafunctions/lpm_counter.inc                                    ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; /home/atharvak/./Quartus/quartus/libraries/megafunctions/alt_counter_stratix.inc                            ;             ;
; db/cntr_5ii.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/atharvak/E-yantra23/Line_Following/db/cntr_5ii.tdf                                                    ;             ;
; db/cmpr_tgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/atharvak/E-yantra23/Line_Following/db/cmpr_tgc.tdf                                                    ;             ;
; db/cntr_i6j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/atharvak/E-yantra23/Line_Following/db/cntr_i6j.tdf                                                    ;             ;
; db/cntr_egi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/atharvak/E-yantra23/Line_Following/db/cntr_egi.tdf                                                    ;             ;
; db/cmpr_qgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/atharvak/E-yantra23/Line_Following/db/cmpr_qgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/atharvak/E-yantra23/Line_Following/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/atharvak/E-yantra23/Line_Following/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; /home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_rom_sr.vhd                                     ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; /home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                      ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; /home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                  ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Auto-Found VHDL File               ; /home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_hub.vhd                                        ; altera_sld  ;
; db/ip/slde63dadb7/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/atharvak/E-yantra23/Line_Following/db/ip/slde63dadb7/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/atharvak/E-yantra23/Line_Following/db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/atharvak/E-yantra23/Line_Following/db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/atharvak/E-yantra23/Line_Following/db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; /home/atharvak/E-yantra23/Line_Following/db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/atharvak/E-yantra23/Line_Following/db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; /home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                   ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                 ; /home/atharvak/./Quartus/quartus/libraries/megafunctions/lpm_divide.tdf                                     ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                 ; /home/atharvak/./Quartus/quartus/libraries/megafunctions/abs_divider.inc                                    ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                 ; /home/atharvak/./Quartus/quartus/libraries/megafunctions/sign_div_unsign.inc                                ;             ;
; db/lpm_divide_vim.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; /home/atharvak/E-yantra23/Line_Following/db/lpm_divide_vim.tdf                                              ;             ;
; db/sign_div_unsign_nlh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; /home/atharvak/E-yantra23/Line_Following/db/sign_div_unsign_nlh.tdf                                         ;             ;
; db/alt_u_div_27f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; /home/atharvak/E-yantra23/Line_Following/db/alt_u_div_27f.tdf                                               ;             ;
; db/add_sub_7pc.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/atharvak/E-yantra23/Line_Following/db/add_sub_7pc.tdf                                                 ;             ;
; db/add_sub_8pc.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/atharvak/E-yantra23/Line_Following/db/add_sub_8pc.tdf                                                 ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimated Total logic elements              ; 2,562         ;
;                                             ;               ;
; Total combinational functions               ; 1249          ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 564           ;
;     -- 3 input functions                    ; 391           ;
;     -- <=2 input functions                  ; 294           ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 1035          ;
;     -- arithmetic mode                      ; 214           ;
;                                             ;               ;
; Total registers                             ; 1868          ;
;     -- Dedicated logic registers            ; 1868          ;
;     -- I/O registers                        ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 18            ;
; Total memory bits                           ; 15104         ;
;                                             ;               ;
; Embedded Multiplier 9-bit elements          ; 0             ;
;                                             ;               ;
; Maximum fan-out node                        ; clk_50M~input ;
; Maximum fan-out                             ; 1166          ;
; Total fan-out                               ; 11345         ;
; Average fan-out                             ; 3.46          ;
+---------------------------------------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                       ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |line_follower                                                                                                                          ; 1249 (2)            ; 1868 (0)                  ; 15104       ; 0            ; 0       ; 0         ; 18   ; 0            ; |line_follower                                                                                                                                                                                                                                                                                                                                            ; line_follower                     ; work         ;
;    |ADC_Controller:b2v_inst|                                                                                                            ; 22 (22)             ; 60 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|ADC_Controller:b2v_inst                                                                                                                                                                                                                                                                                                                    ; ADC_Controller                    ; work         ;
;    |Line_Following:b2v_inst2|                                                                                                           ; 373 (73)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|Line_Following:b2v_inst2                                                                                                                                                                                                                                                                                                                   ; Line_Following                    ; work         ;
;       |lpm_divide:Div0|                                                                                                                 ; 300 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|Line_Following:b2v_inst2|lpm_divide:Div0                                                                                                                                                                                                                                                                                                   ; lpm_divide                        ; work         ;
;          |lpm_divide_vim:auto_generated|                                                                                                ; 300 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|Line_Following:b2v_inst2|lpm_divide:Div0|lpm_divide_vim:auto_generated                                                                                                                                                                                                                                                                     ; lpm_divide_vim                    ; work         ;
;             |sign_div_unsign_nlh:divider|                                                                                               ; 300 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|Line_Following:b2v_inst2|lpm_divide:Div0|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider                                                                                                                                                                                                                                         ; sign_div_unsign_nlh               ; work         ;
;                |alt_u_div_27f:divider|                                                                                                  ; 300 (300)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|Line_Following:b2v_inst2|lpm_divide:Div0|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider                                                                                                                                                                                                                   ; alt_u_div_27f                     ; work         ;
;    |demux_2:b2v_inst4|                                                                                                                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|demux_2:b2v_inst4                                                                                                                                                                                                                                                                                                                          ; demux_2                           ; work         ;
;    |frequency_scaling:b2v_inst5|                                                                                                        ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|frequency_scaling:b2v_inst5                                                                                                                                                                                                                                                                                                                ; frequency_scaling                 ; work         ;
;    |pwm_generator1:b2v_inst6|                                                                                                           ; 26 (26)             ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|pwm_generator1:b2v_inst6                                                                                                                                                                                                                                                                                                                   ; pwm_generator1                    ; work         ;
;    |pwm_generator2:b2v_inst7|                                                                                                           ; 9 (9)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|pwm_generator2:b2v_inst7                                                                                                                                                                                                                                                                                                                   ; pwm_generator2                    ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 125 (1)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 124 (0)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 124 (0)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 124 (1)             ; 90 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 123 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 123 (84)            ; 85 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 686 (2)             ; 1690 (236)                ; 15104       ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 684 (0)             ; 1454 (0)                  ; 15104       ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 684 (88)            ; 1454 (546)                ; 15104       ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 17 (0)              ; 46 (46)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_ssc:auto_generated|                                                                                              ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated                                                                                                                              ; mux_ssc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 15104       ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_a824:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 15104       ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a824:auto_generated                                                                                                                                                 ; altsyncram_a824                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 59 (59)             ; 44 (44)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 277 (1)             ; 606 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 236 (0)             ; 590 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 354 (354)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 236 (0)             ; 236 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 40 (40)             ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 182 (9)             ; 167 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)               ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_5ii:auto_generated|                                                                                             ; 9 (9)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_5ii:auto_generated                                                             ; cntr_5ii                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_i6j:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated                                                                                      ; cntr_i6j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_egi:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                            ; cntr_egi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 118 (118)           ; 118 (118)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |line_follower|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a824:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 118          ; 128          ; 118          ; 15104 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                                                           ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |line_follower|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |line_follower|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |line_follower|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |line_follower|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |line_follower|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                                          ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |line_follower|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |line_follower|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |line_follower|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                                          ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |line_follower|sld_hub:auto_hub|sld_jtag_interface_mod:\jtag_interface_mod_gen:device_family_mod_inst                                                                                                                                                                                                                                                     ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |line_follower|sld_hub:auto_hub|sld_jtag_interface_mod:\jtag_interface_mod_gen:device_family_mod_inst|sld_jtag_interface_mod_device_family_specific:\jtag_atom_only_gen:device_family_mod_inst                                                                                                                                                            ;                 ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                     ;
+----------------------------------------------------+-------------------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal                       ; Free of Timing Hazards ;
+----------------------------------------------------+-------------------------------------------+------------------------+
; Line_Following:b2v_inst2|m2_b                      ; GND                                       ; yes                    ;
; Line_Following:b2v_inst2|m2_a                      ; GND                                       ; yes                    ;
; Line_Following:b2v_inst2|dutycyc_left[0]           ; Line_Following:b2v_inst2|always0          ; yes                    ;
; Line_Following:b2v_inst2|node_flag                 ; GND                                       ; yes                    ;
; Line_Following:b2v_inst2|dutycyc_right[0]          ; Line_Following:b2v_inst2|dutycyc_right[0] ; yes                    ;
; Number of user-specified and inferred latches = 5  ;                                           ;                        ;
+----------------------------------------------------+-------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------+
; Logic Cells Representing Combinational Loops                ;
+--------------------------------------------------------+----+
; Logic Cell Name                                        ;    ;
+--------------------------------------------------------+----+
; Line_Following:b2v_inst2|Add8~0                        ;    ;
; Line_Following:b2v_inst2|Add8~1                        ;    ;
; Line_Following:b2v_inst2|Add8~2                        ;    ;
; Line_Following:b2v_inst2|Add8~3                        ;    ;
; Line_Following:b2v_inst2|dutycyc_left~2                ;    ;
; Line_Following:b2v_inst2|dutycyc_left[1]~3             ;    ;
; Line_Following:b2v_inst2|Add0~0                        ;    ;
; Line_Following:b2v_inst2|Add0~1                        ;    ;
; Line_Following:b2v_inst2|dutycyc_right~2               ;    ;
; Line_Following:b2v_inst2|dutycyc_right[1]~3            ;    ;
; Line_Following:b2v_inst2|Add1~0                        ;    ;
; Line_Following:b2v_inst2|Add1~1                        ;    ;
; Number of logic cells representing combinational loops ; 12 ;
+--------------------------------------------------------+----+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                             ;
+-------------------------------------------+----------------------------------------------------+
; Register name                             ; Reason for Removal                                 ;
+-------------------------------------------+----------------------------------------------------+
; ADC_Controller:b2v_inst|mem1[2][1]        ; Merged with ADC_Controller:b2v_inst|mem1[2][0]     ;
; ADC_Controller:b2v_inst|mem1[1][2]        ; Merged with ADC_Controller:b2v_inst|mem1[2][0]     ;
; ADC_Controller:b2v_inst|mem1[0][0]        ; Merged with ADC_Controller:b2v_inst|mem1[2][0]     ;
; ADC_Controller:b2v_inst|mem1[1][0]        ; Merged with ADC_Controller:b2v_inst|mem1[2][2]     ;
; ADC_Controller:b2v_inst|mem1[0][2]        ; Merged with ADC_Controller:b2v_inst|mem1[2][2]     ;
; ADC_Controller:b2v_inst|mem1[1][1]        ; Merged with ADC_Controller:b2v_inst|mem1[2][2]     ;
; ADC_Controller:b2v_inst|mem1[0][1]        ; Merged with ADC_Controller:b2v_inst|mem1[2][2]     ;
; pwm_generator2:b2v_inst7|counter[0]       ; Merged with pwm_generator1:b2v_inst6|counter[0]    ;
; pwm_generator2:b2v_inst7|counter[1]       ; Merged with pwm_generator1:b2v_inst6|counter[1]    ;
; pwm_generator2:b2v_inst7|counter[2]       ; Merged with pwm_generator1:b2v_inst6|counter[2]    ;
; pwm_generator2:b2v_inst7|counter[3]       ; Merged with pwm_generator1:b2v_inst6|counter[3]    ;
; pwm_generator2:b2v_inst7|counter[4]       ; Merged with pwm_generator1:b2v_inst6|counter[4]    ;
; pwm_generator2:b2v_inst7|counter[5]       ; Merged with pwm_generator1:b2v_inst6|counter[5]    ;
; pwm_generator2:b2v_inst7|counter[6]       ; Merged with pwm_generator1:b2v_inst6|counter[6]    ;
; pwm_generator2:b2v_inst7|counter[7]       ; Merged with pwm_generator1:b2v_inst6|counter[7]    ;
; pwm_generator2:b2v_inst7|counter[8]       ; Merged with pwm_generator1:b2v_inst6|counter[8]    ;
; pwm_generator2:b2v_inst7|counter[9]       ; Merged with pwm_generator1:b2v_inst6|counter[9]    ;
; pwm_generator2:b2v_inst7|counter[10]      ; Merged with pwm_generator1:b2v_inst6|counter[10]   ;
; pwm_generator2:b2v_inst7|counter[11]      ; Merged with pwm_generator1:b2v_inst6|counter[11]   ;
; ADC_Controller:b2v_inst|mem1[2][0]        ; Stuck at VCC due to stuck port data_in             ;
; ADC_Controller:b2v_inst|mem1[2][2]        ; Stuck at GND due to stuck port data_in             ;
; ADC_Controller:b2v_inst|sp_counter[0]     ; Merged with pwm_generator1:b2v_inst6|counter[0]    ;
; ADC_Controller:b2v_inst|sp_counter[1]     ; Merged with pwm_generator1:b2v_inst6|counter[1]    ;
; ADC_Controller:b2v_inst|sp_counter[2]     ; Merged with pwm_generator1:b2v_inst6|counter[2]    ;
; ADC_Controller:b2v_inst|sp_counter[3]     ; Merged with pwm_generator1:b2v_inst6|counter[3]    ;
; ADC_Controller:b2v_inst|channel_select[2] ; Stuck at GND due to stuck port data_in             ;
; ADC_Controller:b2v_inst|data_counter[0]   ; Merged with ADC_Controller:b2v_inst|din_counter[0] ;
; ADC_Controller:b2v_inst|data_counter[1]   ; Merged with ADC_Controller:b2v_inst|din_counter[1] ;
; ADC_Controller:b2v_inst|data_counter[2]   ; Merged with ADC_Controller:b2v_inst|din_counter[2] ;
; ADC_Controller:b2v_inst|data_counter[3]   ; Merged with ADC_Controller:b2v_inst|din_counter[3] ;
; Total Number of Removed Registers = 30    ;                                                    ;
+-------------------------------------------+----------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1868  ;
; Number of registers using Synchronous Clear  ; 48    ;
; Number of registers using Synchronous Load   ; 65    ;
; Number of registers using Asynchronous Clear ; 600   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 670   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ADC_Controller:b2v_inst|adc_cs                                                                                                                                                                                                                                                                                                  ; 2       ;
; pwm_generator1:b2v_inst6|pwm_signal                                                                                                                                                                                                                                                                                             ; 2       ;
; pwm_generator2:b2v_inst7|pwm_signal                                                                                                                                                                                                                                                                                             ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 13                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |line_follower|ADC_Controller:b2v_inst|channel_select[0] ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |line_follower|Line_Following:b2v_inst2|dutycyc_right[3] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |line_follower|ADC_Controller:b2v_inst|channel           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Line_Following:b2v_inst2 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; Kp             ; 1     ; Signed Integer                               ;
; Kd             ; 1     ; Signed Integer                               ;
; Ki             ; 1     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                   ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_data_bits                                   ; 118                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_trigger_bits                                ; 118                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; sld_inversion_mask_length                       ; 375                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_storage_qualifier_bits                      ; 118                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Line_Following:b2v_inst2|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                         ;
; LPM_WIDTHD             ; 3              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_vim ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pwm_generator2:b2v_inst7"                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; clk_195KHz ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pwm_generator1:b2v_inst6"                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; clk_195KHz ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 118                 ; 118              ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 124                         ;
; cycloneiii_ff         ; 88                          ;
;     ENA               ; 50                          ;
;     plain             ; 38                          ;
; cycloneiii_lcell_comb ; 438                         ;
;     arith             ; 138                         ;
;         2 data inputs ; 11                          ;
;         3 data inputs ; 127                         ;
;     normal            ; 300                         ;
;         0 data inputs ; 31                          ;
;         1 data inputs ; 15                          ;
;         2 data inputs ; 101                         ;
;         3 data inputs ; 30                          ;
;         4 data inputs ; 123                         ;
;                       ;                             ;
; Max LUT depth         ; 73.30                       ;
; Average LUT depth     ; 47.34                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                                                            ; Details                                                                                                                                                        ;
+-------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; A1                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pwm_generator1:b2v_inst6|pwm_signal~_wirecell                                                                                                                ; N/A                                                                                                                                                            ;
; A1                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pwm_generator1:b2v_inst6|pwm_signal~_wirecell                                                                                                                ; N/A                                                                                                                                                            ;
; A2                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; demux_2:b2v_inst4|A2~0                                                                                                                                       ; N/A                                                                                                                                                            ;
; A2                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; demux_2:b2v_inst4|A2~0                                                                                                                                       ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|center_value[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch3[0]                                                                                                                          ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|center_value[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch3[0]                                                                                                                          ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|center_value[10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch3[10]                                                                                                                         ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|center_value[10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch3[10]                                                                                                                         ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|center_value[11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch3[11]                                                                                                                         ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|center_value[11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch3[11]                                                                                                                         ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|center_value[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch3[1]                                                                                                                          ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|center_value[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch3[1]                                                                                                                          ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|center_value[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch3[2]                                                                                                                          ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|center_value[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch3[2]                                                                                                                          ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|center_value[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch3[3]                                                                                                                          ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|center_value[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch3[3]                                                                                                                          ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|center_value[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch3[4]                                                                                                                          ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|center_value[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch3[4]                                                                                                                          ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|center_value[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch3[5]                                                                                                                          ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|center_value[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch3[5]                                                                                                                          ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|center_value[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch3[6]                                                                                                                          ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|center_value[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch3[6]                                                                                                                          ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|center_value[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch3[7]                                                                                                                          ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|center_value[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch3[7]                                                                                                                          ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|center_value[8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch3[8]                                                                                                                          ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|center_value[8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch3[8]                                                                                                                          ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|center_value[9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch3[9]                                                                                                                          ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|center_value[9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch3[9]                                                                                                                          ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|left_value[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch4[0]                                                                                                                          ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|left_value[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch4[0]                                                                                                                          ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|left_value[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch4[10]                                                                                                                         ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|left_value[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch4[10]                                                                                                                         ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|left_value[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch4[11]                                                                                                                         ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|left_value[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch4[11]                                                                                                                         ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|left_value[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch4[1]                                                                                                                          ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|left_value[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch4[1]                                                                                                                          ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|left_value[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch4[2]                                                                                                                          ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|left_value[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch4[2]                                                                                                                          ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|left_value[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch4[3]                                                                                                                          ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|left_value[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch4[3]                                                                                                                          ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|left_value[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch4[4]                                                                                                                          ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|left_value[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch4[4]                                                                                                                          ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|left_value[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch4[5]                                                                                                                          ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|left_value[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch4[5]                                                                                                                          ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|left_value[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch4[6]                                                                                                                          ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|left_value[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch4[6]                                                                                                                          ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|left_value[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch4[7]                                                                                                                          ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|left_value[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch4[7]                                                                                                                          ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|left_value[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch4[8]                                                                                                                          ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|left_value[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch4[8]                                                                                                                          ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|left_value[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch4[9]                                                                                                                          ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|left_value[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch4[9]                                                                                                                          ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|right_value[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[0]                                                                                                                          ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|right_value[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[0]                                                                                                                          ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|right_value[10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[10]                                                                                                                         ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|right_value[10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[10]                                                                                                                         ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|right_value[11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[11]                                                                                                                         ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|right_value[11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[11]                                                                                                                         ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|right_value[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[1]                                                                                                                          ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|right_value[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[1]                                                                                                                          ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|right_value[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[2]                                                                                                                          ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|right_value[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[2]                                                                                                                          ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|right_value[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[3]                                                                                                                          ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|right_value[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[3]                                                                                                                          ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|right_value[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[4]                                                                                                                          ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|right_value[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[4]                                                                                                                          ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|right_value[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[5]                                                                                                                          ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|right_value[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[5]                                                                                                                          ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|right_value[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[6]                                                                                                                          ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|right_value[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[6]                                                                                                                          ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|right_value[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[7]                                                                                                                          ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|right_value[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[7]                                                                                                                          ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|right_value[8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[8]                                                                                                                          ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|right_value[8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[8]                                                                                                                          ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|right_value[9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[9]                                                                                                                          ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|right_value[9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[9]                                                                                                                          ; N/A                                                                                                                                                            ;
; B1                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                                                         ; N/A                                                                                                                                                            ;
; B1                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                                                         ; N/A                                                                                                                                                            ;
; B2                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; demux_2:b2v_inst4|B2~0                                                                                                                                       ; N/A                                                                                                                                                            ;
; B2                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; demux_2:b2v_inst4|B2~0                                                                                                                                       ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|correction[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst2|Add9~0                                                                                                                              ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|correction[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst2|Add9~0                                                                                                                              ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|correction[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst2|Add9~2                                                                                                                              ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|correction[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst2|Add9~2                                                                                                                              ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|correction[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst2|Add9~4                                                                                                                              ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|correction[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst2|Add9~4                                                                                                                              ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|correction[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst2|Add9~6                                                                                                                              ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|correction[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst2|Add9~6                                                                                                                              ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|dc1[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst2|dc1[0]~0                                                                                                                            ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|dc1[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst2|dc1[0]~0                                                                                                                            ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|dc1[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst2|dc1[1]~2                                                                                                                            ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|dc1[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst2|dc1[1]~2                                                                                                                            ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|dc1[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst2|dc1[2]~4                                                                                                                            ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|dc1[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst2|dc1[2]~4                                                                                                                            ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|dc1[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst2|dc1[3]~6                                                                                                                            ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|dc1[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst2|dc1[3]~6                                                                                                                            ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|dc2[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst2|dc2[0]~0                                                                                                                            ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|dc2[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst2|dc2[0]~0                                                                                                                            ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|dc2[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst2|dc2[1]~2                                                                                                                            ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|dc2[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst2|dc2[1]~2                                                                                                                            ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|dc2[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst2|dc2[2]~4                                                                                                                            ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|dc2[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst2|dc2[2]~4                                                                                                                            ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|dc2[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst2|dc2[3]~6                                                                                                                            ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|dc2[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst2|dc2[3]~6                                                                                                                            ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|derivative[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                          ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|derivative[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                          ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|derivative[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                          ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|derivative[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                          ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|derivative[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                          ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|derivative[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                          ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|derivative[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                          ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|derivative[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                          ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|dutycyc_left[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst2|dutycyc_left[0]                                                                                                                     ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|dutycyc_left[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst2|dutycyc_left[0]                                                                                                                     ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|dutycyc_left[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst2|dutycyc_left[1]~6                                                                                                                   ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|dutycyc_left[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst2|dutycyc_left[1]~6                                                                                                                   ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|dutycyc_left[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst2|dutycyc_left[2]~8                                                                                                                   ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|dutycyc_left[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst2|dutycyc_left[2]~8                                                                                                                   ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|dutycyc_left[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst2|dutycyc_left[3]~11                                                                                                                  ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|dutycyc_left[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst2|dutycyc_left[3]~11                                                                                                                  ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|dutycyc_right[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst2|dutycyc_right[0]                                                                                                                    ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|dutycyc_right[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst2|dutycyc_right[0]                                                                                                                    ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|dutycyc_right[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst2|dutycyc_right[1]~5                                                                                                                  ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|dutycyc_right[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst2|dutycyc_right[1]~5                                                                                                                  ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|dutycyc_right[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst2|dutycyc_right[2]~8                                                                                                                  ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|dutycyc_right[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst2|dutycyc_right[2]~8                                                                                                                  ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|dutycyc_right[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst2|dutycyc_right[3]~10                                                                                                                 ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|dutycyc_right[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst2|dutycyc_right[3]~10                                                                                                                 ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|error[0]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Line_Following:b2v_inst2|error[0]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Line_Following:b2v_inst2|error[1]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Line_Following:b2v_inst2|error[1]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Line_Following:b2v_inst2|error[2]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Line_Following:b2v_inst2|error[2]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Line_Following:b2v_inst2|error[3]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Line_Following:b2v_inst2|error[3]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Line_Following:b2v_inst2|integral[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst2|Add9~0                                                                                                                              ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|integral[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst2|Add9~0                                                                                                                              ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|integral[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst2|Add9~2                                                                                                                              ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|integral[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst2|Add9~2                                                                                                                              ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|integral[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst2|Add9~4                                                                                                                              ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|integral[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst2|Add9~4                                                                                                                              ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|integral[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst2|Add9~6                                                                                                                              ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|integral[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst2|Add9~6                                                                                                                              ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|left[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch4[0]                                                                                                                          ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|left[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch4[0]                                                                                                                          ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|left[10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch4[10]                                                                                                                         ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|left[10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch4[10]                                                                                                                         ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|left[11]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch4[11]                                                                                                                         ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|left[11]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch4[11]                                                                                                                         ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|left[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch4[1]                                                                                                                          ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|left[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch4[1]                                                                                                                          ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|left[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch4[2]                                                                                                                          ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|left[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch4[2]                                                                                                                          ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|left[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch4[3]                                                                                                                          ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|left[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch4[3]                                                                                                                          ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|left[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch4[4]                                                                                                                          ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|left[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch4[4]                                                                                                                          ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|left[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch4[5]                                                                                                                          ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|left[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch4[5]                                                                                                                          ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|left[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch4[6]                                                                                                                          ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|left[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch4[6]                                                                                                                          ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|left[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch4[7]                                                                                                                          ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|left[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch4[7]                                                                                                                          ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|left[8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch4[8]                                                                                                                          ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|left[8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch4[8]                                                                                                                          ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|left[9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch4[9]                                                                                                                          ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|left[9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch4[9]                                                                                                                          ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|middle[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch3[0]                                                                                                                          ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|middle[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch3[0]                                                                                                                          ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|middle[10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch3[10]                                                                                                                         ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|middle[10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch3[10]                                                                                                                         ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|middle[11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch3[11]                                                                                                                         ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|middle[11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch3[11]                                                                                                                         ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|middle[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch3[1]                                                                                                                          ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|middle[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch3[1]                                                                                                                          ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|middle[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch3[2]                                                                                                                          ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|middle[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch3[2]                                                                                                                          ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|middle[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch3[3]                                                                                                                          ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|middle[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch3[3]                                                                                                                          ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|middle[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch3[4]                                                                                                                          ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|middle[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch3[4]                                                                                                                          ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|middle[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch3[5]                                                                                                                          ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|middle[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch3[5]                                                                                                                          ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|middle[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch3[6]                                                                                                                          ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|middle[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch3[6]                                                                                                                          ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|middle[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch3[7]                                                                                                                          ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|middle[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch3[7]                                                                                                                          ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|middle[8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch3[8]                                                                                                                          ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|middle[8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch3[8]                                                                                                                          ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|middle[9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch3[9]                                                                                                                          ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|middle[9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch3[9]                                                                                                                          ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|prev_error[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst2|lpm_divide:Div0|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider|op_24~8_wirecell                    ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|prev_error[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst2|lpm_divide:Div0|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider|op_24~8_wirecell                    ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|prev_error[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst2|lpm_divide:Div0|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider|add_sub_30_result_int[4]~8_wirecell ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|prev_error[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst2|lpm_divide:Div0|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider|add_sub_30_result_int[4]~8_wirecell ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|prev_error[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst2|lpm_divide:Div0|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider|add_sub_29_result_int[4]~8_wirecell ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|prev_error[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst2|lpm_divide:Div0|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider|add_sub_29_result_int[4]~8_wirecell ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|prev_error[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst2|lpm_divide:Div0|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider|add_sub_28_result_int[4]~8_wirecell ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|prev_error[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst2|lpm_divide:Div0|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider|add_sub_28_result_int[4]~8_wirecell ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|proportional[0]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Line_Following:b2v_inst2|proportional[0]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Line_Following:b2v_inst2|proportional[1]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Line_Following:b2v_inst2|proportional[1]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Line_Following:b2v_inst2|proportional[2]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Line_Following:b2v_inst2|proportional[2]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Line_Following:b2v_inst2|proportional[3]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Line_Following:b2v_inst2|proportional[3]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Line_Following:b2v_inst2|right[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[0]                                                                                                                          ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|right[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[0]                                                                                                                          ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|right[10]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[10]                                                                                                                         ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|right[10]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[10]                                                                                                                         ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|right[11]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[11]                                                                                                                         ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|right[11]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[11]                                                                                                                         ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|right[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[1]                                                                                                                          ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|right[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[1]                                                                                                                          ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|right[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[2]                                                                                                                          ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|right[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[2]                                                                                                                          ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|right[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[3]                                                                                                                          ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|right[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[3]                                                                                                                          ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|right[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[4]                                                                                                                          ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|right[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[4]                                                                                                                          ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|right[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[5]                                                                                                                          ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|right[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[5]                                                                                                                          ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|right[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[6]                                                                                                                          ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|right[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[6]                                                                                                                          ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|right[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[7]                                                                                                                          ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|right[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[7]                                                                                                                          ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|right[8]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[8]                                                                                                                          ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|right[8]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[8]                                                                                                                          ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|right[9]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[9]                                                                                                                          ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|right[9]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[9]                                                                                                                          ; N/A                                                                                                                                                            ;
; pwm_generator1:b2v_inst6|pwm_signal       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pwm_generator1:b2v_inst6|pwm_signal~_wirecell                                                                                                                ; N/A                                                                                                                                                            ;
; pwm_generator1:b2v_inst6|pwm_signal       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pwm_generator1:b2v_inst6|pwm_signal~_wirecell                                                                                                                ; N/A                                                                                                                                                            ;
; pwm_generator2:b2v_inst7|pwm_signal       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pwm_generator2:b2v_inst7|pwm_signal~_wirecell                                                                                                                ; N/A                                                                                                                                                            ;
; pwm_generator2:b2v_inst7|pwm_signal       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pwm_generator2:b2v_inst7|pwm_signal~_wirecell                                                                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                          ; N/A                                                                                                                                                            ;
; clk_50M                                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; clk_50M                                                                                                                                                      ; N/A                                                                                                                                                            ;
+-------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Tue Jan  2 14:02:24 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Line_Following -c Line_Following
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file line_follower.v
    Info (12023): Found entity 1: line_follower File: /home/atharvak/E-yantra23/Line_Following/line_follower.v Line: 20
Info (12021): Found 0 design units, including 0 entities, in source file pid_control.v
Info (12021): Found 1 design units, including 1 entities, in source file line_follower1.bdf
    Info (12023): Found entity 1: line_follower1
Info (12021): Found 1 design units, including 1 entities, in source file pwm_generator1.v
    Info (12023): Found entity 1: pwm_generator1 File: /home/atharvak/E-yantra23/Line_Following/pwm_generator1.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file pwm_generator2.v
    Info (12023): Found entity 1: pwm_generator2 File: /home/atharvak/E-yantra23/Line_Following/pwm_generator2.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file Line_Following.v
    Info (12023): Found entity 1: Line_Following File: /home/atharvak/E-yantra23/Line_Following/Line_Following.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instantiate_LFA.v
    Info (12023): Found entity 1: instantiate_LFA File: /home/atharvak/E-yantra23/Line_Following/instantiate_LFA.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file frequency_scaling.v
    Info (12023): Found entity 1: frequency_scaling File: /home/atharvak/E-yantra23/Line_Following/frequency_scaling.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file demux_2.v
    Info (12023): Found entity 1: demux_2 File: /home/atharvak/E-yantra23/Line_Following/demux_2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file demux_1.v
    Info (12023): Found entity 1: demux_1 File: /home/atharvak/E-yantra23/Line_Following/demux_1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adc_controller.v
    Info (12023): Found entity 1: ADC_Controller File: /home/atharvak/E-yantra23/Line_Following/adc_controller.v Line: 20
Warning (10236): Verilog HDL Implicit Net warning at instantiate_LFA.v(35): created implicit net for "freq_scaling_pwm" File: /home/atharvak/E-yantra23/Line_Following/instantiate_LFA.v Line: 35
Info (12127): Elaborating entity "line_follower" for the top level hierarchy
Info (12128): Elaborating entity "ADC_Controller" for hierarchy "ADC_Controller:b2v_inst" File: /home/atharvak/E-yantra23/Line_Following/line_follower.v Line: 86
Info (12128): Elaborating entity "Line_Following" for hierarchy "Line_Following:b2v_inst2" File: /home/atharvak/E-yantra23/Line_Following/line_follower.v Line: 107
Warning (10230): Verilog HDL assignment warning at Line_Following.v(48): truncated value with size 32 to match size of target (4) File: /home/atharvak/E-yantra23/Line_Following/Line_Following.v Line: 48
Warning (10230): Verilog HDL assignment warning at Line_Following.v(49): truncated value with size 32 to match size of target (4) File: /home/atharvak/E-yantra23/Line_Following/Line_Following.v Line: 49
Warning (10230): Verilog HDL assignment warning at Line_Following.v(53): truncated value with size 32 to match size of target (4) File: /home/atharvak/E-yantra23/Line_Following/Line_Following.v Line: 53
Warning (10230): Verilog HDL assignment warning at Line_Following.v(88): truncated value with size 32 to match size of target (4) File: /home/atharvak/E-yantra23/Line_Following/Line_Following.v Line: 88
Warning (10230): Verilog HDL assignment warning at Line_Following.v(89): truncated value with size 32 to match size of target (4) File: /home/atharvak/E-yantra23/Line_Following/Line_Following.v Line: 89
Warning (10230): Verilog HDL assignment warning at Line_Following.v(102): truncated value with size 32 to match size of target (4) File: /home/atharvak/E-yantra23/Line_Following/Line_Following.v Line: 102
Warning (10230): Verilog HDL assignment warning at Line_Following.v(103): truncated value with size 32 to match size of target (4) File: /home/atharvak/E-yantra23/Line_Following/Line_Following.v Line: 103
Warning (10230): Verilog HDL assignment warning at Line_Following.v(104): truncated value with size 32 to match size of target (4) File: /home/atharvak/E-yantra23/Line_Following/Line_Following.v Line: 104
Warning (10230): Verilog HDL assignment warning at Line_Following.v(105): truncated value with size 32 to match size of target (4) File: /home/atharvak/E-yantra23/Line_Following/Line_Following.v Line: 105
Warning (10240): Verilog HDL Always Construct warning at Line_Following.v(41): inferring latch(es) for variable "dutycyc_left", which holds its previous value in one or more paths through the always construct File: /home/atharvak/E-yantra23/Line_Following/Line_Following.v Line: 41
Warning (10240): Verilog HDL Always Construct warning at Line_Following.v(41): inferring latch(es) for variable "dutycyc_right", which holds its previous value in one or more paths through the always construct File: /home/atharvak/E-yantra23/Line_Following/Line_Following.v Line: 41
Warning (10240): Verilog HDL Always Construct warning at Line_Following.v(41): inferring latch(es) for variable "m1_a", which holds its previous value in one or more paths through the always construct File: /home/atharvak/E-yantra23/Line_Following/Line_Following.v Line: 41
Warning (10240): Verilog HDL Always Construct warning at Line_Following.v(41): inferring latch(es) for variable "m1_b", which holds its previous value in one or more paths through the always construct File: /home/atharvak/E-yantra23/Line_Following/Line_Following.v Line: 41
Warning (10240): Verilog HDL Always Construct warning at Line_Following.v(41): inferring latch(es) for variable "m2_a", which holds its previous value in one or more paths through the always construct File: /home/atharvak/E-yantra23/Line_Following/Line_Following.v Line: 41
Warning (10240): Verilog HDL Always Construct warning at Line_Following.v(41): inferring latch(es) for variable "m2_b", which holds its previous value in one or more paths through the always construct File: /home/atharvak/E-yantra23/Line_Following/Line_Following.v Line: 41
Warning (10240): Verilog HDL Always Construct warning at Line_Following.v(41): inferring latch(es) for variable "node", which holds its previous value in one or more paths through the always construct File: /home/atharvak/E-yantra23/Line_Following/Line_Following.v Line: 41
Warning (10240): Verilog HDL Always Construct warning at Line_Following.v(41): inferring latch(es) for variable "node_flag", which holds its previous value in one or more paths through the always construct File: /home/atharvak/E-yantra23/Line_Following/Line_Following.v Line: 41
Warning (10034): Output port "led1_R1" at Line_Following.v(9) has no driver File: /home/atharvak/E-yantra23/Line_Following/Line_Following.v Line: 9
Warning (10034): Output port "led1_G1" at Line_Following.v(10) has no driver File: /home/atharvak/E-yantra23/Line_Following/Line_Following.v Line: 10
Warning (10034): Output port "led1_B1" at Line_Following.v(11) has no driver File: /home/atharvak/E-yantra23/Line_Following/Line_Following.v Line: 11
Warning (10034): Output port "led2_R2" at Line_Following.v(12) has no driver File: /home/atharvak/E-yantra23/Line_Following/Line_Following.v Line: 12
Warning (10034): Output port "led2_G2" at Line_Following.v(13) has no driver File: /home/atharvak/E-yantra23/Line_Following/Line_Following.v Line: 13
Warning (10034): Output port "led2_B2" at Line_Following.v(14) has no driver File: /home/atharvak/E-yantra23/Line_Following/Line_Following.v Line: 14
Warning (10034): Output port "led3_R3" at Line_Following.v(15) has no driver File: /home/atharvak/E-yantra23/Line_Following/Line_Following.v Line: 15
Warning (10034): Output port "led3_G3" at Line_Following.v(16) has no driver File: /home/atharvak/E-yantra23/Line_Following/Line_Following.v Line: 16
Warning (10034): Output port "led3_B3" at Line_Following.v(17) has no driver File: /home/atharvak/E-yantra23/Line_Following/Line_Following.v Line: 17
Info (10041): Inferred latch for "node_flag" at Line_Following.v(41) File: /home/atharvak/E-yantra23/Line_Following/Line_Following.v Line: 41
Info (10041): Inferred latch for "m2_b" at Line_Following.v(41) File: /home/atharvak/E-yantra23/Line_Following/Line_Following.v Line: 41
Info (10041): Inferred latch for "m2_a" at Line_Following.v(41) File: /home/atharvak/E-yantra23/Line_Following/Line_Following.v Line: 41
Info (10041): Inferred latch for "m1_b" at Line_Following.v(41) File: /home/atharvak/E-yantra23/Line_Following/Line_Following.v Line: 41
Info (10041): Inferred latch for "m1_a" at Line_Following.v(41) File: /home/atharvak/E-yantra23/Line_Following/Line_Following.v Line: 41
Info (10041): Inferred latch for "dutycyc_right[0]" at Line_Following.v(41) File: /home/atharvak/E-yantra23/Line_Following/Line_Following.v Line: 41
Info (10041): Inferred latch for "dutycyc_left[0]" at Line_Following.v(41) File: /home/atharvak/E-yantra23/Line_Following/Line_Following.v Line: 41
Info (12128): Elaborating entity "demux_1" for hierarchy "demux_1:b2v_inst3" File: /home/atharvak/E-yantra23/Line_Following/line_follower.v Line: 115
Info (12128): Elaborating entity "demux_2" for hierarchy "demux_2:b2v_inst4" File: /home/atharvak/E-yantra23/Line_Following/line_follower.v Line: 123
Info (12128): Elaborating entity "frequency_scaling" for hierarchy "frequency_scaling:b2v_inst5" File: /home/atharvak/E-yantra23/Line_Following/line_follower.v Line: 128
Info (12128): Elaborating entity "pwm_generator1" for hierarchy "pwm_generator1:b2v_inst6" File: /home/atharvak/E-yantra23/Line_Following/line_follower.v Line: 135
Info (12128): Elaborating entity "pwm_generator2" for hierarchy "pwm_generator2:b2v_inst7" File: /home/atharvak/E-yantra23/Line_Following/line_follower.v Line: 142
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a824.tdf
    Info (12023): Found entity 1: altsyncram_a824 File: /home/atharvak/E-yantra23/Line_Following/db/altsyncram_a824.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf
    Info (12023): Found entity 1: mux_ssc File: /home/atharvak/E-yantra23/Line_Following/db/mux_ssc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: /home/atharvak/E-yantra23/Line_Following/db/decode_dvf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_5ii.tdf
    Info (12023): Found entity 1: cntr_5ii File: /home/atharvak/E-yantra23/Line_Following/db/cntr_5ii.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf
    Info (12023): Found entity 1: cmpr_tgc File: /home/atharvak/E-yantra23/Line_Following/db/cmpr_tgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf
    Info (12023): Found entity 1: cntr_i6j File: /home/atharvak/E-yantra23/Line_Following/db/cntr_i6j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi File: /home/atharvak/E-yantra23/Line_Following/db/cntr_egi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc File: /home/atharvak/E-yantra23/Line_Following/db/cmpr_qgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: /home/atharvak/E-yantra23/Line_Following/db/cntr_23j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: /home/atharvak/E-yantra23/Line_Following/db/cmpr_ngc.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.01.02.14:02:40 Progress: Loading slde63dadb7/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Warning (12090): Entity "sld_hub" obtained from "sld_hub.vhd" instead of from Quartus Prime megafunction library File: /home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_hub.vhd Line: 330
Info (12021): Found 17 design units, including 6 entities, in source file /home/atharvak/Quartus/quartus/libraries/megafunctions/sld_hub.vhd
    Info (12022): Found design unit 1: sld_hub_pack (altera_sld) File: /home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_hub.vhd Line: 23
    Info (12022): Found design unit 2: sld_hub_pack-body File: /home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_hub.vhd Line: 40
    Info (12022): Found design unit 3: sld_jtag_hub_pack (altera_sld) File: /home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_hub.vhd Line: 127
    Info (12022): Found design unit 4: sld_jtag_hub_pack-body File: /home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_hub.vhd Line: 144
    Info (12022): Found design unit 5: jtag_pack (altera_sld) File: /home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_hub.vhd Line: 264
    Info (12022): Found design unit 6: sld_hub-rtl File: /home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_hub.vhd Line: 443
    Info (12022): Found design unit 7: alt_sld_fab_with_jtag_input-rtl File: /home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_hub.vhd Line: 986
    Info (12022): Found design unit 8: alt_sld_fab_without_jtag_input-rtl File: /home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_hub.vhd Line: 1044
    Info (12022): Found design unit 9: sld_jtag_interface_mod-rtl File: /home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_hub.vhd Line: 1122
    Info (12022): Found design unit 10: sld_jtag_interface_mod_device_family_specific-rtl File: /home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_hub.vhd Line: 1360
    Info (12022): Found design unit 11: sld_shadow_jsm-rtl File: /home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_hub.vhd Line: 1568
    Info (12023): Found entity 1: sld_hub File: /home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_hub.vhd Line: 330
    Info (12023): Found entity 2: alt_sld_fab_with_jtag_input File: /home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_hub.vhd Line: 967
    Info (12023): Found entity 3: alt_sld_fab_without_jtag_input File: /home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_hub.vhd Line: 1029
    Info (12023): Found entity 4: sld_jtag_interface_mod File: /home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_hub.vhd Line: 1080
    Info (12023): Found entity 5: sld_jtag_interface_mod_device_family_specific File: /home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_hub.vhd Line: 1325
    Info (12023): Found entity 6: sld_shadow_jsm File: /home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_hub.vhd Line: 1553
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde63dadb7/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/atharvak/E-yantra23/Line_Following/db/ip/slde63dadb7/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/atharvak/E-yantra23/Line_Following/db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/atharvak/E-yantra23/Line_Following/db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/atharvak/E-yantra23/Line_Following/db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/atharvak/E-yantra23/Line_Following/db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/atharvak/E-yantra23/Line_Following/db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/atharvak/E-yantra23/Line_Following/db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Line_Following:b2v_inst2|Div0" File: /home/atharvak/E-yantra23/Line_Following/Line_Following.v Line: 102
Info (12130): Elaborated megafunction instantiation "Line_Following:b2v_inst2|lpm_divide:Div0" File: /home/atharvak/E-yantra23/Line_Following/Line_Following.v Line: 102
Info (12133): Instantiated megafunction "Line_Following:b2v_inst2|lpm_divide:Div0" with the following parameter: File: /home/atharvak/E-yantra23/Line_Following/Line_Following.v Line: 102
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_vim.tdf
    Info (12023): Found entity 1: lpm_divide_vim File: /home/atharvak/E-yantra23/Line_Following/db/lpm_divide_vim.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_nlh File: /home/atharvak/E-yantra23/Line_Following/db/sign_div_unsign_nlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf
    Info (12023): Found entity 1: alt_u_div_27f File: /home/atharvak/E-yantra23/Line_Following/db/alt_u_div_27f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: /home/atharvak/E-yantra23/Line_Following/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: /home/atharvak/E-yantra23/Line_Following/db/add_sub_8pc.tdf Line: 23
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch Line_Following:b2v_inst2|dutycyc_left[0] has unsafe behavior File: /home/atharvak/E-yantra23/Line_Following/Line_Following.v Line: 41
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ADC_Controller:b2v_inst|dout_ch1[11] File: /home/atharvak/E-yantra23/Line_Following/adc_controller.v Line: 70
Warning (13012): Latch Line_Following:b2v_inst2|dutycyc_right[0] has unsafe behavior File: /home/atharvak/E-yantra23/Line_Following/Line_Following.v Line: 41
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ADC_Controller:b2v_inst|dout_ch3[11] File: /home/atharvak/E-yantra23/Line_Following/adc_controller.v Line: 70
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "led1_R1" is stuck at GND File: /home/atharvak/E-yantra23/Line_Following/line_follower.v Line: 46
    Warning (13410): Pin "led1_G1" is stuck at GND File: /home/atharvak/E-yantra23/Line_Following/line_follower.v Line: 47
    Warning (13410): Pin "led1_B1" is stuck at GND File: /home/atharvak/E-yantra23/Line_Following/line_follower.v Line: 48
    Warning (13410): Pin "led2_R2" is stuck at GND File: /home/atharvak/E-yantra23/Line_Following/line_follower.v Line: 49
    Warning (13410): Pin "led2_G2" is stuck at GND File: /home/atharvak/E-yantra23/Line_Following/line_follower.v Line: 50
    Warning (13410): Pin "led2_B2" is stuck at GND File: /home/atharvak/E-yantra23/Line_Following/line_follower.v Line: 51
    Warning (13410): Pin "led3_R3" is stuck at GND File: /home/atharvak/E-yantra23/Line_Following/line_follower.v Line: 52
    Warning (13410): Pin "led3_G3" is stuck at GND File: /home/atharvak/E-yantra23/Line_Following/line_follower.v Line: 53
    Warning (13410): Pin "led3_B3" is stuck at GND File: /home/atharvak/E-yantra23/Line_Following/line_follower.v Line: 54
    Warning (13410): Pin "B1" is stuck at GND File: /home/atharvak/E-yantra23/Line_Following/line_follower.v Line: 56
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (144001): Generated suppressed messages file /home/atharvak/E-yantra23/Line_Following/output_files/Line_Following.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 253 of its 269 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 16 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2749 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 17 output pins
    Info (21061): Implemented 2608 logic cells
    Info (21064): Implemented 118 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 46 warnings
    Info: Peak virtual memory: 536 megabytes
    Info: Processing ended: Tue Jan  2 14:02:50 2024
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:53


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/atharvak/E-yantra23/Line_Following/output_files/Line_Following.map.smsg.


