$date
	Wed Mar 20 22:23:32 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module bin2gray $end
$var wire 8 ! piGray [7:0] $end
$var reg 8 " poBin [7:0] $end
$var integer 32 # i [31:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b111 #
b11101010 "
b10011111 !
$end
#1000000
b1111110 "
b111 #
b1000001 !
#2000000
b1011000 "
b111 #
b1110100 !
#3000001
