<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<html>
<head>
<title>MEN - M75 MDIS Driver - m75_drv.h Source File</title>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<meta name="Language" content="en, english">
<meta name="Copyright" content="All material copyright MEN Mikro Elektronik GmbH">
<link href="men_stylesheet.css" rel="stylesheet" type="text/css">
</head>
<body>

<div class="left_to_right" style="padding-top: 6px; background-color: #F0F0F0; height: 110px; border-bottom: 2px solid #D1D1D2;">
	<!-- Titel -->
	<img src="menlogo.gif" alt="MEN" style="float: left; height: 103px; width: 155px; margin: 0px;"></a>
	<h1 style="margin: 0px; padding-top: 35px; padding-bottom: 0px;">M75 MDIS Driver &nbsp; </h1>
	<h3>m75_drv.h Source File</h3>
</div>

<div class="left_to_right">
<!-- Hauptteil -->
	<div class="main">
<!-- Generated by Doxygen 1.3.2 -->
<div class="qindex"><a class="qindex" href="index.html">Main&nbsp;Page</a> | <a class="qindex" href="annotated.html">Data&nbsp;Structures</a> | <a class="qindex" href="files.html">File&nbsp;List</a> | <a class="qindex" href="functions.html">Data&nbsp;Fields</a> | <a class="qindex" href="globals.html">Globals</a> | <a class="qindex" href="pages.html">Related&nbsp;Pages</a> | <a class="qindex" href="examples.html">Examples</a></div>
<h1>m75_drv.h</h1><a href="m75__drv_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre>00001 <span class="comment">/***********************  I n c l u d e  -  F i l e  ***********************/</span>
00017  <span class="comment">/*-------------------------------[ History ]--------------------------------</span>
00018 <span class="comment"> *</span>
00019 <span class="comment"> * $Log: m75__drv_8h-source.html,v $
00019 <span class="comment"> * Revision 1.8  2009/07/17 10:45:26  cs
00019 <span class="comment"> * (AUTOCI) Checkin due to new revision 3.1 of fileset ART/13M075-06/13M075-06
00019 <span class="comment"> *</span>
00020 <span class="comment"> * Revision 2.5  2009/07/14 17:47:33  cs</span>
00021 <span class="comment"> * R:1. driver ported to MDIS5: new 64bit compatible MDIS_API and men_typs</span>
00022 <span class="comment"> *   2. driver was missing support for ASYNC data transfer modes</span>
00023 <span class="comment"> *   3. Enabling receiver always included setting all other bits of R3</span>
00024 <span class="comment"> * M:1. for backward compatibility to MDIS4 optionally define new types</span>
00025 <span class="comment"> *   2. added register defaults for ASYNC mode</span>
00026 <span class="comment"> *   3. added SetStat M75_RXEN</span>
00027 <span class="comment"> *</span>
00028 <span class="comment"> * Revision 2.4  2005/02/07 16:12:51  cs</span>
00029 <span class="comment"> * Added switch M75_SUPPORT_BREAK_ABORT (only affects WR15_DEFAULT)</span>
00030 <span class="comment"> *</span>
00031 <span class="comment"> * Revision 2.3  2004/12/29 19:35:05  cs</span>
00032 <span class="comment"> * cosmetics in documentation</span>
00033 <span class="comment"> * WR15_DEFAULT: Break/Abort IE disabled</span>
00034 <span class="comment"> *</span>
00035 <span class="comment"> * Revision 2.2  2004/08/31 12:02:26  cs</span>
00036 <span class="comment"> * added SetStat M75_IRQ_ENABLE and error code M75_ERR_INT_DISABLED</span>
00037 <span class="comment"> * Enhanced Documentation</span>
00038 <span class="comment"> *</span>
00039 <span class="comment"> * Revision 2.1  2004/08/06 11:20:43  cs</span>
00040 <span class="comment"> * Initial Revision</span>
00041 <span class="comment"> *</span>
00042 <span class="comment"> *---------------------------------------------------------------------------</span>
00043 <span class="comment"> * (c) Copyright 2004 by MEN mikro elektronik GmbH, Nuernberg, Germany</span>
00044 <span class="comment"> ****************************************************************************/</span>
00045 
00046 <span class="preprocessor">#ifndef _M75_DRV_H</span>
00047 <span class="preprocessor"></span><span class="preprocessor">#define _M75_DRV_H</span>
00048 <span class="preprocessor"></span>
00049 <span class="preprocessor">#ifdef __cplusplus</span>
00050 <span class="preprocessor"></span>      <span class="keyword">extern</span> <span class="stringliteral">"C"</span> {
00051 <span class="preprocessor">#endif</span>
00052 <span class="preprocessor"></span>
00053 
00054 <span class="comment">/*-----------------------------------------+</span>
00055 <span class="comment">|  TYPEDEFS                                |</span>
00056 <span class="comment">+-----------------------------------------*/</span>
<a name="l00059"></a><a class="code" href="structM75__SCC__REGS__PB.html">00059</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l00060"></a><a class="code" href="structM75__SCC__REGS__PB.html#o0">00060</a>     u_int8          wr01;   
<a name="l00061"></a><a class="code" href="structM75__SCC__REGS__PB.html#o1">00061</a>     u_int8          wr02;   
<a name="l00062"></a><a class="code" href="structM75__SCC__REGS__PB.html#o2">00062</a>     u_int8          wr03;   
<a name="l00063"></a><a class="code" href="structM75__SCC__REGS__PB.html#o3">00063</a>     u_int8          wr04;   
<a name="l00064"></a><a class="code" href="structM75__SCC__REGS__PB.html#o4">00064</a>     u_int8          wr05;   
<a name="l00065"></a><a class="code" href="structM75__SCC__REGS__PB.html#o5">00065</a>     u_int8          wr06;   
<a name="l00066"></a><a class="code" href="structM75__SCC__REGS__PB.html#o6">00066</a>     u_int8          wr07;   
<a name="l00067"></a><a class="code" href="structM75__SCC__REGS__PB.html#o7">00067</a>     u_int8          wr7p;   
<a name="l00068"></a><a class="code" href="structM75__SCC__REGS__PB.html#o8">00068</a>     u_int8          wr09;   
<a name="l00069"></a><a class="code" href="structM75__SCC__REGS__PB.html#o9">00069</a>     u_int8          wr10;   
<a name="l00070"></a><a class="code" href="structM75__SCC__REGS__PB.html#o10">00070</a>     u_int8          wr11;   
<a name="l00071"></a><a class="code" href="structM75__SCC__REGS__PB.html#o11">00071</a>     u_int8          wr12;   
<a name="l00072"></a><a class="code" href="structM75__SCC__REGS__PB.html#o12">00072</a>     u_int8          wr13;   
<a name="l00073"></a><a class="code" href="structM75__SCC__REGS__PB.html#o13">00073</a>     u_int8          wr14;   
<a name="l00074"></a><a class="code" href="structM75__SCC__REGS__PB.html#o14">00074</a>     u_int8          wr15;   
00075 } <a class="code" href="structM75__SCC__REGS__PB.html">M75_SCC_REGS_PB</a>;
00077 <span class="comment">/*-----------------------------------------+</span>
00078 <span class="comment">|  DEFINES                                 |</span>
00079 <span class="comment">+-----------------------------------------*/</span>
<a name="l00082"></a><a class="code" href="m75__drv_8h.html#a0">00082</a> <span class="preprocessor">#define WR01_DEFAULT        0xF9    </span>
<a name="l00085"></a><a class="code" href="m75__drv_8h.html#a1">00085</a> <span class="preprocessor">#define WR01_DEFAULT_ASY    0x13    </span>
<a name="l00088"></a><a class="code" href="m75__drv_8h.html#a2">00088</a> <span class="preprocessor">#define WR02_DEFAULT        0x00    </span>
<a name="l00090"></a><a class="code" href="m75__drv_8h.html#a3">00090</a> <span class="preprocessor">#define WR03_DEFAULT        0xD8    </span>
<a name="l00092"></a><a class="code" href="m75__drv_8h.html#a4">00092</a> <span class="preprocessor">#define WR03_DEFAULT_ASY    0xC0    </span>
<a name="l00094"></a><a class="code" href="m75__drv_8h.html#a5">00094</a> <span class="preprocessor">#define WR04_DEFAULT        0x20    </span>
<a name="l00096"></a><a class="code" href="m75__drv_8h.html#a6">00096</a> <span class="preprocessor">#define WR04_DEFAULT_ASY    0x4C    </span>
<a name="l00098"></a><a class="code" href="m75__drv_8h.html#a7">00098</a> <span class="preprocessor">#define WR05_DEFAULT        0x61    </span>
<a name="l00100"></a><a class="code" href="m75__drv_8h.html#a8">00100</a> <span class="preprocessor">#define WR05_DEFAULT_ASY    0x60    </span>
<a name="l00102"></a><a class="code" href="m75__drv_8h.html#a9">00102</a> <span class="preprocessor">#define WR06_DEFAULT        0x00    </span>
<a name="l00104"></a><a class="code" href="m75__drv_8h.html#a10">00104</a> <span class="preprocessor">#define WR07_DEFAULT        0x7E    </span>
<a name="l00106"></a><a class="code" href="m75__drv_8h.html#a11">00106</a> <span class="preprocessor">#define WR7P_DEFAULT        0x73    </span>
<a name="l00110"></a><a class="code" href="m75__drv_8h.html#a12">00110</a> <span class="preprocessor">#define WR09_DEFAULT        0x2B    </span>
<a name="l00112"></a><a class="code" href="m75__drv_8h.html#a13">00112</a> <span class="preprocessor">#define WR10_DEFAULT        0x80    </span>
<a name="l00114"></a><a class="code" href="m75__drv_8h.html#a14">00114</a> <span class="preprocessor">#define WR11_DEFAULT        0x16    </span>
<a name="l00117"></a><a class="code" href="m75__drv_8h.html#a15">00117</a> <span class="preprocessor">#define WR11_DEFAULT_ASY    0x56    </span>
<a name="l00120"></a><a class="code" href="m75__drv_8h.html#a16">00120</a> <span class="preprocessor">#define WR12_DEFAULT        0x71    </span>
<a name="l00122"></a><a class="code" href="m75__drv_8h.html#a17">00122</a> <span class="preprocessor">#define WR13_DEFAULT        0x00    </span>
<a name="l00124"></a><a class="code" href="m75__drv_8h.html#a18">00124</a> <span class="preprocessor">#define WR14_DEFAULT        0x07    </span>
00128 <span class="preprocessor">#ifdef M75_SUPPORT_BREAK_ABORT</span>
<a name="l00129"></a><a class="code" href="m75__drv_8h.html#a19">00129</a> <span class="preprocessor"></span><span class="preprocessor">#   define WR15_DEFAULT     0xC5    </span>
00133 <span class="preprocessor">#else</span>
00134 <span class="preprocessor"></span><span class="preprocessor">#   define WR15_DEFAULT     0x45    </span>
00138 <span class="preprocessor">#endif</span>
00139 <span class="preprocessor"></span>                                    <span class="comment">/*       bit in rr0 also indicates Break/Abort */</span>
00140 
<a name="l00147"></a><a class="code" href="m75__drv_8h.html#a20">00147</a> <span class="preprocessor">#define M75_IRQ_ENABLE      M_DEV_OF+0x1E</span>
00148 <span class="preprocessor"></span>
<a name="l00154"></a><a class="code" href="m75__drv_8h.html#a21">00154</a> <span class="preprocessor">#define M75_SCC_REG_03      M_DEV_OF+0x03</span>
00155 <span class="preprocessor"></span>
00200 <span class="comment">/*  G: RR03: Interrupt pending reg channel A only */</span>
<a name="l00201"></a><a class="code" href="m75__drv_8h.html#a22">00201</a> <span class="preprocessor">#define M75_SCC_REG_04      M_DEV_OF+0x04</span>
00202 <span class="preprocessor"></span>
00223 <span class="comment">/*  G: RR04: extended read: WR04, else RR00 */</span>
<a name="l00224"></a><a class="code" href="m75__drv_8h.html#a23">00224</a> <span class="preprocessor">#define M75_SCC_REG_05      M_DEV_OF+0x05</span>
00225 <span class="preprocessor"></span>
00271 <span class="comment">/*  G: RR05: extended read: WR05, else RR01 */</span>
<a name="l00272"></a><a class="code" href="m75__drv_8h.html#a24">00272</a> <span class="preprocessor">#define M75_SCC_REG_06      M_DEV_OF+0x06</span>
00273 <span class="preprocessor"></span>
00280 <span class="comment">/*  G: RR06: ext. read: LSB of frame byte count,</span>
00281 <span class="comment">             else RR02 */</span>
<a name="l00282"></a><a class="code" href="m75__drv_8h.html#a25">00282</a> <span class="preprocessor">#define M75_SCC_REG_10      M_DEV_OF+0x0A</span>
00283 <span class="preprocessor"></span>
00316 <span class="comment">/*</span>
00317 <span class="comment"> * Bit 3: Mark/Flag Idle additional:</span>
00318 <span class="comment"> *  The primary station in an SDLC loop should be programmed for Mark Idle</span>
00319 <span class="comment"> *  to create the EOP sequence. Mark Idle must be deselected at the beginning</span>
00320 <span class="comment"> *  of a frame before the first data are written to the SCC, so that an opening</span>
00321 <span class="comment"> *  flag can be transmitted. This bit is ignored in Loop mode, but the</span>
00322 <span class="comment"> *  programmed value takes effect upon exiting the Loop mode. This bit is reset</span>
00323 <span class="comment"> *  by a channel or hardware reset.</span>
00324 <span class="comment">*/</span>
00325 
<a name="l00326"></a><a class="code" href="m75__drv_8h.html#a26">00326</a> <span class="preprocessor">#define M75_SCC_REG_11      M_DEV_OF+0x0B</span>
00327 <span class="preprocessor"></span>
00377 <span class="comment">/*  G: RR11: extended read: WR10 else WR15 */</span>
00378 
<a name="l00379"></a><a class="code" href="m75__drv_8h.html#a27">00379</a> <span class="preprocessor">#define M75_SCC_REG_14      M_DEV_OF+0x0E</span>
00380 <span class="preprocessor"></span>
00405 <span class="comment">/*  G: RR14: extended read: WR07P else WR14 */</span>
<a name="l00406"></a><a class="code" href="m75__drv_8h.html#a28">00406</a> <span class="preprocessor">#define M75_IO_SEL          M_DEV_OF+0x15</span>
00407 <span class="preprocessor"></span>
<a name="l00409"></a><a class="code" href="m75__drv_8h.html#a29">00409</a> <span class="preprocessor">#define M75_GETBLOCK_TOUT   M_DEV_OF+0x16</span>
00410 <span class="preprocessor"></span>
<a name="l00416"></a><a class="code" href="m75__drv_8h.html#a30">00416</a> <span class="preprocessor">#define M75_SETBLOCK_TOUT   M_DEV_OF+0x17</span>
00417 <span class="preprocessor"></span>
<a name="l00423"></a><a class="code" href="m75__drv_8h.html#a31">00423</a> <span class="preprocessor">#define M75_MAX_TXFRAME_SIZE M_DEV_OF+0x18</span>
00424 <span class="preprocessor"></span>
<a name="l00428"></a><a class="code" href="m75__drv_8h.html#a32">00428</a> <span class="preprocessor">#define M75_MAX_RXFRAME_SIZE M_DEV_OF+0x19</span>
00429 <span class="preprocessor"></span>
<a name="l00433"></a><a class="code" href="m75__drv_8h.html#a33">00433</a> <span class="preprocessor">#define M75_MAX_TXFRAME_NUM M_DEV_OF+0x1A</span>
00434 <span class="preprocessor"></span>
<a name="l00438"></a><a class="code" href="m75__drv_8h.html#a34">00438</a> <span class="preprocessor">#define M75_MAX_RXFRAME_NUM M_DEV_OF+0x1B</span>
00439 <span class="preprocessor"></span>
<a name="l00443"></a><a class="code" href="m75__drv_8h.html#a35">00443</a> <span class="preprocessor">#define M75_SETRXSIG        M_DEV_OF+0x1C</span>
00444 <span class="preprocessor"></span>
<a name="l00445"></a><a class="code" href="m75__drv_8h.html#a36">00445</a> <span class="preprocessor">#define M75_CLRRXSIG        M_DEV_OF+0x1D</span>
00446 <span class="preprocessor"></span>
<a name="l00447"></a><a class="code" href="m75__drv_8h.html#a37">00447</a> <span class="preprocessor">#define M75_BRGEN_TCONST    M_DEV_OF+0x1F</span>
00448 <span class="preprocessor"></span>
00470 <span class="preprocessor">#define M75_SCC_REG_00      M_DEV_OF+0x00</span>
00471 <span class="preprocessor"></span>                            <span class="comment">/*  S: WR00: SCC command reg</span>
00472 <span class="comment">                                G: RR00: Rx/Tx buffer status */</span>
00473 <span class="preprocessor">#define M75_SCC_REG_01      M_DEV_OF+0x01</span>
00474 <span class="preprocessor"></span>                            <span class="comment">/*  S: WR01: SCC interrupt modes \n</span>
00475 <span class="comment">                                G: RR01: Special Rx condition status */</span>
00476 <span class="preprocessor">#define M75_SCC_REG_02      M_DEV_OF+0x02</span>
00477 <span class="preprocessor"></span>                            <span class="comment">/*  S: WR02: Interrupt vector \n</span>
00478 <span class="comment">                                G: WR02: Interrupt vector, Chan B: modified */</span>
00479 <span class="preprocessor">#define M75_SCC_REG_07      M_DEV_OF+0x07</span>
00480 <span class="preprocessor"></span>                            <span class="comment">/*  S: WR07: SDLC FLAG \n</span>
00481 <span class="comment">                                G: RR07: ext. read: MSB of frame byte count,</span>
00482 <span class="comment">                                         else RR03 */</span>
00483 <span class="preprocessor">#define M75_SCC_REG_7P      M_DEV_OF+0x10</span>
00484 <span class="preprocessor"></span>                            <span class="comment">/*  S: WR07P: Extended feature and FIFO control */</span>
00485 <span class="preprocessor">#define M75_SCC_REG_08      M_DEV_OF+0x08</span>
00486 <span class="preprocessor"></span>                            <span class="comment">/*  S: WR08: Tx data register \n</span>
00487 <span class="comment">                                G  RR08: Rx data register */</span>
00488 <span class="preprocessor">#define M75_SCC_REG_09      M_DEV_OF+0x09</span>
00489 <span class="preprocessor"></span>                            <span class="comment">/*  S: WR09: Master interrupt control &amp; reset \n</span>
00490 <span class="comment">                                G: RR09: extended read: WR03 else WR13 */</span>
00491 <span class="preprocessor">#define M75_SCC_REG_12      M_DEV_OF+0x0C</span>
00492 <span class="preprocessor"></span>                            <span class="comment">/*  S,G: WR12: LSB of BR Generator Time Constant */</span>
00493 <span class="preprocessor">#define M75_SCC_REG_13      M_DEV_OF+0x0D</span>
00494 <span class="preprocessor"></span>                            <span class="comment">/*  S,G: WR13: MSB of BR Generator Time Constant */</span>
00495 <span class="preprocessor">#define M75_SCC_REG_15      M_DEV_OF+0x0F</span>
00496 <span class="preprocessor"></span>                            <span class="comment">/*  S,G: WR15: External/Status source control */</span>
00497 <span class="preprocessor">#define M75_FIFO_DATA       M_DEV_OF+0x11</span>
00498 <span class="preprocessor"></span>                            <span class="comment">/*  G,S: Tx/Rx FIFO Data register, cur. channel */</span>
00499 <span class="preprocessor">#define M75_FIFO_STATUS     M_DEV_OF+0x12</span>
00500 <span class="preprocessor"></span>                            <span class="comment">/*  G: Tx/Rx FIFO status, current channel */</span>
00501 <span class="preprocessor">#define M75_FIFO_RESET      M_DEV_OF+0x13</span>
00502 <span class="preprocessor"></span>                            <span class="comment">/*  S: Tx/Rx FIFO reset register, both channels */</span>
00503 <span class="preprocessor">#define M75_TXEN            M_DEV_OF+0x14</span>
00504 <span class="preprocessor"></span>                            <span class="comment">/*  S: Tx En-/Disable for current channel */</span>
00505 <span class="preprocessor">#define M75_RXEN            M_DEV_OF+0x20</span>
00506 <span class="preprocessor"></span>                            <span class="comment">/*  S: Rx En-/Disable for current channel */</span>
00507 
<a name="l00510"></a><a class="code" href="m75__drv_8h.html#a53">00510</a> <span class="preprocessor">#define M75_SCC_REGS        M_DEV_BLK_OF+0x00</span>
00511 <span class="preprocessor"></span>
<a name="l00517"></a><a class="code" href="m75__drv_8h.html#a54">00517</a> <span class="preprocessor">#define M75_ERR_BADPARAMETER    (ERR_LL_ILL_PARAM)  </span>
<a name="l00518"></a><a class="code" href="m75__drv_8h.html#a55">00518</a> <span class="preprocessor">#define M75_ERR_RX_QEMPTY       (ERR_DEV+1) </span>
<a name="l00519"></a><a class="code" href="m75__drv_8h.html#a56">00519</a> <span class="preprocessor">#define M75_ERR_RX_QFULL        (ERR_DEV+2) </span>
<a name="l00520"></a><a class="code" href="m75__drv_8h.html#a57">00520</a> <span class="preprocessor">#define M75_ERR_RX_BREAKABORT   (ERR_DEV+3) </span>
<a name="l00521"></a><a class="code" href="m75__drv_8h.html#a58">00521</a> <span class="preprocessor">#define M75_ERR_RX_OVERFLOW     (ERR_DEV+4) </span>
<a name="l00522"></a><a class="code" href="m75__drv_8h.html#a59">00522</a> <span class="preprocessor">#define M75_ERR_RX_ERROR        (ERR_DEV+5) </span>
<a name="l00523"></a><a class="code" href="m75__drv_8h.html#a60">00523</a> <span class="preprocessor">#define M75_ERR_TX_QFULL        (ERR_DEV+6) </span>
<a name="l00524"></a><a class="code" href="m75__drv_8h.html#a61">00524</a> <span class="preprocessor">#define M75_ERR_FRAMETOOLARGE   (ERR_DEV+7) </span>
<a name="l00525"></a><a class="code" href="m75__drv_8h.html#a62">00525</a> <span class="preprocessor">#define M75_ERR_TXFIFO_NOACCESS (ERR_DEV+8) </span>
<a name="l00526"></a><a class="code" href="m75__drv_8h.html#a63">00526</a> <span class="preprocessor">#define M75_ERR_CH_NUMBER       (ERR_DEV+9) </span>
<a name="l00527"></a><a class="code" href="m75__drv_8h.html#a64">00527</a> <span class="preprocessor">#define M75_ERR_SIGBUSY         (ERR_DEV+10)</span>
<a name="l00528"></a><a class="code" href="m75__drv_8h.html#a65">00528</a> <span class="preprocessor">#define M75_ERR_INT_DISABLED    (ERR_DEV+11)</span>
00531 <span class="preprocessor"></span><span class="comment">/*-----------------------------------------+</span>
00532 <span class="comment">|  PROTOTYPES                              |</span>
00533 <span class="comment">+-----------------------------------------*/</span>
00534 <span class="preprocessor">#ifdef _LL_DRV_</span>
00535 <span class="preprocessor"></span>
00536 <span class="preprocessor">#   ifdef _ONE_NAMESPACE_PER_DRIVER_</span>
00537 <span class="preprocessor"></span><span class="preprocessor">#       define M75_GetEntry LL_GetEntry</span>
00538 <span class="preprocessor"></span><span class="preprocessor">#   else</span>
00539 <span class="preprocessor"></span><span class="preprocessor">#       ifdef M75_SW</span>
00540 <span class="preprocessor"></span><span class="preprocessor">#           define M75_GetEntry M75_SW_GetEntry</span>
00541 <span class="preprocessor"></span><span class="preprocessor">#       endif </span><span class="comment">/* M75_SW */</span>
00542         <span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="m75__drv_8c.html#a22">M75_GetEntry</a>( LL_ENTRY* drvP );
00543 <span class="preprocessor">#   endif </span><span class="comment">/* _ONE_NAMESPACE_PER_DRIVER_ */</span>
00544 
00545 <span class="preprocessor">#endif </span><span class="comment">/* _LL_DRV_ */</span>
00546 
00547 <span class="comment">/*-----------------------------------------+</span>
00548 <span class="comment">|  BACKWARD COMPATIBILITY TO MDIS4         |</span>
00549 <span class="comment">+-----------------------------------------*/</span>
00550 <span class="preprocessor">#ifndef U_INT32_OR_64</span>
00551 <span class="preprocessor"></span>    <span class="comment">/* we have an MDIS4 men_types.h and mdis_api.h included */</span>
00552     <span class="comment">/* only 32bit compatibility needed!                     */</span>
00553 <span class="preprocessor">    #define INT32_OR_64  int32</span>
00554 <span class="preprocessor"></span><span class="preprocessor">    #define U_INT32_OR_64 u_int32</span>
00555 <span class="preprocessor"></span>
00556     <span class="keyword">typedef</span> INT32_OR_64  MDIS_PATH;
00557 <span class="preprocessor">#endif </span><span class="comment">/* U_INT32_OR_64 */</span>
00558 
00559 
00560 <span class="preprocessor">#ifdef __cplusplus</span>
00561 <span class="preprocessor"></span>      }
00562 <span class="preprocessor">#endif</span>
00563 <span class="preprocessor"></span>
00564 <span class="preprocessor">#endif </span><span class="comment">/* _M75_DRV_H */</span>
00565 
00566 
00567 
00568 
</pre></div>
	</div>
</div>

<div class="footer">
<!-- Footer -->
	<p class="footer">
	Generated for M75 MDIS Driver using <a href="http://www.doxygen.org">doxygen</a>.<br>
	Copyright &copy; 2008 <a href="http://www.men.de">MEN Mikro Elektronik GmbH</a>. All Rights Reserved.
	</p>
</div>

</body>
</html>
