BLOCK_BRB1,VAR_0
BLOCK_PRS,VAR_1
BNX2X_ERR,FUNC_0
CFC_REG_DEBUG0,VAR_2
CHIP_REV_IS_EMUL,FUNC_1
CHIP_REV_IS_FPGA,FUNC_2
CNIC_SUPPORT,FUNC_3
DP,FUNC_4
GRCBASE_MISC,VAR_3
MISC_REGISTERS_RESET_REG_1_CLEAR,VAR_4
MISC_REGISTERS_RESET_REG_1_SET,VAR_5
NETIF_MSG_HW,VAR_6
NIG_REG_INGRESS_EOP_LB_EMPTY,VAR_7
NIG_REG_INGRESS_EOP_LB_FIFO,VAR_8
NIG_REG_PRS_REQ_IN_EN,VAR_9
NIG_REG_STAT2_BRB_OCTET,VAR_10
PHASE_COMMON,VAR_11
PRS_REG_CFC_SEARCH_INITIAL_CREDIT,VAR_12
PRS_REG_NIC_MODE,VAR_13
PRS_REG_NUM_OF_PACKETS,VAR_14
REG_RD,FUNC_5
REG_WR,FUNC_6
TCM_REG_PRS_IFEN,VAR_15
TSDM_REG_ENABLE_IN1,VAR_16
bnx2x_init_block,FUNC_7
bnx2x_lb_pckt,FUNC_8
bnx2x_read_dmae,FUNC_9
bnx2x_sp,FUNC_10
msleep,FUNC_11
usleep_range,FUNC_12
wb_data,VAR_17
bnx2x_int_mem_test,FUNC_13
bp,VAR_18
factor,VAR_19
count,VAR_20
i,VAR_21
val,VAR_22
