Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Mar  4 11:37:32 2024
| Host         : DESKTOP-M1PCUD5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file PROC_timing_summary_routed.rpt -pb PROC_timing_summary_routed.pb -rpx PROC_timing_summary_routed.rpx -warn_on_violation
| Design       : PROC
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     96.448        0.000                      0                  260        0.069        0.000                      0                  260        3.000        0.000                       0                   164  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
RF_top/clk_wiz_dut/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0             {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0             {0.000 25.000}       50.000          20.000          
sys_clk_pin                      {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
RF_top/clk_wiz_dut/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                  96.448        0.000                      0                  260        0.069        0.000                      0                  260       13.360        0.000                       0                   160  
  clkfbout_clk_wiz_0                                                                                                                                                              47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)              sys_clk_pin                             
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  RF_top/clk_wiz_dut/inst/clk_in1
  To Clock:  RF_top/clk_wiz_dut/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         RF_top/clk_wiz_dut/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { RF_top/clk_wiz_dut/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       96.448ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.448ns  (required time - arrival time)
  Source:                 RF_top/RF_state/cs_out_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_top/RF_0/addr_index_q_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.213ns  (logic 0.968ns (30.126%)  route 2.245ns (69.874%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.932ns = ( 97.068 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.334ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    RF_top/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    RF_top/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  RF_top/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=159, routed)         1.636    -2.334    RF_top/RF_state/CLK
    SLICE_X7Y47          FDCE                                         r  RF_top/RF_state/cs_out_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDCE (Prop_fdce_C_Q)         0.456    -1.878 r  RF_top/RF_state/cs_out_q_reg/Q
                         net (fo=11, routed)          1.276    -0.602    RF_top/RF_state/cs_out
    SLICE_X10Y47         LUT3 (Prop_lut3_I2_O)        0.157    -0.445 r  RF_top/RF_state/addr_index_q[2]_i_2/O
                         net (fo=2, routed)           0.969     0.524    RF_top/RF_0/wait_index_q_reg[2]_0
    SLICE_X10Y46         LUT5 (Prop_lut5_I0_O)        0.355     0.879 r  RF_top/RF_0/addr_index_q[2]_i_1/O
                         net (fo=1, routed)           0.000     0.879    RF_top/RF_0/addr_index_q[2]_i_1_n_0
    SLICE_X10Y46         FDCE                                         r  RF_top/RF_0/addr_index_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    RF_top/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 f  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    RF_top/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 f  RF_top/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=159, routed)         1.451    97.068    RF_top/RF_0/CLK
    SLICE_X10Y46         FDCE                                         r  RF_top/RF_0/addr_index_q_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.493    97.561    
                         clock uncertainty           -0.318    97.243    
    SLICE_X10Y46         FDCE (Setup_fdce_C_D)        0.084    97.327    RF_top/RF_0/addr_index_q_reg[2]
  -------------------------------------------------------------------
                         required time                         97.327    
                         arrival time                          -0.879    
  -------------------------------------------------------------------
                         slack                                 96.448    

Slack (MET) :             96.538ns  (required time - arrival time)
  Source:                 RF_top/RF_state/addr_out_q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_top/RF_0/sdi_q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.191ns  (logic 1.408ns (44.118%)  route 1.783ns (55.882%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.931ns = ( 97.069 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    RF_top/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    RF_top/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  RF_top/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=159, routed)         1.569    -2.401    RF_top/RF_state/CLK
    SLICE_X8Y46          FDCE                                         r  RF_top/RF_state/addr_out_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDCE (Prop_fdce_C_Q)         0.478    -1.923 r  RF_top/RF_state/addr_out_q_reg[5]/Q
                         net (fo=2, routed)           0.820    -1.103    RF_top/RF_state/addr_out[5]
    SLICE_X10Y46         LUT6 (Prop_lut6_I0_O)        0.295    -0.808 r  RF_top/RF_state/sdi_q_i_15/O
                         net (fo=1, routed)           0.000    -0.808    RF_top/RF_0/sdi_q_i_2_1
    SLICE_X10Y46         MUXF7 (Prop_muxf7_I1_O)      0.214    -0.594 r  RF_top/RF_0/sdi_q_reg_i_8/O
                         net (fo=1, routed)           0.661     0.068    RF_top/RF_0/sdi_q_reg_i_8_n_0
    SLICE_X11Y46         LUT6 (Prop_lut6_I4_O)        0.297     0.365 r  RF_top/RF_0/sdi_q_i_2/O
                         net (fo=1, routed)           0.302     0.667    RF_top/RF_0/sdi_q_i_2_n_0
    SLICE_X10Y47         LUT6 (Prop_lut6_I0_O)        0.124     0.791 r  RF_top/RF_0/sdi_q_i_1/O
                         net (fo=1, routed)           0.000     0.791    RF_top/RF_0/sdi_d
    SLICE_X10Y47         FDCE                                         r  RF_top/RF_0/sdi_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    RF_top/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 f  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    RF_top/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 f  RF_top/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=159, routed)         1.452    97.069    RF_top/RF_0/CLK
    SLICE_X10Y47         FDCE                                         r  RF_top/RF_0/sdi_q_reg/C  (IS_INVERTED)
                         clock pessimism              0.493    97.562    
                         clock uncertainty           -0.318    97.244    
    SLICE_X10Y47         FDCE (Setup_fdce_C_D)        0.084    97.328    RF_top/RF_0/sdi_q_reg
  -------------------------------------------------------------------
                         required time                         97.328    
                         arrival time                          -0.791    
  -------------------------------------------------------------------
                         slack                                 96.538    

Slack (MET) :             96.666ns  (required time - arrival time)
  Source:                 RF_top/RF_0/ready_q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_top/RF_state/FSM_sequential_curr_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        3.123ns  (logic 0.896ns (28.693%)  route 2.227ns (71.308%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.866ns = ( 197.134 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.400ns = ( 97.600 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233   101.233    RF_top/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    94.272 f  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    95.934    RF_top/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.030 f  RF_top/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=159, routed)         1.570    97.600    RF_top/RF_0/CLK
    SLICE_X8Y47          FDCE                                         r  RF_top/RF_0/ready_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDCE (Prop_fdce_C_Q)         0.524    98.124 r  RF_top/RF_0/ready_q_reg/Q
                         net (fo=11, routed)          0.944    99.068    RF_top/RF_state/ready
    SLICE_X6Y45          LUT3 (Prop_lut3_I0_O)        0.124    99.192 r  RF_top/RF_state/inc_q_i_3/O
                         net (fo=5, routed)           0.624    99.816    RF_top/RF_state/inc_q_i_3_n_0
    SLICE_X6Y46          LUT4 (Prop_lut4_I2_O)        0.124    99.940 f  RF_top/RF_state/FSM_sequential_curr_state[2]_i_3/O
                         net (fo=1, routed)           0.658   100.599    RF_top/RF_state/FSM_sequential_curr_state[2]_i_3_n_0
    SLICE_X6Y46          LUT5 (Prop_lut5_I2_O)        0.124   100.723 r  RF_top/RF_state/FSM_sequential_curr_state[2]_i_1/O
                         net (fo=1, routed)           0.000   100.723    RF_top/RF_state/next_state__0[2]
    SLICE_X6Y46          FDCE                                         r  RF_top/RF_state/FSM_sequential_curr_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                   IBUF                         0.000   200.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162   201.162    RF_top/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   193.944 r  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   195.525    RF_top/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   195.617 r  RF_top/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=159, routed)         1.517   197.134    RF_top/RF_state/CLK
    SLICE_X6Y46          FDCE                                         r  RF_top/RF_state/FSM_sequential_curr_state_reg[2]/C
                         clock pessimism              0.493   197.627    
                         clock uncertainty           -0.318   197.309    
    SLICE_X6Y46          FDCE (Setup_fdce_C_D)        0.079   197.388    RF_top/RF_state/FSM_sequential_curr_state_reg[2]
  -------------------------------------------------------------------
                         required time                        197.388    
                         arrival time                        -100.723    
  -------------------------------------------------------------------
                         slack                                 96.666    

Slack (MET) :             96.694ns  (required time - arrival time)
  Source:                 RF_top/RF_state/cs_out_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_top/RF_0/wait_index_q_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 0.968ns (33.173%)  route 1.950ns (66.827%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.931ns = ( 97.069 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.334ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    RF_top/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    RF_top/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  RF_top/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=159, routed)         1.636    -2.334    RF_top/RF_state/CLK
    SLICE_X7Y47          FDCE                                         r  RF_top/RF_state/cs_out_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDCE (Prop_fdce_C_Q)         0.456    -1.878 r  RF_top/RF_state/cs_out_q_reg/Q
                         net (fo=11, routed)          1.276    -0.602    RF_top/RF_state/cs_out
    SLICE_X10Y47         LUT3 (Prop_lut3_I2_O)        0.157    -0.445 r  RF_top/RF_state/addr_index_q[2]_i_2/O
                         net (fo=2, routed)           0.674     0.229    RF_top/RF_0/wait_index_q_reg[2]_0
    SLICE_X11Y47         LUT6 (Prop_lut6_I2_O)        0.355     0.584 r  RF_top/RF_0/wait_index_q[2]_i_1/O
                         net (fo=1, routed)           0.000     0.584    RF_top/RF_0/wait_index_q[2]_i_1_n_0
    SLICE_X11Y47         FDCE                                         r  RF_top/RF_0/wait_index_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    RF_top/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 f  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    RF_top/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 f  RF_top/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=159, routed)         1.452    97.069    RF_top/RF_0/CLK
    SLICE_X11Y47         FDCE                                         r  RF_top/RF_0/wait_index_q_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.493    97.562    
                         clock uncertainty           -0.318    97.244    
    SLICE_X11Y47         FDCE (Setup_fdce_C_D)        0.034    97.278    RF_top/RF_0/wait_index_q_reg[2]
  -------------------------------------------------------------------
                         required time                         97.278    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                 96.694    

Slack (MET) :             96.870ns  (required time - arrival time)
  Source:                 RF_top/RF_0/ready_q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_top/RF_state/counter_q_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        2.546ns  (logic 0.648ns (25.451%)  route 1.898ns (74.550%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.874ns = ( 197.126 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.400ns = ( 97.600 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233   101.233    RF_top/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    94.272 f  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    95.934    RF_top/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.030 f  RF_top/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=159, routed)         1.570    97.600    RF_top/RF_0/CLK
    SLICE_X8Y47          FDCE                                         r  RF_top/RF_0/ready_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDCE (Prop_fdce_C_Q)         0.524    98.124 r  RF_top/RF_0/ready_q_reg/Q
                         net (fo=11, routed)          1.199    99.323    RF_top/RF_state/ready
    SLICE_X5Y48          LUT6 (Prop_lut6_I5_O)        0.124    99.447 r  RF_top/RF_state/counter_q[17]_i_1/O
                         net (fo=18, routed)          0.699   100.146    RF_top/RF_state/counter_q[17]_i_1_n_0
    SLICE_X1Y50          FDCE                                         r  RF_top/RF_state/counter_q_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                   IBUF                         0.000   200.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162   201.162    RF_top/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   193.944 r  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   195.525    RF_top/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   195.617 r  RF_top/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=159, routed)         1.510   197.126    RF_top/RF_state/CLK
    SLICE_X1Y50          FDCE                                         r  RF_top/RF_state/counter_q_reg[16]/C
                         clock pessimism              0.413   197.539    
                         clock uncertainty           -0.318   197.222    
    SLICE_X1Y50          FDCE (Setup_fdce_C_CE)      -0.205   197.017    RF_top/RF_state/counter_q_reg[16]
  -------------------------------------------------------------------
                         required time                        197.017    
                         arrival time                        -100.146    
  -------------------------------------------------------------------
                         slack                                 96.870    

Slack (MET) :             96.878ns  (required time - arrival time)
  Source:                 RF_top/RF_0/ready_q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_top/RF_state/counter_q_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        2.539ns  (logic 0.648ns (25.521%)  route 1.891ns (74.479%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.874ns = ( 197.126 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.400ns = ( 97.600 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233   101.233    RF_top/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    94.272 f  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    95.934    RF_top/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.030 f  RF_top/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=159, routed)         1.570    97.600    RF_top/RF_0/CLK
    SLICE_X8Y47          FDCE                                         r  RF_top/RF_0/ready_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDCE (Prop_fdce_C_Q)         0.524    98.124 r  RF_top/RF_0/ready_q_reg/Q
                         net (fo=11, routed)          1.199    99.323    RF_top/RF_state/ready
    SLICE_X5Y48          LUT6 (Prop_lut6_I5_O)        0.124    99.447 r  RF_top/RF_state/counter_q[17]_i_1/O
                         net (fo=18, routed)          0.692   100.139    RF_top/RF_state/counter_q[17]_i_1_n_0
    SLICE_X3Y51          FDCE                                         r  RF_top/RF_state/counter_q_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                   IBUF                         0.000   200.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162   201.162    RF_top/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   193.944 r  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   195.525    RF_top/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   195.617 r  RF_top/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=159, routed)         1.510   197.126    RF_top/RF_state/CLK
    SLICE_X3Y51          FDCE                                         r  RF_top/RF_state/counter_q_reg[11]/C
                         clock pessimism              0.413   197.539    
                         clock uncertainty           -0.318   197.222    
    SLICE_X3Y51          FDCE (Setup_fdce_C_CE)      -0.205   197.017    RF_top/RF_state/counter_q_reg[11]
  -------------------------------------------------------------------
                         required time                        197.017    
                         arrival time                        -100.139    
  -------------------------------------------------------------------
                         slack                                 96.878    

Slack (MET) :             96.878ns  (required time - arrival time)
  Source:                 RF_top/RF_0/ready_q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_top/RF_state/counter_q_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        2.539ns  (logic 0.648ns (25.521%)  route 1.891ns (74.479%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.874ns = ( 197.126 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.400ns = ( 97.600 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233   101.233    RF_top/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    94.272 f  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    95.934    RF_top/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.030 f  RF_top/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=159, routed)         1.570    97.600    RF_top/RF_0/CLK
    SLICE_X8Y47          FDCE                                         r  RF_top/RF_0/ready_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDCE (Prop_fdce_C_Q)         0.524    98.124 r  RF_top/RF_0/ready_q_reg/Q
                         net (fo=11, routed)          1.199    99.323    RF_top/RF_state/ready
    SLICE_X5Y48          LUT6 (Prop_lut6_I5_O)        0.124    99.447 r  RF_top/RF_state/counter_q[17]_i_1/O
                         net (fo=18, routed)          0.692   100.139    RF_top/RF_state/counter_q[17]_i_1_n_0
    SLICE_X3Y51          FDCE                                         r  RF_top/RF_state/counter_q_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                   IBUF                         0.000   200.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162   201.162    RF_top/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   193.944 r  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   195.525    RF_top/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   195.617 r  RF_top/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=159, routed)         1.510   197.126    RF_top/RF_state/CLK
    SLICE_X3Y51          FDCE                                         r  RF_top/RF_state/counter_q_reg[9]/C
                         clock pessimism              0.413   197.539    
                         clock uncertainty           -0.318   197.222    
    SLICE_X3Y51          FDCE (Setup_fdce_C_CE)      -0.205   197.017    RF_top/RF_state/counter_q_reg[9]
  -------------------------------------------------------------------
                         required time                        197.017    
                         arrival time                        -100.139    
  -------------------------------------------------------------------
                         slack                                 96.878    

Slack (MET) :             96.948ns  (required time - arrival time)
  Source:                 RF_top/RF_state/cs_out_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_top/RF_0/addr_index_q_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.711ns  (logic 0.704ns (25.972%)  route 2.007ns (74.028%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.933ns = ( 97.067 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.334ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    RF_top/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    RF_top/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  RF_top/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=159, routed)         1.636    -2.334    RF_top/RF_state/CLK
    SLICE_X7Y47          FDCE                                         r  RF_top/RF_state/cs_out_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDCE (Prop_fdce_C_Q)         0.456    -1.878 r  RF_top/RF_state/cs_out_q_reg/Q
                         net (fo=11, routed)          1.276    -0.602    RF_top/RF_state/cs_out
    SLICE_X10Y47         LUT2 (Prop_lut2_I0_O)        0.124    -0.478 r  RF_top/RF_state/data_index_q[3]_i_5/O
                         net (fo=2, routed)           0.731     0.253    RF_top/RF_0/data_index_q_reg[3]_0
    SLICE_X12Y46         LUT6 (Prop_lut6_I0_O)        0.124     0.377 r  RF_top/RF_0/addr_index_q[3]_i_2/O
                         net (fo=1, routed)           0.000     0.377    RF_top/RF_0/addr_index_q[3]_i_2_n_0
    SLICE_X12Y46         FDCE                                         r  RF_top/RF_0/addr_index_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    RF_top/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 f  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    RF_top/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 f  RF_top/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=159, routed)         1.450    97.067    RF_top/RF_0/CLK
    SLICE_X12Y46         FDCE                                         r  RF_top/RF_0/addr_index_q_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.493    97.560    
                         clock uncertainty           -0.318    97.242    
    SLICE_X12Y46         FDCE (Setup_fdce_C_D)        0.082    97.324    RF_top/RF_0/addr_index_q_reg[3]
  -------------------------------------------------------------------
                         required time                         97.324    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                 96.948    

Slack (MET) :             96.977ns  (required time - arrival time)
  Source:                 RF_top/RF_0/ready_q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_top/RF_state/counter_q_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        2.437ns  (logic 0.648ns (26.588%)  route 1.789ns (73.413%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.876ns = ( 197.124 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.400ns = ( 97.600 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233   101.233    RF_top/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    94.272 f  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    95.934    RF_top/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.030 f  RF_top/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=159, routed)         1.570    97.600    RF_top/RF_0/CLK
    SLICE_X8Y47          FDCE                                         r  RF_top/RF_0/ready_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDCE (Prop_fdce_C_Q)         0.524    98.124 r  RF_top/RF_0/ready_q_reg/Q
                         net (fo=11, routed)          1.199    99.323    RF_top/RF_state/ready
    SLICE_X5Y48          LUT6 (Prop_lut6_I5_O)        0.124    99.447 r  RF_top/RF_state/counter_q[17]_i_1/O
                         net (fo=18, routed)          0.591   100.037    RF_top/RF_state/counter_q[17]_i_1_n_0
    SLICE_X5Y50          FDCE                                         r  RF_top/RF_state/counter_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                   IBUF                         0.000   200.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162   201.162    RF_top/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   193.944 r  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   195.525    RF_top/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   195.617 r  RF_top/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=159, routed)         1.508   197.124    RF_top/RF_state/CLK
    SLICE_X5Y50          FDCE                                         r  RF_top/RF_state/counter_q_reg[0]/C
                         clock pessimism              0.413   197.537    
                         clock uncertainty           -0.318   197.220    
    SLICE_X5Y50          FDCE (Setup_fdce_C_CE)      -0.205   197.015    RF_top/RF_state/counter_q_reg[0]
  -------------------------------------------------------------------
                         required time                        197.015    
                         arrival time                        -100.037    
  -------------------------------------------------------------------
                         slack                                 96.977    

Slack (MET) :             96.977ns  (required time - arrival time)
  Source:                 RF_top/RF_0/ready_q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_top/RF_state/counter_q_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        2.437ns  (logic 0.648ns (26.588%)  route 1.789ns (73.413%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.876ns = ( 197.124 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.400ns = ( 97.600 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233   101.233    RF_top/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    94.272 f  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    95.934    RF_top/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.030 f  RF_top/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=159, routed)         1.570    97.600    RF_top/RF_0/CLK
    SLICE_X8Y47          FDCE                                         r  RF_top/RF_0/ready_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDCE (Prop_fdce_C_Q)         0.524    98.124 r  RF_top/RF_0/ready_q_reg/Q
                         net (fo=11, routed)          1.199    99.323    RF_top/RF_state/ready
    SLICE_X5Y48          LUT6 (Prop_lut6_I5_O)        0.124    99.447 r  RF_top/RF_state/counter_q[17]_i_1/O
                         net (fo=18, routed)          0.591   100.037    RF_top/RF_state/counter_q[17]_i_1_n_0
    SLICE_X5Y50          FDCE                                         r  RF_top/RF_state/counter_q_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                   IBUF                         0.000   200.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162   201.162    RF_top/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   193.944 r  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   195.525    RF_top/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   195.617 r  RF_top/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=159, routed)         1.508   197.124    RF_top/RF_state/CLK
    SLICE_X5Y50          FDCE                                         r  RF_top/RF_state/counter_q_reg[12]/C
                         clock pessimism              0.413   197.537    
                         clock uncertainty           -0.318   197.220    
    SLICE_X5Y50          FDCE (Setup_fdce_C_CE)      -0.205   197.015    RF_top/RF_state/counter_q_reg[12]
  -------------------------------------------------------------------
                         required time                        197.015    
                         arrival time                        -100.037    
  -------------------------------------------------------------------
                         slack                                 96.977    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 RF_top/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_top/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.187ns (39.984%)  route 0.281ns (60.016%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.269ns
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    -0.696ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    RF_top/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    RF_top/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  RF_top/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=159, routed)         0.567    -0.841    RF_top/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X11Y49         FDSE                                         r  RF_top/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDSE (Prop_fdse_C_Q)         0.141    -0.700 r  RF_top/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/Q
                         net (fo=9, routed)           0.281    -0.419    RF_top/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X10Y50         LUT3 (Prop_lut3_I0_O)        0.046    -0.373 r  RF_top/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.373    RF_top/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[2]
    SLICE_X10Y50         FDRE                                         r  RF_top/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    RF_top/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    RF_top/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  RF_top/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=159, routed)         0.834    -1.269    RF_top/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X10Y50         FDRE                                         r  RF_top/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.696    -0.573    
    SLICE_X10Y50         FDRE (Hold_fdre_C_D)         0.131    -0.442    RF_top/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 RF_top/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_top/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.186ns (39.855%)  route 0.281ns (60.145%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.269ns
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    -0.696ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    RF_top/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    RF_top/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  RF_top/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=159, routed)         0.567    -0.841    RF_top/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X11Y49         FDSE                                         r  RF_top/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDSE (Prop_fdse_C_Q)         0.141    -0.700 r  RF_top/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/Q
                         net (fo=9, routed)           0.281    -0.419    RF_top/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X10Y50         LUT2 (Prop_lut2_I0_O)        0.045    -0.374 r  RF_top/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.374    RF_top/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[1]
    SLICE_X10Y50         FDRE                                         r  RF_top/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    RF_top/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    RF_top/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  RF_top/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=159, routed)         0.834    -1.269    RF_top/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X10Y50         FDRE                                         r  RF_top/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.696    -0.573    
    SLICE_X10Y50         FDRE (Hold_fdre_C_D)         0.120    -0.453    RF_top/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 RF_top/RF_0/cs_q_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_top/serial_dut_0/enable_q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        0.493ns  (logic 0.249ns (50.553%)  route 0.244ns (49.448%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 98.731 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.841ns = ( 99.159 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.696ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    RF_top/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    98.081 f  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    98.567    RF_top/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.593 f  RF_top/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=159, routed)         0.567    99.159    RF_top/RF_0/CLK
    SLICE_X8Y47          FDPE                                         r  RF_top/RF_0/cs_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDPE (Prop_fdpe_C_Q)         0.151    99.310 f  RF_top/RF_0/cs_q_reg/Q
                         net (fo=9, routed)           0.244    99.554    RF_top/serial_dut_0/index_q_reg[2]_0
    SLICE_X9Y50          LUT6 (Prop_lut6_I1_O)        0.098    99.652 r  RF_top/serial_dut_0/enable_q_i_1/O
                         net (fo=1, routed)           0.000    99.652    RF_top/serial_dut_0/enable_d
    SLICE_X9Y50          FDCE                                         r  RF_top/serial_dut_0/enable_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480   100.480    RF_top/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    97.338 f  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    97.868    RF_top/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    97.897 f  RF_top/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=159, routed)         0.834    98.731    RF_top/serial_dut_0/clk_out1
    SLICE_X9Y50          FDCE                                         r  RF_top/serial_dut_0/enable_q_reg/C  (IS_INVERTED)
                         clock pessimism              0.696    99.427    
    SLICE_X9Y50          FDCE (Hold_fdce_C_D)         0.099    99.526    RF_top/serial_dut_0/enable_q_reg
  -------------------------------------------------------------------
                         required time                        -99.526    
                         arrival time                          99.652    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 RF_top/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_top/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.033%)  route 0.079ns (35.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.267ns
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    RF_top/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    RF_top/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  RF_top/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=159, routed)         0.567    -0.841    RF_top/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X11Y49         FDSE                                         r  RF_top/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDSE (Prop_fdse_C_Q)         0.141    -0.700 r  RF_top/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/Q
                         net (fo=9, routed)           0.079    -0.621    RF_top/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X11Y49         FDRE                                         r  RF_top/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    RF_top/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    RF_top/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  RF_top/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=159, routed)         0.837    -1.267    RF_top/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X11Y49         FDRE                                         r  RF_top/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.426    -0.841    
    SLICE_X11Y49         FDRE (Hold_fdre_C_D)         0.075    -0.766    RF_top/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.766    
                         arrival time                          -0.621    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 RF_top/pc_dut_0/addrout_q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_top/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.741%)  route 0.229ns (58.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.224ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    RF_top/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    RF_top/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  RF_top/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=159, routed)         0.566    -0.842    RF_top/pc_dut_0/CLK
    SLICE_X8Y44          FDCE                                         r  RF_top/pc_dut_0/addrout_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.164    -0.678 r  RF_top/pc_dut_0/addrout_q_reg[5]/Q
                         net (fo=4, routed)           0.229    -0.449    RF_top/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y18         RAMB18E1                                     r  RF_top/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    RF_top/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    RF_top/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  RF_top/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=159, routed)         0.879    -1.224    RF_top/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y18         RAMB18E1                                     r  RF_top/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.442    -0.782    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.599    RF_top/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.599    
                         arrival time                          -0.449    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 RF_top/pc_dut_0/addrout_q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_top/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.741%)  route 0.229ns (58.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.225ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    RF_top/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    RF_top/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  RF_top/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=159, routed)         0.566    -0.842    RF_top/pc_dut_0/CLK
    SLICE_X8Y44          FDCE                                         r  RF_top/pc_dut_0/addrout_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.164    -0.678 r  RF_top/pc_dut_0/addrout_q_reg[5]/Q
                         net (fo=4, routed)           0.229    -0.449    RF_top/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y18         RAMB18E1                                     r  RF_top/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    RF_top/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    RF_top/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  RF_top/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=159, routed)         0.878    -1.225    RF_top/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y18         RAMB18E1                                     r  RF_top/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.442    -0.783    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.600    RF_top/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.449    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 RF_top/serial_dut_0/counter_q_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_top/serial_dut_0/counter_q_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        0.326ns  (logic 0.194ns (59.597%)  route 0.132ns (40.403%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 98.731 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.843ns = ( 99.157 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    RF_top/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    98.081 f  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    98.567    RF_top/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.593 f  RF_top/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=159, routed)         0.565    99.157    RF_top/serial_dut_0/clk_out1
    SLICE_X9Y50          FDCE                                         r  RF_top/serial_dut_0/counter_q_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDCE (Prop_fdce_C_Q)         0.146    99.303 r  RF_top/serial_dut_0/counter_q_reg[0]/Q
                         net (fo=7, routed)           0.132    99.435    RF_top/serial_dut_0/counter_q_reg[0]
    SLICE_X8Y50          LUT5 (Prop_lut5_I1_O)        0.048    99.483 r  RF_top/serial_dut_0/counter_q[3]_i_1__0/O
                         net (fo=1, routed)           0.000    99.483    RF_top/serial_dut_0/counter_d[3]
    SLICE_X8Y50          FDCE                                         r  RF_top/serial_dut_0/counter_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480   100.480    RF_top/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    97.338 f  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    97.868    RF_top/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    97.897 f  RF_top/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=159, routed)         0.834    98.731    RF_top/serial_dut_0/clk_out1
    SLICE_X8Y50          FDCE                                         r  RF_top/serial_dut_0/counter_q_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.439    99.170    
    SLICE_X8Y50          FDCE (Hold_fdce_C_D)         0.135    99.305    RF_top/serial_dut_0/counter_q_reg[3]
  -------------------------------------------------------------------
                         required time                        -99.305    
                         arrival time                          99.483    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 RF_top/serial_dut_0/counter_q_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_top/serial_dut_0/counter_q_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        0.323ns  (logic 0.191ns (59.221%)  route 0.132ns (40.778%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 98.731 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.843ns = ( 99.157 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    RF_top/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    98.081 f  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    98.567    RF_top/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.593 f  RF_top/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=159, routed)         0.565    99.157    RF_top/serial_dut_0/clk_out1
    SLICE_X9Y50          FDCE                                         r  RF_top/serial_dut_0/counter_q_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDCE (Prop_fdce_C_Q)         0.146    99.303 r  RF_top/serial_dut_0/counter_q_reg[0]/Q
                         net (fo=7, routed)           0.132    99.435    RF_top/serial_dut_0/counter_q_reg[0]
    SLICE_X8Y50          LUT4 (Prop_lut4_I2_O)        0.045    99.480 r  RF_top/serial_dut_0/counter_q[2]_i_1__0/O
                         net (fo=1, routed)           0.000    99.480    RF_top/serial_dut_0/counter_q[2]_i_1__0_n_0
    SLICE_X8Y50          FDCE                                         r  RF_top/serial_dut_0/counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480   100.480    RF_top/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    97.338 f  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    97.868    RF_top/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    97.897 f  RF_top/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=159, routed)         0.834    98.731    RF_top/serial_dut_0/clk_out1
    SLICE_X8Y50          FDCE                                         r  RF_top/serial_dut_0/counter_q_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.439    99.170    
    SLICE_X8Y50          FDCE (Hold_fdce_C_D)         0.124    99.294    RF_top/serial_dut_0/counter_q_reg[2]
  -------------------------------------------------------------------
                         required time                        -99.294    
                         arrival time                          99.480    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 RF_top/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_top/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.516%)  route 0.083ns (28.484%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.269ns
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    RF_top/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    RF_top/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  RF_top/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=159, routed)         0.565    -0.843    RF_top/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X10Y50         FDRE                                         r  RF_top/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.679 r  RF_top/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/Q
                         net (fo=6, routed)           0.083    -0.595    RF_top/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[3]
    SLICE_X11Y50         LUT6 (Prop_lut6_I0_O)        0.045    -0.550 r  RF_top/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.550    RF_top/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[5]
    SLICE_X11Y50         FDRE                                         r  RF_top/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    RF_top/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    RF_top/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  RF_top/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=159, routed)         0.834    -1.269    RF_top/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X11Y50         FDRE                                         r  RF_top/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/C
                         clock pessimism              0.439    -0.830    
    SLICE_X11Y50         FDRE (Hold_fdre_C_D)         0.092    -0.738    RF_top/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.738    
                         arrival time                          -0.550    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 RF_top/serial_dut_0/counter_q_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_top/serial_dut_0/counter_q_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        0.327ns  (logic 0.191ns (58.495%)  route 0.136ns (41.504%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 98.731 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.843ns = ( 99.157 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    RF_top/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    98.081 f  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    98.567    RF_top/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.593 f  RF_top/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=159, routed)         0.565    99.157    RF_top/serial_dut_0/clk_out1
    SLICE_X9Y50          FDCE                                         r  RF_top/serial_dut_0/counter_q_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDCE (Prop_fdce_C_Q)         0.146    99.303 r  RF_top/serial_dut_0/counter_q_reg[0]/Q
                         net (fo=7, routed)           0.136    99.439    RF_top/serial_dut_0/counter_q_reg[0]
    SLICE_X8Y50          LUT6 (Prop_lut6_I3_O)        0.045    99.484 r  RF_top/serial_dut_0/counter_q[4]_i_1__0/O
                         net (fo=1, routed)           0.000    99.484    RF_top/serial_dut_0/counter_q[4]_i_1__0_n_0
    SLICE_X8Y50          FDCE                                         r  RF_top/serial_dut_0/counter_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480   100.480    RF_top/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    97.338 f  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    97.868    RF_top/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    97.897 f  RF_top/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=159, routed)         0.834    98.731    RF_top/serial_dut_0/clk_out1
    SLICE_X8Y50          FDCE                                         r  RF_top/serial_dut_0/counter_q_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.439    99.170    
    SLICE_X8Y50          FDCE (Hold_fdce_C_D)         0.125    99.295    RF_top/serial_dut_0/counter_q_reg[4]
  -------------------------------------------------------------------
                         required time                        -99.295    
                         arrival time                          99.484    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB18_X0Y18     RF_top/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         200.000     197.424    RAMB18_X0Y18     RF_top/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y0    RF_top/clk_wiz_dut/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y0  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X10Y48     RF_top/RF_0/FSM_onehot_curr_s_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X10Y49     RF_top/RF_0/FSM_onehot_curr_s_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X10Y49     RF_top/RF_0/FSM_onehot_curr_s_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X10Y49     RF_top/RF_0/FSM_onehot_curr_s_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X10Y49     RF_top/RF_0/FSM_onehot_curr_s_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X10Y46     RF_top/RF_0/addr_index_q_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y0  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X10Y48     RF_top/RF_0/FSM_onehot_curr_s_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X10Y48     RF_top/RF_0/FSM_onehot_curr_s_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X10Y49     RF_top/RF_0/FSM_onehot_curr_s_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X10Y49     RF_top/RF_0/FSM_onehot_curr_s_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X10Y49     RF_top/RF_0/FSM_onehot_curr_s_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X10Y49     RF_top/RF_0/FSM_onehot_curr_s_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X10Y49     RF_top/RF_0/FSM_onehot_curr_s_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X10Y49     RF_top/RF_0/FSM_onehot_curr_s_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X10Y49     RF_top/RF_0/FSM_onehot_curr_s_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X10Y49     RF_top/RF_0/FSM_onehot_curr_s_reg[4]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X10Y48     RF_top/RF_0/FSM_onehot_curr_s_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X10Y48     RF_top/RF_0/FSM_onehot_curr_s_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X10Y49     RF_top/RF_0/FSM_onehot_curr_s_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X10Y49     RF_top/RF_0/FSM_onehot_curr_s_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X10Y49     RF_top/RF_0/FSM_onehot_curr_s_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X10Y49     RF_top/RF_0/FSM_onehot_curr_s_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X10Y49     RF_top/RF_0/FSM_onehot_curr_s_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X10Y49     RF_top/RF_0/FSM_onehot_curr_s_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X10Y49     RF_top/RF_0/FSM_onehot_curr_s_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X10Y49     RF_top/RF_0/FSM_onehot_curr_s_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    RF_top/clk_wiz_dut/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 intr_in
                            (input port)
  Destination:            intr_out_2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.973ns  (logic 4.977ns (55.470%)  route 3.996ns (44.530%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  intr_in (IN)
                         net (fo=0)                   0.000     0.000    intr_in
    U16                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  intr_in_IBUF_inst/O
                         net (fo=4, routed)           3.996     5.450    intr_out_2_OBUF
    E18                  OBUF (Prop_obuf_I_O)         3.523     8.973 r  intr_out_2_OBUF_inst/O
                         net (fo=0)                   0.000     8.973    intr_out_2
    E18                                                               r  intr_out_2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 intr_in
                            (input port)
  Destination:            intr_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.183ns  (logic 4.962ns (69.087%)  route 2.220ns (30.913%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  intr_in (IN)
                         net (fo=0)                   0.000     0.000    intr_in
    U16                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  intr_in_IBUF_inst/O
                         net (fo=4, routed)           2.220     3.675    intr_out_2_OBUF
    R18                  OBUF (Prop_obuf_I_O)         3.508     7.183 r  intr_out_OBUF_inst/O
                         net (fo=0)                   0.000     7.183    intr_out
    R18                                                               r  intr_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 intr_in
                            (input port)
  Destination:            intr_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.944ns  (logic 1.432ns (73.642%)  route 0.512ns (26.358%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  intr_in (IN)
                         net (fo=0)                   0.000     0.000    intr_in
    U16                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  intr_in_IBUF_inst/O
                         net (fo=4, routed)           0.512     0.735    intr_out_2_OBUF
    R18                  OBUF (Prop_obuf_I_O)         1.209     1.944 r  intr_out_OBUF_inst/O
                         net (fo=0)                   0.000     1.944    intr_out
    R18                                                               r  intr_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 intr_in
                            (input port)
  Destination:            intr_out_2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.790ns  (logic 1.446ns (51.841%)  route 1.344ns (48.159%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  intr_in (IN)
                         net (fo=0)                   0.000     0.000    intr_in
    U16                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  intr_in_IBUF_inst/O
                         net (fo=4, routed)           1.344     1.566    intr_out_2_OBUF
    E18                  OBUF (Prop_obuf_I_O)         1.224     2.790 r  intr_out_2_OBUF_inst/O
                         net (fo=0)                   0.000     2.790    intr_out_2
    E18                                                               r  intr_out_2 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RF_top/RF_0/sdi_q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sdi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.083ns  (logic 4.033ns (56.940%)  route 3.050ns (43.060%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233   101.233    RF_top/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    94.272 f  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    95.934    RF_top/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.030 f  RF_top/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=159, routed)         1.570    97.600    RF_top/RF_0/CLK
    SLICE_X10Y47         FDCE                                         r  RF_top/RF_0/sdi_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDCE (Prop_fdce_C_Q)         0.524    98.124 r  RF_top/RF_0/sdi_q_reg/Q
                         net (fo=1, routed)           3.050   101.174    sdi_OBUF
    V16                  OBUF (Prop_obuf_I_O)         3.509   104.684 r  sdi_OBUF_inst/O
                         net (fo=0)                   0.000   104.684    sdi
    V16                                                               r  sdi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF_top/RF_0/cs_q_reg_lopt_replica/C
                            (falling edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.022ns  (logic 4.034ns (57.450%)  route 2.988ns (42.550%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233   101.233    RF_top/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    94.272 f  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    95.934    RF_top/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.030 f  RF_top/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=159, routed)         1.570    97.600    RF_top/RF_0/CLK
    SLICE_X8Y47          FDPE                                         r  RF_top/RF_0/cs_q_reg_lopt_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDPE (Prop_fdpe_C_Q)         0.524    98.124 r  RF_top/RF_0/cs_q_reg_lopt_replica/Q
                         net (fo=1, routed)           2.988   101.112    lopt
    U15                  OBUF (Prop_obuf_I_O)         3.510   104.622 r  cs_OBUF_inst/O
                         net (fo=0)                   0.000   104.622    cs
    U15                                                               r  cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF_top/RF_0/data_out_q_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            data_out_s
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.397ns  (logic 4.024ns (62.902%)  route 2.373ns (37.098%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233   101.233    RF_top/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    94.272 f  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    95.934    RF_top/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.030 f  RF_top/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=159, routed)         1.569    97.599    RF_top/RF_0/CLK
    SLICE_X10Y45         FDRE                                         r  RF_top/RF_0/data_out_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.524    98.123 r  RF_top/RF_0/data_out_q_reg/Q
                         net (fo=1, routed)           2.373   100.496    data_out_s_OBUF
    P18                  OBUF (Prop_obuf_I_O)         3.500   103.996 r  data_out_s_OBUF_inst/O
                         net (fo=0)                   0.000   103.996    data_out_s
    P18                                                               r  data_out_s (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sck
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.193ns  (logic 3.603ns (43.973%)  route 4.591ns (56.027%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233   101.233    RF_top/clk_wiz_dut/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    94.272 f  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    95.934    RF_top/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.030 f  RF_top/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=159, routed)         2.929    98.959    sck_OBUF
    U18                  OBUF (Prop_obuf_I_O)         3.507   102.466 f  sck_OBUF_inst/O
                         net (fo=0)                   0.000   102.466    sck
    U18                                                               f  sck (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF_top/RF_state/rst_n_q_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            n_rst
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.875ns  (logic 3.957ns (57.564%)  route 2.917ns (42.436%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    RF_top/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    RF_top/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  RF_top/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=159, routed)         1.627    -2.343    RF_top/RF_state/CLK
    SLICE_X0Y50          FDPE                                         r  RF_top/RF_state/rst_n_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDPE (Prop_fdpe_C_Q)         0.456    -1.887 r  RF_top/RF_state/rst_n_q_reg/Q
                         net (fo=1, routed)           2.917     1.030    n_rst_OBUF
    P13                  OBUF (Prop_obuf_I_O)         3.501     4.531 r  n_rst_OBUF_inst/O
                         net (fo=0)                   0.000     4.531    n_rst
    P13                                                               r  n_rst (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF_top/RF_state/Tx_ready_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Tx_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.469ns  (logic 4.038ns (62.423%)  route 2.431ns (37.577%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    RF_top/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    RF_top/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  RF_top/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=159, routed)         1.627    -2.343    RF_top/RF_state/CLK
    SLICE_X2Y50          FDCE                                         r  RF_top/RF_state/Tx_ready_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDCE (Prop_fdce_C_Q)         0.518    -1.825 r  RF_top/RF_state/Tx_ready_q_reg/Q
                         net (fo=1, routed)           2.431     0.606    Tx_ready_OBUF
    G17                  OBUF (Prop_obuf_I_O)         3.520     4.126 r  Tx_ready_OBUF_inst/O
                         net (fo=0)                   0.000     4.126    Tx_ready
    G17                                                               r  Tx_ready (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sck
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.461ns  (logic 1.234ns (50.136%)  route 1.227ns (49.864%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    RF_top/clk_wiz_dut/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    RF_top/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  RF_top/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=159, routed)         0.741    -0.666    sck_OBUF
    U18                  OBUF (Prop_obuf_I_O)         1.208     0.542 r  sck_OBUF_inst/O
                         net (fo=0)                   0.000     0.542    sck
    U18                                                               r  sck (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF_top/RF_state/Tx_ready_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Tx_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.029ns  (logic 1.385ns (68.268%)  route 0.644ns (31.732%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    RF_top/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    RF_top/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  RF_top/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=159, routed)         0.594    -0.814    RF_top/RF_state/CLK
    SLICE_X2Y50          FDCE                                         r  RF_top/RF_state/Tx_ready_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDCE (Prop_fdce_C_Q)         0.164    -0.650 r  RF_top/RF_state/Tx_ready_q_reg/Q
                         net (fo=1, routed)           0.644    -0.006    Tx_ready_OBUF
    G17                  OBUF (Prop_obuf_I_O)         1.221     1.215 r  Tx_ready_OBUF_inst/O
                         net (fo=0)                   0.000     1.215    Tx_ready
    G17                                                               r  Tx_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF_top/RF_state/rst_n_q_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            n_rst
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.229ns  (logic 1.344ns (60.279%)  route 0.885ns (39.721%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    RF_top/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    RF_top/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  RF_top/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=159, routed)         0.594    -0.814    RF_top/RF_state/CLK
    SLICE_X0Y50          FDPE                                         r  RF_top/RF_state/rst_n_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDPE (Prop_fdpe_C_Q)         0.141    -0.673 r  RF_top/RF_state/rst_n_q_reg/Q
                         net (fo=1, routed)           0.885     0.213    n_rst_OBUF
    P13                  OBUF (Prop_obuf_I_O)         1.203     1.415 r  n_rst_OBUF_inst/O
                         net (fo=0)                   0.000     1.415    n_rst
    P13                                                               r  n_rst (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF_top/RF_0/data_out_q_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            data_out_s
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.058ns  (logic 1.368ns (66.468%)  route 0.690ns (33.532%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    RF_top/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    98.081 f  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    98.567    RF_top/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.593 f  RF_top/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=159, routed)         0.566    99.158    RF_top/RF_0/CLK
    SLICE_X10Y45         FDRE                                         r  RF_top/RF_0/data_out_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.167    99.325 r  RF_top/RF_0/data_out_q_reg/Q
                         net (fo=1, routed)           0.690   100.015    data_out_s_OBUF
    P18                  OBUF (Prop_obuf_I_O)         1.201   101.216 r  data_out_s_OBUF_inst/O
                         net (fo=0)                   0.000   101.216    data_out_s
    P18                                                               r  data_out_s (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF_top/RF_0/cs_q_reg_lopt_replica/C
                            (falling edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cs
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.331ns  (logic 1.378ns (59.123%)  route 0.953ns (40.877%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    RF_top/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    98.081 f  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    98.567    RF_top/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.593 f  RF_top/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=159, routed)         0.567    99.159    RF_top/RF_0/CLK
    SLICE_X8Y47          FDPE                                         r  RF_top/RF_0/cs_q_reg_lopt_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDPE (Prop_fdpe_C_Q)         0.167    99.326 r  RF_top/RF_0/cs_q_reg_lopt_replica/Q
                         net (fo=1, routed)           0.953   100.279    lopt
    U15                  OBUF (Prop_obuf_I_O)         1.211   101.490 r  cs_OBUF_inst/O
                         net (fo=0)                   0.000   101.490    cs
    U15                                                               r  cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF_top/RF_0/sdi_q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sdi
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.368ns  (logic 1.377ns (58.155%)  route 0.991ns (41.845%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    RF_top/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    98.081 f  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    98.567    RF_top/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.593 f  RF_top/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=159, routed)         0.567    99.159    RF_top/RF_0/CLK
    SLICE_X10Y47         FDCE                                         r  RF_top/RF_0/sdi_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDCE (Prop_fdce_C_Q)         0.167    99.326 r  RF_top/RF_0/sdi_q_reg/Q
                         net (fo=1, routed)           0.991   100.317    sdi_OBUF
    V16                  OBUF (Prop_obuf_I_O)         1.210   101.528 r  sdi_OBUF_inst/O
                         net (fo=0)                   0.000   101.528    sdi
    V16                                                               r  sdi (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    R2                   IBUF                         0.000    25.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    RF_top/clk_wiz_dut/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142    22.338 f  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    22.868    RF_top/clk_wiz_dut/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    22.896 f  RF_top/clk_wiz_dut/inst/clkf_buf/O
                         net (fo=1, routed)           0.817    23.713    RF_top/clk_wiz_dut/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.130ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    RF_top/clk_wiz_dut/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -6.056 r  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -4.474    RF_top/clk_wiz_dut/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  RF_top/clk_wiz_dut/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -2.926    RF_top/clk_wiz_dut/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK100MHZ
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.590ns  (logic 4.352ns (50.661%)  route 4.238ns (49.339%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    R2                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     5.854 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           4.238    10.093    CLK100MHZ_IBUF
    P17                  OBUF (Prop_obuf_I_O)         3.498    13.590 f  clk_out_OBUF_inst/O
                         net (fo=0)                   0.000    13.590    clk_out
    P17                                                               f  clk_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK100MHZ
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.109ns  (logic 1.518ns (48.841%)  route 1.590ns (51.159%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.590     1.910    CLK100MHZ_IBUF
    P17                  OBUF (Prop_obuf_I_O)         1.199     3.109 r  clk_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.109    clk_out
    P17                                                               r  clk_out (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           160 Endpoints
Min Delay           160 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 intr_in
                            (input port)
  Destination:            RF_top/RF_state/FSM_sequential_curr_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.390ns  (logic 2.056ns (32.181%)  route 4.333ns (67.819%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -2.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  intr_in (IN)
                         net (fo=0)                   0.000     0.000    intr_in
    U16                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  intr_in_IBUF_inst/O
                         net (fo=4, routed)           2.533     3.987    RF_top/RF_state/intr_out_2_OBUF
    SLICE_X0Y49          LUT4 (Prop_lut4_I1_O)        0.152     4.139 r  RF_top/RF_state/FSM_sequential_curr_state[1]_i_4/O
                         net (fo=2, routed)           0.977     5.116    RF_top/RF_state/FSM_sequential_curr_state[1]_i_4_n_0
    SLICE_X5Y48          LUT6 (Prop_lut6_I5_O)        0.326     5.442 f  RF_top/RF_state/FSM_sequential_curr_state[0]_i_3/O
                         net (fo=1, routed)           0.824     6.266    RF_top/RF_state/FSM_sequential_curr_state[0]_i_3_n_0
    SLICE_X4Y46          LUT6 (Prop_lut6_I2_O)        0.124     6.390 r  RF_top/RF_state/FSM_sequential_curr_state[0]_i_1/O
                         net (fo=1, routed)           0.000     6.390    RF_top/RF_state/next_state__0[0]
    SLICE_X4Y46          FDCE                                         r  RF_top/RF_state/FSM_sequential_curr_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    RF_top/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    RF_top/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  RF_top/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=159, routed)         1.517    -2.866    RF_top/RF_state/CLK
    SLICE_X4Y46          FDCE                                         r  RF_top/RF_state/FSM_sequential_curr_state_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RF_top/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.937ns  (logic 1.616ns (27.214%)  route 4.321ns (72.786%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.897ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.897ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  rst_IBUF_inst/O
                         net (fo=157, routed)         3.745     5.211    RF_top/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt_1
    SLICE_X7Y49          LUT2 (Prop_lut2_I0_O)        0.150     5.361 r  RF_top/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_ENBWREN_cooolgate_en_gate_4/O
                         net (fo=1, routed)           0.576     5.937    RF_top/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_ENBWREN_cooolgate_en_sig_3
    RAMB18_X0Y18         RAMB18E1                                     r  RF_top/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    RF_top/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    RF_top/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  RF_top/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=159, routed)         1.487    -2.897    RF_top/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y18         RAMB18E1                                     r  RF_top/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RF_top/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.917ns  (logic 1.590ns (26.866%)  route 4.327ns (73.134%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  rst_IBUF_inst/O
                         net (fo=157, routed)         3.745     5.211    RF_top/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt_1
    SLICE_X7Y49          LUT2 (Prop_lut2_I0_O)        0.124     5.335 r  RF_top/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_gate_2/O
                         net (fo=1, routed)           0.582     5.917    RF_top/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_sig_2
    RAMB18_X0Y18         RAMB18E1                                     r  RF_top/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    RF_top/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    RF_top/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  RF_top/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=159, routed)         1.488    -2.896    RF_top/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y18         RAMB18E1                                     r  RF_top/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RF_top/RF_state/counter_q_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.765ns  (logic 1.466ns (25.421%)  route 4.300ns (74.579%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.876ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=157, routed)         4.300     5.765    RF_top/RF_state/AR[0]
    SLICE_X4Y50          FDCE                                         f  RF_top/RF_state/counter_q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    RF_top/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    RF_top/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  RF_top/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=159, routed)         1.508    -2.876    RF_top/RF_state/CLK
    SLICE_X4Y50          FDCE                                         r  RF_top/RF_state/counter_q_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RF_top/RF_state/counter_q_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.765ns  (logic 1.466ns (25.421%)  route 4.300ns (74.579%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.876ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=157, routed)         4.300     5.765    RF_top/RF_state/AR[0]
    SLICE_X4Y50          FDCE                                         f  RF_top/RF_state/counter_q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    RF_top/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    RF_top/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  RF_top/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=159, routed)         1.508    -2.876    RF_top/RF_state/CLK
    SLICE_X4Y50          FDCE                                         r  RF_top/RF_state/counter_q_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RF_top/RF_state/counter_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.761ns  (logic 1.466ns (25.440%)  route 4.295ns (74.560%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.876ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=157, routed)         4.295     5.761    RF_top/RF_state/AR[0]
    SLICE_X5Y50          FDCE                                         f  RF_top/RF_state/counter_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    RF_top/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    RF_top/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  RF_top/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=159, routed)         1.508    -2.876    RF_top/RF_state/CLK
    SLICE_X5Y50          FDCE                                         r  RF_top/RF_state/counter_q_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RF_top/RF_state/counter_q_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.761ns  (logic 1.466ns (25.440%)  route 4.295ns (74.560%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.876ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=157, routed)         4.295     5.761    RF_top/RF_state/AR[0]
    SLICE_X5Y50          FDCE                                         f  RF_top/RF_state/counter_q_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    RF_top/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    RF_top/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  RF_top/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=159, routed)         1.508    -2.876    RF_top/RF_state/CLK
    SLICE_X5Y50          FDCE                                         r  RF_top/RF_state/counter_q_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RF_top/RF_state/counter_q_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.761ns  (logic 1.466ns (25.440%)  route 4.295ns (74.560%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.876ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=157, routed)         4.295     5.761    RF_top/RF_state/AR[0]
    SLICE_X5Y50          FDCE                                         f  RF_top/RF_state/counter_q_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    RF_top/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    RF_top/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  RF_top/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=159, routed)         1.508    -2.876    RF_top/RF_state/CLK
    SLICE_X5Y50          FDCE                                         r  RF_top/RF_state/counter_q_reg[17]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RF_top/RF_state/counter_q_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.456ns  (logic 1.466ns (26.862%)  route 3.991ns (73.138%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.876ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=157, routed)         3.991     5.456    RF_top/RF_state/AR[0]
    SLICE_X6Y50          FDCE                                         f  RF_top/RF_state/counter_q_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    RF_top/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    RF_top/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  RF_top/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=159, routed)         1.508    -2.876    RF_top/RF_state/CLK
    SLICE_X6Y50          FDCE                                         r  RF_top/RF_state/counter_q_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RF_top/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.222ns  (logic 1.466ns (28.068%)  route 3.756ns (71.932%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  rst_IBUF_inst/O
                         net (fo=157, routed)         3.756     5.222    RF_top/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X11Y53         FDRE                                         r  RF_top/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    RF_top/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    RF_top/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  RF_top/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=159, routed)         1.441    -2.943    RF_top/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X11Y53         FDRE                                         r  RF_top/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RF_top/RF_state/counter_q_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.825ns  (logic 0.234ns (28.316%)  route 0.591ns (71.684%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=157, routed)         0.591     0.825    RF_top/RF_state/AR[0]
    SLICE_X3Y51          FDCE                                         f  RF_top/RF_state/counter_q_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    RF_top/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    RF_top/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  RF_top/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=159, routed)         0.864    -1.239    RF_top/RF_state/CLK
    SLICE_X3Y51          FDCE                                         r  RF_top/RF_state/counter_q_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RF_top/RF_state/counter_q_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.825ns  (logic 0.234ns (28.316%)  route 0.591ns (71.684%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=157, routed)         0.591     0.825    RF_top/RF_state/AR[0]
    SLICE_X3Y51          FDCE                                         f  RF_top/RF_state/counter_q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    RF_top/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    RF_top/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  RF_top/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=159, routed)         0.864    -1.239    RF_top/RF_state/CLK
    SLICE_X3Y51          FDCE                                         r  RF_top/RF_state/counter_q_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RF_top/RF_state/counter_q_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.843ns  (logic 0.234ns (27.697%)  route 0.610ns (72.303%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=157, routed)         0.610     0.843    RF_top/RF_state/AR[0]
    SLICE_X1Y50          FDCE                                         f  RF_top/RF_state/counter_q_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    RF_top/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    RF_top/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  RF_top/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=159, routed)         0.864    -1.239    RF_top/RF_state/CLK
    SLICE_X1Y50          FDCE                                         r  RF_top/RF_state/counter_q_reg[16]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RF_top/RF_state/rst_n_q_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.848ns  (logic 0.234ns (27.555%)  route 0.614ns (72.445%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=157, routed)         0.614     0.848    RF_top/RF_state/AR[0]
    SLICE_X0Y50          FDPE                                         f  RF_top/RF_state/rst_n_q_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    RF_top/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    RF_top/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  RF_top/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=159, routed)         0.864    -1.239    RF_top/RF_state/CLK
    SLICE_X0Y50          FDPE                                         r  RF_top/RF_state/rst_n_q_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RF_top/RF_state/Tx_ready_q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.886ns  (logic 0.234ns (26.357%)  route 0.653ns (73.643%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=157, routed)         0.653     0.886    RF_top/RF_state/AR[0]
    SLICE_X2Y50          FDCE                                         f  RF_top/RF_state/Tx_ready_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    RF_top/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    RF_top/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  RF_top/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=159, routed)         0.864    -1.239    RF_top/RF_state/CLK
    SLICE_X2Y50          FDCE                                         r  RF_top/RF_state/Tx_ready_q_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RF_top/RF_state/counter_q_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.886ns  (logic 0.234ns (26.357%)  route 0.653ns (73.643%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=157, routed)         0.653     0.886    RF_top/RF_state/AR[0]
    SLICE_X3Y50          FDCE                                         f  RF_top/RF_state/counter_q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    RF_top/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    RF_top/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  RF_top/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=159, routed)         0.864    -1.239    RF_top/RF_state/CLK
    SLICE_X3Y50          FDCE                                         r  RF_top/RF_state/counter_q_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RF_top/RF_state/counter_q_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.886ns  (logic 0.234ns (26.357%)  route 0.653ns (73.643%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=157, routed)         0.653     0.886    RF_top/RF_state/AR[0]
    SLICE_X3Y50          FDCE                                         f  RF_top/RF_state/counter_q_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    RF_top/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    RF_top/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  RF_top/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=159, routed)         0.864    -1.239    RF_top/RF_state/CLK
    SLICE_X3Y50          FDCE                                         r  RF_top/RF_state/counter_q_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RF_top/RF_state/counter_q_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.896ns  (logic 0.234ns (26.060%)  route 0.663ns (73.940%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=157, routed)         0.663     0.896    RF_top/RF_state/AR[0]
    SLICE_X3Y49          FDCE                                         f  RF_top/RF_state/counter_q_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    RF_top/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    RF_top/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  RF_top/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=159, routed)         0.867    -1.237    RF_top/RF_state/CLK
    SLICE_X3Y49          FDCE                                         r  RF_top/RF_state/counter_q_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RF_top/RF_state/counter_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.896ns  (logic 0.234ns (26.060%)  route 0.663ns (73.940%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=157, routed)         0.663     0.896    RF_top/RF_state/AR[0]
    SLICE_X3Y49          FDCE                                         f  RF_top/RF_state/counter_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    RF_top/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    RF_top/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  RF_top/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=159, routed)         0.867    -1.237    RF_top/RF_state/CLK
    SLICE_X3Y49          FDCE                                         r  RF_top/RF_state/counter_q_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RF_top/RF_state/counter_q_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.896ns  (logic 0.234ns (26.060%)  route 0.663ns (73.940%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=157, routed)         0.663     0.896    RF_top/RF_state/AR[0]
    SLICE_X3Y49          FDCE                                         f  RF_top/RF_state/counter_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    RF_top/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  RF_top/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    RF_top/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  RF_top/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=159, routed)         0.867    -1.237    RF_top/RF_state/CLK
    SLICE_X3Y49          FDCE                                         r  RF_top/RF_state/counter_q_reg[3]/C





