
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/hmmer_397B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
5th iteration
No hysteresis, common rrpv
Initialize Hawkeye state
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000000 cycles: 3996187 heartbeat IPC: 2.50239 cumulative IPC: 2.50239 (Simulation time: 0 hr 0 min 36 sec) 

Warmup complete CPU 0 instructions: 10000005 cycles: 3996190 (Simulation time: 0 hr 0 min 36 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 9058922 heartbeat IPC: 1.97522 cumulative IPC: 1.97522 (Simulation time: 0 hr 1 min 26 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 14280638 heartbeat IPC: 1.91508 cumulative IPC: 1.94468 (Simulation time: 0 hr 2 min 16 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 18719496 heartbeat IPC: 2.25283 cumulative IPC: 2.03759 (Simulation time: 0 hr 3 min 4 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 23806510 heartbeat IPC: 1.96579 cumulative IPC: 2.01915 (Simulation time: 0 hr 3 min 53 sec) 
Heartbeat CPU 0 instructions: 60000002 cycles: 28690286 heartbeat IPC: 2.0476 cumulative IPC: 2.02478 (Simulation time: 0 hr 4 min 43 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 33564539 heartbeat IPC: 2.0516 cumulative IPC: 2.0292 (Simulation time: 0 hr 5 min 32 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 38245003 heartbeat IPC: 2.13654 cumulative IPC: 2.04387 (Simulation time: 0 hr 6 min 20 sec) 
Heartbeat CPU 0 instructions: 90000004 cycles: 42603624 heartbeat IPC: 2.2943 cumulative IPC: 2.07214 (Simulation time: 0 hr 7 min 7 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 46939754 heartbeat IPC: 2.3062 cumulative IPC: 2.09577 (Simulation time: 0 hr 7 min 54 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 51287053 heartbeat IPC: 2.30028 cumulative IPC: 2.11457 (Simulation time: 0 hr 8 min 40 sec) 
Finished CPU 0 instructions: 100000001 cycles: 47290864 cumulative IPC: 2.11457 (Simulation time: 0 hr 8 min 40 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 2.11457 instructions: 100000001 cycles: 47290864
cpu0_DTLB TOTAL     ACCESS:   40467078  HIT:   40459122  MISS:       7956
cpu0_DTLB LOAD      ACCESS:   32303712  HIT:   32300840  MISS:       2872
cpu0_DTLB RFO       ACCESS:    8163366  HIT:    8158282  MISS:       5084
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 25.7339 cycles
cpu0_ITLB TOTAL     ACCESS:     796070  HIT:     795963  MISS:        107
cpu0_ITLB LOAD      ACCESS:     796070  HIT:     795963  MISS:        107
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 77.7477 cycles
cpu0_L1I TOTAL     ACCESS:      64645  HIT:      64309  MISS:        336
cpu0_L1I LOAD      ACCESS:      64645  HIT:      64309  MISS:        336
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 317.58 cycles
cpu0_STLB TOTAL     ACCESS:       8063  HIT:       7283  MISS:        780
cpu0_STLB LOAD      ACCESS:       2979  HIT:       2812  MISS:        167
cpu0_STLB RFO       ACCESS:       5084  HIT:       4471  MISS:        613
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 180.024 cycles
cpu0_L1D TOTAL     ACCESS:   32200002  HIT:   31734290  MISS:     465712
cpu0_L1D LOAD      ACCESS:   28655429  HIT:   28498887  MISS:     156542
cpu0_L1D RFO       ACCESS:    3543802  HIT:    3234817  MISS:     308985
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        771  HIT:        586  MISS:        185
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 393.04 cycles
cpu0_L2C TOTAL     ACCESS:     771848  HIT:     484653  MISS:     287195
cpu0_L2C LOAD      ACCESS:     156878  HIT:     142188  MISS:      14690
cpu0_L2C RFO       ACCESS:     308985  HIT:      36534  MISS:     272451
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     305800  HIT:     305763  MISS:         37
cpu0_L2C TRANSLATION ACCESS:        185  HIT:        168  MISS:         17
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 619.856 cycles
LLC TOTAL     ACCESS:     557037  HIT:     271302  MISS:     285735
LLC LOAD      ACCESS:      14690  HIT:      11480  MISS:       3210
LLC RFO       ACCESS:     272306  HIT:     112303  MISS:     160003
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     270024  HIT:     147510  MISS:     122514
LLC TRANSLATION ACCESS:         17  HIT:          9  MISS:          8
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 601.929 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       1938  ROW_BUFFER_MISS:     161274
 DBUS AVG_CONGESTED_CYCLE:    3.99325
 WQ ROW_BUFFER_HIT:       8667  ROW_BUFFER_MISS:     147554  FULL:       2093


CPU 0 Branch Prediction Accuracy: 98.9257% MPKI: 0.41399 Average ROB Occupancy at Mispredict: 250.017
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00081
BRANCH_INDIRECT: 0.00176
BRANCH_CONDITIONAL: 0.40978
BRANCH_DIRECT_CALL: 0.00081
BRANCH_INDIRECT_CALL: 2e-05
BRANCH_RETURN: 0.00081

